Loading plugins phase: Elapsed time ==> 0s.280ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\kevan\Documents\GitHub\Hydraulic-Mimic-Arm\PSOC_arm_project.cydsn\PSOC_arm_project.cyprj -d CY8C5888LTI-LP097 -s C:\Users\kevan\Documents\GitHub\Hydraulic-Mimic-Arm\PSOC_arm_project.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.762ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.180ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  PSOC_arm_project.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\kevan\Documents\GitHub\Hydraulic-Mimic-Arm\PSOC_arm_project.cydsn\PSOC_arm_project.cyprj -dcpsoc3 PSOC_arm_project.v -verilog
======================================================================

======================================================================
Compiling:  PSOC_arm_project.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\kevan\Documents\GitHub\Hydraulic-Mimic-Arm\PSOC_arm_project.cydsn\PSOC_arm_project.cyprj -dcpsoc3 PSOC_arm_project.v -verilog
======================================================================

======================================================================
Compiling:  PSOC_arm_project.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\kevan\Documents\GitHub\Hydraulic-Mimic-Arm\PSOC_arm_project.cydsn\PSOC_arm_project.cyprj -dcpsoc3 -verilog PSOC_arm_project.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Oct 01 19:54:55 2018


======================================================================
Compiling:  PSOC_arm_project.v
Program  :   vpp
Options  :    -yv2 -q10 PSOC_arm_project.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Oct 01 19:54:55 2018

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'PSOC_arm_project.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  PSOC_arm_project.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\kevan\Documents\GitHub\Hydraulic-Mimic-Arm\PSOC_arm_project.cydsn\PSOC_arm_project.cyprj -dcpsoc3 -verilog PSOC_arm_project.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Oct 01 19:54:57 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\kevan\Documents\GitHub\Hydraulic-Mimic-Arm\PSOC_arm_project.cydsn\codegentemp\PSOC_arm_project.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\kevan\Documents\GitHub\Hydraulic-Mimic-Arm\PSOC_arm_project.cydsn\codegentemp\PSOC_arm_project.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  PSOC_arm_project.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\kevan\Documents\GitHub\Hydraulic-Mimic-Arm\PSOC_arm_project.cydsn\PSOC_arm_project.cyprj -dcpsoc3 -verilog PSOC_arm_project.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Oct 01 19:55:01 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\kevan\Documents\GitHub\Hydraulic-Mimic-Arm\PSOC_arm_project.cydsn\codegentemp\PSOC_arm_project.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\kevan\Documents\GitHub\Hydraulic-Mimic-Arm\PSOC_arm_project.cydsn\codegentemp\PSOC_arm_project.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART:BUART:reset_sr\
	Net_103
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_98
	\UART:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_5:lt\
	\UART:BUART:sRX:MODULE_5:eq\
	\UART:BUART:sRX:MODULE_5:gt\
	\UART:BUART:sRX:MODULE_5:gte\
	\UART:BUART:sRX:MODULE_5:lte\
	\PWM_1:PWMUDB:km_run\
	\PWM_1:PWMUDB:ctrl_cmpmode2_2\
	\PWM_1:PWMUDB:ctrl_cmpmode2_1\
	\PWM_1:PWMUDB:ctrl_cmpmode2_0\
	\PWM_1:PWMUDB:ctrl_cmpmode1_2\
	\PWM_1:PWMUDB:ctrl_cmpmode1_1\
	\PWM_1:PWMUDB:ctrl_cmpmode1_0\
	\PWM_1:PWMUDB:capt_rising\
	\PWM_1:PWMUDB:capt_falling\
	\PWM_1:PWMUDB:trig_rise\
	\PWM_1:PWMUDB:trig_fall\
	\PWM_1:PWMUDB:sc_kill\
	\PWM_1:PWMUDB:min_kill\
	\PWM_1:PWMUDB:km_tc\
	\PWM_1:PWMUDB:db_tc\
	\PWM_1:PWMUDB:dith_sel\
	\PWM_1:PWMUDB:compare2\
	\PWM_1:Net_101\
	Net_2506
	Net_2507
	\PWM_1:PWMUDB:MODULE_6:b_31\
	\PWM_1:PWMUDB:MODULE_6:b_30\
	\PWM_1:PWMUDB:MODULE_6:b_29\
	\PWM_1:PWMUDB:MODULE_6:b_28\
	\PWM_1:PWMUDB:MODULE_6:b_27\
	\PWM_1:PWMUDB:MODULE_6:b_26\
	\PWM_1:PWMUDB:MODULE_6:b_25\
	\PWM_1:PWMUDB:MODULE_6:b_24\
	\PWM_1:PWMUDB:MODULE_6:b_23\
	\PWM_1:PWMUDB:MODULE_6:b_22\
	\PWM_1:PWMUDB:MODULE_6:b_21\
	\PWM_1:PWMUDB:MODULE_6:b_20\
	\PWM_1:PWMUDB:MODULE_6:b_19\
	\PWM_1:PWMUDB:MODULE_6:b_18\
	\PWM_1:PWMUDB:MODULE_6:b_17\
	\PWM_1:PWMUDB:MODULE_6:b_16\
	\PWM_1:PWMUDB:MODULE_6:b_15\
	\PWM_1:PWMUDB:MODULE_6:b_14\
	\PWM_1:PWMUDB:MODULE_6:b_13\
	\PWM_1:PWMUDB:MODULE_6:b_12\
	\PWM_1:PWMUDB:MODULE_6:b_11\
	\PWM_1:PWMUDB:MODULE_6:b_10\
	\PWM_1:PWMUDB:MODULE_6:b_9\
	\PWM_1:PWMUDB:MODULE_6:b_8\
	\PWM_1:PWMUDB:MODULE_6:b_7\
	\PWM_1:PWMUDB:MODULE_6:b_6\
	\PWM_1:PWMUDB:MODULE_6:b_5\
	\PWM_1:PWMUDB:MODULE_6:b_4\
	\PWM_1:PWMUDB:MODULE_6:b_3\
	\PWM_1:PWMUDB:MODULE_6:b_2\
	\PWM_1:PWMUDB:MODULE_6:b_1\
	\PWM_1:PWMUDB:MODULE_6:b_0\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:a_31\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:a_30\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:a_29\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:a_28\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:a_27\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:a_26\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:a_25\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:a_24\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_31\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_30\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_29\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_28\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_27\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_26\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_25\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_24\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_23\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_22\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_21\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_20\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_19\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_18\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_17\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_16\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_15\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_14\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_13\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_12\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_11\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_10\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_9\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_8\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_7\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_6\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_5\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_4\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_3\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_2\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_1\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_0\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_31\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_30\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_29\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_28\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_27\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_26\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_25\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_24\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_23\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_22\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_21\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_20\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_19\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_18\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_17\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_16\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_15\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_14\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_13\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_12\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_11\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_10\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_9\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_8\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_7\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_6\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_5\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_4\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_3\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_2\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_2508
	Net_2505
	\PWM_1:Net_113\
	\PWM_1:Net_107\
	\PWM_1:Net_114\
	\PWM_0:PWMUDB:km_run\
	\PWM_0:PWMUDB:ctrl_cmpmode2_2\
	\PWM_0:PWMUDB:ctrl_cmpmode2_1\
	\PWM_0:PWMUDB:ctrl_cmpmode2_0\
	\PWM_0:PWMUDB:ctrl_cmpmode1_2\
	\PWM_0:PWMUDB:ctrl_cmpmode1_1\
	\PWM_0:PWMUDB:ctrl_cmpmode1_0\
	\PWM_0:PWMUDB:capt_rising\
	\PWM_0:PWMUDB:capt_falling\
	\PWM_0:PWMUDB:trig_rise\
	\PWM_0:PWMUDB:trig_fall\
	\PWM_0:PWMUDB:sc_kill\
	\PWM_0:PWMUDB:min_kill\
	\PWM_0:PWMUDB:km_tc\
	\PWM_0:PWMUDB:db_tc\
	\PWM_0:PWMUDB:dith_sel\
	\PWM_0:PWMUDB:compare2\
	\PWM_0:Net_101\
	Net_140
	Net_141
	\PWM_0:PWMUDB:MODULE_7:b_31\
	\PWM_0:PWMUDB:MODULE_7:b_30\
	\PWM_0:PWMUDB:MODULE_7:b_29\
	\PWM_0:PWMUDB:MODULE_7:b_28\
	\PWM_0:PWMUDB:MODULE_7:b_27\
	\PWM_0:PWMUDB:MODULE_7:b_26\
	\PWM_0:PWMUDB:MODULE_7:b_25\
	\PWM_0:PWMUDB:MODULE_7:b_24\
	\PWM_0:PWMUDB:MODULE_7:b_23\
	\PWM_0:PWMUDB:MODULE_7:b_22\
	\PWM_0:PWMUDB:MODULE_7:b_21\
	\PWM_0:PWMUDB:MODULE_7:b_20\
	\PWM_0:PWMUDB:MODULE_7:b_19\
	\PWM_0:PWMUDB:MODULE_7:b_18\
	\PWM_0:PWMUDB:MODULE_7:b_17\
	\PWM_0:PWMUDB:MODULE_7:b_16\
	\PWM_0:PWMUDB:MODULE_7:b_15\
	\PWM_0:PWMUDB:MODULE_7:b_14\
	\PWM_0:PWMUDB:MODULE_7:b_13\
	\PWM_0:PWMUDB:MODULE_7:b_12\
	\PWM_0:PWMUDB:MODULE_7:b_11\
	\PWM_0:PWMUDB:MODULE_7:b_10\
	\PWM_0:PWMUDB:MODULE_7:b_9\
	\PWM_0:PWMUDB:MODULE_7:b_8\
	\PWM_0:PWMUDB:MODULE_7:b_7\
	\PWM_0:PWMUDB:MODULE_7:b_6\
	\PWM_0:PWMUDB:MODULE_7:b_5\
	\PWM_0:PWMUDB:MODULE_7:b_4\
	\PWM_0:PWMUDB:MODULE_7:b_3\
	\PWM_0:PWMUDB:MODULE_7:b_2\
	\PWM_0:PWMUDB:MODULE_7:b_1\
	\PWM_0:PWMUDB:MODULE_7:b_0\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:a_31\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:a_30\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:a_29\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:a_28\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:a_27\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:a_26\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:a_25\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:a_24\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:b_31\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:b_30\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:b_29\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:b_28\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:b_27\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:b_26\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:b_25\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:b_24\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:b_23\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:b_22\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:b_21\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:b_20\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:b_19\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:b_18\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:b_17\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:b_16\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:b_15\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:b_14\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:b_13\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:b_12\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:b_11\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:b_10\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:b_9\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:b_8\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:b_7\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:b_6\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:b_5\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:b_4\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:b_3\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:b_2\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:b_1\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:b_0\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:s_31\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:s_30\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:s_29\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:s_28\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:s_27\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:s_26\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:s_25\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:s_24\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:s_23\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:s_22\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:s_21\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:s_20\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:s_19\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:s_18\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:s_17\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:s_16\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:s_15\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:s_14\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:s_13\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:s_12\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:s_11\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:s_10\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:s_9\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:s_8\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:s_7\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:s_6\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:s_5\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:s_4\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:s_3\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:s_2\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_142
	Net_139
	\PWM_0:Net_113\
	\PWM_0:Net_107\
	\PWM_0:Net_114\
	\Timer_1:Net_260\
	Net_408
	Net_413
	\Timer_1:Net_53\
	\Timer_1:TimerUDB:ctrl_ten\
	\Timer_1:TimerUDB:ctrl_cmode_0\
	\Timer_1:TimerUDB:ctrl_tmode_1\
	\Timer_1:TimerUDB:ctrl_tmode_0\
	\Timer_1:TimerUDB:ctrl_ic_1\
	\Timer_1:TimerUDB:ctrl_ic_0\
	Net_412
	\Timer_1:TimerUDB:zeros_3\
	\Timer_1:TimerUDB:zeros_2\
	\Timer_1:Net_102\
	\Timer_1:Net_266\
	Net_310
	\PWM_2:PWMUDB:km_run\
	\PWM_2:PWMUDB:ctrl_cmpmode2_2\
	\PWM_2:PWMUDB:ctrl_cmpmode2_1\
	\PWM_2:PWMUDB:ctrl_cmpmode2_0\
	\PWM_2:PWMUDB:ctrl_cmpmode1_2\
	\PWM_2:PWMUDB:ctrl_cmpmode1_1\
	\PWM_2:PWMUDB:ctrl_cmpmode1_0\
	\PWM_2:PWMUDB:capt_rising\
	\PWM_2:PWMUDB:capt_falling\
	\PWM_2:PWMUDB:trig_rise\
	\PWM_2:PWMUDB:trig_fall\
	\PWM_2:PWMUDB:sc_kill\
	\PWM_2:PWMUDB:min_kill\
	\PWM_2:PWMUDB:km_tc\
	\PWM_2:PWMUDB:db_tc\
	\PWM_2:PWMUDB:dith_sel\
	\PWM_2:PWMUDB:compare2\
	\PWM_2:Net_101\
	Net_2518
	Net_2519
	\PWM_2:PWMUDB:MODULE_8:b_31\
	\PWM_2:PWMUDB:MODULE_8:b_30\
	\PWM_2:PWMUDB:MODULE_8:b_29\
	\PWM_2:PWMUDB:MODULE_8:b_28\
	\PWM_2:PWMUDB:MODULE_8:b_27\
	\PWM_2:PWMUDB:MODULE_8:b_26\
	\PWM_2:PWMUDB:MODULE_8:b_25\
	\PWM_2:PWMUDB:MODULE_8:b_24\
	\PWM_2:PWMUDB:MODULE_8:b_23\
	\PWM_2:PWMUDB:MODULE_8:b_22\
	\PWM_2:PWMUDB:MODULE_8:b_21\
	\PWM_2:PWMUDB:MODULE_8:b_20\
	\PWM_2:PWMUDB:MODULE_8:b_19\
	\PWM_2:PWMUDB:MODULE_8:b_18\
	\PWM_2:PWMUDB:MODULE_8:b_17\
	\PWM_2:PWMUDB:MODULE_8:b_16\
	\PWM_2:PWMUDB:MODULE_8:b_15\
	\PWM_2:PWMUDB:MODULE_8:b_14\
	\PWM_2:PWMUDB:MODULE_8:b_13\
	\PWM_2:PWMUDB:MODULE_8:b_12\
	\PWM_2:PWMUDB:MODULE_8:b_11\
	\PWM_2:PWMUDB:MODULE_8:b_10\
	\PWM_2:PWMUDB:MODULE_8:b_9\
	\PWM_2:PWMUDB:MODULE_8:b_8\
	\PWM_2:PWMUDB:MODULE_8:b_7\
	\PWM_2:PWMUDB:MODULE_8:b_6\
	\PWM_2:PWMUDB:MODULE_8:b_5\
	\PWM_2:PWMUDB:MODULE_8:b_4\
	\PWM_2:PWMUDB:MODULE_8:b_3\
	\PWM_2:PWMUDB:MODULE_8:b_2\
	\PWM_2:PWMUDB:MODULE_8:b_1\
	\PWM_2:PWMUDB:MODULE_8:b_0\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:a_31\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:a_30\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:a_29\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:a_28\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:a_27\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:a_26\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:a_25\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:a_24\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_31\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_30\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_29\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_28\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_27\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_26\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_25\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_24\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_23\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_22\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_21\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_20\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_19\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_18\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_17\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_16\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_15\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_14\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_13\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_12\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_11\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_10\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_9\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_8\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_7\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_6\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_5\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_4\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_3\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_2\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_1\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_0\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_31\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_30\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_29\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_28\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_27\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_26\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_25\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_24\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_23\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_22\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_21\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_20\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_19\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_18\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_17\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_16\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_15\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_14\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_13\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_12\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_11\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_10\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_9\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_8\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_7\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_6\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_5\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_4\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_3\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_2\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_2520
	Net_2517
	\PWM_2:Net_113\
	\PWM_2:Net_107\
	\PWM_2:Net_114\
	\PWM_3:PWMUDB:km_run\
	\PWM_3:PWMUDB:ctrl_cmpmode2_2\
	\PWM_3:PWMUDB:ctrl_cmpmode2_1\
	\PWM_3:PWMUDB:ctrl_cmpmode2_0\
	\PWM_3:PWMUDB:ctrl_cmpmode1_2\
	\PWM_3:PWMUDB:ctrl_cmpmode1_1\
	\PWM_3:PWMUDB:ctrl_cmpmode1_0\
	\PWM_3:PWMUDB:capt_rising\
	\PWM_3:PWMUDB:capt_falling\
	\PWM_3:PWMUDB:trig_rise\
	\PWM_3:PWMUDB:trig_fall\
	\PWM_3:PWMUDB:sc_kill\
	\PWM_3:PWMUDB:min_kill\
	\PWM_3:PWMUDB:km_tc\
	\PWM_3:PWMUDB:db_tc\
	\PWM_3:PWMUDB:dith_sel\
	\PWM_3:PWMUDB:compare2\
	\PWM_3:Net_101\
	Net_2530
	Net_2531
	\PWM_3:PWMUDB:MODULE_9:b_31\
	\PWM_3:PWMUDB:MODULE_9:b_30\
	\PWM_3:PWMUDB:MODULE_9:b_29\
	\PWM_3:PWMUDB:MODULE_9:b_28\
	\PWM_3:PWMUDB:MODULE_9:b_27\
	\PWM_3:PWMUDB:MODULE_9:b_26\
	\PWM_3:PWMUDB:MODULE_9:b_25\
	\PWM_3:PWMUDB:MODULE_9:b_24\
	\PWM_3:PWMUDB:MODULE_9:b_23\
	\PWM_3:PWMUDB:MODULE_9:b_22\
	\PWM_3:PWMUDB:MODULE_9:b_21\
	\PWM_3:PWMUDB:MODULE_9:b_20\
	\PWM_3:PWMUDB:MODULE_9:b_19\
	\PWM_3:PWMUDB:MODULE_9:b_18\
	\PWM_3:PWMUDB:MODULE_9:b_17\
	\PWM_3:PWMUDB:MODULE_9:b_16\
	\PWM_3:PWMUDB:MODULE_9:b_15\
	\PWM_3:PWMUDB:MODULE_9:b_14\
	\PWM_3:PWMUDB:MODULE_9:b_13\
	\PWM_3:PWMUDB:MODULE_9:b_12\
	\PWM_3:PWMUDB:MODULE_9:b_11\
	\PWM_3:PWMUDB:MODULE_9:b_10\
	\PWM_3:PWMUDB:MODULE_9:b_9\
	\PWM_3:PWMUDB:MODULE_9:b_8\
	\PWM_3:PWMUDB:MODULE_9:b_7\
	\PWM_3:PWMUDB:MODULE_9:b_6\
	\PWM_3:PWMUDB:MODULE_9:b_5\
	\PWM_3:PWMUDB:MODULE_9:b_4\
	\PWM_3:PWMUDB:MODULE_9:b_3\
	\PWM_3:PWMUDB:MODULE_9:b_2\
	\PWM_3:PWMUDB:MODULE_9:b_1\
	\PWM_3:PWMUDB:MODULE_9:b_0\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:a_31\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:a_30\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:a_29\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:a_28\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:a_27\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:a_26\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:a_25\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:a_24\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_31\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_30\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_29\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_28\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_27\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_26\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_25\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_24\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_23\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_22\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_21\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_20\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_19\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_18\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_17\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_16\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_15\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_14\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_13\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_12\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_11\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_10\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_9\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_8\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_7\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_6\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_5\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_4\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_3\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_2\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_1\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_0\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_31\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_30\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_29\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_28\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_27\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_26\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_25\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_24\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_23\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_22\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_21\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_20\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_19\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_18\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_17\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_16\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_15\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_14\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_13\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_12\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_11\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_10\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_9\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_8\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_7\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_6\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_5\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_4\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_3\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_2\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_2532
	Net_2529
	\PWM_3:Net_113\
	\PWM_3:Net_107\
	\PWM_3:Net_114\

    Synthesized names
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_31\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_30\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_29\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_28\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_27\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_26\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_25\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_24\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_23\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_22\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_21\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_20\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_19\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_18\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_17\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_16\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_15\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_14\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_13\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_12\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_11\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_10\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_9\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_8\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_7\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_6\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_5\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_4\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_3\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_2\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_7_31\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_7_30\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_7_29\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_7_28\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_7_27\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_7_26\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_7_25\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_7_24\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_7_23\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_7_22\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_7_21\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_7_20\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_7_19\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_7_18\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_7_17\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_7_16\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_7_15\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_7_14\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_7_13\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_7_12\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_7_11\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_7_10\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_7_9\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_7_8\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_7_7\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_7_6\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_7_5\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_7_4\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_7_3\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_7_2\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_31\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_30\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_29\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_28\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_27\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_26\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_25\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_24\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_23\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_22\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_21\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_20\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_19\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_18\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_17\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_16\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_15\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_14\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_13\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_12\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_11\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_10\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_9\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_8\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_7\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_6\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_5\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_4\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_3\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_2\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_31\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_30\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_29\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_28\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_27\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_26\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_25\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_24\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_23\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_22\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_21\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_20\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_19\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_18\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_17\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_16\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_15\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_14\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_13\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_12\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_11\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_10\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_9\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_8\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_7\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_6\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_5\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_4\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_3\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_2\

Deleted 578 User equations/components.
Deleted 120 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART:BUART:HalfDuplexSend\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:FinalParityType_1\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:FinalParityType_0\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:FinalAddrMode_2\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:FinalAddrMode_1\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:FinalAddrMode_0\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:tx_ctrl_mark\ to \UART:BUART:tx_hd_send_break\
Aliasing zero to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:tx_status_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:tx_status_5\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:tx_status_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:rx_count7_bit8_wire\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODIN2_1\ to \UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN2_0\ to \UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_1\ to \UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_0\ to \UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:rx_status_1\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ to one
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ to one
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__pwm_pin_1_net_0 to one
Aliasing \PWM_1:PWMUDB:hwCapture\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:trig_out\ to one
Aliasing \PWM_1:PWMUDB:runmode_enable\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:runmode_enable\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:min_kill_reg\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:min_kill_reg\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:final_kill\ to one
Aliasing \PWM_1:PWMUDB:dith_count_1\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:dith_count_1\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:dith_count_0\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:dith_count_0\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:reset\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:status_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:status_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:cmp2\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:final_kill_reg\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:final_kill_reg\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:cs_addr_0\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:pwm1_i\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:pwm2_i\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_23\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_22\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_21\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_20\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_19\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_18\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_17\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_16\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_15\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_14\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_13\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_12\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_11\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_10\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_9\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_8\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_7\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_5\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_3\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_2\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__adc_pin_3_net_0 to one
Aliasing tmpOE__adc_pin_2_net_0 to one
Aliasing tmpOE__Rx_net_0 to one
Aliasing tmpOE__Tx_net_0 to one
Aliasing \PWM_0:PWMUDB:hwCapture\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_0:PWMUDB:trig_out\ to one
Aliasing \PWM_0:PWMUDB:runmode_enable\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_0:PWMUDB:runmode_enable\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_0:PWMUDB:ltch_kill_reg\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_0:PWMUDB:ltch_kill_reg\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_0:PWMUDB:min_kill_reg\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_0:PWMUDB:min_kill_reg\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_0:PWMUDB:final_kill\ to one
Aliasing \PWM_0:PWMUDB:dith_count_1\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_0:PWMUDB:dith_count_1\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_0:PWMUDB:dith_count_0\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_0:PWMUDB:dith_count_0\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_0:PWMUDB:reset\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_0:PWMUDB:status_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_0:PWMUDB:status_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_0:PWMUDB:cmp2\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_0:PWMUDB:cmp1_status_reg\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_0:PWMUDB:cmp1_status_reg\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_0:PWMUDB:cmp2_status_reg\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_0:PWMUDB:cmp2_status_reg\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_0:PWMUDB:final_kill_reg\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_0:PWMUDB:final_kill_reg\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_0:PWMUDB:cs_addr_0\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_0:PWMUDB:pwm1_i\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_0:PWMUDB:pwm2_i\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_0:PWMUDB:MODULE_7:g2:a0:a_23\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_0:PWMUDB:MODULE_7:g2:a0:a_22\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_0:PWMUDB:MODULE_7:g2:a0:a_21\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_0:PWMUDB:MODULE_7:g2:a0:a_20\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_0:PWMUDB:MODULE_7:g2:a0:a_19\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_0:PWMUDB:MODULE_7:g2:a0:a_18\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_0:PWMUDB:MODULE_7:g2:a0:a_17\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_0:PWMUDB:MODULE_7:g2:a0:a_16\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_0:PWMUDB:MODULE_7:g2:a0:a_15\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_0:PWMUDB:MODULE_7:g2:a0:a_14\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_0:PWMUDB:MODULE_7:g2:a0:a_13\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_0:PWMUDB:MODULE_7:g2:a0:a_12\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_0:PWMUDB:MODULE_7:g2:a0:a_11\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_0:PWMUDB:MODULE_7:g2:a0:a_10\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_0:PWMUDB:MODULE_7:g2:a0:a_9\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_0:PWMUDB:MODULE_7:g2:a0:a_8\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_0:PWMUDB:MODULE_7:g2:a0:a_7\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_0:PWMUDB:MODULE_7:g2:a0:a_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_0:PWMUDB:MODULE_7:g2:a0:a_5\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_0:PWMUDB:MODULE_7:g2:a0:a_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_0:PWMUDB:MODULE_7:g2:a0:a_3\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_0:PWMUDB:MODULE_7:g2:a0:a_2\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__pwm_pin_0_net_0 to one
Aliasing \ADC_0:vp_ctl_0\ to \UART:BUART:tx_hd_send_break\
Aliasing \ADC_0:vp_ctl_2\ to \UART:BUART:tx_hd_send_break\
Aliasing \ADC_0:vn_ctl_1\ to \UART:BUART:tx_hd_send_break\
Aliasing \ADC_0:vn_ctl_3\ to \UART:BUART:tx_hd_send_break\
Aliasing \ADC_0:vp_ctl_1\ to \UART:BUART:tx_hd_send_break\
Aliasing \ADC_0:vp_ctl_3\ to \UART:BUART:tx_hd_send_break\
Aliasing \ADC_0:vn_ctl_0\ to \UART:BUART:tx_hd_send_break\
Aliasing \ADC_0:vn_ctl_2\ to \UART:BUART:tx_hd_send_break\
Aliasing \ADC_0:soc\ to \UART:BUART:tx_hd_send_break\
Aliasing \ADC_0:tmpOE__Bypass_net_0\ to one
Aliasing \ADC_0:Net_383\ to \UART:BUART:tx_hd_send_break\
Aliasing tmpOE__adc_pin_0_net_0 to one
Aliasing tmpOE__adc_pin_1_net_0 to one
Aliasing Net_12 to \UART:BUART:tx_hd_send_break\
Aliasing \Timer_1:TimerUDB:ctrl_cmode_1\ to \UART:BUART:tx_hd_send_break\
Aliasing \Timer_1:TimerUDB:trigger_enable\ to one
Aliasing \Timer_1:TimerUDB:status_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \Timer_1:TimerUDB:status_5\ to \UART:BUART:tx_hd_send_break\
Aliasing \Timer_1:TimerUDB:status_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \Timer_1:TimerUDB:status_0\ to \Timer_1:TimerUDB:tc_i\
Aliasing \median_timer:Net_260\ to \UART:BUART:tx_hd_send_break\
Aliasing Net_304 to \UART:BUART:tx_hd_send_break\
Aliasing \median_timer:Net_102\ to one
Aliasing \PWM_2:PWMUDB:hwCapture\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:trig_out\ to one
Aliasing \PWM_2:PWMUDB:runmode_enable\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:runmode_enable\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:ltch_kill_reg\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:ltch_kill_reg\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:min_kill_reg\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:min_kill_reg\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:final_kill\ to one
Aliasing \PWM_2:PWMUDB:dith_count_1\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:dith_count_1\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:dith_count_0\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:dith_count_0\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:reset\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:status_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:status_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:cmp2\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:cmp1_status_reg\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:cmp1_status_reg\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:cmp2_status_reg\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:cmp2_status_reg\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:final_kill_reg\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:final_kill_reg\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:cs_addr_0\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:pwm1_i\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:pwm2_i\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_23\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_22\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_21\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_20\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_19\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_18\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_17\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_16\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_15\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_14\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_13\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_12\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_11\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_10\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_9\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_8\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_7\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_5\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_3\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_2\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__pwm_pin_2_net_0 to one
Aliasing \PWM_3:PWMUDB:hwCapture\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:trig_out\ to one
Aliasing \PWM_3:PWMUDB:runmode_enable\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:runmode_enable\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:ltch_kill_reg\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:ltch_kill_reg\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:min_kill_reg\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:min_kill_reg\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:final_kill\ to one
Aliasing \PWM_3:PWMUDB:dith_count_1\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:dith_count_1\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:dith_count_0\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:dith_count_0\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:reset\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:status_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:status_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:cmp2\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:cmp1_status_reg\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:cmp1_status_reg\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:cmp2_status_reg\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:cmp2_status_reg\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:final_kill_reg\\R\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:final_kill_reg\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:cs_addr_0\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:pwm1_i\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:pwm2_i\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_23\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_22\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_21\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_20\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_19\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_18\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_17\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_16\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_15\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_14\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_13\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_12\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_11\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_10\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_9\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_8\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_7\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_5\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_3\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_2\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__pwm_pin_3_net_0 to one
Aliasing \UART:BUART:reset_reg\\D\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:rx_break_status\\D\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_1:PWMUDB:prevCapture\\D\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:trig_last\\D\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_1:PWMUDB:prevCompare1\\D\ to \PWM_1:PWMUDB:pwm_temp\
Aliasing \PWM_1:PWMUDB:tc_i_reg\\D\ to \PWM_1:PWMUDB:status_2\
Aliasing \PWM_0:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_0:PWMUDB:prevCapture\\D\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_0:PWMUDB:trig_last\\D\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_0:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_0:PWMUDB:prevCompare1\\D\ to \PWM_0:PWMUDB:pwm_temp\
Aliasing \PWM_0:PWMUDB:tc_i_reg\\D\ to \PWM_0:PWMUDB:status_2\
Aliasing \Timer_1:TimerUDB:capture_last\\D\ to \UART:BUART:tx_hd_send_break\
Aliasing \Timer_1:TimerUDB:hwEnable_reg\\D\ to \Timer_1:TimerUDB:run_mode\
Aliasing \Timer_1:TimerUDB:capture_out_reg_i\\D\ to \Timer_1:TimerUDB:capt_fifo_load_int\
Aliasing \PWM_2:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_2:PWMUDB:prevCapture\\D\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:trig_last\\D\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_2:PWMUDB:prevCompare1\\D\ to \PWM_2:PWMUDB:pwm_temp\
Aliasing \PWM_2:PWMUDB:tc_i_reg\\D\ to \PWM_2:PWMUDB:status_2\
Aliasing \PWM_3:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_3:PWMUDB:prevCapture\\D\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:trig_last\\D\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_3:PWMUDB:prevCompare1\\D\ to \PWM_3:PWMUDB:pwm_temp\
Aliasing \PWM_3:PWMUDB:tc_i_reg\\D\ to \PWM_3:PWMUDB:status_2\
Removing Lhs of wire \UART:Net_61\[2] = \UART:Net_9\[1]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[8] = \UART:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[9] = \UART:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[10] = \UART:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[11] = \UART:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[12] = \UART:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[13] = \UART:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[14] = \UART:BUART:tx_hd_send_break\[7]
Removing Rhs of wire Net_104[21] = \UART:BUART:rx_interrupt_out\[22]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[26] = \UART:BUART:tx_bitclk_dp\[63]
Removing Rhs of wire zero[27] = \UART:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[73] = \UART:BUART:tx_counter_dp\[64]
Removing Lhs of wire \UART:BUART:tx_status_6\[74] = zero[27]
Removing Lhs of wire \UART:BUART:tx_status_5\[75] = zero[27]
Removing Lhs of wire \UART:BUART:tx_status_4\[76] = zero[27]
Removing Lhs of wire \UART:BUART:tx_status_1\[78] = \UART:BUART:tx_fifo_empty\[41]
Removing Lhs of wire \UART:BUART:tx_status_3\[80] = \UART:BUART:tx_fifo_notfull\[40]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[140] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[148] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[159]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[150] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[160]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[151] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[176]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[152] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[190]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[153] = \UART:BUART:sRX:s23Poll:MODIN1_1\[154]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN1_1\[154] = \UART:BUART:pollcount_1\[146]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[155] = \UART:BUART:sRX:s23Poll:MODIN1_0\[156]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN1_0\[156] = \UART:BUART:pollcount_0\[149]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[162] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[163] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[164] = \UART:BUART:pollcount_1\[146]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_1\[165] = \UART:BUART:pollcount_1\[146]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[166] = \UART:BUART:pollcount_0\[149]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_0\[167] = \UART:BUART:pollcount_0\[149]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[168] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[169] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[170] = \UART:BUART:pollcount_1\[146]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[171] = \UART:BUART:pollcount_0\[149]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[172] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[173] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[178] = \UART:BUART:pollcount_1\[146]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_1\[179] = \UART:BUART:pollcount_1\[146]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[180] = \UART:BUART:pollcount_0\[149]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_0\[181] = \UART:BUART:pollcount_0\[149]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[182] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[183] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[184] = \UART:BUART:pollcount_1\[146]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[185] = \UART:BUART:pollcount_0\[149]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[186] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[187] = zero[27]
Removing Lhs of wire \UART:BUART:rx_status_1\[194] = zero[27]
Removing Rhs of wire \UART:BUART:rx_status_2\[195] = \UART:BUART:rx_parity_error_status\[196]
Removing Rhs of wire \UART:BUART:rx_status_3\[197] = \UART:BUART:rx_stop_bit_error\[198]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_4\[208] = \UART:BUART:sRX:MODULE_4:g2:a0:lta_0\[257]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_5\[212] = \UART:BUART:sRX:MODULE_5:g1:a0:xneq\[279]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\[213] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\[214] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\[215] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_3\[216] = \UART:BUART:sRX:MODIN4_6\[217]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_6\[217] = \UART:BUART:rx_count_6\[135]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_2\[218] = \UART:BUART:sRX:MODIN4_5\[219]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_5\[219] = \UART:BUART:rx_count_5\[136]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_1\[220] = \UART:BUART:sRX:MODIN4_4\[221]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_4\[221] = \UART:BUART:rx_count_4\[137]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_0\[222] = \UART:BUART:sRX:MODIN4_3\[223]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_3\[223] = \UART:BUART:rx_count_3\[138]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\[224] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\[225] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\[226] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\[227] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\[228] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\[229] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\[230] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\[231] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\[232] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\[233] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\[234] = \UART:BUART:rx_count_6\[135]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\[235] = \UART:BUART:rx_count_5\[136]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\[236] = \UART:BUART:rx_count_4\[137]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\[237] = \UART:BUART:rx_count_3\[138]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_6\[238] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_5\[239] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_4\[240] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_3\[241] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_2\[242] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_1\[243] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_0\[244] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newa_0\[259] = \UART:BUART:rx_postpoll\[94]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newb_0\[260] = \UART:BUART:rx_parity_bit\[211]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\[261] = \UART:BUART:rx_postpoll\[94]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:datab_0\[262] = \UART:BUART:rx_parity_bit\[211]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[263] = \UART:BUART:rx_postpoll\[94]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[264] = \UART:BUART:rx_parity_bit\[211]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[266] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[267] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[265]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[268] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[265]
Removing Lhs of wire tmpOE__pwm_pin_1_net_0[290] = one[4]
Removing Rhs of wire Net_442[291] = \PWM_1:Net_96\[469]
Removing Rhs of wire Net_442[291] = \PWM_1:PWMUDB:pwm_i_reg\[461]
Removing Lhs of wire \PWM_1:PWMUDB:ctrl_enable\[310] = \PWM_1:PWMUDB:control_7\[302]
Removing Lhs of wire \PWM_1:PWMUDB:hwCapture\[320] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:hwEnable\[321] = \PWM_1:PWMUDB:control_7\[302]
Removing Lhs of wire \PWM_1:PWMUDB:trig_out\[325] = one[4]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\R\[327] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\S\[328] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:final_enable\[329] = \PWM_1:PWMUDB:runmode_enable\[326]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\R\[333] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\S\[334] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\R\[335] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\S\[336] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill\[339] = one[4]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_6_1\[343] = \PWM_1:PWMUDB:MODULE_6:g2:a0:s_1\[631]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_6_0\[345] = \PWM_1:PWMUDB:MODULE_6:g2:a0:s_0\[632]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\R\[346] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\S\[347] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\R\[348] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\S\[349] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:reset\[352] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:status_6\[353] = zero[27]
Removing Rhs of wire \PWM_1:PWMUDB:status_5\[354] = \PWM_1:PWMUDB:final_kill_reg\[368]
Removing Lhs of wire \PWM_1:PWMUDB:status_4\[355] = zero[27]
Removing Rhs of wire \PWM_1:PWMUDB:status_3\[356] = \PWM_1:PWMUDB:fifo_full\[375]
Removing Rhs of wire \PWM_1:PWMUDB:status_1\[358] = \PWM_1:PWMUDB:cmp2_status_reg\[367]
Removing Rhs of wire \PWM_1:PWMUDB:status_0\[359] = \PWM_1:PWMUDB:cmp1_status_reg\[366]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status\[364] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2\[365] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\R\[369] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\S\[370] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\R\[371] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\S\[372] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\R\[373] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\S\[374] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_2\[376] = \PWM_1:PWMUDB:tc_i\[331]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_1\[377] = \PWM_1:PWMUDB:runmode_enable\[326]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_0\[378] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:compare1\[459] = \PWM_1:PWMUDB:cmp1_less\[430]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_i\[464] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_i\[466] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_temp\[472] = \PWM_1:PWMUDB:cmp1\[362]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_23\[513] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_22\[514] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_21\[515] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_20\[516] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_19\[517] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_18\[518] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_17\[519] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_16\[520] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_15\[521] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_14\[522] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_13\[523] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_12\[524] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_11\[525] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_10\[526] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_9\[527] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_8\[528] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_7\[529] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_6\[530] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_5\[531] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_4\[532] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_3\[533] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_2\[534] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_1\[535] = \PWM_1:PWMUDB:MODIN5_1\[536]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN5_1\[536] = \PWM_1:PWMUDB:dith_count_1\[342]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_0\[537] = \PWM_1:PWMUDB:MODIN5_0\[538]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN5_0\[538] = \PWM_1:PWMUDB:dith_count_0\[344]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[670] = one[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[671] = one[4]
Removing Lhs of wire tmpOE__adc_pin_3_net_0[678] = one[4]
Removing Lhs of wire tmpOE__adc_pin_2_net_0[685] = one[4]
Removing Lhs of wire tmpOE__Rx_net_0[692] = one[4]
Removing Lhs of wire tmpOE__Tx_net_0[697] = one[4]
Removing Lhs of wire \PWM_0:PWMUDB:ctrl_enable\[716] = \PWM_0:PWMUDB:control_7\[708]
Removing Lhs of wire \PWM_0:PWMUDB:hwCapture\[726] = zero[27]
Removing Lhs of wire \PWM_0:PWMUDB:hwEnable\[727] = \PWM_0:PWMUDB:control_7\[708]
Removing Lhs of wire \PWM_0:PWMUDB:trig_out\[731] = one[4]
Removing Lhs of wire \PWM_0:PWMUDB:runmode_enable\\R\[733] = zero[27]
Removing Lhs of wire \PWM_0:PWMUDB:runmode_enable\\S\[734] = zero[27]
Removing Lhs of wire \PWM_0:PWMUDB:final_enable\[735] = \PWM_0:PWMUDB:runmode_enable\[732]
Removing Lhs of wire \PWM_0:PWMUDB:ltch_kill_reg\\R\[739] = zero[27]
Removing Lhs of wire \PWM_0:PWMUDB:ltch_kill_reg\\S\[740] = zero[27]
Removing Lhs of wire \PWM_0:PWMUDB:min_kill_reg\\R\[741] = zero[27]
Removing Lhs of wire \PWM_0:PWMUDB:min_kill_reg\\S\[742] = zero[27]
Removing Lhs of wire \PWM_0:PWMUDB:final_kill\[745] = one[4]
Removing Lhs of wire \PWM_0:PWMUDB:add_vi_vv_MODGEN_7_1\[749] = \PWM_0:PWMUDB:MODULE_7:g2:a0:s_1\[1037]
Removing Lhs of wire \PWM_0:PWMUDB:add_vi_vv_MODGEN_7_0\[751] = \PWM_0:PWMUDB:MODULE_7:g2:a0:s_0\[1038]
Removing Lhs of wire \PWM_0:PWMUDB:dith_count_1\\R\[752] = zero[27]
Removing Lhs of wire \PWM_0:PWMUDB:dith_count_1\\S\[753] = zero[27]
Removing Lhs of wire \PWM_0:PWMUDB:dith_count_0\\R\[754] = zero[27]
Removing Lhs of wire \PWM_0:PWMUDB:dith_count_0\\S\[755] = zero[27]
Removing Lhs of wire \PWM_0:PWMUDB:reset\[758] = zero[27]
Removing Lhs of wire \PWM_0:PWMUDB:status_6\[759] = zero[27]
Removing Rhs of wire \PWM_0:PWMUDB:status_5\[760] = \PWM_0:PWMUDB:final_kill_reg\[774]
Removing Lhs of wire \PWM_0:PWMUDB:status_4\[761] = zero[27]
Removing Rhs of wire \PWM_0:PWMUDB:status_3\[762] = \PWM_0:PWMUDB:fifo_full\[781]
Removing Rhs of wire \PWM_0:PWMUDB:status_1\[764] = \PWM_0:PWMUDB:cmp2_status_reg\[773]
Removing Rhs of wire \PWM_0:PWMUDB:status_0\[765] = \PWM_0:PWMUDB:cmp1_status_reg\[772]
Removing Lhs of wire \PWM_0:PWMUDB:cmp2_status\[770] = zero[27]
Removing Lhs of wire \PWM_0:PWMUDB:cmp2\[771] = zero[27]
Removing Lhs of wire \PWM_0:PWMUDB:cmp1_status_reg\\R\[775] = zero[27]
Removing Lhs of wire \PWM_0:PWMUDB:cmp1_status_reg\\S\[776] = zero[27]
Removing Lhs of wire \PWM_0:PWMUDB:cmp2_status_reg\\R\[777] = zero[27]
Removing Lhs of wire \PWM_0:PWMUDB:cmp2_status_reg\\S\[778] = zero[27]
Removing Lhs of wire \PWM_0:PWMUDB:final_kill_reg\\R\[779] = zero[27]
Removing Lhs of wire \PWM_0:PWMUDB:final_kill_reg\\S\[780] = zero[27]
Removing Lhs of wire \PWM_0:PWMUDB:cs_addr_2\[782] = \PWM_0:PWMUDB:tc_i\[737]
Removing Lhs of wire \PWM_0:PWMUDB:cs_addr_1\[783] = \PWM_0:PWMUDB:runmode_enable\[732]
Removing Lhs of wire \PWM_0:PWMUDB:cs_addr_0\[784] = zero[27]
Removing Lhs of wire \PWM_0:PWMUDB:compare1\[865] = \PWM_0:PWMUDB:cmp1_less\[836]
Removing Lhs of wire \PWM_0:PWMUDB:pwm1_i\[870] = zero[27]
Removing Lhs of wire \PWM_0:PWMUDB:pwm2_i\[872] = zero[27]
Removing Rhs of wire \PWM_0:Net_96\[875] = \PWM_0:PWMUDB:pwm_i_reg\[867]
Removing Lhs of wire \PWM_0:PWMUDB:pwm_temp\[878] = \PWM_0:PWMUDB:cmp1\[768]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_7:g2:a0:a_23\[919] = zero[27]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_7:g2:a0:a_22\[920] = zero[27]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_7:g2:a0:a_21\[921] = zero[27]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_7:g2:a0:a_20\[922] = zero[27]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_7:g2:a0:a_19\[923] = zero[27]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_7:g2:a0:a_18\[924] = zero[27]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_7:g2:a0:a_17\[925] = zero[27]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_7:g2:a0:a_16\[926] = zero[27]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_7:g2:a0:a_15\[927] = zero[27]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_7:g2:a0:a_14\[928] = zero[27]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_7:g2:a0:a_13\[929] = zero[27]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_7:g2:a0:a_12\[930] = zero[27]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_7:g2:a0:a_11\[931] = zero[27]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_7:g2:a0:a_10\[932] = zero[27]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_7:g2:a0:a_9\[933] = zero[27]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_7:g2:a0:a_8\[934] = zero[27]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_7:g2:a0:a_7\[935] = zero[27]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_7:g2:a0:a_6\[936] = zero[27]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_7:g2:a0:a_5\[937] = zero[27]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_7:g2:a0:a_4\[938] = zero[27]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_7:g2:a0:a_3\[939] = zero[27]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_7:g2:a0:a_2\[940] = zero[27]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_7:g2:a0:a_1\[941] = \PWM_0:PWMUDB:MODIN6_1\[942]
Removing Lhs of wire \PWM_0:PWMUDB:MODIN6_1\[942] = \PWM_0:PWMUDB:dith_count_1\[748]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_7:g2:a0:a_0\[943] = \PWM_0:PWMUDB:MODIN6_0\[944]
Removing Lhs of wire \PWM_0:PWMUDB:MODIN6_0\[944] = \PWM_0:PWMUDB:dith_count_0\[750]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[1076] = one[4]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[1077] = one[4]
Removing Rhs of wire Net_75[1078] = \PWM_0:Net_96\[875]
Removing Lhs of wire tmpOE__pwm_pin_0_net_0[1086] = one[4]
Removing Lhs of wire \ADC_0:vp_ctl_0\[1096] = zero[27]
Removing Lhs of wire \ADC_0:vp_ctl_2\[1097] = zero[27]
Removing Lhs of wire \ADC_0:vn_ctl_1\[1098] = zero[27]
Removing Lhs of wire \ADC_0:vn_ctl_3\[1099] = zero[27]
Removing Lhs of wire \ADC_0:vp_ctl_1\[1100] = zero[27]
Removing Lhs of wire \ADC_0:vp_ctl_3\[1101] = zero[27]
Removing Lhs of wire \ADC_0:vn_ctl_0\[1102] = zero[27]
Removing Lhs of wire \ADC_0:vn_ctl_2\[1103] = zero[27]
Removing Rhs of wire \ADC_0:Net_188\[1107] = \ADC_0:Net_221\[1108]
Removing Lhs of wire \ADC_0:soc\[1114] = zero[27]
Removing Lhs of wire \ADC_0:tmpOE__Bypass_net_0\[1132] = one[4]
Removing Lhs of wire \ADC_0:Net_383\[1147] = zero[27]
Removing Lhs of wire tmpOE__adc_pin_0_net_0[1149] = one[4]
Removing Lhs of wire tmpOE__adc_pin_1_net_0[1156] = one[4]
Removing Lhs of wire Net_12[1163] = zero[27]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_enable\[1182] = \Timer_1:TimerUDB:control_7\[1174]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_cmode_1\[1184] = zero[27]
Removing Rhs of wire \Timer_1:TimerUDB:timer_enable\[1193] = \Timer_1:TimerUDB:runmode_enable\[1205]
Removing Rhs of wire \Timer_1:TimerUDB:run_mode\[1194] = \Timer_1:TimerUDB:hwEnable\[1195]
Removing Lhs of wire \Timer_1:TimerUDB:run_mode\[1194] = \Timer_1:TimerUDB:control_7\[1174]
Removing Lhs of wire \Timer_1:TimerUDB:trigger_enable\[1197] = one[4]
Removing Lhs of wire \Timer_1:TimerUDB:tc_i\[1199] = \Timer_1:TimerUDB:status_tc\[1196]
Removing Lhs of wire \Timer_1:TimerUDB:capt_fifo_load_int\[1204] = \Timer_1:TimerUDB:capt_fifo_load\[1192]
Removing Lhs of wire \Timer_1:TimerUDB:status_6\[1207] = zero[27]
Removing Lhs of wire \Timer_1:TimerUDB:status_5\[1208] = zero[27]
Removing Lhs of wire \Timer_1:TimerUDB:status_4\[1209] = zero[27]
Removing Lhs of wire \Timer_1:TimerUDB:status_0\[1210] = \Timer_1:TimerUDB:status_tc\[1196]
Removing Lhs of wire \Timer_1:TimerUDB:status_1\[1211] = \Timer_1:TimerUDB:capt_fifo_load\[1192]
Removing Rhs of wire \Timer_1:TimerUDB:status_2\[1212] = \Timer_1:TimerUDB:fifo_full\[1213]
Removing Rhs of wire \Timer_1:TimerUDB:status_3\[1214] = \Timer_1:TimerUDB:fifo_nempty\[1215]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_2\[1217] = zero[27]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_1\[1218] = \Timer_1:TimerUDB:trig_reg\[1206]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_0\[1219] = \Timer_1:TimerUDB:per_zero\[1198]
Removing Lhs of wire \median_timer:Net_260\[1303] = zero[27]
Removing Lhs of wire \median_timer:Net_266\[1304] = one[4]
Removing Lhs of wire Net_304[1305] = zero[27]
Removing Rhs of wire Net_400[1310] = \median_timer:Net_51\[1306]
Removing Lhs of wire \median_timer:Net_102\[1311] = one[4]
Removing Lhs of wire \PWM_2:PWMUDB:ctrl_enable\[1326] = \PWM_2:PWMUDB:control_7\[1318]
Removing Lhs of wire \PWM_2:PWMUDB:hwCapture\[1336] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:hwEnable\[1337] = \PWM_2:PWMUDB:control_7\[1318]
Removing Lhs of wire \PWM_2:PWMUDB:trig_out\[1341] = one[4]
Removing Lhs of wire \PWM_2:PWMUDB:runmode_enable\\R\[1343] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:runmode_enable\\S\[1344] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:final_enable\[1345] = \PWM_2:PWMUDB:runmode_enable\[1342]
Removing Lhs of wire \PWM_2:PWMUDB:ltch_kill_reg\\R\[1349] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:ltch_kill_reg\\S\[1350] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:min_kill_reg\\R\[1351] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:min_kill_reg\\S\[1352] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:final_kill\[1355] = one[4]
Removing Lhs of wire \PWM_2:PWMUDB:add_vi_vv_MODGEN_8_1\[1359] = \PWM_2:PWMUDB:MODULE_8:g2:a0:s_1\[1647]
Removing Lhs of wire \PWM_2:PWMUDB:add_vi_vv_MODGEN_8_0\[1361] = \PWM_2:PWMUDB:MODULE_8:g2:a0:s_0\[1648]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_1\\R\[1362] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_1\\S\[1363] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_0\\R\[1364] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_0\\S\[1365] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:reset\[1368] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:status_6\[1369] = zero[27]
Removing Rhs of wire \PWM_2:PWMUDB:status_5\[1370] = \PWM_2:PWMUDB:final_kill_reg\[1384]
Removing Lhs of wire \PWM_2:PWMUDB:status_4\[1371] = zero[27]
Removing Rhs of wire \PWM_2:PWMUDB:status_3\[1372] = \PWM_2:PWMUDB:fifo_full\[1391]
Removing Rhs of wire \PWM_2:PWMUDB:status_1\[1374] = \PWM_2:PWMUDB:cmp2_status_reg\[1383]
Removing Rhs of wire \PWM_2:PWMUDB:status_0\[1375] = \PWM_2:PWMUDB:cmp1_status_reg\[1382]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2_status\[1380] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2\[1381] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:cmp1_status_reg\\R\[1385] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:cmp1_status_reg\\S\[1386] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2_status_reg\\R\[1387] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2_status_reg\\S\[1388] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:final_kill_reg\\R\[1389] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:final_kill_reg\\S\[1390] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:cs_addr_2\[1392] = \PWM_2:PWMUDB:tc_i\[1347]
Removing Lhs of wire \PWM_2:PWMUDB:cs_addr_1\[1393] = \PWM_2:PWMUDB:runmode_enable\[1342]
Removing Lhs of wire \PWM_2:PWMUDB:cs_addr_0\[1394] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:compare1\[1475] = \PWM_2:PWMUDB:cmp1_less\[1446]
Removing Lhs of wire \PWM_2:PWMUDB:pwm1_i\[1480] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:pwm2_i\[1482] = zero[27]
Removing Rhs of wire \PWM_2:Net_96\[1485] = \PWM_2:PWMUDB:pwm_i_reg\[1477]
Removing Lhs of wire \PWM_2:PWMUDB:pwm_temp\[1488] = \PWM_2:PWMUDB:cmp1\[1378]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_23\[1529] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_22\[1530] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_21\[1531] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_20\[1532] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_19\[1533] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_18\[1534] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_17\[1535] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_16\[1536] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_15\[1537] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_14\[1538] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_13\[1539] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_12\[1540] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_11\[1541] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_10\[1542] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_9\[1543] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_8\[1544] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_7\[1545] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_6\[1546] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_5\[1547] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_4\[1548] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_3\[1549] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_2\[1550] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_1\[1551] = \PWM_2:PWMUDB:MODIN7_1\[1552]
Removing Lhs of wire \PWM_2:PWMUDB:MODIN7_1\[1552] = \PWM_2:PWMUDB:dith_count_1\[1358]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_0\[1553] = \PWM_2:PWMUDB:MODIN7_0\[1554]
Removing Lhs of wire \PWM_2:PWMUDB:MODIN7_0\[1554] = \PWM_2:PWMUDB:dith_count_0\[1360]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[1686] = one[4]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[1687] = one[4]
Removing Rhs of wire Net_470[1688] = \PWM_2:Net_96\[1485]
Removing Lhs of wire tmpOE__pwm_pin_2_net_0[1695] = one[4]
Removing Lhs of wire \PWM_3:PWMUDB:ctrl_enable\[1713] = \PWM_3:PWMUDB:control_7\[1705]
Removing Lhs of wire \PWM_3:PWMUDB:hwCapture\[1723] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:hwEnable\[1724] = \PWM_3:PWMUDB:control_7\[1705]
Removing Lhs of wire \PWM_3:PWMUDB:trig_out\[1728] = one[4]
Removing Lhs of wire \PWM_3:PWMUDB:runmode_enable\\R\[1730] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:runmode_enable\\S\[1731] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:final_enable\[1732] = \PWM_3:PWMUDB:runmode_enable\[1729]
Removing Lhs of wire \PWM_3:PWMUDB:ltch_kill_reg\\R\[1736] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:ltch_kill_reg\\S\[1737] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:min_kill_reg\\R\[1738] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:min_kill_reg\\S\[1739] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:final_kill\[1742] = one[4]
Removing Lhs of wire \PWM_3:PWMUDB:add_vi_vv_MODGEN_9_1\[1746] = \PWM_3:PWMUDB:MODULE_9:g2:a0:s_1\[2034]
Removing Lhs of wire \PWM_3:PWMUDB:add_vi_vv_MODGEN_9_0\[1748] = \PWM_3:PWMUDB:MODULE_9:g2:a0:s_0\[2035]
Removing Lhs of wire \PWM_3:PWMUDB:dith_count_1\\R\[1749] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:dith_count_1\\S\[1750] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:dith_count_0\\R\[1751] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:dith_count_0\\S\[1752] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:reset\[1755] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:status_6\[1756] = zero[27]
Removing Rhs of wire \PWM_3:PWMUDB:status_5\[1757] = \PWM_3:PWMUDB:final_kill_reg\[1771]
Removing Lhs of wire \PWM_3:PWMUDB:status_4\[1758] = zero[27]
Removing Rhs of wire \PWM_3:PWMUDB:status_3\[1759] = \PWM_3:PWMUDB:fifo_full\[1778]
Removing Rhs of wire \PWM_3:PWMUDB:status_1\[1761] = \PWM_3:PWMUDB:cmp2_status_reg\[1770]
Removing Rhs of wire \PWM_3:PWMUDB:status_0\[1762] = \PWM_3:PWMUDB:cmp1_status_reg\[1769]
Removing Lhs of wire \PWM_3:PWMUDB:cmp2_status\[1767] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:cmp2\[1768] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:cmp1_status_reg\\R\[1772] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:cmp1_status_reg\\S\[1773] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:cmp2_status_reg\\R\[1774] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:cmp2_status_reg\\S\[1775] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:final_kill_reg\\R\[1776] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:final_kill_reg\\S\[1777] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:cs_addr_2\[1779] = \PWM_3:PWMUDB:tc_i\[1734]
Removing Lhs of wire \PWM_3:PWMUDB:cs_addr_1\[1780] = \PWM_3:PWMUDB:runmode_enable\[1729]
Removing Lhs of wire \PWM_3:PWMUDB:cs_addr_0\[1781] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:compare1\[1862] = \PWM_3:PWMUDB:cmp1_less\[1833]
Removing Lhs of wire \PWM_3:PWMUDB:pwm1_i\[1867] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:pwm2_i\[1869] = zero[27]
Removing Rhs of wire \PWM_3:Net_96\[1872] = \PWM_3:PWMUDB:pwm_i_reg\[1864]
Removing Lhs of wire \PWM_3:PWMUDB:pwm_temp\[1875] = \PWM_3:PWMUDB:cmp1\[1765]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_23\[1916] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_22\[1917] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_21\[1918] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_20\[1919] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_19\[1920] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_18\[1921] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_17\[1922] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_16\[1923] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_15\[1924] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_14\[1925] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_13\[1926] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_12\[1927] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_11\[1928] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_10\[1929] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_9\[1930] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_8\[1931] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_7\[1932] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_6\[1933] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_5\[1934] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_4\[1935] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_3\[1936] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_2\[1937] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_1\[1938] = \PWM_3:PWMUDB:MODIN8_1\[1939]
Removing Lhs of wire \PWM_3:PWMUDB:MODIN8_1\[1939] = \PWM_3:PWMUDB:dith_count_1\[1745]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_0\[1940] = \PWM_3:PWMUDB:MODIN8_0\[1941]
Removing Lhs of wire \PWM_3:PWMUDB:MODIN8_0\[1941] = \PWM_3:PWMUDB:dith_count_0\[1747]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\[2073] = one[4]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\[2074] = one[4]
Removing Rhs of wire Net_510[2075] = \PWM_3:Net_96\[1872]
Removing Lhs of wire tmpOE__pwm_pin_3_net_0[2082] = one[4]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[2087] = zero[27]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[2102] = \UART:BUART:rx_bitclk_pre\[129]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[2111] = \UART:BUART:rx_parity_error_pre\[206]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[2112] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\D\[2116] = one[4]
Removing Lhs of wire \PWM_1:PWMUDB:prevCapture\\D\[2117] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:trig_last\\D\[2118] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\D\[2121] = one[4]
Removing Lhs of wire \PWM_1:PWMUDB:prevCompare1\\D\[2124] = \PWM_1:PWMUDB:cmp1\[362]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\D\[2125] = \PWM_1:PWMUDB:cmp1_status\[363]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\D\[2126] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_i_reg\\D\[2128] = \PWM_1:PWMUDB:pwm_i\[462]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_i_reg\\D\[2129] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_i_reg\\D\[2130] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:tc_i_reg\\D\[2131] = \PWM_1:PWMUDB:status_2\[357]
Removing Lhs of wire \PWM_0:PWMUDB:min_kill_reg\\D\[2132] = one[4]
Removing Lhs of wire \PWM_0:PWMUDB:prevCapture\\D\[2133] = zero[27]
Removing Lhs of wire \PWM_0:PWMUDB:trig_last\\D\[2134] = zero[27]
Removing Lhs of wire \PWM_0:PWMUDB:ltch_kill_reg\\D\[2137] = one[4]
Removing Lhs of wire \PWM_0:PWMUDB:prevCompare1\\D\[2140] = \PWM_0:PWMUDB:cmp1\[768]
Removing Lhs of wire \PWM_0:PWMUDB:cmp1_status_reg\\D\[2141] = \PWM_0:PWMUDB:cmp1_status\[769]
Removing Lhs of wire \PWM_0:PWMUDB:cmp2_status_reg\\D\[2142] = zero[27]
Removing Lhs of wire \PWM_0:PWMUDB:pwm_i_reg\\D\[2144] = \PWM_0:PWMUDB:pwm_i\[868]
Removing Lhs of wire \PWM_0:PWMUDB:pwm1_i_reg\\D\[2145] = zero[27]
Removing Lhs of wire \PWM_0:PWMUDB:pwm2_i_reg\\D\[2146] = zero[27]
Removing Lhs of wire \PWM_0:PWMUDB:tc_i_reg\\D\[2147] = \PWM_0:PWMUDB:status_2\[763]
Removing Lhs of wire \Timer_1:TimerUDB:capture_last\\D\[2148] = zero[27]
Removing Lhs of wire \Timer_1:TimerUDB:tc_reg_i\\D\[2149] = \Timer_1:TimerUDB:status_tc\[1196]
Removing Lhs of wire \Timer_1:TimerUDB:hwEnable_reg\\D\[2150] = \Timer_1:TimerUDB:control_7\[1174]
Removing Lhs of wire \Timer_1:TimerUDB:capture_out_reg_i\\D\[2151] = \Timer_1:TimerUDB:capt_fifo_load\[1192]
Removing Lhs of wire \PWM_2:PWMUDB:min_kill_reg\\D\[2152] = one[4]
Removing Lhs of wire \PWM_2:PWMUDB:prevCapture\\D\[2153] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:trig_last\\D\[2154] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:ltch_kill_reg\\D\[2157] = one[4]
Removing Lhs of wire \PWM_2:PWMUDB:prevCompare1\\D\[2160] = \PWM_2:PWMUDB:cmp1\[1378]
Removing Lhs of wire \PWM_2:PWMUDB:cmp1_status_reg\\D\[2161] = \PWM_2:PWMUDB:cmp1_status\[1379]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2_status_reg\\D\[2162] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:pwm_i_reg\\D\[2164] = \PWM_2:PWMUDB:pwm_i\[1478]
Removing Lhs of wire \PWM_2:PWMUDB:pwm1_i_reg\\D\[2165] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:pwm2_i_reg\\D\[2166] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:tc_i_reg\\D\[2167] = \PWM_2:PWMUDB:status_2\[1373]
Removing Lhs of wire \PWM_3:PWMUDB:min_kill_reg\\D\[2168] = one[4]
Removing Lhs of wire \PWM_3:PWMUDB:prevCapture\\D\[2169] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:trig_last\\D\[2170] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:ltch_kill_reg\\D\[2173] = one[4]
Removing Lhs of wire \PWM_3:PWMUDB:prevCompare1\\D\[2176] = \PWM_3:PWMUDB:cmp1\[1765]
Removing Lhs of wire \PWM_3:PWMUDB:cmp1_status_reg\\D\[2177] = \PWM_3:PWMUDB:cmp1_status\[1766]
Removing Lhs of wire \PWM_3:PWMUDB:cmp2_status_reg\\D\[2178] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:pwm_i_reg\\D\[2180] = \PWM_3:PWMUDB:pwm_i\[1865]
Removing Lhs of wire \PWM_3:PWMUDB:pwm1_i_reg\\D\[2181] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:pwm2_i_reg\\D\[2182] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:tc_i_reg\\D\[2183] = \PWM_3:PWMUDB:status_2\[1760]

------------------------------------------------------
Aliased 0 equations, 472 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:cmp1\' (cost = 0):
\PWM_1:PWMUDB:cmp1\ <= (\PWM_1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:s_0\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:s_0\ <= (not \PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:cmp1\' (cost = 0):
\PWM_0:PWMUDB:cmp1\ <= (\PWM_0:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_0:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\PWM_0:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \PWM_0:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_0:PWMUDB:dith_count_1\ and \PWM_0:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer_1:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:timer_enable\' (cost = 0):
\Timer_1:TimerUDB:timer_enable\ <= (\Timer_1:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:cmp1\' (cost = 0):
\PWM_2:PWMUDB:cmp1\ <= (\PWM_2:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:s_0\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:s_0\ <= (not \PWM_2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_2:PWMUDB:dith_count_1\ and \PWM_2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:cmp1\' (cost = 0):
\PWM_3:PWMUDB:cmp1\ <= (\PWM_3:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_3:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:s_0\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:s_0\ <= (not \PWM_3:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_3:PWMUDB:dith_count_1\ and \PWM_3:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:s_1\' (cost = 2):
\PWM_1:PWMUDB:MODULE_6:g2:a0:s_1\ <= ((not \PWM_1:PWMUDB:dith_count_0\ and \PWM_1:PWMUDB:dith_count_1\)
	OR (not \PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\PWM_0:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \PWM_0:PWMUDB:dith_count_0\ and \PWM_0:PWMUDB:dith_count_1\)
	OR (not \PWM_0:PWMUDB:dith_count_1\ and \PWM_0:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:s_1\' (cost = 2):
\PWM_2:PWMUDB:MODULE_8:g2:a0:s_1\ <= ((not \PWM_2:PWMUDB:dith_count_0\ and \PWM_2:PWMUDB:dith_count_1\)
	OR (not \PWM_2:PWMUDB:dith_count_1\ and \PWM_2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:s_1\' (cost = 2):
\PWM_3:PWMUDB:MODULE_9:g2:a0:s_1\ <= ((not \PWM_3:PWMUDB:dith_count_0\ and \PWM_3:PWMUDB:dith_count_1\)
	OR (not \PWM_3:PWMUDB:dith_count_1\ and \PWM_3:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (Net_102 and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART:BUART:pollcount_1\ and not Net_102 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_102 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART:BUART:pollcount_1\ and not Net_102 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_102 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 131 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \PWM_1:PWMUDB:final_capture\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_0:PWMUDB:final_capture\ to zero
Aliasing \PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Timer_1:TimerUDB:capt_fifo_load\ to zero
Aliasing \PWM_2:PWMUDB:final_capture\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_3:PWMUDB:final_capture\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_0:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_2:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_3:PWMUDB:final_kill_reg\\D\ to zero
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[93] = \UART:BUART:rx_bitclk\[141]
Removing Lhs of wire \UART:BUART:rx_status_0\[192] = zero[27]
Removing Lhs of wire \UART:BUART:rx_status_6\[201] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:final_capture\[380] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[641] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[651] = zero[27]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[661] = zero[27]
Removing Lhs of wire \PWM_0:PWMUDB:final_capture\[786] = zero[27]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[1047] = zero[27]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[1057] = zero[27]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[1067] = zero[27]
Removing Lhs of wire \ADC_0:Net_188\[1107] = \ADC_0:Net_385\[1105]
Removing Lhs of wire \Timer_1:TimerUDB:capt_fifo_load\[1192] = zero[27]
Removing Lhs of wire \Timer_1:TimerUDB:trig_reg\[1206] = \Timer_1:TimerUDB:control_7\[1174]
Removing Lhs of wire \PWM_2:PWMUDB:final_capture\[1396] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\[1657] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\[1667] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\[1677] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:final_capture\[1783] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\[2044] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\[2054] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\[2064] = zero[27]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[2094] = \UART:BUART:tx_ctrl_mark_last\[84]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[2106] = zero[27]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[2107] = zero[27]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[2109] = zero[27]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[2110] = \UART:BUART:rx_markspace_pre\[205]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[2115] = \UART:BUART:rx_parity_bit\[211]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\D\[2119] = \PWM_1:PWMUDB:control_7\[302]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\D\[2127] = zero[27]
Removing Lhs of wire \PWM_0:PWMUDB:runmode_enable\\D\[2135] = \PWM_0:PWMUDB:control_7\[708]
Removing Lhs of wire \PWM_0:PWMUDB:final_kill_reg\\D\[2143] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:runmode_enable\\D\[2155] = \PWM_2:PWMUDB:control_7\[1318]
Removing Lhs of wire \PWM_2:PWMUDB:final_kill_reg\\D\[2163] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:runmode_enable\\D\[2171] = \PWM_3:PWMUDB:control_7\[1705]
Removing Lhs of wire \PWM_3:PWMUDB:final_kill_reg\\D\[2179] = zero[27]

------------------------------------------------------
Aliased 0 equations, 36 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_102 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not Net_102 and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and \UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\kevan\Documents\GitHub\Hydraulic-Mimic-Arm\PSOC_arm_project.cydsn\PSOC_arm_project.cyprj -dcpsoc3 PSOC_arm_project.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 8s.137ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Monday, 01 October 2018 19:55:02
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\kevan\Documents\GitHub\Hydraulic-Mimic-Arm\PSOC_arm_project.cydsn\PSOC_arm_project.cyprj -d CY8C5888LTI-LP097 PSOC_arm_project.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.107ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_0:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_0:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_0:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_0:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_0:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_0:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_0:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Timer_1:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer_1:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:pwm2_i_reg\ from registered to combinatorial
Info: mpr.M0053: Information from the design wide resources Pin Editor has overridden the control file entry for "Rx(0)". (App=cydsfit)
Info: mpr.M0053: Information from the design wide resources Pin Editor has overridden the control file entry for "Tx(0)". (App=cydsfit)
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Analog  Clock 0: Automatic-assigning  clock 'ScBoostClk'. Fanout=0, Signal=ClockBlock_ScBoostClk
    Analog  Clock 1: Automatic-assigning  clock 'ADC_0_theACLK'. Fanout=2, Signal=\ADC_0:Net_385\
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=7, Signal=Net_77
    Digital Clock 1: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_0:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Timer_1:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Timer_1:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_2:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_3:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 1 pin(s) will be assigned a location by the fitter: \ADC_0:Bypass(0)\


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_address_detected\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=0)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = pwm_pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pwm_pin_1(0)__PA ,
            pin_input => Net_442 ,
            pad => pwm_pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = adc_pin_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => adc_pin_3(0)__PA ,
            analog_term => Net_423 ,
            pad => adc_pin_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = adc_pin_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => adc_pin_2(0)__PA ,
            analog_term => Net_416 ,
            pad => adc_pin_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx(0)__PA ,
            fb => Net_102 ,
            pad => Rx(0)_PAD );
        Properties:
        {
            port_location = "PORT(0,5)"
        }

    Pin : Name = Tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx(0)__PA ,
            pin_input => Net_97 ,
            pad => Tx(0)_PAD );
        Properties:
        {
            port_location = "PORT(0,4)"
        }

    Pin : Name = pwm_pin_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pwm_pin_0(0)__PA ,
            pin_input => Net_75 ,
            pad => pwm_pin_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \ADC_0:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC_0:Bypass(0)\__PA ,
            analog_term => \ADC_0:Net_210\ ,
            pad => \ADC_0:Bypass(0)_PAD\ );

    Pin : Name = adc_pin_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => adc_pin_0(0)__PA ,
            analog_term => Net_1451 ,
            pad => adc_pin_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = adc_pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => adc_pin_1(0)__PA ,
            analog_term => Net_274 ,
            pad => adc_pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pwm_pin_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pwm_pin_2(0)__PA ,
            pin_input => Net_470 ,
            pad => pwm_pin_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pwm_pin_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pwm_pin_3(0)__PA ,
            pin_input => Net_510 ,
            pad => pwm_pin_3(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_97, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_97 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_102 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:tc_i\
        );
        Output = \PWM_1:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_0:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_0:PWMUDB:runmode_enable\ * \PWM_0:PWMUDB:tc_i\
        );
        Output = \PWM_0:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Timer_1:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = \Timer_1:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\PWM_2:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:runmode_enable\ * \PWM_2:PWMUDB:tc_i\
        );
        Output = \PWM_2:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_3:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:runmode_enable\ * \PWM_3:PWMUDB:tc_i\
        );
        Output = \PWM_3:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_102
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_102 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_102 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_102
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_102 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_102 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_102
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_102
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_77) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_77) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_77) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_442, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_77) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_442 (fanout=1)

    MacroCell: Name=\PWM_0:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_77) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_0:PWMUDB:control_7\
        );
        Output = \PWM_0:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_0:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_77) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_0:PWMUDB:cmp1_less\
        );
        Output = \PWM_0:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_0:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_77) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_0:PWMUDB:prevCompare1\ * \PWM_0:PWMUDB:cmp1_less\
        );
        Output = \PWM_0:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_75, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_77) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_0:PWMUDB:runmode_enable\ * \PWM_0:PWMUDB:cmp1_less\
        );
        Output = Net_75 (fanout=1)

    MacroCell: Name=\PWM_2:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_77) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:control_7\
        );
        Output = \PWM_2:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_2:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_77) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_2:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_2:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_77) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_2:PWMUDB:prevCompare1\ * \PWM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_2:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_470, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_77) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:runmode_enable\ * \PWM_2:PWMUDB:cmp1_less\
        );
        Output = Net_470 (fanout=1)

    MacroCell: Name=\PWM_3:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_77) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:control_7\
        );
        Output = \PWM_3:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_3:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_77) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:cmp1_less\
        );
        Output = \PWM_3:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_3:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_77) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_3:PWMUDB:prevCompare1\ * \PWM_3:PWMUDB:cmp1_less\
        );
        Output = \PWM_3:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_510, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_77) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:runmode_enable\ * \PWM_3:PWMUDB:cmp1_less\
        );
        Output = Net_510 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_1:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_77 ,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_1:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_1:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_77 ,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_1:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ ,
            chain_in => \PWM_1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_1:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_0:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_77 ,
            cs_addr_2 => \PWM_0:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_0:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_0:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_0:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_0:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_77 ,
            cs_addr_2 => \PWM_0:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_0:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_0:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_0:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_0:PWMUDB:status_3\ ,
            chain_in => \PWM_0:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_0:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Timer_1:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_77 ,
            cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            chain_out => \Timer_1:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_1:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer_1:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_77 ,
            cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            z0_comb => \Timer_1:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_1:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_1:TimerUDB:status_2\ ,
            chain_in => \Timer_1:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_1:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\PWM_2:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_77 ,
            cs_addr_2 => \PWM_2:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_2:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_2:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_2:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_2:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_77 ,
            cs_addr_2 => \PWM_2:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_2:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_2:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_2:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_2:PWMUDB:status_3\ ,
            chain_in => \PWM_2:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_2:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_3:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_77 ,
            cs_addr_2 => \PWM_3:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_3:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_3:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_3:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_3:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_77 ,
            cs_addr_2 => \PWM_3:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_3:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_3:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_3:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_3:PWMUDB:status_3\ ,
            chain_in => \PWM_3:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_3:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ ,
            interrupt => Net_104 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_77 ,
            status_3 => \PWM_1:PWMUDB:status_3\ ,
            status_2 => \PWM_1:PWMUDB:status_2\ ,
            status_0 => \PWM_1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_0:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_77 ,
            status_3 => \PWM_0:PWMUDB:status_3\ ,
            status_2 => \PWM_0:PWMUDB:status_2\ ,
            status_0 => \PWM_0:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_1:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_77 ,
            status_3 => \Timer_1:TimerUDB:status_3\ ,
            status_2 => \Timer_1:TimerUDB:status_2\ ,
            status_0 => \Timer_1:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_2:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_77 ,
            status_3 => \PWM_2:PWMUDB:status_3\ ,
            status_2 => \PWM_2:PWMUDB:status_2\ ,
            status_0 => \PWM_2:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_3:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_77 ,
            status_3 => \PWM_3:PWMUDB:status_3\ ,
            status_2 => \PWM_3:PWMUDB:status_2\ ,
            status_0 => \PWM_3:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_77 ,
            control_7 => \PWM_1:PWMUDB:control_7\ ,
            control_6 => \PWM_1:PWMUDB:control_6\ ,
            control_5 => \PWM_1:PWMUDB:control_5\ ,
            control_4 => \PWM_1:PWMUDB:control_4\ ,
            control_3 => \PWM_1:PWMUDB:control_3\ ,
            control_2 => \PWM_1:PWMUDB:control_2\ ,
            control_1 => \PWM_1:PWMUDB:control_1\ ,
            control_0 => \PWM_1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_0:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_77 ,
            control_7 => \PWM_0:PWMUDB:control_7\ ,
            control_6 => \PWM_0:PWMUDB:control_6\ ,
            control_5 => \PWM_0:PWMUDB:control_5\ ,
            control_4 => \PWM_0:PWMUDB:control_4\ ,
            control_3 => \PWM_0:PWMUDB:control_3\ ,
            control_2 => \PWM_0:PWMUDB:control_2\ ,
            control_1 => \PWM_0:PWMUDB:control_1\ ,
            control_0 => \PWM_0:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_77 ,
            control_7 => \Timer_1:TimerUDB:control_7\ ,
            control_6 => \Timer_1:TimerUDB:control_6\ ,
            control_5 => \Timer_1:TimerUDB:control_5\ ,
            control_4 => \Timer_1:TimerUDB:control_4\ ,
            control_3 => \Timer_1:TimerUDB:control_3\ ,
            control_2 => \Timer_1:TimerUDB:control_2\ ,
            control_1 => \Timer_1:TimerUDB:control_1\ ,
            control_0 => \Timer_1:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_2:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_77 ,
            control_7 => \PWM_2:PWMUDB:control_7\ ,
            control_6 => \PWM_2:PWMUDB:control_6\ ,
            control_5 => \PWM_2:PWMUDB:control_5\ ,
            control_4 => \PWM_2:PWMUDB:control_4\ ,
            control_3 => \PWM_2:PWMUDB:control_3\ ,
            control_2 => \PWM_2:PWMUDB:control_2\ ,
            control_1 => \PWM_2:PWMUDB:control_1\ ,
            control_0 => \PWM_2:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_3:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_77 ,
            control_7 => \PWM_3:PWMUDB:control_7\ ,
            control_6 => \PWM_3:PWMUDB:control_6\ ,
            control_5 => \PWM_3:PWMUDB:control_5\ ,
            control_4 => \PWM_3:PWMUDB:control_4\ ,
            control_3 => \PWM_3:PWMUDB:control_3\ ,
            control_2 => \PWM_3:PWMUDB:control_2\ ,
            control_1 => \PWM_3:PWMUDB:control_1\ ,
            control_0 => \PWM_3:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_rx
        PORT MAP (
            interrupt => Net_104 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC_0:IRQ\
        PORT MAP (
            interrupt => Net_270 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =update_median_isr
        PORT MAP (
            interrupt => Net_400 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    2 :    2 :    4 : 50.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :   13 :   35 :   48 : 27.08 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :   46 :  146 :  192 : 23.96 %
  Unique P-terms              :   65 :  319 :  384 : 16.93 %
  Total P-terms               :   74 :      :      :        
  Datapath Cells              :   13 :   11 :   24 : 54.17 %
  Status Cells                :    8 :   16 :   24 : 33.33 %
    StatusI Registers         :    7 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    6 :   18 :   24 : 25.00 %
    Control Registers         :    5 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    1 :    2 : 50.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.347ms
Tech Mapping phase: Elapsed time ==> 0s.550ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(12)][IoId=(6)] : Rx(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : adc_pin_0(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : adc_pin_1(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : adc_pin_2(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : adc_pin_3(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : pwm_pin_0(0) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : pwm_pin_1(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : pwm_pin_2(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : pwm_pin_3(0) (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC_0:ADC_SAR\ (SAR-ExtVref)
IO_2@[IOP=(0)][IoId=(2)] : \ADC_0:Bypass(0)\ (SAR-ExtVref)
Vref[13]@[FFB(Vref,13)] : \ADC_0:vRef_Vdda_1\
Analog Placement Results:
IO_6@[IOP=(12)][IoId=(6)] : Rx(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : adc_pin_0(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : adc_pin_1(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : adc_pin_2(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : adc_pin_3(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : pwm_pin_0(0) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : pwm_pin_1(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : pwm_pin_2(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : pwm_pin_3(0) (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC_0:ADC_SAR\ (SAR-ExtVref)
IO_2@[IOP=(0)][IoId=(2)] : \ADC_0:Bypass(0)\ (SAR-ExtVref)
Vref[13]@[FFB(Vref,13)] : \ADC_0:vRef_Vdda_1\

Analog Placement phase: Elapsed time ==> 0s.103ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.067ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_1455 {
    sar_1_vplus
  }
  Net: Net_1451 {
    p2_0
  }
  Net: Net_274 {
    p2_3
  }
  Net: Net_416 {
    p2_5
  }
  Net: Net_423 {
    p2_7
  }
  Net: \ADC_0:Net_126\ {
    sar_1_vrefhi
    sar_1_vminus_x_sar_1_vrefhi
    sar_1_vminus
  }
  Net: \ADC_0:Net_210\ {
    p0_2
    p0_2_exvref
  }
  Net: \ADC_0:Net_235\ {
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2
    sar_1_vref_vdda_vdda_2
    sar_1_vref_x_sar_1_vref_vdda_vdda_2
    sar_1_vref
  }
  Net: AmuxNet::AMux_0 {
    sar_1_vplus
    agr1_x_sar_1_vplus
    agr1
    agl1_x_agr1
    agl1
    agl1_x_p2_5
    agr3_x_sar_1_vplus
    agr3
    agl3_x_agr3
    agl3
    agl3_x_p2_3
    agl1_x_dsm_0_vplus
    dsm_0_vplus
    agl0_x_dsm_0_vplus
    agl0
    agl0_x_p2_0
    agl3_x_p2_7
    p2_5
    p2_3
    p2_0
    p2_7
  }
}
Map of item to net {
  sar_1_vrefhi                                     -> \ADC_0:Net_126\
  sar_1_vminus_x_sar_1_vrefhi                      -> \ADC_0:Net_126\
  sar_1_vminus                                     -> \ADC_0:Net_126\
  p0_2                                             -> \ADC_0:Net_210\
  p0_2_exvref                                      -> \ADC_0:Net_210\
  common_sar_vref_vdda/2                           -> \ADC_0:Net_235\
  common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2  -> \ADC_0:Net_235\
  sar_1_vref_vdda_vdda_2                           -> \ADC_0:Net_235\
  sar_1_vref_x_sar_1_vref_vdda_vdda_2              -> \ADC_0:Net_235\
  sar_1_vref                                       -> \ADC_0:Net_235\
  sar_1_vplus                                      -> Net_1455
  p2_0                                             -> Net_1451
  p2_3                                             -> Net_274
  p2_5                                             -> Net_416
  p2_7                                             -> Net_423
  agr1_x_sar_1_vplus                               -> AmuxNet::AMux_0
  agr1                                             -> AmuxNet::AMux_0
  agl1_x_agr1                                      -> AmuxNet::AMux_0
  agl1                                             -> AmuxNet::AMux_0
  agl1_x_p2_5                                      -> AmuxNet::AMux_0
  agr3_x_sar_1_vplus                               -> AmuxNet::AMux_0
  agr3                                             -> AmuxNet::AMux_0
  agl3_x_agr3                                      -> AmuxNet::AMux_0
  agl3                                             -> AmuxNet::AMux_0
  agl3_x_p2_3                                      -> AmuxNet::AMux_0
  agl1_x_dsm_0_vplus                               -> AmuxNet::AMux_0
  dsm_0_vplus                                      -> AmuxNet::AMux_0
  agl0_x_dsm_0_vplus                               -> AmuxNet::AMux_0
  agl0                                             -> AmuxNet::AMux_0
  agl0_x_p2_0                                      -> AmuxNet::AMux_0
  agl3_x_p2_7                                      -> AmuxNet::AMux_0
}
Mux Info {
  Mux: AMux_0 {
     Mouth: Net_1455
     Guts:  AmuxNet::AMux_0
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_1451
      Outer: agl0_x_p2_0
      Inner: agr1_x_sar_1_vplus
      Path {
        p2_0
        agl0_x_p2_0
        agl0
        agl0_x_dsm_0_vplus
        dsm_0_vplus
        agl1_x_dsm_0_vplus
        agl1
        agl1_x_agr1
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 1 {
      Net:   Net_274
      Outer: agl3_x_p2_3
      Inner: agr3_x_sar_1_vplus
      Path {
        p2_3
        agl3_x_p2_3
        agl3
        agl3_x_agr3
        agr3
        agr3_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 2 {
      Net:   Net_416
      Outer: agl1_x_p2_5
      Inner: agr1_x_sar_1_vplus
      Path {
        p2_5
        agl1_x_p2_5
        agl1
        agl1_x_agr1
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 3 {
      Net:   Net_423
      Outer: agl3_x_p2_7
      Inner: agr3_x_sar_1_vplus
      Path {
        p2_7
        agl3_x_p2_7
        agl3
        agl3_x_agr3
        agr3
        agr3_x_sar_1_vplus
        sar_1_vplus
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = True
Analog Code Generation phase: Elapsed time ==> 0s.786ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.6 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   21 :   27 :   48 :  43.75%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            4.81
                   Pterms :            3.33
               Macrocells :            2.19
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.164ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         13 :       5.92 :       3.54
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_102 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_102
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_102 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_102 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_102 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_102 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_102
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_102
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_102
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=6, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_2:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_77 ,
        cs_addr_2 => \PWM_2:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_2:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_2:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_2:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_2:PWMUDB:status_3\ ,
        chain_in => \PWM_2:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_2:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ ,
        interrupt => Net_104 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_97, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_97 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_1:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:tc_i\
        );
        Output = \PWM_1:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_442, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_77) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_442 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_77) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_77) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_1:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_77 ,
        cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_1:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_77 ,
        status_3 => \PWM_1:PWMUDB:status_3\ ,
        status_2 => \PWM_1:PWMUDB:status_2\ ,
        status_0 => \PWM_1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_75, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_77) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_0:PWMUDB:runmode_enable\ * \PWM_0:PWMUDB:cmp1_less\
        );
        Output = Net_75 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_0:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_0:PWMUDB:runmode_enable\ * \PWM_0:PWMUDB:tc_i\
        );
        Output = \PWM_0:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_0:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_77) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_0:PWMUDB:cmp1_less\
        );
        Output = \PWM_0:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_0:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_77) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_0:PWMUDB:prevCompare1\ * \PWM_0:PWMUDB:cmp1_less\
        );
        Output = \PWM_0:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_0:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_77 ,
        cs_addr_2 => \PWM_0:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_0:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_0:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_0:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_0:PWMUDB:status_3\ ,
        chain_in => \PWM_0:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_0:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_0:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_77 ,
        status_3 => \PWM_0:PWMUDB:status_3\ ,
        status_2 => \PWM_0:PWMUDB:status_2\ ,
        status_0 => \PWM_0:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_470, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_77) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:runmode_enable\ * \PWM_2:PWMUDB:cmp1_less\
        );
        Output = Net_470 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_2:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_77) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:control_7\
        );
        Output = \PWM_2:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_2:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:runmode_enable\ * \PWM_2:PWMUDB:tc_i\
        );
        Output = \PWM_2:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_2:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_77) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_2:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_2:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_77) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_2:PWMUDB:prevCompare1\ * \PWM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_2:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_2:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_77 ,
        cs_addr_2 => \PWM_2:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_2:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_2:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_2:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\PWM_2:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_77 ,
        status_3 => \PWM_2:PWMUDB:status_3\ ,
        status_2 => \PWM_2:PWMUDB:status_2\ ,
        status_0 => \PWM_2:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_2:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_77 ,
        control_7 => \PWM_2:PWMUDB:control_7\ ,
        control_6 => \PWM_2:PWMUDB:control_6\ ,
        control_5 => \PWM_2:PWMUDB:control_5\ ,
        control_4 => \PWM_2:PWMUDB:control_4\ ,
        control_3 => \PWM_2:PWMUDB:control_3\ ,
        control_2 => \PWM_2:PWMUDB:control_2\ ,
        control_1 => \PWM_2:PWMUDB:control_1\ ,
        control_0 => \PWM_2:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_77) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_1:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_77 ,
        cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_1:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ ,
        chain_in => \PWM_1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_1:PWMUDB:sP16:pwmdp:u0\

controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_77 ,
        control_7 => \PWM_1:PWMUDB:control_7\ ,
        control_6 => \PWM_1:PWMUDB:control_6\ ,
        control_5 => \PWM_1:PWMUDB:control_5\ ,
        control_4 => \PWM_1:PWMUDB:control_4\ ,
        control_3 => \PWM_1:PWMUDB:control_3\ ,
        control_2 => \PWM_1:PWMUDB:control_2\ ,
        control_1 => \PWM_1:PWMUDB:control_1\ ,
        control_0 => \PWM_1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_0:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_77) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_0:PWMUDB:control_7\
        );
        Output = \PWM_0:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_0:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_77 ,
        cs_addr_2 => \PWM_0:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_0:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_0:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_0:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\PWM_0:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_77 ,
        control_7 => \PWM_0:PWMUDB:control_7\ ,
        control_6 => \PWM_0:PWMUDB:control_6\ ,
        control_5 => \PWM_0:PWMUDB:control_5\ ,
        control_4 => \PWM_0:PWMUDB:control_4\ ,
        control_3 => \PWM_0:PWMUDB:control_3\ ,
        control_2 => \PWM_0:PWMUDB:control_2\ ,
        control_1 => \PWM_0:PWMUDB:control_1\ ,
        control_0 => \PWM_0:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_1:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_77 ,
        cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        chain_out => \Timer_1:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_1:TimerUDB:sT16:timerdp:u1\

controlcell: Name =\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_77 ,
        control_7 => \Timer_1:TimerUDB:control_7\ ,
        control_6 => \Timer_1:TimerUDB:control_6\ ,
        control_5 => \Timer_1:TimerUDB:control_5\ ,
        control_4 => \Timer_1:TimerUDB:control_4\ ,
        control_3 => \Timer_1:TimerUDB:control_3\ ,
        control_2 => \Timer_1:TimerUDB:control_2\ ,
        control_1 => \Timer_1:TimerUDB:control_1\ ,
        control_0 => \Timer_1:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] contents:
datapathcell: Name =\PWM_3:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_77 ,
        cs_addr_2 => \PWM_3:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_3:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_3:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_3:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Timer_1:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = \Timer_1:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_1:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_77 ,
        cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        z0_comb => \Timer_1:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_1:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_1:TimerUDB:status_2\ ,
        chain_in => \Timer_1:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_1:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\Timer_1:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_77 ,
        status_3 => \Timer_1:TimerUDB:status_3\ ,
        status_2 => \Timer_1:TimerUDB:status_2\ ,
        status_0 => \Timer_1:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_3:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_77) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:control_7\
        );
        Output = \PWM_3:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_3:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:runmode_enable\ * \PWM_3:PWMUDB:tc_i\
        );
        Output = \PWM_3:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_510, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_77) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:runmode_enable\ * \PWM_3:PWMUDB:cmp1_less\
        );
        Output = Net_510 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_3:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_77) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:cmp1_less\
        );
        Output = \PWM_3:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_3:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_77) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_3:PWMUDB:prevCompare1\ * \PWM_3:PWMUDB:cmp1_less\
        );
        Output = \PWM_3:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_3:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_77 ,
        cs_addr_2 => \PWM_3:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_3:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_3:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_3:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_3:PWMUDB:status_3\ ,
        chain_in => \PWM_3:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_3:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_3:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_77 ,
        status_3 => \PWM_3:PWMUDB:status_3\ ,
        status_2 => \PWM_3:PWMUDB:status_2\ ,
        status_0 => \PWM_3:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_3:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_77 ,
        control_7 => \PWM_3:PWMUDB:control_7\ ,
        control_6 => \PWM_3:PWMUDB:control_6\ ,
        control_5 => \PWM_3:PWMUDB:control_5\ ,
        control_4 => \PWM_3:PWMUDB:control_4\ ,
        control_3 => \PWM_3:PWMUDB:control_3\ ,
        control_2 => \PWM_3:PWMUDB:control_2\ ,
        control_1 => \PWM_3:PWMUDB:control_1\ ,
        control_0 => \PWM_3:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\ADC_0:IRQ\
        PORT MAP (
            interrupt => Net_270 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =isr_rx
        PORT MAP (
            interrupt => Net_104 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =update_median_isr
        PORT MAP (
            interrupt => Net_400 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=2]: 
Pin : Name = \ADC_0:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC_0:Bypass(0)\__PA ,
        analog_term => \ADC_0:Net_210\ ,
        pad => \ADC_0:Bypass(0)_PAD\ );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = pwm_pin_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pwm_pin_2(0)__PA ,
        pin_input => Net_470 ,
        pad => pwm_pin_2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = pwm_pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pwm_pin_1(0)__PA ,
        pin_input => Net_442 ,
        pad => pwm_pin_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = pwm_pin_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pwm_pin_0(0)__PA ,
        pin_input => Net_75 ,
        pad => pwm_pin_0(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = adc_pin_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => adc_pin_0(0)__PA ,
        analog_term => Net_1451 ,
        pad => adc_pin_0(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = adc_pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => adc_pin_1(0)__PA ,
        analog_term => Net_274 ,
        pad => adc_pin_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = adc_pin_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => adc_pin_2(0)__PA ,
        analog_term => Net_416 ,
        pad => adc_pin_2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = adc_pin_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => adc_pin_3(0)__PA ,
        analog_term => Net_423 ,
        pad => adc_pin_3(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = pwm_pin_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pwm_pin_3(0)__PA ,
        pin_input => Net_510 ,
        pad => pwm_pin_3(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx(0)__PA ,
        fb => Net_102 ,
        pad => Rx(0)_PAD );
    Properties:
    {
        port_location = "PORT(0,5)"
    }

[IoId=7]: 
Pin : Name = Tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx(0)__PA ,
        pin_input => Net_97 ,
        pad => Tx(0)_PAD );
    Properties:
    {
        port_location = "PORT(0,4)"
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            aclk_glb_0 => ClockBlock_ScBoostClk ,
            aclk_0 => ClockBlock_ScBoostClk_local ,
            clk_a_dig_glb_0 => ClockBlock_ScBoostClk_adig ,
            clk_a_dig_0 => ClockBlock_ScBoostClk_adig_local ,
            aclk_glb_1 => \ADC_0:Net_385\ ,
            aclk_1 => \ADC_0:Net_385_local\ ,
            clk_a_dig_glb_1 => \ADC_0:Net_381\ ,
            clk_a_dig_1 => \ADC_0:Net_381_local\ ,
            dclk_glb_0 => Net_77 ,
            dclk_0 => Net_77_local ,
            dclk_glb_1 => \UART:Net_9\ ,
            dclk_1 => \UART:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\median_timer:TimerHW\
        PORT MAP (
            clock => Net_77 ,
            enable => __ONE__ ,
            tc => Net_400 ,
            cmp => \median_timer:Net_261\ ,
            irq => \median_timer:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\ADC_0:vRef_Vdda_1\
        PORT MAP (
            vout => \ADC_0:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,1): 
    sarcell: Name =\ADC_0:ADC_SAR\
        PORT MAP (
            vplus => Net_1455 ,
            vminus => \ADC_0:Net_126\ ,
            ext_pin => \ADC_0:Net_210\ ,
            vrefhi_out => \ADC_0:Net_126\ ,
            vref => \ADC_0:Net_235\ ,
            clock => \ADC_0:Net_385\ ,
            pump_clock => \ADC_0:Net_385\ ,
            irq => \ADC_0:Net_252\ ,
            next => Net_273 ,
            data_out_udb_11 => \ADC_0:Net_207_11\ ,
            data_out_udb_10 => \ADC_0:Net_207_10\ ,
            data_out_udb_9 => \ADC_0:Net_207_9\ ,
            data_out_udb_8 => \ADC_0:Net_207_8\ ,
            data_out_udb_7 => \ADC_0:Net_207_7\ ,
            data_out_udb_6 => \ADC_0:Net_207_6\ ,
            data_out_udb_5 => \ADC_0:Net_207_5\ ,
            data_out_udb_4 => \ADC_0:Net_207_4\ ,
            data_out_udb_3 => \ADC_0:Net_207_3\ ,
            data_out_udb_2 => \ADC_0:Net_207_2\ ,
            data_out_udb_1 => \ADC_0:Net_207_1\ ,
            data_out_udb_0 => \ADC_0:Net_207_0\ ,
            eof_udb => Net_270 );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =AMux_0
        PORT MAP (
            muxin_3 => Net_423 ,
            muxin_2 => Net_416 ,
            muxin_1 => Net_274 ,
            muxin_0 => Net_1451 ,
            vout => Net_1455 );
        Properties:
        {
            api_type = 0
            connect_mode = 2
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "0000"
            muxin_width = 4
            one_active = 1
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                   | 
Port | Pin | Fixed |      Type |       Drive Mode |              Name | Connections
-----+-----+-------+-----------+------------------+-------------------+------------------------
   0 |   2 |       |      NONE |      HI_Z_ANALOG | \ADC_0:Bypass(0)\ | Analog(\ADC_0:Net_210\)
-----+-----+-------+-----------+------------------+-------------------+------------------------
   1 |   2 |     * |      NONE |         CMOS_OUT |      pwm_pin_2(0) | In(Net_470)
     |   3 |     * |      NONE |         CMOS_OUT |      pwm_pin_1(0) | In(Net_442)
     |   7 |     * |      NONE |         CMOS_OUT |      pwm_pin_0(0) | In(Net_75)
-----+-----+-------+-----------+------------------+-------------------+------------------------
   2 |   0 |     * |      NONE |      HI_Z_ANALOG |      adc_pin_0(0) | Analog(Net_1451)
     |   3 |     * |      NONE |      HI_Z_ANALOG |      adc_pin_1(0) | Analog(Net_274)
     |   5 |     * |      NONE |      HI_Z_ANALOG |      adc_pin_2(0) | Analog(Net_416)
     |   7 |     * |      NONE |      HI_Z_ANALOG |      adc_pin_3(0) | Analog(Net_423)
-----+-----+-------+-----------+------------------+-------------------+------------------------
  12 |   2 |     * |      NONE |         CMOS_OUT |      pwm_pin_3(0) | In(Net_510)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |             Rx(0) | FB(Net_102)
     |   7 |     * |      NONE |         CMOS_OUT |             Tx(0) | In(Net_97)
-----------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.149ms
Digital Placement phase: Elapsed time ==> 3s.754ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "PSOC_arm_project_r.vh2" --pcf-path "PSOC_arm_project.pco" --des-name "PSOC_arm_project" --dsf-path "PSOC_arm_project.dsf" --sdc-path "PSOC_arm_project.sdc" --lib-path "PSOC_arm_project_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 4s.180ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.522ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.081ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in PSOC_arm_project_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.174ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.794ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 12s.229ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 12s.231ms
API generation phase: Elapsed time ==> 6s.042ms
Dependency generation phase: Elapsed time ==> 0s.065ms
Cleanup phase: Elapsed time ==> 0s.001ms
