{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741625866398 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741625866398 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 10 13:57:46 2025 " "Processing started: Mon Mar 10 13:57:46 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741625866398 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741625866398 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Monociclo -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off Monociclo -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741625866398 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741625866671 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741625866671 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc main.v(5) " "Verilog HDL Declaration information at main.v(5): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "main.v" "" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/main.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741625872620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741625872621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741625872621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/control.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741625872623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741625872623 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "dmem.v(24) " "Verilog HDL warning at dmem.v(24): extended using \"x\" or \"z\"" {  } { { "dmem.v" "" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1741625872624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741625872624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741625872624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741625872626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741625872626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741625872627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741625872627 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1741625872651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc " "Elaborating entity \"PC\" for hierarchy \"PC:pc\"" {  } { { "main.v" "pc" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/main.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741625872668 ""}
{ "Warning" "WSGN_SEARCH_FILE" "i_mem.v 1 1 " "Using design file i_mem.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 I_MEM " "Found entity 1: I_MEM" {  } { { "i_mem.v" "" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/i_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741625872678 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1741625872678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I_MEM I_MEM:instr_mem " "Elaborating entity \"I_MEM\" for hierarchy \"I_MEM:instr_mem\"" {  } { { "main.v" "instr_mem" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/main.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741625872678 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "64 0 255 i_mem.v(12) " "Verilog HDL warning at i_mem.v(12): number of words (64) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "i_mem.v" "" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/i_mem.v" 12 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1741625872679 "|main|I_MEM:instr_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 i_mem.v(7) " "Net \"memory.data_a\" at i_mem.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "i_mem.v" "" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/i_mem.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1741625872679 "|main|I_MEM:instr_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 i_mem.v(7) " "Net \"memory.waddr_a\" at i_mem.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "i_mem.v" "" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/i_mem.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1741625872679 "|main|I_MEM:instr_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 i_mem.v(7) " "Net \"memory.we_a\" at i_mem.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "i_mem.v" "" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/i_mem.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1741625872679 "|main|I_MEM:instr_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:ctrl " "Elaborating entity \"control\" for hierarchy \"control:ctrl\"" {  } { { "main.v" "ctrl" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/main.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741625872679 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode control.v(38) " "Verilog HDL Always Construct warning at control.v(38): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/control.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1741625872680 "|main|control:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCSrc control.v(37) " "Verilog HDL Always Construct warning at control.v(37): inferring latch(es) for variable \"PCSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/control.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1741625872680 "|main|control:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCSrc control.v(37) " "Inferred latch for \"PCSrc\" at control.v(37)" {  } { { "control.v" "" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/control.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741625872680 "|main|control:ctrl"}
{ "Warning" "WSGN_SEARCH_FILE" "regfile.v 1 1 " "Using design file regfile.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 REGFILE " "Found entity 1: REGFILE" {  } { { "regfile.v" "" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741625872688 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1741625872688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGFILE REGFILE:regfile " "Elaborating entity \"REGFILE\" for hierarchy \"REGFILE:regfile\"" {  } { { "main.v" "regfile" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/main.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741625872689 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_regdst.v 1 1 " "Using design file mux_regdst.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux_regdst " "Found entity 1: mux_regdst" {  } { { "mux_regdst.v" "" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/mux_regdst.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741625872703 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1741625872703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_regdst mux_regdst:muxRegDst " "Elaborating entity \"mux_regdst\" for hierarchy \"mux_regdst:muxRegDst\"" {  } { { "main.v" "muxRegDst" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/main.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741625872703 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_alusrc.v 1 1 " "Using design file mux_alusrc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux_alusrc " "Found entity 1: mux_alusrc" {  } { { "mux_alusrc.v" "" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/mux_alusrc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741625872712 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1741625872712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_alusrc mux_alusrc:muxALUSrc " "Elaborating entity \"mux_alusrc\" for hierarchy \"mux_alusrc:muxALUSrc\"" {  } { { "main.v" "muxALUSrc" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/main.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741625872712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "main.v" "alu" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/main.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741625872713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:data_mem " "Elaborating entity \"dmem\" for hierarchy \"dmem:data_mem\"" {  } { { "main.v" "data_mem" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/main.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741625872714 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_memtoreg.v 1 1 " "Using design file mux_memtoreg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux_memtoreg " "Found entity 1: mux_memtoreg" {  } { { "mux_memtoreg.v" "" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/mux_memtoreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741625872725 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1741625872725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_memtoreg mux_memtoreg:muxMemToReg " "Elaborating entity \"mux_memtoreg\" for hierarchy \"mux_memtoreg:muxMemToReg\"" {  } { { "main.v" "muxMemToReg" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/main.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741625872725 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_branch.v 1 1 " "Using design file mux_branch.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux_branch " "Found entity 1: mux_branch" {  } { { "mux_branch.v" "" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/mux_branch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741625872734 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1741625872734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_branch mux_branch:muxBranch " "Elaborating entity \"mux_branch\" for hierarchy \"mux_branch:muxBranch\"" {  } { { "main.v" "muxBranch" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/main.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741625872735 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dmem:data_mem\|ReadData\[0\] " "Converted tri-state buffer \"dmem:data_mem\|ReadData\[0\]\" feeding internal logic into a wire" {  } { { "dmem.v" "" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741625872921 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dmem:data_mem\|ReadData\[1\] " "Converted tri-state buffer \"dmem:data_mem\|ReadData\[1\]\" feeding internal logic into a wire" {  } { { "dmem.v" "" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741625872921 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dmem:data_mem\|ReadData\[2\] " "Converted tri-state buffer \"dmem:data_mem\|ReadData\[2\]\" feeding internal logic into a wire" {  } { { "dmem.v" "" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741625872921 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dmem:data_mem\|ReadData\[3\] " "Converted tri-state buffer \"dmem:data_mem\|ReadData\[3\]\" feeding internal logic into a wire" {  } { { "dmem.v" "" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741625872921 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dmem:data_mem\|ReadData\[4\] " "Converted tri-state buffer \"dmem:data_mem\|ReadData\[4\]\" feeding internal logic into a wire" {  } { { "dmem.v" "" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741625872921 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dmem:data_mem\|ReadData\[5\] " "Converted tri-state buffer \"dmem:data_mem\|ReadData\[5\]\" feeding internal logic into a wire" {  } { { "dmem.v" "" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741625872921 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dmem:data_mem\|ReadData\[6\] " "Converted tri-state buffer \"dmem:data_mem\|ReadData\[6\]\" feeding internal logic into a wire" {  } { { "dmem.v" "" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741625872921 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dmem:data_mem\|ReadData\[7\] " "Converted tri-state buffer \"dmem:data_mem\|ReadData\[7\]\" feeding internal logic into a wire" {  } { { "dmem.v" "" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741625872921 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dmem:data_mem\|ReadData\[8\] " "Converted tri-state buffer \"dmem:data_mem\|ReadData\[8\]\" feeding internal logic into a wire" {  } { { "dmem.v" "" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741625872921 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dmem:data_mem\|ReadData\[9\] " "Converted tri-state buffer \"dmem:data_mem\|ReadData\[9\]\" feeding internal logic into a wire" {  } { { "dmem.v" "" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741625872921 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dmem:data_mem\|ReadData\[10\] " "Converted tri-state buffer \"dmem:data_mem\|ReadData\[10\]\" feeding internal logic into a wire" {  } { { "dmem.v" "" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741625872921 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dmem:data_mem\|ReadData\[11\] " "Converted tri-state buffer \"dmem:data_mem\|ReadData\[11\]\" feeding internal logic into a wire" {  } { { "dmem.v" "" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741625872921 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dmem:data_mem\|ReadData\[12\] " "Converted tri-state buffer \"dmem:data_mem\|ReadData\[12\]\" feeding internal logic into a wire" {  } { { "dmem.v" "" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741625872921 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dmem:data_mem\|ReadData\[13\] " "Converted tri-state buffer \"dmem:data_mem\|ReadData\[13\]\" feeding internal logic into a wire" {  } { { "dmem.v" "" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741625872921 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dmem:data_mem\|ReadData\[14\] " "Converted tri-state buffer \"dmem:data_mem\|ReadData\[14\]\" feeding internal logic into a wire" {  } { { "dmem.v" "" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741625872921 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dmem:data_mem\|ReadData\[15\] " "Converted tri-state buffer \"dmem:data_mem\|ReadData\[15\]\" feeding internal logic into a wire" {  } { { "dmem.v" "" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741625872921 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dmem:data_mem\|ReadData\[16\] " "Converted tri-state buffer \"dmem:data_mem\|ReadData\[16\]\" feeding internal logic into a wire" {  } { { "dmem.v" "" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741625872921 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dmem:data_mem\|ReadData\[17\] " "Converted tri-state buffer \"dmem:data_mem\|ReadData\[17\]\" feeding internal logic into a wire" {  } { { "dmem.v" "" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741625872921 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dmem:data_mem\|ReadData\[18\] " "Converted tri-state buffer \"dmem:data_mem\|ReadData\[18\]\" feeding internal logic into a wire" {  } { { "dmem.v" "" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741625872921 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dmem:data_mem\|ReadData\[19\] " "Converted tri-state buffer \"dmem:data_mem\|ReadData\[19\]\" feeding internal logic into a wire" {  } { { "dmem.v" "" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741625872921 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dmem:data_mem\|ReadData\[20\] " "Converted tri-state buffer \"dmem:data_mem\|ReadData\[20\]\" feeding internal logic into a wire" {  } { { "dmem.v" "" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741625872921 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dmem:data_mem\|ReadData\[21\] " "Converted tri-state buffer \"dmem:data_mem\|ReadData\[21\]\" feeding internal logic into a wire" {  } { { "dmem.v" "" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741625872921 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dmem:data_mem\|ReadData\[22\] " "Converted tri-state buffer \"dmem:data_mem\|ReadData\[22\]\" feeding internal logic into a wire" {  } { { "dmem.v" "" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741625872921 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dmem:data_mem\|ReadData\[23\] " "Converted tri-state buffer \"dmem:data_mem\|ReadData\[23\]\" feeding internal logic into a wire" {  } { { "dmem.v" "" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741625872921 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dmem:data_mem\|ReadData\[24\] " "Converted tri-state buffer \"dmem:data_mem\|ReadData\[24\]\" feeding internal logic into a wire" {  } { { "dmem.v" "" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741625872921 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dmem:data_mem\|ReadData\[25\] " "Converted tri-state buffer \"dmem:data_mem\|ReadData\[25\]\" feeding internal logic into a wire" {  } { { "dmem.v" "" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741625872921 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dmem:data_mem\|ReadData\[26\] " "Converted tri-state buffer \"dmem:data_mem\|ReadData\[26\]\" feeding internal logic into a wire" {  } { { "dmem.v" "" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741625872921 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dmem:data_mem\|ReadData\[27\] " "Converted tri-state buffer \"dmem:data_mem\|ReadData\[27\]\" feeding internal logic into a wire" {  } { { "dmem.v" "" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741625872921 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dmem:data_mem\|ReadData\[28\] " "Converted tri-state buffer \"dmem:data_mem\|ReadData\[28\]\" feeding internal logic into a wire" {  } { { "dmem.v" "" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741625872921 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dmem:data_mem\|ReadData\[29\] " "Converted tri-state buffer \"dmem:data_mem\|ReadData\[29\]\" feeding internal logic into a wire" {  } { { "dmem.v" "" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741625872921 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dmem:data_mem\|ReadData\[30\] " "Converted tri-state buffer \"dmem:data_mem\|ReadData\[30\]\" feeding internal logic into a wire" {  } { { "dmem.v" "" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741625872921 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dmem:data_mem\|ReadData\[31\] " "Converted tri-state buffer \"dmem:data_mem\|ReadData\[31\]\" feeding internal logic into a wire" {  } { { "dmem.v" "" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741625872921 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1741625872921 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/db/main.ram0_I_MEM_5216bc9.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/db/main.ram0_I_MEM_5216bc9.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1741625873084 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "I_MEM:instr_mem\|memory " "RAM logic \"I_MEM:instr_mem\|memory\" is uninferred because MIF is not supported for the selected family" {  } { { "i_mem.v" "memory" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/i_mem.v" 7 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1741625873105 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "dmem:data_mem\|memory " "RAM logic \"dmem:data_mem\|memory\" is uninferred due to asynchronous read logic" {  } { { "dmem.v" "memory" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/dmem.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1741625873105 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1741625873105 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/db/main.ram0_I_MEM_5216bc9.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/db/main.ram0_I_MEM_5216bc9.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1741625873109 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1741625877168 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[0\] GND " "Pin \"PC\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741625881662 "|main|PC[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[1\] GND " "Pin \"PC\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741625881662 "|main|PC[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1741625881662 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1741625881848 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/output_files/main.map.smsg " "Generated suppressed messages file C:/Users/thiag/Documents/Projeto 2 - Arquitetura/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/output_files/main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741625886183 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1741625886426 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741625886426 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6889 " "Implemented 6889 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1741625886725 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1741625886725 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6855 " "Implemented 6855 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1741625886725 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1741625886725 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4883 " "Peak virtual memory: 4883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741625886748 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 10 13:58:06 2025 " "Processing ended: Mon Mar 10 13:58:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741625886748 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741625886748 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741625886748 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741625886748 ""}
