[regex_coprocessor]
url = https://github.com/DanieleParravicini/regex_coprocessor.git
start = e45d5b996ace6618e07ef2fed7fa364e4a489e09
depth = 11
branch = master
top = AXI_top
clock = clk
fileset =
	hdl_src/rtl/AXI/AXI_package.sv
	hdl_src/rtl/AXI/AXI_top.sv
	hdl_src/rtl/CPU/instruction.sv
	hdl_src/rtl/CPU/instruction_package.sv
	hdl_src/rtl/CPU/regex_cpu.sv
	hdl_src/rtl/CPU/regex_cpu_pipelined.sv
	hdl_src/rtl/arbiters/arbiter_2_fixed.sv
	hdl_src/rtl/arbiters/arbiter_2_rr.sv
	hdl_src/rtl/arbiters/arbiter_fixed.sv
	hdl_src/rtl/arbiters/arbiter_fixed_shiftable.sv
	hdl_src/rtl/arbiters/arbiter_rr_n.sv
	hdl_src/rtl/arbiters/arbitration_logic_fixed.sv
	hdl_src/rtl/arbiters/arbitration_logic_fixed_shiftable.sv
	hdl_src/rtl/arbiters/arbitration_logic_rr.sv
	hdl_src/rtl/coprocessor/channel.sv
	hdl_src/rtl/coprocessor/channel_iface.sv
	hdl_src/rtl/coprocessor/channel_multi_cc.sv
	hdl_src/rtl/coprocessor/coprocessor_package.sv
	hdl_src/rtl/coprocessor/coprocessor_top.sv
	hdl_src/rtl/coprocessor/engine.sv
	hdl_src/rtl/coprocessor/engine_and_station.sv
	hdl_src/rtl/coprocessor/engine_and_station_xy.sv
	hdl_src/rtl/coprocessor/engine_interfaced.sv
	hdl_src/rtl/coprocessor/ping_pong_buffer.sv
	hdl_src/rtl/coprocessor/regex_coprocessor_package.sv
	hdl_src/rtl/coprocessor/regex_coprocessor_top.sv
	hdl_src/rtl/coprocessor/switch.sv
	hdl_src/rtl/coprocessor/topology_mesh.sv
	hdl_src/rtl/coprocessor/topology_single.sv
	hdl_src/rtl/coprocessor/topology_token_ring.sv
	hdl_src/rtl/fifo.sv
	hdl_src/rtl/memories/bram.sv
	hdl_src/rtl/memories/cache_block_directly_mapped.sv
	hdl_src/rtl/memories/memory_read_iface.sv
squash-list =
	4
	5
	6
