// Seed: 1478944276
module module_0 (
    output tri1  id_0,
    input  uwire id_1
);
  id_3(
      .id_0(1)
  );
  wire id_4, id_5, id_6, id_7, id_8, id_9;
  assign id_7 = id_4;
endmodule
macromodule module_1 (
    input wand id_0,
    input wor  id_1,
    input tri0 id_2
);
  assign id_4 = (1);
  tri id_5;
  assign id_5 = 'b0 - id_1;
  tri0 id_6;
  id_7(
      id_6, 1, id_0, id_2, id_6, 1'b0 <-> {1}
  ); id_8(
      .id_0(1)
  ); module_0(
      id_6, id_6
  );
  tri id_9 = 1;
endmodule
