- name: CSSELR
  long_name: "Cache Size Selection Register"
  purpose: |
       "
       See the ARMv8 architecture reference manual for a description of this
       register
       "
  size: 32
  arch: armv8a
  execution_state: aarch32
  is_internal: True
  is_banked: True

  access_mechanisms:
      - name: mrc
        is_read: True
        coproc: 0xf
        opc1: 0x2
        opc2: 0x0
        crm: 0x0
        crn: 0x0

      - name: mcr
        is_write: True
        coproc: 0xf
        opc1: 0x2
        opc2: 0x0
        crm: 0x0
        crn: 0x0

  fieldsets:
      - name: fieldset_1
        size: 32

        fields:
          - name: InD
            lsb: 0
            msb: 0

          - name: Level
            lsb: 1
            msb: 3

          - name: 0
            lsb: 4
            msb: 31
            reserved0: True
