 
****************************************
Report : qor
Design : vsdbabysoc
Version: T-2022.03-SP5-1
Date   : Wed Sep 27 18:32:09 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              14.00
  Critical Path Length:          1.35
  Critical Path Slack:           0.00
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.15
  Total Hold Violation:        -44.24
  No. of Hold Violations:     1068.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          1
  Hierarchical Port Count:         12
  Leaf Cell Count:               6322
  Buf/Inv Cell Count:            1715
  Buf Cell Count:                  97
  Inv Cell Count:                1618
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      5130
  Sequential Cell Count:         1192
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    27627.746822
  Noncombinational Area: 24060.575266
  Buf/Inv Area:           6760.233408
  Total Buffer Area:           594.32
  Total Inverter Area:        6165.91
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             51688.322088
  Design Area:           51688.322088


  Design Rules
  -----------------------------------
  Total Number of Nets:          6336
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ssirlab03

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.04
  Logic Optimization:                 23.32
  Mapping Optimization:               29.43
  -----------------------------------------
  Overall Compile Time:               67.52
  Overall Compile Wall Clock Time:    68.83

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.15  TNS: 44.24  Number of Violating Paths: 1068

  --------------------------------------------------------------------


1
