# -*- csr3 -*-
# You must run "csr3 rtl" after editing this file!
---
name: OCX
internal: |
  INTERNAL: I/O MAP:
  COM  CSRs 0x00000 - 0x07FFF (Includes WIN)
  LNE  CSRs 0x08000 - 0x0FFFF
  TLK0 CSRs 0x10000 - 0x11FFF
  TLK1 CSRs 0x12000 - 0x13FFF
  TLK2 CSRs 0x14000 - 0x15FFF
  RLK0 CSRs 0x18000 - 0x19FFF
  RLK1 CSRs 0x1A000 - 0x1BFFF
  RLK2 CSRs 0x1C000 - 0x1DFFF
enums:
  - name: OCX_INTSN_E
    title: OCX Interrupt Source Enumeration
    attributes:
      width: "20"
    description: Enumerates the different interrupts from OCX.
    values:
      - name: OCX_COM_RX_LANE(0..23)
        value: 0x11000 + a*0x1
        description: See OCX_COM_INT[RX_LANE<a>].

      - name: OCX_COM_WIN_RSP
        value: 0x11030
        description: See OCX_COM_INT[WIN_RSP].

      - name: OCX_COM_WIN_REQ_XMIT
        value: 0x11031
        description: See OCX_COM_INT[WIN_REQ_XMIT].

      - name: OCX_COM_WIN_REQ_TOUT
        value: 0x11032
        description: See OCX_COM_INT[WIN_REQ_TOUT].

      - name: OCX_COM_WIN_REQ_BADID
        value: 0x11033
        description: See OCX_COM_INT[WIN_REQ_BADID].

      - name: OCX_COM_COPR_BADID
        value: 0x11034
        description: See OCX_COM_INT[COPR_BADID].

      - name: OCX_COM_MEM_BADID
        value: 0x11035
        description: See OCX_COM_INT[MEM_BADID].

      - name: OCX_COM_IO_BADID
        value: 0x11036
        description: See OCX_COM_INT[IO_BADID].

      - name: OCX_LNK(0..2)_REPLAY_SBE
        value: 0x11100 + a*0x100
        attributes:
          exempt_natural_alignment: "a"
        description: See OCX_COM_LINK(0..2)_INT[REPLAY_SBE].

      - name: OCX_LNK(0..2)_REPLAY_DBE
        value: 0x11101 + a*0x100
        attributes:
          exempt_natural_alignment: "a"
        description: See OCX_COM_LINK(0..2)_INT[REPLAY_DBE].

      - name: OCX_LNK(0..2)_TXFIFO_SBE
        value: 0x11102 + a*0x100
        attributes:
          exempt_natural_alignment: "a"
        description: See OCX_COM_LINK(0..2)_INT[TXFIFO_SBE].

      - name: OCX_LNK(0..2)_TXFIFO_DBE
        value: 0x11103 + a*0x100
        attributes:
          exempt_natural_alignment: "a"
        description: See OCX_COM_LINK(0..2)_INT[TXFIFO_DBE].

      - name: OCX_LNK(0..2)_RXFIFO_SBE
        value: 0x11104 + a*0x100
        attributes:
          exempt_natural_alignment: "a"
        description: See OCX_COM_LINK(0..2)_INT[RXFIFO_SBE].

      - name: OCX_LNK(0..2)_RXFIFO_DBE
        value: 0x11105 + a*0x100
        attributes:
          exempt_natural_alignment: "a"
        description: See OCX_COM_LINK(0..2)_INT[RXFIFO_DBE].

      - name: OCX_LNK(0..2)_LNK_DATA
        value: 0x11106 + a*0x100
        attributes:
          exempt_natural_alignment: "a"
        description: See OCX_COM_LINK(0..2)_INT[LNK_DATA].

      - name: OCX_LNK(0..2)_REINIT
        value: 0x11107 + a*0x100
        attributes:
          exempt_natural_alignment: "a"
        description: See OCX_COM_LINK(0..2)_INT[REINIT].

      - name: OCX_LNK(0..2)_BLK_ERR
        value: 0x11108 + a*0x100
        attributes:
          exempt_natural_alignment: "a"
        description: See OCX_COM_LINK(0..2)_INT[BLK_ERR].

      - name: OCX_LNK(0..2)_STOP
        value: 0x11109 + a*0x100
        attributes:
          exempt_natural_alignment: "a"
        description: See OCX_COM_LINK(0..2)_INT[STOP].

      - name: OCX_LNK(0..2)_UP
        value: 0x1110A + a*0x100
        attributes:
          exempt_natural_alignment: "a"
        description: See OCX_COM_LINK(0..2)_INT[UP].

      - name: OCX_LNK(0..2)_ALIGN_DONE
        value: 0x1110B + a*0x100
        attributes:
          exempt_natural_alignment: "a"
        description: See OCX_COM_LINK(0..2)_INT[ALIGN_DONE].

      - name: OCX_LNK(0..2)_ALIGN_FAIL
        value: 0x1110C + a*0x100
        attributes:
          exempt_natural_alignment: "a"
        description: See OCX_COM_LINK(0..2)_INT[ALIGN_FAIL].

      - name: OCX_LNK(0..2)_BAD_WORD
        value: 0x1110D + a*0x100
        attributes:
          exempt_natural_alignment: "a"
        description: See OCX_COM_LINK(0..2)_INT[BAD_WORD].


registers:
  - name: OCX_COM_NODE
    title: OCX COM Node Register
    address: 0x1180011000000
    bus: RSL
    fields:
      - name: --
        bits: 63..4
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: FIXED_PIN
        bits: 3
        access: RO/H
        reset: --
        typical: --
        description: The current value of the OCI_FIXED_NODE pin.

      - name: FIXED
        bits: 2
        access: R/W
        reset: --
        typical: --
        description: |
          ID Valid associated with the chip. This register is used by the link initialization
          software to help assign IDs and is transmitted over OCI. The FIXED field set during a cold
          reset to the value of the OCI_FIXED_NODE pin. The value is also readable in the
          OCX_LNE(0..23)_STS_MSG[TX_META_DAT<2>] for each lane. The FIXED field of the link partner
          can be examined by locally reading the OCX_LNE(0..23)_STS_MSG[RX_META_DAT<2>] on each
          valid lane or remotely reading the OCX_COM_NODE[FIXED] on the link partner.

      - name: ID
        bits: 1..0
        access: R/W
        reset: --
        typical: --
        description: |
          Node ID associated with the chip. This register is used by the rest of the chip to
          determine what traffic is transmitted over OCI. The value should not match the
          OCX_COM_LINK(0..2)_CTL[ID] of any active link. The ID field is set during a cold reset to
          the value of the OCI_NODE_ID pins. The value is also readable in the
          OCX_LNE(0..23)_STS_MSG[TX_META_DAT<1:0>] for each lane. The ID field of the link partner
          can be examined by locally reading the OCX_LNE(0..23)_STS_MSG[RX_META_DAT<1:0>] on each
          valid lane or remotely reading the OCX_COM_NODE[ID] on the link partner.


  - name: OCX_COM_DUAL_SORT
    title: OCX COM Dual Sort Register
    address: 0x1180011000008
    bus: RSL
    attributes:
      uvm_default_constraint: "True"
    fields:
      - name: --
        bits: 63..2
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: SORT
        bits: 1..0
        access: R/W
        reset: 0x0
        typical: 0x2
        description: |
          Sorting procedure for multiple links to same node:
          0x0 = All to lowest link number.
          0x1 = Split by top/bottom L2C buses. (top to lowest link number).
          0x2 = IOC 1st, IOR 2nd, Mem VCs to either based on most room in TX FIFOs.
          0x3 = Illegal.


  - name: OCX_COM_LINK_TIMER
    title: OCX COM Link Timer Register
    address: 0x1180011000010
    bus: RSL
    fields:
      - name: --
        bits: 63..24
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TOUT
        bits: 23..0
        access: R/W
        reset: all-ones
        typical: all-ones
        description: |
          Number of unacknowledged retry requests issued before link stops operation and
          OCX_COM_LINK(0..2)_INT[STOP] is asserted.


  - name: OCX_COM_LINK(0..2)_CTL
    title: OCX COM Link Control Registers
    address: 0x1180011000020 + a*0x8
    bus: RSL
    description: |
      This register controls link operations.  In addition, the combination of some of
      these conditions are used to generate the link_down status used by the L2C_OCI_CTL[SHTOEN] and
      as a reset condition controlled by RST_OCX[RST_LINK].  This link_down status is true when one
      of the following occurs:

      * Link is not initialized (see [UP]).
      * Retry Counter expired (see OCX_COM_LINK_TIMER and OCX_COM_LINK(0..2)_INT[STOP].
      * Receive REINIT request from Link Partner (see [REINIT]).
      * Detected Uncorrectable ECC error while reading the Transmit FIFOs (see
      OCX_COM_LINK(0..2)_INT[TXFIFO_DBE]).
      * Detected Uncorrectable ECC error while reading the Replay Buffer (see
      OCX_COM_LINK(0..2)_INT[REPLAY_DBE]).
    attributes:
      uvm_default_constraint: "True"
    fields:
      - name: --
        bits: 63..10
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: CCLK_DIS
        bits: 9
        access: RO
        reset: 0
        typical: 0
        attributes:
          chip_pass: "o78<2.0"
        description: Reserved.

      - name: CCLK_DIS
        bits: 9
        access: R/W
        reset: 0
        typical: 0
        attributes:
          chip_pass: "o78>=2.0"
        description: |
          Reserved.  INTERNAL:  Disable conditional clocking.  Set to force link clocks on
          unconditionally.

      - name: LOOPBACK
        bits: 8
        access: R/W
        reset: 0
        typical: --
        description: |
          Reserved. INTERNAL: Diagnostic data loopback.Set to force outgoing link to inbound port.
          All data and link credits are returned and appear to come from link partner. Typically
          SerDes should be disabled during this operation.

      - name: REINIT
        bits: 7
        access: R/W
        reset: 0
        typical: --
        description: |
          Reinitialize link. Setting this bit forces link back into init state and sets the DROP
          bit.
          Setting the bit also causes the link to transmit a REINIT request to the link partner.
          This bit must be cleared for link to operate normally.

      - name: GATE
        bits: 6
        access: R/W
        reset: 0
        typical: 0
        attributes:
          chip_pass: "o78<2.0"
        description: Reserved.

      - name: GATE
        bits: 6
        access: RO
        reset: 0
        typical: 0
        attributes:
          chip_pass: "o78>=2.0"
        description: Reserved.

      - name: AUTO_CLR
        bits: 5
        access: R/W
        reset: 1
        typical: --
        description: |
          Automatically clear DROP bit if link partner has cleared other side. Typically disabled if
          software wishes to manage deassertion of DROP.

      - name: DROP
        bits: 4
        access: R/W/H
        reset: 0
        typical: --
        description: |
          Drop all requests on given link. Typically set by hardware when link has failed or been
          reinitialized. Cleared by software once pending link traffic is removed. (See
          OCX_TLK(0..2)_FIFO(0..13)_CNT.)

      - name: UP
        bits: 3
        access: RO/H
        reset: --
        typical: --
        description: Link is operating normally and exchanging control information.

      - name: VALID
        bits: 2
        access: RO/H
        reset: --
        typical: --
        description: |
          Link has valid lanes and is exchanging information. This bit will never be set if
          OCX_LNK(0..2)_CFG[QLM_SELECT] is zero.

      - name: ID
        bits: 1..0
        access: R/W
        reset: --
        typical: --
        description: |
          This ID is used to sort traffic by link. If more than one link has the same value, the
          OCX_COM_DUAL_SORT[SORT] field and traffic VC are used to choose a link. This field is only
          reset during a cold reset to an arbitrary value to avoid conflicts with the
          OCX_COM_NODE[ID] field and should be configured by software before memory traffic is
          generated.


  - name: OCX_WIN_WR_DATA
    title: OCX Window Write Data Register
    address: 0x1180011000040
    bus: RSL
    description: |
      For diagnostic use only. This register is typically written by hardware after accesses to the
      SLI_WIN_WR_DATA register. Contains the data to write to the address located in the OCX_WIN_CMD
      Register.
    attributes:
      dv_fc_scratch: "ALL"
    fields:
      - name: WR_DATA
        bits: 63..0
        access: R/W
        reset: 0x0
        typical: --
        description: The data to be written.


  - name: OCX_WIN_CMD
    title: OCX Window Address Register
    address: 0x1180011000048
    bus: RSL
    description: |
      For diagnostic use only. This register is typically written by hardware after accesses to the
      SLI_WIN_* registers. Contains the address, read size and write mask to used for the window
      operation. Write data should be written first and placed in the OCX_WIN_WR_DATA register.
      Writing this register starts the operation. A second write to this register while an operation
      is in progress will stall.
    fields:
      - name: WR_MASK
        bits: 63..56
        access: R/W
        reset: 0x0
        typical: --
        description: |
          Mask for the data to be written. When a bit is 1, the corresponding byte will be written.
          The values of this field must be contiguous and for 1, 2, 4, or 8 byte operations and
          aligned to operation size. A value of 0 will produce unpredictable results. Field is
          ignored during a read (LD_OP=1).

      - name: --
        bits: 55..51
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: LD_CMD
        bits: 50..49
        access: R/W
        reset: 0x0
        typical: --
        description: |
          The load command sent with the read:
          0x0 = Load 1-bytes.
          0x1 = Load 2-bytes.
          0x2 = Load 4-bytes.
          0x3 = Load 8-bytes.

      - name: LD_OP
        bits: 48
        access: R/W
        reset: 0
        typical: --
        description: Operation Type 0=Store 1=Load operation.

      - name: ADDR
        bits: 47..0
        access: R/W
        reset: 0x0
        typical: --
        description: |
          The address used in both the load and store operations:
          <47:40> = NCB_ID.
          <39:38> = 0, Not used.
          <37:36> = OCI_ID.
          <35:0> = Address.

          When <47:43> == SLI & <42:40> == 0 bits <39:0> are:
          <39:38> = 0, Not used.
          <37:36> = OCI_ID.
          <35:32> = 0, Not used.
          <31:24> = RSL_ID.
          <23:0> = RSL register offset.

          <2:0> are ignored in a store operation.


  - name: OCX_WIN_RD_DATA
    title: OCX Window Read Data Register
    address: 0x1180011000050
    bus: RSL
    description: |
      For diagnostic use only. This register is the read response data associated with window
      command. Reads all-ones until response is received.
    fields:
      - name: DATA
        bits: 63..0
        access: RO/H
        reset: all-ones
        typical: --
        description: Read response data.


  - name: OCX_WIN_TIMER
    title: OCX Window Timer Register
    address: 0x1180011000058
    bus: RSL
    description: Number of core clocks before untransmitted WIN request is dropped and interrupt is issued.
    fields:
      - name: --
        bits: 63..16
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TOUT
        bits: 15..2
        access: R/W
        reset: 0x3fff
        typical: --
        description: Number of core clocks times four.

      - name: TOUT1
        bits: 1..0
        access: RO
        reset: 0x3
        typical: 0x3
        description: Reserved as all-ones.


  - name: OCX_DLL(0..1)_STATUS
    title: OCX DLL Status Registers
    address: 0x1180011000080 + a*0x8
    bus: RSL
    description: |
      Contains diagnostic information on the internal core clock DLLs. Index 0 is the northeast DLL,
      1 the southeast DLL.
    fields:
      - name: --
        bits: 63..17
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: INVERT
        bits: 16
        access: RO/H
        reset: --
        typical: --
        description: |
          DLL invert status.
          0 = Normal clock.
          1 = Inverted clock. Falling edge of core clock occurs before rising edge of reference
          clock.

      - name: LOCK
        bits: 15
        access: RO/H
        reset: --
        typical: --
        description: DLL lock status.

      - name: STATE
        bits: 14..12
        access: RO/H
        reset: --
        typical: --
        description: |
          DLL state.
          0x0 = Idle.
          0x1-0x4 = Intermediate states.
          0x5 = Locked.
          0x6-0x7 = Reserved.

      - name: COURSE
        bits: 11..4
        access: RO/H
        reset: --
        typical: --
        description: DLL course settings.

      - name: INTERP
        bits: 3..0
        access: RO/H
        reset: --
        typical: --
        description: DLL interpolator settings.


  - name: OCX_PP_WR_DATA
    title: OCX Core Data Register
    address: 0x11800110000C0
    bus: RSL
    description: |
      Contains the data to write to the address located in OCX_PP_CMD. Writing this register will
      cause a write operation to take place.
      This register has the same bit fields as OCX_WIN_WR_DATA.
    inherits: OCX_WIN_WR_DATA

  - name: OCX_PP_CMD
    title: OCX Core Address Register
    address: 0x11800110000C8
    bus: RSL
    description: |
      Contains the address, read size and write mask to used for the core operation. Write data
      should be written first and placed in the OCX_PP_WR_DATA register. Writing this register
      starts the operation. A second write to this register while an operation is in progress will
      stall. Data is placed in the OCX_PP_RD_DATA register.
      This register has the same bit fields as OCX_WIN_CMD.
    inherits: OCX_WIN_CMD

  - name: OCX_PP_RD_DATA
    title: OCX Core Read Data Register
    address: 0x11800110000D0
    bus: RSL
    description: |
      This register is the read response data associated with core command. Reads all-ones until
      response is received.
      This register has the same bit fields as OCX_WIN_RD_DATA.
    inherits: OCX_WIN_RD_DATA

  - name: OCX_COM_BIST_STATUS
    title: OCX COM Memory BIST Status Register
    address: 0x11800110000F0
    bus: RSL
    description: |
      Contains status from last memory BIST for all RX FIFO memories. BIST status for TX FIFO
      memories and REPLAY Memories are organized by link and are located in
      OCX_TLK(0..2)_BIST_STATUS.
    fields:
      - name: --
        bits: 63..36
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: STATUS
        bits: 35..0
        access: RO/H
        reset: 0x1
        typical: --
        description: |
          RX FIFO status for:
          <35:34> = Link 2 VC4/VC2.
          <33:32> = Link 2 VC10/VC8/VC6.
          <31:30> = Link 1 VC4/VC2.
          <29:28> = Link 1 VC10/VC8/VC6.
          <27:26> = Link 0 VC4/VC2.
          <25:24> = Link 0 VC10/VC8/VC6.
          <23:22> = Link 2 VC12.
          <21:20> = Link 2 VC1/VC0.
          <19:18> = Link 2 VC5/VC3.
          <17:16> = Link 2 VC11/VC9/VC7.
          <15:14> = Link 1 VC12.
          <13:12> = Link 1 VC1/VC0.
          <11:10> = Link 1 VC5/VC3.
          <9:8>   = Link 1 VC11/VC9/VC7.
          <7:6>   = Link 0 VC12.
          <5:4>   = Link 0 VC1/VC0.
          <3:2>   = Link 0 VC5/VC3.
          <1:0>   = Link 0 VC11/VC9/VC7.


  - name: OCX_COM_INT
    title: OCX COM Interrupt Register
    address: 0x1180011000100
    bus: RSL
    fields:
      - name: --
        bits: 63..55
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: IO_BADID
        bits: 54
        access: R/W1C/H
        reset: 1
        typical: --
        description: |
          I/O request or response cannot be sent because a link was not found with a packet node ID
          matching the OCX_COM_LINK(0..2)_CTL[ID]
          with OCX_COM_LINK(0..2)_CTL[VALID] bit set. Transaction has been dropped.

      - name: MEM_BADID
        bits: 53
        access: R/W1C/H
        reset: 1
        typical: --
        description: |
          Memory request or response cannot be sent because a link was not found with a packet node
          ID matching the OCX_COM_LINK(0..2)_CTL[ID]
          with OCX_COM_LINK(0..2)_CTL[VALID] bit set. Transaction has been dropped.

      - name: COPR_BADID
        bits: 52
        access: R/W1C/H
        reset: 1
        typical: --
        description: |
          Scheduler add work or buffer pool return cannot be sent because a link was not found with
          a node ID matching the
          OCX_COM_LINK(0..2)_CTL[ID] with OCX_COM_LINK(0..2)_CTL[VALID] bit set.  Transaction has
          been dropped.

      - name: WIN_REQ_BADID
        bits: 51
        access: R/W1C/H
        reset: 1
        typical: --
        description: |
          Window request specified in SLI_WIN_RD_ADDR, SLI_WIN_WR_ADDR, OCX_WIN_CMD or OCX_PP_CMD
          cannot be sent because a link was not found with a request node ID matching the
          OCX_COM_LINK(0..2)_CTL[ID]
          with OCX_COM_LINK(0..2)_CTL[VALID] bit set.  Transaction has been dropped.

      - name: WIN_REQ_TOUT
        bits: 50
        access: R/W1C/H
        reset: 1
        typical: --
        description: |
          Window or core request was dropped because it could not be send during the period
          specified by OCX_WIN_TIMER.

      - name: WIN_REQ_XMIT
        bits: 49
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Window request specified in SLI_WIN_RD_ADDR, SLI_WIN_WR_ADDR, OCX_WIN_CMD or OCX_PP_CMD
          has been scheduled for transmission. If the command was not expecting a response, then a
          new command may be issued.

      - name: WIN_RSP
        bits: 48
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          A response to a previous window request or core request has been received. A new command
          may be issued.

      - name: --
        bits: 47..24
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: RX_LANE
        bits: 23..0
        access: R/W1C/H
        reset: 0x1
        typical: --
        description: SerDes RX lane interrupt. See OCX_LNE(0..23)_INT for more information.


  - name: OCX_COM_LINK(0..2)_INT
    title: OCX COM Link Interrupt Register
    address: 0x1180011000120 + a*0x8
    bus: RSL
    fields:
      - name: --
        bits: 63..14
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: BAD_WORD
        bits: 13
        access: R/W1C/H
        reset: 0
        typical: --
        description: Illegal word decoded on at least one lane of link.

      - name: ALIGN_FAIL
        bits: 12
        access: R/W1C/H
        reset: 0
        typical: --
        description: Link lanes failed to align.

      - name: ALIGN_DONE
        bits: 11
        access: R/W1C/H
        reset: 0
        typical: --
        description: Link lane alignment is complete.

      - name: UP
        bits: 10
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Link initialization is complete and is ready to pass traffic. Note this state occurs some
          time after the link starts exchanging information as indicated in
          OCX_COM_LINK(0..2)_CTL[UP].

      - name: STOP
        bits: 9
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Link has stopped operating. Link retry count has reached threshold specified in
          OCX_COM_LINK_TIMER; outgoing traffic has been dropped and an initialization request has
          been reissued.

      - name: BLK_ERR
        bits: 8
        access: R/W1C/H
        reset: 0
        typical: --
        description: Link block error count has reached threshold specified in OCX_RLK(0..2)_BLK_ERR[LIMIT].

      - name: REINIT
        bits: 7
        access: R/W1C/H
        reset: 0
        typical: --
        description: Link has received a initialization request from link partner after link has been established.

      - name: LNK_DATA
        bits: 6
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Set by hardware when a link data block is received in OCX_RLK(0..2)_LNK_DATA. It
          software's responsibility to clear the bit after reading the data.

      - name: RXFIFO_DBE
        bits: 5
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Double-bit error detected in FIFO RAMs.

      - name: RXFIFO_SBE
        bits: 4
        access: R/W1C/H
        reset: 1
        typical: 0
        description: Single-bit error detected/corrected in FIFO RAMs.

      - name: TXFIFO_DBE
        bits: 3
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Double-bit error detected in TX FIFO RAMs.

      - name: TXFIFO_SBE
        bits: 2
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Single-bit error detected/corrected in TX FIFO RAMs.

      - name: REPLAY_DBE
        bits: 1
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Double-bit error detected in REPLAY BUFFER RAMs.

      - name: REPLAY_SBE
        bits: 0
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Single-bit error detected/corrected in REPLAY BUFFER RAMs.


  - name: OCX_LNE(0..23)_CFG
    title: OCX Lane Config Register
    address: 0x1180011008000 + a*0x100
    bus: RSL
    fields:
      - name: --
        bits: 63..9
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: RX_BDRY_LOCK_DIS
        bits: 8
        access: R/W
        reset: 0
        typical: 0
        description: |
          Disable word boundary lock. While disabled, received data is tossed. Once enabled,
          received data is searched for legal 2-bit patterns.

      - name: --
        bits: 7..3
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: RX_STAT_WRAP_DIS
        bits: 2
        access: R/W
        reset: 0
        typical: 0
        description: Upon overflow, a statistics counter should saturate instead of wrapping.

      - name: RX_STAT_RDCLR
        bits: 1
        access: R/W
        reset: 0
        typical: --
        description: CSR read to OCX_LNEx_STAT* clears the selected counter after returning its current value.

      - name: RX_STAT_ENA
        bits: 0
        access: R/W
        reset: 0
        typical: 0
        description: Enable RX lane statistics counters.


  - name: OCX_LNE(0..23)_STATUS
    title: OCX Lane Status Register
    address: 0x1180011008008 + a*0x100
    bus: RSL
    fields:
      - name: --
        bits: 63..3
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: RX_TRN_VAL
        bits: 2
        access: R/W/H
        reset: 0
        typical: --
        description: The control channel of a link training was received without any errors.

      - name: RX_SCRM_SYNC
        bits: 1
        access: RO/H
        reset: 0
        typical: --
        description: RX scrambler synchronization status. One when synchronization achieved.

      - name: RX_BDRY_SYNC
        bits: 0
        access: RO/H
        reset: 0
        typical: --
        description: RX word boundary sync status. One when synchronization achieved.


  - name: OCX_LNE(0..23)_STS_MSG
    title: OCX Lane Status Message Register
    address: 0x1180011008010 + a*0x100
    bus: RSL
    fields:
      - name: RX_META_VAL
        bits: 63
        access: RO/H
        reset: 0
        typical: --
        description: Meta-data received in the diagnostic word (per-lane) is valid.

      - name: --
        bits: 62..37
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: RX_META_DAT
        bits: 36..34
        access: RO/H
        reset: 0x0
        typical: --
        description: Meta-data received in the diagnostic word (per-lane).

      - name: RX_LNE_STAT
        bits: 33
        access: RO/H
        reset: 0
        typical: --
        description: |
          Lane status received in the diagnostic word (per-lane). One when healthy (according to the
          Interlaken spec).

      - name: RX_LNK_STAT
        bits: 32
        access: RO/H
        reset: 0
        typical: --
        description: |
          Link status received in the diagnostic word (per-lane). One when healthy (according to the
          Interlaken spec).

      - name: --
        bits: 31..5
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TX_META_DAT
        bits: 4..2
        access: RO/H
        reset: 0x0
        typical: --
        description: Meta-data transmitted in the diagnostic word (per-lane).

      - name: TX_LNE_STAT
        bits: 1
        access: R/W/H
        reset: 1
        typical: --
        description: |
          Lane status transmitted in the diagnostic word (per-lane). One means healthy (according to
          the Interlaken spec).

      - name: TX_LNK_STAT
        bits: 0
        access: R/W/H
        reset: 1
        typical: --
        description: |
          Link status transmitted in the diagnostic word (per-lane). One means healthy (according to
          the Interlaken spec).


  - name: OCX_LNE(0..23)_INT
    title: OCX Lane Interrupt Register
    address: 0x1180011008018 + a*0x100
    bus: RSL
    fields:
      - name: --
        bits: 63..10
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: DISP_ERR
        bits: 9
        access: R/W1C/H
        reset: 0
        typical: --
        description: RX disparity error encountered.

      - name: BAD_64B67B
        bits: 8
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Bad 64B/67B codeword encountered. Once the bad word reaches the link, as denoted by
          OCX_COM_LINK(0..2)_INT[BAD_WORD], a retry handshake is initiated.

      - name: STAT_CNT_OVFL
        bits: 7
        access: R/W1C/H
        reset: 0
        typical: --
        description: RX lane statistic counter overflow.

      - name: STAT_MSG
        bits: 6
        access: R/W1C/H
        reset: 0
        typical: --
        description: Status bits for the link or a lane transitioned from a 1 (healthy) to a 0 (problem).

      - name: DSKEW_FIFO_OVFL
        bits: 5
        access: R/W1C/H
        reset: 0
        typical: --
        description: RX deskew FIFO overflow occurred.

      - name: SCRM_SYNC_LOSS
        bits: 4
        access: R/W1C/H
        reset: 0
        typical: --
        description: 4 consecutive bad sync words or 3 consecutive scramble state mismatches.

      - name: UKWN_CNTL_WORD
        bits: 3
        access: R/W1C/H
        reset: 0
        typical: --
        description: Unknown framing control word. Block type does not match any of (SYNC, SCRAM, SKIP, DIAG).

      - name: CRC32_ERR
        bits: 2
        access: R/W1C/H
        reset: 0
        typical: --
        description: Diagnostic CRC32 errors.

      - name: BDRY_SYNC_LOSS
        bits: 1
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          RX logic lost word boundary sync after 16 tries. Hardware automatically attempts to regain
          word boundary sync.

      - name: SERDES_LOCK_LOSS
        bits: 0
        access: R/W1C/H
        reset: 0
        typical: --
        description: RX SerDes loses lock.


  - name: OCX_LNE(0..23)_INT_EN
    title: OCX Lane Interrupt Enable Register
    address: 0x1180011008020 + a*0x100
    bus: RSL
    fields:
      - name: --
        bits: 63..9
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: BAD_64B67B
        bits: 8
        access: R/W
        reset: 1
        typical: --
        description: Enable bit for bad 64B/67B codeword encountered.

      - name: STAT_CNT_OVFL
        bits: 7
        access: R/W
        reset: 1
        typical: --
        description: Enable bit for RX lane statistic counter overflow.

      - name: STAT_MSG
        bits: 6
        access: R/W
        reset: 1
        typical: --
        description: Enable bit for status bits for the link or a lane transitioned from a 1 (healthy) to a 0 (problem).

      - name: DSKEW_FIFO_OVFL
        bits: 5
        access: R/W
        reset: 1
        typical: --
        description: Enable bit for RX deskew FIFO overflow occurred.

      - name: SCRM_SYNC_LOSS
        bits: 4
        access: R/W
        reset: 1
        typical: --
        description: Enable bit for 4 consecutive bad sync words or 3 consecutive scramble state mismatches.

      - name: UKWN_CNTL_WORD
        bits: 3
        access: R/W
        reset: 1
        typical: --
        description: |
          Enable bit for unknown framing control word. Block type does not match any of (SYNC,
          SCRAM, SKIP, DIAG).

      - name: CRC32_ERR
        bits: 2
        access: R/W
        reset: 1
        typical: --
        description: Enable bit for diagnostic CRC32 errors.

      - name: BDRY_SYNC_LOSS
        bits: 1
        access: R/W
        reset: 1
        typical: --
        description: Enable bit for RX logic lost word boundary sync after 16 tries.

      - name: SERDES_LOCK_LOSS
        bits: 0
        access: R/W
        reset: 1
        typical: --
        description: Enable bit for RX SerDes loses lock.


  - name: OCX_LNE(0..23)_BAD_CNT
    title: OCX Lane Bad Count Register
    address: 0x1180011008028 + a*0x100
    bus: RSL
    fields:
      - name: --
        bits: 63..12
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TX_BAD_CRC32
        bits: 11
        access: R/W/H
        reset: 0
        typical: --
        description: |
          Send 1 diagnostic word with bad CRC32 to the selected lane.
          Injects just once.

      - name: TX_BAD_6467_CNT
        bits: 10..6
        access: R/W/H
        reset: 0x0
        typical: --
        description: Send N bad 64B/67B code words on selected lane.

      - name: TX_BAD_SYNC_CNT
        bits: 5..3
        access: R/W/H
        reset: 0x0
        typical: --
        description: Send N bad sync words on selected lane.

      - name: TX_BAD_SCRAM_CNT
        bits: 2..0
        access: R/W/H
        reset: 0x0
        typical: --
        description: Send N bad scram state on selected lane.


  - name: OCX_LNE(0..23)_STAT00
    title: OCX Lane Statistic 0 Register
    address: 0x1180011008040 + a*0x100
    bus: RSL
    fields:
      - name: --
        bits: 63..18
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: SER_LOCK_LOSS_CNT
        bits: 17..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Number of times the lane lost clock-data-recovery. Saturates. Interrupt on saturation if
          OCX_LNE(0..23)_INT_EN[STAT_CNT_OVFL] is set.


  - name: OCX_LNE(0..23)_STAT01
    title: OCX Lane Statistic 1 Register
    address: 0x1180011008048 + a*0x100
    bus: RSL
    fields:
      - name: --
        bits: 63..18
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: BDRY_SYNC_LOSS_CNT
        bits: 17..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Number of times a lane lost word boundary synchronization. Saturates. Interrupt on
          saturation if OCX_LNE(0..23)_INT_EN[STAT_CNT_OVFL] is set.


  - name: OCX_LNE(0..23)_STAT02
    title: OCX Lane Statistic 2 Register
    address: 0x1180011008050 + a*0x100
    bus: RSL
    fields:
      - name: --
        bits: 63..18
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: SYNCW_BAD_CNT
        bits: 17..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Number of bad synchronization words. Saturates. Interrupt on saturation if
          OCX_LNE(0..23)_INT_EN[STAT_CNT_OVFL] is set.


  - name: OCX_LNE(0..23)_STAT03
    title: OCX Lane Statistic 3 Register
    address: 0x1180011008058 + a*0x100
    bus: RSL
    fields:
      - name: --
        bits: 63..18
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: SYNCW_GOOD_CNT
        bits: 17..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Number of good synchronization words. Saturates. Interrupt on saturation if
          OCX_LNE(0..23)_INT_EN[STAT_CNT_OVFL] is set.


  - name: OCX_LNE(0..23)_STAT04
    title: OCX Lane Statistic 4 Register
    address: 0x1180011008060 + a*0x100
    bus: RSL
    fields:
      - name: --
        bits: 63..18
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: BAD_64B67B_CNT
        bits: 17..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Number of bad 64B/67B words, meaning bit 65 or 64 has been corrupted. Saturates. Interrupt
          on saturation if OCX_LNE(0..23)_INT_EN[STAT_CNT_OVFL] is set.


  - name: OCX_LNE(0..23)_STAT05
    title: OCX Lane Statistic 5 Register
    address: 0x1180011008068 + a*0x100
    bus: RSL
    fields:
      - name: --
        bits: 63..27
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: DATA_WORD_CNT
        bits: 26..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Number of data words received. Saturates. Interrupt on saturation if
          OCX_LNE(0..23)_INT_EN[STAT_CNT_OVFL] is set.


  - name: OCX_LNE(0..23)_STAT06
    title: OCX Lane Statistic 6 Register
    address: 0x1180011008070 + a*0x100
    bus: RSL
    fields:
      - name: --
        bits: 63..27
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: CNTL_WORD_CNT
        bits: 26..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Number of control words received. Saturates. Interrupt on saturation if
          OCX_LNE(0..23)_INT_EN[STAT_CNT_OVFL] is set.


  - name: OCX_LNE(0..23)_STAT07
    title: OCX Lane Statistic 7 Register
    address: 0x1180011008078 + a*0x100
    bus: RSL
    fields:
      - name: --
        bits: 63..18
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: UNKWN_WORD_CNT
        bits: 17..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Number of unknown control words. Saturates. Interrupt on saturation if
          OCX_LNE(0..23)_INT_EN[STAT_CNT_OVFL] is set.


  - name: OCX_LNE(0..23)_STAT08
    title: OCX Lane Statistic 8 Register
    address: 0x1180011008080 + a*0x100
    bus: RSL
    fields:
      - name: --
        bits: 63..18
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: SCRM_SYNC_LOSS_CNT
        bits: 17..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Number of times scrambler synchronization was lost (due to either 4 consecutive bad sync
          words or 3 consecutive scrambler state mismatches). Saturates. Interrupt on saturation if
          OCX_LNE(0..23)_INT_EN[STAT_CNT_OVFL] is set.


  - name: OCX_LNE(0..23)_STAT09
    title: OCX Lane Statistic 9 Register
    address: 0x1180011008088 + a*0x100
    bus: RSL
    fields:
      - name: --
        bits: 63..18
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: SCRM_MATCH_CNT
        bits: 17..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Number of scrambler state matches received. Saturates. Interrupt on saturation if
          OCX_LNE(0..23)_INT_EN[STAT_CNT_OVFL] is set.


  - name: OCX_LNE(0..23)_STAT10
    title: OCX Lane Statistic 10 Register
    address: 0x1180011008090 + a*0x100
    bus: RSL
    fields:
      - name: --
        bits: 63..18
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: SKIPW_GOOD_CNT
        bits: 17..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Number of good skip words. Saturates. Interrupt on saturation if
          OCX_LNE(0..23)_INT_EN[STAT_CNT_OVFL] is set.


  - name: OCX_LNE(0..23)_STAT11
    title: OCX Lane Statistic 11 Register
    address: 0x1180011008098 + a*0x100
    bus: RSL
    fields:
      - name: --
        bits: 63..27
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: CRC32_ERR_CNT
        bits: 26..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Number of errors in the lane CRC. Saturates. Interrupt on saturation if
          OCX_LNE(0..23)_INT_EN[STAT_CNT_OVFL] is set.


  - name: OCX_LNE(0..23)_STAT12
    title: OCX Lane Statistic 12 Register
    address: 0x11800110080A0 + a*0x100
    bus: RSL
    fields:
      - name: --
        bits: 63..27
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: CRC32_MATCH_CNT
        bits: 26..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Number of CRC32 matches received. Saturates. Interrupt on saturation if
          OCX_LNE(0..23)_INT_EN[STAT_CNT_OVFL] is set.


  - name: OCX_LNE(0..23)_STAT13
    title: OCX Lane Statistic 13 Register
    address: 0x11800110080A8 + a*0x100
    bus: RSL
    fields:
      - name: --
        bits: 63..16
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TRN_BAD_CNT
        bits: 15..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Number of training frames received with an invalid control channel. Saturates. Interrupt
          on saturation if OCX_LNE(0..23)_INT_EN[STAT_CNT_OVFL] is set.


  - name: OCX_LNE(0..23)_STAT14
    title: OCX Lane Statistic 14 Register
    address: 0x11800110080B0 + a*0x100
    bus: RSL
    fields:
      - name: --
        bits: 63..16
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TRN_PRBS_BAD_CNT
        bits: 15..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Number of training frames received with a bad PRBS pattern. Saturates. Interrupt on
          saturation if OCX_LNE(0..23)_INT_EN[STAT_CNT_OVFL] is set.


  - name: OCX_LNE(0..23)_TRN_LD
    title: OCX Lane Training Local Device Register
    address: 0x11800110080C0 + a*0x100
    bus: RSL
    fields:
      - name: LP_MANUAL
        bits: 63
        access: R/W
        reset: 0
        typical: --
        description: Allow software to manually manipulate local device CU/SR by ignoring hardware update.

      - name: --
        bits: 62..49
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: LD_CU_VAL
        bits: 48
        access: RO/H
        reset: 0
        typical: --
        description: Local device coefficient update field valid.

      - name: LD_CU_DAT
        bits: 47..32
        access: R/W/H
        reset: 0x0
        typical: --
        description: Local device coefficient update field data.

      - name: --
        bits: 31..17
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: LD_SR_VAL
        bits: 16
        access: RO/H
        reset: 0
        typical: --
        description: Local device status report field valid.

      - name: LD_SR_DAT
        bits: 15..0
        access: R/W/H
        reset: 0x0
        typical: --
        description: Local device status report field data.


  - name: OCX_LNE(0..23)_TRN_LP
    title: OCX Lane Training Link Partner Register
    address: 0x11800110080C8 + a*0x100
    bus: RSL
    fields:
      - name: --
        bits: 63..49
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: LP_CU_VAL
        bits: 48
        access: RO/H
        reset: 0
        typical: --
        description: Link partner coefficient update field valid.

      - name: LP_CU_DAT
        bits: 47..32
        access: RO/H
        reset: 0x0
        typical: --
        description: Link partner coefficient update field data.

      - name: --
        bits: 31..17
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: LP_SR_VAL
        bits: 16
        access: RO/H
        reset: 0
        typical: --
        description: Link partner status report field valid.

      - name: LP_SR_DAT
        bits: 15..0
        access: RO/H
        reset: 0x0
        typical: --
        description: Link partner status report field data.


  - name: OCX_QLM(0..5)_CFG
    title: OCX QLM 0-5 Configuration Registers
    address: 0x118001100F800 + a*0x8
    bus: RSL
    attributes:
      uvm_default_constraint: "True"
    fields:
      - name: SER_LOW
        bits: 63..60
        access: RO
        reset: 0x0
        typical: 0x0
        attributes:
          chip_pass: "o78<2.0"
        description: Reserved.

      - name: SER_LOW
        bits: 63..60
        access: R/W/H
        reset: 0x0
        typical: 0x0
        attributes:
          chip_pass: "o78>=2.0"
        description: |
          Reduce latency by limiting the amount of data in flight for each SerDes.  Writing to 0
          causes
          hardware to determine a typically optimal value.   Added in pass 2.

      - name: --
        bits: 59..42
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: SER_LIMIT
        bits: 41..32
        access: R/W/H
        reset: 0x0
        typical: --
        attributes:
          chip_pass: "o78<2.0"
        description: |
          Reduce latency by limiting the amount of data in flight for each SerDes. For diagnostic
          use only.  Removed in pass 2.

      - name: SER_LIMIT
        bits: 41..32
        access: RAZ
        reset: 0x0
        typical: --
        attributes:
          chip_pass: "o78>=2.0"
        description: Reserved.  Removed in pass 2.

      - name: CRD_DIS
        bits: 31
        access: R/W
        reset: 0
        typical: --
        description: For diagnostic use only.

      - name: --
        bits: 30..26
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TIMER_DIS
        bits: 25
        access: R/W/H
        reset: 0
        typical: --
        description: |
          Disable bad lane timer. A timer counts core clocks (RCLKs) when any enabled lane is not
          ready, i.e. not in the scrambler sync state. If this timer expires before all enabled
          lanes can be made ready, then any lane which is not ready is disabled via
          OCX_QLM(0..5)_CFG[SER_LANE_BAD]. This field is not affected by soft or warm reset.

      - name: TRN_ENA
        bits: 24
        access: R/W/H
        reset: 0
        typical: --
        description: |
          Link training enable. Link training is performed during auto link bring up. Initialized to
          1 during cold reset when OCI_SPD<3:0> pins indicate speed > 6.25 GBAUD. Otherwise,
          initialized to 0 during a cold reset. This field is not affected by soft or warm reset.

      - name: SER_LANE_READY
        bits: 23..20
        access: R/W/H
        reset: 0x0
        typical: --
        description: SerDes lanes that are ready for bundling into the link.

      - name: SER_LANE_BAD
        bits: 19..16
        access: R/W/H
        reset: 0x0
        typical: --
        description: SerDes lanes excluded from use.

      - name: --
        bits: 15..7
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: SER_LANE_REV
        bits: 6
        access: RO/H
        reset: 0
        typical: --
        description: SerDes lane reversal has been detected.

      - name: SER_RXPOL_AUTO
        bits: 5
        access: R/W
        reset: 0
        typical: --
        description: SerDes lane receive polarity auto detection mode.

      - name: SER_RXPOL
        bits: 4
        access: R/W
        reset: 0
        typical: --
        description: |
          SerDes lane receive polarity:
          0 = RX without inversion.
          1 = RX with inversion.

      - name: SER_TXPOL
        bits: 3
        access: R/W
        reset: 0
        typical: --
        description: |
          SerDes lane transmit polarity:
          0 = TX without inversion.
          1 = TX with inversion.

      - name: --
        bits: 2..1
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: SER_LOCAL
        bits: 0
        access: R/W/H
        reset: 0
        typical: --
        description: |
          _ Auto initialization may set OCX_LNK0_CFG[QLM_SELECT<2>] = 1 only if
          OCX_QLM2_CFG[SER_LOCAL] = 0.
          _ Auto initialization may set OCX_LNK1_CFG[QLM_SELECT<2>] = 1 only if
          OCX_QLM2_CFG[SER_LOCAL] = 1.
          _ Auto initialization may set OCX_LNK1_CFG[QLM_SELECT<3>] = 1 only if
          OCX_QLM3_CFG[SER_LOCAL] = 1.
          _ Auto initialization may set OCX_LNK2_CFG[QLM_SELECT<3>] = 1 only if
          OCX_QLM3_CFG[SER_LOCAL] = 0.

          _ QLM0/1 can only participate in LNK0; therefore
          OCX_QLM0/1_CFG[SER_LOCAL] has no effect.
          _ QLM4/5 can only participate in LNK2; therefore
          OCX_QLM4/5_CFG[SER_LOCAL] has no effect.

          During a cold reset, initialized as follows:
          _ OCX_QLM2_CFG.SER_LOCAL = pi_oci2_link1.
          _ OCX_QLM3_CFG.SER_LOCAL = pi_oci3_link1.

          The combo of pi_oci2_link1=1 and pi_oci3_link1=0 is illegal.

          The combo of OCX_QLM2_CFG.SER_LOCAL=1 and OCX_QLM3_CFG.SER_LOCAL=0 is illegal.


  - name: OCX_LNK(0..2)_CFG
    title: OCX Link 0-2 Configuration Registers
    address: 0x118001100F900 + a*0x8
    bus: RSL
    attributes:
      uvm_default_constraint: "True"
    fields:
      - name: --
        bits: 63..54
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: QLM_MANUAL
        bits: 53..48
        access: R/W/H
        reset: 0x0
        typical: --
        description: |
          QLM manual mask, where each bit corresponds to a QLM. A link automatically selects a QLM
          unless either QLM_MANUAL[QLM] is set or a QLM is not eligible for the link.

          _ QLM_MANUAL<0> = LNE(0..3) = QLM0.
          _ QLM_MANUAL<1> = LNE(7..4) = QLM1.
          _ QLM_MANUAL<2> = LNE(11..8) = QLM2.
          _ QLM_MANUAL<3> = LNE(15..12) = QLM3.
          _ QLM_MANUAL<4> = LNE(19..16) = QLM4.
          _ QLM_MANUAL<5> = LNE(23..23) = QLM5.
          _ LINK 0 may not select QLM4, QLM5.
          _ LINK 1 may not select QLM0, QLM1, QLM4, QLM5.
          _ LINK 2 may not select QLM0, QLM1.

          During a cold reset, this field is initialized to 0x3F when OCI_SPD<3:0> == 0xF.

          During a cold reset, this field is initialized to 0x0 when OCI_SPD<3:0> != 0xF.

          This field is not modified by hardware at any other time.

          This field is not affected by soft or warm reset.

      - name: --
        bits: 47..38
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: QLM_SELECT
        bits: 37..32
        access: R/W/H
        reset: 0x0
        typical: --
        description: |
          QLM select mask, where each bit corresponds to a QLM. A link will transmit/receive data
          using only the selected QLMs. A link is enabled if any QLM is selected. The same QLM
          should not be selected for multiple links.
          LANE_REV has no effect on this mapping.

          _ QLM_SELECT<0> = LNE(0..3) = QLM0.
          _ QLM_SELECT<1> = LNE(7..4) = QLM1.
          _ QLM_SELECT<2> = LNE(11..8) = QLM2.
          _ QLM_SELECT<3> = LNE(15..12) = QLM3.
          _ QLM_SELECT<4> = LNE(19..16) = QLM4.
          _ QLM_SELECT<5> = LNE(23..23) = QLM5.
          _ LINK 0 may not select QLM4, QLM5.
          _ LINK 1 may not select QLM0, QLM1, QLM4, QLM5.
          _ LINK 2 may not select QLM0, QLM1.
          _ LINK 2 may not select QLM2 or QLM3 when LINK1 selects any QLM.
          _ LINK 0 may not select QLM2 or QLM3 when LINK1 selects any QLM.
          _ LINK 0 automatically selects QLM0 when QLM_MANUAL<0>=0.
          _ LINK 0 automatically selects QLM1 when QLM_MANUAL<1>=0.
          _ LINK 0 automatically selects QLM2 when QLM_MANUAL<2>=0 and OCX_QLM2_CFG.SER_LOCAL=0.
          _ LINK 1 automatically selects QLM2 when QLM_MANUAL<2>=0 and OCX_QLM2_CFG.SER_LOCAL=1.
          _ LINK 1 automatically selects QLM3 when QLM_MANUAL<3>=0 and OCX_QLM3_CFG.SER_LOCAL=1.
          _ LINK 2 automatically selects QLM3 when QLM_MANUAL<3>=0 and OCX_QLM3_CFG.SER_LOCAL=0.
          _ LINK 3 automatically selects QLM4 when QLM_MANUAL<4>=0.
          _ LINK 3 automatically selects QLM5 when QLM_MANUAL<5>=0.

          A link with QLM_SELECT = 000000 is invalid and will never exchange traffic with the
          link partner.

      - name: --
        bits: 31..29
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: DATA_RATE
        bits: 28..16
        access: RO
        reset: 0x0
        typical: 0x0
        attributes:
          chip_pass: "o78<2.0"
        description: Reserved.

      - name: DATA_RATE
        bits: 28..16
        access: R/W/H
        reset: 0x0
        typical: --
        attributes:
          chip_pass: "o78>=2.0"
        description: |
          The number of rclk to transmit 32 words, where each word is 67 bits.  HW will
          automatically
          calculate a conservative value for this field.   SW can override the calculation by
          writing
          TX_DAT_RATE=roundup((67*RCLK / GBAUD)*32).  Added in pass 2.

      - name: LOW_DELAY
        bits: 15..10
        access: RO
        reset: 0x0
        typical: 0x0
        attributes:
          chip_pass: "o78<2.0"
        description: Reserved.

      - name: LOW_DELAY
        bits: 15..10
        access: R/W
        reset: 0x0
        typical: --
        attributes:
          chip_pass: "o78>=2.0"
        description: |
          The delay before reacting to a lane low data indication, as a multiple of 64 rclks.
          Added in pass 2.

      - name: LANE_ALIGN_DIS
        bits: 9
        access: R/W/H
        reset: 0
        typical: 0
        description: Disable the RX lane alignment.

      - name: LANE_REV
        bits: 8
        access: R/W/H
        reset: 0
        typical: --
        description: |
          RX lane reversal.   When enabled, lane destriping is performed from the most significant
          lane enabled to least significant lane enabled QLM_SELECT must be zero before changing
          LANE_REV.

      - name: --
        bits: 7..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: OCX_FRC(0..5)_STAT0
    title: OCX FRC 0-5 Statistics Registers 0
    address: 0x118001100FA00 + a*0x8
    bus: RSL
    attributes:
      uvm_default_constraint: "True"
    fields:
      - name: --
        bits: 63..21
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: ALIGN_CNT
        bits: 20..0
        access: R/W/H
        reset: 0x0
        typical: --
        description: |
          Indicates the number of alignment sequences received (i.e. those that do not violate the
          current alignment).


  - name: OCX_FRC(0..5)_STAT1
    title: OCX FRC 0-5 Statistics Registers 1
    address: 0x118001100FA80 + a*0x8
    bus: RSL
    attributes:
      uvm_default_constraint: "True"
    fields:
      - name: --
        bits: 63..21
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: ALIGN_ERR_CNT
        bits: 20..0
        access: R/W/H
        reset: 0x0
        typical: --
        description: |
          Indicates the number of alignment sequences received in error (i.e. those that violate the
          current alignment).


  - name: OCX_FRC(0..5)_STAT2
    title: OCX FRC 0-5 Statistics Registers 2
    address: 0x118001100FB00 + a*0x8
    bus: RSL
    attributes:
      uvm_default_constraint: "True"
    fields:
      - name: --
        bits: 63..21
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: ALIGN_DONE
        bits: 20..0
        access: R/W/H
        reset: 0x0
        typical: --
        description: Indicates the number of attempts at alignment that succeeded.


  - name: OCX_FRC(0..5)_STAT3
    title: OCX FRC 0-5 Statistics Registers 3
    address: 0x118001100FB80 + a*0x8
    bus: RSL
    attributes:
      uvm_default_constraint: "True"
    fields:
      - name: --
        bits: 63..21
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: ALIGN_FAIL
        bits: 20..0
        access: R/W/H
        reset: 0x0
        typical: --
        description: Indicates the number of attempts at alignment that failed.


  - name: OCX_LNE_DBG
    title: OCX Lane Debug Register
    address: 0x118001100FF00
    bus: RSL
    fields:
      - name: TIMEOUT
        bits: 63..40
        access: R/W/H
        reset: all-ones
        typical: all-ones
        description: |
          Number of core clocks (RCLKs) used by the bad lane timer. If this timer expires before all
          enabled lanes can be made ready, then any lane which is not ready is disabled via
          OCX_QLM(0..5)_CFG[SER_LANE_BAD]. For diagnostic use only.

      - name: --
        bits: 39..38
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: FRC_STATS_ENA
        bits: 37
        access: R/W
        reset: 0
        typical: 0
        description: Enable FRC statistic counters.

      - name: RX_DIS_PSH_SKIP
        bits: 36
        access: R/W/H
        reset: 0
        typical: 0
        description: |
          When RX_DIS_PSH_SKIP=0, skip words are destripped. When RX_DIS_PSH_SKIP=1, skip words are
          discarded in the lane logic. If the lane is in internal loopback mode, RX_DIS_PSH_SKIP is
          ignored and skip words are always discarded in the lane logic.

      - name: RX_MFRM_LEN
        bits: 35..34
        access: R/W/H
        reset: 0x0
        typical: 0x0
        description: |
          The quantity of data received on each lane including one sync word, scrambler state,
          diagnostic word, zero or more skip words, and the data payload.
          0x0 = 2048 words.
          0x1 = 1024 words.
          0x2 = 512 words.
          0x3 = 128 words.

      - name: RX_DIS_UKWN
        bits: 33
        access: R/W
        reset: 0
        typical: 0
        description: |
          Disable normal response to unknown words. They are still logged but do not cause an error
          to all open channels.

      - name: RX_DIS_SCRAM
        bits: 32
        access: R/W
        reset: 0
        typical: 0
        description: Disable lane scrambler.

      - name: --
        bits: 31..5
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TX_LANE_REV
        bits: 4
        access: R/W
        reset: 0
        typical: 0
        description: |
          TX lane reversal. When enabled, lane destriping is performed from the most significant
          lane enabled to least significant lane enabled QLM_SELECT must be zero before changing
          LANE_REV.

      - name: TX_MFRM_LEN
        bits: 3..2
        access: R/W/H
        reset: 0x0
        typical: 0x0
        description: |
          The quantity of data sent on each lane including one sync word, scrambler state,
          diagnostic word, zero or more skip words, and the data payload.
          0x0 = 2048 words.
          0x1 = 1024 words.
          0x2 = 512 words.
          0x3 = 128 words.

      - name: TX_DIS_DISPR
        bits: 1
        access: R/W
        reset: 0
        typical: 0
        description: Disparity disable.

      - name: TX_DIS_SCRAM
        bits: 0
        access: R/W
        reset: 0
        typical: 0
        description: Scrambler disable.


  - name: OCX_TLK(0..2)_STATUS
    title: OCX Transmit Link Status Registers
    address: 0x1180011010000 + a*0x2000
    bus: RSL
    fields:
      - name: --
        bits: 63..56
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: RPLY_FPTR
        bits: 55..48
        access: RO/H
        reset: 0xff
        typical: --
        description: Replay buffer last free pointer.

      - name: TX_SEQ
        bits: 47..40
        access: RO/H
        reset: 0xff
        typical: --
        description: Last block transmitted.

      - name: RX_SEQ
        bits: 39..32
        access: RO/H
        reset: 0xff
        typical: --
        description: Last block received.

      - name: --
        bits: 31..23
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: ACKCNT
        bits: 22..16
        access: RO/H
        reset: --
        typical: --
        description: Number of ACKs waiting to be transmitted.

      - name: --
        bits: 15..9
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: DROP
        bits: 8
        access: RO/H
        reset: --
        typical: --
        description: Link is dropping all requests.

      - name: SM
        bits: 7..2
        access: RO/H
        reset: --
        typical: --
        description: |
          Block state machine:
          Bit<2>: Req / Ack (Init or retry only).
          Bit<3>: Init.
          Bit<4>: Run.
          Bit<5>: Retry.
          Bit<6>: Replay.
          Bit<7>: Replay Pending.

      - name: CNT
        bits: 1..0
        access: RO/H
        reset: --
        typical: --
        description: Block subcount. Should always increment 0,1,2,3,0.. except during TX PHY stall.


  - name: OCX_TLK(0..2)_BIST_STATUS
    title: OCX Link REPLAY Memories and TX FIFOs BIST Status Register
    address: 0x1180011010008 + a*0x2000
    bus: RSL
    description: |
      Contains status from last memory BIST for all TX FIFO memories and REPLAY memories in this
      link. RX FIFO status can be found in OCX_COM_BIST_STATUS.
    fields:
      - name: --
        bits: 63..15
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: STATUS
        bits: 14..0
        access: RO/H
        reset: 0x1
        typical: --
        description: |
          <14:13> = REPLAY Memories BIST Status <1:0>.
          <12:0> = TX_FIFO[12:0] by Link VC number.


  - name: OCX_TLK(0..2)_ECC_CTL
    title: OCX Transmit Link ECC Control Registers
    address: 0x1180011010018 + a*0x2000
    bus: RSL
    attributes:
      uvm_default_constraint: "True"
    fields:
      - name: --
        bits: 63..38
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: RPLY1_FLIP
        bits: 37..36
        access: R/W
        reset: --
        typical: --
        description: Test pattern to cause ECC errors in RPLY1 RAM.

      - name: RPLY0_FLIP
        bits: 35..34
        access: R/W
        reset: --
        typical: --
        description: Test pattern to cause ECC errors in RPLY0 RAM.

      - name: FIFO_FLIP
        bits: 33..32
        access: R/W
        reset: --
        typical: --
        description: Test pattern to cause ECC errors in TX FIFO RAM.

      - name: --
        bits: 31..3
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: RPLY1_CDIS
        bits: 2
        access: R/W
        reset: 0
        typical: 0
        description: ECC correction disable for replay top memories.

      - name: RPLY0_CDIS
        bits: 1
        access: R/W
        reset: 0
        typical: 0
        description: ECC correction disable for replay bottom memories.

      - name: FIFO_CDIS
        bits: 0
        access: R/W
        reset: 0
        typical: 0
        description: ECC correction disable for TX FIFO memories.


  - name: OCX_TLK(0..2)_MCD_CTL
    title: OCX Transmit Link MCD Control Registers
    address: 0x1180011010020 + a*0x2000
    bus: RSL
    description: |
      This register controls which MCD bits are transported via the link. For proper operation
      only one link must be enabled in both directions between each pair of link partners.

      INTERNAL: If N chips are connected over OCX, N-1 links should have MCD enabled.
      A single "central" chip should connect all MCD buses and have a single MCD enabled link
      to each of the other chips.  No MCD enabled links should connect between chips that don't
      include the "central" chip.
    fields:
      - name: --
        bits: 63..3
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TX_ENB
        bits: 2..0
        access: R/W
        reset: --
        typical: --
        description: |
          Transmission enables for MCD bits <2:0>.


  - name: OCX_TLK(0..2)_LNK_DATA
    title: OCX Transmit Link Data Registers
    address: 0x1180011010028 + a*0x2000
    bus: RSL
    fields:
      - name: --
        bits: 63..60
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: DATA
        bits: 59..0
        access: R/W
        reset: 0x0
        typical: --
        description: |
          Writes to this register transfer the contents to the OCX_RLK(0..2)_LNK_DATA register on
          the receiving link.


  - name: OCX_TLK(0..2)_STAT_CTL
    title: OCX Transmit Link Statistics Control Registers
    address: 0x1180011010040 + a*0x2000
    bus: RSL
    fields:
      - name: --
        bits: 63..2
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: CLEAR
        bits: 1
        access: WO
        reset: 0
        typical: 0
        description: |
          Setting this bit clears all OCX_TLK(a)_STAT_*CNT, OCX_TLK(a)_STAT_*CMD,
          OCX_TLK(a)_STAT_*PKT and OCX_TLK(0..2)_STAT_*CON registers.

      - name: ENABLE
        bits: 0
        access: R/W
        reset: 1
        typical: --
        description: |
          This bit controls the capture of statistics to the OCX_TLK(a)_STAT_*CNT,
          OCX_TLK(a)_STAT_*CMD, OCX_TLK(a)_STAT_*PKT and OCX_TLK(a)_STAT_*CON registers. When set,
          traffic will increment the corresponding registers. When cleared, traffic will be ignored.


  - name: OCX_TLK(0..2)_STAT_MATCH(0..3)
    title: OCX Transmit Link Statistics Match Registers
    address: 0x1180011010080 + a*0x2000 + b*0x8
    bus: RSL
    fields:
      - name: --
        bits: 63..25
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: MASK
        bits: 24..16
        access: R/W
        reset: 0x0
        typical: --
        description: Setting these bits mask (really matches) the corresponding bit comparison for each packet.

      - name: --
        bits: 15..9
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: CMD
        bits: 8..4
        access: R/W
        reset: 0x0
        typical: --
        description: |
          These bits are compared against the command for each packet sent over the link. If both
          the unmasked VC and CMD bits match then OCX_TLK(0..2)_STAT_MAT(0..3)_CNT is incremented.

      - name: VC
        bits: 3..0
        access: R/W
        reset: 0x0
        typical: --
        description: |
          These bits are compared against the link VC number for each packet sent over the link. If
          both the unmasked VC and CMD bits match, then OCX_TLK(0..2)_STAT_MAT(0..3)_CNT is
          incremented.


  - name: OCX_TLK(0..2)_FIFO(0..13)_CNT
    title: OCX Transmit Link FIFO Count Registers
    address: 0x1180011010100 + a*0x2000 + b*0x8
    bus: RSL
    fields:
      - name: --
        bits: 63..16
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: COUNT
        bits: 15..0
        access: RO/H
        reset: --
        typical: --
        description: TX FIFO count of bus cycles to send.


  - name: OCX_TLK(0..2)_LNK_VC(0..13)_CNT
    title: OCX Transmit Link VC Credits Registers
    address: 0x1180011010200 + a*0x2000 + b*0x8
    bus: RSL
    fields:
      - name: --
        bits: 63..16
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: COUNT
        bits: 15..0
        access: RO/H
        reset: --
        typical: --
        description: Link VC credits available for use. VC13 always reads 1 since credits are not required.


  - name: OCX_TLK(0..2)_RTN_VC(0..13)_CNT
    title: OCX Transmit Link Return VC Credits Registers
    address: 0x1180011010300 + a*0x2000 + b*0x8
    bus: RSL
    fields:
      - name: --
        bits: 63..16
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: COUNT
        bits: 15..0
        access: RO/H
        reset: --
        typical: --
        description: Link VC credits to return. VC13 always reads 0 since credits are never returned.


  - name: OCX_TLK(0..2)_STAT_IDLE_CNT
    title: OCX Transmit Link Statistics Idle Count Registers
    address: 0x1180011010400 + a*0x2000
    bus: RSL
    fields:
      - name: COUNT
        bits: 63..0
        access: R/W
        reset: --
        typical: --
        description: |
          Number of idle blocks transferred over the OCI link while OCX_TLK(0..2)_STAT_CTL[ENABLE]
          has been set.


  - name: OCX_TLK(0..2)_STAT_DATA_CNT
    title: OCX Transmit Link Statistics Data Count Registers
    address: 0x1180011010408 + a*0x2000
    bus: RSL
    fields:
      - name: COUNT
        bits: 63..0
        access: R/W
        reset: --
        typical: --
        description: |
          Number of data blocks transferred over the OCI Link while OCX_TLK(0..2)_STAT_CTL[ENABLE]
          has been set.


  - name: OCX_TLK(0..2)_STAT_SYNC_CNT
    title: OCX Transmit Link Statistics Sync Count Registers
    address: 0x1180011010410 + a*0x2000
    bus: RSL
    fields:
      - name: COUNT
        bits: 63..0
        access: R/W
        reset: --
        typical: --
        description: |
          Number of sync (control) blocks transferred over the OCI link while
          OCX_TLK(0..2)_STAT_CTL[ENABLE] has been set.


  - name: OCX_TLK(0..2)_STAT_RETRY_CNT
    title: OCX Transmit Link Statistics Retry Count Registers
    address: 0x1180011010418 + a*0x2000
    bus: RSL
    fields:
      - name: COUNT
        bits: 63..0
        access: R/W
        reset: --
        typical: --
        description: Number of data blocks repeated over the OCI link while OCX_TLK(0..2)_STAT_CTL[ENABLE] has been set.


  - name: OCX_TLK(0..2)_STAT_ERR_CNT
    title: OCX Transmit Link Statistics Error Count Registers
    address: 0x1180011010420 + a*0x2000
    bus: RSL
    fields:
      - name: COUNT
        bits: 63..0
        access: R/W
        reset: --
        typical: --
        description: |
          Number of blocks received with an error over the OCI link while
          OCX_TLK(0..2)_STAT_CTL[ENABLE] has been set.


  - name: OCX_TLK(0..2)_STAT_MAT(0..3)_CNT
    title: OCX Transmit Link Statistics Match Count Registers
    address: 0x1180011010440 + a*0x2000 + b*0x8
    bus: RSL
    fields:
      - name: COUNT
        bits: 63..0
        access: R/W
        reset: --
        typical: --
        description: |
          Number of packets that have matched OCX_TLK(a)_STAT_MATCH0 and have been transferred over
          the OCI Link while OCX_TLK(0..2)_STAT_CTL[ENABLE] has been set.


  - name: OCX_TLK(0..2)_STAT_VC(0..5)_CMD
    title: OCX Transmit Link Statistics VC Commands Count Registers
    address: 0x1180011010480 + a*0x2000 + b*0x8
    bus: RSL
    fields:
      - name: COUNT
        bits: 63..0
        access: R/W
        reset: --
        typical: --
        description: |
          Number of commands on this VC that have been transfered over the OCI link while
          OCX_TLK(0..2)_STAT_CTL[ENABLE] has been set. For VCs 6 through 13 the number of commands
          is equal to the number of packets.


  - name: OCX_TLK(0..2)_STAT_VC(0..13)_PKT
    title: OCX Transmit Link Statistics VC Packet Count Registers
    address: 0x1180011010500 + a*0x2000 + b*0x8
    bus: RSL
    fields:
      - name: COUNT
        bits: 63..0
        access: R/W
        reset: --
        typical: --
        description: |
          Number of packets on this VC that have been transferred over the OCI link while
          OCX_TLK(0..2)_STAT_CTL[ENABLE] has been set.


  - name: OCX_TLK(0..2)_STAT_VC(0..13)_CON
    title: OCX Transmit Link Statistics VC Conflict Count Registers
    address: 0x1180011010580 + a*0x2000 + b*0x8
    bus: RSL
    fields:
      - name: COUNT
        bits: 63..0
        access: R/W
        reset: --
        typical: --
        description: |
          Number of conflicts on this VC while OCX_TLK(0..2)_STAT_CTL[ENABLE] has been set. A
          conflict is indicated when a VC has one or more packets to send and no link credits are
          available. VC13 does not require credits so no conflicts are ever indicated (i.e. reads
          0).


  - name: OCX_RLK(0..2)_ENABLES
    title: OCX Receive Link Enable Registers
    address: 0x1180011018000 + a*0x2000
    bus: RSL
    attributes:
      uvm_default_constraint: "True"
    fields:
      - name: --
        bits: 63..5
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: MCD
        bits: 4
        access: R/W
        reset: 0
        typical: 1
        description: |
          Master enable for all inbound MCD bits. This bit must be enabled by software. once any
          Authentik validation has occurred and before any MCD traffic is generated. MCD traffic is
          typically controlled by the OCX_TLK(0..2)_MCD_CTL register.

      - name: M_REQ
        bits: 3
        access: R/W/H
        reset: --
        typical: 1
        description: |
          Master enable for all inbound memory requests. This bit is typically set at reset but is
          cleared when operating in Authentik mode and must be enabled by software.

      - name: IO_REQ
        bits: 2
        access: R/W/H
        reset: --
        typical: 1
        description: |
          Master enable for all inbound I/O requests. This bit is typically set at reset but is
          cleared when operating in Authentik mode and must be enabled by software.

      - name: FWD
        bits: 1
        access: R/W/H
        reset: --
        typical: 1
        description: |
          Master enable for all inbound forward commands. This bit is typically set at reset but is
          cleared when operating in Authentik mode and must be enabled by software.

      - name: CO_PROC
        bits: 0
        access: R/W/H
        reset: --
        typical: 1
        description: |
          Master enable for all inbound coprocessor commands. This bit is typically set at reset but
          is cleared when operating in Authentik mode and must be enabled by software.


  - name: OCX_RLK(0..2)_ECC_CTL
    title: OCX Receive ECC Control Registers
    address: 0x1180011018018 + a*0x2000
    bus: RSL
    attributes:
      uvm_default_constraint: "True"
    fields:
      - name: --
        bits: 63..36
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: FIFO1_FLIP
        bits: 35..34
        access: R/W
        reset: 0x0
        typical: 0x0
        description: Test pattern to cause ECC errors in top RX FIFO syndromes.

      - name: FIFO0_FLIP
        bits: 33..32
        access: R/W
        reset: 0x0
        typical: 0x0
        description: Test pattern to cause ECC errors in bottom RX FIFO syndromes.

      - name: --
        bits: 31..2
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: FIFO1_CDIS
        bits: 1
        access: R/W
        reset: 0
        typical: 0
        description: ECC correction disable for top RX FIFO RAM.

      - name: FIFO0_CDIS
        bits: 0
        access: R/W
        reset: 0
        typical: 0
        description: ECC correction disable for bottom RX FIFO RAM.


  - name: OCX_RLK(0..2)_MCD_CTL
    title: OCX Receive MCD Control Registers
    address: 0x1180011018020 + a*0x2000
    bus: RSL
    description: |
      This debug register captures which new MCD bits have been received from the link partner. The
      MCD bits are received when the both the OCX_RLK(0..2)_ENABLES[MCD] bit is set and the MCD was
      not previously transmitted.
    attributes:
      uvm_default_constraint: "True"
    fields:
      - name: --
        bits: 63..3
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: CLR
        bits: 2..0
        access: R/W1C/H
        reset: --
        typical: --
        description: |
          Inbound MCD value being driven by link(0..2). Set by hardware receiving an MCD packet and
          cleared by this register.


  - name: OCX_RLK(0..2)_LNK_DATA
    title: OCX Receive Link Data Registers
    address: 0x1180011018028 + a*0x2000
    bus: RSL
    fields:
      - name: RCVD
        bits: 63
        access: RO/H
        reset: 0
        typical: --
        description: |
          Reads state of OCX_COM_LINK(0..2)_INT[LNK_DATA]; set by hardware when a link data block is
          received.

      - name: --
        bits: 62..60
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: DATA
        bits: 59..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Contents of this register are received from the OCX_TLK(0..2)_LNK_DATA register on the
          link partner. Each time a new value is received the RX_LDAT interrupt is generated.


  - name: OCX_RLK(0..2)_BLK_ERR
    title: OCX Receive Link Block Error Registers
    address: 0x1180011018050 + a*0x2000
    bus: RSL
    fields:
      - name: --
        bits: 63..32
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: LIMIT
        bits: 31..16
        access: R/W
        reset: all-ones
        typical: --
        description: |
          Number of blocks received with errors before the OCX_COM_LINK(0..2)_INT[BLK_ERR] interrupt
          is generated.

      - name: COUNT
        bits: 15..0
        access: R/W
        reset: --
        typical: --
        description: |
          Number of blocks received with one or more errors detected. Multiple errors may be
          detected as the link starts up.


  - name: OCX_RLK(0..2)_ALIGN
    title: OCX Receive Link Align Registers
    address: 0x1180011018060 + a*0x2000
    bus: RSL
    fields:
      - name: BAD_CNT
        bits: 63..32
        access: R/W/H
        reset: --
        typical: --
        description: |
          Number of alignment sequences received in error (i.e. those that violate the current
          alignment). Count saturates at max value.

      - name: GOOD_CNT
        bits: 31..0
        access: R/W/H
        reset: --
        typical: --
        description: |
          Number of alignment sequences received (i.e. those that do not violate the current
          alignment). Count saturates at max value.


  - name: OCX_RLK(0..2)_FIFO(0..13)_CNT
    title: OCX Receive Link FIFO Count Registers
    address: 0x1180011018100 + a*0x2000 + b*0x8
    bus: RSL
    fields:
      - name: --
        bits: 63..16
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: COUNT
        bits: 15..0
        access: RO/H
        reset: --
        typical: --
        description: |
          RX FIFO count of 64-bit words to send to core. VC13 traffic is used immediately so the
          FIFO count is always 0. (see OCX_RLK(0..2)_LNK_DATA).



