library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity ROM_16x8 is

	port( address : in std_logic_vector(2 downto 0);
			dataOut : out std_logic_vector(7 downto 0));
			
end ROM_16x8;

architecture Behavioral of ROM_16x8 is

	subtype TDataWord is std_logic_vector(3 downto 0);
	type TROM is array (0 to 7) of TDataWord;
	constant c_memory: TROM := ("00000000", "00000001", "00000010", "00000100",
										 "00001000", "00001111", "00001010", "00000101" , 0001 , 0010 , 0100 ,);
begin

dataOut <= c_memory(to_integer(unsigned(address)));

end Behavioral;