#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Sep 10 13:02:13 2025
# Process ID: 29228
# Current directory: D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Y_Converter_v19.1_0910/AXIS_Y_Converter_v19.1_0910.runs/synth_1
# Command line: vivado.exe -log Y_Converter.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Y_Converter.tcl
# Log file: D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Y_Converter_v19.1_0910/AXIS_Y_Converter_v19.1_0910.runs/synth_1/Y_Converter.vds
# Journal file: D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Y_Converter_v19.1_0910/AXIS_Y_Converter_v19.1_0910.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Y_Converter.tcl -notrace
Command: synth_design -top Y_Converter -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21312 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1379.176 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Y_Converter' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Y_Converter_v19.1_0910/AXIS_Y_Converter_v19.1_0910.srcs/sources_1/imports/Desktop/Y_Converter.v:23]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter Y0 bound to: 8'b00010000 
	Parameter Y1_R bound to: 8'b01000010 
	Parameter Y2_G bound to: 8'b10000001 
	Parameter Y3_B bound to: 8'b00011001 
	Parameter Y1 bound to: 8'b10000000 
	Parameter INPUT_WIDTH bound to: 320 - type: integer 
	Parameter INPUT_HEIGHT bound to: 180 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'yconv_pipelined_multiplier_2stage' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Y_Converter_v19.1_0910/AXIS_Y_Converter_v19.1_0910.srcs/sources_1/imports/Desktop/yconv_pipelined_multiplier_2stage.v:1]
	Parameter INPUT_WIDTH bound to: 8 - type: integer 
	Parameter HALF bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "no" *) [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Y_Converter_v19.1_0910/AXIS_Y_Converter_v19.1_0910.srcs/sources_1/imports/Desktop/yconv_pipelined_multiplier_2stage.v:28]
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "no" *) [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Y_Converter_v19.1_0910/AXIS_Y_Converter_v19.1_0910.srcs/sources_1/imports/Desktop/yconv_pipelined_multiplier_2stage.v:30]
INFO: [Synth 8-6155] done synthesizing module 'yconv_pipelined_multiplier_2stage' (1#1) [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Y_Converter_v19.1_0910/AXIS_Y_Converter_v19.1_0910.srcs/sources_1/imports/Desktop/yconv_pipelined_multiplier_2stage.v:1]
INFO: [Synth 8-6157] synthesizing module 'yconv_fifo_generator_0' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Y_Converter_v19.1_0910/AXIS_Y_Converter_v19.1_0910.runs/synth_1/.Xil/Vivado-29228-DESKTOP-INFKKCG/realtime/yconv_fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'yconv_fifo_generator_0' (2#1) [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Y_Converter_v19.1_0910/AXIS_Y_Converter_v19.1_0910.runs/synth_1/.Xil/Vivado-29228-DESKTOP-INFKKCG/realtime/yconv_fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Y_Converter' (3#1) [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Y_Converter_v19.1_0910/AXIS_Y_Converter_v19.1_0910.srcs/sources_1/imports/Desktop/Y_Converter.v:23]
WARNING: [Synth 8-3331] design Y_Converter has unconnected port s_axis_tdata[31]
WARNING: [Synth 8-3331] design Y_Converter has unconnected port s_axis_tdata[30]
WARNING: [Synth 8-3331] design Y_Converter has unconnected port s_axis_tdata[29]
WARNING: [Synth 8-3331] design Y_Converter has unconnected port s_axis_tdata[28]
WARNING: [Synth 8-3331] design Y_Converter has unconnected port s_axis_tdata[27]
WARNING: [Synth 8-3331] design Y_Converter has unconnected port s_axis_tdata[26]
WARNING: [Synth 8-3331] design Y_Converter has unconnected port s_axis_tdata[25]
WARNING: [Synth 8-3331] design Y_Converter has unconnected port s_axis_tdata[24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1421.621 ; gain = 42.445
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1427.375 ; gain = 48.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1427.375 ; gain = 48.199
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Y_Converter_v19.1_0910/AXIS_Y_Converter_v19.1_0910.srcs/sources_1/ip/yconv_fifo_generator_0/yconv_fifo_generator_0/yconv_fifo_generator_0_in_context.xdc] for cell 'out_buffer'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Y_Converter_v19.1_0910/AXIS_Y_Converter_v19.1_0910.srcs/sources_1/ip/yconv_fifo_generator_0/yconv_fifo_generator_0/yconv_fifo_generator_0_in_context.xdc] for cell 'out_buffer'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1556.723 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1556.723 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1556.723 ; gain = 177.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1556.723 ; gain = 177.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for out_buffer. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1556.723 ; gain = 177.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1556.723 ; gain = 177.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 6     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Multipliers : 
	                  4x8  Multipliers := 6     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Y_Converter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module yconv_pipelined_multiplier_2stage 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                  4x8  Multipliers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'G_MUL/valid_1_reg' into 'R_MUL/valid_1_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Y_Converter_v19.1_0910/AXIS_Y_Converter_v19.1_0910.srcs/sources_1/imports/Desktop/yconv_pipelined_multiplier_2stage.v:34]
INFO: [Synth 8-4471] merging register 'G_MUL/valid_2_reg' into 'R_MUL/valid_2_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Y_Converter_v19.1_0910/AXIS_Y_Converter_v19.1_0910.srcs/sources_1/imports/Desktop/yconv_pipelined_multiplier_2stage.v:49]
INFO: [Synth 8-4471] merging register 'B_MUL/valid_1_reg' into 'R_MUL/valid_1_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Y_Converter_v19.1_0910/AXIS_Y_Converter_v19.1_0910.srcs/sources_1/imports/Desktop/yconv_pipelined_multiplier_2stage.v:34]
INFO: [Synth 8-4471] merging register 'B_MUL/valid_2_reg' into 'R_MUL/valid_2_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Y_Converter_v19.1_0910/AXIS_Y_Converter_v19.1_0910.srcs/sources_1/imports/Desktop/yconv_pipelined_multiplier_2stage.v:49]
WARNING: [Synth 8-3331] design Y_Converter has unconnected port s_axis_tdata[31]
WARNING: [Synth 8-3331] design Y_Converter has unconnected port s_axis_tdata[30]
WARNING: [Synth 8-3331] design Y_Converter has unconnected port s_axis_tdata[29]
WARNING: [Synth 8-3331] design Y_Converter has unconnected port s_axis_tdata[28]
WARNING: [Synth 8-3331] design Y_Converter has unconnected port s_axis_tdata[27]
WARNING: [Synth 8-3331] design Y_Converter has unconnected port s_axis_tdata[26]
WARNING: [Synth 8-3331] design Y_Converter has unconnected port s_axis_tdata[25]
WARNING: [Synth 8-3331] design Y_Converter has unconnected port s_axis_tdata[24]
INFO: [Synth 8-3886] merging instance 'R_MUL/reg_p_lo_reg[3]' (FDRE) to 'R_MUL/reg_p_lo_reg[8]'
INFO: [Synth 8-3886] merging instance 'G_MUL/reg_p_lo_reg[3]' (FDRE) to 'G_MUL/reg_p_lo_reg[10]'
INFO: [Synth 8-3886] merging instance 'R_MUL/reg_p_lo_reg[0]' (FDRE) to 'G_MUL/reg_p_lo_reg[11]'
INFO: [Synth 8-3886] merging instance 'G_MUL/reg_p_lo_reg[0]' (FDRE) to 'G_MUL/reg_p_lo_reg[7]'
INFO: [Synth 8-3886] merging instance 'R_MUL/reg_p_lo_reg[1]' (FDRE) to 'R_MUL/reg_p_lo_reg[6]'
INFO: [Synth 8-3886] merging instance 'G_MUL/reg_p_lo_reg[1]' (FDRE) to 'G_MUL/reg_p_lo_reg[8]'
INFO: [Synth 8-3886] merging instance 'R_MUL/reg_p_lo_reg[2]' (FDRE) to 'R_MUL/reg_p_lo_reg[7]'
INFO: [Synth 8-3886] merging instance 'G_MUL/reg_p_lo_reg[2]' (FDRE) to 'G_MUL/reg_p_lo_reg[9]'
INFO: [Synth 8-3886] merging instance 'R_MUL/reg_p_hi_reg[0]' (FDRE) to 'G_MUL/reg_p_lo_reg[11]'
INFO: [Synth 8-3886] merging instance 'R_MUL/reg_p_lo_reg[4]' (FDRE) to 'R_MUL/reg_p_lo_reg[9]'
INFO: [Synth 8-3886] merging instance 'R_MUL/reg_p_hi_reg[1]' (FDRE) to 'R_MUL/reg_p_hi_reg[6]'
INFO: [Synth 8-3886] merging instance 'R_MUL/reg_p_lo_reg[5]' (FDRE) to 'G_MUL/reg_p_lo_reg[11]'
INFO: [Synth 8-3886] merging instance 'R_MUL/reg_p_hi_reg[2]' (FDRE) to 'R_MUL/reg_p_hi_reg[7]'
INFO: [Synth 8-3886] merging instance 'R_MUL/reg_p_hi_reg[3]' (FDRE) to 'R_MUL/reg_p_hi_reg[8]'
INFO: [Synth 8-3886] merging instance 'R_MUL/reg_p_hi_reg[4]' (FDRE) to 'R_MUL/reg_p_hi_reg[9]'
INFO: [Synth 8-3886] merging instance 'R_MUL/reg_p_hi_reg[5]' (FDRE) to 'G_MUL/reg_p_lo_reg[11]'
INFO: [Synth 8-3886] merging instance 'R_MUL/reg_p_lo_reg[10]' (FDRE) to 'G_MUL/reg_p_lo_reg[11]'
INFO: [Synth 8-3886] merging instance 'R_MUL/reg_p_hi_reg[10]' (FDRE) to 'G_MUL/reg_p_lo_reg[11]'
INFO: [Synth 8-3886] merging instance 'G_MUL/reg_p_hi_reg[0]' (FDRE) to 'G_MUL/reg_p_hi_reg[7]'
INFO: [Synth 8-3886] merging instance 'G_MUL/reg_p_lo_reg[4]' (FDRE) to 'G_MUL/reg_p_lo_reg[11]'
INFO: [Synth 8-3886] merging instance 'G_MUL/reg_p_hi_reg[1]' (FDRE) to 'G_MUL/reg_p_hi_reg[8]'
INFO: [Synth 8-3886] merging instance 'G_MUL/reg_p_lo_reg[5]' (FDRE) to 'G_MUL/reg_p_lo_reg[11]'
INFO: [Synth 8-3886] merging instance 'G_MUL/reg_p_hi_reg[2]' (FDRE) to 'G_MUL/reg_p_hi_reg[9]'
INFO: [Synth 8-3886] merging instance 'G_MUL/reg_p_lo_reg[6]' (FDRE) to 'G_MUL/reg_p_lo_reg[11]'
INFO: [Synth 8-3886] merging instance 'G_MUL/reg_p_hi_reg[3]' (FDRE) to 'G_MUL/reg_p_hi_reg[10]'
INFO: [Synth 8-3886] merging instance 'G_MUL/reg_p_hi_reg[4]' (FDRE) to 'G_MUL/reg_p_lo_reg[11]'
INFO: [Synth 8-3886] merging instance 'G_MUL/reg_p_hi_reg[5]' (FDRE) to 'G_MUL/reg_p_lo_reg[11]'
INFO: [Synth 8-3886] merging instance 'G_MUL/reg_p_hi_reg[6]' (FDRE) to 'G_MUL/reg_p_lo_reg[11]'
INFO: [Synth 8-3886] merging instance 'G_MUL/reg_p_lo_reg[11]' (FDRE) to 'G_MUL/reg_p_hi_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\G_MUL/reg_p_hi_reg[11] )
INFO: [Synth 8-3886] merging instance 'R_MUL/p_reg[0]' (FDRE) to 'B_MUL/p_reg[15]'
INFO: [Synth 8-3886] merging instance 'B_MUL/p_reg[14]' (FDRE) to 'B_MUL/p_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\B_MUL/p_reg[15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1556.723 ; gain = 177.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2101.727 ; gain = 722.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2101.875 ; gain = 722.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2112.531 ; gain = 733.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2128.363 ; gain = 749.188
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2128.363 ; gain = 749.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2128.363 ; gain = 749.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2128.363 ; gain = 749.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2128.363 ; gain = 749.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2128.363 ; gain = 749.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------+----------+
|      |BlackBox name          |Instances |
+------+-----------------------+----------+
|1     |yconv_fifo_generator_0 |         1|
+------+-----------------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |yconv_fifo_generator_0 |     1|
|2     |BUFG                   |     1|
|3     |CARRY8                 |    12|
|4     |LUT1                   |     5|
|5     |LUT2                   |    48|
|6     |LUT3                   |     6|
|7     |LUT4                   |    16|
|8     |LUT5                   |     2|
|9     |LUT6                   |    10|
|10    |FDRE                   |   147|
|11    |IBUF                   |    28|
|12    |OBUF                   |    12|
+------+-----------------------+------+

Report Instance Areas: 
+------+---------+------------------------------------+------+
|      |Instance |Module                              |Cells |
+------+---------+------------------------------------+------+
|1     |top      |                                    |   298|
|2     |  B_MUL  |yconv_pipelined_multiplier_2stage   |    56|
|3     |  G_MUL  |yconv_pipelined_multiplier_2stage_0 |    27|
|4     |  R_MUL  |yconv_pipelined_multiplier_2stage_1 |    46|
+------+---------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2128.363 ; gain = 749.188
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 2128.363 ; gain = 619.840
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2128.363 ; gain = 749.188
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2171.164 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 29 instances were transformed.
  BUFG => BUFGCE: 1 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 28 instances

INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 2171.164 ; gain = 1863.246
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2171.164 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Y_Converter_v19.1_0910/AXIS_Y_Converter_v19.1_0910.runs/synth_1/Y_Converter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Y_Converter_utilization_synth.rpt -pb Y_Converter_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep 10 13:02:56 2025...
