library IEEE;

use IEEE.STD_LOGIC_1164.ALL;

entity ShiftRegister is
    Port (  Sin : in  STD_LOGIC;
				EN : in  STD_LOGIC;
				Reset : in  STD_LOGIC;
				Clk : in  STD_LOGIC;
				DataOut : out  STD_LOGIC_VECTOR (10 downto 0));
end ShiftRegister;

architecture ShiftRegister_logic of ShiftRegister is

COMPONENT FFD
    PORT(D : IN std_logic;
        EN : IN std_logic;
        Clk : IN std_logic;
        Reset : IN std_logic;          
        Q : OUT std_logic );
END COMPONENT;

	signal nextD : std_logic_vector(10 downto 0);

begin 

UFFD0: FFD PORT MAP (
	CLK => CLK,
	EN => EN,
	RESET => '0',
	D => Sin,
	Q => nextD(0));
		
UFFD1: FFD PORT MAP (
	CLK => CLK,
	EN => EN,
	RESET => '0',
	D => nextD(0),
	Q => nextD(1));
	

UFFD2: FFD PORT MAP (
	CLK => CLK,
	EN => EN,
	RESET => '0',
	D => nextD(1),
	Q => nextD(2));
	
	
UFFD3: FFD PORT MAP (
	CLK => CLK,
	EN => EN,
	RESET => '0',
	D => nextD(2),
	Q => nextD(3));
	
UFFD4: FFD PORT MAP (
	CLK => CLK,
	EN => EN,
	RESET => '0',
	D => nextD(3),
	Q => nextD(4));
	

UFFD5: FFD PORT MAP (
	CLK => CLK,
	EN => EN,
	RESET => '0',
	D => nextD(4),
	Q => nextD(5));
	
UFFD6: FFD PORT MAP (
	CLK => CLK,
	EN => EN,
	RESET => '0',
	D => nextD(5),
	Q => nextD(6));

UFFD7: FFD PORT MAP (
	CLK => CLK,
	EN => EN,
	RESET => '0',
	D => nextD(6),
	Q => nextD(7));

UFFD8: FFD PORT MAP (
	CLK => CLK,
	EN => EN,
	RESET => '0',
	D => nextD(7),
	Q => nextD(8));
	
UFFD9: FFD PORT MAP (
	CLK => CLK,
	EN => EN,
	RESET => '0',
	D => nextD(8),
	Q => nextD(9));
	
UFFD10: FFD PORT MAP (
	CLK => CLK,
	EN => EN,
	RESET => '0',
	D => nextD(9),
	Q => nextD(10));
	
end ShiftRegister_logic;