// Seed: 1992130460
module module_0 (
    input  tri0 id_0,
    input  tri  id_1,
    input  wire id_2,
    input  wand id_3,
    output tri0 id_4,
    input  tri1 id_5,
    input  wand id_6,
    output tri0 id_7,
    input  tri  id_8
);
  rtran (1, id_2);
endmodule
module module_1 (
    input  wire id_0,
    input  wor  id_1,
    input  tri1 id_2,
    input  tri1 id_3,
    output tri  id_4,
    input  tri0 id_5
);
  wor id_7;
  assign id_7 = 1;
  assign id_7 = 1;
  module_0(
      id_3, id_5, id_5, id_2, id_4, id_0, id_1, id_4, id_2
  );
  always if (id_7 > id_0) id_7 = id_7;
  wire id_8;
endmodule
