# FSM_MOORE_verilog
Assignment #1

A recognizer has one input “X” and one output “Y”. At each clock cycle, the input “X” value is 
read. When a sequence of “101” is observed in the input sequence, the output, “Y”, will 
become 1, otherwise it will be 0. 
