{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1673209258358 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673209258359 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 08 21:20:58 2023 " "Processing started: Sun Jan 08 21:20:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673209258359 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1673209258359 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off sistem -c sistem " "Command: quartus_eda --read_settings_files=off --write_settings_files=off sistem -c sistem" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1673209258359 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sistem_6_1200mv_85c_slow.vho C:/Users/titit/Desktop/FPGA_PAC-MAN/Projekt/B21sistem_restored/simulation/modelsim/ simulation " "Generated file sistem_6_1200mv_85c_slow.vho in folder \"C:/Users/titit/Desktop/FPGA_PAC-MAN/Projekt/B21sistem_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1673209261196 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sistem_6_1200mv_0c_slow.vho C:/Users/titit/Desktop/FPGA_PAC-MAN/Projekt/B21sistem_restored/simulation/modelsim/ simulation " "Generated file sistem_6_1200mv_0c_slow.vho in folder \"C:/Users/titit/Desktop/FPGA_PAC-MAN/Projekt/B21sistem_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1673209262631 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sistem_min_1200mv_0c_fast.vho C:/Users/titit/Desktop/FPGA_PAC-MAN/Projekt/B21sistem_restored/simulation/modelsim/ simulation " "Generated file sistem_min_1200mv_0c_fast.vho in folder \"C:/Users/titit/Desktop/FPGA_PAC-MAN/Projekt/B21sistem_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1673209263851 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sistem.vho C:/Users/titit/Desktop/FPGA_PAC-MAN/Projekt/B21sistem_restored/simulation/modelsim/ simulation " "Generated file sistem.vho in folder \"C:/Users/titit/Desktop/FPGA_PAC-MAN/Projekt/B21sistem_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1673209265001 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sistem_6_1200mv_85c_vhd_slow.sdo C:/Users/titit/Desktop/FPGA_PAC-MAN/Projekt/B21sistem_restored/simulation/modelsim/ simulation " "Generated file sistem_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/titit/Desktop/FPGA_PAC-MAN/Projekt/B21sistem_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1673209265854 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sistem_6_1200mv_0c_vhd_slow.sdo C:/Users/titit/Desktop/FPGA_PAC-MAN/Projekt/B21sistem_restored/simulation/modelsim/ simulation " "Generated file sistem_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/titit/Desktop/FPGA_PAC-MAN/Projekt/B21sistem_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1673209266724 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sistem_min_1200mv_0c_vhd_fast.sdo C:/Users/titit/Desktop/FPGA_PAC-MAN/Projekt/B21sistem_restored/simulation/modelsim/ simulation " "Generated file sistem_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/titit/Desktop/FPGA_PAC-MAN/Projekt/B21sistem_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1673209267594 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sistem_vhd.sdo C:/Users/titit/Desktop/FPGA_PAC-MAN/Projekt/B21sistem_restored/simulation/modelsim/ simulation " "Generated file sistem_vhd.sdo in folder \"C:/Users/titit/Desktop/FPGA_PAC-MAN/Projekt/B21sistem_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1673209268630 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673209269574 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 08 21:21:09 2023 " "Processing ended: Sun Jan 08 21:21:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673209269574 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673209269574 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673209269574 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1673209269574 ""}
