{"vcs1":{"timestamp_begin":1711566541.124317890, "rt":0.49, "ut":0.20, "st":0.17}}
{"vcselab":{"timestamp_begin":1711566541.660613094, "rt":0.58, "ut":0.32, "st":0.18}}
{"link":{"timestamp_begin":1711566542.275711367, "rt":0.36, "ut":0.10, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1711566540.643317289}
{"VCS_COMP_START_TIME": 1711566540.643317289}
{"VCS_COMP_END_TIME": 1711566542.700538256}
{"VCS_USER_OPTIONS": "-q -nc-sverilog -sverilog buildMaster.sv library.sv"}
{"vcs1": {"peak_mem": 336992}}
{"stitch_vcselab": {"peak_mem": 222600}}
