T0_0: assume(= active_0_0_0 1)
T0_1: assert(= myVal_0_0_0 1)
T0_2: assert(= sendBuf_0_0_0 1)
T0_3: snd(1, 1)
T3_0: assume(= active_3_0_0 1)
T3_1: assert(= myVal_3_0_0 0)
T3_2: assert(= sendBuf_3_0_0 0)
T3_3: snd(4, 0)
T1_0: assume(= active_1_0_0 1)
T1_1: assert(= myVal_1_0_0 1)
T1_2: assert(= sendBuf_1_0_0 1)
T1_3: snd(2, 1)
T1_4: rcv(1, recvBuf_1_0_0)
T1_5: assume(/= tid_1 0)
T2_0: assume(= active_2_0_0 1)
T2_1: assert(= myVal_2_0_0 1)
T2_2: assert(= sendBuf_2_0_0 1)
T2_3: snd(3, 1)
T2_4: rcv(2, recvBuf_2_0_0)
T2_5: assume(/= tid_2 0)
T4_0: assume(= active_4_0_0 1)
T4_1: assert(= myVal_4_0_0 0)
T4_2: assert(= sendBuf_4_0_0 0)
T4_3: snd(5, 0)
T4_4: rcv(4, recvBuf_4_0_0)
T4_5: assume(/= tid_4 0)
T5_0: assume(= active_5_0_0 1)
T5_1: assert(= myVal_5_0_0 1)
T5_2: assert(= sendBuf_5_0_0 1)
T5_3: snd(0, 1)
T5_4: rcv(5, recvBuf_5_0_0)
T5_5: assume(/= tid_5 0)
T0_4: rcv(0, recvBuf_0_0_0)
T0_5: assume(= tid_0 0)
T0_6: assume(= active_0_0_1 1)
T0_7: assert(= sendBuf_0_0_1 1)
T0_8: snd(1, 1)
T1_6: rcv(1, recvBuf_1_0_1)
T1_7: assume(= active_1_0_1 1)
T1_8: assert(= sendBuf_1_0_1 (+ recvBuf_1_0_1 1))
T1_9: snd(2, 2)
T1_10: assume(/= tid_1 0)
T2_6: rcv(2, recvBuf_2_0_1)
T2_7: assume(= active_2_0_1 1)
T2_8: assert(= sendBuf_2_0_1 (+ recvBuf_2_0_1 1))
T2_9: snd(3, 3)
T2_10: assume(/= tid_2 0)
T3_4: rcv(3, recvBuf_3_0_0)
T3_5: assume(and (= myVal_3_0_0 0) (= recvBuf_3_0_0 1))
T3_6: assert(= active_3_0_1 0)
T3_7: assume(/= tid_3 0)
T3_8: rcv(3, recvBuf_3_0_1)
T3_9: assume(= active_3_0_1 0)
T3_10: assert(= sendBuf_3_0_1 recvBuf_3_0_1)
T3_11: snd(4, 3)
T3_12: assume(/= tid_3 0)
T4_6: rcv(4, recvBuf_4_0_1)
T4_7: assume(= active_4_0_1 1)
T4_8: assert(= sendBuf_4_0_1 (+ recvBuf_4_0_1 1))
T4_9: snd(5, 4)
T4_10: assume(/= tid_4 0)
T5_6: rcv(5, recvBuf_5_0_1)
T5_7: assume(= active_5_0_1 1)
T5_8: assert(= sendBuf_5_0_1 (+ recvBuf_5_0_1 1))
T5_9: snd(0, 5)
T5_10: assume(/= tid_5 0)
T0_9: rcv(0, recvBuf_0_0_1)
T0_10: assert(= count_0_0_0 recvBuf_0_0_1)
T0_11: assume(= tid_0 0)
T0_12: assume(/= count_0_0_0 1)
T0_13: assert(= sendBuf_0_0_2 0)
T0_14: snd(1, 0)
T1_11: rcv(1, recvBuf_1_0_2)
T1_12: assert(= sendBuf_1_0_2 recvBuf_1_0_2)
T1_13: snd(2, 0)
T1_14: assume(= active_1_1_0 1)
T1_15: assert(= myVal_1_1_0 1)
T1_16: assert(= sendBuf_1_1_0 1)
T1_17: snd(2, 1)
T2_11: rcv(2, recvBuf_2_0_2)
T2_12: assert(= sendBuf_2_0_2 recvBuf_2_0_2)
T2_13: snd(3, 0)
T2_14: assume(= active_2_1_0 1)
T2_15: assert(= myVal_2_1_0 0)
T2_16: assert(= sendBuf_2_1_0 0)
T2_17: snd(3, 0)
T2_18: rcv(2, recvBuf_2_1_0)
T2_19: assume(and (= myVal_2_1_0 0) (= recvBuf_2_1_0 1))
T2_20: assert(= active_2_1_1 0)
T3_13: rcv(3, recvBuf_3_0_2)
T3_14: assert(= sendBuf_3_0_2 recvBuf_3_0_2)
T3_15: snd(4, 0)
T3_16: assume(= active_3_1_0 0)
T3_17: rcv(3, recvBuf_3_1_1)
T3_18: assert(= sendBuf_3_1_0 recvBuf_3_1_1)
T3_19: snd(4, 0)
T3_20: assert(= active_3_1_0 active_3_1_1)
T3_21: assume(/= tid_3 0)
T4_11: rcv(4, recvBuf_4_0_2)
T4_12: assert(= sendBuf_4_0_2 recvBuf_4_0_2)
T4_13: snd(5, 0)
T4_14: assume(= active_4_1_0 1)
T4_15: assert(= myVal_4_1_0 1)
T4_16: assert(= sendBuf_4_1_0 1)
T4_17: snd(5, 1)
T4_18: rcv(4, recvBuf_4_1_0)
T4_19: assume(/= tid_4 0)
T5_11: rcv(5, recvBuf_5_0_2)
T5_12: assert(= sendBuf_5_0_2 recvBuf_5_0_2)
T5_13: snd(0, 0)
T5_14: assume(= active_5_1_0 1)
T5_15: assert(= myVal_5_1_0 0)
T5_16: assert(= sendBuf_5_1_0 0)
T5_17: snd(0, 0)
T5_18: rcv(5, recvBuf_5_1_0)
T5_19: assume(and (= myVal_5_1_0 0) (= recvBuf_5_1_0 1))
T5_20: assert(= active_5_1_1 0)
T0_15: rcv(0, recvBuf_0_0_2)
T0_16: assume(= active_0_1_0 1)
T0_17: assert(= myVal_0_1_0 0)
T0_18: assert(= sendBuf_0_1_0 0)
T0_19: snd(1, 0)
T0_20: rcv(0, recvBuf_0_1_0)
T0_21: assume(= tid_0 0)
T0_22: assume(= active_0_1_1 1)
T0_23: assert(= sendBuf_0_1_1 1)
T0_24: snd(1, 1)
T1_18: rcv(1, recvBuf_1_1_0)
T1_19: assume(/= tid_1 0)
T1_20: rcv(1, recvBuf_1_1_1)
T1_21: assume(= active_1_1_1 1)
T1_22: assert(= sendBuf_1_1_1 (+ recvBuf_1_1_1 1))
T1_23: snd(2, 2)
T1_24: assume(/= tid_1 0)
T2_21: assume(/= tid_2 0)
T2_22: rcv(2, recvBuf_2_1_1)
T2_23: assume(= active_2_1_1 0)
T2_24: assert(= sendBuf_2_1_1 recvBuf_2_1_1)
T2_25: snd(3, 2)
T2_26: assume(/= tid_2 0)
T3_22: rcv(3, recvBuf_3_1_1)
T3_23: assume(= active_3_1_1 0)
T3_24: assert(= sendBuf_3_1_1 recvBuf_3_1_1)
T3_25: snd(4, 2)
T3_26: assume(/= tid_3 0)
T5_21: assume(/= tid_5 0)
T4_20: rcv(4, recvBuf_4_1_1)
T4_21: assume(= active_4_1_1 1)
T4_22: assert(= sendBuf_4_1_1 (+ recvBuf_4_1_1 1))
T4_23: snd(5, 3)
T4_24: assume(/= tid_4 0)
T5_22: rcv(5, recvBuf_5_1_1)
T5_23: assume(= active_5_1_1 0)
T5_24: assert(= sendBuf_5_1_1 recvBuf_5_1_1)
T5_25: snd(0, 3)
T5_26: assume(/= tid_5 0)
T0_25: rcv(0, recvBuf_0_1_1)
T0_26: assert(= count_0_1_0 recvBuf_0_1_1)
T0_27: assume(= tid_0 0)
T0_28: assume(/= count_0_1_0 1)
T0_29: assert(= sendBuf_0_1_2 0)
T0_30: snd(1, 0)
T1_25: rcv(1, recvBuf_1_1_2)
T1_26: assert(= sendBuf_1_1_2 recvBuf_1_1_2)
T1_27: snd(2, 0)
T1_28: assume(= active_1_2_0 1)
T1_29: assert(= myVal_1_2_0 1)
T1_30: assert(= sendBuf_1_2_0 1)
T1_31: snd(2, 1)
T2_27: rcv(2, recvBuf_2_1_2)
T2_28: assert(= sendBuf_2_1_2 recvBuf_2_1_2)
T2_29: snd(3, 0)
T2_30: assume(= active_2_2_0 0)
T2_31: rcv(2, recvBuf_2_2_1)
T2_32: assert(= sendBuf_2_2_0 recvBuf_2_2_1)
T2_33: snd(3, 1)
T2_34: assert(= active_2_2_0 active_2_2_1)
T2_35: assume(/= tid_2 0)
T3_27: rcv(3, recvBuf_3_1_2)
T3_28: assert(= sendBuf_3_1_2 recvBuf_3_1_2)
T3_29: snd(4, 0)
T3_30: assume(= active_3_2_0 0)
T3_31: rcv(3, recvBuf_3_2_1)
T3_32: assert(= sendBuf_3_2_0 recvBuf_3_2_1)
T3_33: snd(4, 1)
T3_34: assert(= active_3_2_0 active_3_2_1)
T3_35: assume(/= tid_3 0)
T4_25: rcv(4, recvBuf_4_1_2)
T4_26: assert(= sendBuf_4_1_2 recvBuf_4_1_2)
T4_27: snd(5, 0)
T4_28: assume(= active_4_2_0 1)
T4_29: assert(= myVal_4_2_0 1)
T4_30: assert(= sendBuf_4_2_0 1)
T4_31: snd(5, 1)
T4_32: rcv(4, recvBuf_4_2_0)
T4_33: assume(/= tid_4 0)
T5_27: rcv(5, recvBuf_5_1_2)
T5_28: assert(= sendBuf_5_1_2 recvBuf_5_1_2)
T5_29: snd(0, 0)
T5_30: assume(= active_5_2_0 0)
T5_31: rcv(5, recvBuf_5_2_1)
T5_32: assert(= sendBuf_5_2_0 recvBuf_5_2_1)
T5_33: snd(0, 1)
T5_34: assert(= active_5_2_0 active_5_2_1)
T5_35: assume(/= tid_5 0)
T0_31: rcv(0, recvBuf_0_1_2)
T0_32: assume(= active_0_2_0 1)
T0_33: assert(= myVal_0_2_0 0)
T0_34: assert(= sendBuf_0_2_0 0)
T0_35: snd(1, 0)
T0_36: rcv(0, recvBuf_0_2_0)
T0_37: assume(and (= myVal_0_2_0 0) (= recvBuf_0_2_0 1))
T0_38: assert(= active_0_2_1 0)
T1_32: rcv(1, recvBuf_1_2_0)
T1_33: assume(/= tid_1 0)
T0_39: assume(= tid_0 0)
T0_40: assume(/= active_0_2_1 1)
T0_41: assert(= sendBuf_0_2_1 0)
T0_42: snd(1, 0)
T1_34: rcv(1, recvBuf_1_2_1)
T1_35: assume(= active_1_2_1 1)
T1_36: assert(= sendBuf_1_2_1 (+ recvBuf_1_2_1 1))
T1_37: snd(2, 1)
T1_38: assume(/= tid_1 0)
T2_36: rcv(2, recvBuf_2_2_1)
T2_37: assume(= active_2_2_1 0)
T2_38: assert(= sendBuf_2_2_1 recvBuf_2_2_1)
T2_39: snd(3, 1)
T2_40: assume(/= tid_2 0)
T3_36: rcv(3, recvBuf_3_2_1)
T3_37: assume(= active_3_2_1 0)
T3_38: assert(= sendBuf_3_2_1 recvBuf_3_2_1)
T3_39: snd(4, 1)
T3_40: assume(/= tid_3 0)
T4_34: rcv(4, recvBuf_4_2_1)
T4_35: assume(= active_4_2_1 1)
T4_36: assert(= sendBuf_4_2_1 (+ recvBuf_4_2_1 1))
T4_37: snd(5, 2)
T4_38: assume(/= tid_4 0)
T5_36: rcv(5, recvBuf_5_2_1)
T5_37: assume(= active_5_2_1 0)
T5_38: assert(= sendBuf_5_2_1 recvBuf_5_2_1)
T5_39: snd(0, 2)
T5_40: assume(/= tid_5 0)
T0_43: rcv(0, recvBuf_0_2_1)
T0_44: assert(= count_0_2_0 recvBuf_0_2_1)
T0_45: assume(= tid_0 0)
T0_46: assume(/= count_0_2_0 1)
T0_47: assert(= sendBuf_0_2_2 0)
T0_48: snd(1, 0)
T1_39: rcv(1, recvBuf_1_2_2)
T1_40: assert(= sendBuf_1_2_2 recvBuf_1_2_2)
T1_41: snd(2, 0)
T1_42: assume(= active_1_3_0 1)
T1_43: assert(= myVal_1_3_0 0)
T1_44: assert(= sendBuf_1_3_0 0)
T1_45: snd(2, 0)
T2_41: rcv(2, recvBuf_2_2_2)
T2_42: assert(= sendBuf_2_2_2 recvBuf_2_2_2)
T2_43: snd(3, 0)
T2_44: assume(= active_2_3_0 0)
T2_45: rcv(2, recvBuf_2_3_1)
T2_46: assert(= sendBuf_2_3_0 recvBuf_2_3_1)
T2_47: snd(3, 0)
T2_48: assert(= active_2_3_0 active_2_3_1)
T2_49: assume(/= tid_2 0)
T3_41: rcv(3, recvBuf_3_2_2)
T3_42: assert(= sendBuf_3_2_2 recvBuf_3_2_2)
T3_43: snd(4, 0)
T3_44: assume(= active_3_3_0 0)
T3_45: rcv(3, recvBuf_3_3_1)
T3_46: assert(= sendBuf_3_3_0 recvBuf_3_3_1)
T3_47: snd(4, 0)
T3_48: assert(= active_3_3_0 active_3_3_1)
T3_49: assume(/= tid_3 0)
T4_39: rcv(4, recvBuf_4_2_2)
T4_40: assert(= sendBuf_4_2_2 recvBuf_4_2_2)
T4_41: snd(5, 0)
T4_42: assume(= active_4_3_0 1)
T4_43: assert(= myVal_4_3_0 0)
T4_44: assert(= sendBuf_4_3_0 0)
T4_45: snd(5, 0)
T4_46: rcv(4, recvBuf_4_3_0)
T4_47: assume(/= tid_4 0)
T5_41: rcv(5, recvBuf_5_2_2)
T5_42: assert(= sendBuf_5_2_2 recvBuf_5_2_2)
T5_43: snd(0, 0)
T5_44: assume(= active_5_3_0 0)
T5_45: rcv(5, recvBuf_5_3_1)
T5_46: assert(= sendBuf_5_3_0 recvBuf_5_3_1)
T5_47: snd(0, 0)
T5_48: assert(= active_5_3_0 active_5_3_1)
T5_49: assume(/= tid_5 0)
T0_49: rcv(0, recvBuf_0_2_2)
T0_50: assume(= active_0_3_0 0)
T0_51: rcv(0, recvBuf_0_3_1)
T0_52: assert(= sendBuf_0_3_0 recvBuf_0_3_1)
T0_53: snd(1, 0)
T0_54: assert(= active_0_3_0 active_0_3_1)
T0_55: assume(= tid_0 0)
T0_56: assume(/= active_0_3_1 1)
T0_57: assert(= sendBuf_0_3_1 0)
T0_58: snd(1, 0)
T1_46: rcv(1, recvBuf_1_3_0)
T1_47: assume(/= tid_1 0)
T1_48: rcv(1, recvBuf_1_3_1)
T1_49: assume(= active_1_3_1 1)
T1_50: assert(= sendBuf_1_3_1 (+ recvBuf_1_3_1 1))
T1_51: snd(2, 1)
T1_52: assume(/= tid_1 0)
T2_50: rcv(2, recvBuf_2_3_1)
T2_51: assume(= active_2_3_1 0)
T2_52: assert(= sendBuf_2_3_1 recvBuf_2_3_1)
T2_53: snd(3, 1)
T2_54: assume(/= tid_2 0)
T3_50: rcv(3, recvBuf_3_3_1)
T3_51: assume(= active_3_3_1 0)
T3_52: assert(= sendBuf_3_3_1 recvBuf_3_3_1)
T3_53: snd(4, 1)
T3_54: assume(/= tid_3 0)
T4_48: rcv(4, recvBuf_4_3_1)
T4_49: assume(= active_4_3_1 1)
T4_50: assert(= sendBuf_4_3_1 (+ recvBuf_4_3_1 1))
T4_51: snd(5, 2)
T4_52: assume(/= tid_4 0)
T5_50: rcv(5, recvBuf_5_3_1)
T5_51: assume(= active_5_3_1 0)
T5_52: assert(= sendBuf_5_3_1 recvBuf_5_3_1)
T5_53: snd(0, 2)
T5_54: assume(/= tid_5 0)
T0_59: rcv(0, recvBuf_0_3_1)
T0_60: assert(= count_0_3_0 recvBuf_0_3_1)
T0_61: assume(= tid_0 0)
T0_62: assume(/= count_0_3_0 1)
T0_63: assert(= sendBuf_0_3_2 0)
T0_64: snd(1, 0)
T1_53: rcv(1, recvBuf_1_3_2)
T1_54: assert(= sendBuf_1_3_2 recvBuf_1_3_2)
T1_55: snd(2, 0)
T1_56: assume(= active_1_4_0 1)
T1_57: assert(= myVal_1_4_0 0)
T1_58: assert(= sendBuf_1_4_0 0)
T1_59: snd(2, 0)
T2_55: rcv(2, recvBuf_2_3_2)
T2_56: assert(= sendBuf_2_3_2 recvBuf_2_3_2)
T2_57: snd(3, 0)
T2_58: assume(= active_2_4_0 0)
T2_59: rcv(2, recvBuf_2_4_1)
T2_60: assert(= sendBuf_2_4_0 recvBuf_2_4_1)
T2_61: snd(3, 0)
T2_62: assert(= active_2_4_0 active_2_4_1)
T2_63: assume(/= tid_2 0)
T3_55: rcv(3, recvBuf_3_3_2)
T3_56: assert(= sendBuf_3_3_2 recvBuf_3_3_2)
T3_57: snd(4, 0)
T3_58: assume(= active_3_4_0 0)
T3_59: rcv(3, recvBuf_3_4_1)
T3_60: assert(= sendBuf_3_4_0 recvBuf_3_4_1)
T3_61: snd(4, 0)
T3_62: assert(= active_3_4_0 active_3_4_1)
T3_63: assume(/= tid_3 0)
T4_53: rcv(4, recvBuf_4_3_2)
T4_54: assert(= sendBuf_4_3_2 recvBuf_4_3_2)
T4_55: snd(5, 0)
T4_56: assume(= active_4_4_0 1)
T4_57: assert(= myVal_4_4_0 0)
T4_58: assert(= sendBuf_4_4_0 0)
T4_59: snd(5, 0)
T4_60: rcv(4, recvBuf_4_4_0)
T4_61: assume(/= tid_4 0)
T5_55: rcv(5, recvBuf_5_3_2)
T5_56: assert(= sendBuf_5_3_2 recvBuf_5_3_2)
T5_57: snd(0, 0)
T5_58: assume(= active_5_4_0 0)
T5_59: rcv(5, recvBuf_5_4_1)
T5_60: assert(= sendBuf_5_4_0 recvBuf_5_4_1)
T5_61: snd(0, 0)
T5_62: assert(= active_5_4_0 active_5_4_1)
T5_63: assume(/= tid_5 0)
T0_65: rcv(0, recvBuf_0_3_2)
T0_66: assume(= active_0_4_0 0)
T0_67: rcv(0, recvBuf_0_4_1)
T0_68: assert(= sendBuf_0_4_0 recvBuf_0_4_1)
T0_69: snd(1, 0)
T0_70: assert(= active_0_4_0 active_0_4_1)
T0_71: assume(= tid_0 0)
T0_72: assume(/= active_0_4_1 1)
T0_73: assert(= sendBuf_0_4_1 0)
T0_74: snd(1, 0)
T1_60: rcv(1, recvBuf_1_4_0)
T1_61: assume(/= tid_1 0)
T1_62: rcv(1, recvBuf_1_4_1)
T1_63: assume(= active_1_4_1 1)
T1_64: assert(= sendBuf_1_4_1 (+ recvBuf_1_4_1 1))
T1_65: snd(2, 1)
T1_66: assume(/= tid_1 0)
T2_64: rcv(2, recvBuf_2_4_1)
T2_65: assume(= active_2_4_1 0)
T2_66: assert(= sendBuf_2_4_1 recvBuf_2_4_1)
T2_67: snd(3, 1)
T2_68: assume(/= tid_2 0)
T3_64: rcv(3, recvBuf_3_4_1)
T3_65: assume(= active_3_4_1 0)
T3_66: assert(= sendBuf_3_4_1 recvBuf_3_4_1)
T3_67: snd(4, 1)
T3_68: assume(/= tid_3 0)
T4_62: rcv(4, recvBuf_4_4_1)
T4_63: assume(= active_4_4_1 1)
T4_64: assert(= sendBuf_4_4_1 (+ recvBuf_4_4_1 1))
T4_65: snd(5, 2)
T4_66: assume(/= tid_4 0)
T5_64: rcv(5, recvBuf_5_4_1)
T5_65: assume(= active_5_4_1 0)
T5_66: assert(= sendBuf_5_4_1 recvBuf_5_4_1)
T5_67: snd(0, 2)
T5_68: assume(/= tid_5 0)
T0_75: rcv(0, recvBuf_0_4_1)
T0_76: assert(= count_0_4_0 recvBuf_0_4_1)
T0_77: assume(= tid_0 0)
T0_78: assume(/= count_0_4_0 1)
T0_79: assert(= sendBuf_0_4_2 0)
T0_80: snd(1, 0)
T1_67: rcv(1, recvBuf_1_4_2)
T1_68: assert(= sendBuf_1_4_2 recvBuf_1_4_2)
T1_69: snd(2, 0)
T1_70: assume(= active_1_5_0 1)
T1_71: assert(= myVal_1_5_0 1)
T1_72: assert(= sendBuf_1_5_0 1)
T1_73: snd(2, 1)
T2_69: rcv(2, recvBuf_2_4_2)
T2_70: assert(= sendBuf_2_4_2 recvBuf_2_4_2)
T2_71: snd(3, 0)
T2_72: assume(= active_2_5_0 0)
T2_73: rcv(2, recvBuf_2_5_1)
T2_74: assert(= sendBuf_2_5_0 recvBuf_2_5_1)
T2_75: snd(3, 1)
T2_76: assert(= active_2_5_0 active_2_5_1)
T2_77: assume(/= tid_2 0)
T3_69: rcv(3, recvBuf_3_4_2)
T3_70: assert(= sendBuf_3_4_2 recvBuf_3_4_2)
T3_71: snd(4, 0)
T3_72: assume(= active_3_5_0 0)
T3_73: rcv(3, recvBuf_3_5_1)
T3_74: assert(= sendBuf_3_5_0 recvBuf_3_5_1)
T3_75: snd(4, 1)
T3_76: assert(= active_3_5_0 active_3_5_1)
T3_77: assume(/= tid_3 0)
T4_67: rcv(4, recvBuf_4_4_2)
T4_68: assert(= sendBuf_4_4_2 recvBuf_4_4_2)
T4_69: snd(5, 0)
T4_70: assume(= active_4_5_0 1)
T4_71: assert(= myVal_4_5_0 0)
T4_72: assert(= sendBuf_4_5_0 0)
T4_73: snd(5, 0)
T4_74: rcv(4, recvBuf_4_5_0)
T4_75: assume(and (= myVal_4_5_0 0) (= recvBuf_4_5_0 1))
T4_76: assert(= active_4_5_1 0)
T5_69: rcv(5, recvBuf_5_4_2)
T5_70: assert(= sendBuf_5_4_2 recvBuf_5_4_2)
T5_71: snd(0, 0)
T5_72: assume(= active_5_5_0 0)
T5_73: rcv(5, recvBuf_5_5_1)
T5_74: assert(= sendBuf_5_5_0 recvBuf_5_5_1)
T5_75: snd(0, 0)
T5_76: assert(= active_5_5_0 active_5_5_1)
T5_77: assume(/= tid_5 0)
T0_81: rcv(0, recvBuf_0_4_2)
T0_82: assume(= active_0_5_0 0)
T0_83: rcv(0, recvBuf_0_5_1)
T0_84: assert(= sendBuf_0_5_0 recvBuf_0_5_1)
T0_85: snd(1, 0)
T0_86: assert(= active_0_5_0 active_0_5_1)
T0_87: assume(= tid_0 0)
T0_88: assume(/= active_0_5_1 1)
T0_89: assert(= sendBuf_0_5_1 0)
T0_90: snd(1, 0)
T1_74: rcv(1, recvBuf_1_5_0)
T1_75: assume(/= tid_1 0)
T1_76: rcv(1, recvBuf_1_5_1)
T1_77: assume(= active_1_5_1 1)
T1_78: assert(= sendBuf_1_5_1 (+ recvBuf_1_5_1 1))
T1_79: snd(2, 1)
T1_80: assume(/= tid_1 0)
T4_77: assume(/= tid_4 0)
T2_78: rcv(2, recvBuf_2_5_1)
T2_79: assume(= active_2_5_1 0)
T2_80: assert(= sendBuf_2_5_1 recvBuf_2_5_1)
T2_81: snd(3, 1)
T2_82: assume(/= tid_2 0)
T3_78: rcv(3, recvBuf_3_5_1)
T3_79: assume(= active_3_5_1 0)
T3_80: assert(= sendBuf_3_5_1 recvBuf_3_5_1)
T3_81: snd(4, 1)
T3_82: assume(/= tid_3 0)
T4_78: rcv(4, recvBuf_4_5_1)
T4_79: assume(= active_4_5_1 0)
T4_80: assert(= sendBuf_4_5_1 recvBuf_4_5_1)
T4_81: snd(5, 1)
T4_82: assume(/= tid_4 0)
T5_78: rcv(5, recvBuf_5_5_1)
T5_79: assume(= active_5_5_1 0)
T5_80: assert(= sendBuf_5_5_1 recvBuf_5_5_1)
T5_81: snd(0, 1)
T5_82: assume(/= tid_5 0)
T0_91: rcv(0, recvBuf_0_5_1)
T0_92: assert(= count_0_5_0 recvBuf_0_5_1)
T0_93: assume(= tid_0 0)
T0_94: assume(= count_0_5_0 1)
T0_95: assert(= sendBuf_0_5_2 1)
T0_96: snd(1, 1)
T1_81: rcv(1, recvBuf_1_5_2)
T1_82: assert(= sendBuf_1_5_2 recvBuf_1_5_2)
T1_83: snd(2, 1)
T1_84: assume(= recvBuf_1_5_2 1)
T1_85: assume(= active_1_5_1 1)
T1_86: assert(= sendBuf_1_5_3 tid_1)
T1_87: snd(2, 1)
T2_83: rcv(2, recvBuf_2_5_2)
T2_84: assert(= sendBuf_2_5_2 recvBuf_2_5_2)
T2_85: snd(3, 1)
T2_86: assume(= recvBuf_2_5_2 1)
T2_87: rcv(2, recvBuf_2_5_3)
T2_88: assert(= sendBuf_2_5_3 recvBuf_2_5_3)
T2_89: snd(3, 1)
T2_90: assert(= the_leader[tid_2]_2_5 recvBuf_2_5_3)
T3_83: rcv(3, recvBuf_3_5_2)
T3_84: assert(= sendBuf_3_5_2 recvBuf_3_5_2)
T3_85: snd(4, 1)
T3_86: assume(= recvBuf_3_5_2 1)
T3_87: rcv(3, recvBuf_3_5_3)
T3_88: assert(= sendBuf_3_5_3 recvBuf_3_5_3)
T3_89: snd(4, 1)
T3_90: assert(= the_leader[tid_3]_3_5 recvBuf_3_5_3)
T4_83: rcv(4, recvBuf_4_5_2)
T4_84: assert(= sendBuf_4_5_2 recvBuf_4_5_2)
T4_85: snd(5, 1)
T4_86: assume(= recvBuf_4_5_2 1)
T4_87: rcv(4, recvBuf_4_5_3)
T4_88: assert(= sendBuf_4_5_3 recvBuf_4_5_3)
T4_89: snd(5, 1)
T4_90: assert(= the_leader[tid_4]_4_5 recvBuf_4_5_3)
T5_83: rcv(5, recvBuf_5_5_2)
T5_84: assert(= sendBuf_5_5_2 recvBuf_5_5_2)
T5_85: snd(0, 1)
T5_86: assume(= recvBuf_5_5_2 1)
T5_87: rcv(5, recvBuf_5_5_3)
T5_88: assert(= sendBuf_5_5_3 recvBuf_5_5_3)
T5_89: snd(0, 1)
T5_90: assert(= the_leader[tid_5]_5_5 recvBuf_5_5_3)
T0_97: rcv(0, recvBuf_0_5_2)
T0_98: assume(= count_0_5_0 1)
T0_99: assume(/= active_0_5_1 1)
T0_100: rcv(0, recvBuf_0_5_2)
T0_101: assert(= sendBuf_0_5_3 recvBuf_0_5_2)
T0_102: snd(1, 1)
T0_103: assert(= the_leader[tid_0]_0_5 recvBuf_0_5_2)
T1_88: rcv(1, recvBuf_1_5_3)
T1_89: assert(= the_leader[tid_1]_1_5 tid_1)
