$date
	Sun Oct 23 04:02:36 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#112577
b1100 !
1"
#112578
b1100 &
b1100 %
1$
#112579
0"
#112582
b110 &
b110 %
#112586
b11 &
b11 %
#112590
b1010 &
b1010 %
#112594
b101 &
b101 %
#112598
b10000 &
b10000 %
#112602
b1000 &
b1000 %
#112606
b100 &
b100 %
#112610
b10 &
b10 %
#112614
b1 &
1#
b1 %
#112618
b0 &
b0 %
0#
0$
#1130839
b110 !
1"
#1130842
b110 &
b110 %
1$
#1130843
0"
#1130846
b11 &
b11 %
#1130850
b1010 &
b1010 %
#1130854
b101 &
b101 %
#1130858
b10000 &
b10000 %
#1130862
b1000 &
b1000 %
#1130866
b100 &
b100 %
#1130870
b10 &
b10 %
#1130874
b1 &
b1 %
1#
#1130878
b0 &
0#
b0 %
0$
#2156347
b10000 !
1"
#2156350
b10000 &
b10000 %
1$
#2156351
0"
#2156354
b1000 &
b1000 %
#2156358
b100 &
b100 %
#2156362
b10 &
b10 %
#2156366
b1 &
1#
b1 %
#2156370
b0 &
b0 %
0#
0$
#4500012
