#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Sat Dec 30 19:25:02 2017
# Process ID: 21540
# Current directory: D:/~RayCiel/Study/Computer Architecture/CPUtask/src
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1380 D:\~RayCiel\Study\Computer Architecture\CPUtask\src\CPU.xpr
# Log file: D:/~RayCiel/Study/Computer Architecture/CPUtask/src/vivado.log
# Journal file: D:/~RayCiel/Study/Computer Architecture/CPUtask/src\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 764.527 ; gain = 75.738
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-3.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori1.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-2.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-1.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-3.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori1.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-2.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-1.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj openmips_min_sopc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ex.v:93]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
ERROR: [VRFC 10-91] stall is not declared [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ex_mem.v:28]
ERROR: [VRFC 10-91] stall is not declared [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ex_mem.v:31]
ERROR: [VRFC 10-1040] module ex_mem ignored due to previous errors [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ex_mem.v:4]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-3.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori1.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-2.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-1.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-3.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori1.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-2.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-1.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj openmips_min_sopc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ex.v:93]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
ERROR: [VRFC 10-91] stall is not declared [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ex_mem.v:28]
ERROR: [VRFC 10-91] stall is not declared [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ex_mem.v:31]
ERROR: [VRFC 10-1040] module ex_mem ignored due to previous errors [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ex_mem.v:4]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-3.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori1.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-2.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-1.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-3.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori1.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-2.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-1.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj openmips_min_sopc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ex.v:93]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips_min_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips_min_sopc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto dc902adce7594e52977887b6f93ddf80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port stall on this module [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips.v:94]
ERROR: [VRFC 10-2063] Module <id> not found while processing module instance <id0> [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips.v:102]
ERROR: [VRFC 10-2063] Module <regfile> not found while processing module instance <regfile1> [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips.v:149]
ERROR: [VRFC 10-2063] Module <id_ex> not found while processing module instance <id_ex0> [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips.v:164]
ERROR: [VRFC 10-2063] Module <ex> not found while processing module instance <ex0> [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips.v:195]
ERROR: [VRFC 10-2063] Module <ex_mem> not found while processing module instance <ex_mem0> [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips.v:216]
ERROR: [VRFC 10-2063] Module <mem> not found while processing module instance <mem0> [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips.v:237]
ERROR: [VRFC 10-2063] Module <mem_wb> not found while processing module instance <mem_wb0> [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips.v:252]
ERROR: [VRFC 10-2063] Module <inst_rom> not found while processing module instance <inst_rom0> [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips_min_sopc.v:28]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-3.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori1.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-2.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-1.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-3.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori1.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-2.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-1.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj openmips_min_sopc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ex.v:93]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips_min_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips_min_sopc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto dc902adce7594e52977887b6f93ddf80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port stall on this module [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips.v:94]
ERROR: [VRFC 10-2063] Module <id> not found while processing module instance <id0> [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips.v:102]
ERROR: [VRFC 10-2063] Module <regfile> not found while processing module instance <regfile1> [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips.v:149]
ERROR: [VRFC 10-2063] Module <id_ex> not found while processing module instance <id_ex0> [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips.v:164]
ERROR: [VRFC 10-2063] Module <ex> not found while processing module instance <ex0> [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips.v:195]
ERROR: [VRFC 10-2063] Module <ex_mem> not found while processing module instance <ex_mem0> [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips.v:216]
ERROR: [VRFC 10-2063] Module <mem> not found while processing module instance <mem0> [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips.v:237]
ERROR: [VRFC 10-2063] Module <mem_wb> not found while processing module instance <mem_wb0> [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips.v:252]
ERROR: [VRFC 10-2063] Module <inst_rom> not found while processing module instance <inst_rom0> [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips_min_sopc.v:28]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ctrl.v} w ]
add_files -fileset sim_1 {{D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ctrl.v}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-3.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori1.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-2.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-1.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-3.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori1.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-2.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-1.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj openmips_min_sopc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ex.v:93]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips_min_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips_min_sopc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto dc902adce7594e52977887b6f93ddf80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port stall on this module [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips.v:94]
ERROR: [VRFC 10-2063] Module <id> not found while processing module instance <id0> [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips.v:102]
ERROR: [VRFC 10-2063] Module <regfile> not found while processing module instance <regfile1> [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips.v:149]
ERROR: [VRFC 10-2063] Module <id_ex> not found while processing module instance <id_ex0> [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips.v:164]
ERROR: [VRFC 10-2063] Module <ex> not found while processing module instance <ex0> [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips.v:195]
ERROR: [VRFC 10-2063] Module <ex_mem> not found while processing module instance <ex_mem0> [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips.v:216]
ERROR: [VRFC 10-2063] Module <mem> not found while processing module instance <mem0> [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips.v:237]
ERROR: [VRFC 10-2063] Module <mem_wb> not found while processing module instance <mem_wb0> [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips.v:252]
ERROR: [VRFC 10-2063] Module <ctrl> not found while processing module instance <ctrl0> [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips.v:268]
ERROR: [VRFC 10-2063] Module <inst_rom> not found while processing module instance <inst_rom0> [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips_min_sopc.v:28]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-3.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori1.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-2.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-1.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-3.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori1.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-2.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-1.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj openmips_min_sopc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ex.v:93]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips_min_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips_min_sopc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto dc902adce7594e52977887b6f93ddf80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.openmips
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.openmips_min_sopc
Compiling module xil_defaultlib.openmips_min_sopc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot openmips_min_sopc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "openmips_min_sopc_tb_behav -key {Behavioral:sim_1:Functional:openmips_min_sopc_tb} -tclbatch {openmips_min_sopc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
source openmips_min_sopc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'openmips_min_sopc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 827.719 ; gain = 8.160
open_wave_config {D:/~RayCiel/Study/Computer Architecture/CPUtask/src/openmips_min_sopc_tb_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-3.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori1.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-2.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-1.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-3.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori1.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-2.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-1.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj openmips_min_sopc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ex.v:93]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips_min_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips_min_sopc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto dc902adce7594e52977887b6f93ddf80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.openmips
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.openmips_min_sopc
Compiling module xil_defaultlib.openmips_min_sopc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot openmips_min_sopc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 889.273 ; gain = 59.129
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-3.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori1.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-2.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-1.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-3.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori1.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-2.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-1.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj openmips_min_sopc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ex.v:93]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips_min_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips_min_sopc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto dc902adce7594e52977887b6f93ddf80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.openmips
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.openmips_min_sopc
Compiling module xil_defaultlib.openmips_min_sopc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot openmips_min_sopc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 894.250 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-3.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori1.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-2.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-1.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-3.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori1.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-2.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-1.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj openmips_min_sopc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ex.v:93]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips_min_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips_min_sopc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto dc902adce7594e52977887b6f93ddf80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.openmips
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.openmips_min_sopc
Compiling module xil_defaultlib.openmips_min_sopc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot openmips_min_sopc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 894.250 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-3.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori1.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-2.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-1.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-3.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori1.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-2.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-1.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj openmips_min_sopc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ex.v:93]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips_min_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips_min_sopc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto dc902adce7594e52977887b6f93ddf80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.openmips
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.openmips_min_sopc
Compiling module xil_defaultlib.openmips_min_sopc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot openmips_min_sopc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
newCLK
newCLK
newCLK
newCLK
newCLK
newCLK
newCLK
newCLK
newCLK
newCLK
newCLK
[Clock]:          0
newCLK
[Clock]:          1
newCLK
[Clock]:          2
newCLK
[Clock]:          3
newCLK
[Clock]:          4
newCLK
[Clock]:          5
newCLK
[Clock]:          6
newCLK
[Clock]:          7
newCLK
[Clock]:          8
newCLK
[Clock]:          9
newCLK
[Clock]:         10
newCLK
[Clock]:         11
newCLK
[Clock]:         12
newCLK
[Clock]:         13
newCLK
[Clock]:         14
newCLK
[Clock]:         15
newCLK
[Clock]:         16
newCLK
[Clock]:         17
newCLK
[Clock]:         18
newCLK
[Clock]:         19
newCLK
[Clock]:         20
newCLK
[Clock]:         21
newCLK
[Clock]:         22
newCLK
[Clock]:         23
newCLK
[Clock]:         24
newCLK
[Clock]:         25
newCLK
[Clock]:         26
newCLK
[Clock]:         27
newCLK
[Clock]:         28
newCLK
[Clock]:         29
newCLK
[Clock]:         30
newCLK
[Clock]:         31
newCLK
[Clock]:         32
newCLK
[Clock]:         33
newCLK
[Clock]:         34
newCLK
[Clock]:         35
newCLK
[Clock]:         36
newCLK
[Clock]:         37
newCLK
[Clock]:         38
newCLK
[Clock]:         39
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 894.422 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {10000ns} -objects [get_filesets sim_1]
set_property -name {xsim.compile.xvlog.nosort} -value {false} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ex_mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/pc_reg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ex.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/id_ex.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/regfile.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ex_mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/pc_reg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ex.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/id_ex.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/regfile.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ex_mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/pc_reg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ex.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/id_ex.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/regfile.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ex_mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/pc_reg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ex.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/id_ex.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/regfile.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ex_mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/pc_reg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ex.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/id_ex.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/regfile.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-3.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori1.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-2.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-1.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-3.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori1.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-2.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-1.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj openmips_min_sopc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ex.v:93]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips_min_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips_min_sopc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto dc902adce7594e52977887b6f93ddf80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.openmips
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.openmips_min_sopc
Compiling module xil_defaultlib.openmips_min_sopc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot openmips_min_sopc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
newCLK
newCLK
newCLK
newCLK
newCLK
newCLK
newCLK
newCLK
newCLK
newCLK
newCLK
[Clock]:          0
newCLK
[Clock]:          1
newCLK
[Clock]:          2
newCLK
[Clock]:          3
newCLK
[Clock]:          4
newCLK
[Clock]:          5
newCLK
[Clock]:          6
newCLK
[Clock]:          7
newCLK
[Clock]:          8
newCLK
[Clock]:          9
newCLK
[Clock]:         10
newCLK
[Clock]:         11
newCLK
[Clock]:         12
newCLK
[Clock]:         13
newCLK
[Clock]:         14
newCLK
[Clock]:         15
newCLK
[Clock]:         16
newCLK
[Clock]:         17
newCLK
[Clock]:         18
newCLK
[Clock]:         19
newCLK
[Clock]:         20
newCLK
[Clock]:         21
newCLK
[Clock]:         22
newCLK
[Clock]:         23
newCLK
[Clock]:         24
newCLK
[Clock]:         25
newCLK
[Clock]:         26
newCLK
[Clock]:         27
newCLK
[Clock]:         28
newCLK
[Clock]:         29
newCLK
[Clock]:         30
newCLK
[Clock]:         31
newCLK
[Clock]:         32
newCLK
[Clock]:         33
newCLK
[Clock]:         34
newCLK
[Clock]:         35
newCLK
[Clock]:         36
newCLK
[Clock]:         37
newCLK
[Clock]:         38
newCLK
[Clock]:         39
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 981.395 ; gain = 0.105
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-3.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori1.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-2.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-1.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-3.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori1.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-2.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-1.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj openmips_min_sopc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ex.v:93]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips_min_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips_min_sopc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto dc902adce7594e52977887b6f93ddf80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.openmips
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.openmips_min_sopc
Compiling module xil_defaultlib.openmips_min_sopc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot openmips_min_sopc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
regs[         0] =          x
regs[         1] =          x
regs[         2] =          x
regs[         3] =          x
regs[         4] =          x
regs[         5] =          x
regs[         6] =          x
regs[         7] =          x
regs[         8] =          x
regs[         9] =          x
regs[        10] =          x
regs[        11] =          x
regs[        12] =          x
regs[        13] =          x
regs[        14] =          x
regs[        15] =          x
regs[        16] =          x
regs[        17] =          x
regs[        18] =          x
regs[        19] =          x
regs[        20] =          x
regs[        21] =          x
regs[        22] =          x
regs[        23] =          x
regs[        24] =          x
regs[        25] =          x
regs[        26] =          x
regs[        27] =          x
regs[        28] =          x
regs[        29] =          x
regs[        30] =          x
regs[        31] =          x
regs[         0] =          0
regs[         1] =          0
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          0
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          0
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          0
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          0
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          0
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          0
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          0
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          0
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          0
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          0
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          0
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          0
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          0
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          0
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          1
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          1
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          2
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =         11
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =         10
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =         10
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =         10
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =         10
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          3
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          3
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          3
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          5
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          6
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          6
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          6
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          6
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          6
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          0
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          9
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =         13
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =         13
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =         13
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =         13
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =         13
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          7
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          7
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          8
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =         11
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =         10
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =         10
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =         10
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =         10
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =         10
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =         10
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 984.500 ; gain = 1.941
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-3.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori1.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-2.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-1.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-3.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/ori1.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-2.mem'
INFO: [SIM-utils-43] Exported 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim/op_logic-1.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj openmips_min_sopc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ex.v:93]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips_min_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.srcs/sim_1/new/openmips_min_sopc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/~RayCiel/Study/Computer Architecture/CPUtask/src/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto dc902adce7594e52977887b6f93ddf80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.openmips
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.openmips_min_sopc
Compiling module xil_defaultlib.openmips_min_sopc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot openmips_min_sopc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
regs[         0] =          x
regs[         1] =          x
regs[         2] =          x
regs[         3] =          x
regs[         4] =          x
regs[         5] =          x
regs[         6] =          x
regs[         7] =          x
regs[         8] =          x
regs[         9] =          x
regs[        10] =          x
regs[        11] =          x
regs[        12] =          x
regs[        13] =          x
regs[        14] =          x
regs[        15] =          x
regs[        16] =          x
regs[        17] =          x
regs[        18] =          x
regs[        19] =          x
regs[        20] =          x
regs[        21] =          x
regs[        22] =          x
regs[        23] =          x
regs[        24] =          x
regs[        25] =          x
regs[        26] =          x
regs[        27] =          x
regs[        28] =          x
regs[        29] =          x
regs[        30] =          x
regs[        31] =          x
regs[         0] =          0
regs[         1] =          0
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          0
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          0
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          0
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          0
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          0
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          0
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          0
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          0
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          0
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          0
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          0
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          0
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          0
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          0
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          1
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          1
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          2
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =         11
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =         10
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =         10
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =         10
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =         10
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          3
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          3
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          3
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          5
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          6
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          6
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          6
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          6
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          6
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          0
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          9
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =         13
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =         13
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =         13
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =         13
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =         13
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          7
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          7
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =          8
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =         11
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =         10
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =         10
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =         10
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =         10
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =         10
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
regs[         0] =          0
regs[         1] =         10
regs[         2] =          0
regs[         3] =          0
regs[         4] =          0
regs[         5] =          0
regs[         6] =          0
regs[         7] =          0
regs[         8] =          0
regs[         9] =          0
regs[        10] =          0
regs[        11] =          0
regs[        12] =          0
regs[        13] =          0
regs[        14] =          0
regs[        15] =          0
regs[        16] =          0
regs[        17] =          0
regs[        18] =          0
regs[        19] =          0
regs[        20] =          0
regs[        21] =          0
regs[        22] =          0
regs[        23] =          0
regs[        24] =          0
regs[        25] =          0
regs[        26] =          0
regs[        27] =          0
regs[        28] =          0
regs[        29] =          0
regs[        30] =          0
regs[        31] =          0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 988.555 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 988.555 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec 30 23:02:58 2017...
