

================================================================
== Vitis HLS Report for 'sao_top_Pipeline_VITIS_LOOP_162_3'
================================================================
* Date:           Sun May  7 10:30:19 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        cabac_top
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.763 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9|  90.000 ns|  90.000 ns|    9|    9|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_162_3  |        7|        7|         4|          1|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    339|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    118|    -|
|Register         |        -|    -|     310|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     310|    521|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+-----+------------+------------+
    |add_ln14_fu_398_p2     |         +|   0|  0|   14|           9|           2|
    |add_ln162_fu_311_p2    |         +|   0|  0|   11|           3|           1|
    |add_ln163_fu_321_p2    |         +|   0|  0|   13|           4|           4|
    |add_ln16_fu_353_p2     |         +|   0|  0|   15|           8|           2|
    |add_ln6_fu_372_p2      |         +|   0|  0|   39|          32|           1|
    |sub_ln229_fu_509_p2    |         -|   0|  0|   39|          32|          32|
    |ap_condition_171       |       and|   0|  0|    2|           1|           1|
    |ap_condition_176       |       and|   0|  0|    2|           1|           1|
    |ap_condition_431       |       and|   0|  0|    2|           1|           1|
    |ap_condition_442       |       and|   0|  0|    2|           1|           1|
    |ap_condition_447       |       and|   0|  0|    2|           1|           1|
    |ap_condition_452       |       and|   0|  0|    2|           1|           1|
    |ap_condition_456       |       and|   0|  0|    2|           1|           1|
    |icmp_ln1076_fu_504_p2  |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln13_fu_347_p2    |      icmp|   0|  0|   11|           8|           1|
    |icmp_ln162_fu_305_p2   |      icmp|   0|  0|    9|           3|           4|
    |icmp_ln163_fu_338_p2   |      icmp|   0|  0|   11|           8|           1|
    |retVal_fu_408_p2       |      lshr|   0|  0|  100|          32|          32|
    |or_ln1543_fu_480_p2    |        or|   0|  0|    9|           9|           9|
    |ret_5_fu_514_p3        |    select|   0|  0|   32|           1|          32|
    |ap_enable_pp0          |       xor|   0|  0|    2|           1|           2|
    |sao_offset_sign_d0     |       xor|   0|  0|    2|           1|           2|
    +-----------------------+----------+----+---+-----+------------+------------+
    |Total                  |          |   0|  0|  339|         190|         164|
    +-----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |aligned_word_4_fu_106              |   9|          2|    8|         16|
    |aligned_word_fu_102                |   9|          2|    8|         16|
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg   |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter3_val_reg_253   |  14|          3|    9|         27|
    |ap_sig_allocacmp_i                 |   9|          2|    3|          6|
    |empty_fu_118                       |  14|          3|    8|         24|
    |i_3_fu_98                          |   9|          2|    3|          6|
    |ret_4_fu_122                       |   9|          2|   32|         64|
    |ret_fu_114                         |   9|          2|   32|         64|
    |state_bstate_currIdx_8_fu_110      |   9|          2|   32|         64|
    |state_bstate_n_bits_held_8_fu_126  |   9|          2|    8|         16|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 118|         26|  145|        307|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |aligned_word_4_fu_106              |   8|   0|    8|          0|
    |aligned_word_fu_102                |   8|   0|    8|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_val_reg_253   |   9|   0|    9|          0|
    |ap_phi_reg_pp0_iter2_val_reg_253   |   9|   0|    9|          0|
    |ap_phi_reg_pp0_iter3_val_reg_253   |   9|   0|    9|          0|
    |empty_fu_118                       |   8|   0|    8|          0|
    |i_3_fu_98                          |   3|   0|    3|          0|
    |icmp_ln13_reg_653                  |   1|   0|    1|          0|
    |icmp_ln162_reg_630                 |   1|   0|    1|          0|
    |icmp_ln163_reg_644                 |   1|   0|    1|          0|
    |icmp_ln163_reg_644_pp0_iter2_reg   |   1|   0|    1|          0|
    |p_load15_reg_648                   |   8|   0|    8|          0|
    |ret_4_fu_122                       |  32|   0|   32|          0|
    |ret_fu_114                         |  32|   0|   32|          0|
    |sao_offset_sign_addr_reg_639       |   4|   0|    4|          0|
    |state_bstate_currIdx_8_fu_110      |  32|   0|   32|          0|
    |state_bstate_n_bits_held_8_fu_126  |   8|   0|    8|          0|
    |icmp_ln162_reg_630                 |  64|  32|    1|          0|
    |sao_offset_sign_addr_reg_639       |  64|  32|    4|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 310|  64|  187|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------+-----+-----+------------+--------------------------------------+--------------+
|                  RTL Ports                  | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+---------------------------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                                       |   in|    1|  ap_ctrl_hs|     sao_top_Pipeline_VITIS_LOOP_162_3|  return value|
|ap_rst                                       |   in|    1|  ap_ctrl_hs|     sao_top_Pipeline_VITIS_LOOP_162_3|  return value|
|ap_start                                     |   in|    1|  ap_ctrl_hs|     sao_top_Pipeline_VITIS_LOOP_162_3|  return value|
|ap_done                                      |  out|    1|  ap_ctrl_hs|     sao_top_Pipeline_VITIS_LOOP_162_3|  return value|
|ap_idle                                      |  out|    1|  ap_ctrl_hs|     sao_top_Pipeline_VITIS_LOOP_162_3|  return value|
|ap_ready                                     |  out|    1|  ap_ctrl_hs|     sao_top_Pipeline_VITIS_LOOP_162_3|  return value|
|state_bstate_currIdx_5                       |   in|   32|     ap_none|                state_bstate_currIdx_5|        scalar|
|state_bstate_n_bits_held_5                   |   in|    8|     ap_none|            state_bstate_n_bits_held_5|        scalar|
|state_bstate_held_aligned_word_5             |   in|    8|     ap_none|      state_bstate_held_aligned_word_5|        scalar|
|state_ivlOffset_5                            |   in|   32|     ap_none|                     state_ivlOffset_5|        scalar|
|zext_ln188                                   |   in|    4|     ap_none|                            zext_ln188|        scalar|
|sao_offset_abs_address0                      |  out|    4|   ap_memory|                        sao_offset_abs|         array|
|sao_offset_abs_ce0                           |  out|    1|   ap_memory|                        sao_offset_abs|         array|
|sao_offset_abs_q0                            |   in|    8|   ap_memory|                        sao_offset_abs|         array|
|sao_offset_sign_address0                     |  out|    4|   ap_memory|                       sao_offset_sign|         array|
|sao_offset_sign_ce0                          |  out|    1|   ap_memory|                       sao_offset_sign|         array|
|sao_offset_sign_we0                          |  out|    1|   ap_memory|                       sao_offset_sign|         array|
|sao_offset_sign_d0                           |  out|    1|   ap_memory|                       sao_offset_sign|         array|
|baeState_0_constprop_load                    |   in|   32|     ap_none|             baeState_0_constprop_load|        scalar|
|bStream_address0                             |  out|    3|   ap_memory|                               bStream|         array|
|bStream_ce0                                  |  out|    1|   ap_memory|                               bStream|         array|
|bStream_q0                                   |   in|    8|   ap_memory|                               bStream|         array|
|state_bstate_currIdx_8_out                   |  out|   32|      ap_vld|            state_bstate_currIdx_8_out|       pointer|
|state_bstate_currIdx_8_out_ap_vld            |  out|    1|      ap_vld|            state_bstate_currIdx_8_out|       pointer|
|state_bstate_n_bits_held_8_out               |  out|    8|      ap_vld|        state_bstate_n_bits_held_8_out|       pointer|
|state_bstate_n_bits_held_8_out_ap_vld        |  out|    1|      ap_vld|        state_bstate_n_bits_held_8_out|       pointer|
|state_bstate_held_aligned_word_8_out         |  out|    8|      ap_vld|  state_bstate_held_aligned_word_8_out|       pointer|
|state_bstate_held_aligned_word_8_out_ap_vld  |  out|    1|      ap_vld|  state_bstate_held_aligned_word_8_out|       pointer|
|state_ivlOffset_6_out                        |  out|   32|      ap_vld|                 state_ivlOffset_6_out|       pointer|
|state_ivlOffset_6_out_ap_vld                 |  out|    1|      ap_vld|                 state_ivlOffset_6_out|       pointer|
|p_out                                        |  out|    8|      ap_vld|                                 p_out|       pointer|
|p_out_ap_vld                                 |  out|    1|      ap_vld|                                 p_out|       pointer|
|p_out1                                       |  out|    8|      ap_vld|                                p_out1|       pointer|
|p_out1_ap_vld                                |  out|    1|      ap_vld|                                p_out1|       pointer|
|p_out2                                       |  out|   31|      ap_vld|                                p_out2|       pointer|
|p_out2_ap_vld                                |  out|    1|      ap_vld|                                p_out2|       pointer|
+---------------------------------------------+-----+-----+------------+--------------------------------------+--------------+

