<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference
  PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="ste1452158501184" xml:lang="en-us">
  <title class="- topic/title ">Advanced SIMD and floating-point registers</title>
  <shortdesc class="- topic/shortdesc ">This chapter describes the Advanced SIMD and floating-point
    registers.</shortdesc>
  <prolog class="- topic/prolog ">
    <permissions class="- topic/permissions " view="nonconfidential"/>
  </prolog>
  <refbody class="- topic/body        reference/refbody ">
    <section class="- topic/section "/>
  </refbody>
<related-links class="- topic/related-links "><linkpool class="- topic/linkpool " mapkeyref="kqb1476970875925"><linkpool class="- topic/linkpool "><link class="- topic/link " format="dita" href="lau1442502469232.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">AArch64 register summary</linktext><desc class="- topic/desc ">The core has several Advanced SIMD and     floating-point system registers in the AArch64 execution state. Each register has a specific     purpose, specific usage constraints, configurations, and attributes.</desc></link><link class="- topic/link " format="dita" href="lau1442502503726.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">FPCR, Floating-point Control Register</linktext><desc class="- topic/desc ">The FPCR controls floating-point behavior.</desc></link><link class="- topic/link " format="dita" href="lau1442502526288.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">FPSR, Floating-point Status Register</linktext><desc class="- topic/desc ">The FPSR provides floating-point system status information.</desc></link><link class="- topic/link " format="dita" href="lau1442502550390.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">MVFR0_EL1, Media and VFP Feature Register 0, EL1</linktext><desc class="- topic/desc ">The MVFR0_EL1 describes the features provided by the AArch64 Advanced     SIMD and floating-point implementation.</desc></link><link class="- topic/link " format="dita" href="lau1442502572526.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">MVFR1_EL1, Media and VFP Feature Register 1, EL1</linktext><desc class="- topic/desc ">The MVFR1_EL1 describes the features provided by the AArch64 Advanced     SIMD and floating-point implementation.</desc></link><link class="- topic/link " format="dita" href="lau1442502600944.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">MVFR2_EL1, Media and VFP Feature Register 2, EL1</linktext><desc class="- topic/desc ">The MVFR2_EL1 describes the features provided by the AArch64 Advanced     SIMD and floating-point implementation.</desc></link><link class="- topic/link " format="dita" href="lau1442504225429.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">AArch32 register summary</linktext><desc class="- topic/desc ">The core has one Advanced SIMD and floating-point system registers in the AArch32 execution state.</desc></link><link class="- topic/link " format="dita" href="lau1442504290459.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">FPSCR, Floating-Point Status and Control Register</linktext><desc class="- topic/desc ">The FPSCR provides floating-point system status information and     control.</desc></link></linkpool></linkpool></related-links></reference>