#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Jun  3 15:09:47 2024
# Process ID: 21168
# Current directory: D:/ish/verilog/vivadoWS/20240603_RISC-V_GPIO/20240603_RISC-V_GPIO.runs/synth_1
# Command line: vivado.exe -log RV32I.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source RV32I.tcl
# Log file: D:/ish/verilog/vivadoWS/20240603_RISC-V_GPIO/20240603_RISC-V_GPIO.runs/synth_1/RV32I.vds
# Journal file: D:/ish/verilog/vivadoWS/20240603_RISC-V_GPIO/20240603_RISC-V_GPIO.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source RV32I.tcl -notrace
Command: synth_design -top RV32I -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15676
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1104.984 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RV32I' [D:/ish/verilog/vivadoWS/20240603_RISC-V_GPIO/20240603_RISC-V_GPIO.srcs/sources_1/new/RV32I.sv:3]
INFO: [Synth 8-6157] synthesizing module 'CPU_Core' [D:/ish/verilog/vivadoWS/20240603_RISC-V_GPIO/20240603_RISC-V_GPIO.srcs/sources_1/imports/new/CPU_Core.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/ish/verilog/vivadoWS/20240603_RISC-V_GPIO/20240603_RISC-V_GPIO.srcs/sources_1/imports/new/ControlUnit.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [D:/ish/verilog/vivadoWS/20240603_RISC-V_GPIO/20240603_RISC-V_GPIO.srcs/sources_1/imports/new/ControlUnit.sv:5]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [D:/ish/verilog/vivadoWS/20240603_RISC-V_GPIO/20240603_RISC-V_GPIO.srcs/sources_1/imports/new/DataPath.sv:4]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [D:/ish/verilog/vivadoWS/20240603_RISC-V_GPIO/20240603_RISC-V_GPIO.srcs/sources_1/imports/new/DataPath.sv:124]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (2#1) [D:/ish/verilog/vivadoWS/20240603_RISC-V_GPIO/20240603_RISC-V_GPIO.srcs/sources_1/imports/new/DataPath.sv:124]
INFO: [Synth 8-6157] synthesizing module 'Register' [D:/ish/verilog/vivadoWS/20240603_RISC-V_GPIO/20240603_RISC-V_GPIO.srcs/sources_1/imports/new/DataPath.sv:157]
INFO: [Synth 8-6155] done synthesizing module 'Register' (3#1) [D:/ish/verilog/vivadoWS/20240603_RISC-V_GPIO/20240603_RISC-V_GPIO.srcs/sources_1/imports/new/DataPath.sv:157]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [D:/ish/verilog/vivadoWS/20240603_RISC-V_GPIO/20240603_RISC-V_GPIO.srcs/sources_1/imports/new/DataPath.sv:276]
INFO: [Synth 8-226] default block is never used [D:/ish/verilog/vivadoWS/20240603_RISC-V_GPIO/20240603_RISC-V_GPIO.srcs/sources_1/imports/new/DataPath.sv:284]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (4#1) [D:/ish/verilog/vivadoWS/20240603_RISC-V_GPIO/20240603_RISC-V_GPIO.srcs/sources_1/imports/new/DataPath.sv:276]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/ish/verilog/vivadoWS/20240603_RISC-V_GPIO/20240603_RISC-V_GPIO.srcs/sources_1/imports/new/DataPath.sv:175]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [D:/ish/verilog/vivadoWS/20240603_RISC-V_GPIO/20240603_RISC-V_GPIO.srcs/sources_1/imports/new/DataPath.sv:175]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [D:/ish/verilog/vivadoWS/20240603_RISC-V_GPIO/20240603_RISC-V_GPIO.srcs/sources_1/imports/new/DataPath.sv:254]
INFO: [Synth 8-226] default block is never used [D:/ish/verilog/vivadoWS/20240603_RISC-V_GPIO/20240603_RISC-V_GPIO.srcs/sources_1/imports/new/DataPath.sv:265]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (6#1) [D:/ish/verilog/vivadoWS/20240603_RISC-V_GPIO/20240603_RISC-V_GPIO.srcs/sources_1/imports/new/DataPath.sv:254]
INFO: [Synth 8-6157] synthesizing module 'adder' [D:/ish/verilog/vivadoWS/20240603_RISC-V_GPIO/20240603_RISC-V_GPIO.srcs/sources_1/imports/new/DataPath.sv:211]
INFO: [Synth 8-6155] done synthesizing module 'adder' (7#1) [D:/ish/verilog/vivadoWS/20240603_RISC-V_GPIO/20240603_RISC-V_GPIO.srcs/sources_1/imports/new/DataPath.sv:211]
INFO: [Synth 8-6157] synthesizing module 'extend' [D:/ish/verilog/vivadoWS/20240603_RISC-V_GPIO/20240603_RISC-V_GPIO.srcs/sources_1/imports/new/DataPath.sv:223]
INFO: [Synth 8-6155] done synthesizing module 'extend' (8#1) [D:/ish/verilog/vivadoWS/20240603_RISC-V_GPIO/20240603_RISC-V_GPIO.srcs/sources_1/imports/new/DataPath.sv:223]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (9#1) [D:/ish/verilog/vivadoWS/20240603_RISC-V_GPIO/20240603_RISC-V_GPIO.srcs/sources_1/imports/new/DataPath.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'CPU_Core' (10#1) [D:/ish/verilog/vivadoWS/20240603_RISC-V_GPIO/20240603_RISC-V_GPIO.srcs/sources_1/imports/new/CPU_Core.sv:3]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [D:/ish/verilog/vivadoWS/20240603_RISC-V_GPIO/20240603_RISC-V_GPIO.srcs/sources_1/imports/new/DataMemory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (11#1) [D:/ish/verilog/vivadoWS/20240603_RISC-V_GPIO/20240603_RISC-V_GPIO.srcs/sources_1/imports/new/DataMemory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [D:/ish/verilog/vivadoWS/20240603_RISC-V_GPIO/20240603_RISC-V_GPIO.srcs/sources_1/imports/new/InstructionMemory.sv:3]
INFO: [Synth 8-3876] $readmem data file 'inst.mem' is read successfully [D:/ish/verilog/vivadoWS/20240603_RISC-V_GPIO/20240603_RISC-V_GPIO.srcs/sources_1/imports/new/InstructionMemory.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (12#1) [D:/ish/verilog/vivadoWS/20240603_RISC-V_GPIO/20240603_RISC-V_GPIO.srcs/sources_1/imports/new/InstructionMemory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'bus_interconnector' [D:/ish/verilog/vivadoWS/20240603_RISC-V_GPIO/20240603_RISC-V_GPIO.srcs/sources_1/new/bus_interconnector.sv:3]
INFO: [Synth 8-6157] synthesizing module 'decoder' [D:/ish/verilog/vivadoWS/20240603_RISC-V_GPIO/20240603_RISC-V_GPIO.srcs/sources_1/new/bus_interconnector.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (13#1) [D:/ish/verilog/vivadoWS/20240603_RISC-V_GPIO/20240603_RISC-V_GPIO.srcs/sources_1/new/bus_interconnector.sv:30]
INFO: [Synth 8-6157] synthesizing module 'mux' [D:/ish/verilog/vivadoWS/20240603_RISC-V_GPIO/20240603_RISC-V_GPIO.srcs/sources_1/new/bus_interconnector.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'mux' (14#1) [D:/ish/verilog/vivadoWS/20240603_RISC-V_GPIO/20240603_RISC-V_GPIO.srcs/sources_1/new/bus_interconnector.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'bus_interconnector' (15#1) [D:/ish/verilog/vivadoWS/20240603_RISC-V_GPIO/20240603_RISC-V_GPIO.srcs/sources_1/new/bus_interconnector.sv:3]
INFO: [Synth 8-6157] synthesizing module 'GPO' [D:/ish/verilog/vivadoWS/20240603_RISC-V_GPIO/20240603_RISC-V_GPIO.srcs/sources_1/new/GPO.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'GPO' (16#1) [D:/ish/verilog/vivadoWS/20240603_RISC-V_GPIO/20240603_RISC-V_GPIO.srcs/sources_1/new/GPO.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'RV32I' (17#1) [D:/ish/verilog/vivadoWS/20240603_RISC-V_GPIO/20240603_RISC-V_GPIO.srcs/sources_1/new/RV32I.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1104.984 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1104.984 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1104.984 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1104.984 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/ish/verilog/vivadoWS/20240603_RISC-V_GPIO/20240603_RISC-V_GPIO.srcs/constrs_1/imports/FPGA_Harman/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [D:/ish/verilog/vivadoWS/20240603_RISC-V_GPIO/20240603_RISC-V_GPIO.srcs/constrs_1/imports/FPGA_Harman/MY_Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/ish/verilog/vivadoWS/20240603_RISC-V_GPIO/20240603_RISC-V_GPIO.srcs/constrs_1/imports/FPGA_Harman/MY_Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/RV32I_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/RV32I_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1160.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1160.430 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1160.430 ; gain = 55.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1160.430 ; gain = 55.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1160.430 ; gain = 55.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1160.430 ; gain = 55.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   3 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 1     
	  16 Input   32 Bit        Muxes := 1     
	   8 Input    9 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   8 Input    2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1160.430 ; gain = 55.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1160.430 ; gain = 55.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1160.430 ; gain = 55.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1161.363 ; gain = 56.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1167.152 ; gain = 62.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1167.152 ; gain = 62.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1167.152 ; gain = 62.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1167.152 ; gain = 62.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1167.152 ; gain = 62.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1167.152 ; gain = 62.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1167.152 ; gain = 62.168
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1167.152 ; gain = 6.723
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1167.152 ; gain = 62.168
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1179.176 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1188.512 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 1188.512 ; gain = 83.527
INFO: [Common 17-1381] The checkpoint 'D:/ish/verilog/vivadoWS/20240603_RISC-V_GPIO/20240603_RISC-V_GPIO.runs/synth_1/RV32I.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RV32I_utilization_synth.rpt -pb RV32I_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun  3 15:10:10 2024...
