Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu May 25 01:33:51 2017
| Host         : DESKTOP-65MUVPG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              12 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-------------------+-------------------------------+------------------+----------------+
|  Clock Signal  |   Enable Signal   |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------+-------------------+-------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                   |                               |                1 |              2 |
| ~clk_IBUF_BUFG |                   |                               |                1 |              2 |
|  lopt_1        |                   | rst_IBUF                      |                2 |              2 |
|  clk50z/Q[0]   |                   |                               |                3 |              6 |
| ~lopt_1        |                   |                               |                2 |              6 |
|  lopt_1        |                   | vga_inst/pixel_cnt[9]_i_1_n_0 |                3 |             10 |
|  lopt_1        | vga_inst/line_cnt | vga_inst/line_cnt[9]_i_1_n_0  |                3 |             10 |
+----------------+-------------------+-------------------------------+------------------+----------------+


