$comment
	File created using the following command:
		vcd file Integration.msim.vcd -direction
$end
$date
	Mon Oct 25 15:38:06 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module Integration_vlg_vec_tst $end
$var reg 4 ! AA [3:0] $end
$var reg 4 " BB [3:0] $end
$var reg 1 # S0 $end
$var reg 1 $ S1 $end
$var wire 1 % Out [3] $end
$var wire 1 & Out [2] $end
$var wire 1 ' Out [1] $end
$var wire 1 ( Out [0] $end

$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / Out[3]~output_o $end
$var wire 1 0 Out[2]~output_o $end
$var wire 1 1 Out[1]~output_o $end
$var wire 1 2 Out[0]~output_o $end
$var wire 1 3 AA[2]~input_o $end
$var wire 1 4 BB[2]~input_o $end
$var wire 1 5 AA[1]~input_o $end
$var wire 1 6 BB[1]~input_o $end
$var wire 1 7 AA[0]~input_o $end
$var wire 1 8 BB[0]~input_o $end
$var wire 1 9 inst1|inst3|inst5~0_combout $end
$var wire 1 : S1~input_o $end
$var wire 1 ; S0~input_o $end
$var wire 1 < BB[3]~input_o $end
$var wire 1 = AA[3]~input_o $end
$var wire 1 > inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout $end
$var wire 1 ? inst1|inst2|inst5~0_combout $end
$var wire 1 @ inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout $end
$var wire 1 A inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout $end
$var wire 1 B inst6|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1011 !
b1110 "
0#
1$
1(
0'
0&
1%
0)
1*
x+
1,
1-
1.
1/
00
01
12
03
14
15
16
17
08
19
1:
0;
1<
1=
1>
1?
0@
0A
1B
$end
#10000
b1111 !
b1010 "
b1000 "
1#
0$
06
04
13
1;
0:
09
0?
0B
02
0(
#20000
b1101 !
b1100 !
b0 "
b1 "
b1000 !
b101 "
b111 "
0#
1$
18
16
14
0<
07
05
03
0;
1:
1B
1A
1@
10
11
12
1(
1'
1&
#30000
0$
0:
0B
0A
0@
00
01
02
0(
0'
0&
#40000
1$
1:
1B
1A
1@
10
11
12
1(
1'
1&
#50000
b0 !
b10 !
b11 !
b1111 "
b1110 "
b111 !
b1010 "
1#
08
04
1<
17
15
13
0=
1;
19
1?
0B
0@
0>
0/
00
02
0(
0&
0%
#60000
b1000 "
b1111 !
b1101 !
b1100 !
b0 "
b1000 !
0#
07
05
03
1=
06
0<
0;
0?
09
0A
1@
10
01
0'
1&
1>
0@
00
1/
1%
0&
#200000
