<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `/home/runner/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86-0.52.0/src/vmx/vmcs.rs`."><title>vmcs.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceSerif4-Regular-46f98efaafac5295.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/FiraSans-Regular-018c141bf0843ffd.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/FiraSans-Medium-8f9a781e4970d388.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceSerif4-Bold-a2c9cd1067f8b328.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2"><link rel="stylesheet" href="../../../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../../../static.files/rustdoc-fbd14db5c88ed452.css" id="mainThemeStyle"><div id="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="x86" data-themes="" data-resource-suffix="" data-rustdoc-version="1.70.0-nightly (700938c07 2023-04-04)" data-search-js="search-bc5a112813b5d712.js" data-settings-js="settings-f0c5c39777a9a2f6.js" data-settings-css="settings-0bcba95ff279c1db.css" data-theme-light-css="light-db279b6232be9c13.css" data-theme-dark-css="dark-cf923f49f397b216.css" data-theme-ayu-css="ayu-be46fdc453a55015.css" ></div><script src="../../../static.files/storage-d4a1a279bad1a0c0.js"></script><script defer src="../../../static.files/source-script-1b95b7cca98b26e5.js"></script><script defer src="../../../source-files.js"></script><script defer src="../../../static.files/main-8e6affb8c73a5ff1.js"></script><noscript><link rel="stylesheet" media="(prefers-color-scheme:light)" href="../../../static.files/light-db279b6232be9c13.css"><link rel="stylesheet" media="(prefers-color-scheme:dark)" href="../../../static.files/dark-cf923f49f397b216.css"><link rel="stylesheet" href="../../../static.files/noscript-13285aec31fa243e.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-16x16-8b506e7a72182f1c.png"><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"></nav><main><nav class="sub"><a class="sub-logo-container" href="../../../x86/index.html"><img class="rust-logo" src="../../../static.files/rust-logo-151179464ae7ed46.svg" alt="logo"></a><form class="search-form"><span></span><input class="search-input" name="search" aria-label="Run search in the documentation" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" title="help" tabindex="-1"><a href="../../../help.html">?</a></div><div id="settings-menu" tabindex="-1"><a href="../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../static.files/wheel-7b819b6101059cd0.svg"></a></div></form></nav><section id="main-content" class="content"><div class="example-wrap"><pre class="src-line-numbers"><a href="#1" id="1">1</a>
<a href="#2" id="2">2</a>
<a href="#3" id="3">3</a>
<a href="#4" id="4">4</a>
<a href="#5" id="5">5</a>
<a href="#6" id="6">6</a>
<a href="#7" id="7">7</a>
<a href="#8" id="8">8</a>
<a href="#9" id="9">9</a>
<a href="#10" id="10">10</a>
<a href="#11" id="11">11</a>
<a href="#12" id="12">12</a>
<a href="#13" id="13">13</a>
<a href="#14" id="14">14</a>
<a href="#15" id="15">15</a>
<a href="#16" id="16">16</a>
<a href="#17" id="17">17</a>
<a href="#18" id="18">18</a>
<a href="#19" id="19">19</a>
<a href="#20" id="20">20</a>
<a href="#21" id="21">21</a>
<a href="#22" id="22">22</a>
<a href="#23" id="23">23</a>
<a href="#24" id="24">24</a>
<a href="#25" id="25">25</a>
<a href="#26" id="26">26</a>
<a href="#27" id="27">27</a>
<a href="#28" id="28">28</a>
<a href="#29" id="29">29</a>
<a href="#30" id="30">30</a>
<a href="#31" id="31">31</a>
<a href="#32" id="32">32</a>
<a href="#33" id="33">33</a>
<a href="#34" id="34">34</a>
<a href="#35" id="35">35</a>
<a href="#36" id="36">36</a>
<a href="#37" id="37">37</a>
<a href="#38" id="38">38</a>
<a href="#39" id="39">39</a>
<a href="#40" id="40">40</a>
<a href="#41" id="41">41</a>
<a href="#42" id="42">42</a>
<a href="#43" id="43">43</a>
<a href="#44" id="44">44</a>
<a href="#45" id="45">45</a>
<a href="#46" id="46">46</a>
<a href="#47" id="47">47</a>
<a href="#48" id="48">48</a>
<a href="#49" id="49">49</a>
<a href="#50" id="50">50</a>
<a href="#51" id="51">51</a>
<a href="#52" id="52">52</a>
<a href="#53" id="53">53</a>
<a href="#54" id="54">54</a>
<a href="#55" id="55">55</a>
<a href="#56" id="56">56</a>
<a href="#57" id="57">57</a>
<a href="#58" id="58">58</a>
<a href="#59" id="59">59</a>
<a href="#60" id="60">60</a>
<a href="#61" id="61">61</a>
<a href="#62" id="62">62</a>
<a href="#63" id="63">63</a>
<a href="#64" id="64">64</a>
<a href="#65" id="65">65</a>
<a href="#66" id="66">66</a>
<a href="#67" id="67">67</a>
<a href="#68" id="68">68</a>
<a href="#69" id="69">69</a>
<a href="#70" id="70">70</a>
<a href="#71" id="71">71</a>
<a href="#72" id="72">72</a>
<a href="#73" id="73">73</a>
<a href="#74" id="74">74</a>
<a href="#75" id="75">75</a>
<a href="#76" id="76">76</a>
<a href="#77" id="77">77</a>
<a href="#78" id="78">78</a>
<a href="#79" id="79">79</a>
<a href="#80" id="80">80</a>
<a href="#81" id="81">81</a>
<a href="#82" id="82">82</a>
<a href="#83" id="83">83</a>
<a href="#84" id="84">84</a>
<a href="#85" id="85">85</a>
<a href="#86" id="86">86</a>
<a href="#87" id="87">87</a>
<a href="#88" id="88">88</a>
<a href="#89" id="89">89</a>
<a href="#90" id="90">90</a>
<a href="#91" id="91">91</a>
<a href="#92" id="92">92</a>
<a href="#93" id="93">93</a>
<a href="#94" id="94">94</a>
<a href="#95" id="95">95</a>
<a href="#96" id="96">96</a>
<a href="#97" id="97">97</a>
<a href="#98" id="98">98</a>
<a href="#99" id="99">99</a>
<a href="#100" id="100">100</a>
<a href="#101" id="101">101</a>
<a href="#102" id="102">102</a>
<a href="#103" id="103">103</a>
<a href="#104" id="104">104</a>
<a href="#105" id="105">105</a>
<a href="#106" id="106">106</a>
<a href="#107" id="107">107</a>
<a href="#108" id="108">108</a>
<a href="#109" id="109">109</a>
<a href="#110" id="110">110</a>
<a href="#111" id="111">111</a>
<a href="#112" id="112">112</a>
<a href="#113" id="113">113</a>
<a href="#114" id="114">114</a>
<a href="#115" id="115">115</a>
<a href="#116" id="116">116</a>
<a href="#117" id="117">117</a>
<a href="#118" id="118">118</a>
<a href="#119" id="119">119</a>
<a href="#120" id="120">120</a>
<a href="#121" id="121">121</a>
<a href="#122" id="122">122</a>
<a href="#123" id="123">123</a>
<a href="#124" id="124">124</a>
<a href="#125" id="125">125</a>
<a href="#126" id="126">126</a>
<a href="#127" id="127">127</a>
<a href="#128" id="128">128</a>
<a href="#129" id="129">129</a>
<a href="#130" id="130">130</a>
<a href="#131" id="131">131</a>
<a href="#132" id="132">132</a>
<a href="#133" id="133">133</a>
<a href="#134" id="134">134</a>
<a href="#135" id="135">135</a>
<a href="#136" id="136">136</a>
<a href="#137" id="137">137</a>
<a href="#138" id="138">138</a>
<a href="#139" id="139">139</a>
<a href="#140" id="140">140</a>
<a href="#141" id="141">141</a>
<a href="#142" id="142">142</a>
<a href="#143" id="143">143</a>
<a href="#144" id="144">144</a>
<a href="#145" id="145">145</a>
<a href="#146" id="146">146</a>
<a href="#147" id="147">147</a>
<a href="#148" id="148">148</a>
<a href="#149" id="149">149</a>
<a href="#150" id="150">150</a>
<a href="#151" id="151">151</a>
<a href="#152" id="152">152</a>
<a href="#153" id="153">153</a>
<a href="#154" id="154">154</a>
<a href="#155" id="155">155</a>
<a href="#156" id="156">156</a>
<a href="#157" id="157">157</a>
<a href="#158" id="158">158</a>
<a href="#159" id="159">159</a>
<a href="#160" id="160">160</a>
<a href="#161" id="161">161</a>
<a href="#162" id="162">162</a>
<a href="#163" id="163">163</a>
<a href="#164" id="164">164</a>
<a href="#165" id="165">165</a>
<a href="#166" id="166">166</a>
<a href="#167" id="167">167</a>
<a href="#168" id="168">168</a>
<a href="#169" id="169">169</a>
<a href="#170" id="170">170</a>
<a href="#171" id="171">171</a>
<a href="#172" id="172">172</a>
<a href="#173" id="173">173</a>
<a href="#174" id="174">174</a>
<a href="#175" id="175">175</a>
<a href="#176" id="176">176</a>
<a href="#177" id="177">177</a>
<a href="#178" id="178">178</a>
<a href="#179" id="179">179</a>
<a href="#180" id="180">180</a>
<a href="#181" id="181">181</a>
<a href="#182" id="182">182</a>
<a href="#183" id="183">183</a>
<a href="#184" id="184">184</a>
<a href="#185" id="185">185</a>
<a href="#186" id="186">186</a>
<a href="#187" id="187">187</a>
<a href="#188" id="188">188</a>
<a href="#189" id="189">189</a>
<a href="#190" id="190">190</a>
<a href="#191" id="191">191</a>
<a href="#192" id="192">192</a>
<a href="#193" id="193">193</a>
<a href="#194" id="194">194</a>
<a href="#195" id="195">195</a>
<a href="#196" id="196">196</a>
<a href="#197" id="197">197</a>
<a href="#198" id="198">198</a>
<a href="#199" id="199">199</a>
<a href="#200" id="200">200</a>
<a href="#201" id="201">201</a>
<a href="#202" id="202">202</a>
<a href="#203" id="203">203</a>
<a href="#204" id="204">204</a>
<a href="#205" id="205">205</a>
<a href="#206" id="206">206</a>
<a href="#207" id="207">207</a>
<a href="#208" id="208">208</a>
<a href="#209" id="209">209</a>
<a href="#210" id="210">210</a>
<a href="#211" id="211">211</a>
<a href="#212" id="212">212</a>
<a href="#213" id="213">213</a>
<a href="#214" id="214">214</a>
<a href="#215" id="215">215</a>
<a href="#216" id="216">216</a>
<a href="#217" id="217">217</a>
<a href="#218" id="218">218</a>
<a href="#219" id="219">219</a>
<a href="#220" id="220">220</a>
<a href="#221" id="221">221</a>
<a href="#222" id="222">222</a>
<a href="#223" id="223">223</a>
<a href="#224" id="224">224</a>
<a href="#225" id="225">225</a>
<a href="#226" id="226">226</a>
<a href="#227" id="227">227</a>
<a href="#228" id="228">228</a>
<a href="#229" id="229">229</a>
<a href="#230" id="230">230</a>
<a href="#231" id="231">231</a>
<a href="#232" id="232">232</a>
<a href="#233" id="233">233</a>
<a href="#234" id="234">234</a>
<a href="#235" id="235">235</a>
<a href="#236" id="236">236</a>
<a href="#237" id="237">237</a>
<a href="#238" id="238">238</a>
<a href="#239" id="239">239</a>
<a href="#240" id="240">240</a>
<a href="#241" id="241">241</a>
<a href="#242" id="242">242</a>
<a href="#243" id="243">243</a>
<a href="#244" id="244">244</a>
<a href="#245" id="245">245</a>
<a href="#246" id="246">246</a>
<a href="#247" id="247">247</a>
<a href="#248" id="248">248</a>
<a href="#249" id="249">249</a>
<a href="#250" id="250">250</a>
<a href="#251" id="251">251</a>
<a href="#252" id="252">252</a>
<a href="#253" id="253">253</a>
<a href="#254" id="254">254</a>
<a href="#255" id="255">255</a>
<a href="#256" id="256">256</a>
<a href="#257" id="257">257</a>
<a href="#258" id="258">258</a>
<a href="#259" id="259">259</a>
<a href="#260" id="260">260</a>
<a href="#261" id="261">261</a>
<a href="#262" id="262">262</a>
<a href="#263" id="263">263</a>
<a href="#264" id="264">264</a>
<a href="#265" id="265">265</a>
<a href="#266" id="266">266</a>
<a href="#267" id="267">267</a>
<a href="#268" id="268">268</a>
<a href="#269" id="269">269</a>
<a href="#270" id="270">270</a>
<a href="#271" id="271">271</a>
<a href="#272" id="272">272</a>
<a href="#273" id="273">273</a>
<a href="#274" id="274">274</a>
<a href="#275" id="275">275</a>
<a href="#276" id="276">276</a>
<a href="#277" id="277">277</a>
<a href="#278" id="278">278</a>
<a href="#279" id="279">279</a>
<a href="#280" id="280">280</a>
<a href="#281" id="281">281</a>
<a href="#282" id="282">282</a>
<a href="#283" id="283">283</a>
<a href="#284" id="284">284</a>
<a href="#285" id="285">285</a>
<a href="#286" id="286">286</a>
<a href="#287" id="287">287</a>
<a href="#288" id="288">288</a>
<a href="#289" id="289">289</a>
<a href="#290" id="290">290</a>
<a href="#291" id="291">291</a>
<a href="#292" id="292">292</a>
<a href="#293" id="293">293</a>
<a href="#294" id="294">294</a>
<a href="#295" id="295">295</a>
<a href="#296" id="296">296</a>
<a href="#297" id="297">297</a>
<a href="#298" id="298">298</a>
<a href="#299" id="299">299</a>
<a href="#300" id="300">300</a>
<a href="#301" id="301">301</a>
<a href="#302" id="302">302</a>
<a href="#303" id="303">303</a>
<a href="#304" id="304">304</a>
<a href="#305" id="305">305</a>
<a href="#306" id="306">306</a>
<a href="#307" id="307">307</a>
<a href="#308" id="308">308</a>
<a href="#309" id="309">309</a>
<a href="#310" id="310">310</a>
<a href="#311" id="311">311</a>
<a href="#312" id="312">312</a>
<a href="#313" id="313">313</a>
<a href="#314" id="314">314</a>
<a href="#315" id="315">315</a>
<a href="#316" id="316">316</a>
<a href="#317" id="317">317</a>
<a href="#318" id="318">318</a>
<a href="#319" id="319">319</a>
<a href="#320" id="320">320</a>
<a href="#321" id="321">321</a>
<a href="#322" id="322">322</a>
<a href="#323" id="323">323</a>
<a href="#324" id="324">324</a>
<a href="#325" id="325">325</a>
<a href="#326" id="326">326</a>
<a href="#327" id="327">327</a>
<a href="#328" id="328">328</a>
<a href="#329" id="329">329</a>
<a href="#330" id="330">330</a>
<a href="#331" id="331">331</a>
<a href="#332" id="332">332</a>
<a href="#333" id="333">333</a>
<a href="#334" id="334">334</a>
<a href="#335" id="335">335</a>
<a href="#336" id="336">336</a>
<a href="#337" id="337">337</a>
<a href="#338" id="338">338</a>
<a href="#339" id="339">339</a>
<a href="#340" id="340">340</a>
<a href="#341" id="341">341</a>
<a href="#342" id="342">342</a>
<a href="#343" id="343">343</a>
<a href="#344" id="344">344</a>
<a href="#345" id="345">345</a>
<a href="#346" id="346">346</a>
<a href="#347" id="347">347</a>
<a href="#348" id="348">348</a>
<a href="#349" id="349">349</a>
<a href="#350" id="350">350</a>
<a href="#351" id="351">351</a>
<a href="#352" id="352">352</a>
<a href="#353" id="353">353</a>
<a href="#354" id="354">354</a>
<a href="#355" id="355">355</a>
<a href="#356" id="356">356</a>
<a href="#357" id="357">357</a>
<a href="#358" id="358">358</a>
<a href="#359" id="359">359</a>
<a href="#360" id="360">360</a>
<a href="#361" id="361">361</a>
<a href="#362" id="362">362</a>
<a href="#363" id="363">363</a>
<a href="#364" id="364">364</a>
<a href="#365" id="365">365</a>
<a href="#366" id="366">366</a>
<a href="#367" id="367">367</a>
<a href="#368" id="368">368</a>
<a href="#369" id="369">369</a>
<a href="#370" id="370">370</a>
<a href="#371" id="371">371</a>
<a href="#372" id="372">372</a>
<a href="#373" id="373">373</a>
<a href="#374" id="374">374</a>
<a href="#375" id="375">375</a>
<a href="#376" id="376">376</a>
<a href="#377" id="377">377</a>
<a href="#378" id="378">378</a>
<a href="#379" id="379">379</a>
<a href="#380" id="380">380</a>
<a href="#381" id="381">381</a>
<a href="#382" id="382">382</a>
<a href="#383" id="383">383</a>
<a href="#384" id="384">384</a>
<a href="#385" id="385">385</a>
<a href="#386" id="386">386</a>
<a href="#387" id="387">387</a>
<a href="#388" id="388">388</a>
<a href="#389" id="389">389</a>
<a href="#390" id="390">390</a>
<a href="#391" id="391">391</a>
<a href="#392" id="392">392</a>
<a href="#393" id="393">393</a>
<a href="#394" id="394">394</a>
<a href="#395" id="395">395</a>
<a href="#396" id="396">396</a>
<a href="#397" id="397">397</a>
<a href="#398" id="398">398</a>
<a href="#399" id="399">399</a>
<a href="#400" id="400">400</a>
<a href="#401" id="401">401</a>
<a href="#402" id="402">402</a>
<a href="#403" id="403">403</a>
<a href="#404" id="404">404</a>
<a href="#405" id="405">405</a>
<a href="#406" id="406">406</a>
<a href="#407" id="407">407</a>
<a href="#408" id="408">408</a>
<a href="#409" id="409">409</a>
<a href="#410" id="410">410</a>
<a href="#411" id="411">411</a>
<a href="#412" id="412">412</a>
<a href="#413" id="413">413</a>
<a href="#414" id="414">414</a>
<a href="#415" id="415">415</a>
<a href="#416" id="416">416</a>
<a href="#417" id="417">417</a>
<a href="#418" id="418">418</a>
<a href="#419" id="419">419</a>
<a href="#420" id="420">420</a>
<a href="#421" id="421">421</a>
<a href="#422" id="422">422</a>
<a href="#423" id="423">423</a>
<a href="#424" id="424">424</a>
<a href="#425" id="425">425</a>
<a href="#426" id="426">426</a>
<a href="#427" id="427">427</a>
<a href="#428" id="428">428</a>
<a href="#429" id="429">429</a>
<a href="#430" id="430">430</a>
<a href="#431" id="431">431</a>
<a href="#432" id="432">432</a>
<a href="#433" id="433">433</a>
<a href="#434" id="434">434</a>
<a href="#435" id="435">435</a>
<a href="#436" id="436">436</a>
<a href="#437" id="437">437</a>
<a href="#438" id="438">438</a>
<a href="#439" id="439">439</a>
<a href="#440" id="440">440</a>
<a href="#441" id="441">441</a>
<a href="#442" id="442">442</a>
<a href="#443" id="443">443</a>
<a href="#444" id="444">444</a>
<a href="#445" id="445">445</a>
<a href="#446" id="446">446</a>
<a href="#447" id="447">447</a>
<a href="#448" id="448">448</a>
<a href="#449" id="449">449</a>
<a href="#450" id="450">450</a>
<a href="#451" id="451">451</a>
<a href="#452" id="452">452</a>
<a href="#453" id="453">453</a>
<a href="#454" id="454">454</a>
<a href="#455" id="455">455</a>
<a href="#456" id="456">456</a>
<a href="#457" id="457">457</a>
<a href="#458" id="458">458</a>
<a href="#459" id="459">459</a>
<a href="#460" id="460">460</a>
<a href="#461" id="461">461</a>
<a href="#462" id="462">462</a>
<a href="#463" id="463">463</a>
<a href="#464" id="464">464</a>
<a href="#465" id="465">465</a>
<a href="#466" id="466">466</a>
<a href="#467" id="467">467</a>
<a href="#468" id="468">468</a>
<a href="#469" id="469">469</a>
<a href="#470" id="470">470</a>
<a href="#471" id="471">471</a>
<a href="#472" id="472">472</a>
<a href="#473" id="473">473</a>
<a href="#474" id="474">474</a>
<a href="#475" id="475">475</a>
<a href="#476" id="476">476</a>
<a href="#477" id="477">477</a>
<a href="#478" id="478">478</a>
<a href="#479" id="479">479</a>
<a href="#480" id="480">480</a>
<a href="#481" id="481">481</a>
<a href="#482" id="482">482</a>
<a href="#483" id="483">483</a>
<a href="#484" id="484">484</a>
<a href="#485" id="485">485</a>
<a href="#486" id="486">486</a>
<a href="#487" id="487">487</a>
<a href="#488" id="488">488</a>
<a href="#489" id="489">489</a>
<a href="#490" id="490">490</a>
<a href="#491" id="491">491</a>
<a href="#492" id="492">492</a>
<a href="#493" id="493">493</a>
<a href="#494" id="494">494</a>
<a href="#495" id="495">495</a>
<a href="#496" id="496">496</a>
<a href="#497" id="497">497</a>
<a href="#498" id="498">498</a>
<a href="#499" id="499">499</a>
<a href="#500" id="500">500</a>
<a href="#501" id="501">501</a>
<a href="#502" id="502">502</a>
<a href="#503" id="503">503</a>
<a href="#504" id="504">504</a>
<a href="#505" id="505">505</a>
<a href="#506" id="506">506</a>
<a href="#507" id="507">507</a>
<a href="#508" id="508">508</a>
<a href="#509" id="509">509</a>
<a href="#510" id="510">510</a>
<a href="#511" id="511">511</a>
<a href="#512" id="512">512</a>
<a href="#513" id="513">513</a>
<a href="#514" id="514">514</a>
<a href="#515" id="515">515</a>
<a href="#516" id="516">516</a>
<a href="#517" id="517">517</a>
<a href="#518" id="518">518</a>
<a href="#519" id="519">519</a>
<a href="#520" id="520">520</a>
<a href="#521" id="521">521</a>
<a href="#522" id="522">522</a>
<a href="#523" id="523">523</a>
<a href="#524" id="524">524</a>
<a href="#525" id="525">525</a>
<a href="#526" id="526">526</a>
<a href="#527" id="527">527</a>
<a href="#528" id="528">528</a>
<a href="#529" id="529">529</a>
<a href="#530" id="530">530</a>
<a href="#531" id="531">531</a>
<a href="#532" id="532">532</a>
<a href="#533" id="533">533</a>
<a href="#534" id="534">534</a>
<a href="#535" id="535">535</a>
<a href="#536" id="536">536</a>
<a href="#537" id="537">537</a>
<a href="#538" id="538">538</a>
<a href="#539" id="539">539</a>
<a href="#540" id="540">540</a>
<a href="#541" id="541">541</a>
<a href="#542" id="542">542</a>
<a href="#543" id="543">543</a>
<a href="#544" id="544">544</a>
<a href="#545" id="545">545</a>
<a href="#546" id="546">546</a>
<a href="#547" id="547">547</a>
<a href="#548" id="548">548</a>
<a href="#549" id="549">549</a>
<a href="#550" id="550">550</a>
<a href="#551" id="551">551</a>
<a href="#552" id="552">552</a>
<a href="#553" id="553">553</a>
<a href="#554" id="554">554</a>
<a href="#555" id="555">555</a>
<a href="#556" id="556">556</a>
<a href="#557" id="557">557</a>
<a href="#558" id="558">558</a>
<a href="#559" id="559">559</a>
<a href="#560" id="560">560</a>
<a href="#561" id="561">561</a>
<a href="#562" id="562">562</a>
<a href="#563" id="563">563</a>
<a href="#564" id="564">564</a>
<a href="#565" id="565">565</a>
<a href="#566" id="566">566</a>
<a href="#567" id="567">567</a>
<a href="#568" id="568">568</a>
<a href="#569" id="569">569</a>
<a href="#570" id="570">570</a>
<a href="#571" id="571">571</a>
<a href="#572" id="572">572</a>
<a href="#573" id="573">573</a>
<a href="#574" id="574">574</a>
<a href="#575" id="575">575</a>
<a href="#576" id="576">576</a>
<a href="#577" id="577">577</a>
<a href="#578" id="578">578</a>
<a href="#579" id="579">579</a>
<a href="#580" id="580">580</a>
<a href="#581" id="581">581</a>
<a href="#582" id="582">582</a>
<a href="#583" id="583">583</a>
<a href="#584" id="584">584</a>
<a href="#585" id="585">585</a>
<a href="#586" id="586">586</a>
<a href="#587" id="587">587</a>
<a href="#588" id="588">588</a>
<a href="#589" id="589">589</a>
<a href="#590" id="590">590</a>
<a href="#591" id="591">591</a>
<a href="#592" id="592">592</a>
<a href="#593" id="593">593</a>
<a href="#594" id="594">594</a>
<a href="#595" id="595">595</a>
<a href="#596" id="596">596</a>
<a href="#597" id="597">597</a>
<a href="#598" id="598">598</a>
<a href="#599" id="599">599</a>
<a href="#600" id="600">600</a>
<a href="#601" id="601">601</a>
<a href="#602" id="602">602</a>
<a href="#603" id="603">603</a>
<a href="#604" id="604">604</a>
<a href="#605" id="605">605</a>
<a href="#606" id="606">606</a>
<a href="#607" id="607">607</a>
<a href="#608" id="608">608</a>
<a href="#609" id="609">609</a>
<a href="#610" id="610">610</a>
<a href="#611" id="611">611</a>
<a href="#612" id="612">612</a>
<a href="#613" id="613">613</a>
<a href="#614" id="614">614</a>
<a href="#615" id="615">615</a>
<a href="#616" id="616">616</a>
<a href="#617" id="617">617</a>
<a href="#618" id="618">618</a>
<a href="#619" id="619">619</a>
<a href="#620" id="620">620</a>
<a href="#621" id="621">621</a>
<a href="#622" id="622">622</a>
<a href="#623" id="623">623</a>
<a href="#624" id="624">624</a>
<a href="#625" id="625">625</a>
<a href="#626" id="626">626</a>
<a href="#627" id="627">627</a>
<a href="#628" id="628">628</a>
<a href="#629" id="629">629</a>
<a href="#630" id="630">630</a>
<a href="#631" id="631">631</a>
<a href="#632" id="632">632</a>
<a href="#633" id="633">633</a>
<a href="#634" id="634">634</a>
<a href="#635" id="635">635</a>
<a href="#636" id="636">636</a>
<a href="#637" id="637">637</a>
<a href="#638" id="638">638</a>
<a href="#639" id="639">639</a>
<a href="#640" id="640">640</a>
<a href="#641" id="641">641</a>
<a href="#642" id="642">642</a>
<a href="#643" id="643">643</a>
</pre><pre class="rust"><code><span class="doccomment">//! Virtual-machine control structure fields.
//!
//! See Intel SDM, Volume 3D, Appendix B.

/// VM-execution, VM-exit, and VM-entry control fields.
</span><span class="kw">pub mod </span>control {
    <span class="kw">use </span>bitflags::bitflags;

    <span class="comment">// B.1.1.: 16-bit control fields
    </span><span class="doccomment">/// Virtual-processor identifier (VPID).
    </span><span class="kw">pub const </span>VPID: u32 = <span class="number">0x0</span>;
    <span class="doccomment">/// Posted-interrupt notification vector.
    </span><span class="kw">pub const </span>POSTED_INTERRUPT_NOTIFICATION_VECTOR: u32 = <span class="number">0x2</span>;
    <span class="doccomment">/// EPTP index.
    </span><span class="kw">pub const </span>EPTP_INDEX: u32 = <span class="number">0x4</span>;

    <span class="comment">// B.2.1.: 64-bit control fields
    </span><span class="doccomment">/// Address of I/O bitmap A (full).
    </span><span class="kw">pub const </span>IO_BITMAP_A_ADDR_FULL: u32 = <span class="number">0x2000</span>;
    <span class="doccomment">/// Address of I/O bitmap A (high).
    </span><span class="kw">pub const </span>IO_BITMAP_A_ADDR_HIGH: u32 = <span class="number">0x2001</span>;
    <span class="doccomment">/// Address of I/O bitmap B (full).
    </span><span class="kw">pub const </span>IO_BITMAP_B_ADDR_FULL: u32 = <span class="number">0x2002</span>;
    <span class="doccomment">/// Address of I/O bitmap B (high).
    </span><span class="kw">pub const </span>IO_BITMAP_B_ADDR_HIGH: u32 = <span class="number">0x2003</span>;
    <span class="doccomment">/// Address of MSR bitmaps (full).
    </span><span class="kw">pub const </span>MSR_BITMAPS_ADDR_FULL: u32 = <span class="number">0x2004</span>;
    <span class="doccomment">/// Address of MSR bitmaps (high).
    </span><span class="kw">pub const </span>MSR_BITMAPS_ADDR_HIGH: u32 = <span class="number">0x2005</span>;
    <span class="doccomment">/// VM-exit MSR-store address (full).
    </span><span class="kw">pub const </span>VMEXIT_MSR_STORE_ADDR_FULL: u32 = <span class="number">0x2006</span>;
    <span class="doccomment">/// VM-exit MSR-store address (high).
    </span><span class="kw">pub const </span>VMEXIT_MSR_STORE_ADDR_HIGH: u32 = <span class="number">0x2007</span>;
    <span class="doccomment">/// VM-exit MSR-load address (full).
    </span><span class="kw">pub const </span>VMEXIT_MSR_LOAD_ADDR_FULL: u32 = <span class="number">0x2008</span>;
    <span class="doccomment">/// VM-exit MSR-load address (high).
    </span><span class="kw">pub const </span>VMEXIT_MSR_LOAD_ADDR_HIGH: u32 = <span class="number">0x2009</span>;
    <span class="doccomment">/// VM-entry MSR-load address (full).
    </span><span class="kw">pub const </span>VMENTRY_MSR_LOAD_ADDR_FULL: u32 = <span class="number">0x200A</span>;
    <span class="doccomment">/// VM-entry MSR-load address (high).
    </span><span class="kw">pub const </span>VMENTRY_MSR_LOAD_ADDR_HIGH: u32 = <span class="number">0x200B</span>;
    <span class="doccomment">/// Executive-VMCS pointer (full).
    </span><span class="kw">pub const </span>EXECUTIVE_VMCS_PTR_FULL: u32 = <span class="number">0x200C</span>;
    <span class="doccomment">/// Executive-VMCS pointer (high).
    </span><span class="kw">pub const </span>EXECUTIVE_VMCS_PTR_HIGH: u32 = <span class="number">0x200D</span>;
    <span class="doccomment">/// PML address (full).
    </span><span class="kw">pub const </span>PML_ADDR_FULL: u32 = <span class="number">0x200E</span>;
    <span class="doccomment">/// PML address (high).
    </span><span class="kw">pub const </span>PML_ADDR_HIGH: u32 = <span class="number">0x200F</span>;
    <span class="doccomment">/// TSC offset (full).
    </span><span class="kw">pub const </span>TSC_OFFSET_FULL: u32 = <span class="number">0x2010</span>;
    <span class="doccomment">/// TSC offset (high).
    </span><span class="kw">pub const </span>TSC_OFFSET_HIGH: u32 = <span class="number">0x2011</span>;
    <span class="doccomment">/// Virtual-APIC address (full).
    </span><span class="kw">pub const </span>VIRT_APIC_ADDR_FULL: u32 = <span class="number">0x2012</span>;
    <span class="doccomment">/// Virtual-APIC address (high).
    </span><span class="kw">pub const </span>VIRT_APIC_ADDR_HIGH: u32 = <span class="number">0x2013</span>;
    <span class="doccomment">/// APIC-access address (full).
    </span><span class="kw">pub const </span>APIC_ACCESS_ADDR_FULL: u32 = <span class="number">0x2014</span>;
    <span class="doccomment">/// APIC-access address (high).
    </span><span class="kw">pub const </span>APIC_ACCESS_ADDR_HIGH: u32 = <span class="number">0x2015</span>;
    <span class="doccomment">/// Posted-interrupt descriptor address (full).
    </span><span class="kw">pub const </span>POSTED_INTERRUPT_DESC_ADDR_FULL: u32 = <span class="number">0x2016</span>;
    <span class="doccomment">/// Posted-interrupt descriptor address (high).
    </span><span class="kw">pub const </span>POSTED_INTERRUPT_DESC_ADDR_HIGH: u32 = <span class="number">0x2017</span>;
    <span class="doccomment">/// VM-function controls (full).
    </span><span class="kw">pub const </span>VM_FUNCTION_CONTROLS_FULL: u32 = <span class="number">0x2018</span>;
    <span class="doccomment">/// VM-function controls (high).
    </span><span class="kw">pub const </span>VM_FUNCTION_CONTROLS_HIGH: u32 = <span class="number">0x2019</span>;
    <span class="doccomment">/// EPT pointer (full).
    </span><span class="kw">pub const </span>EPTP_FULL: u32 = <span class="number">0x201A</span>;
    <span class="doccomment">/// EPT pointer (high).
    </span><span class="kw">pub const </span>EPTP_HIGH: u32 = <span class="number">0x201B</span>;
    <span class="doccomment">/// EOI-exit bitmap 0 (full).
    </span><span class="kw">pub const </span>EOI_EXIT0_FULL: u32 = <span class="number">0x201C</span>;
    <span class="doccomment">/// EOI-exit bitmap 0 (high).
    </span><span class="kw">pub const </span>EOI_EXIT0_HIGH: u32 = <span class="number">0x201D</span>;
    <span class="doccomment">/// EOI-exit bitmap 1 (full).
    </span><span class="kw">pub const </span>EOI_EXIT1_FULL: u32 = <span class="number">0x201E</span>;
    <span class="doccomment">/// EOI-exit bitmap 1 (high).
    </span><span class="kw">pub const </span>EOI_EXIT1_HIGH: u32 = <span class="number">0x201F</span>;
    <span class="doccomment">/// EOI-exit bitmap 2 (full).
    </span><span class="kw">pub const </span>EOI_EXIT2_FULL: u32 = <span class="number">0x2020</span>;
    <span class="doccomment">/// EOI-exit bitmap 2 (high).
    </span><span class="kw">pub const </span>EOI_EXIT2_HIGH: u32 = <span class="number">0x2021</span>;
    <span class="doccomment">/// EOI-exit bitmap 3 (full).
    </span><span class="kw">pub const </span>EOI_EXIT3_FULL: u32 = <span class="number">0x2022</span>;
    <span class="doccomment">/// EOI-exit bitmap 3 (high).
    </span><span class="kw">pub const </span>EOI_EXIT3_HIGH: u32 = <span class="number">0x2023</span>;
    <span class="doccomment">/// EPTP-list address (full).
    </span><span class="kw">pub const </span>EPTP_LIST_ADDR_FULL: u32 = <span class="number">0x2024</span>;
    <span class="doccomment">/// EPTP-list address (high).
    </span><span class="kw">pub const </span>EPTP_LIST_ADDR_HIGH: u32 = <span class="number">0x2025</span>;
    <span class="doccomment">/// VMREAD-bitmap address (full).
    </span><span class="kw">pub const </span>VMREAD_BITMAP_ADDR_FULL: u32 = <span class="number">0x2026</span>;
    <span class="doccomment">/// VMREAD-bitmap address (high).
    </span><span class="kw">pub const </span>VMREAD_BITMAP_ADDR_HIGH: u32 = <span class="number">0x2027</span>;
    <span class="doccomment">/// VMWRITE-bitmap address (full).
    </span><span class="kw">pub const </span>VMWRITE_BITMAP_ADDR_FULL: u32 = <span class="number">0x2028</span>;
    <span class="doccomment">/// VMWRITE-bitmap address (high).
    </span><span class="kw">pub const </span>VMWRITE_BITMAP_ADDR_HIGH: u32 = <span class="number">0x2029</span>;
    <span class="doccomment">/// Virtualization-exception information address (full).
    </span><span class="kw">pub const </span>VIRT_EXCEPTION_INFO_ADDR_FULL: u32 = <span class="number">0x202A</span>;
    <span class="doccomment">/// Virtualization-exception information address (high).
    </span><span class="kw">pub const </span>VIRT_EXCEPTION_INFO_ADDR_HIGH: u32 = <span class="number">0x202B</span>;
    <span class="doccomment">/// XSS-exiting bitmap (full).
    </span><span class="kw">pub const </span>XSS_EXITING_BITMAP_FULL: u32 = <span class="number">0x202C</span>;
    <span class="doccomment">/// XSS-exiting bitmap (high).
    </span><span class="kw">pub const </span>XSS_EXITING_BITMAP_HIGH: u32 = <span class="number">0x202D</span>;
    <span class="doccomment">/// ENCLS-exiting bitmap (full).
    </span><span class="kw">pub const </span>ENCLS_EXITING_BITMAP_FULL: u32 = <span class="number">0x202E</span>;
    <span class="doccomment">/// ENCLS-exiting bitmap (high).
    </span><span class="kw">pub const </span>ENCLS_EXITING_BITMAP_HIGH: u32 = <span class="number">0x202F</span>;
    <span class="doccomment">/// Sub-page-permission-table pointer (full).
    </span><span class="kw">pub const </span>SUBPAGE_PERM_TABLE_PTR_FULL: u32 = <span class="number">0x2030</span>;
    <span class="doccomment">/// Sub-page-permission-table pointer (high).
    </span><span class="kw">pub const </span>SUBPAGE_PERM_TABLE_PTR_HIGH: u32 = <span class="number">0x2031</span>;
    <span class="doccomment">/// TSC multiplier (full).
    </span><span class="kw">pub const </span>TSC_MULTIPLIER_FULL: u32 = <span class="number">0x2032</span>;
    <span class="doccomment">/// TSC multiplier (high).
    </span><span class="kw">pub const </span>TSC_MULTIPLIER_HIGH: u32 = <span class="number">0x2033</span>;

    <span class="comment">// B.3.1.: 32-bit control fields
    </span><span class="doccomment">/// Pin-based VM-execution controls.
    </span><span class="kw">pub const </span>PINBASED_EXEC_CONTROLS: u32 = <span class="number">0x4000</span>;
    <span class="doccomment">/// Primary processor-based VM-execution controls.
    </span><span class="kw">pub const </span>PRIMARY_PROCBASED_EXEC_CONTROLS: u32 = <span class="number">0x4002</span>;
    <span class="doccomment">/// Exception bitmap.
    </span><span class="kw">pub const </span>EXCEPTION_BITMAP: u32 = <span class="number">0x4004</span>;
    <span class="doccomment">/// Page-fault error-code mask.
    </span><span class="kw">pub const </span>PAGE_FAULT_ERR_CODE_MASK: u32 = <span class="number">0x4006</span>;
    <span class="doccomment">/// Page-fault error-code match.
    </span><span class="kw">pub const </span>PAGE_FAULT_ERR_CODE_MATCH: u32 = <span class="number">0x4008</span>;
    <span class="doccomment">/// CR3-target count.
    </span><span class="kw">pub const </span>CR3_TARGET_COUNT: u32 = <span class="number">0x400A</span>;
    <span class="doccomment">/// VM-exit controls.
    </span><span class="kw">pub const </span>VMEXIT_CONTROLS: u32 = <span class="number">0x400C</span>;
    <span class="doccomment">/// VM-exit MSR-store count.
    </span><span class="kw">pub const </span>VMEXIT_MSR_STORE_COUNT: u32 = <span class="number">0x400E</span>;
    <span class="doccomment">/// VM-exit MSR-load count.
    </span><span class="kw">pub const </span>VMEXIT_MSR_LOAD_COUNT: u32 = <span class="number">0x4010</span>;
    <span class="doccomment">/// VM-entry controls.
    </span><span class="kw">pub const </span>VMENTRY_CONTROLS: u32 = <span class="number">0x4012</span>;
    <span class="doccomment">/// VM-entry MSR-load count.
    </span><span class="kw">pub const </span>VMENTRY_MSR_LOAD_COUNT: u32 = <span class="number">0x4014</span>;
    <span class="doccomment">/// VM-entry interruption-information field.
    </span><span class="kw">pub const </span>VMENTRY_INTERRUPTION_INFO_FIELD: u32 = <span class="number">0x4016</span>;
    <span class="doccomment">/// VM-entry exception error code.
    </span><span class="kw">pub const </span>VMENTRY_EXCEPTION_ERR_CODE: u32 = <span class="number">0x4018</span>;
    <span class="doccomment">/// VM-entry instruction length.
    </span><span class="kw">pub const </span>VMENTRY_INSTRUCTION_LEN: u32 = <span class="number">0x401A</span>;
    <span class="doccomment">/// TPR threshold.
    </span><span class="kw">pub const </span>TPR_THRESHOLD: u32 = <span class="number">0x401C</span>;
    <span class="doccomment">/// Secondary processor-based VM-execution controls.
    </span><span class="kw">pub const </span>SECONDARY_PROCBASED_EXEC_CONTROLS: u32 = <span class="number">0x401E</span>;
    <span class="doccomment">/// PLE_Gap.
    </span><span class="kw">pub const </span>PLE_GAP: u32 = <span class="number">0x4020</span>;
    <span class="doccomment">/// PLE_Window.
    </span><span class="kw">pub const </span>PLE_WINDOW: u32 = <span class="number">0x4022</span>;

    <span class="comment">// B.4.1.: natural-width control fields
    </span><span class="doccomment">/// CR0 guest/host mask.
    </span><span class="kw">pub const </span>CR0_GUEST_HOST_MASK: u32 = <span class="number">0x6000</span>;
    <span class="doccomment">/// CR4 guest/host mask.
    </span><span class="kw">pub const </span>CR4_GUEST_HOST_MASK: u32 = <span class="number">0x6002</span>;
    <span class="doccomment">/// CR0 read shadow.
    </span><span class="kw">pub const </span>CR0_READ_SHADOW: u32 = <span class="number">0x6004</span>;
    <span class="doccomment">/// CR4 read shadow.
    </span><span class="kw">pub const </span>CR4_READ_SHADOW: u32 = <span class="number">0x6006</span>;
    <span class="doccomment">/// CR3-target value 0.
    </span><span class="kw">pub const </span>CR3_TARGET_VALUE0: u32 = <span class="number">0x6008</span>;
    <span class="doccomment">/// CR3-target value 1.
    </span><span class="kw">pub const </span>CR3_TARGET_VALUE1: u32 = <span class="number">0x600A</span>;
    <span class="doccomment">/// CR3-target value 2.
    </span><span class="kw">pub const </span>CR3_TARGET_VALUE2: u32 = <span class="number">0x600C</span>;
    <span class="doccomment">/// CR3-target value 3.
    </span><span class="kw">pub const </span>CR3_TARGET_VALUE3: u32 = <span class="number">0x600E</span>;

    <span class="macro">bitflags! </span>{
        <span class="doccomment">/// Pin-based VM-execution controls.
        ///
        /// A set of bitmask flags useful when setting up [`PINBASED_EXEC_CONTROLS`] VMCS field.
        ///
        /// See Intel SDM, Volume 3C, Section 24.6.1.
        </span><span class="kw">pub struct </span>PinbasedControls: u32 {
            <span class="doccomment">/// External-interrupt exiting.
            </span><span class="kw">const </span>EXTERNAL_INTERRUPT_EXITING = <span class="number">1 </span>&lt;&lt; <span class="number">0</span>;
            <span class="doccomment">/// NMI exiting.
            </span><span class="kw">const </span>NMI_EXITING = <span class="number">1 </span>&lt;&lt; <span class="number">3</span>;
            <span class="doccomment">/// Virtual NMIs.
            </span><span class="kw">const </span>VIRTUAL_NMIS = <span class="number">1 </span>&lt;&lt; <span class="number">5</span>;
            <span class="doccomment">/// Activate VMX-preemption timer.
            </span><span class="kw">const </span>VMX_PREEMPTION_TIMER = <span class="number">1 </span>&lt;&lt; <span class="number">6</span>;
            <span class="doccomment">/// Process posted interrupts.
            </span><span class="kw">const </span>POSTED_INTERRUPTS = <span class="number">1 </span>&lt;&lt; <span class="number">7</span>;
        }
    }

    <span class="macro">bitflags! </span>{
        <span class="doccomment">/// Primary processor-based VM-execution controls.
        ///
        /// A set of bitmask flags useful when setting up [`PRIMARY_PROCBASED_EXEC_CONTROLS`] VMCS field.
        ///
        /// See Intel SDM, Volume 3C, Section 24.6.2, Table 24-6.
        </span><span class="kw">pub struct </span>PrimaryControls: u32 {
            <span class="doccomment">/// Interrupt-window exiting.
            </span><span class="kw">const </span>INTERRUPT_WINDOW_EXITING = <span class="number">1 </span>&lt;&lt; <span class="number">2</span>;
            <span class="doccomment">/// Use TSC offsetting.
            </span><span class="kw">const </span>USE_TSC_OFFSETTING = <span class="number">1 </span>&lt;&lt; <span class="number">3</span>;
            <span class="doccomment">/// HLT exiting.
            </span><span class="kw">const </span>HLT_EXITING = <span class="number">1 </span>&lt;&lt; <span class="number">7</span>;
            <span class="doccomment">/// INVLPG exiting.
            </span><span class="kw">const </span>INVLPG_EXITING = <span class="number">1 </span>&lt;&lt; <span class="number">9</span>;
            <span class="doccomment">/// MWAIT exiting.
            </span><span class="kw">const </span>MWAIT_EXITING = <span class="number">1 </span>&lt;&lt; <span class="number">10</span>;
            <span class="doccomment">/// RDPMC exiting.
            </span><span class="kw">const </span>RDPMC_EXITING = <span class="number">1 </span>&lt;&lt; <span class="number">11</span>;
            <span class="doccomment">/// RDTSC exiting.
            </span><span class="kw">const </span>RDTSC_EXITING = <span class="number">1 </span>&lt;&lt; <span class="number">12</span>;
            <span class="doccomment">/// CR3-load exiting.
            </span><span class="kw">const </span>CR3_LOAD_EXITING = <span class="number">1 </span>&lt;&lt; <span class="number">15</span>;
            <span class="doccomment">/// CR3-store exiting.
            </span><span class="kw">const </span>CR3_STORE_EXITING = <span class="number">1 </span>&lt;&lt; <span class="number">16</span>;
            <span class="doccomment">/// CR8-load exiting.
            </span><span class="kw">const </span>CR8_LOAD_EXITING = <span class="number">1 </span>&lt;&lt; <span class="number">19</span>;
            <span class="doccomment">/// CR8-store exiting.
            </span><span class="kw">const </span>CR8_STORE_EXITING = <span class="number">1 </span>&lt;&lt; <span class="number">20</span>;
            <span class="doccomment">/// Use TPR shadow.
            </span><span class="kw">const </span>USE_TPR_SHADOW = <span class="number">1 </span>&lt;&lt; <span class="number">21</span>;
            <span class="doccomment">/// NMI-window exiting.
            </span><span class="kw">const </span>NMI_WINDOW_EXITING = <span class="number">1 </span>&lt;&lt; <span class="number">22</span>;
            <span class="doccomment">/// MOV-DR exiting
            </span><span class="kw">const </span>MOV_DR_EXITING = <span class="number">1 </span>&lt;&lt; <span class="number">23</span>;
            <span class="doccomment">/// Unconditional I/O exiting.
            </span><span class="kw">const </span>UNCOND_IO_EXITING = <span class="number">1 </span>&lt;&lt; <span class="number">24</span>;
            <span class="doccomment">/// Use I/O bitmaps.
            </span><span class="kw">const </span>USE_IO_BITMAPS = <span class="number">1 </span>&lt;&lt; <span class="number">25</span>;
            <span class="doccomment">/// Monitor trap flag.
            </span><span class="kw">const </span>MONITOR_TRAP_FLAG = <span class="number">1 </span>&lt;&lt; <span class="number">27</span>;
            <span class="doccomment">/// Use MSR bitmaps.
            </span><span class="kw">const </span>USE_MSR_BITMAPS = <span class="number">1 </span>&lt;&lt; <span class="number">28</span>;
            <span class="doccomment">/// MONITOR exiting.
            </span><span class="kw">const </span>MONITOR_EXITING = <span class="number">1 </span>&lt;&lt; <span class="number">29</span>;
            <span class="doccomment">/// PAUSE exiting.
            </span><span class="kw">const </span>PAUSE_EXITING = <span class="number">1 </span>&lt;&lt; <span class="number">30</span>;
            <span class="doccomment">/// Activate secondary controls.
            </span><span class="kw">const </span>SECONDARY_CONTROLS = <span class="number">1 </span>&lt;&lt; <span class="number">31</span>;
        }
    }

    <span class="macro">bitflags! </span>{
        <span class="doccomment">/// Secondary processor-based VM-execution controls.
        ///
        /// A set of bitmask flags useful when setting up [`SECONDARY_PROCBASED_EXEC_CONTROLS`] VMCS field.
        ///
        /// See Intel SDM, Volume 3C, Section 24.6.2, Table 24-7.
        </span><span class="kw">pub struct </span>SecondaryControls: u32 {
            <span class="doccomment">/// Virtualize APIC accesses.
            </span><span class="kw">const </span>VIRTUALIZE_APIC = <span class="number">1 </span>&lt;&lt; <span class="number">0</span>;
            <span class="doccomment">/// Enable EPT.
            </span><span class="kw">const </span>ENABLE_EPT = <span class="number">1 </span>&lt;&lt; <span class="number">1</span>;
            <span class="doccomment">/// Descriptor-table exiting.
            </span><span class="kw">const </span>DTABLE_EXITING = <span class="number">1 </span>&lt;&lt; <span class="number">2</span>;
            <span class="doccomment">/// Enable RDTSCP.
            </span><span class="kw">const </span>ENABLE_RDTSCP = <span class="number">1 </span>&lt;&lt; <span class="number">3</span>;
            <span class="doccomment">/// Virtualize x2APIC mode.
            </span><span class="kw">const </span>VIRTUALIZE_X2APIC = <span class="number">1 </span>&lt;&lt; <span class="number">4</span>;
            <span class="doccomment">/// Enable VPID.
            </span><span class="kw">const </span>ENABLE_VPID = <span class="number">1 </span>&lt;&lt; <span class="number">5</span>;
            <span class="doccomment">/// WBINVD exiting.
            </span><span class="kw">const </span>WBINVD_EXITING = <span class="number">1 </span>&lt;&lt; <span class="number">6</span>;
            <span class="doccomment">/// Unrestricted guest.
            </span><span class="kw">const </span>UNRESTRICTED_GUEST = <span class="number">1 </span>&lt;&lt; <span class="number">7</span>;
            <span class="doccomment">/// APIC-register virtualization.
            </span><span class="kw">const </span>VIRTUALIZE_APIC_REGISTER = <span class="number">1 </span>&lt;&lt; <span class="number">8</span>;
            <span class="doccomment">/// Virtual-interrupt delivery.
            </span><span class="kw">const </span>VIRTUAL_INTERRUPT_DELIVERY = <span class="number">1 </span>&lt;&lt; <span class="number">9</span>;
            <span class="doccomment">/// PAUSE-loop exiting.
            </span><span class="kw">const </span>PAUSE_LOOP_EXITING = <span class="number">1 </span>&lt;&lt; <span class="number">10</span>;
            <span class="doccomment">/// RDRAND exiting.
            </span><span class="kw">const </span>RDRAND_EXITING = <span class="number">1 </span>&lt;&lt; <span class="number">11</span>;
            <span class="doccomment">/// Enable INVPCID.
            </span><span class="kw">const </span>ENABLE_INVPCID = <span class="number">1 </span>&lt;&lt; <span class="number">12</span>;
            <span class="doccomment">/// Enable VM functions.
            </span><span class="kw">const </span>ENABLE_VM_FUNCTIONS = <span class="number">1 </span>&lt;&lt; <span class="number">13</span>;
            <span class="doccomment">/// VMCS shadowing.
            </span><span class="kw">const </span>VMCS_SHADOWING = <span class="number">1 </span>&lt;&lt; <span class="number">14</span>;
            <span class="doccomment">/// Enable ENCLS exiting.
            </span><span class="kw">const </span>ENCLS_EXITING = <span class="number">1 </span>&lt;&lt; <span class="number">15</span>;
            <span class="doccomment">/// RDSEED exiting.
            </span><span class="kw">const </span>RDSEED_EXITING = <span class="number">1 </span>&lt;&lt; <span class="number">16</span>;
            <span class="doccomment">/// Enable PML.
            </span><span class="kw">const </span>ENABLE_PML = <span class="number">1 </span>&lt;&lt; <span class="number">17</span>;
            <span class="doccomment">/// EPT-violation #VE.
            </span><span class="kw">const </span>EPT_VIOLATION_VE = <span class="number">1 </span>&lt;&lt; <span class="number">18</span>;
            <span class="doccomment">/// Conceal VMX from PT.
            </span><span class="kw">const </span>CONCEAL_VMX_FROM_PT = <span class="number">1 </span>&lt;&lt; <span class="number">19</span>;
            <span class="doccomment">/// Enable XSAVES/XRSTORS.
            </span><span class="kw">const </span>ENABLE_XSAVES_XRSTORS = <span class="number">1 </span>&lt;&lt; <span class="number">20</span>;
            <span class="doccomment">/// Mode-based execute control for EPT.
            </span><span class="kw">const </span>MODE_BASED_EPT = <span class="number">1 </span>&lt;&lt; <span class="number">22</span>;
            <span class="doccomment">/// Sub-page write permissions for EPT.
            </span><span class="kw">const </span>SUB_PAGE_EPT = <span class="number">1 </span>&lt;&lt; <span class="number">23</span>;
            <span class="doccomment">/// Intel PT uses guest physical addresses.
            </span><span class="kw">const </span>INTEL_PT_GUEST_PHYSICAL = <span class="number">1 </span>&lt;&lt; <span class="number">24</span>;
            <span class="doccomment">/// Use TSC scaling.
            </span><span class="kw">const </span>USE_TSC_SCALING = <span class="number">1 </span>&lt;&lt; <span class="number">25</span>;
            <span class="doccomment">/// Enable user wait and pause.
            </span><span class="kw">const </span>ENABLE_USER_WAIT_PAUSE = <span class="number">1 </span>&lt;&lt; <span class="number">26</span>;
            <span class="doccomment">/// Enable ENCLV exiting.
            </span><span class="kw">const </span>ENCLV_EXITING = <span class="number">1 </span>&lt;&lt; <span class="number">28</span>;
        }
    }

    <span class="macro">bitflags! </span>{
        <span class="doccomment">/// VM-entry controls.
        ///
        /// A set of bitmask flags useful when setting up [`VMENTRY_CONTROLS`] VMCS field.
        ///
        /// See Intel SDM, Volume 3C, Section 24.8.
        </span><span class="kw">pub struct </span>EntryControls: u32 {
            <span class="doccomment">/// Load debug controls.
            </span><span class="kw">const </span>LOAD_DEBUG_CONTROLS = <span class="number">1 </span>&lt;&lt; <span class="number">2</span>;
            <span class="doccomment">/// IA-32e mode guest.
            </span><span class="kw">const </span>IA32E_MODE_GUEST = <span class="number">1 </span>&lt;&lt; <span class="number">9</span>;
            <span class="doccomment">/// Entry to SMM.
            </span><span class="kw">const </span>ENTRY_TO_SMM = <span class="number">1 </span>&lt;&lt; <span class="number">10</span>;
            <span class="doccomment">/// Deactivate dual-monitor treatment.
            </span><span class="kw">const </span>DEACTIVATE_DUAL_MONITOR = <span class="number">1 </span>&lt;&lt; <span class="number">11</span>;
            <span class="doccomment">/// Load IA32_PERF_GLOBAL_CTRL.
            </span><span class="kw">const </span>LOAD_IA32_PERF_GLOBAL_CTRL = <span class="number">1 </span>&lt;&lt; <span class="number">13</span>;
            <span class="doccomment">/// Load IA32_PAT.
            </span><span class="kw">const </span>LOAD_IA32_PAT = <span class="number">1 </span>&lt;&lt; <span class="number">14</span>;
            <span class="doccomment">/// Load IA32_EFER.
            </span><span class="kw">const </span>LOAD_IA32_EFER = <span class="number">1 </span>&lt;&lt; <span class="number">15</span>;
            <span class="doccomment">/// Load IA32_BNDCFGS.
            </span><span class="kw">const </span>LOAD_IA32_BNDCFGS = <span class="number">1 </span>&lt;&lt; <span class="number">16</span>;
            <span class="doccomment">/// Conceal VMX from PT.
            </span><span class="kw">const </span>CONCEAL_VMX_FROM_PT = <span class="number">1 </span>&lt;&lt; <span class="number">17</span>;
            <span class="doccomment">/// Load IA32_RTIT_CTL.
            </span><span class="kw">const </span>LOAD_IA32_RTIT_CTL = <span class="number">1 </span>&lt;&lt; <span class="number">18</span>;
        }
    }

    <span class="macro">bitflags! </span>{
        <span class="doccomment">/// VM-exit controls.
        ///
        /// A set of bitmask flags useful when setting up [`VMEXIT_CONTROLS`] VMCS field.
        ///
        /// See Intel SDM, Volume 3C, Section 24.7.
        </span><span class="kw">pub struct </span>ExitControls: u32 {
            <span class="doccomment">/// Save debug controls.
            </span><span class="kw">const </span>SAVE_DEBUG_CONTROLS = <span class="number">1 </span>&lt;&lt; <span class="number">2</span>;
            <span class="doccomment">/// Host address-space size.
            </span><span class="kw">const </span>HOST_ADDRESS_SPACE_SIZE = <span class="number">1 </span>&lt;&lt; <span class="number">9</span>;
            <span class="doccomment">/// Load IA32_PERF_GLOBAL_CTRL.
            </span><span class="kw">const </span>LOAD_IA32_PERF_GLOBAL_CTRL = <span class="number">1 </span>&lt;&lt; <span class="number">12</span>;
            <span class="doccomment">/// Acknowledge interrupt on exit.
            </span><span class="kw">const </span>ACK_INTERRUPT_ON_EXIT = <span class="number">1 </span>&lt;&lt; <span class="number">15</span>;
            <span class="doccomment">/// Save IA32_PAT.
            </span><span class="kw">const </span>SAVE_IA32_PAT = <span class="number">1 </span>&lt;&lt; <span class="number">18</span>;
            <span class="doccomment">/// Load IA32_PAT.
            </span><span class="kw">const </span>LOAD_IA32_PAT = <span class="number">1 </span>&lt;&lt; <span class="number">19</span>;
            <span class="doccomment">/// Save IA32_EFER.
            </span><span class="kw">const </span>SAVE_IA32_EFER = <span class="number">1 </span>&lt;&lt; <span class="number">20</span>;
            <span class="doccomment">/// Load IA32_EFER.
            </span><span class="kw">const </span>LOAD_IA32_EFER = <span class="number">1 </span>&lt;&lt; <span class="number">21</span>;
            <span class="doccomment">/// Save VMX-preemption timer.
            </span><span class="kw">const </span>SAVE_VMX_PREEMPTION_TIMER = <span class="number">1 </span>&lt;&lt; <span class="number">22</span>;
            <span class="doccomment">/// Clear IA32_BNDCFGS.
            </span><span class="kw">const </span>CLEAR_IA32_BNDCFGS = <span class="number">1 </span>&lt;&lt; <span class="number">23</span>;
            <span class="doccomment">/// Conceal VMX from PT.
            </span><span class="kw">const </span>CONCEAL_VMX_FROM_PT = <span class="number">1 </span>&lt;&lt; <span class="number">24</span>;
            <span class="doccomment">/// Clear IA32_RTIT_CTL.
            </span><span class="kw">const </span>CLEAR_IA32_RTIT_CTL = <span class="number">1 </span>&lt;&lt; <span class="number">25</span>;
        }
    }
}

<span class="doccomment">/// Fields used to access guest-state area.
</span><span class="kw">pub mod </span>guest {
    <span class="comment">// B.1.2.: 16-bit guest-state fields
    </span><span class="doccomment">/// Guest ES selector.
    </span><span class="kw">pub const </span>ES_SELECTOR: u32 = <span class="number">0x800</span>;
    <span class="doccomment">/// Guest CS selector.
    </span><span class="kw">pub const </span>CS_SELECTOR: u32 = <span class="number">0x802</span>;
    <span class="doccomment">/// Guest SS selector.
    </span><span class="kw">pub const </span>SS_SELECTOR: u32 = <span class="number">0x804</span>;
    <span class="doccomment">/// Guest DS selector.
    </span><span class="kw">pub const </span>DS_SELECTOR: u32 = <span class="number">0x806</span>;
    <span class="doccomment">/// Guest FS selector.
    </span><span class="kw">pub const </span>FS_SELECTOR: u32 = <span class="number">0x808</span>;
    <span class="doccomment">/// Guest GS selector.
    </span><span class="kw">pub const </span>GS_SELECTOR: u32 = <span class="number">0x80A</span>;
    <span class="doccomment">/// Guest LDTR selector.
    </span><span class="kw">pub const </span>LDTR_SELECTOR: u32 = <span class="number">0x80C</span>;
    <span class="doccomment">/// Guest TR selector.
    </span><span class="kw">pub const </span>TR_SELECTOR: u32 = <span class="number">0x80E</span>;
    <span class="doccomment">/// Guest interrupt status.
    </span><span class="kw">pub const </span>INTERRUPT_STATUS: u32 = <span class="number">0x810</span>;
    <span class="doccomment">/// PML index.
    </span><span class="kw">pub const </span>PML_INDEX: u32 = <span class="number">0x812</span>;

    <span class="comment">// B.2.3.: 64-bit guest-state fields
    </span><span class="doccomment">/// VMCS link pointer (full).
    </span><span class="kw">pub const </span>LINK_PTR_FULL: u32 = <span class="number">0x2800</span>;
    <span class="doccomment">/// VMCS link pointer (high).
    </span><span class="kw">pub const </span>LINK_PTR_HIGH: u32 = <span class="number">0x2801</span>;
    <span class="doccomment">/// Guest IA32_DEBUGCTL (full).
    </span><span class="kw">pub const </span>IA32_DEBUGCTL_FULL: u32 = <span class="number">0x2802</span>;
    <span class="doccomment">/// Guest IA32_DEBUGCTL (high).
    </span><span class="kw">pub const </span>IA32_DEBUGCTL_HIGH: u32 = <span class="number">0x2803</span>;
    <span class="doccomment">/// Guest IA32_PAT (full).
    </span><span class="kw">pub const </span>IA32_PAT_FULL: u32 = <span class="number">0x2804</span>;
    <span class="doccomment">/// Guest IA32_PAT (high).
    </span><span class="kw">pub const </span>IA32_PAT_HIGH: u32 = <span class="number">0x2805</span>;
    <span class="doccomment">/// Guest IA32_EFER (full).
    </span><span class="kw">pub const </span>IA32_EFER_FULL: u32 = <span class="number">0x2806</span>;
    <span class="doccomment">/// Guest IA32_EFER (high).
    </span><span class="kw">pub const </span>IA32_EFER_HIGH: u32 = <span class="number">0x2807</span>;
    <span class="doccomment">/// Guest IA32_PERF_GLOBAL_CTRL (full).
    </span><span class="kw">pub const </span>IA32_PERF_GLOBAL_CTRL_FULL: u32 = <span class="number">0x2808</span>;
    <span class="doccomment">/// Guest IA32_PERF_GLOBAL_CTRL (high).
    </span><span class="kw">pub const </span>IA32_PERF_GLOBAL_CTRL_HIGH: u32 = <span class="number">0x2809</span>;
    <span class="doccomment">/// Guest PDPTE0 (full).
    </span><span class="kw">pub const </span>PDPTE0_FULL: u32 = <span class="number">0x280A</span>;
    <span class="doccomment">/// Guest PDPTE0 (high).
    </span><span class="kw">pub const </span>PDPTE0_HIGH: u32 = <span class="number">0x280B</span>;
    <span class="doccomment">/// Guest PDPTE1 (full).
    </span><span class="kw">pub const </span>PDPTE1_FULL: u32 = <span class="number">0x280C</span>;
    <span class="doccomment">/// Guest PDPTE1 (high).
    </span><span class="kw">pub const </span>PDPTE1_HIGH: u32 = <span class="number">0x280D</span>;
    <span class="doccomment">/// Guest PDPTE2 (full).
    </span><span class="kw">pub const </span>PDPTE2_FULL: u32 = <span class="number">0x280E</span>;
    <span class="doccomment">/// Guest PDPTE2 (high).
    </span><span class="kw">pub const </span>PDPTE2_HIGH: u32 = <span class="number">0x280F</span>;
    <span class="doccomment">/// Guest PDPTE3 (full).
    </span><span class="kw">pub const </span>PDPTE3_FULL: u32 = <span class="number">0x2810</span>;
    <span class="doccomment">/// Guest PDPTE3 (high).
    </span><span class="kw">pub const </span>PDPTE3_HIGH: u32 = <span class="number">0x2811</span>;
    <span class="doccomment">/// Guest IA32_BNDCFGS (full).
    </span><span class="kw">pub const </span>IA32_BNDCFGS_FULL: u32 = <span class="number">0x2812</span>;
    <span class="doccomment">/// Guest IA32_BNDCFGS (high).
    </span><span class="kw">pub const </span>IA32_BNDCFGS_HIGH: u32 = <span class="number">0x2813</span>;
    <span class="doccomment">/// Guest IA32_RTIT_CTL (full).
    </span><span class="kw">pub const </span>IA32_RTIT_CTL_FULL: u32 = <span class="number">0x2814</span>;
    <span class="doccomment">/// Guest IA32_RTIT_CTL (high).
    </span><span class="kw">pub const </span>IA32_RTIT_CTL_HIGH: u32 = <span class="number">0x2815</span>;

    <span class="comment">// B.3.3.: 32-bit guest-state fields
    </span><span class="doccomment">/// Guest ES limit.
    </span><span class="kw">pub const </span>ES_LIMIT: u32 = <span class="number">0x4800</span>;
    <span class="doccomment">/// Guest CS limit.
    </span><span class="kw">pub const </span>CS_LIMIT: u32 = <span class="number">0x4802</span>;
    <span class="doccomment">/// Guest SS limit.
    </span><span class="kw">pub const </span>SS_LIMIT: u32 = <span class="number">0x4804</span>;
    <span class="doccomment">/// Guest DS limit.
    </span><span class="kw">pub const </span>DS_LIMIT: u32 = <span class="number">0x4806</span>;
    <span class="doccomment">/// Guest FS limit.
    </span><span class="kw">pub const </span>FS_LIMIT: u32 = <span class="number">0x4808</span>;
    <span class="doccomment">/// Guest GS limit.
    </span><span class="kw">pub const </span>GS_LIMIT: u32 = <span class="number">0x480A</span>;
    <span class="doccomment">/// Guest LDTR limit.
    </span><span class="kw">pub const </span>LDTR_LIMIT: u32 = <span class="number">0x480C</span>;
    <span class="doccomment">/// Guest TR limit.
    </span><span class="kw">pub const </span>TR_LIMIT: u32 = <span class="number">0x480E</span>;
    <span class="doccomment">/// Guest GDTR limit.
    </span><span class="kw">pub const </span>GDTR_LIMIT: u32 = <span class="number">0x4810</span>;
    <span class="doccomment">/// Guest IDTR limit.
    </span><span class="kw">pub const </span>IDTR_LIMIT: u32 = <span class="number">0x4812</span>;
    <span class="doccomment">/// Guest ES access rights.
    </span><span class="kw">pub const </span>ES_ACCESS_RIGHTS: u32 = <span class="number">0x4814</span>;
    <span class="doccomment">/// Guest CS access rights.
    </span><span class="kw">pub const </span>CS_ACCESS_RIGHTS: u32 = <span class="number">0x4816</span>;
    <span class="doccomment">/// Guest SS access rights.
    </span><span class="kw">pub const </span>SS_ACCESS_RIGHTS: u32 = <span class="number">0x4818</span>;
    <span class="doccomment">/// Guest DS access rights.
    </span><span class="kw">pub const </span>DS_ACCESS_RIGHTS: u32 = <span class="number">0x481A</span>;
    <span class="doccomment">/// Guest FS access rights.
    </span><span class="kw">pub const </span>FS_ACCESS_RIGHTS: u32 = <span class="number">0x481C</span>;
    <span class="doccomment">/// Guest GS access rights.
    </span><span class="kw">pub const </span>GS_ACCESS_RIGHTS: u32 = <span class="number">0x481E</span>;
    <span class="doccomment">/// Guest LDTR access rights.
    </span><span class="kw">pub const </span>LDTR_ACCESS_RIGHTS: u32 = <span class="number">0x4820</span>;
    <span class="doccomment">/// Guest TR access rights.
    </span><span class="kw">pub const </span>TR_ACCESS_RIGHTS: u32 = <span class="number">0x4822</span>;
    <span class="doccomment">/// Guest interruptibility state.
    </span><span class="kw">pub const </span>INTERRUPTIBILITY_STATE: u32 = <span class="number">0x4824</span>;
    <span class="doccomment">/// Guest activity state.
    </span><span class="kw">pub const </span>ACTIVITY_STATE: u32 = <span class="number">0x4826</span>;
    <span class="doccomment">/// Guest SMBASE.
    </span><span class="kw">pub const </span>SMBASE: u32 = <span class="number">0x4828</span>;
    <span class="doccomment">/// Guest IA32_SYSENTER_CS.
    </span><span class="kw">pub const </span>IA32_SYSENTER_CS: u32 = <span class="number">0x482A</span>;
    <span class="doccomment">/// VMX-preemption timer value.
    </span><span class="kw">pub const </span>VMX_PREEMPTION_TIMER_VALUE: u32 = <span class="number">0x482E</span>;

    <span class="comment">// B.4.3.: natural-width guest-state fields
    </span><span class="doccomment">/// Guest CR0.
    </span><span class="kw">pub const </span>CR0: u32 = <span class="number">0x6800</span>;
    <span class="doccomment">/// Guest CR3.
    </span><span class="kw">pub const </span>CR3: u32 = <span class="number">0x6802</span>;
    <span class="doccomment">/// Guest CR4.
    </span><span class="kw">pub const </span>CR4: u32 = <span class="number">0x6804</span>;
    <span class="doccomment">/// Guest ES base.
    </span><span class="kw">pub const </span>ES_BASE: u32 = <span class="number">0x6806</span>;
    <span class="doccomment">/// Guest CS base.
    </span><span class="kw">pub const </span>CS_BASE: u32 = <span class="number">0x6808</span>;
    <span class="doccomment">/// Guest SS base.
    </span><span class="kw">pub const </span>SS_BASE: u32 = <span class="number">0x680A</span>;
    <span class="doccomment">/// Guest DS base.
    </span><span class="kw">pub const </span>DS_BASE: u32 = <span class="number">0x680C</span>;
    <span class="doccomment">/// Guest FS base.
    </span><span class="kw">pub const </span>FS_BASE: u32 = <span class="number">0x680E</span>;
    <span class="doccomment">/// Guest GS base.
    </span><span class="kw">pub const </span>GS_BASE: u32 = <span class="number">0x6810</span>;
    <span class="doccomment">/// Guest LDTR base.
    </span><span class="kw">pub const </span>LDTR_BASE: u32 = <span class="number">0x6812</span>;
    <span class="doccomment">/// Guest TR base.
    </span><span class="kw">pub const </span>TR_BASE: u32 = <span class="number">0x6814</span>;
    <span class="doccomment">/// Guest GDTR base.
    </span><span class="kw">pub const </span>GDTR_BASE: u32 = <span class="number">0x6816</span>;
    <span class="doccomment">/// Guest IDTR base.
    </span><span class="kw">pub const </span>IDTR_BASE: u32 = <span class="number">0x6818</span>;
    <span class="doccomment">/// Guest DR7.
    </span><span class="kw">pub const </span>DR7: u32 = <span class="number">0x681A</span>;
    <span class="doccomment">/// Guest RSP.
    </span><span class="kw">pub const </span>RSP: u32 = <span class="number">0x681C</span>;
    <span class="doccomment">/// Guest RIP.
    </span><span class="kw">pub const </span>RIP: u32 = <span class="number">0x681E</span>;
    <span class="doccomment">/// Guest RFLAGS.
    </span><span class="kw">pub const </span>RFLAGS: u32 = <span class="number">0x6820</span>;
    <span class="doccomment">/// Guest pending debug exceptions.
    </span><span class="kw">pub const </span>PENDING_DBG_EXCEPTIONS: u32 = <span class="number">0x6822</span>;
    <span class="doccomment">/// Guest IA32_SYSENTER_ESP.
    </span><span class="kw">pub const </span>IA32_SYSENTER_ESP: u32 = <span class="number">0x6824</span>;
    <span class="doccomment">/// Guest IA32_SYSENTER_EIP.
    </span><span class="kw">pub const </span>IA32_SYSENTER_EIP: u32 = <span class="number">0x6826</span>;
}

<span class="doccomment">/// Fields used to access host-state area.
</span><span class="kw">pub mod </span>host {
    <span class="comment">// B.1.3.: 16-bit host-state fields
    </span><span class="doccomment">/// Host ES selector.
    </span><span class="kw">pub const </span>ES_SELECTOR: u32 = <span class="number">0xC00</span>;
    <span class="doccomment">/// Host CS selector.
    </span><span class="kw">pub const </span>CS_SELECTOR: u32 = <span class="number">0xC02</span>;
    <span class="doccomment">/// Host SS selector.
    </span><span class="kw">pub const </span>SS_SELECTOR: u32 = <span class="number">0xC04</span>;
    <span class="doccomment">/// Host DS selector.
    </span><span class="kw">pub const </span>DS_SELECTOR: u32 = <span class="number">0xC06</span>;
    <span class="doccomment">/// Host FS selector.
    </span><span class="kw">pub const </span>FS_SELECTOR: u32 = <span class="number">0xC08</span>;
    <span class="doccomment">/// Host GS selector.
    </span><span class="kw">pub const </span>GS_SELECTOR: u32 = <span class="number">0xC0A</span>;
    <span class="doccomment">/// Host TR selector.
    </span><span class="kw">pub const </span>TR_SELECTOR: u32 = <span class="number">0xC0C</span>;

    <span class="comment">// B.2.4.: 64-bit host-state fields
    </span><span class="doccomment">/// Host IA32_PAT (full).
    </span><span class="kw">pub const </span>IA32_PAT_FULL: u32 = <span class="number">0x2C00</span>;
    <span class="doccomment">/// Host IA32_PAT (high).
    </span><span class="kw">pub const </span>IA32_PAT_HIGH: u32 = <span class="number">0x2C01</span>;
    <span class="doccomment">/// Host IA32_EFER (full).
    </span><span class="kw">pub const </span>IA32_EFER_FULL: u32 = <span class="number">0x2C02</span>;
    <span class="doccomment">/// Host IA32_EFER (high).
    </span><span class="kw">pub const </span>IA32_EFER_HIGH: u32 = <span class="number">0x2C03</span>;
    <span class="doccomment">/// Host IA32_PERF_GLOBAL_CTRL (full).
    </span><span class="kw">pub const </span>IA32_PERF_GLOBAL_CTRL_FULL: u32 = <span class="number">0x2C04</span>;
    <span class="doccomment">/// Host IA32_PERF_GLOBAL_CTRL (high).
    </span><span class="kw">pub const </span>IA32_PERF_GLOBAL_CTRL_HIGH: u32 = <span class="number">0x2C05</span>;

    <span class="comment">// B.3.4.: 32-bit host-state field
    </span><span class="doccomment">/// Host IA32_SYSENTER_CS.
    </span><span class="kw">pub const </span>IA32_SYSENTER_CS: u32 = <span class="number">0x4C00</span>;

    <span class="comment">// B.4.4.: natural-width host-state fields
    </span><span class="doccomment">/// Host CR0.
    </span><span class="kw">pub const </span>CR0: u32 = <span class="number">0x6C00</span>;
    <span class="doccomment">/// Host CR3.
    </span><span class="kw">pub const </span>CR3: u32 = <span class="number">0x6C02</span>;
    <span class="doccomment">/// Host CR4.
    </span><span class="kw">pub const </span>CR4: u32 = <span class="number">0x6C04</span>;
    <span class="doccomment">/// Host FS base.
    </span><span class="kw">pub const </span>FS_BASE: u32 = <span class="number">0x6C06</span>;
    <span class="doccomment">/// Host GS base.
    </span><span class="kw">pub const </span>GS_BASE: u32 = <span class="number">0x6C08</span>;
    <span class="doccomment">/// Host TR base.
    </span><span class="kw">pub const </span>TR_BASE: u32 = <span class="number">0x6C0A</span>;
    <span class="doccomment">/// Host GDTR base.
    </span><span class="kw">pub const </span>GDTR_BASE: u32 = <span class="number">0x6C0C</span>;
    <span class="doccomment">/// Host IDTR base.
    </span><span class="kw">pub const </span>IDTR_BASE: u32 = <span class="number">0x6C0E</span>;
    <span class="doccomment">/// Host IA32_SYSENTER_ESP.
    </span><span class="kw">pub const </span>IA32_SYSENTER_ESP: u32 = <span class="number">0x6C10</span>;
    <span class="doccomment">/// Host IA32_SYSENTER_EIP.
    </span><span class="kw">pub const </span>IA32_SYSENTER_EIP: u32 = <span class="number">0x6C12</span>;
    <span class="doccomment">/// Host RSP.
    </span><span class="kw">pub const </span>RSP: u32 = <span class="number">0x6C14</span>;
    <span class="doccomment">/// Host RIP.
    </span><span class="kw">pub const </span>RIP: u32 = <span class="number">0x6C16</span>;
}

<span class="doccomment">/// VM-exit information fields.
</span><span class="kw">pub mod </span>ro {
    <span class="comment">// B.2.2.: 64-bit read-only data fields
    </span><span class="doccomment">/// Guest-physical address (full).
    </span><span class="kw">pub const </span>GUEST_PHYSICAL_ADDR_FULL: u32 = <span class="number">0x2400</span>;
    <span class="doccomment">/// Guest-physical address (high).
    </span><span class="kw">pub const </span>GUEST_PHYSICAL_ADDR_HIGH: u32 = <span class="number">0x2401</span>;

    <span class="comment">// B.3.2.: 32-bit read-only data fields
    </span><span class="doccomment">/// VM-instruction error.
    </span><span class="kw">pub const </span>VM_INSTRUCTION_ERROR: u32 = <span class="number">0x4400</span>;
    <span class="doccomment">/// Exit reason.
    </span><span class="kw">pub const </span>EXIT_REASON: u32 = <span class="number">0x4402</span>;
    <span class="doccomment">/// VM-exit interruption information.
    </span><span class="kw">pub const </span>VMEXIT_INTERRUPTION_INFO: u32 = <span class="number">0x4404</span>;
    <span class="doccomment">/// VM-exit interruption error code.
    </span><span class="kw">pub const </span>VMEXIT_INTERRUPTION_ERR_CODE: u32 = <span class="number">0x4406</span>;
    <span class="doccomment">/// IDT-vectoring information field.
    </span><span class="kw">pub const </span>IDT_VECTORING_INFO: u32 = <span class="number">0x4408</span>;
    <span class="doccomment">/// IDT-vectoring error code.
    </span><span class="kw">pub const </span>IDT_VECTORING_ERR_CODE: u32 = <span class="number">0x440A</span>;
    <span class="doccomment">/// VM-exit instruction length.
    </span><span class="kw">pub const </span>VMEXIT_INSTRUCTION_LEN: u32 = <span class="number">0x440C</span>;
    <span class="doccomment">/// VM-exit instruction information.
    </span><span class="kw">pub const </span>VMEXIT_INSTRUCTION_INFO: u32 = <span class="number">0x440E</span>;

    <span class="comment">// B.4.2.: natural-width read-only data fields
    </span><span class="doccomment">/// Exit qualification.
    </span><span class="kw">pub const </span>EXIT_QUALIFICATION: u32 = <span class="number">0x6400</span>;
    <span class="doccomment">/// I/O RCX.
    </span><span class="kw">pub const </span>IO_RCX: u32 = <span class="number">0x6402</span>;
    <span class="doccomment">/// I/O RSI.
    </span><span class="kw">pub const </span>IO_RSI: u32 = <span class="number">0x6404</span>;
    <span class="doccomment">/// I/O RDI.
    </span><span class="kw">pub const </span>IO_RDI: u32 = <span class="number">0x6406</span>;
    <span class="doccomment">/// I/O RIP.
    </span><span class="kw">pub const </span>IO_RIP: u32 = <span class="number">0x6408</span>;
    <span class="doccomment">/// Guest-linear address.
    </span><span class="kw">pub const </span>GUEST_LINEAR_ADDR: u32 = <span class="number">0x640A</span>;
}
</code></pre></div></section></main></body></html>