#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000021bb0529fd0 .scope module, "PipeLine_sim" "PipeLine_sim" 2 51;
 .timescale 0 0;
v0000021bb0792da0_0 .net "PC", 31 0, L_0000021bb0816480;  1 drivers
v0000021bb0791900_0 .net "cycles_consumed", 31 0, v0000021bb0792bc0_0;  1 drivers
v0000021bb0791a40_0 .var "input_clk", 0 0;
v0000021bb0791ae0_0 .var "rst", 0 0;
S_0000021bb05396f0 .scope module, "cpu" "PL_CPU" 2 57, 3 2 0, S_0000021bb0529fd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_0000021bb06d0090 .functor NOR 1, v0000021bb0791a40_0, v0000021bb0779c60_0, C4<0>, C4<0>;
L_0000021bb06cf8b0 .functor AND 1, v0000021bb075f7e0_0, v0000021bb075f6a0_0, C4<1>, C4<1>;
L_0000021bb06cfed0 .functor AND 1, L_0000021bb06cf8b0, L_0000021bb0791b80, C4<1>, C4<1>;
L_0000021bb06d0640 .functor AND 1, v0000021bb0750900_0, v0000021bb0750860_0, C4<1>, C4<1>;
L_0000021bb06d0f70 .functor AND 1, L_0000021bb06d0640, L_0000021bb0791ea0, C4<1>, C4<1>;
L_0000021bb06d01e0 .functor AND 1, v0000021bb0779b20_0, v0000021bb0779940_0, C4<1>, C4<1>;
L_0000021bb06cff40 .functor AND 1, L_0000021bb06d01e0, L_0000021bb0791c20, C4<1>, C4<1>;
L_0000021bb06d06b0 .functor AND 1, v0000021bb075f7e0_0, v0000021bb075f6a0_0, C4<1>, C4<1>;
L_0000021bb06cf990 .functor AND 1, L_0000021bb06d06b0, L_0000021bb07921c0, C4<1>, C4<1>;
L_0000021bb06d0fe0 .functor AND 1, v0000021bb0750900_0, v0000021bb0750860_0, C4<1>, C4<1>;
L_0000021bb06d1050 .functor AND 1, L_0000021bb06d0fe0, L_0000021bb0792580, C4<1>, C4<1>;
L_0000021bb06d0aa0 .functor AND 1, v0000021bb0779b20_0, v0000021bb0779940_0, C4<1>, C4<1>;
L_0000021bb06d0790 .functor AND 1, L_0000021bb06d0aa0, L_0000021bb07926c0, C4<1>, C4<1>;
L_0000021bb0797250 .functor NOT 1, L_0000021bb06d0090, C4<0>, C4<0>, C4<0>;
L_0000021bb0797720 .functor NOT 1, L_0000021bb06d0090, C4<0>, C4<0>, C4<0>;
L_0000021bb07fa2e0 .functor NOT 1, L_0000021bb06d0090, C4<0>, C4<0>, C4<0>;
L_0000021bb07fbc40 .functor NOT 1, L_0000021bb06d0090, C4<0>, C4<0>, C4<0>;
L_0000021bb07fbcb0 .functor NOT 1, L_0000021bb06d0090, C4<0>, C4<0>, C4<0>;
L_0000021bb0816480 .functor BUFZ 32, v0000021bb07767e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021bb077bba0_0 .net "EX1_ALU_OPER1", 31 0, L_0000021bb0798130;  1 drivers
v0000021bb077b920_0 .net "EX1_ALU_OPER2", 31 0, L_0000021bb07fb690;  1 drivers
v0000021bb077cc80_0 .net "EX1_PC", 31 0, v0000021bb075d300_0;  1 drivers
v0000021bb077c320_0 .net "EX1_PFC", 31 0, v0000021bb075ca40_0;  1 drivers
v0000021bb077caa0_0 .net "EX1_PFC_to_IF", 31 0, L_0000021bb078eac0;  1 drivers
v0000021bb077b880_0 .net "EX1_forward_to_B", 31 0, v0000021bb075d620_0;  1 drivers
v0000021bb077b060_0 .net "EX1_is_beq", 0 0, v0000021bb075e8e0_0;  1 drivers
v0000021bb077ac00_0 .net "EX1_is_bne", 0 0, v0000021bb075ede0_0;  1 drivers
v0000021bb077c960_0 .net "EX1_is_jal", 0 0, v0000021bb075d080_0;  1 drivers
v0000021bb077c780_0 .net "EX1_is_jr", 0 0, v0000021bb075e980_0;  1 drivers
v0000021bb077cf00_0 .net "EX1_is_oper2_immed", 0 0, v0000021bb075d3a0_0;  1 drivers
v0000021bb077b9c0_0 .net "EX1_memread", 0 0, v0000021bb075e020_0;  1 drivers
v0000021bb077c280_0 .net "EX1_memwrite", 0 0, v0000021bb075e2a0_0;  1 drivers
v0000021bb077b6a0_0 .net "EX1_opcode", 11 0, v0000021bb075cae0_0;  1 drivers
v0000021bb077d180_0 .net "EX1_predicted", 0 0, v0000021bb075dd00_0;  1 drivers
v0000021bb077ba60_0 .net "EX1_rd_ind", 4 0, v0000021bb075d4e0_0;  1 drivers
v0000021bb077ca00_0 .net "EX1_rd_indzero", 0 0, v0000021bb075d580_0;  1 drivers
v0000021bb077c820_0 .net "EX1_regwrite", 0 0, v0000021bb075d6c0_0;  1 drivers
v0000021bb077b7e0_0 .net "EX1_rs1", 31 0, v0000021bb075cc20_0;  1 drivers
v0000021bb077cb40_0 .net "EX1_rs1_ind", 4 0, v0000021bb075e3e0_0;  1 drivers
v0000021bb077bc40_0 .net "EX1_rs2", 31 0, v0000021bb075d1c0_0;  1 drivers
v0000021bb077cfa0_0 .net "EX1_rs2_ind", 4 0, v0000021bb075d800_0;  1 drivers
v0000021bb077b240_0 .net "EX1_rs2_out", 31 0, L_0000021bb07fba10;  1 drivers
v0000021bb077b1a0_0 .net "EX2_ALU_OPER1", 31 0, v0000021bb0760780_0;  1 drivers
v0000021bb077c460_0 .net "EX2_ALU_OPER2", 31 0, v0000021bb07603c0_0;  1 drivers
v0000021bb077cbe0_0 .net "EX2_ALU_OUT", 31 0, L_0000021bb078e8e0;  1 drivers
v0000021bb077d2c0_0 .net "EX2_PC", 31 0, v0000021bb0760820_0;  1 drivers
v0000021bb077d220_0 .net "EX2_PFC_to_IF", 31 0, v0000021bb075fc40_0;  1 drivers
v0000021bb077cdc0_0 .net "EX2_forward_to_B", 31 0, v0000021bb075f240_0;  1 drivers
v0000021bb077ce60_0 .net "EX2_is_beq", 0 0, v0000021bb075f2e0_0;  1 drivers
v0000021bb077d040_0 .net "EX2_is_bne", 0 0, v0000021bb075f380_0;  1 drivers
v0000021bb077d360_0 .net "EX2_is_jal", 0 0, v0000021bb075fec0_0;  1 drivers
v0000021bb077d0e0_0 .net "EX2_is_jr", 0 0, v0000021bb075fb00_0;  1 drivers
v0000021bb077bce0_0 .net "EX2_is_oper2_immed", 0 0, v0000021bb075f420_0;  1 drivers
v0000021bb077b2e0_0 .net "EX2_memread", 0 0, v0000021bb075f560_0;  1 drivers
v0000021bb077c1e0_0 .net "EX2_memwrite", 0 0, v0000021bb075f740_0;  1 drivers
v0000021bb077aca0_0 .net "EX2_opcode", 11 0, v0000021bb075f600_0;  1 drivers
v0000021bb077c0a0_0 .net "EX2_predicted", 0 0, v0000021bb075fba0_0;  1 drivers
v0000021bb077ad40_0 .net "EX2_rd_ind", 4 0, v0000021bb075fa60_0;  1 drivers
v0000021bb077b560_0 .net "EX2_rd_indzero", 0 0, v0000021bb075f6a0_0;  1 drivers
v0000021bb077ade0_0 .net "EX2_regwrite", 0 0, v0000021bb075f7e0_0;  1 drivers
v0000021bb077ae80_0 .net "EX2_rs1", 31 0, v0000021bb075f880_0;  1 drivers
v0000021bb077af20_0 .net "EX2_rs1_ind", 4 0, v0000021bb0760000_0;  1 drivers
v0000021bb077afc0_0 .net "EX2_rs2_ind", 4 0, v0000021bb07600a0_0;  1 drivers
v0000021bb077b380_0 .net "EX2_rs2_out", 31 0, v0000021bb0760140_0;  1 drivers
v0000021bb077b420_0 .net "ID_INST", 31 0, v0000021bb076af40_0;  1 drivers
v0000021bb077c140_0 .net "ID_PC", 31 0, v0000021bb076afe0_0;  1 drivers
v0000021bb077c500_0 .net "ID_PFC_to_EX", 31 0, L_0000021bb0793fc0;  1 drivers
v0000021bb077b4c0_0 .net "ID_PFC_to_IF", 31 0, L_0000021bb0795640;  1 drivers
v0000021bb077bb00_0 .net "ID_forward_to_B", 31 0, L_0000021bb07955a0;  1 drivers
v0000021bb077c5a0_0 .net "ID_is_beq", 0 0, L_0000021bb07949c0;  1 drivers
v0000021bb077bd80_0 .net "ID_is_bne", 0 0, L_0000021bb0794e20;  1 drivers
v0000021bb077b740_0 .net "ID_is_j", 0 0, L_0000021bb0795f00;  1 drivers
v0000021bb077be20_0 .net "ID_is_jal", 0 0, L_0000021bb07960e0;  1 drivers
v0000021bb077c640_0 .net "ID_is_jr", 0 0, L_0000021bb0794ec0;  1 drivers
v0000021bb077c6e0_0 .net "ID_is_oper2_immed", 0 0, L_0000021bb0797870;  1 drivers
v0000021bb077b600_0 .net "ID_memread", 0 0, L_0000021bb0796180;  1 drivers
v0000021bb077bec0_0 .net "ID_memwrite", 0 0, L_0000021bb0795c80;  1 drivers
v0000021bb077bf60_0 .net "ID_opcode", 11 0, v0000021bb0777280_0;  1 drivers
v0000021bb077c000_0 .net "ID_predicted", 0 0, v0000021bb0765ae0_0;  1 drivers
v0000021bb077d540_0 .net "ID_rd_ind", 4 0, v0000021bb0776880_0;  1 drivers
v0000021bb077d9a0_0 .net "ID_regwrite", 0 0, L_0000021bb0795be0;  1 drivers
v0000021bb077dae0_0 .net "ID_rs1", 31 0, v0000021bb0769280_0;  1 drivers
v0000021bb077d860_0 .net "ID_rs1_ind", 4 0, v0000021bb0776920_0;  1 drivers
v0000021bb077d680_0 .net "ID_rs2", 31 0, v0000021bb076acc0_0;  1 drivers
v0000021bb077d720_0 .net "ID_rs2_ind", 4 0, v0000021bb0777a00_0;  1 drivers
v0000021bb077d4a0_0 .net "IF_INST", 31 0, L_0000021bb0797410;  1 drivers
v0000021bb077d7c0_0 .net "IF_pc", 31 0, v0000021bb07767e0_0;  1 drivers
v0000021bb077d400_0 .net "MEM_ALU_OUT", 31 0, v0000021bb0750360_0;  1 drivers
v0000021bb077d5e0_0 .net "MEM_Data_mem_out", 31 0, v0000021bb0778540_0;  1 drivers
v0000021bb077d900_0 .net "MEM_memread", 0 0, v0000021bb074fbe0_0;  1 drivers
v0000021bb077da40_0 .net "MEM_memwrite", 0 0, v0000021bb07507c0_0;  1 drivers
v0000021bb0792f80_0 .net "MEM_opcode", 11 0, v0000021bb074fc80_0;  1 drivers
v0000021bb0793340_0 .net "MEM_rd_ind", 4 0, v0000021bb07504a0_0;  1 drivers
v0000021bb0792620_0 .net "MEM_rd_indzero", 0 0, v0000021bb0750860_0;  1 drivers
v0000021bb0791fe0_0 .net "MEM_regwrite", 0 0, v0000021bb0750900_0;  1 drivers
v0000021bb0792760_0 .net "MEM_rs2", 31 0, v0000021bb07509a0_0;  1 drivers
v0000021bb0792e40_0 .net "PC", 31 0, L_0000021bb0816480;  alias, 1 drivers
v0000021bb0791540_0 .net "STALL_ID1_FLUSH", 0 0, v0000021bb07636a0_0;  1 drivers
v0000021bb0793020_0 .net "STALL_ID2_FLUSH", 0 0, v0000021bb0763740_0;  1 drivers
v0000021bb0792800_0 .net "STALL_IF_FLUSH", 0 0, v0000021bb0767700_0;  1 drivers
v0000021bb07923a0_0 .net "WB_ALU_OUT", 31 0, v0000021bb07793a0_0;  1 drivers
v0000021bb0792b20_0 .net "WB_Data_mem_out", 31 0, v0000021bb0779440_0;  1 drivers
v0000021bb07912c0_0 .net "WB_memread", 0 0, v0000021bb0779a80_0;  1 drivers
v0000021bb07917c0_0 .net "WB_rd_ind", 4 0, v0000021bb0779800_0;  1 drivers
v0000021bb0790be0_0 .net "WB_rd_indzero", 0 0, v0000021bb0779940_0;  1 drivers
v0000021bb0790c80_0 .net "WB_regwrite", 0 0, v0000021bb0779b20_0;  1 drivers
v0000021bb0792d00_0 .net "Wrong_prediction", 0 0, L_0000021bb07fbb60;  1 drivers
v0000021bb0792940_0 .net *"_ivl_1", 0 0, L_0000021bb06cf8b0;  1 drivers
v0000021bb0790d20_0 .net *"_ivl_13", 0 0, L_0000021bb06d01e0;  1 drivers
v0000021bb07928a0_0 .net *"_ivl_14", 0 0, L_0000021bb0791c20;  1 drivers
v0000021bb0791e00_0 .net *"_ivl_19", 0 0, L_0000021bb06d06b0;  1 drivers
v0000021bb0791720_0 .net *"_ivl_2", 0 0, L_0000021bb0791b80;  1 drivers
v0000021bb07929e0_0 .net *"_ivl_20", 0 0, L_0000021bb07921c0;  1 drivers
v0000021bb0791f40_0 .net *"_ivl_25", 0 0, L_0000021bb06d0fe0;  1 drivers
v0000021bb0791cc0_0 .net *"_ivl_26", 0 0, L_0000021bb0792580;  1 drivers
v0000021bb0793200_0 .net *"_ivl_31", 0 0, L_0000021bb06d0aa0;  1 drivers
v0000021bb07910e0_0 .net *"_ivl_32", 0 0, L_0000021bb07926c0;  1 drivers
v0000021bb0792300_0 .net *"_ivl_40", 31 0, L_0000021bb0795dc0;  1 drivers
L_0000021bb07b0c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021bb07930c0_0 .net *"_ivl_43", 26 0, L_0000021bb07b0c58;  1 drivers
L_0000021bb07b0ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021bb07932a0_0 .net/2u *"_ivl_44", 31 0, L_0000021bb07b0ca0;  1 drivers
v0000021bb0791360_0 .net *"_ivl_52", 31 0, L_0000021bb08056f0;  1 drivers
L_0000021bb07b0d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021bb0793160_0 .net *"_ivl_55", 26 0, L_0000021bb07b0d30;  1 drivers
L_0000021bb07b0d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021bb07914a0_0 .net/2u *"_ivl_56", 31 0, L_0000021bb07b0d78;  1 drivers
v0000021bb0792ee0_0 .net *"_ivl_7", 0 0, L_0000021bb06d0640;  1 drivers
v0000021bb0792260_0 .net *"_ivl_8", 0 0, L_0000021bb0791ea0;  1 drivers
v0000021bb0790dc0_0 .net "alu_selA", 1 0, L_0000021bb0791d60;  1 drivers
v0000021bb0792a80_0 .net "alu_selB", 1 0, L_0000021bb0794420;  1 drivers
v0000021bb0791400_0 .net "clk", 0 0, L_0000021bb06d0090;  1 drivers
v0000021bb0792bc0_0 .var "cycles_consumed", 31 0;
v0000021bb0790e60_0 .net "exhaz", 0 0, L_0000021bb06d0f70;  1 drivers
v0000021bb07915e0_0 .net "exhaz2", 0 0, L_0000021bb06d1050;  1 drivers
v0000021bb0790f00_0 .net "hlt", 0 0, v0000021bb0779c60_0;  1 drivers
v0000021bb0791860_0 .net "idhaz", 0 0, L_0000021bb06cfed0;  1 drivers
v0000021bb0790fa0_0 .net "idhaz2", 0 0, L_0000021bb06cf990;  1 drivers
v0000021bb0792440_0 .net "if_id_write", 0 0, v0000021bb07661c0_0;  1 drivers
v0000021bb07919a0_0 .net "input_clk", 0 0, v0000021bb0791a40_0;  1 drivers
v0000021bb0791220_0 .net "is_branch_and_taken", 0 0, L_0000021bb0796a00;  1 drivers
v0000021bb0791040_0 .net "memhaz", 0 0, L_0000021bb06cff40;  1 drivers
v0000021bb07924e0_0 .net "memhaz2", 0 0, L_0000021bb06d0790;  1 drivers
v0000021bb0792c60_0 .net "pc_src", 2 0, L_0000021bb0794d80;  1 drivers
v0000021bb0792080_0 .net "pc_write", 0 0, v0000021bb0767fc0_0;  1 drivers
v0000021bb0791180_0 .net "rst", 0 0, v0000021bb0791ae0_0;  1 drivers
v0000021bb0792120_0 .net "store_rs2_forward", 1 0, L_0000021bb0793480;  1 drivers
v0000021bb0791680_0 .net "wdata_to_reg_file", 31 0, L_0000021bb0816250;  1 drivers
E_0000021bb06e8950/0 .event negedge, v0000021bb0764820_0;
E_0000021bb06e8950/1 .event posedge, v0000021bb074fb40_0;
E_0000021bb06e8950 .event/or E_0000021bb06e8950/0, E_0000021bb06e8950/1;
L_0000021bb0791b80 .cmp/eq 5, v0000021bb075fa60_0, v0000021bb075e3e0_0;
L_0000021bb0791ea0 .cmp/eq 5, v0000021bb07504a0_0, v0000021bb075e3e0_0;
L_0000021bb0791c20 .cmp/eq 5, v0000021bb0779800_0, v0000021bb075e3e0_0;
L_0000021bb07921c0 .cmp/eq 5, v0000021bb075fa60_0, v0000021bb075d800_0;
L_0000021bb0792580 .cmp/eq 5, v0000021bb07504a0_0, v0000021bb075d800_0;
L_0000021bb07926c0 .cmp/eq 5, v0000021bb0779800_0, v0000021bb075d800_0;
L_0000021bb0795dc0 .concat [ 5 27 0 0], v0000021bb0776880_0, L_0000021bb07b0c58;
L_0000021bb0796220 .cmp/ne 32, L_0000021bb0795dc0, L_0000021bb07b0ca0;
L_0000021bb08056f0 .concat [ 5 27 0 0], v0000021bb075fa60_0, L_0000021bb07b0d30;
L_0000021bb0802f90 .cmp/ne 32, L_0000021bb08056f0, L_0000021bb07b0d78;
S_0000021bb04ad800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_0000021bb05396f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_0000021bb06d0870 .functor NOT 1, L_0000021bb06d0f70, C4<0>, C4<0>, C4<0>;
L_0000021bb06d0330 .functor AND 1, L_0000021bb06cff40, L_0000021bb06d0870, C4<1>, C4<1>;
L_0000021bb06d11a0 .functor OR 1, L_0000021bb06cfed0, L_0000021bb06d0330, C4<0>, C4<0>;
L_0000021bb06d0250 .functor OR 1, L_0000021bb06cfed0, L_0000021bb06d0f70, C4<0>, C4<0>;
v0000021bb06f6cc0_0 .net *"_ivl_12", 0 0, L_0000021bb06d0250;  1 drivers
v0000021bb06f6fe0_0 .net *"_ivl_2", 0 0, L_0000021bb06d0870;  1 drivers
v0000021bb06f62c0_0 .net *"_ivl_5", 0 0, L_0000021bb06d0330;  1 drivers
v0000021bb06f5be0_0 .net *"_ivl_7", 0 0, L_0000021bb06d11a0;  1 drivers
v0000021bb06f6d60_0 .net "alu_selA", 1 0, L_0000021bb0791d60;  alias, 1 drivers
v0000021bb06f5b40_0 .net "exhaz", 0 0, L_0000021bb06d0f70;  alias, 1 drivers
v0000021bb06f5a00_0 .net "idhaz", 0 0, L_0000021bb06cfed0;  alias, 1 drivers
v0000021bb06f6f40_0 .net "memhaz", 0 0, L_0000021bb06cff40;  alias, 1 drivers
L_0000021bb0791d60 .concat8 [ 1 1 0 0], L_0000021bb06d11a0, L_0000021bb06d0250;
S_0000021bb04ad990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_0000021bb05396f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_0000021bb06d02c0 .functor NOT 1, L_0000021bb06d1050, C4<0>, C4<0>, C4<0>;
L_0000021bb06cfa70 .functor AND 1, L_0000021bb06d0790, L_0000021bb06d02c0, C4<1>, C4<1>;
L_0000021bb06cfbc0 .functor OR 1, L_0000021bb06cf990, L_0000021bb06cfa70, C4<0>, C4<0>;
L_0000021bb06d0410 .functor NOT 1, v0000021bb075d3a0_0, C4<0>, C4<0>, C4<0>;
L_0000021bb06d03a0 .functor AND 1, L_0000021bb06cfbc0, L_0000021bb06d0410, C4<1>, C4<1>;
L_0000021bb06d08e0 .functor OR 1, L_0000021bb06cf990, L_0000021bb06d1050, C4<0>, C4<0>;
L_0000021bb06d0950 .functor NOT 1, v0000021bb075d3a0_0, C4<0>, C4<0>, C4<0>;
L_0000021bb06d1670 .functor AND 1, L_0000021bb06d08e0, L_0000021bb06d0950, C4<1>, C4<1>;
v0000021bb06f6400_0 .net "EX1_is_oper2_immed", 0 0, v0000021bb075d3a0_0;  alias, 1 drivers
v0000021bb06f7080_0 .net *"_ivl_11", 0 0, L_0000021bb06d03a0;  1 drivers
v0000021bb06f74e0_0 .net *"_ivl_16", 0 0, L_0000021bb06d08e0;  1 drivers
v0000021bb06f71c0_0 .net *"_ivl_17", 0 0, L_0000021bb06d0950;  1 drivers
v0000021bb06f64a0_0 .net *"_ivl_2", 0 0, L_0000021bb06d02c0;  1 drivers
v0000021bb06f7300_0 .net *"_ivl_20", 0 0, L_0000021bb06d1670;  1 drivers
v0000021bb06f5820_0 .net *"_ivl_5", 0 0, L_0000021bb06cfa70;  1 drivers
v0000021bb06f7580_0 .net *"_ivl_7", 0 0, L_0000021bb06cfbc0;  1 drivers
v0000021bb06f65e0_0 .net *"_ivl_8", 0 0, L_0000021bb06d0410;  1 drivers
v0000021bb06f73a0_0 .net "alu_selB", 1 0, L_0000021bb0794420;  alias, 1 drivers
v0000021bb06f6540_0 .net "exhaz", 0 0, L_0000021bb06d1050;  alias, 1 drivers
v0000021bb06f58c0_0 .net "idhaz", 0 0, L_0000021bb06cf990;  alias, 1 drivers
v0000021bb06f6720_0 .net "memhaz", 0 0, L_0000021bb06d0790;  alias, 1 drivers
L_0000021bb0794420 .concat8 [ 1 1 0 0], L_0000021bb06d03a0, L_0000021bb06d1670;
S_0000021bb04c29c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_0000021bb05396f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_0000021bb06d13d0 .functor NOT 1, L_0000021bb06d1050, C4<0>, C4<0>, C4<0>;
L_0000021bb06d1520 .functor AND 1, L_0000021bb06d0790, L_0000021bb06d13d0, C4<1>, C4<1>;
L_0000021bb06d16e0 .functor OR 1, L_0000021bb06cf990, L_0000021bb06d1520, C4<0>, C4<0>;
L_0000021bb06d1590 .functor OR 1, L_0000021bb06cf990, L_0000021bb06d1050, C4<0>, C4<0>;
v0000021bb06f5960_0 .net *"_ivl_12", 0 0, L_0000021bb06d1590;  1 drivers
v0000021bb06f5aa0_0 .net *"_ivl_2", 0 0, L_0000021bb06d13d0;  1 drivers
v0000021bb06f6680_0 .net *"_ivl_5", 0 0, L_0000021bb06d1520;  1 drivers
v0000021bb06f5c80_0 .net *"_ivl_7", 0 0, L_0000021bb06d16e0;  1 drivers
v0000021bb06f67c0_0 .net "exhaz", 0 0, L_0000021bb06d1050;  alias, 1 drivers
v0000021bb06f6860_0 .net "idhaz", 0 0, L_0000021bb06cf990;  alias, 1 drivers
v0000021bb06714c0_0 .net "memhaz", 0 0, L_0000021bb06d0790;  alias, 1 drivers
v0000021bb0672780_0 .net "store_rs2_forward", 1 0, L_0000021bb0793480;  alias, 1 drivers
L_0000021bb0793480 .concat8 [ 1 1 0 0], L_0000021bb06d16e0, L_0000021bb06d1590;
S_0000021bb04c2b50 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_0000021bb05396f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v0000021bb0671920_0 .net "EX_ALU_OUT", 31 0, L_0000021bb078e8e0;  alias, 1 drivers
v0000021bb0671d80_0 .net "EX_memread", 0 0, v0000021bb075f560_0;  alias, 1 drivers
v0000021bb065c9b0_0 .net "EX_memwrite", 0 0, v0000021bb075f740_0;  alias, 1 drivers
v0000021bb065cd70_0 .net "EX_opcode", 11 0, v0000021bb075f600_0;  alias, 1 drivers
v0000021bb0750680_0 .net "EX_rd_ind", 4 0, v0000021bb075fa60_0;  alias, 1 drivers
v0000021bb0750220_0 .net "EX_rd_indzero", 0 0, L_0000021bb0802f90;  1 drivers
v0000021bb0750720_0 .net "EX_regwrite", 0 0, v0000021bb075f7e0_0;  alias, 1 drivers
v0000021bb0750180_0 .net "EX_rs2_out", 31 0, v0000021bb0760140_0;  alias, 1 drivers
v0000021bb0750360_0 .var "MEM_ALU_OUT", 31 0;
v0000021bb074fbe0_0 .var "MEM_memread", 0 0;
v0000021bb07507c0_0 .var "MEM_memwrite", 0 0;
v0000021bb074fc80_0 .var "MEM_opcode", 11 0;
v0000021bb07504a0_0 .var "MEM_rd_ind", 4 0;
v0000021bb0750860_0 .var "MEM_rd_indzero", 0 0;
v0000021bb0750900_0 .var "MEM_regwrite", 0 0;
v0000021bb07509a0_0 .var "MEM_rs2", 31 0;
v0000021bb074fe60_0 .net "clk", 0 0, L_0000021bb07fbc40;  1 drivers
v0000021bb074fb40_0 .net "rst", 0 0, v0000021bb0791ae0_0;  alias, 1 drivers
E_0000021bb06e9650 .event posedge, v0000021bb074fb40_0, v0000021bb074fe60_0;
S_0000021bb0519b20 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_0000021bb05396f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_0000021bb05014e0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021bb0501518 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021bb0501550 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021bb0501588 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021bb05015c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021bb05015f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021bb0501630 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021bb0501668 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021bb05016a0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021bb05016d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021bb0501710 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021bb0501748 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021bb0501780 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021bb05017b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021bb05017f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021bb0501828 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021bb0501860 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021bb0501898 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021bb05018d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021bb0501908 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021bb0501940 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021bb0501978 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021bb05019b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021bb05019e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021bb0501a20 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000021bb07fb310 .functor XOR 1, L_0000021bb07fb0e0, v0000021bb075fba0_0, C4<0>, C4<0>;
L_0000021bb07fbd20 .functor NOT 1, L_0000021bb07fb310, C4<0>, C4<0>, C4<0>;
L_0000021bb07fbbd0 .functor OR 1, v0000021bb0791ae0_0, L_0000021bb07fbd20, C4<0>, C4<0>;
L_0000021bb07fbb60 .functor NOT 1, L_0000021bb07fbbd0, C4<0>, C4<0>, C4<0>;
v0000021bb07510d0_0 .net "ALU_OP", 3 0, v0000021bb0752f70_0;  1 drivers
v0000021bb0754730_0 .net "BranchDecision", 0 0, L_0000021bb07fb0e0;  1 drivers
v0000021bb0754230_0 .net "CF", 0 0, v0000021bb0751030_0;  1 drivers
v0000021bb07544b0_0 .net "EX_opcode", 11 0, v0000021bb075f600_0;  alias, 1 drivers
v0000021bb0754690_0 .net "Wrong_prediction", 0 0, L_0000021bb07fbb60;  alias, 1 drivers
v0000021bb0753790_0 .net "ZF", 0 0, L_0000021bb07fa7b0;  1 drivers
L_0000021bb07b0ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021bb07542d0_0 .net/2u *"_ivl_0", 31 0, L_0000021bb07b0ce8;  1 drivers
v0000021bb0753bf0_0 .net *"_ivl_11", 0 0, L_0000021bb07fbbd0;  1 drivers
v0000021bb07547d0_0 .net *"_ivl_2", 31 0, L_0000021bb078e840;  1 drivers
v0000021bb0753a10_0 .net *"_ivl_6", 0 0, L_0000021bb07fb310;  1 drivers
v0000021bb07535b0_0 .net *"_ivl_8", 0 0, L_0000021bb07fbd20;  1 drivers
v0000021bb0753fb0_0 .net "alu_out", 31 0, L_0000021bb078e8e0;  alias, 1 drivers
v0000021bb0754410_0 .net "alu_outw", 31 0, v0000021bb0752ed0_0;  1 drivers
v0000021bb0754870_0 .net "is_beq", 0 0, v0000021bb075f2e0_0;  alias, 1 drivers
v0000021bb0754910_0 .net "is_bne", 0 0, v0000021bb075f380_0;  alias, 1 drivers
v0000021bb0754370_0 .net "is_jal", 0 0, v0000021bb075fec0_0;  alias, 1 drivers
v0000021bb07549b0_0 .net "oper1", 31 0, v0000021bb0760780_0;  alias, 1 drivers
v0000021bb07536f0_0 .net "oper2", 31 0, v0000021bb07603c0_0;  alias, 1 drivers
v0000021bb0754550_0 .net "pc", 31 0, v0000021bb0760820_0;  alias, 1 drivers
v0000021bb0754af0_0 .net "predicted", 0 0, v0000021bb075fba0_0;  alias, 1 drivers
v0000021bb0753470_0 .net "rst", 0 0, v0000021bb0791ae0_0;  alias, 1 drivers
L_0000021bb078e840 .arith/sum 32, v0000021bb0760820_0, L_0000021bb07b0ce8;
L_0000021bb078e8e0 .functor MUXZ 32, v0000021bb0752ed0_0, L_0000021bb078e840, v0000021bb075fec0_0, C4<>;
S_0000021bb0519cb0 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_0000021bb0519b20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_0000021bb07faeb0 .functor AND 1, v0000021bb075f2e0_0, L_0000021bb07fae40, C4<1>, C4<1>;
L_0000021bb07fb2a0 .functor NOT 1, L_0000021bb07fae40, C4<0>, C4<0>, C4<0>;
L_0000021bb07fb070 .functor AND 1, v0000021bb075f380_0, L_0000021bb07fb2a0, C4<1>, C4<1>;
L_0000021bb07fb0e0 .functor OR 1, L_0000021bb07faeb0, L_0000021bb07fb070, C4<0>, C4<0>;
v0000021bb0751ad0_0 .net "BranchDecision", 0 0, L_0000021bb07fb0e0;  alias, 1 drivers
v0000021bb0752c50_0 .net *"_ivl_2", 0 0, L_0000021bb07fb2a0;  1 drivers
v0000021bb0752a70_0 .net "is_beq", 0 0, v0000021bb075f2e0_0;  alias, 1 drivers
v0000021bb0750c70_0 .net "is_beq_taken", 0 0, L_0000021bb07faeb0;  1 drivers
v0000021bb0752070_0 .net "is_bne", 0 0, v0000021bb075f380_0;  alias, 1 drivers
v0000021bb0751b70_0 .net "is_bne_taken", 0 0, L_0000021bb07fb070;  1 drivers
v0000021bb0751c10_0 .net "is_eq", 0 0, L_0000021bb07fae40;  1 drivers
v0000021bb0751cb0_0 .net "oper1", 31 0, v0000021bb0760780_0;  alias, 1 drivers
v0000021bb07521b0_0 .net "oper2", 31 0, v0000021bb07603c0_0;  alias, 1 drivers
S_0000021bb05631c0 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_0000021bb0519cb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_0000021bb07fb5b0 .functor XOR 1, L_0000021bb078fa60, L_0000021bb078fba0, C4<0>, C4<0>;
L_0000021bb07fb1c0 .functor XOR 1, L_0000021bb078eb60, L_0000021bb078eca0, C4<0>, C4<0>;
L_0000021bb07fb150 .functor XOR 1, L_0000021bb078f060, L_0000021bb078f6a0, C4<0>, C4<0>;
L_0000021bb07fb540 .functor XOR 1, L_0000021bb078f7e0, L_0000021bb078fc40, C4<0>, C4<0>;
L_0000021bb07fb700 .functor XOR 1, L_0000021bb078fce0, L_0000021bb078fd80, C4<0>, C4<0>;
L_0000021bb07fa040 .functor XOR 1, L_0000021bb078fec0, L_0000021bb07900a0, C4<0>, C4<0>;
L_0000021bb07fa510 .functor XOR 1, L_0000021bb0802bd0, L_0000021bb0802270, C4<0>, C4<0>;
L_0000021bb07faa50 .functor XOR 1, L_0000021bb0802810, L_0000021bb0801eb0, C4<0>, C4<0>;
L_0000021bb07fb4d0 .functor XOR 1, L_0000021bb0802630, L_0000021bb0801a50, C4<0>, C4<0>;
L_0000021bb07fa0b0 .functor XOR 1, L_0000021bb08024f0, L_0000021bb0802a90, C4<0>, C4<0>;
L_0000021bb07fb000 .functor XOR 1, L_0000021bb0802590, L_0000021bb0802ef0, C4<0>, C4<0>;
L_0000021bb07fa660 .functor XOR 1, L_0000021bb08010f0, L_0000021bb08021d0, C4<0>, C4<0>;
L_0000021bb07faac0 .functor XOR 1, L_0000021bb08029f0, L_0000021bb0801d70, C4<0>, C4<0>;
L_0000021bb07fa120 .functor XOR 1, L_0000021bb0802d10, L_0000021bb0802950, C4<0>, C4<0>;
L_0000021bb07faba0 .functor XOR 1, L_0000021bb08023b0, L_0000021bb0800e70, C4<0>, C4<0>;
L_0000021bb07fa580 .functor XOR 1, L_0000021bb08015f0, L_0000021bb0801370, C4<0>, C4<0>;
L_0000021bb07fa5f0 .functor XOR 1, L_0000021bb0802e50, L_0000021bb0802db0, C4<0>, C4<0>;
L_0000021bb07fac10 .functor XOR 1, L_0000021bb08012d0, L_0000021bb08019b0, C4<0>, C4<0>;
L_0000021bb07fb770 .functor XOR 1, L_0000021bb0801410, L_0000021bb08014b0, C4<0>, C4<0>;
L_0000021bb07fa190 .functor XOR 1, L_0000021bb0802130, L_0000021bb0801870, C4<0>, C4<0>;
L_0000021bb07fa9e0 .functor XOR 1, L_0000021bb0802310, L_0000021bb0801af0, C4<0>, C4<0>;
L_0000021bb07fb7e0 .functor XOR 1, L_0000021bb0800c90, L_0000021bb0801c30, C4<0>, C4<0>;
L_0000021bb07fb8c0 .functor XOR 1, L_0000021bb0800f10, L_0000021bb0801910, C4<0>, C4<0>;
L_0000021bb07fa200 .functor XOR 1, L_0000021bb0801b90, L_0000021bb0802450, C4<0>, C4<0>;
L_0000021bb07fa350 .functor XOR 1, L_0000021bb08026d0, L_0000021bb0801e10, C4<0>, C4<0>;
L_0000021bb07fa3c0 .functor XOR 1, L_0000021bb0801550, L_0000021bb0800790, C4<0>, C4<0>;
L_0000021bb07fa6d0 .functor XOR 1, L_0000021bb0800bf0, L_0000021bb0801cd0, C4<0>, C4<0>;
L_0000021bb07fa820 .functor XOR 1, L_0000021bb08028b0, L_0000021bb0801690, C4<0>, C4<0>;
L_0000021bb07fac80 .functor XOR 1, L_0000021bb08017d0, L_0000021bb0800830, C4<0>, C4<0>;
L_0000021bb07facf0 .functor XOR 1, L_0000021bb0801190, L_0000021bb0801050, C4<0>, C4<0>;
L_0000021bb07fadd0 .functor XOR 1, L_0000021bb0800970, L_0000021bb0802770, C4<0>, C4<0>;
L_0000021bb07fb230 .functor XOR 1, L_0000021bb0801230, L_0000021bb0801f50, C4<0>, C4<0>;
L_0000021bb07fae40/0/0 .functor OR 1, L_0000021bb0801730, L_0000021bb0801ff0, L_0000021bb0802b30, L_0000021bb0800d30;
L_0000021bb07fae40/0/4 .functor OR 1, L_0000021bb0802c70, L_0000021bb08008d0, L_0000021bb0802090, L_0000021bb0800a10;
L_0000021bb07fae40/0/8 .functor OR 1, L_0000021bb0800ab0, L_0000021bb0800b50, L_0000021bb0800dd0, L_0000021bb08051f0;
L_0000021bb07fae40/0/12 .functor OR 1, L_0000021bb0804d90, L_0000021bb08042f0, L_0000021bb0804070, L_0000021bb08055b0;
L_0000021bb07fae40/0/16 .functor OR 1, L_0000021bb0803490, L_0000021bb08046b0, L_0000021bb0805290, L_0000021bb0803fd0;
L_0000021bb07fae40/0/20 .functor OR 1, L_0000021bb0805650, L_0000021bb08053d0, L_0000021bb08050b0, L_0000021bb0805330;
L_0000021bb07fae40/0/24 .functor OR 1, L_0000021bb0804110, L_0000021bb0803b70, L_0000021bb0805470, L_0000021bb0804610;
L_0000021bb07fae40/0/28 .functor OR 1, L_0000021bb0803170, L_0000021bb0804e30, L_0000021bb08037b0, L_0000021bb0805510;
L_0000021bb07fae40/1/0 .functor OR 1, L_0000021bb07fae40/0/0, L_0000021bb07fae40/0/4, L_0000021bb07fae40/0/8, L_0000021bb07fae40/0/12;
L_0000021bb07fae40/1/4 .functor OR 1, L_0000021bb07fae40/0/16, L_0000021bb07fae40/0/20, L_0000021bb07fae40/0/24, L_0000021bb07fae40/0/28;
L_0000021bb07fae40 .functor NOR 1, L_0000021bb07fae40/1/0, L_0000021bb07fae40/1/4, C4<0>, C4<0>;
v0000021bb0750400_0 .net *"_ivl_0", 0 0, L_0000021bb07fb5b0;  1 drivers
v0000021bb074f960_0 .net *"_ivl_101", 0 0, L_0000021bb0802db0;  1 drivers
v0000021bb07502c0_0 .net *"_ivl_102", 0 0, L_0000021bb07fac10;  1 drivers
v0000021bb074f6e0_0 .net *"_ivl_105", 0 0, L_0000021bb08012d0;  1 drivers
v0000021bb074fd20_0 .net *"_ivl_107", 0 0, L_0000021bb08019b0;  1 drivers
v0000021bb074f460_0 .net *"_ivl_108", 0 0, L_0000021bb07fb770;  1 drivers
v0000021bb074fdc0_0 .net *"_ivl_11", 0 0, L_0000021bb078eca0;  1 drivers
v0000021bb0750540_0 .net *"_ivl_111", 0 0, L_0000021bb0801410;  1 drivers
v0000021bb0750a40_0 .net *"_ivl_113", 0 0, L_0000021bb08014b0;  1 drivers
v0000021bb074f500_0 .net *"_ivl_114", 0 0, L_0000021bb07fa190;  1 drivers
v0000021bb074ffa0_0 .net *"_ivl_117", 0 0, L_0000021bb0802130;  1 drivers
v0000021bb074ff00_0 .net *"_ivl_119", 0 0, L_0000021bb0801870;  1 drivers
v0000021bb0750040_0 .net *"_ivl_12", 0 0, L_0000021bb07fb150;  1 drivers
v0000021bb074f820_0 .net *"_ivl_120", 0 0, L_0000021bb07fa9e0;  1 drivers
v0000021bb074f5a0_0 .net *"_ivl_123", 0 0, L_0000021bb0802310;  1 drivers
v0000021bb074fa00_0 .net *"_ivl_125", 0 0, L_0000021bb0801af0;  1 drivers
v0000021bb074f640_0 .net *"_ivl_126", 0 0, L_0000021bb07fb7e0;  1 drivers
v0000021bb07500e0_0 .net *"_ivl_129", 0 0, L_0000021bb0800c90;  1 drivers
v0000021bb074f780_0 .net *"_ivl_131", 0 0, L_0000021bb0801c30;  1 drivers
v0000021bb074faa0_0 .net *"_ivl_132", 0 0, L_0000021bb07fb8c0;  1 drivers
v0000021bb07505e0_0 .net *"_ivl_135", 0 0, L_0000021bb0800f10;  1 drivers
v0000021bb074f8c0_0 .net *"_ivl_137", 0 0, L_0000021bb0801910;  1 drivers
v0000021bb074f3c0_0 .net *"_ivl_138", 0 0, L_0000021bb07fa200;  1 drivers
v0000021bb074ce40_0 .net *"_ivl_141", 0 0, L_0000021bb0801b90;  1 drivers
v0000021bb074d480_0 .net *"_ivl_143", 0 0, L_0000021bb0802450;  1 drivers
v0000021bb074dac0_0 .net *"_ivl_144", 0 0, L_0000021bb07fa350;  1 drivers
v0000021bb074cee0_0 .net *"_ivl_147", 0 0, L_0000021bb08026d0;  1 drivers
v0000021bb074e6a0_0 .net *"_ivl_149", 0 0, L_0000021bb0801e10;  1 drivers
v0000021bb074cda0_0 .net *"_ivl_15", 0 0, L_0000021bb078f060;  1 drivers
v0000021bb074f1e0_0 .net *"_ivl_150", 0 0, L_0000021bb07fa3c0;  1 drivers
v0000021bb074e1a0_0 .net *"_ivl_153", 0 0, L_0000021bb0801550;  1 drivers
v0000021bb074d700_0 .net *"_ivl_155", 0 0, L_0000021bb0800790;  1 drivers
v0000021bb074e920_0 .net *"_ivl_156", 0 0, L_0000021bb07fa6d0;  1 drivers
v0000021bb074d8e0_0 .net *"_ivl_159", 0 0, L_0000021bb0800bf0;  1 drivers
v0000021bb074d0c0_0 .net *"_ivl_161", 0 0, L_0000021bb0801cd0;  1 drivers
v0000021bb074de80_0 .net *"_ivl_162", 0 0, L_0000021bb07fa820;  1 drivers
v0000021bb074dd40_0 .net *"_ivl_165", 0 0, L_0000021bb08028b0;  1 drivers
v0000021bb074e600_0 .net *"_ivl_167", 0 0, L_0000021bb0801690;  1 drivers
v0000021bb074d980_0 .net *"_ivl_168", 0 0, L_0000021bb07fac80;  1 drivers
v0000021bb074d3e0_0 .net *"_ivl_17", 0 0, L_0000021bb078f6a0;  1 drivers
v0000021bb074d7a0_0 .net *"_ivl_171", 0 0, L_0000021bb08017d0;  1 drivers
v0000021bb074e9c0_0 .net *"_ivl_173", 0 0, L_0000021bb0800830;  1 drivers
v0000021bb074e7e0_0 .net *"_ivl_174", 0 0, L_0000021bb07facf0;  1 drivers
v0000021bb074eb00_0 .net *"_ivl_177", 0 0, L_0000021bb0801190;  1 drivers
v0000021bb074e880_0 .net *"_ivl_179", 0 0, L_0000021bb0801050;  1 drivers
v0000021bb074d160_0 .net *"_ivl_18", 0 0, L_0000021bb07fb540;  1 drivers
v0000021bb074d660_0 .net *"_ivl_180", 0 0, L_0000021bb07fadd0;  1 drivers
v0000021bb074d200_0 .net *"_ivl_183", 0 0, L_0000021bb0800970;  1 drivers
v0000021bb074cc60_0 .net *"_ivl_185", 0 0, L_0000021bb0802770;  1 drivers
v0000021bb074d2a0_0 .net *"_ivl_186", 0 0, L_0000021bb07fb230;  1 drivers
v0000021bb074ea60_0 .net *"_ivl_190", 0 0, L_0000021bb0801230;  1 drivers
v0000021bb074d840_0 .net *"_ivl_192", 0 0, L_0000021bb0801f50;  1 drivers
v0000021bb074ee20_0 .net *"_ivl_194", 0 0, L_0000021bb0801730;  1 drivers
v0000021bb074ece0_0 .net *"_ivl_196", 0 0, L_0000021bb0801ff0;  1 drivers
v0000021bb074d340_0 .net *"_ivl_198", 0 0, L_0000021bb0802b30;  1 drivers
v0000021bb074e240_0 .net *"_ivl_200", 0 0, L_0000021bb0800d30;  1 drivers
v0000021bb074f0a0_0 .net *"_ivl_202", 0 0, L_0000021bb0802c70;  1 drivers
v0000021bb074eba0_0 .net *"_ivl_204", 0 0, L_0000021bb08008d0;  1 drivers
v0000021bb074d5c0_0 .net *"_ivl_206", 0 0, L_0000021bb0802090;  1 drivers
v0000021bb074cd00_0 .net *"_ivl_208", 0 0, L_0000021bb0800a10;  1 drivers
v0000021bb074f320_0 .net *"_ivl_21", 0 0, L_0000021bb078f7e0;  1 drivers
v0000021bb074ec40_0 .net *"_ivl_210", 0 0, L_0000021bb0800ab0;  1 drivers
v0000021bb074e060_0 .net *"_ivl_212", 0 0, L_0000021bb0800b50;  1 drivers
v0000021bb074da20_0 .net *"_ivl_214", 0 0, L_0000021bb0800dd0;  1 drivers
v0000021bb074db60_0 .net *"_ivl_216", 0 0, L_0000021bb08051f0;  1 drivers
v0000021bb074dca0_0 .net *"_ivl_218", 0 0, L_0000021bb0804d90;  1 drivers
v0000021bb074df20_0 .net *"_ivl_220", 0 0, L_0000021bb08042f0;  1 drivers
v0000021bb074cf80_0 .net *"_ivl_222", 0 0, L_0000021bb0804070;  1 drivers
v0000021bb074e4c0_0 .net *"_ivl_224", 0 0, L_0000021bb08055b0;  1 drivers
v0000021bb074dc00_0 .net *"_ivl_226", 0 0, L_0000021bb0803490;  1 drivers
v0000021bb074dfc0_0 .net *"_ivl_228", 0 0, L_0000021bb08046b0;  1 drivers
v0000021bb074dde0_0 .net *"_ivl_23", 0 0, L_0000021bb078fc40;  1 drivers
v0000021bb074d020_0 .net *"_ivl_230", 0 0, L_0000021bb0805290;  1 drivers
v0000021bb074e100_0 .net *"_ivl_232", 0 0, L_0000021bb0803fd0;  1 drivers
v0000021bb074ed80_0 .net *"_ivl_234", 0 0, L_0000021bb0805650;  1 drivers
v0000021bb074eec0_0 .net *"_ivl_236", 0 0, L_0000021bb08053d0;  1 drivers
v0000021bb074ef60_0 .net *"_ivl_238", 0 0, L_0000021bb08050b0;  1 drivers
v0000021bb074f000_0 .net *"_ivl_24", 0 0, L_0000021bb07fb700;  1 drivers
v0000021bb074d520_0 .net *"_ivl_240", 0 0, L_0000021bb0805330;  1 drivers
v0000021bb074e2e0_0 .net *"_ivl_242", 0 0, L_0000021bb0804110;  1 drivers
v0000021bb074e380_0 .net *"_ivl_244", 0 0, L_0000021bb0803b70;  1 drivers
v0000021bb074f140_0 .net *"_ivl_246", 0 0, L_0000021bb0805470;  1 drivers
v0000021bb074e420_0 .net *"_ivl_248", 0 0, L_0000021bb0804610;  1 drivers
v0000021bb074e560_0 .net *"_ivl_250", 0 0, L_0000021bb0803170;  1 drivers
v0000021bb074f280_0 .net *"_ivl_252", 0 0, L_0000021bb0804e30;  1 drivers
v0000021bb074e740_0 .net *"_ivl_254", 0 0, L_0000021bb08037b0;  1 drivers
v0000021bb0672820_0 .net *"_ivl_256", 0 0, L_0000021bb0805510;  1 drivers
v0000021bb0751710_0 .net *"_ivl_27", 0 0, L_0000021bb078fce0;  1 drivers
v0000021bb0752390_0 .net *"_ivl_29", 0 0, L_0000021bb078fd80;  1 drivers
v0000021bb0751170_0 .net *"_ivl_3", 0 0, L_0000021bb078fa60;  1 drivers
v0000021bb07530b0_0 .net *"_ivl_30", 0 0, L_0000021bb07fa040;  1 drivers
v0000021bb0752cf0_0 .net *"_ivl_33", 0 0, L_0000021bb078fec0;  1 drivers
v0000021bb0751df0_0 .net *"_ivl_35", 0 0, L_0000021bb07900a0;  1 drivers
v0000021bb0753150_0 .net *"_ivl_36", 0 0, L_0000021bb07fa510;  1 drivers
v0000021bb07522f0_0 .net *"_ivl_39", 0 0, L_0000021bb0802bd0;  1 drivers
v0000021bb0750db0_0 .net *"_ivl_41", 0 0, L_0000021bb0802270;  1 drivers
v0000021bb0751490_0 .net *"_ivl_42", 0 0, L_0000021bb07faa50;  1 drivers
v0000021bb07531f0_0 .net *"_ivl_45", 0 0, L_0000021bb0802810;  1 drivers
v0000021bb07515d0_0 .net *"_ivl_47", 0 0, L_0000021bb0801eb0;  1 drivers
v0000021bb0753290_0 .net *"_ivl_48", 0 0, L_0000021bb07fb4d0;  1 drivers
v0000021bb0752750_0 .net *"_ivl_5", 0 0, L_0000021bb078fba0;  1 drivers
v0000021bb0751e90_0 .net *"_ivl_51", 0 0, L_0000021bb0802630;  1 drivers
v0000021bb07517b0_0 .net *"_ivl_53", 0 0, L_0000021bb0801a50;  1 drivers
v0000021bb0752250_0 .net *"_ivl_54", 0 0, L_0000021bb07fa0b0;  1 drivers
v0000021bb0751530_0 .net *"_ivl_57", 0 0, L_0000021bb08024f0;  1 drivers
v0000021bb0751670_0 .net *"_ivl_59", 0 0, L_0000021bb0802a90;  1 drivers
v0000021bb0750d10_0 .net *"_ivl_6", 0 0, L_0000021bb07fb1c0;  1 drivers
v0000021bb0752570_0 .net *"_ivl_60", 0 0, L_0000021bb07fb000;  1 drivers
v0000021bb0751850_0 .net *"_ivl_63", 0 0, L_0000021bb0802590;  1 drivers
v0000021bb0751f30_0 .net *"_ivl_65", 0 0, L_0000021bb0802ef0;  1 drivers
v0000021bb0752110_0 .net *"_ivl_66", 0 0, L_0000021bb07fa660;  1 drivers
v0000021bb0752d90_0 .net *"_ivl_69", 0 0, L_0000021bb08010f0;  1 drivers
v0000021bb07529d0_0 .net *"_ivl_71", 0 0, L_0000021bb08021d0;  1 drivers
v0000021bb0751210_0 .net *"_ivl_72", 0 0, L_0000021bb07faac0;  1 drivers
v0000021bb0751350_0 .net *"_ivl_75", 0 0, L_0000021bb08029f0;  1 drivers
v0000021bb0751a30_0 .net *"_ivl_77", 0 0, L_0000021bb0801d70;  1 drivers
v0000021bb0750f90_0 .net *"_ivl_78", 0 0, L_0000021bb07fa120;  1 drivers
v0000021bb07518f0_0 .net *"_ivl_81", 0 0, L_0000021bb0802d10;  1 drivers
v0000021bb07524d0_0 .net *"_ivl_83", 0 0, L_0000021bb0802950;  1 drivers
v0000021bb0751fd0_0 .net *"_ivl_84", 0 0, L_0000021bb07faba0;  1 drivers
v0000021bb0750e50_0 .net *"_ivl_87", 0 0, L_0000021bb08023b0;  1 drivers
v0000021bb07527f0_0 .net *"_ivl_89", 0 0, L_0000021bb0800e70;  1 drivers
v0000021bb07512b0_0 .net *"_ivl_9", 0 0, L_0000021bb078eb60;  1 drivers
v0000021bb0752430_0 .net *"_ivl_90", 0 0, L_0000021bb07fa580;  1 drivers
v0000021bb0751990_0 .net *"_ivl_93", 0 0, L_0000021bb08015f0;  1 drivers
v0000021bb0753330_0 .net *"_ivl_95", 0 0, L_0000021bb0801370;  1 drivers
v0000021bb0752610_0 .net *"_ivl_96", 0 0, L_0000021bb07fa5f0;  1 drivers
v0000021bb0751d50_0 .net *"_ivl_99", 0 0, L_0000021bb0802e50;  1 drivers
v0000021bb07533d0_0 .net "a", 31 0, v0000021bb0760780_0;  alias, 1 drivers
v0000021bb0752890_0 .net "b", 31 0, v0000021bb07603c0_0;  alias, 1 drivers
v0000021bb07513f0_0 .net "out", 0 0, L_0000021bb07fae40;  alias, 1 drivers
v0000021bb07526b0_0 .net "temp", 31 0, L_0000021bb0800fb0;  1 drivers
L_0000021bb078fa60 .part v0000021bb0760780_0, 0, 1;
L_0000021bb078fba0 .part v0000021bb07603c0_0, 0, 1;
L_0000021bb078eb60 .part v0000021bb0760780_0, 1, 1;
L_0000021bb078eca0 .part v0000021bb07603c0_0, 1, 1;
L_0000021bb078f060 .part v0000021bb0760780_0, 2, 1;
L_0000021bb078f6a0 .part v0000021bb07603c0_0, 2, 1;
L_0000021bb078f7e0 .part v0000021bb0760780_0, 3, 1;
L_0000021bb078fc40 .part v0000021bb07603c0_0, 3, 1;
L_0000021bb078fce0 .part v0000021bb0760780_0, 4, 1;
L_0000021bb078fd80 .part v0000021bb07603c0_0, 4, 1;
L_0000021bb078fec0 .part v0000021bb0760780_0, 5, 1;
L_0000021bb07900a0 .part v0000021bb07603c0_0, 5, 1;
L_0000021bb0802bd0 .part v0000021bb0760780_0, 6, 1;
L_0000021bb0802270 .part v0000021bb07603c0_0, 6, 1;
L_0000021bb0802810 .part v0000021bb0760780_0, 7, 1;
L_0000021bb0801eb0 .part v0000021bb07603c0_0, 7, 1;
L_0000021bb0802630 .part v0000021bb0760780_0, 8, 1;
L_0000021bb0801a50 .part v0000021bb07603c0_0, 8, 1;
L_0000021bb08024f0 .part v0000021bb0760780_0, 9, 1;
L_0000021bb0802a90 .part v0000021bb07603c0_0, 9, 1;
L_0000021bb0802590 .part v0000021bb0760780_0, 10, 1;
L_0000021bb0802ef0 .part v0000021bb07603c0_0, 10, 1;
L_0000021bb08010f0 .part v0000021bb0760780_0, 11, 1;
L_0000021bb08021d0 .part v0000021bb07603c0_0, 11, 1;
L_0000021bb08029f0 .part v0000021bb0760780_0, 12, 1;
L_0000021bb0801d70 .part v0000021bb07603c0_0, 12, 1;
L_0000021bb0802d10 .part v0000021bb0760780_0, 13, 1;
L_0000021bb0802950 .part v0000021bb07603c0_0, 13, 1;
L_0000021bb08023b0 .part v0000021bb0760780_0, 14, 1;
L_0000021bb0800e70 .part v0000021bb07603c0_0, 14, 1;
L_0000021bb08015f0 .part v0000021bb0760780_0, 15, 1;
L_0000021bb0801370 .part v0000021bb07603c0_0, 15, 1;
L_0000021bb0802e50 .part v0000021bb0760780_0, 16, 1;
L_0000021bb0802db0 .part v0000021bb07603c0_0, 16, 1;
L_0000021bb08012d0 .part v0000021bb0760780_0, 17, 1;
L_0000021bb08019b0 .part v0000021bb07603c0_0, 17, 1;
L_0000021bb0801410 .part v0000021bb0760780_0, 18, 1;
L_0000021bb08014b0 .part v0000021bb07603c0_0, 18, 1;
L_0000021bb0802130 .part v0000021bb0760780_0, 19, 1;
L_0000021bb0801870 .part v0000021bb07603c0_0, 19, 1;
L_0000021bb0802310 .part v0000021bb0760780_0, 20, 1;
L_0000021bb0801af0 .part v0000021bb07603c0_0, 20, 1;
L_0000021bb0800c90 .part v0000021bb0760780_0, 21, 1;
L_0000021bb0801c30 .part v0000021bb07603c0_0, 21, 1;
L_0000021bb0800f10 .part v0000021bb0760780_0, 22, 1;
L_0000021bb0801910 .part v0000021bb07603c0_0, 22, 1;
L_0000021bb0801b90 .part v0000021bb0760780_0, 23, 1;
L_0000021bb0802450 .part v0000021bb07603c0_0, 23, 1;
L_0000021bb08026d0 .part v0000021bb0760780_0, 24, 1;
L_0000021bb0801e10 .part v0000021bb07603c0_0, 24, 1;
L_0000021bb0801550 .part v0000021bb0760780_0, 25, 1;
L_0000021bb0800790 .part v0000021bb07603c0_0, 25, 1;
L_0000021bb0800bf0 .part v0000021bb0760780_0, 26, 1;
L_0000021bb0801cd0 .part v0000021bb07603c0_0, 26, 1;
L_0000021bb08028b0 .part v0000021bb0760780_0, 27, 1;
L_0000021bb0801690 .part v0000021bb07603c0_0, 27, 1;
L_0000021bb08017d0 .part v0000021bb0760780_0, 28, 1;
L_0000021bb0800830 .part v0000021bb07603c0_0, 28, 1;
L_0000021bb0801190 .part v0000021bb0760780_0, 29, 1;
L_0000021bb0801050 .part v0000021bb07603c0_0, 29, 1;
L_0000021bb0800970 .part v0000021bb0760780_0, 30, 1;
L_0000021bb0802770 .part v0000021bb07603c0_0, 30, 1;
LS_0000021bb0800fb0_0_0 .concat8 [ 1 1 1 1], L_0000021bb07fb5b0, L_0000021bb07fb1c0, L_0000021bb07fb150, L_0000021bb07fb540;
LS_0000021bb0800fb0_0_4 .concat8 [ 1 1 1 1], L_0000021bb07fb700, L_0000021bb07fa040, L_0000021bb07fa510, L_0000021bb07faa50;
LS_0000021bb0800fb0_0_8 .concat8 [ 1 1 1 1], L_0000021bb07fb4d0, L_0000021bb07fa0b0, L_0000021bb07fb000, L_0000021bb07fa660;
LS_0000021bb0800fb0_0_12 .concat8 [ 1 1 1 1], L_0000021bb07faac0, L_0000021bb07fa120, L_0000021bb07faba0, L_0000021bb07fa580;
LS_0000021bb0800fb0_0_16 .concat8 [ 1 1 1 1], L_0000021bb07fa5f0, L_0000021bb07fac10, L_0000021bb07fb770, L_0000021bb07fa190;
LS_0000021bb0800fb0_0_20 .concat8 [ 1 1 1 1], L_0000021bb07fa9e0, L_0000021bb07fb7e0, L_0000021bb07fb8c0, L_0000021bb07fa200;
LS_0000021bb0800fb0_0_24 .concat8 [ 1 1 1 1], L_0000021bb07fa350, L_0000021bb07fa3c0, L_0000021bb07fa6d0, L_0000021bb07fa820;
LS_0000021bb0800fb0_0_28 .concat8 [ 1 1 1 1], L_0000021bb07fac80, L_0000021bb07facf0, L_0000021bb07fadd0, L_0000021bb07fb230;
LS_0000021bb0800fb0_1_0 .concat8 [ 4 4 4 4], LS_0000021bb0800fb0_0_0, LS_0000021bb0800fb0_0_4, LS_0000021bb0800fb0_0_8, LS_0000021bb0800fb0_0_12;
LS_0000021bb0800fb0_1_4 .concat8 [ 4 4 4 4], LS_0000021bb0800fb0_0_16, LS_0000021bb0800fb0_0_20, LS_0000021bb0800fb0_0_24, LS_0000021bb0800fb0_0_28;
L_0000021bb0800fb0 .concat8 [ 16 16 0 0], LS_0000021bb0800fb0_1_0, LS_0000021bb0800fb0_1_4;
L_0000021bb0801230 .part v0000021bb0760780_0, 31, 1;
L_0000021bb0801f50 .part v0000021bb07603c0_0, 31, 1;
L_0000021bb0801730 .part L_0000021bb0800fb0, 0, 1;
L_0000021bb0801ff0 .part L_0000021bb0800fb0, 1, 1;
L_0000021bb0802b30 .part L_0000021bb0800fb0, 2, 1;
L_0000021bb0800d30 .part L_0000021bb0800fb0, 3, 1;
L_0000021bb0802c70 .part L_0000021bb0800fb0, 4, 1;
L_0000021bb08008d0 .part L_0000021bb0800fb0, 5, 1;
L_0000021bb0802090 .part L_0000021bb0800fb0, 6, 1;
L_0000021bb0800a10 .part L_0000021bb0800fb0, 7, 1;
L_0000021bb0800ab0 .part L_0000021bb0800fb0, 8, 1;
L_0000021bb0800b50 .part L_0000021bb0800fb0, 9, 1;
L_0000021bb0800dd0 .part L_0000021bb0800fb0, 10, 1;
L_0000021bb08051f0 .part L_0000021bb0800fb0, 11, 1;
L_0000021bb0804d90 .part L_0000021bb0800fb0, 12, 1;
L_0000021bb08042f0 .part L_0000021bb0800fb0, 13, 1;
L_0000021bb0804070 .part L_0000021bb0800fb0, 14, 1;
L_0000021bb08055b0 .part L_0000021bb0800fb0, 15, 1;
L_0000021bb0803490 .part L_0000021bb0800fb0, 16, 1;
L_0000021bb08046b0 .part L_0000021bb0800fb0, 17, 1;
L_0000021bb0805290 .part L_0000021bb0800fb0, 18, 1;
L_0000021bb0803fd0 .part L_0000021bb0800fb0, 19, 1;
L_0000021bb0805650 .part L_0000021bb0800fb0, 20, 1;
L_0000021bb08053d0 .part L_0000021bb0800fb0, 21, 1;
L_0000021bb08050b0 .part L_0000021bb0800fb0, 22, 1;
L_0000021bb0805330 .part L_0000021bb0800fb0, 23, 1;
L_0000021bb0804110 .part L_0000021bb0800fb0, 24, 1;
L_0000021bb0803b70 .part L_0000021bb0800fb0, 25, 1;
L_0000021bb0805470 .part L_0000021bb0800fb0, 26, 1;
L_0000021bb0804610 .part L_0000021bb0800fb0, 27, 1;
L_0000021bb0803170 .part L_0000021bb0800fb0, 28, 1;
L_0000021bb0804e30 .part L_0000021bb0800fb0, 29, 1;
L_0000021bb08037b0 .part L_0000021bb0800fb0, 30, 1;
L_0000021bb0805510 .part L_0000021bb0800fb0, 31, 1;
S_0000021bb0563350 .scope module, "alu" "ALU" 8 18, 12 1 0, S_0000021bb0519b20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_0000021bb06e9350 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_0000021bb07fa7b0 .functor NOT 1, L_0000021bb0790780, C4<0>, C4<0>, C4<0>;
v0000021bb0752930_0 .net "A", 31 0, v0000021bb0760780_0;  alias, 1 drivers
v0000021bb0750ef0_0 .net "ALUOP", 3 0, v0000021bb0752f70_0;  alias, 1 drivers
v0000021bb0752b10_0 .net "B", 31 0, v0000021bb07603c0_0;  alias, 1 drivers
v0000021bb0751030_0 .var "CF", 0 0;
v0000021bb0752e30_0 .net "ZF", 0 0, L_0000021bb07fa7b0;  alias, 1 drivers
v0000021bb0752bb0_0 .net *"_ivl_1", 0 0, L_0000021bb0790780;  1 drivers
v0000021bb0752ed0_0 .var "res", 31 0;
E_0000021bb06e9090 .event anyedge, v0000021bb0750ef0_0, v0000021bb07533d0_0, v0000021bb0752890_0, v0000021bb0751030_0;
L_0000021bb0790780 .reduce/or v0000021bb0752ed0_0;
S_0000021bb055c910 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_0000021bb0519b20;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_0000021bb0755430 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021bb0755468 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021bb07554a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021bb07554d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021bb0755510 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021bb0755548 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021bb0755580 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021bb07555b8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021bb07555f0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021bb0755628 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021bb0755660 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021bb0755698 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021bb07556d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021bb0755708 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021bb0755740 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021bb0755778 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021bb07557b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021bb07557e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021bb0755820 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021bb0755858 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021bb0755890 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021bb07558c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021bb0755900 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021bb0755938 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021bb0755970 .param/l "xori" 0 9 12, C4<001110000000>;
v0000021bb0752f70_0 .var "ALU_OP", 3 0;
v0000021bb0753010_0 .net "opcode", 11 0, v0000021bb075f600_0;  alias, 1 drivers
E_0000021bb06e8e50 .event anyedge, v0000021bb065cd70_0;
S_0000021bb055caa0 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_0000021bb05396f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v0000021bb075eca0_0 .net "EX1_forward_to_B", 31 0, v0000021bb075d620_0;  alias, 1 drivers
v0000021bb075ee80_0 .net "EX_PFC", 31 0, v0000021bb075ca40_0;  alias, 1 drivers
v0000021bb075ea20_0 .net "EX_PFC_to_IF", 31 0, L_0000021bb078eac0;  alias, 1 drivers
v0000021bb075d120_0 .net "alu_selA", 1 0, L_0000021bb0791d60;  alias, 1 drivers
v0000021bb075efc0_0 .net "alu_selB", 1 0, L_0000021bb0794420;  alias, 1 drivers
v0000021bb075ed40_0 .net "ex_haz", 31 0, v0000021bb0750360_0;  alias, 1 drivers
v0000021bb075dbc0_0 .net "id_haz", 31 0, L_0000021bb078e8e0;  alias, 1 drivers
v0000021bb075f060_0 .net "is_jr", 0 0, v0000021bb075e980_0;  alias, 1 drivers
v0000021bb075ef20_0 .net "mem_haz", 31 0, L_0000021bb0816250;  alias, 1 drivers
v0000021bb075eac0_0 .net "oper1", 31 0, L_0000021bb0798130;  alias, 1 drivers
v0000021bb075dc60_0 .net "oper2", 31 0, L_0000021bb07fb690;  alias, 1 drivers
v0000021bb075f100_0 .net "pc", 31 0, v0000021bb075d300_0;  alias, 1 drivers
v0000021bb075e0c0_0 .net "rs1", 31 0, v0000021bb075cc20_0;  alias, 1 drivers
v0000021bb075cb80_0 .net "rs2_in", 31 0, v0000021bb075d1c0_0;  alias, 1 drivers
v0000021bb075d260_0 .net "rs2_out", 31 0, L_0000021bb07fba10;  alias, 1 drivers
v0000021bb075f1a0_0 .net "store_rs2_forward", 1 0, L_0000021bb0793480;  alias, 1 drivers
L_0000021bb078eac0 .functor MUXZ 32, v0000021bb075ca40_0, L_0000021bb0798130, v0000021bb075e980_0, C4<>;
S_0000021bb0518280 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_0000021bb055caa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000021bb06e9750 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000021bb0796760 .functor NOT 1, L_0000021bb0790140, C4<0>, C4<0>, C4<0>;
L_0000021bb07968b0 .functor NOT 1, L_0000021bb0790460, C4<0>, C4<0>, C4<0>;
L_0000021bb07965a0 .functor NOT 1, L_0000021bb078efc0, C4<0>, C4<0>, C4<0>;
L_0000021bb0797170 .functor NOT 1, L_0000021bb078f420, C4<0>, C4<0>, C4<0>;
L_0000021bb0797950 .functor AND 32, L_0000021bb0796d80, v0000021bb075cc20_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021bb07979c0 .functor AND 32, L_0000021bb0796530, L_0000021bb0816250, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021bb0796610 .functor OR 32, L_0000021bb0797950, L_0000021bb07979c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021bb0796680 .functor AND 32, L_0000021bb0796e60, v0000021bb0750360_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021bb07982f0 .functor OR 32, L_0000021bb0796610, L_0000021bb0796680, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021bb07980c0 .functor AND 32, L_0000021bb07976b0, L_0000021bb078e8e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021bb0798130 .functor OR 32, L_0000021bb07982f0, L_0000021bb07980c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021bb0753dd0_0 .net *"_ivl_1", 0 0, L_0000021bb0790140;  1 drivers
v0000021bb0753e70_0 .net *"_ivl_13", 0 0, L_0000021bb078efc0;  1 drivers
v0000021bb0753f10_0 .net *"_ivl_14", 0 0, L_0000021bb07965a0;  1 drivers
v0000021bb0754050_0 .net *"_ivl_19", 0 0, L_0000021bb0790b40;  1 drivers
v0000021bb0754190_0 .net *"_ivl_2", 0 0, L_0000021bb0796760;  1 drivers
v0000021bb0757ec0_0 .net *"_ivl_23", 0 0, L_0000021bb078f380;  1 drivers
v0000021bb0757380_0 .net *"_ivl_27", 0 0, L_0000021bb078f420;  1 drivers
v0000021bb07572e0_0 .net *"_ivl_28", 0 0, L_0000021bb0797170;  1 drivers
v0000021bb0757560_0 .net *"_ivl_33", 0 0, L_0000021bb0790320;  1 drivers
v0000021bb0759040_0 .net *"_ivl_37", 0 0, L_0000021bb078ede0;  1 drivers
v0000021bb07583c0_0 .net *"_ivl_40", 31 0, L_0000021bb0797950;  1 drivers
v0000021bb0758460_0 .net *"_ivl_42", 31 0, L_0000021bb07979c0;  1 drivers
v0000021bb0757ce0_0 .net *"_ivl_44", 31 0, L_0000021bb0796610;  1 drivers
v0000021bb0757d80_0 .net *"_ivl_46", 31 0, L_0000021bb0796680;  1 drivers
v0000021bb0758f00_0 .net *"_ivl_48", 31 0, L_0000021bb07982f0;  1 drivers
v0000021bb0757e20_0 .net *"_ivl_50", 31 0, L_0000021bb07980c0;  1 drivers
v0000021bb0756b60_0 .net *"_ivl_7", 0 0, L_0000021bb0790460;  1 drivers
v0000021bb0756a20_0 .net *"_ivl_8", 0 0, L_0000021bb07968b0;  1 drivers
v0000021bb0758280_0 .net "ina", 31 0, v0000021bb075cc20_0;  alias, 1 drivers
v0000021bb0757740_0 .net "inb", 31 0, L_0000021bb0816250;  alias, 1 drivers
v0000021bb0757c40_0 .net "inc", 31 0, v0000021bb0750360_0;  alias, 1 drivers
v0000021bb0757420_0 .net "ind", 31 0, L_0000021bb078e8e0;  alias, 1 drivers
v0000021bb0756ca0_0 .net "out", 31 0, L_0000021bb0798130;  alias, 1 drivers
v0000021bb0757f60_0 .net "s0", 31 0, L_0000021bb0796d80;  1 drivers
v0000021bb07585a0_0 .net "s1", 31 0, L_0000021bb0796530;  1 drivers
v0000021bb0758a00_0 .net "s2", 31 0, L_0000021bb0796e60;  1 drivers
v0000021bb0758640_0 .net "s3", 31 0, L_0000021bb07976b0;  1 drivers
v0000021bb0758aa0_0 .net "sel", 1 0, L_0000021bb0791d60;  alias, 1 drivers
L_0000021bb0790140 .part L_0000021bb0791d60, 1, 1;
LS_0000021bb078ef20_0_0 .concat [ 1 1 1 1], L_0000021bb0796760, L_0000021bb0796760, L_0000021bb0796760, L_0000021bb0796760;
LS_0000021bb078ef20_0_4 .concat [ 1 1 1 1], L_0000021bb0796760, L_0000021bb0796760, L_0000021bb0796760, L_0000021bb0796760;
LS_0000021bb078ef20_0_8 .concat [ 1 1 1 1], L_0000021bb0796760, L_0000021bb0796760, L_0000021bb0796760, L_0000021bb0796760;
LS_0000021bb078ef20_0_12 .concat [ 1 1 1 1], L_0000021bb0796760, L_0000021bb0796760, L_0000021bb0796760, L_0000021bb0796760;
LS_0000021bb078ef20_0_16 .concat [ 1 1 1 1], L_0000021bb0796760, L_0000021bb0796760, L_0000021bb0796760, L_0000021bb0796760;
LS_0000021bb078ef20_0_20 .concat [ 1 1 1 1], L_0000021bb0796760, L_0000021bb0796760, L_0000021bb0796760, L_0000021bb0796760;
LS_0000021bb078ef20_0_24 .concat [ 1 1 1 1], L_0000021bb0796760, L_0000021bb0796760, L_0000021bb0796760, L_0000021bb0796760;
LS_0000021bb078ef20_0_28 .concat [ 1 1 1 1], L_0000021bb0796760, L_0000021bb0796760, L_0000021bb0796760, L_0000021bb0796760;
LS_0000021bb078ef20_1_0 .concat [ 4 4 4 4], LS_0000021bb078ef20_0_0, LS_0000021bb078ef20_0_4, LS_0000021bb078ef20_0_8, LS_0000021bb078ef20_0_12;
LS_0000021bb078ef20_1_4 .concat [ 4 4 4 4], LS_0000021bb078ef20_0_16, LS_0000021bb078ef20_0_20, LS_0000021bb078ef20_0_24, LS_0000021bb078ef20_0_28;
L_0000021bb078ef20 .concat [ 16 16 0 0], LS_0000021bb078ef20_1_0, LS_0000021bb078ef20_1_4;
L_0000021bb0790460 .part L_0000021bb0791d60, 0, 1;
LS_0000021bb0790820_0_0 .concat [ 1 1 1 1], L_0000021bb07968b0, L_0000021bb07968b0, L_0000021bb07968b0, L_0000021bb07968b0;
LS_0000021bb0790820_0_4 .concat [ 1 1 1 1], L_0000021bb07968b0, L_0000021bb07968b0, L_0000021bb07968b0, L_0000021bb07968b0;
LS_0000021bb0790820_0_8 .concat [ 1 1 1 1], L_0000021bb07968b0, L_0000021bb07968b0, L_0000021bb07968b0, L_0000021bb07968b0;
LS_0000021bb0790820_0_12 .concat [ 1 1 1 1], L_0000021bb07968b0, L_0000021bb07968b0, L_0000021bb07968b0, L_0000021bb07968b0;
LS_0000021bb0790820_0_16 .concat [ 1 1 1 1], L_0000021bb07968b0, L_0000021bb07968b0, L_0000021bb07968b0, L_0000021bb07968b0;
LS_0000021bb0790820_0_20 .concat [ 1 1 1 1], L_0000021bb07968b0, L_0000021bb07968b0, L_0000021bb07968b0, L_0000021bb07968b0;
LS_0000021bb0790820_0_24 .concat [ 1 1 1 1], L_0000021bb07968b0, L_0000021bb07968b0, L_0000021bb07968b0, L_0000021bb07968b0;
LS_0000021bb0790820_0_28 .concat [ 1 1 1 1], L_0000021bb07968b0, L_0000021bb07968b0, L_0000021bb07968b0, L_0000021bb07968b0;
LS_0000021bb0790820_1_0 .concat [ 4 4 4 4], LS_0000021bb0790820_0_0, LS_0000021bb0790820_0_4, LS_0000021bb0790820_0_8, LS_0000021bb0790820_0_12;
LS_0000021bb0790820_1_4 .concat [ 4 4 4 4], LS_0000021bb0790820_0_16, LS_0000021bb0790820_0_20, LS_0000021bb0790820_0_24, LS_0000021bb0790820_0_28;
L_0000021bb0790820 .concat [ 16 16 0 0], LS_0000021bb0790820_1_0, LS_0000021bb0790820_1_4;
L_0000021bb078efc0 .part L_0000021bb0791d60, 1, 1;
LS_0000021bb07901e0_0_0 .concat [ 1 1 1 1], L_0000021bb07965a0, L_0000021bb07965a0, L_0000021bb07965a0, L_0000021bb07965a0;
LS_0000021bb07901e0_0_4 .concat [ 1 1 1 1], L_0000021bb07965a0, L_0000021bb07965a0, L_0000021bb07965a0, L_0000021bb07965a0;
LS_0000021bb07901e0_0_8 .concat [ 1 1 1 1], L_0000021bb07965a0, L_0000021bb07965a0, L_0000021bb07965a0, L_0000021bb07965a0;
LS_0000021bb07901e0_0_12 .concat [ 1 1 1 1], L_0000021bb07965a0, L_0000021bb07965a0, L_0000021bb07965a0, L_0000021bb07965a0;
LS_0000021bb07901e0_0_16 .concat [ 1 1 1 1], L_0000021bb07965a0, L_0000021bb07965a0, L_0000021bb07965a0, L_0000021bb07965a0;
LS_0000021bb07901e0_0_20 .concat [ 1 1 1 1], L_0000021bb07965a0, L_0000021bb07965a0, L_0000021bb07965a0, L_0000021bb07965a0;
LS_0000021bb07901e0_0_24 .concat [ 1 1 1 1], L_0000021bb07965a0, L_0000021bb07965a0, L_0000021bb07965a0, L_0000021bb07965a0;
LS_0000021bb07901e0_0_28 .concat [ 1 1 1 1], L_0000021bb07965a0, L_0000021bb07965a0, L_0000021bb07965a0, L_0000021bb07965a0;
LS_0000021bb07901e0_1_0 .concat [ 4 4 4 4], LS_0000021bb07901e0_0_0, LS_0000021bb07901e0_0_4, LS_0000021bb07901e0_0_8, LS_0000021bb07901e0_0_12;
LS_0000021bb07901e0_1_4 .concat [ 4 4 4 4], LS_0000021bb07901e0_0_16, LS_0000021bb07901e0_0_20, LS_0000021bb07901e0_0_24, LS_0000021bb07901e0_0_28;
L_0000021bb07901e0 .concat [ 16 16 0 0], LS_0000021bb07901e0_1_0, LS_0000021bb07901e0_1_4;
L_0000021bb0790b40 .part L_0000021bb0791d60, 0, 1;
LS_0000021bb0790a00_0_0 .concat [ 1 1 1 1], L_0000021bb0790b40, L_0000021bb0790b40, L_0000021bb0790b40, L_0000021bb0790b40;
LS_0000021bb0790a00_0_4 .concat [ 1 1 1 1], L_0000021bb0790b40, L_0000021bb0790b40, L_0000021bb0790b40, L_0000021bb0790b40;
LS_0000021bb0790a00_0_8 .concat [ 1 1 1 1], L_0000021bb0790b40, L_0000021bb0790b40, L_0000021bb0790b40, L_0000021bb0790b40;
LS_0000021bb0790a00_0_12 .concat [ 1 1 1 1], L_0000021bb0790b40, L_0000021bb0790b40, L_0000021bb0790b40, L_0000021bb0790b40;
LS_0000021bb0790a00_0_16 .concat [ 1 1 1 1], L_0000021bb0790b40, L_0000021bb0790b40, L_0000021bb0790b40, L_0000021bb0790b40;
LS_0000021bb0790a00_0_20 .concat [ 1 1 1 1], L_0000021bb0790b40, L_0000021bb0790b40, L_0000021bb0790b40, L_0000021bb0790b40;
LS_0000021bb0790a00_0_24 .concat [ 1 1 1 1], L_0000021bb0790b40, L_0000021bb0790b40, L_0000021bb0790b40, L_0000021bb0790b40;
LS_0000021bb0790a00_0_28 .concat [ 1 1 1 1], L_0000021bb0790b40, L_0000021bb0790b40, L_0000021bb0790b40, L_0000021bb0790b40;
LS_0000021bb0790a00_1_0 .concat [ 4 4 4 4], LS_0000021bb0790a00_0_0, LS_0000021bb0790a00_0_4, LS_0000021bb0790a00_0_8, LS_0000021bb0790a00_0_12;
LS_0000021bb0790a00_1_4 .concat [ 4 4 4 4], LS_0000021bb0790a00_0_16, LS_0000021bb0790a00_0_20, LS_0000021bb0790a00_0_24, LS_0000021bb0790a00_0_28;
L_0000021bb0790a00 .concat [ 16 16 0 0], LS_0000021bb0790a00_1_0, LS_0000021bb0790a00_1_4;
L_0000021bb078f380 .part L_0000021bb0791d60, 1, 1;
LS_0000021bb078f100_0_0 .concat [ 1 1 1 1], L_0000021bb078f380, L_0000021bb078f380, L_0000021bb078f380, L_0000021bb078f380;
LS_0000021bb078f100_0_4 .concat [ 1 1 1 1], L_0000021bb078f380, L_0000021bb078f380, L_0000021bb078f380, L_0000021bb078f380;
LS_0000021bb078f100_0_8 .concat [ 1 1 1 1], L_0000021bb078f380, L_0000021bb078f380, L_0000021bb078f380, L_0000021bb078f380;
LS_0000021bb078f100_0_12 .concat [ 1 1 1 1], L_0000021bb078f380, L_0000021bb078f380, L_0000021bb078f380, L_0000021bb078f380;
LS_0000021bb078f100_0_16 .concat [ 1 1 1 1], L_0000021bb078f380, L_0000021bb078f380, L_0000021bb078f380, L_0000021bb078f380;
LS_0000021bb078f100_0_20 .concat [ 1 1 1 1], L_0000021bb078f380, L_0000021bb078f380, L_0000021bb078f380, L_0000021bb078f380;
LS_0000021bb078f100_0_24 .concat [ 1 1 1 1], L_0000021bb078f380, L_0000021bb078f380, L_0000021bb078f380, L_0000021bb078f380;
LS_0000021bb078f100_0_28 .concat [ 1 1 1 1], L_0000021bb078f380, L_0000021bb078f380, L_0000021bb078f380, L_0000021bb078f380;
LS_0000021bb078f100_1_0 .concat [ 4 4 4 4], LS_0000021bb078f100_0_0, LS_0000021bb078f100_0_4, LS_0000021bb078f100_0_8, LS_0000021bb078f100_0_12;
LS_0000021bb078f100_1_4 .concat [ 4 4 4 4], LS_0000021bb078f100_0_16, LS_0000021bb078f100_0_20, LS_0000021bb078f100_0_24, LS_0000021bb078f100_0_28;
L_0000021bb078f100 .concat [ 16 16 0 0], LS_0000021bb078f100_1_0, LS_0000021bb078f100_1_4;
L_0000021bb078f420 .part L_0000021bb0791d60, 0, 1;
LS_0000021bb0790aa0_0_0 .concat [ 1 1 1 1], L_0000021bb0797170, L_0000021bb0797170, L_0000021bb0797170, L_0000021bb0797170;
LS_0000021bb0790aa0_0_4 .concat [ 1 1 1 1], L_0000021bb0797170, L_0000021bb0797170, L_0000021bb0797170, L_0000021bb0797170;
LS_0000021bb0790aa0_0_8 .concat [ 1 1 1 1], L_0000021bb0797170, L_0000021bb0797170, L_0000021bb0797170, L_0000021bb0797170;
LS_0000021bb0790aa0_0_12 .concat [ 1 1 1 1], L_0000021bb0797170, L_0000021bb0797170, L_0000021bb0797170, L_0000021bb0797170;
LS_0000021bb0790aa0_0_16 .concat [ 1 1 1 1], L_0000021bb0797170, L_0000021bb0797170, L_0000021bb0797170, L_0000021bb0797170;
LS_0000021bb0790aa0_0_20 .concat [ 1 1 1 1], L_0000021bb0797170, L_0000021bb0797170, L_0000021bb0797170, L_0000021bb0797170;
LS_0000021bb0790aa0_0_24 .concat [ 1 1 1 1], L_0000021bb0797170, L_0000021bb0797170, L_0000021bb0797170, L_0000021bb0797170;
LS_0000021bb0790aa0_0_28 .concat [ 1 1 1 1], L_0000021bb0797170, L_0000021bb0797170, L_0000021bb0797170, L_0000021bb0797170;
LS_0000021bb0790aa0_1_0 .concat [ 4 4 4 4], LS_0000021bb0790aa0_0_0, LS_0000021bb0790aa0_0_4, LS_0000021bb0790aa0_0_8, LS_0000021bb0790aa0_0_12;
LS_0000021bb0790aa0_1_4 .concat [ 4 4 4 4], LS_0000021bb0790aa0_0_16, LS_0000021bb0790aa0_0_20, LS_0000021bb0790aa0_0_24, LS_0000021bb0790aa0_0_28;
L_0000021bb0790aa0 .concat [ 16 16 0 0], LS_0000021bb0790aa0_1_0, LS_0000021bb0790aa0_1_4;
L_0000021bb0790320 .part L_0000021bb0791d60, 1, 1;
LS_0000021bb078f1a0_0_0 .concat [ 1 1 1 1], L_0000021bb0790320, L_0000021bb0790320, L_0000021bb0790320, L_0000021bb0790320;
LS_0000021bb078f1a0_0_4 .concat [ 1 1 1 1], L_0000021bb0790320, L_0000021bb0790320, L_0000021bb0790320, L_0000021bb0790320;
LS_0000021bb078f1a0_0_8 .concat [ 1 1 1 1], L_0000021bb0790320, L_0000021bb0790320, L_0000021bb0790320, L_0000021bb0790320;
LS_0000021bb078f1a0_0_12 .concat [ 1 1 1 1], L_0000021bb0790320, L_0000021bb0790320, L_0000021bb0790320, L_0000021bb0790320;
LS_0000021bb078f1a0_0_16 .concat [ 1 1 1 1], L_0000021bb0790320, L_0000021bb0790320, L_0000021bb0790320, L_0000021bb0790320;
LS_0000021bb078f1a0_0_20 .concat [ 1 1 1 1], L_0000021bb0790320, L_0000021bb0790320, L_0000021bb0790320, L_0000021bb0790320;
LS_0000021bb078f1a0_0_24 .concat [ 1 1 1 1], L_0000021bb0790320, L_0000021bb0790320, L_0000021bb0790320, L_0000021bb0790320;
LS_0000021bb078f1a0_0_28 .concat [ 1 1 1 1], L_0000021bb0790320, L_0000021bb0790320, L_0000021bb0790320, L_0000021bb0790320;
LS_0000021bb078f1a0_1_0 .concat [ 4 4 4 4], LS_0000021bb078f1a0_0_0, LS_0000021bb078f1a0_0_4, LS_0000021bb078f1a0_0_8, LS_0000021bb078f1a0_0_12;
LS_0000021bb078f1a0_1_4 .concat [ 4 4 4 4], LS_0000021bb078f1a0_0_16, LS_0000021bb078f1a0_0_20, LS_0000021bb078f1a0_0_24, LS_0000021bb078f1a0_0_28;
L_0000021bb078f1a0 .concat [ 16 16 0 0], LS_0000021bb078f1a0_1_0, LS_0000021bb078f1a0_1_4;
L_0000021bb078ede0 .part L_0000021bb0791d60, 0, 1;
LS_0000021bb078fb00_0_0 .concat [ 1 1 1 1], L_0000021bb078ede0, L_0000021bb078ede0, L_0000021bb078ede0, L_0000021bb078ede0;
LS_0000021bb078fb00_0_4 .concat [ 1 1 1 1], L_0000021bb078ede0, L_0000021bb078ede0, L_0000021bb078ede0, L_0000021bb078ede0;
LS_0000021bb078fb00_0_8 .concat [ 1 1 1 1], L_0000021bb078ede0, L_0000021bb078ede0, L_0000021bb078ede0, L_0000021bb078ede0;
LS_0000021bb078fb00_0_12 .concat [ 1 1 1 1], L_0000021bb078ede0, L_0000021bb078ede0, L_0000021bb078ede0, L_0000021bb078ede0;
LS_0000021bb078fb00_0_16 .concat [ 1 1 1 1], L_0000021bb078ede0, L_0000021bb078ede0, L_0000021bb078ede0, L_0000021bb078ede0;
LS_0000021bb078fb00_0_20 .concat [ 1 1 1 1], L_0000021bb078ede0, L_0000021bb078ede0, L_0000021bb078ede0, L_0000021bb078ede0;
LS_0000021bb078fb00_0_24 .concat [ 1 1 1 1], L_0000021bb078ede0, L_0000021bb078ede0, L_0000021bb078ede0, L_0000021bb078ede0;
LS_0000021bb078fb00_0_28 .concat [ 1 1 1 1], L_0000021bb078ede0, L_0000021bb078ede0, L_0000021bb078ede0, L_0000021bb078ede0;
LS_0000021bb078fb00_1_0 .concat [ 4 4 4 4], LS_0000021bb078fb00_0_0, LS_0000021bb078fb00_0_4, LS_0000021bb078fb00_0_8, LS_0000021bb078fb00_0_12;
LS_0000021bb078fb00_1_4 .concat [ 4 4 4 4], LS_0000021bb078fb00_0_16, LS_0000021bb078fb00_0_20, LS_0000021bb078fb00_0_24, LS_0000021bb078fb00_0_28;
L_0000021bb078fb00 .concat [ 16 16 0 0], LS_0000021bb078fb00_1_0, LS_0000021bb078fb00_1_4;
S_0000021bb0518410 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000021bb0518280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021bb0796d80 .functor AND 32, L_0000021bb078ef20, L_0000021bb0790820, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021bb0754a50_0 .net "in1", 31 0, L_0000021bb078ef20;  1 drivers
v0000021bb0753510_0 .net "in2", 31 0, L_0000021bb0790820;  1 drivers
v0000021bb0753b50_0 .net "out", 31 0, L_0000021bb0796d80;  alias, 1 drivers
S_0000021bb05515c0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000021bb0518280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021bb0796530 .functor AND 32, L_0000021bb07901e0, L_0000021bb0790a00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021bb0753650_0 .net "in1", 31 0, L_0000021bb07901e0;  1 drivers
v0000021bb0753830_0 .net "in2", 31 0, L_0000021bb0790a00;  1 drivers
v0000021bb07538d0_0 .net "out", 31 0, L_0000021bb0796530;  alias, 1 drivers
S_0000021bb0551750 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000021bb0518280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021bb0796e60 .functor AND 32, L_0000021bb078f100, L_0000021bb0790aa0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021bb07545f0_0 .net "in1", 31 0, L_0000021bb078f100;  1 drivers
v0000021bb0753970_0 .net "in2", 31 0, L_0000021bb0790aa0;  1 drivers
v0000021bb0753ab0_0 .net "out", 31 0, L_0000021bb0796e60;  alias, 1 drivers
S_0000021bb0756040 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000021bb0518280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021bb07976b0 .functor AND 32, L_0000021bb078f1a0, L_0000021bb078fb00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021bb0753c90_0 .net "in1", 31 0, L_0000021bb078f1a0;  1 drivers
v0000021bb0753d30_0 .net "in2", 31 0, L_0000021bb078fb00;  1 drivers
v0000021bb07540f0_0 .net "out", 31 0, L_0000021bb07976b0;  alias, 1 drivers
S_0000021bb0755a00 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_0000021bb055caa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000021bb06e9e50 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000021bb0798210 .functor NOT 1, L_0000021bb0790640, C4<0>, C4<0>, C4<0>;
L_0000021bb0798050 .functor NOT 1, L_0000021bb07903c0, C4<0>, C4<0>, C4<0>;
L_0000021bb0797fe0 .functor NOT 1, L_0000021bb0790280, C4<0>, C4<0>, C4<0>;
L_0000021bb07fa270 .functor NOT 1, L_0000021bb078f740, C4<0>, C4<0>, C4<0>;
L_0000021bb07fbaf0 .functor AND 32, L_0000021bb07981a0, v0000021bb075d620_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021bb07fb3f0 .functor AND 32, L_0000021bb0798280, L_0000021bb0816250, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021bb07fb380 .functor OR 32, L_0000021bb07fbaf0, L_0000021bb07fb3f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021bb07fb460 .functor AND 32, L_0000021bb06cfa00, v0000021bb0750360_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021bb07fab30 .functor OR 32, L_0000021bb07fb380, L_0000021bb07fb460, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021bb07faf90 .functor AND 32, L_0000021bb07fb850, L_0000021bb078e8e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021bb07fb690 .functor OR 32, L_0000021bb07fab30, L_0000021bb07faf90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021bb07580a0_0 .net *"_ivl_1", 0 0, L_0000021bb0790640;  1 drivers
v0000021bb0758780_0 .net *"_ivl_13", 0 0, L_0000021bb0790280;  1 drivers
v0000021bb0756fc0_0 .net *"_ivl_14", 0 0, L_0000021bb0797fe0;  1 drivers
v0000021bb07571a0_0 .net *"_ivl_19", 0 0, L_0000021bb078f920;  1 drivers
v0000021bb07576a0_0 .net *"_ivl_2", 0 0, L_0000021bb0798210;  1 drivers
v0000021bb0757880_0 .net *"_ivl_23", 0 0, L_0000021bb078ea20;  1 drivers
v0000021bb0758320_0 .net *"_ivl_27", 0 0, L_0000021bb078f740;  1 drivers
v0000021bb07581e0_0 .net *"_ivl_28", 0 0, L_0000021bb07fa270;  1 drivers
v0000021bb0756d40_0 .net *"_ivl_33", 0 0, L_0000021bb078fe20;  1 drivers
v0000021bb0757920_0 .net *"_ivl_37", 0 0, L_0000021bb0790000;  1 drivers
v0000021bb0758c80_0 .net *"_ivl_40", 31 0, L_0000021bb07fbaf0;  1 drivers
v0000021bb07586e0_0 .net *"_ivl_42", 31 0, L_0000021bb07fb3f0;  1 drivers
v0000021bb0758fa0_0 .net *"_ivl_44", 31 0, L_0000021bb07fb380;  1 drivers
v0000021bb0756ac0_0 .net *"_ivl_46", 31 0, L_0000021bb07fb460;  1 drivers
v0000021bb07579c0_0 .net *"_ivl_48", 31 0, L_0000021bb07fab30;  1 drivers
v0000021bb0758820_0 .net *"_ivl_50", 31 0, L_0000021bb07faf90;  1 drivers
v0000021bb0756f20_0 .net *"_ivl_7", 0 0, L_0000021bb07903c0;  1 drivers
v0000021bb0758d20_0 .net *"_ivl_8", 0 0, L_0000021bb0798050;  1 drivers
v0000021bb07588c0_0 .net "ina", 31 0, v0000021bb075d620_0;  alias, 1 drivers
v0000021bb0758960_0 .net "inb", 31 0, L_0000021bb0816250;  alias, 1 drivers
v0000021bb0759180_0 .net "inc", 31 0, v0000021bb0750360_0;  alias, 1 drivers
v0000021bb0757a60_0 .net "ind", 31 0, L_0000021bb078e8e0;  alias, 1 drivers
v0000021bb0758dc0_0 .net "out", 31 0, L_0000021bb07fb690;  alias, 1 drivers
v0000021bb0757ba0_0 .net "s0", 31 0, L_0000021bb07981a0;  1 drivers
v0000021bb0758be0_0 .net "s1", 31 0, L_0000021bb0798280;  1 drivers
v0000021bb0756de0_0 .net "s2", 31 0, L_0000021bb06cfa00;  1 drivers
v0000021bb0757b00_0 .net "s3", 31 0, L_0000021bb07fb850;  1 drivers
v0000021bb0757060_0 .net "sel", 1 0, L_0000021bb0794420;  alias, 1 drivers
L_0000021bb0790640 .part L_0000021bb0794420, 1, 1;
LS_0000021bb078f880_0_0 .concat [ 1 1 1 1], L_0000021bb0798210, L_0000021bb0798210, L_0000021bb0798210, L_0000021bb0798210;
LS_0000021bb078f880_0_4 .concat [ 1 1 1 1], L_0000021bb0798210, L_0000021bb0798210, L_0000021bb0798210, L_0000021bb0798210;
LS_0000021bb078f880_0_8 .concat [ 1 1 1 1], L_0000021bb0798210, L_0000021bb0798210, L_0000021bb0798210, L_0000021bb0798210;
LS_0000021bb078f880_0_12 .concat [ 1 1 1 1], L_0000021bb0798210, L_0000021bb0798210, L_0000021bb0798210, L_0000021bb0798210;
LS_0000021bb078f880_0_16 .concat [ 1 1 1 1], L_0000021bb0798210, L_0000021bb0798210, L_0000021bb0798210, L_0000021bb0798210;
LS_0000021bb078f880_0_20 .concat [ 1 1 1 1], L_0000021bb0798210, L_0000021bb0798210, L_0000021bb0798210, L_0000021bb0798210;
LS_0000021bb078f880_0_24 .concat [ 1 1 1 1], L_0000021bb0798210, L_0000021bb0798210, L_0000021bb0798210, L_0000021bb0798210;
LS_0000021bb078f880_0_28 .concat [ 1 1 1 1], L_0000021bb0798210, L_0000021bb0798210, L_0000021bb0798210, L_0000021bb0798210;
LS_0000021bb078f880_1_0 .concat [ 4 4 4 4], LS_0000021bb078f880_0_0, LS_0000021bb078f880_0_4, LS_0000021bb078f880_0_8, LS_0000021bb078f880_0_12;
LS_0000021bb078f880_1_4 .concat [ 4 4 4 4], LS_0000021bb078f880_0_16, LS_0000021bb078f880_0_20, LS_0000021bb078f880_0_24, LS_0000021bb078f880_0_28;
L_0000021bb078f880 .concat [ 16 16 0 0], LS_0000021bb078f880_1_0, LS_0000021bb078f880_1_4;
L_0000021bb07903c0 .part L_0000021bb0794420, 0, 1;
LS_0000021bb078e980_0_0 .concat [ 1 1 1 1], L_0000021bb0798050, L_0000021bb0798050, L_0000021bb0798050, L_0000021bb0798050;
LS_0000021bb078e980_0_4 .concat [ 1 1 1 1], L_0000021bb0798050, L_0000021bb0798050, L_0000021bb0798050, L_0000021bb0798050;
LS_0000021bb078e980_0_8 .concat [ 1 1 1 1], L_0000021bb0798050, L_0000021bb0798050, L_0000021bb0798050, L_0000021bb0798050;
LS_0000021bb078e980_0_12 .concat [ 1 1 1 1], L_0000021bb0798050, L_0000021bb0798050, L_0000021bb0798050, L_0000021bb0798050;
LS_0000021bb078e980_0_16 .concat [ 1 1 1 1], L_0000021bb0798050, L_0000021bb0798050, L_0000021bb0798050, L_0000021bb0798050;
LS_0000021bb078e980_0_20 .concat [ 1 1 1 1], L_0000021bb0798050, L_0000021bb0798050, L_0000021bb0798050, L_0000021bb0798050;
LS_0000021bb078e980_0_24 .concat [ 1 1 1 1], L_0000021bb0798050, L_0000021bb0798050, L_0000021bb0798050, L_0000021bb0798050;
LS_0000021bb078e980_0_28 .concat [ 1 1 1 1], L_0000021bb0798050, L_0000021bb0798050, L_0000021bb0798050, L_0000021bb0798050;
LS_0000021bb078e980_1_0 .concat [ 4 4 4 4], LS_0000021bb078e980_0_0, LS_0000021bb078e980_0_4, LS_0000021bb078e980_0_8, LS_0000021bb078e980_0_12;
LS_0000021bb078e980_1_4 .concat [ 4 4 4 4], LS_0000021bb078e980_0_16, LS_0000021bb078e980_0_20, LS_0000021bb078e980_0_24, LS_0000021bb078e980_0_28;
L_0000021bb078e980 .concat [ 16 16 0 0], LS_0000021bb078e980_1_0, LS_0000021bb078e980_1_4;
L_0000021bb0790280 .part L_0000021bb0794420, 1, 1;
LS_0000021bb078f4c0_0_0 .concat [ 1 1 1 1], L_0000021bb0797fe0, L_0000021bb0797fe0, L_0000021bb0797fe0, L_0000021bb0797fe0;
LS_0000021bb078f4c0_0_4 .concat [ 1 1 1 1], L_0000021bb0797fe0, L_0000021bb0797fe0, L_0000021bb0797fe0, L_0000021bb0797fe0;
LS_0000021bb078f4c0_0_8 .concat [ 1 1 1 1], L_0000021bb0797fe0, L_0000021bb0797fe0, L_0000021bb0797fe0, L_0000021bb0797fe0;
LS_0000021bb078f4c0_0_12 .concat [ 1 1 1 1], L_0000021bb0797fe0, L_0000021bb0797fe0, L_0000021bb0797fe0, L_0000021bb0797fe0;
LS_0000021bb078f4c0_0_16 .concat [ 1 1 1 1], L_0000021bb0797fe0, L_0000021bb0797fe0, L_0000021bb0797fe0, L_0000021bb0797fe0;
LS_0000021bb078f4c0_0_20 .concat [ 1 1 1 1], L_0000021bb0797fe0, L_0000021bb0797fe0, L_0000021bb0797fe0, L_0000021bb0797fe0;
LS_0000021bb078f4c0_0_24 .concat [ 1 1 1 1], L_0000021bb0797fe0, L_0000021bb0797fe0, L_0000021bb0797fe0, L_0000021bb0797fe0;
LS_0000021bb078f4c0_0_28 .concat [ 1 1 1 1], L_0000021bb0797fe0, L_0000021bb0797fe0, L_0000021bb0797fe0, L_0000021bb0797fe0;
LS_0000021bb078f4c0_1_0 .concat [ 4 4 4 4], LS_0000021bb078f4c0_0_0, LS_0000021bb078f4c0_0_4, LS_0000021bb078f4c0_0_8, LS_0000021bb078f4c0_0_12;
LS_0000021bb078f4c0_1_4 .concat [ 4 4 4 4], LS_0000021bb078f4c0_0_16, LS_0000021bb078f4c0_0_20, LS_0000021bb078f4c0_0_24, LS_0000021bb078f4c0_0_28;
L_0000021bb078f4c0 .concat [ 16 16 0 0], LS_0000021bb078f4c0_1_0, LS_0000021bb078f4c0_1_4;
L_0000021bb078f920 .part L_0000021bb0794420, 0, 1;
LS_0000021bb07908c0_0_0 .concat [ 1 1 1 1], L_0000021bb078f920, L_0000021bb078f920, L_0000021bb078f920, L_0000021bb078f920;
LS_0000021bb07908c0_0_4 .concat [ 1 1 1 1], L_0000021bb078f920, L_0000021bb078f920, L_0000021bb078f920, L_0000021bb078f920;
LS_0000021bb07908c0_0_8 .concat [ 1 1 1 1], L_0000021bb078f920, L_0000021bb078f920, L_0000021bb078f920, L_0000021bb078f920;
LS_0000021bb07908c0_0_12 .concat [ 1 1 1 1], L_0000021bb078f920, L_0000021bb078f920, L_0000021bb078f920, L_0000021bb078f920;
LS_0000021bb07908c0_0_16 .concat [ 1 1 1 1], L_0000021bb078f920, L_0000021bb078f920, L_0000021bb078f920, L_0000021bb078f920;
LS_0000021bb07908c0_0_20 .concat [ 1 1 1 1], L_0000021bb078f920, L_0000021bb078f920, L_0000021bb078f920, L_0000021bb078f920;
LS_0000021bb07908c0_0_24 .concat [ 1 1 1 1], L_0000021bb078f920, L_0000021bb078f920, L_0000021bb078f920, L_0000021bb078f920;
LS_0000021bb07908c0_0_28 .concat [ 1 1 1 1], L_0000021bb078f920, L_0000021bb078f920, L_0000021bb078f920, L_0000021bb078f920;
LS_0000021bb07908c0_1_0 .concat [ 4 4 4 4], LS_0000021bb07908c0_0_0, LS_0000021bb07908c0_0_4, LS_0000021bb07908c0_0_8, LS_0000021bb07908c0_0_12;
LS_0000021bb07908c0_1_4 .concat [ 4 4 4 4], LS_0000021bb07908c0_0_16, LS_0000021bb07908c0_0_20, LS_0000021bb07908c0_0_24, LS_0000021bb07908c0_0_28;
L_0000021bb07908c0 .concat [ 16 16 0 0], LS_0000021bb07908c0_1_0, LS_0000021bb07908c0_1_4;
L_0000021bb078ea20 .part L_0000021bb0794420, 1, 1;
LS_0000021bb078f240_0_0 .concat [ 1 1 1 1], L_0000021bb078ea20, L_0000021bb078ea20, L_0000021bb078ea20, L_0000021bb078ea20;
LS_0000021bb078f240_0_4 .concat [ 1 1 1 1], L_0000021bb078ea20, L_0000021bb078ea20, L_0000021bb078ea20, L_0000021bb078ea20;
LS_0000021bb078f240_0_8 .concat [ 1 1 1 1], L_0000021bb078ea20, L_0000021bb078ea20, L_0000021bb078ea20, L_0000021bb078ea20;
LS_0000021bb078f240_0_12 .concat [ 1 1 1 1], L_0000021bb078ea20, L_0000021bb078ea20, L_0000021bb078ea20, L_0000021bb078ea20;
LS_0000021bb078f240_0_16 .concat [ 1 1 1 1], L_0000021bb078ea20, L_0000021bb078ea20, L_0000021bb078ea20, L_0000021bb078ea20;
LS_0000021bb078f240_0_20 .concat [ 1 1 1 1], L_0000021bb078ea20, L_0000021bb078ea20, L_0000021bb078ea20, L_0000021bb078ea20;
LS_0000021bb078f240_0_24 .concat [ 1 1 1 1], L_0000021bb078ea20, L_0000021bb078ea20, L_0000021bb078ea20, L_0000021bb078ea20;
LS_0000021bb078f240_0_28 .concat [ 1 1 1 1], L_0000021bb078ea20, L_0000021bb078ea20, L_0000021bb078ea20, L_0000021bb078ea20;
LS_0000021bb078f240_1_0 .concat [ 4 4 4 4], LS_0000021bb078f240_0_0, LS_0000021bb078f240_0_4, LS_0000021bb078f240_0_8, LS_0000021bb078f240_0_12;
LS_0000021bb078f240_1_4 .concat [ 4 4 4 4], LS_0000021bb078f240_0_16, LS_0000021bb078f240_0_20, LS_0000021bb078f240_0_24, LS_0000021bb078f240_0_28;
L_0000021bb078f240 .concat [ 16 16 0 0], LS_0000021bb078f240_1_0, LS_0000021bb078f240_1_4;
L_0000021bb078f740 .part L_0000021bb0794420, 0, 1;
LS_0000021bb078f9c0_0_0 .concat [ 1 1 1 1], L_0000021bb07fa270, L_0000021bb07fa270, L_0000021bb07fa270, L_0000021bb07fa270;
LS_0000021bb078f9c0_0_4 .concat [ 1 1 1 1], L_0000021bb07fa270, L_0000021bb07fa270, L_0000021bb07fa270, L_0000021bb07fa270;
LS_0000021bb078f9c0_0_8 .concat [ 1 1 1 1], L_0000021bb07fa270, L_0000021bb07fa270, L_0000021bb07fa270, L_0000021bb07fa270;
LS_0000021bb078f9c0_0_12 .concat [ 1 1 1 1], L_0000021bb07fa270, L_0000021bb07fa270, L_0000021bb07fa270, L_0000021bb07fa270;
LS_0000021bb078f9c0_0_16 .concat [ 1 1 1 1], L_0000021bb07fa270, L_0000021bb07fa270, L_0000021bb07fa270, L_0000021bb07fa270;
LS_0000021bb078f9c0_0_20 .concat [ 1 1 1 1], L_0000021bb07fa270, L_0000021bb07fa270, L_0000021bb07fa270, L_0000021bb07fa270;
LS_0000021bb078f9c0_0_24 .concat [ 1 1 1 1], L_0000021bb07fa270, L_0000021bb07fa270, L_0000021bb07fa270, L_0000021bb07fa270;
LS_0000021bb078f9c0_0_28 .concat [ 1 1 1 1], L_0000021bb07fa270, L_0000021bb07fa270, L_0000021bb07fa270, L_0000021bb07fa270;
LS_0000021bb078f9c0_1_0 .concat [ 4 4 4 4], LS_0000021bb078f9c0_0_0, LS_0000021bb078f9c0_0_4, LS_0000021bb078f9c0_0_8, LS_0000021bb078f9c0_0_12;
LS_0000021bb078f9c0_1_4 .concat [ 4 4 4 4], LS_0000021bb078f9c0_0_16, LS_0000021bb078f9c0_0_20, LS_0000021bb078f9c0_0_24, LS_0000021bb078f9c0_0_28;
L_0000021bb078f9c0 .concat [ 16 16 0 0], LS_0000021bb078f9c0_1_0, LS_0000021bb078f9c0_1_4;
L_0000021bb078fe20 .part L_0000021bb0794420, 1, 1;
LS_0000021bb078e480_0_0 .concat [ 1 1 1 1], L_0000021bb078fe20, L_0000021bb078fe20, L_0000021bb078fe20, L_0000021bb078fe20;
LS_0000021bb078e480_0_4 .concat [ 1 1 1 1], L_0000021bb078fe20, L_0000021bb078fe20, L_0000021bb078fe20, L_0000021bb078fe20;
LS_0000021bb078e480_0_8 .concat [ 1 1 1 1], L_0000021bb078fe20, L_0000021bb078fe20, L_0000021bb078fe20, L_0000021bb078fe20;
LS_0000021bb078e480_0_12 .concat [ 1 1 1 1], L_0000021bb078fe20, L_0000021bb078fe20, L_0000021bb078fe20, L_0000021bb078fe20;
LS_0000021bb078e480_0_16 .concat [ 1 1 1 1], L_0000021bb078fe20, L_0000021bb078fe20, L_0000021bb078fe20, L_0000021bb078fe20;
LS_0000021bb078e480_0_20 .concat [ 1 1 1 1], L_0000021bb078fe20, L_0000021bb078fe20, L_0000021bb078fe20, L_0000021bb078fe20;
LS_0000021bb078e480_0_24 .concat [ 1 1 1 1], L_0000021bb078fe20, L_0000021bb078fe20, L_0000021bb078fe20, L_0000021bb078fe20;
LS_0000021bb078e480_0_28 .concat [ 1 1 1 1], L_0000021bb078fe20, L_0000021bb078fe20, L_0000021bb078fe20, L_0000021bb078fe20;
LS_0000021bb078e480_1_0 .concat [ 4 4 4 4], LS_0000021bb078e480_0_0, LS_0000021bb078e480_0_4, LS_0000021bb078e480_0_8, LS_0000021bb078e480_0_12;
LS_0000021bb078e480_1_4 .concat [ 4 4 4 4], LS_0000021bb078e480_0_16, LS_0000021bb078e480_0_20, LS_0000021bb078e480_0_24, LS_0000021bb078e480_0_28;
L_0000021bb078e480 .concat [ 16 16 0 0], LS_0000021bb078e480_1_0, LS_0000021bb078e480_1_4;
L_0000021bb0790000 .part L_0000021bb0794420, 0, 1;
LS_0000021bb0790500_0_0 .concat [ 1 1 1 1], L_0000021bb0790000, L_0000021bb0790000, L_0000021bb0790000, L_0000021bb0790000;
LS_0000021bb0790500_0_4 .concat [ 1 1 1 1], L_0000021bb0790000, L_0000021bb0790000, L_0000021bb0790000, L_0000021bb0790000;
LS_0000021bb0790500_0_8 .concat [ 1 1 1 1], L_0000021bb0790000, L_0000021bb0790000, L_0000021bb0790000, L_0000021bb0790000;
LS_0000021bb0790500_0_12 .concat [ 1 1 1 1], L_0000021bb0790000, L_0000021bb0790000, L_0000021bb0790000, L_0000021bb0790000;
LS_0000021bb0790500_0_16 .concat [ 1 1 1 1], L_0000021bb0790000, L_0000021bb0790000, L_0000021bb0790000, L_0000021bb0790000;
LS_0000021bb0790500_0_20 .concat [ 1 1 1 1], L_0000021bb0790000, L_0000021bb0790000, L_0000021bb0790000, L_0000021bb0790000;
LS_0000021bb0790500_0_24 .concat [ 1 1 1 1], L_0000021bb0790000, L_0000021bb0790000, L_0000021bb0790000, L_0000021bb0790000;
LS_0000021bb0790500_0_28 .concat [ 1 1 1 1], L_0000021bb0790000, L_0000021bb0790000, L_0000021bb0790000, L_0000021bb0790000;
LS_0000021bb0790500_1_0 .concat [ 4 4 4 4], LS_0000021bb0790500_0_0, LS_0000021bb0790500_0_4, LS_0000021bb0790500_0_8, LS_0000021bb0790500_0_12;
LS_0000021bb0790500_1_4 .concat [ 4 4 4 4], LS_0000021bb0790500_0_16, LS_0000021bb0790500_0_20, LS_0000021bb0790500_0_24, LS_0000021bb0790500_0_28;
L_0000021bb0790500 .concat [ 16 16 0 0], LS_0000021bb0790500_1_0, LS_0000021bb0790500_1_4;
S_0000021bb0756810 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000021bb0755a00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021bb07981a0 .functor AND 32, L_0000021bb078f880, L_0000021bb078e980, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021bb0758000_0 .net "in1", 31 0, L_0000021bb078f880;  1 drivers
v0000021bb07590e0_0 .net "in2", 31 0, L_0000021bb078e980;  1 drivers
v0000021bb0756e80_0 .net "out", 31 0, L_0000021bb07981a0;  alias, 1 drivers
S_0000021bb0755b90 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000021bb0755a00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021bb0798280 .functor AND 32, L_0000021bb078f4c0, L_0000021bb07908c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021bb07574c0_0 .net "in1", 31 0, L_0000021bb078f4c0;  1 drivers
v0000021bb0758e60_0 .net "in2", 31 0, L_0000021bb07908c0;  1 drivers
v0000021bb07577e0_0 .net "out", 31 0, L_0000021bb0798280;  alias, 1 drivers
S_0000021bb0755d20 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000021bb0755a00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021bb06cfa00 .functor AND 32, L_0000021bb078f240, L_0000021bb078f9c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021bb0756c00_0 .net "in1", 31 0, L_0000021bb078f240;  1 drivers
v0000021bb0758500_0 .net "in2", 31 0, L_0000021bb078f9c0;  1 drivers
v0000021bb0758b40_0 .net "out", 31 0, L_0000021bb06cfa00;  alias, 1 drivers
S_0000021bb07561d0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000021bb0755a00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021bb07fb850 .functor AND 32, L_0000021bb078e480, L_0000021bb0790500, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021bb0758140_0 .net "in1", 31 0, L_0000021bb078e480;  1 drivers
v0000021bb0757600_0 .net "in2", 31 0, L_0000021bb0790500;  1 drivers
v0000021bb0757240_0 .net "out", 31 0, L_0000021bb07fb850;  alias, 1 drivers
S_0000021bb0756360 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_0000021bb055caa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000021bb06ea710 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000021bb07faf20 .functor NOT 1, L_0000021bb0790960, C4<0>, C4<0>, C4<0>;
L_0000021bb07fb930 .functor NOT 1, L_0000021bb078e3e0, C4<0>, C4<0>, C4<0>;
L_0000021bb07f9f60 .functor NOT 1, L_0000021bb078e520, C4<0>, C4<0>, C4<0>;
L_0000021bb07f9fd0 .functor NOT 1, L_0000021bb078e5c0, C4<0>, C4<0>, C4<0>;
L_0000021bb07fa740 .functor AND 32, L_0000021bb07fb620, v0000021bb075d1c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021bb07fba80 .functor AND 32, L_0000021bb07fa890, L_0000021bb0816250, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021bb07fa970 .functor OR 32, L_0000021bb07fa740, L_0000021bb07fba80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021bb07fa900 .functor AND 32, L_0000021bb07fad60, v0000021bb0750360_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021bb07fb9a0 .functor OR 32, L_0000021bb07fa970, L_0000021bb07fa900, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021bb07fa4a0 .functor AND 32, L_0000021bb07fa430, L_0000021bb078e8e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021bb07fba10 .functor OR 32, L_0000021bb07fb9a0, L_0000021bb07fa4a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021bb0759cc0_0 .net *"_ivl_1", 0 0, L_0000021bb0790960;  1 drivers
v0000021bb07595e0_0 .net *"_ivl_13", 0 0, L_0000021bb078e520;  1 drivers
v0000021bb0759900_0 .net *"_ivl_14", 0 0, L_0000021bb07f9f60;  1 drivers
v0000021bb0759d60_0 .net *"_ivl_19", 0 0, L_0000021bb078f2e0;  1 drivers
v0000021bb0759ea0_0 .net *"_ivl_2", 0 0, L_0000021bb07faf20;  1 drivers
v0000021bb075a120_0 .net *"_ivl_23", 0 0, L_0000021bb078ed40;  1 drivers
v0000021bb075a440_0 .net *"_ivl_27", 0 0, L_0000021bb078e5c0;  1 drivers
v0000021bb075a3a0_0 .net *"_ivl_28", 0 0, L_0000021bb07f9fd0;  1 drivers
v0000021bb075a8a0_0 .net *"_ivl_33", 0 0, L_0000021bb078e660;  1 drivers
v0000021bb07592c0_0 .net *"_ivl_37", 0 0, L_0000021bb07906e0;  1 drivers
v0000021bb0759360_0 .net *"_ivl_40", 31 0, L_0000021bb07fa740;  1 drivers
v0000021bb07594a0_0 .net *"_ivl_42", 31 0, L_0000021bb07fba80;  1 drivers
v0000021bb0759fe0_0 .net *"_ivl_44", 31 0, L_0000021bb07fa970;  1 drivers
v0000021bb0759e00_0 .net *"_ivl_46", 31 0, L_0000021bb07fa900;  1 drivers
v0000021bb075a300_0 .net *"_ivl_48", 31 0, L_0000021bb07fb9a0;  1 drivers
v0000021bb0759540_0 .net *"_ivl_50", 31 0, L_0000021bb07fa4a0;  1 drivers
v0000021bb07599a0_0 .net *"_ivl_7", 0 0, L_0000021bb078e3e0;  1 drivers
v0000021bb075a080_0 .net *"_ivl_8", 0 0, L_0000021bb07fb930;  1 drivers
v0000021bb075a1c0_0 .net "ina", 31 0, v0000021bb075d1c0_0;  alias, 1 drivers
v0000021bb075a4e0_0 .net "inb", 31 0, L_0000021bb0816250;  alias, 1 drivers
v0000021bb0759a40_0 .net "inc", 31 0, v0000021bb0750360_0;  alias, 1 drivers
v0000021bb075a580_0 .net "ind", 31 0, L_0000021bb078e8e0;  alias, 1 drivers
v0000021bb0759b80_0 .net "out", 31 0, L_0000021bb07fba10;  alias, 1 drivers
v0000021bb075a6c0_0 .net "s0", 31 0, L_0000021bb07fb620;  1 drivers
v0000021bb075a760_0 .net "s1", 31 0, L_0000021bb07fa890;  1 drivers
v0000021bb0759ae0_0 .net "s2", 31 0, L_0000021bb07fad60;  1 drivers
v0000021bb075d760_0 .net "s3", 31 0, L_0000021bb07fa430;  1 drivers
v0000021bb075d440_0 .net "sel", 1 0, L_0000021bb0793480;  alias, 1 drivers
L_0000021bb0790960 .part L_0000021bb0793480, 1, 1;
LS_0000021bb078f560_0_0 .concat [ 1 1 1 1], L_0000021bb07faf20, L_0000021bb07faf20, L_0000021bb07faf20, L_0000021bb07faf20;
LS_0000021bb078f560_0_4 .concat [ 1 1 1 1], L_0000021bb07faf20, L_0000021bb07faf20, L_0000021bb07faf20, L_0000021bb07faf20;
LS_0000021bb078f560_0_8 .concat [ 1 1 1 1], L_0000021bb07faf20, L_0000021bb07faf20, L_0000021bb07faf20, L_0000021bb07faf20;
LS_0000021bb078f560_0_12 .concat [ 1 1 1 1], L_0000021bb07faf20, L_0000021bb07faf20, L_0000021bb07faf20, L_0000021bb07faf20;
LS_0000021bb078f560_0_16 .concat [ 1 1 1 1], L_0000021bb07faf20, L_0000021bb07faf20, L_0000021bb07faf20, L_0000021bb07faf20;
LS_0000021bb078f560_0_20 .concat [ 1 1 1 1], L_0000021bb07faf20, L_0000021bb07faf20, L_0000021bb07faf20, L_0000021bb07faf20;
LS_0000021bb078f560_0_24 .concat [ 1 1 1 1], L_0000021bb07faf20, L_0000021bb07faf20, L_0000021bb07faf20, L_0000021bb07faf20;
LS_0000021bb078f560_0_28 .concat [ 1 1 1 1], L_0000021bb07faf20, L_0000021bb07faf20, L_0000021bb07faf20, L_0000021bb07faf20;
LS_0000021bb078f560_1_0 .concat [ 4 4 4 4], LS_0000021bb078f560_0_0, LS_0000021bb078f560_0_4, LS_0000021bb078f560_0_8, LS_0000021bb078f560_0_12;
LS_0000021bb078f560_1_4 .concat [ 4 4 4 4], LS_0000021bb078f560_0_16, LS_0000021bb078f560_0_20, LS_0000021bb078f560_0_24, LS_0000021bb078f560_0_28;
L_0000021bb078f560 .concat [ 16 16 0 0], LS_0000021bb078f560_1_0, LS_0000021bb078f560_1_4;
L_0000021bb078e3e0 .part L_0000021bb0793480, 0, 1;
LS_0000021bb078ec00_0_0 .concat [ 1 1 1 1], L_0000021bb07fb930, L_0000021bb07fb930, L_0000021bb07fb930, L_0000021bb07fb930;
LS_0000021bb078ec00_0_4 .concat [ 1 1 1 1], L_0000021bb07fb930, L_0000021bb07fb930, L_0000021bb07fb930, L_0000021bb07fb930;
LS_0000021bb078ec00_0_8 .concat [ 1 1 1 1], L_0000021bb07fb930, L_0000021bb07fb930, L_0000021bb07fb930, L_0000021bb07fb930;
LS_0000021bb078ec00_0_12 .concat [ 1 1 1 1], L_0000021bb07fb930, L_0000021bb07fb930, L_0000021bb07fb930, L_0000021bb07fb930;
LS_0000021bb078ec00_0_16 .concat [ 1 1 1 1], L_0000021bb07fb930, L_0000021bb07fb930, L_0000021bb07fb930, L_0000021bb07fb930;
LS_0000021bb078ec00_0_20 .concat [ 1 1 1 1], L_0000021bb07fb930, L_0000021bb07fb930, L_0000021bb07fb930, L_0000021bb07fb930;
LS_0000021bb078ec00_0_24 .concat [ 1 1 1 1], L_0000021bb07fb930, L_0000021bb07fb930, L_0000021bb07fb930, L_0000021bb07fb930;
LS_0000021bb078ec00_0_28 .concat [ 1 1 1 1], L_0000021bb07fb930, L_0000021bb07fb930, L_0000021bb07fb930, L_0000021bb07fb930;
LS_0000021bb078ec00_1_0 .concat [ 4 4 4 4], LS_0000021bb078ec00_0_0, LS_0000021bb078ec00_0_4, LS_0000021bb078ec00_0_8, LS_0000021bb078ec00_0_12;
LS_0000021bb078ec00_1_4 .concat [ 4 4 4 4], LS_0000021bb078ec00_0_16, LS_0000021bb078ec00_0_20, LS_0000021bb078ec00_0_24, LS_0000021bb078ec00_0_28;
L_0000021bb078ec00 .concat [ 16 16 0 0], LS_0000021bb078ec00_1_0, LS_0000021bb078ec00_1_4;
L_0000021bb078e520 .part L_0000021bb0793480, 1, 1;
LS_0000021bb078ff60_0_0 .concat [ 1 1 1 1], L_0000021bb07f9f60, L_0000021bb07f9f60, L_0000021bb07f9f60, L_0000021bb07f9f60;
LS_0000021bb078ff60_0_4 .concat [ 1 1 1 1], L_0000021bb07f9f60, L_0000021bb07f9f60, L_0000021bb07f9f60, L_0000021bb07f9f60;
LS_0000021bb078ff60_0_8 .concat [ 1 1 1 1], L_0000021bb07f9f60, L_0000021bb07f9f60, L_0000021bb07f9f60, L_0000021bb07f9f60;
LS_0000021bb078ff60_0_12 .concat [ 1 1 1 1], L_0000021bb07f9f60, L_0000021bb07f9f60, L_0000021bb07f9f60, L_0000021bb07f9f60;
LS_0000021bb078ff60_0_16 .concat [ 1 1 1 1], L_0000021bb07f9f60, L_0000021bb07f9f60, L_0000021bb07f9f60, L_0000021bb07f9f60;
LS_0000021bb078ff60_0_20 .concat [ 1 1 1 1], L_0000021bb07f9f60, L_0000021bb07f9f60, L_0000021bb07f9f60, L_0000021bb07f9f60;
LS_0000021bb078ff60_0_24 .concat [ 1 1 1 1], L_0000021bb07f9f60, L_0000021bb07f9f60, L_0000021bb07f9f60, L_0000021bb07f9f60;
LS_0000021bb078ff60_0_28 .concat [ 1 1 1 1], L_0000021bb07f9f60, L_0000021bb07f9f60, L_0000021bb07f9f60, L_0000021bb07f9f60;
LS_0000021bb078ff60_1_0 .concat [ 4 4 4 4], LS_0000021bb078ff60_0_0, LS_0000021bb078ff60_0_4, LS_0000021bb078ff60_0_8, LS_0000021bb078ff60_0_12;
LS_0000021bb078ff60_1_4 .concat [ 4 4 4 4], LS_0000021bb078ff60_0_16, LS_0000021bb078ff60_0_20, LS_0000021bb078ff60_0_24, LS_0000021bb078ff60_0_28;
L_0000021bb078ff60 .concat [ 16 16 0 0], LS_0000021bb078ff60_1_0, LS_0000021bb078ff60_1_4;
L_0000021bb078f2e0 .part L_0000021bb0793480, 0, 1;
LS_0000021bb078e700_0_0 .concat [ 1 1 1 1], L_0000021bb078f2e0, L_0000021bb078f2e0, L_0000021bb078f2e0, L_0000021bb078f2e0;
LS_0000021bb078e700_0_4 .concat [ 1 1 1 1], L_0000021bb078f2e0, L_0000021bb078f2e0, L_0000021bb078f2e0, L_0000021bb078f2e0;
LS_0000021bb078e700_0_8 .concat [ 1 1 1 1], L_0000021bb078f2e0, L_0000021bb078f2e0, L_0000021bb078f2e0, L_0000021bb078f2e0;
LS_0000021bb078e700_0_12 .concat [ 1 1 1 1], L_0000021bb078f2e0, L_0000021bb078f2e0, L_0000021bb078f2e0, L_0000021bb078f2e0;
LS_0000021bb078e700_0_16 .concat [ 1 1 1 1], L_0000021bb078f2e0, L_0000021bb078f2e0, L_0000021bb078f2e0, L_0000021bb078f2e0;
LS_0000021bb078e700_0_20 .concat [ 1 1 1 1], L_0000021bb078f2e0, L_0000021bb078f2e0, L_0000021bb078f2e0, L_0000021bb078f2e0;
LS_0000021bb078e700_0_24 .concat [ 1 1 1 1], L_0000021bb078f2e0, L_0000021bb078f2e0, L_0000021bb078f2e0, L_0000021bb078f2e0;
LS_0000021bb078e700_0_28 .concat [ 1 1 1 1], L_0000021bb078f2e0, L_0000021bb078f2e0, L_0000021bb078f2e0, L_0000021bb078f2e0;
LS_0000021bb078e700_1_0 .concat [ 4 4 4 4], LS_0000021bb078e700_0_0, LS_0000021bb078e700_0_4, LS_0000021bb078e700_0_8, LS_0000021bb078e700_0_12;
LS_0000021bb078e700_1_4 .concat [ 4 4 4 4], LS_0000021bb078e700_0_16, LS_0000021bb078e700_0_20, LS_0000021bb078e700_0_24, LS_0000021bb078e700_0_28;
L_0000021bb078e700 .concat [ 16 16 0 0], LS_0000021bb078e700_1_0, LS_0000021bb078e700_1_4;
L_0000021bb078ed40 .part L_0000021bb0793480, 1, 1;
LS_0000021bb078ee80_0_0 .concat [ 1 1 1 1], L_0000021bb078ed40, L_0000021bb078ed40, L_0000021bb078ed40, L_0000021bb078ed40;
LS_0000021bb078ee80_0_4 .concat [ 1 1 1 1], L_0000021bb078ed40, L_0000021bb078ed40, L_0000021bb078ed40, L_0000021bb078ed40;
LS_0000021bb078ee80_0_8 .concat [ 1 1 1 1], L_0000021bb078ed40, L_0000021bb078ed40, L_0000021bb078ed40, L_0000021bb078ed40;
LS_0000021bb078ee80_0_12 .concat [ 1 1 1 1], L_0000021bb078ed40, L_0000021bb078ed40, L_0000021bb078ed40, L_0000021bb078ed40;
LS_0000021bb078ee80_0_16 .concat [ 1 1 1 1], L_0000021bb078ed40, L_0000021bb078ed40, L_0000021bb078ed40, L_0000021bb078ed40;
LS_0000021bb078ee80_0_20 .concat [ 1 1 1 1], L_0000021bb078ed40, L_0000021bb078ed40, L_0000021bb078ed40, L_0000021bb078ed40;
LS_0000021bb078ee80_0_24 .concat [ 1 1 1 1], L_0000021bb078ed40, L_0000021bb078ed40, L_0000021bb078ed40, L_0000021bb078ed40;
LS_0000021bb078ee80_0_28 .concat [ 1 1 1 1], L_0000021bb078ed40, L_0000021bb078ed40, L_0000021bb078ed40, L_0000021bb078ed40;
LS_0000021bb078ee80_1_0 .concat [ 4 4 4 4], LS_0000021bb078ee80_0_0, LS_0000021bb078ee80_0_4, LS_0000021bb078ee80_0_8, LS_0000021bb078ee80_0_12;
LS_0000021bb078ee80_1_4 .concat [ 4 4 4 4], LS_0000021bb078ee80_0_16, LS_0000021bb078ee80_0_20, LS_0000021bb078ee80_0_24, LS_0000021bb078ee80_0_28;
L_0000021bb078ee80 .concat [ 16 16 0 0], LS_0000021bb078ee80_1_0, LS_0000021bb078ee80_1_4;
L_0000021bb078e5c0 .part L_0000021bb0793480, 0, 1;
LS_0000021bb078f600_0_0 .concat [ 1 1 1 1], L_0000021bb07f9fd0, L_0000021bb07f9fd0, L_0000021bb07f9fd0, L_0000021bb07f9fd0;
LS_0000021bb078f600_0_4 .concat [ 1 1 1 1], L_0000021bb07f9fd0, L_0000021bb07f9fd0, L_0000021bb07f9fd0, L_0000021bb07f9fd0;
LS_0000021bb078f600_0_8 .concat [ 1 1 1 1], L_0000021bb07f9fd0, L_0000021bb07f9fd0, L_0000021bb07f9fd0, L_0000021bb07f9fd0;
LS_0000021bb078f600_0_12 .concat [ 1 1 1 1], L_0000021bb07f9fd0, L_0000021bb07f9fd0, L_0000021bb07f9fd0, L_0000021bb07f9fd0;
LS_0000021bb078f600_0_16 .concat [ 1 1 1 1], L_0000021bb07f9fd0, L_0000021bb07f9fd0, L_0000021bb07f9fd0, L_0000021bb07f9fd0;
LS_0000021bb078f600_0_20 .concat [ 1 1 1 1], L_0000021bb07f9fd0, L_0000021bb07f9fd0, L_0000021bb07f9fd0, L_0000021bb07f9fd0;
LS_0000021bb078f600_0_24 .concat [ 1 1 1 1], L_0000021bb07f9fd0, L_0000021bb07f9fd0, L_0000021bb07f9fd0, L_0000021bb07f9fd0;
LS_0000021bb078f600_0_28 .concat [ 1 1 1 1], L_0000021bb07f9fd0, L_0000021bb07f9fd0, L_0000021bb07f9fd0, L_0000021bb07f9fd0;
LS_0000021bb078f600_1_0 .concat [ 4 4 4 4], LS_0000021bb078f600_0_0, LS_0000021bb078f600_0_4, LS_0000021bb078f600_0_8, LS_0000021bb078f600_0_12;
LS_0000021bb078f600_1_4 .concat [ 4 4 4 4], LS_0000021bb078f600_0_16, LS_0000021bb078f600_0_20, LS_0000021bb078f600_0_24, LS_0000021bb078f600_0_28;
L_0000021bb078f600 .concat [ 16 16 0 0], LS_0000021bb078f600_1_0, LS_0000021bb078f600_1_4;
L_0000021bb078e660 .part L_0000021bb0793480, 1, 1;
LS_0000021bb07905a0_0_0 .concat [ 1 1 1 1], L_0000021bb078e660, L_0000021bb078e660, L_0000021bb078e660, L_0000021bb078e660;
LS_0000021bb07905a0_0_4 .concat [ 1 1 1 1], L_0000021bb078e660, L_0000021bb078e660, L_0000021bb078e660, L_0000021bb078e660;
LS_0000021bb07905a0_0_8 .concat [ 1 1 1 1], L_0000021bb078e660, L_0000021bb078e660, L_0000021bb078e660, L_0000021bb078e660;
LS_0000021bb07905a0_0_12 .concat [ 1 1 1 1], L_0000021bb078e660, L_0000021bb078e660, L_0000021bb078e660, L_0000021bb078e660;
LS_0000021bb07905a0_0_16 .concat [ 1 1 1 1], L_0000021bb078e660, L_0000021bb078e660, L_0000021bb078e660, L_0000021bb078e660;
LS_0000021bb07905a0_0_20 .concat [ 1 1 1 1], L_0000021bb078e660, L_0000021bb078e660, L_0000021bb078e660, L_0000021bb078e660;
LS_0000021bb07905a0_0_24 .concat [ 1 1 1 1], L_0000021bb078e660, L_0000021bb078e660, L_0000021bb078e660, L_0000021bb078e660;
LS_0000021bb07905a0_0_28 .concat [ 1 1 1 1], L_0000021bb078e660, L_0000021bb078e660, L_0000021bb078e660, L_0000021bb078e660;
LS_0000021bb07905a0_1_0 .concat [ 4 4 4 4], LS_0000021bb07905a0_0_0, LS_0000021bb07905a0_0_4, LS_0000021bb07905a0_0_8, LS_0000021bb07905a0_0_12;
LS_0000021bb07905a0_1_4 .concat [ 4 4 4 4], LS_0000021bb07905a0_0_16, LS_0000021bb07905a0_0_20, LS_0000021bb07905a0_0_24, LS_0000021bb07905a0_0_28;
L_0000021bb07905a0 .concat [ 16 16 0 0], LS_0000021bb07905a0_1_0, LS_0000021bb07905a0_1_4;
L_0000021bb07906e0 .part L_0000021bb0793480, 0, 1;
LS_0000021bb078e7a0_0_0 .concat [ 1 1 1 1], L_0000021bb07906e0, L_0000021bb07906e0, L_0000021bb07906e0, L_0000021bb07906e0;
LS_0000021bb078e7a0_0_4 .concat [ 1 1 1 1], L_0000021bb07906e0, L_0000021bb07906e0, L_0000021bb07906e0, L_0000021bb07906e0;
LS_0000021bb078e7a0_0_8 .concat [ 1 1 1 1], L_0000021bb07906e0, L_0000021bb07906e0, L_0000021bb07906e0, L_0000021bb07906e0;
LS_0000021bb078e7a0_0_12 .concat [ 1 1 1 1], L_0000021bb07906e0, L_0000021bb07906e0, L_0000021bb07906e0, L_0000021bb07906e0;
LS_0000021bb078e7a0_0_16 .concat [ 1 1 1 1], L_0000021bb07906e0, L_0000021bb07906e0, L_0000021bb07906e0, L_0000021bb07906e0;
LS_0000021bb078e7a0_0_20 .concat [ 1 1 1 1], L_0000021bb07906e0, L_0000021bb07906e0, L_0000021bb07906e0, L_0000021bb07906e0;
LS_0000021bb078e7a0_0_24 .concat [ 1 1 1 1], L_0000021bb07906e0, L_0000021bb07906e0, L_0000021bb07906e0, L_0000021bb07906e0;
LS_0000021bb078e7a0_0_28 .concat [ 1 1 1 1], L_0000021bb07906e0, L_0000021bb07906e0, L_0000021bb07906e0, L_0000021bb07906e0;
LS_0000021bb078e7a0_1_0 .concat [ 4 4 4 4], LS_0000021bb078e7a0_0_0, LS_0000021bb078e7a0_0_4, LS_0000021bb078e7a0_0_8, LS_0000021bb078e7a0_0_12;
LS_0000021bb078e7a0_1_4 .concat [ 4 4 4 4], LS_0000021bb078e7a0_0_16, LS_0000021bb078e7a0_0_20, LS_0000021bb078e7a0_0_24, LS_0000021bb078e7a0_0_28;
L_0000021bb078e7a0 .concat [ 16 16 0 0], LS_0000021bb078e7a0_1_0, LS_0000021bb078e7a0_1_4;
S_0000021bb0755eb0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000021bb0756360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021bb07fb620 .functor AND 32, L_0000021bb078f560, L_0000021bb078ec00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021bb0757100_0 .net "in1", 31 0, L_0000021bb078f560;  1 drivers
v0000021bb07597c0_0 .net "in2", 31 0, L_0000021bb078ec00;  1 drivers
v0000021bb0759680_0 .net "out", 31 0, L_0000021bb07fb620;  alias, 1 drivers
S_0000021bb07564f0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000021bb0756360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021bb07fa890 .functor AND 32, L_0000021bb078ff60, L_0000021bb078e700, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021bb075a260_0 .net "in1", 31 0, L_0000021bb078ff60;  1 drivers
v0000021bb0759c20_0 .net "in2", 31 0, L_0000021bb078e700;  1 drivers
v0000021bb0759220_0 .net "out", 31 0, L_0000021bb07fa890;  alias, 1 drivers
S_0000021bb0756680 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000021bb0756360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021bb07fad60 .functor AND 32, L_0000021bb078ee80, L_0000021bb078f600, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021bb0759720_0 .net "in1", 31 0, L_0000021bb078ee80;  1 drivers
v0000021bb0759400_0 .net "in2", 31 0, L_0000021bb078f600;  1 drivers
v0000021bb075a620_0 .net "out", 31 0, L_0000021bb07fad60;  alias, 1 drivers
S_0000021bb075b6a0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000021bb0756360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021bb07fa430 .functor AND 32, L_0000021bb07905a0, L_0000021bb078e7a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021bb0759860_0 .net "in1", 31 0, L_0000021bb07905a0;  1 drivers
v0000021bb0759f40_0 .net "in2", 31 0, L_0000021bb078e7a0;  1 drivers
v0000021bb075a800_0 .net "out", 31 0, L_0000021bb07fa430;  alias, 1 drivers
S_0000021bb075aa20 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_0000021bb05396f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_0000021bb07609f0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021bb0760a28 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021bb0760a60 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021bb0760a98 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021bb0760ad0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021bb0760b08 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021bb0760b40 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021bb0760b78 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021bb0760bb0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021bb0760be8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021bb0760c20 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021bb0760c58 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021bb0760c90 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021bb0760cc8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021bb0760d00 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021bb0760d38 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021bb0760d70 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021bb0760da8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021bb0760de0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021bb0760e18 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021bb0760e50 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021bb0760e88 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021bb0760ec0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021bb0760ef8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021bb0760f30 .param/l "xori" 0 9 12, C4<001110000000>;
v0000021bb075d300_0 .var "EX1_PC", 31 0;
v0000021bb075ca40_0 .var "EX1_PFC", 31 0;
v0000021bb075d620_0 .var "EX1_forward_to_B", 31 0;
v0000021bb075e8e0_0 .var "EX1_is_beq", 0 0;
v0000021bb075ede0_0 .var "EX1_is_bne", 0 0;
v0000021bb075d080_0 .var "EX1_is_jal", 0 0;
v0000021bb075e980_0 .var "EX1_is_jr", 0 0;
v0000021bb075d3a0_0 .var "EX1_is_oper2_immed", 0 0;
v0000021bb075e020_0 .var "EX1_memread", 0 0;
v0000021bb075e2a0_0 .var "EX1_memwrite", 0 0;
v0000021bb075cae0_0 .var "EX1_opcode", 11 0;
v0000021bb075dd00_0 .var "EX1_predicted", 0 0;
v0000021bb075d4e0_0 .var "EX1_rd_ind", 4 0;
v0000021bb075d580_0 .var "EX1_rd_indzero", 0 0;
v0000021bb075d6c0_0 .var "EX1_regwrite", 0 0;
v0000021bb075cc20_0 .var "EX1_rs1", 31 0;
v0000021bb075e3e0_0 .var "EX1_rs1_ind", 4 0;
v0000021bb075d1c0_0 .var "EX1_rs2", 31 0;
v0000021bb075d800_0 .var "EX1_rs2_ind", 4 0;
v0000021bb075db20_0 .net "FLUSH", 0 0, v0000021bb07636a0_0;  alias, 1 drivers
v0000021bb075ccc0_0 .net "ID_PC", 31 0, v0000021bb076afe0_0;  alias, 1 drivers
v0000021bb075dda0_0 .net "ID_PFC_to_EX", 31 0, L_0000021bb0793fc0;  alias, 1 drivers
v0000021bb075cd60_0 .net "ID_forward_to_B", 31 0, L_0000021bb07955a0;  alias, 1 drivers
v0000021bb075d8a0_0 .net "ID_is_beq", 0 0, L_0000021bb07949c0;  alias, 1 drivers
v0000021bb075cfe0_0 .net "ID_is_bne", 0 0, L_0000021bb0794e20;  alias, 1 drivers
v0000021bb075e340_0 .net "ID_is_jal", 0 0, L_0000021bb07960e0;  alias, 1 drivers
v0000021bb075ce00_0 .net "ID_is_jr", 0 0, L_0000021bb0794ec0;  alias, 1 drivers
v0000021bb075e480_0 .net "ID_is_oper2_immed", 0 0, L_0000021bb0797870;  alias, 1 drivers
v0000021bb075d940_0 .net "ID_memread", 0 0, L_0000021bb0796180;  alias, 1 drivers
v0000021bb075e700_0 .net "ID_memwrite", 0 0, L_0000021bb0795c80;  alias, 1 drivers
v0000021bb075cea0_0 .net "ID_opcode", 11 0, v0000021bb0777280_0;  alias, 1 drivers
v0000021bb075e520_0 .net "ID_predicted", 0 0, v0000021bb0765ae0_0;  alias, 1 drivers
v0000021bb075de40_0 .net "ID_rd_ind", 4 0, v0000021bb0776880_0;  alias, 1 drivers
v0000021bb075e5c0_0 .net "ID_rd_indzero", 0 0, L_0000021bb0796220;  1 drivers
v0000021bb075eb60_0 .net "ID_regwrite", 0 0, L_0000021bb0795be0;  alias, 1 drivers
v0000021bb075d9e0_0 .net "ID_rs1", 31 0, v0000021bb0769280_0;  alias, 1 drivers
v0000021bb075e200_0 .net "ID_rs1_ind", 4 0, v0000021bb0776920_0;  alias, 1 drivers
v0000021bb075ec00_0 .net "ID_rs2", 31 0, v0000021bb076acc0_0;  alias, 1 drivers
v0000021bb075da80_0 .net "ID_rs2_ind", 4 0, v0000021bb0777a00_0;  alias, 1 drivers
v0000021bb075cf40_0 .net "clk", 0 0, L_0000021bb0797720;  1 drivers
v0000021bb075dee0_0 .net "rst", 0 0, v0000021bb0791ae0_0;  alias, 1 drivers
E_0000021bb06e9f10 .event posedge, v0000021bb074fb40_0, v0000021bb075cf40_0;
S_0000021bb075abb0 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_0000021bb05396f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_0000021bb0760f70 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021bb0760fa8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021bb0760fe0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021bb0761018 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021bb0761050 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021bb0761088 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021bb07610c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021bb07610f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021bb0761130 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021bb0761168 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021bb07611a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021bb07611d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021bb0761210 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021bb0761248 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021bb0761280 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021bb07612b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021bb07612f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021bb0761328 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021bb0761360 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021bb0761398 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021bb07613d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021bb0761408 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021bb0761440 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021bb0761478 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021bb07614b0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000021bb075df80_0 .net "EX1_ALU_OPER1", 31 0, L_0000021bb0798130;  alias, 1 drivers
v0000021bb075e160_0 .net "EX1_ALU_OPER2", 31 0, L_0000021bb07fb690;  alias, 1 drivers
v0000021bb075e660_0 .net "EX1_PC", 31 0, v0000021bb075d300_0;  alias, 1 drivers
v0000021bb075e7a0_0 .net "EX1_PFC_to_IF", 31 0, L_0000021bb078eac0;  alias, 1 drivers
v0000021bb075e840_0 .net "EX1_forward_to_B", 31 0, v0000021bb075d620_0;  alias, 1 drivers
v0000021bb075fd80_0 .net "EX1_is_beq", 0 0, v0000021bb075e8e0_0;  alias, 1 drivers
v0000021bb07601e0_0 .net "EX1_is_bne", 0 0, v0000021bb075ede0_0;  alias, 1 drivers
v0000021bb0760640_0 .net "EX1_is_jal", 0 0, v0000021bb075d080_0;  alias, 1 drivers
v0000021bb0760460_0 .net "EX1_is_jr", 0 0, v0000021bb075e980_0;  alias, 1 drivers
v0000021bb0760280_0 .net "EX1_is_oper2_immed", 0 0, v0000021bb075d3a0_0;  alias, 1 drivers
v0000021bb075ff60_0 .net "EX1_memread", 0 0, v0000021bb075e020_0;  alias, 1 drivers
v0000021bb0760500_0 .net "EX1_memwrite", 0 0, v0000021bb075e2a0_0;  alias, 1 drivers
v0000021bb075f4c0_0 .net "EX1_opcode", 11 0, v0000021bb075cae0_0;  alias, 1 drivers
v0000021bb075f920_0 .net "EX1_predicted", 0 0, v0000021bb075dd00_0;  alias, 1 drivers
v0000021bb07608c0_0 .net "EX1_rd_ind", 4 0, v0000021bb075d4e0_0;  alias, 1 drivers
v0000021bb07605a0_0 .net "EX1_rd_indzero", 0 0, v0000021bb075d580_0;  alias, 1 drivers
v0000021bb075f9c0_0 .net "EX1_regwrite", 0 0, v0000021bb075d6c0_0;  alias, 1 drivers
v0000021bb0760320_0 .net "EX1_rs1", 31 0, v0000021bb075cc20_0;  alias, 1 drivers
v0000021bb075fce0_0 .net "EX1_rs1_ind", 4 0, v0000021bb075e3e0_0;  alias, 1 drivers
v0000021bb07606e0_0 .net "EX1_rs2_ind", 4 0, v0000021bb075d800_0;  alias, 1 drivers
v0000021bb075fe20_0 .net "EX1_rs2_out", 31 0, L_0000021bb07fba10;  alias, 1 drivers
v0000021bb0760780_0 .var "EX2_ALU_OPER1", 31 0;
v0000021bb07603c0_0 .var "EX2_ALU_OPER2", 31 0;
v0000021bb0760820_0 .var "EX2_PC", 31 0;
v0000021bb075fc40_0 .var "EX2_PFC_to_IF", 31 0;
v0000021bb075f240_0 .var "EX2_forward_to_B", 31 0;
v0000021bb075f2e0_0 .var "EX2_is_beq", 0 0;
v0000021bb075f380_0 .var "EX2_is_bne", 0 0;
v0000021bb075fec0_0 .var "EX2_is_jal", 0 0;
v0000021bb075fb00_0 .var "EX2_is_jr", 0 0;
v0000021bb075f420_0 .var "EX2_is_oper2_immed", 0 0;
v0000021bb075f560_0 .var "EX2_memread", 0 0;
v0000021bb075f740_0 .var "EX2_memwrite", 0 0;
v0000021bb075f600_0 .var "EX2_opcode", 11 0;
v0000021bb075fba0_0 .var "EX2_predicted", 0 0;
v0000021bb075fa60_0 .var "EX2_rd_ind", 4 0;
v0000021bb075f6a0_0 .var "EX2_rd_indzero", 0 0;
v0000021bb075f7e0_0 .var "EX2_regwrite", 0 0;
v0000021bb075f880_0 .var "EX2_rs1", 31 0;
v0000021bb0760000_0 .var "EX2_rs1_ind", 4 0;
v0000021bb07600a0_0 .var "EX2_rs2_ind", 4 0;
v0000021bb0760140_0 .var "EX2_rs2_out", 31 0;
v0000021bb0764000_0 .net "FLUSH", 0 0, v0000021bb0763740_0;  alias, 1 drivers
v0000021bb0764280_0 .net "clk", 0 0, L_0000021bb07fa2e0;  1 drivers
v0000021bb0763e20_0 .net "rst", 0 0, v0000021bb0791ae0_0;  alias, 1 drivers
E_0000021bb06e9fd0 .event posedge, v0000021bb074fb40_0, v0000021bb0764280_0;
S_0000021bb075c7d0 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_0000021bb05396f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_0000021bb076b510 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021bb076b548 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021bb076b580 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021bb076b5b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021bb076b5f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021bb076b628 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021bb076b660 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021bb076b698 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021bb076b6d0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021bb076b708 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021bb076b740 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021bb076b778 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021bb076b7b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021bb076b7e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021bb076b820 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021bb076b858 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021bb076b890 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021bb076b8c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021bb076b900 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021bb076b938 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021bb076b970 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021bb076b9a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021bb076b9e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021bb076ba18 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021bb076ba50 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000021bb07967d0 .functor OR 1, L_0000021bb07949c0, L_0000021bb0794e20, C4<0>, C4<0>;
L_0000021bb0796a00 .functor AND 1, L_0000021bb07967d0, L_0000021bb0797e90, C4<1>, C4<1>;
L_0000021bb0797330 .functor OR 1, L_0000021bb07949c0, L_0000021bb0794e20, C4<0>, C4<0>;
L_0000021bb07972c0 .functor AND 1, L_0000021bb0797330, L_0000021bb0797e90, C4<1>, C4<1>;
L_0000021bb0797480 .functor OR 1, L_0000021bb07949c0, L_0000021bb0794e20, C4<0>, C4<0>;
L_0000021bb0796f40 .functor AND 1, L_0000021bb0797480, v0000021bb0765ae0_0, C4<1>, C4<1>;
v0000021bb076a360_0 .net "EX1_memread", 0 0, v0000021bb075e020_0;  alias, 1 drivers
v0000021bb07698c0_0 .net "EX1_opcode", 11 0, v0000021bb075cae0_0;  alias, 1 drivers
v0000021bb076a720_0 .net "EX1_rd_ind", 4 0, v0000021bb075d4e0_0;  alias, 1 drivers
v0000021bb076aa40_0 .net "EX1_rd_indzero", 0 0, v0000021bb075d580_0;  alias, 1 drivers
v0000021bb0769b40_0 .net "EX2_memread", 0 0, v0000021bb075f560_0;  alias, 1 drivers
v0000021bb07691e0_0 .net "EX2_opcode", 11 0, v0000021bb075f600_0;  alias, 1 drivers
v0000021bb076aae0_0 .net "EX2_rd_ind", 4 0, v0000021bb075fa60_0;  alias, 1 drivers
v0000021bb0768f60_0 .net "EX2_rd_indzero", 0 0, v0000021bb075f6a0_0;  alias, 1 drivers
v0000021bb076a4a0_0 .net "ID_EX1_flush", 0 0, v0000021bb07636a0_0;  alias, 1 drivers
v0000021bb076a7c0_0 .net "ID_EX2_flush", 0 0, v0000021bb0763740_0;  alias, 1 drivers
v0000021bb076a900_0 .net "ID_is_beq", 0 0, L_0000021bb07949c0;  alias, 1 drivers
v0000021bb07696e0_0 .net "ID_is_bne", 0 0, L_0000021bb0794e20;  alias, 1 drivers
v0000021bb0769140_0 .net "ID_is_j", 0 0, L_0000021bb0795f00;  alias, 1 drivers
v0000021bb076a860_0 .net "ID_is_jal", 0 0, L_0000021bb07960e0;  alias, 1 drivers
v0000021bb0769be0_0 .net "ID_is_jr", 0 0, L_0000021bb0794ec0;  alias, 1 drivers
v0000021bb0768740_0 .net "ID_opcode", 11 0, v0000021bb0777280_0;  alias, 1 drivers
v0000021bb076a400_0 .net "ID_rs1_ind", 4 0, v0000021bb0776920_0;  alias, 1 drivers
v0000021bb076a9a0_0 .net "ID_rs2_ind", 4 0, v0000021bb0777a00_0;  alias, 1 drivers
v0000021bb0768560_0 .net "IF_ID_flush", 0 0, v0000021bb0767700_0;  alias, 1 drivers
v0000021bb0768600_0 .net "IF_ID_write", 0 0, v0000021bb07661c0_0;  alias, 1 drivers
v0000021bb0769820_0 .net "PC_src", 2 0, L_0000021bb0794d80;  alias, 1 drivers
v0000021bb07693c0_0 .net "PFC_to_EX", 31 0, L_0000021bb0793fc0;  alias, 1 drivers
v0000021bb07686a0_0 .net "PFC_to_IF", 31 0, L_0000021bb0795640;  alias, 1 drivers
v0000021bb0768d80_0 .net "WB_rd_ind", 4 0, v0000021bb0779800_0;  alias, 1 drivers
v0000021bb07687e0_0 .net "Wrong_prediction", 0 0, L_0000021bb07fbb60;  alias, 1 drivers
v0000021bb0768880_0 .net *"_ivl_11", 0 0, L_0000021bb07972c0;  1 drivers
v0000021bb0769000_0 .net *"_ivl_13", 10 0, L_0000021bb0795820;  1 drivers
v0000021bb0768920_0 .net *"_ivl_15", 10 0, L_0000021bb0794ba0;  1 drivers
v0000021bb0769aa0_0 .net *"_ivl_16", 10 0, L_0000021bb0794240;  1 drivers
v0000021bb07690a0_0 .net *"_ivl_19", 10 0, L_0000021bb0793a20;  1 drivers
v0000021bb076a220_0 .net *"_ivl_20", 10 0, L_0000021bb07942e0;  1 drivers
v0000021bb0769460_0 .net *"_ivl_25", 0 0, L_0000021bb0797480;  1 drivers
v0000021bb07689c0_0 .net *"_ivl_27", 0 0, L_0000021bb0796f40;  1 drivers
v0000021bb0769a00_0 .net *"_ivl_29", 10 0, L_0000021bb0795780;  1 drivers
v0000021bb0768b00_0 .net *"_ivl_3", 0 0, L_0000021bb07967d0;  1 drivers
L_0000021bb07b01f0 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v0000021bb0769640_0 .net/2u *"_ivl_30", 10 0, L_0000021bb07b01f0;  1 drivers
v0000021bb0769f00_0 .net *"_ivl_32", 10 0, L_0000021bb07935c0;  1 drivers
v0000021bb0769500_0 .net *"_ivl_35", 10 0, L_0000021bb0794740;  1 drivers
v0000021bb0768ce0_0 .net *"_ivl_37", 10 0, L_0000021bb0793700;  1 drivers
v0000021bb07695a0_0 .net *"_ivl_38", 10 0, L_0000021bb0795aa0;  1 drivers
v0000021bb076a2c0_0 .net *"_ivl_40", 10 0, L_0000021bb0795500;  1 drivers
L_0000021bb07b0238 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021bb0768ba0_0 .net/2s *"_ivl_45", 20 0, L_0000021bb07b0238;  1 drivers
L_0000021bb07b0280 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021bb0768c40_0 .net/2s *"_ivl_50", 20 0, L_0000021bb07b0280;  1 drivers
v0000021bb0768e20_0 .net *"_ivl_9", 0 0, L_0000021bb0797330;  1 drivers
v0000021bb0768ec0_0 .net "clk", 0 0, L_0000021bb06d0090;  alias, 1 drivers
v0000021bb0769780_0 .net "forward_to_B", 31 0, L_0000021bb07955a0;  alias, 1 drivers
v0000021bb0769960_0 .net "imm", 31 0, v0000021bb07663a0_0;  1 drivers
v0000021bb0769dc0_0 .net "inst", 31 0, v0000021bb076af40_0;  alias, 1 drivers
v0000021bb0769c80_0 .net "is_branch_and_taken", 0 0, L_0000021bb0796a00;  alias, 1 drivers
v0000021bb0769e60_0 .net "is_oper2_immed", 0 0, L_0000021bb0797870;  alias, 1 drivers
v0000021bb076a180_0 .net "mem_read", 0 0, L_0000021bb0796180;  alias, 1 drivers
v0000021bb076a040_0 .net "mem_write", 0 0, L_0000021bb0795c80;  alias, 1 drivers
v0000021bb076b080_0 .net "pc", 31 0, v0000021bb076afe0_0;  alias, 1 drivers
v0000021bb076aea0_0 .net "pc_write", 0 0, v0000021bb0767fc0_0;  alias, 1 drivers
v0000021bb076b120_0 .net "predicted", 0 0, L_0000021bb0797e90;  1 drivers
v0000021bb076b440_0 .net "predicted_to_EX", 0 0, v0000021bb0765ae0_0;  alias, 1 drivers
v0000021bb076b260_0 .net "reg_write", 0 0, L_0000021bb0795be0;  alias, 1 drivers
v0000021bb076b1c0_0 .net "reg_write_from_wb", 0 0, v0000021bb0779b20_0;  alias, 1 drivers
v0000021bb076b300_0 .net "rs1", 31 0, v0000021bb0769280_0;  alias, 1 drivers
v0000021bb076b3a0_0 .net "rs2", 31 0, v0000021bb076acc0_0;  alias, 1 drivers
v0000021bb076ae00_0 .net "rst", 0 0, v0000021bb0791ae0_0;  alias, 1 drivers
v0000021bb076ad60_0 .net "wr_reg_data", 31 0, L_0000021bb0816250;  alias, 1 drivers
L_0000021bb07955a0 .functor MUXZ 32, v0000021bb076acc0_0, v0000021bb07663a0_0, L_0000021bb0797870, C4<>;
L_0000021bb0795820 .part v0000021bb076afe0_0, 0, 11;
L_0000021bb0794ba0 .part v0000021bb076af40_0, 0, 11;
L_0000021bb0794240 .arith/sum 11, L_0000021bb0795820, L_0000021bb0794ba0;
L_0000021bb0793a20 .part v0000021bb076af40_0, 0, 11;
L_0000021bb07942e0 .functor MUXZ 11, L_0000021bb0793a20, L_0000021bb0794240, L_0000021bb07972c0, C4<>;
L_0000021bb0795780 .part v0000021bb076afe0_0, 0, 11;
L_0000021bb07935c0 .arith/sum 11, L_0000021bb0795780, L_0000021bb07b01f0;
L_0000021bb0794740 .part v0000021bb076afe0_0, 0, 11;
L_0000021bb0793700 .part v0000021bb076af40_0, 0, 11;
L_0000021bb0795aa0 .arith/sum 11, L_0000021bb0794740, L_0000021bb0793700;
L_0000021bb0795500 .functor MUXZ 11, L_0000021bb0795aa0, L_0000021bb07935c0, L_0000021bb0796f40, C4<>;
L_0000021bb0795640 .concat8 [ 11 21 0 0], L_0000021bb07942e0, L_0000021bb07b0238;
L_0000021bb0793fc0 .concat8 [ 11 21 0 0], L_0000021bb0795500, L_0000021bb07b0280;
S_0000021bb075c320 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_0000021bb075c7d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_0000021bb076ba90 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021bb076bac8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021bb076bb00 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021bb076bb38 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021bb076bb70 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021bb076bba8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021bb076bbe0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021bb076bc18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021bb076bc50 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021bb076bc88 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021bb076bcc0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021bb076bcf8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021bb076bd30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021bb076bd68 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021bb076bda0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021bb076bdd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021bb076be10 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021bb076be48 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021bb076be80 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021bb076beb8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021bb076bef0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021bb076bf28 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021bb076bf60 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021bb076bf98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021bb076bfd0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000021bb0796a70 .functor OR 1, L_0000021bb0797e90, L_0000021bb0793e80, C4<0>, C4<0>;
L_0000021bb0797100 .functor OR 1, L_0000021bb0796a70, L_0000021bb0793980, C4<0>, C4<0>;
v0000021bb0764c80_0 .net "EX1_opcode", 11 0, v0000021bb075cae0_0;  alias, 1 drivers
v0000021bb07640a0_0 .net "EX2_opcode", 11 0, v0000021bb075f600_0;  alias, 1 drivers
v0000021bb0765220_0 .net "ID_opcode", 11 0, v0000021bb0777280_0;  alias, 1 drivers
v0000021bb0764780_0 .net "PC_src", 2 0, L_0000021bb0794d80;  alias, 1 drivers
v0000021bb0764a00_0 .net "Wrong_prediction", 0 0, L_0000021bb07fbb60;  alias, 1 drivers
L_0000021bb07b03e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000021bb07655e0_0 .net/2u *"_ivl_0", 2 0, L_0000021bb07b03e8;  1 drivers
v0000021bb07652c0_0 .net *"_ivl_10", 0 0, L_0000021bb0793c00;  1 drivers
L_0000021bb07b0508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000021bb0764f00_0 .net/2u *"_ivl_12", 2 0, L_0000021bb07b0508;  1 drivers
L_0000021bb07b0550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000021bb0764460_0 .net/2u *"_ivl_14", 11 0, L_0000021bb07b0550;  1 drivers
v0000021bb0764500_0 .net *"_ivl_16", 0 0, L_0000021bb0793e80;  1 drivers
v0000021bb07645a0_0 .net *"_ivl_19", 0 0, L_0000021bb0796a70;  1 drivers
L_0000021bb07b0430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v0000021bb0763560_0 .net/2u *"_ivl_2", 11 0, L_0000021bb07b0430;  1 drivers
L_0000021bb07b0598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000021bb0765720_0 .net/2u *"_ivl_20", 11 0, L_0000021bb07b0598;  1 drivers
v0000021bb0764640_0 .net *"_ivl_22", 0 0, L_0000021bb0793980;  1 drivers
v0000021bb07648c0_0 .net *"_ivl_25", 0 0, L_0000021bb0797100;  1 drivers
L_0000021bb07b05e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000021bb0764fa0_0 .net/2u *"_ivl_26", 2 0, L_0000021bb07b05e0;  1 drivers
L_0000021bb07b0628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000021bb0764960_0 .net/2u *"_ivl_28", 2 0, L_0000021bb07b0628;  1 drivers
v0000021bb0763ba0_0 .net *"_ivl_30", 2 0, L_0000021bb07951e0;  1 drivers
v0000021bb0764b40_0 .net *"_ivl_32", 2 0, L_0000021bb0794ce0;  1 drivers
v0000021bb0765540_0 .net *"_ivl_34", 2 0, L_0000021bb0794880;  1 drivers
v0000021bb0764aa0_0 .net *"_ivl_4", 0 0, L_0000021bb0794380;  1 drivers
L_0000021bb07b0478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000021bb0765b80_0 .net/2u *"_ivl_6", 2 0, L_0000021bb07b0478;  1 drivers
L_0000021bb07b04c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000021bb0764be0_0 .net/2u *"_ivl_8", 11 0, L_0000021bb07b04c0;  1 drivers
v0000021bb0765860_0 .net "clk", 0 0, L_0000021bb06d0090;  alias, 1 drivers
v0000021bb0763b00_0 .net "predicted", 0 0, L_0000021bb0797e90;  alias, 1 drivers
v0000021bb0765180_0 .net "predicted_to_EX", 0 0, v0000021bb0765ae0_0;  alias, 1 drivers
v0000021bb0764d20_0 .net "rst", 0 0, v0000021bb0791ae0_0;  alias, 1 drivers
v0000021bb0764e60_0 .net "state", 1 0, v0000021bb0763f60_0;  1 drivers
L_0000021bb0794380 .cmp/eq 12, v0000021bb0777280_0, L_0000021bb07b0430;
L_0000021bb0793c00 .cmp/eq 12, v0000021bb075cae0_0, L_0000021bb07b04c0;
L_0000021bb0793e80 .cmp/eq 12, v0000021bb0777280_0, L_0000021bb07b0550;
L_0000021bb0793980 .cmp/eq 12, v0000021bb0777280_0, L_0000021bb07b0598;
L_0000021bb07951e0 .functor MUXZ 3, L_0000021bb07b0628, L_0000021bb07b05e0, L_0000021bb0797100, C4<>;
L_0000021bb0794ce0 .functor MUXZ 3, L_0000021bb07951e0, L_0000021bb07b0508, L_0000021bb0793c00, C4<>;
L_0000021bb0794880 .functor MUXZ 3, L_0000021bb0794ce0, L_0000021bb07b0478, L_0000021bb0794380, C4<>;
L_0000021bb0794d80 .functor MUXZ 3, L_0000021bb0794880, L_0000021bb07b03e8, L_0000021bb07fbb60, C4<>;
S_0000021bb075c4b0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_0000021bb075c320;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_0000021bb076c010 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021bb076c048 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021bb076c080 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021bb076c0b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021bb076c0f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021bb076c128 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021bb076c160 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021bb076c198 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021bb076c1d0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021bb076c208 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021bb076c240 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021bb076c278 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021bb076c2b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021bb076c2e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021bb076c320 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021bb076c358 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021bb076c390 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021bb076c3c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021bb076c400 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021bb076c438 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021bb076c470 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021bb076c4a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021bb076c4e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021bb076c518 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021bb076c550 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000021bb0797b80 .functor OR 1, L_0000021bb0793840, L_0000021bb07958c0, C4<0>, C4<0>;
L_0000021bb0797e20 .functor OR 1, L_0000021bb07938e0, L_0000021bb07947e0, C4<0>, C4<0>;
L_0000021bb0797090 .functor AND 1, L_0000021bb0797b80, L_0000021bb0797e20, C4<1>, C4<1>;
L_0000021bb07974f0 .functor NOT 1, L_0000021bb0797090, C4<0>, C4<0>, C4<0>;
L_0000021bb0796fb0 .functor OR 1, v0000021bb0791ae0_0, L_0000021bb07974f0, C4<0>, C4<0>;
L_0000021bb0797e90 .functor NOT 1, L_0000021bb0796fb0, C4<0>, C4<0>, C4<0>;
v0000021bb0763ec0_0 .net "EX_opcode", 11 0, v0000021bb075f600_0;  alias, 1 drivers
v0000021bb07641e0_0 .net "ID_opcode", 11 0, v0000021bb0777280_0;  alias, 1 drivers
v0000021bb0764140_0 .net "Wrong_prediction", 0 0, L_0000021bb07fbb60;  alias, 1 drivers
L_0000021bb07b02c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000021bb07639c0_0 .net/2u *"_ivl_0", 11 0, L_0000021bb07b02c8;  1 drivers
L_0000021bb07b0358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000021bb0763ce0_0 .net/2u *"_ivl_10", 1 0, L_0000021bb07b0358;  1 drivers
v0000021bb07654a0_0 .net *"_ivl_12", 0 0, L_0000021bb07938e0;  1 drivers
L_0000021bb07b03a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000021bb0763c40_0 .net/2u *"_ivl_14", 1 0, L_0000021bb07b03a0;  1 drivers
v0000021bb0765900_0 .net *"_ivl_16", 0 0, L_0000021bb07947e0;  1 drivers
v0000021bb07646e0_0 .net *"_ivl_19", 0 0, L_0000021bb0797e20;  1 drivers
v0000021bb07659a0_0 .net *"_ivl_2", 0 0, L_0000021bb0793840;  1 drivers
v0000021bb0765680_0 .net *"_ivl_21", 0 0, L_0000021bb0797090;  1 drivers
v0000021bb0764320_0 .net *"_ivl_22", 0 0, L_0000021bb07974f0;  1 drivers
v0000021bb0765360_0 .net *"_ivl_25", 0 0, L_0000021bb0796fb0;  1 drivers
L_0000021bb07b0310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000021bb0763d80_0 .net/2u *"_ivl_4", 11 0, L_0000021bb07b0310;  1 drivers
v0000021bb0765a40_0 .net *"_ivl_6", 0 0, L_0000021bb07958c0;  1 drivers
v0000021bb0765cc0_0 .net *"_ivl_9", 0 0, L_0000021bb0797b80;  1 drivers
v0000021bb0764820_0 .net "clk", 0 0, L_0000021bb06d0090;  alias, 1 drivers
v0000021bb07643c0_0 .net "predicted", 0 0, L_0000021bb0797e90;  alias, 1 drivers
v0000021bb0765ae0_0 .var "predicted_to_EX", 0 0;
v0000021bb0764dc0_0 .net "rst", 0 0, v0000021bb0791ae0_0;  alias, 1 drivers
v0000021bb0763f60_0 .var "state", 1 0;
E_0000021bb06ea750 .event posedge, v0000021bb0764820_0, v0000021bb074fb40_0;
L_0000021bb0793840 .cmp/eq 12, v0000021bb0777280_0, L_0000021bb07b02c8;
L_0000021bb07958c0 .cmp/eq 12, v0000021bb0777280_0, L_0000021bb07b0310;
L_0000021bb07938e0 .cmp/eq 2, v0000021bb0763f60_0, L_0000021bb07b0358;
L_0000021bb07947e0 .cmp/eq 2, v0000021bb0763f60_0, L_0000021bb07b03a0;
S_0000021bb075c640 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_0000021bb075c7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_0000021bb076c590 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021bb076c5c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021bb076c600 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021bb076c638 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021bb076c670 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021bb076c6a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021bb076c6e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021bb076c718 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021bb076c750 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021bb076c788 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021bb076c7c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021bb076c7f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021bb076c830 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021bb076c868 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021bb076c8a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021bb076c8d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021bb076c910 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021bb076c948 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021bb076c980 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021bb076c9b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021bb076c9f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021bb076ca28 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021bb076ca60 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021bb076ca98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021bb076cad0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000021bb0765040_0 .net "EX1_memread", 0 0, v0000021bb075e020_0;  alias, 1 drivers
v0000021bb07650e0_0 .net "EX1_rd_ind", 4 0, v0000021bb075d4e0_0;  alias, 1 drivers
v0000021bb0765400_0 .net "EX1_rd_indzero", 0 0, v0000021bb075d580_0;  alias, 1 drivers
v0000021bb0765c20_0 .net "EX2_memread", 0 0, v0000021bb075f560_0;  alias, 1 drivers
v0000021bb0763600_0 .net "EX2_rd_ind", 4 0, v0000021bb075fa60_0;  alias, 1 drivers
v0000021bb0763a60_0 .net "EX2_rd_indzero", 0 0, v0000021bb075f6a0_0;  alias, 1 drivers
v0000021bb07636a0_0 .var "ID_EX1_flush", 0 0;
v0000021bb0763740_0 .var "ID_EX2_flush", 0 0;
v0000021bb07637e0_0 .net "ID_opcode", 11 0, v0000021bb0777280_0;  alias, 1 drivers
v0000021bb0763880_0 .net "ID_rs1_ind", 4 0, v0000021bb0776920_0;  alias, 1 drivers
v0000021bb0763920_0 .net "ID_rs2_ind", 4 0, v0000021bb0777a00_0;  alias, 1 drivers
v0000021bb07661c0_0 .var "IF_ID_Write", 0 0;
v0000021bb0767700_0 .var "IF_ID_flush", 0 0;
v0000021bb0767fc0_0 .var "PC_Write", 0 0;
v0000021bb0767f20_0 .net "Wrong_prediction", 0 0, L_0000021bb07fbb60;  alias, 1 drivers
E_0000021bb06ea790/0 .event anyedge, v0000021bb0754690_0, v0000021bb075e020_0, v0000021bb075d580_0, v0000021bb075e200_0;
E_0000021bb06ea790/1 .event anyedge, v0000021bb075d4e0_0, v0000021bb075da80_0, v0000021bb0671d80_0, v0000021bb075f6a0_0;
E_0000021bb06ea790/2 .event anyedge, v0000021bb0750680_0, v0000021bb075cea0_0;
E_0000021bb06ea790 .event/or E_0000021bb06ea790/0, E_0000021bb06ea790/1, E_0000021bb06ea790/2;
S_0000021bb075ad40 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_0000021bb075c7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_0000021bb0774b20 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021bb0774b58 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021bb0774b90 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021bb0774bc8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021bb0774c00 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021bb0774c38 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021bb0774c70 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021bb0774ca8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021bb0774ce0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021bb0774d18 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021bb0774d50 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021bb0774d88 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021bb0774dc0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021bb0774df8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021bb0774e30 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021bb0774e68 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021bb0774ea0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021bb0774ed8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021bb0774f10 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021bb0774f48 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021bb0774f80 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021bb0774fb8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021bb0774ff0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021bb0775028 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021bb0775060 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000021bb07975d0 .functor OR 1, L_0000021bb0793ac0, L_0000021bb0793de0, C4<0>, C4<0>;
L_0000021bb0796b50 .functor OR 1, L_0000021bb07975d0, L_0000021bb0793b60, C4<0>, C4<0>;
L_0000021bb0796ae0 .functor OR 1, L_0000021bb0796b50, L_0000021bb07950a0, C4<0>, C4<0>;
L_0000021bb0797bf0 .functor OR 1, L_0000021bb0796ae0, L_0000021bb0795960, C4<0>, C4<0>;
L_0000021bb0797640 .functor OR 1, L_0000021bb0797bf0, L_0000021bb0795a00, C4<0>, C4<0>;
L_0000021bb0796d10 .functor OR 1, L_0000021bb0797640, L_0000021bb0794920, C4<0>, C4<0>;
L_0000021bb07963e0 .functor OR 1, L_0000021bb0796d10, L_0000021bb0793ca0, C4<0>, C4<0>;
L_0000021bb0797870 .functor OR 1, L_0000021bb07963e0, L_0000021bb0793f20, C4<0>, C4<0>;
L_0000021bb0797f00 .functor OR 1, L_0000021bb0795e60, L_0000021bb0795fa0, C4<0>, C4<0>;
L_0000021bb07978e0 .functor OR 1, L_0000021bb0797f00, L_0000021bb07962c0, C4<0>, C4<0>;
L_0000021bb0796450 .functor OR 1, L_0000021bb07978e0, L_0000021bb0795d20, C4<0>, C4<0>;
L_0000021bb07964c0 .functor OR 1, L_0000021bb0796450, L_0000021bb0796040, C4<0>, C4<0>;
v0000021bb07684c0_0 .net "ID_opcode", 11 0, v0000021bb0777280_0;  alias, 1 drivers
L_0000021bb07b0670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v0000021bb07678e0_0 .net/2u *"_ivl_0", 11 0, L_0000021bb07b0670;  1 drivers
L_0000021bb07b0700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v0000021bb07666c0_0 .net/2u *"_ivl_10", 11 0, L_0000021bb07b0700;  1 drivers
L_0000021bb07b0bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000021bb0766d00_0 .net/2u *"_ivl_102", 11 0, L_0000021bb07b0bc8;  1 drivers
L_0000021bb07b0c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000021bb0766b20_0 .net/2u *"_ivl_106", 11 0, L_0000021bb07b0c10;  1 drivers
v0000021bb0766260_0 .net *"_ivl_12", 0 0, L_0000021bb0793b60;  1 drivers
v0000021bb07673e0_0 .net *"_ivl_15", 0 0, L_0000021bb0796b50;  1 drivers
L_0000021bb07b0748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v0000021bb0767ca0_0 .net/2u *"_ivl_16", 11 0, L_0000021bb07b0748;  1 drivers
v0000021bb0767200_0 .net *"_ivl_18", 0 0, L_0000021bb07950a0;  1 drivers
v0000021bb07670c0_0 .net *"_ivl_2", 0 0, L_0000021bb0793ac0;  1 drivers
v0000021bb0766800_0 .net *"_ivl_21", 0 0, L_0000021bb0796ae0;  1 drivers
L_0000021bb07b0790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000021bb0767d40_0 .net/2u *"_ivl_22", 11 0, L_0000021bb07b0790;  1 drivers
v0000021bb0766300_0 .net *"_ivl_24", 0 0, L_0000021bb0795960;  1 drivers
v0000021bb0767980_0 .net *"_ivl_27", 0 0, L_0000021bb0797bf0;  1 drivers
L_0000021bb07b07d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000021bb0766440_0 .net/2u *"_ivl_28", 11 0, L_0000021bb07b07d8;  1 drivers
v0000021bb0767340_0 .net *"_ivl_30", 0 0, L_0000021bb0795a00;  1 drivers
v0000021bb0768240_0 .net *"_ivl_33", 0 0, L_0000021bb0797640;  1 drivers
L_0000021bb07b0820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000021bb0766bc0_0 .net/2u *"_ivl_34", 11 0, L_0000021bb07b0820;  1 drivers
v0000021bb07677a0_0 .net *"_ivl_36", 0 0, L_0000021bb0794920;  1 drivers
v0000021bb0767de0_0 .net *"_ivl_39", 0 0, L_0000021bb0796d10;  1 drivers
L_0000021bb07b06b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v0000021bb0765d60_0 .net/2u *"_ivl_4", 11 0, L_0000021bb07b06b8;  1 drivers
L_0000021bb07b0868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v0000021bb0768420_0 .net/2u *"_ivl_40", 11 0, L_0000021bb07b0868;  1 drivers
v0000021bb0767e80_0 .net *"_ivl_42", 0 0, L_0000021bb0793ca0;  1 drivers
v0000021bb0766580_0 .net *"_ivl_45", 0 0, L_0000021bb07963e0;  1 drivers
L_0000021bb07b08b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v0000021bb0767480_0 .net/2u *"_ivl_46", 11 0, L_0000021bb07b08b0;  1 drivers
v0000021bb07675c0_0 .net *"_ivl_48", 0 0, L_0000021bb0793f20;  1 drivers
L_0000021bb07b08f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000021bb07682e0_0 .net/2u *"_ivl_52", 11 0, L_0000021bb07b08f8;  1 drivers
L_0000021bb07b0940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000021bb0766f80_0 .net/2u *"_ivl_56", 11 0, L_0000021bb07b0940;  1 drivers
v0000021bb0766a80_0 .net *"_ivl_6", 0 0, L_0000021bb0793de0;  1 drivers
L_0000021bb07b0988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000021bb07668a0_0 .net/2u *"_ivl_60", 11 0, L_0000021bb07b0988;  1 drivers
L_0000021bb07b09d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000021bb0766940_0 .net/2u *"_ivl_64", 11 0, L_0000021bb07b09d0;  1 drivers
L_0000021bb07b0a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000021bb07672a0_0 .net/2u *"_ivl_68", 11 0, L_0000021bb07b0a18;  1 drivers
L_0000021bb07b0a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000021bb0768380_0 .net/2u *"_ivl_72", 11 0, L_0000021bb07b0a60;  1 drivers
v0000021bb0766e40_0 .net *"_ivl_74", 0 0, L_0000021bb0795e60;  1 drivers
L_0000021bb07b0aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000021bb0766c60_0 .net/2u *"_ivl_76", 11 0, L_0000021bb07b0aa8;  1 drivers
v0000021bb0766ee0_0 .net *"_ivl_78", 0 0, L_0000021bb0795fa0;  1 drivers
v0000021bb0765e00_0 .net *"_ivl_81", 0 0, L_0000021bb0797f00;  1 drivers
L_0000021bb07b0af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000021bb0767520_0 .net/2u *"_ivl_82", 11 0, L_0000021bb07b0af0;  1 drivers
v0000021bb0767a20_0 .net *"_ivl_84", 0 0, L_0000021bb07962c0;  1 drivers
v0000021bb0767020_0 .net *"_ivl_87", 0 0, L_0000021bb07978e0;  1 drivers
L_0000021bb07b0b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000021bb0766620_0 .net/2u *"_ivl_88", 11 0, L_0000021bb07b0b38;  1 drivers
v0000021bb0766080_0 .net *"_ivl_9", 0 0, L_0000021bb07975d0;  1 drivers
v0000021bb0768060_0 .net *"_ivl_90", 0 0, L_0000021bb0795d20;  1 drivers
v0000021bb0766da0_0 .net *"_ivl_93", 0 0, L_0000021bb0796450;  1 drivers
L_0000021bb07b0b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000021bb0767160_0 .net/2u *"_ivl_94", 11 0, L_0000021bb07b0b80;  1 drivers
v0000021bb0767ac0_0 .net *"_ivl_96", 0 0, L_0000021bb0796040;  1 drivers
v0000021bb0765ea0_0 .net *"_ivl_99", 0 0, L_0000021bb07964c0;  1 drivers
v0000021bb0765fe0_0 .net "is_beq", 0 0, L_0000021bb07949c0;  alias, 1 drivers
v0000021bb0765f40_0 .net "is_bne", 0 0, L_0000021bb0794e20;  alias, 1 drivers
v0000021bb0766120_0 .net "is_j", 0 0, L_0000021bb0795f00;  alias, 1 drivers
v0000021bb0767b60_0 .net "is_jal", 0 0, L_0000021bb07960e0;  alias, 1 drivers
v0000021bb0768100_0 .net "is_jr", 0 0, L_0000021bb0794ec0;  alias, 1 drivers
v0000021bb0766760_0 .net "is_oper2_immed", 0 0, L_0000021bb0797870;  alias, 1 drivers
v0000021bb0767c00_0 .net "memread", 0 0, L_0000021bb0796180;  alias, 1 drivers
v0000021bb0767660_0 .net "memwrite", 0 0, L_0000021bb0795c80;  alias, 1 drivers
v0000021bb07681a0_0 .net "regwrite", 0 0, L_0000021bb0795be0;  alias, 1 drivers
L_0000021bb0793ac0 .cmp/eq 12, v0000021bb0777280_0, L_0000021bb07b0670;
L_0000021bb0793de0 .cmp/eq 12, v0000021bb0777280_0, L_0000021bb07b06b8;
L_0000021bb0793b60 .cmp/eq 12, v0000021bb0777280_0, L_0000021bb07b0700;
L_0000021bb07950a0 .cmp/eq 12, v0000021bb0777280_0, L_0000021bb07b0748;
L_0000021bb0795960 .cmp/eq 12, v0000021bb0777280_0, L_0000021bb07b0790;
L_0000021bb0795a00 .cmp/eq 12, v0000021bb0777280_0, L_0000021bb07b07d8;
L_0000021bb0794920 .cmp/eq 12, v0000021bb0777280_0, L_0000021bb07b0820;
L_0000021bb0793ca0 .cmp/eq 12, v0000021bb0777280_0, L_0000021bb07b0868;
L_0000021bb0793f20 .cmp/eq 12, v0000021bb0777280_0, L_0000021bb07b08b0;
L_0000021bb07949c0 .cmp/eq 12, v0000021bb0777280_0, L_0000021bb07b08f8;
L_0000021bb0794e20 .cmp/eq 12, v0000021bb0777280_0, L_0000021bb07b0940;
L_0000021bb0794ec0 .cmp/eq 12, v0000021bb0777280_0, L_0000021bb07b0988;
L_0000021bb07960e0 .cmp/eq 12, v0000021bb0777280_0, L_0000021bb07b09d0;
L_0000021bb0795f00 .cmp/eq 12, v0000021bb0777280_0, L_0000021bb07b0a18;
L_0000021bb0795e60 .cmp/eq 12, v0000021bb0777280_0, L_0000021bb07b0a60;
L_0000021bb0795fa0 .cmp/eq 12, v0000021bb0777280_0, L_0000021bb07b0aa8;
L_0000021bb07962c0 .cmp/eq 12, v0000021bb0777280_0, L_0000021bb07b0af0;
L_0000021bb0795d20 .cmp/eq 12, v0000021bb0777280_0, L_0000021bb07b0b38;
L_0000021bb0796040 .cmp/eq 12, v0000021bb0777280_0, L_0000021bb07b0b80;
L_0000021bb0795be0 .reduce/nor L_0000021bb07964c0;
L_0000021bb0796180 .cmp/eq 12, v0000021bb0777280_0, L_0000021bb07b0bc8;
L_0000021bb0795c80 .cmp/eq 12, v0000021bb0777280_0, L_0000021bb07b0c10;
S_0000021bb075aed0 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_0000021bb075c7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_0000021bb07750a0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021bb07750d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021bb0775110 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021bb0775148 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021bb0775180 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021bb07751b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021bb07751f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021bb0775228 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021bb0775260 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021bb0775298 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021bb07752d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021bb0775308 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021bb0775340 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021bb0775378 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021bb07753b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021bb07753e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021bb0775420 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021bb0775458 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021bb0775490 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021bb07754c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021bb0775500 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021bb0775538 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021bb0775570 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021bb07755a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021bb07755e0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000021bb07663a0_0 .var "Immed", 31 0;
v0000021bb0767840_0 .net "Inst", 31 0, v0000021bb076af40_0;  alias, 1 drivers
v0000021bb07664e0_0 .net "opcode", 11 0, v0000021bb0777280_0;  alias, 1 drivers
E_0000021bb06e9dd0 .event anyedge, v0000021bb075cea0_0, v0000021bb0767840_0;
S_0000021bb075bce0 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_0000021bb075c7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v0000021bb0769280_0 .var "Read_data1", 31 0;
v0000021bb076acc0_0 .var "Read_data2", 31 0;
v0000021bb076ac20_0 .net "Read_reg1", 4 0, v0000021bb0776920_0;  alias, 1 drivers
v0000021bb076a0e0_0 .net "Read_reg2", 4 0, v0000021bb0777a00_0;  alias, 1 drivers
v0000021bb076a540_0 .net "Write_data", 31 0, L_0000021bb0816250;  alias, 1 drivers
v0000021bb0769d20_0 .net "Write_en", 0 0, v0000021bb0779b20_0;  alias, 1 drivers
v0000021bb076a5e0_0 .net "Write_reg", 4 0, v0000021bb0779800_0;  alias, 1 drivers
v0000021bb0768a60_0 .net "clk", 0 0, L_0000021bb06d0090;  alias, 1 drivers
v0000021bb0769fa0_0 .var/i "i", 31 0;
v0000021bb0769320 .array "reg_file", 0 31, 31 0;
v0000021bb076a680_0 .net "rst", 0 0, v0000021bb0791ae0_0;  alias, 1 drivers
E_0000021bb06e9c50 .event posedge, v0000021bb0764820_0;
S_0000021bb075b1f0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_0000021bb075bce0;
 .timescale 0 0;
v0000021bb076ab80_0 .var/i "i", 31 0;
S_0000021bb075b380 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_0000021bb05396f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_0000021bb0775620 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021bb0775658 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021bb0775690 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021bb07756c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021bb0775700 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021bb0775738 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021bb0775770 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021bb07757a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021bb07757e0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021bb0775818 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021bb0775850 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021bb0775888 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021bb07758c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021bb07758f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021bb0775930 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021bb0775968 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021bb07759a0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021bb07759d8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021bb0775a10 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021bb0775a48 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021bb0775a80 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021bb0775ab8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021bb0775af0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021bb0775b28 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021bb0775b60 .param/l "xori" 0 9 12, C4<001110000000>;
v0000021bb076af40_0 .var "ID_INST", 31 0;
v0000021bb076afe0_0 .var "ID_PC", 31 0;
v0000021bb0777280_0 .var "ID_opcode", 11 0;
v0000021bb0776880_0 .var "ID_rd_ind", 4 0;
v0000021bb0776920_0 .var "ID_rs1_ind", 4 0;
v0000021bb0777a00_0 .var "ID_rs2_ind", 4 0;
v0000021bb0778360_0 .net "IF_FLUSH", 0 0, v0000021bb0767700_0;  alias, 1 drivers
v0000021bb0776600_0 .net "IF_INST", 31 0, L_0000021bb0797410;  alias, 1 drivers
v0000021bb0777460_0 .net "IF_PC", 31 0, v0000021bb07767e0_0;  alias, 1 drivers
v0000021bb0777960_0 .net "clk", 0 0, L_0000021bb0797250;  1 drivers
v0000021bb07762e0_0 .net "if_id_Write", 0 0, v0000021bb07661c0_0;  alias, 1 drivers
v0000021bb0776560_0 .net "rst", 0 0, v0000021bb0791ae0_0;  alias, 1 drivers
E_0000021bb06ea450 .event posedge, v0000021bb074fb40_0, v0000021bb0777960_0;
S_0000021bb075b060 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_0000021bb05396f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v0000021bb0779620_0 .net "EX1_PFC", 31 0, L_0000021bb078eac0;  alias, 1 drivers
v0000021bb07784a0_0 .net "EX2_PFC", 31 0, v0000021bb075fc40_0;  alias, 1 drivers
v0000021bb077a3e0_0 .net "ID_PFC", 31 0, L_0000021bb0795640;  alias, 1 drivers
v0000021bb07796c0_0 .net "PC_src", 2 0, L_0000021bb0794d80;  alias, 1 drivers
v0000021bb077a660_0 .net "PC_write", 0 0, v0000021bb0767fc0_0;  alias, 1 drivers
L_0000021bb07b0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021bb0778ea0_0 .net/2u *"_ivl_0", 31 0, L_0000021bb07b0088;  1 drivers
v0000021bb0778680_0 .net "clk", 0 0, L_0000021bb06d0090;  alias, 1 drivers
v0000021bb0778c20_0 .net "inst", 31 0, L_0000021bb0797410;  alias, 1 drivers
v0000021bb0778b80_0 .net "inst_mem_in", 31 0, v0000021bb07767e0_0;  alias, 1 drivers
v0000021bb0779da0_0 .net "pc_reg_in", 31 0, L_0000021bb0797c60;  1 drivers
v0000021bb077a700_0 .net "rst", 0 0, v0000021bb0791ae0_0;  alias, 1 drivers
L_0000021bb0794100 .arith/sum 32, v0000021bb07767e0_0, L_0000021bb07b0088;
S_0000021bb075c190 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_0000021bb075b060;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_0000021bb0797410 .functor BUFZ 32, L_0000021bb0794c40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021bb0777c80_0 .net "Data_Out", 31 0, L_0000021bb0797410;  alias, 1 drivers
v0000021bb07761a0 .array "InstMem", 2047 0, 31 0;
v0000021bb0776d80_0 .net *"_ivl_0", 31 0, L_0000021bb0794c40;  1 drivers
v0000021bb0776a60_0 .net *"_ivl_3", 10 0, L_0000021bb0795140;  1 drivers
v0000021bb07775a0_0 .net *"_ivl_4", 12 0, L_0000021bb0793d40;  1 drivers
L_0000021bb07b01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021bb0775c00_0 .net *"_ivl_7", 1 0, L_0000021bb07b01a8;  1 drivers
v0000021bb07782c0_0 .net "addr", 31 0, v0000021bb07767e0_0;  alias, 1 drivers
v0000021bb0777b40_0 .net "clk", 0 0, L_0000021bb06d0090;  alias, 1 drivers
v0000021bb0776420_0 .var/i "i", 31 0;
L_0000021bb0794c40 .array/port v0000021bb07761a0, L_0000021bb0793d40;
L_0000021bb0795140 .part v0000021bb07767e0_0, 0, 11;
L_0000021bb0793d40 .concat [ 11 2 0 0], L_0000021bb0795140, L_0000021bb07b01a8;
S_0000021bb075b510 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_0000021bb075b060;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_0000021bb06ea850 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v0000021bb0777320_0 .net "DataIn", 31 0, L_0000021bb0797c60;  alias, 1 drivers
v0000021bb07767e0_0 .var "DataOut", 31 0;
v0000021bb0775ca0_0 .net "PC_Write", 0 0, v0000021bb0767fc0_0;  alias, 1 drivers
v0000021bb07769c0_0 .net "clk", 0 0, L_0000021bb06d0090;  alias, 1 drivers
v0000021bb0775d40_0 .net "rst", 0 0, v0000021bb0791ae0_0;  alias, 1 drivers
S_0000021bb075b830 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_0000021bb075b060;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_0000021bb06ea390 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_0000021bb06d1440 .functor NOT 1, L_0000021bb07933e0, C4<0>, C4<0>, C4<0>;
L_0000021bb06d1600 .functor NOT 1, L_0000021bb07937a0, C4<0>, C4<0>, C4<0>;
L_0000021bb06d14b0 .functor AND 1, L_0000021bb06d1440, L_0000021bb06d1600, C4<1>, C4<1>;
L_0000021bb066b9c0 .functor NOT 1, L_0000021bb0794f60, C4<0>, C4<0>, C4<0>;
L_0000021bb066b170 .functor AND 1, L_0000021bb06d14b0, L_0000021bb066b9c0, C4<1>, C4<1>;
L_0000021bb066b3a0 .functor AND 32, L_0000021bb0795280, L_0000021bb0794100, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021bb066b4f0 .functor NOT 1, L_0000021bb07944c0, C4<0>, C4<0>, C4<0>;
L_0000021bb0797d40 .functor NOT 1, L_0000021bb0794b00, C4<0>, C4<0>, C4<0>;
L_0000021bb0796ca0 .functor AND 1, L_0000021bb066b4f0, L_0000021bb0797d40, C4<1>, C4<1>;
L_0000021bb0796840 .functor AND 1, L_0000021bb0796ca0, L_0000021bb0795000, C4<1>, C4<1>;
L_0000021bb0797800 .functor AND 32, L_0000021bb0794560, L_0000021bb0795640, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021bb0797cd0 .functor OR 32, L_0000021bb066b3a0, L_0000021bb0797800, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021bb0797db0 .functor NOT 1, L_0000021bb0793520, C4<0>, C4<0>, C4<0>;
L_0000021bb07971e0 .functor AND 1, L_0000021bb0797db0, L_0000021bb0793660, C4<1>, C4<1>;
L_0000021bb0797790 .functor NOT 1, L_0000021bb07953c0, C4<0>, C4<0>, C4<0>;
L_0000021bb07973a0 .functor AND 1, L_0000021bb07971e0, L_0000021bb0797790, C4<1>, C4<1>;
L_0000021bb07966f0 .functor AND 32, L_0000021bb0795b40, v0000021bb07767e0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021bb0796bc0 .functor OR 32, L_0000021bb0797cd0, L_0000021bb07966f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021bb0796c30 .functor NOT 1, L_0000021bb0794600, C4<0>, C4<0>, C4<0>;
L_0000021bb0797b10 .functor AND 1, L_0000021bb0796c30, L_0000021bb07956e0, C4<1>, C4<1>;
L_0000021bb0797020 .functor AND 1, L_0000021bb0797b10, L_0000021bb0795460, C4<1>, C4<1>;
L_0000021bb0797a30 .functor AND 32, L_0000021bb0794a60, L_0000021bb078eac0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021bb0797f70 .functor OR 32, L_0000021bb0796bc0, L_0000021bb0797a30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021bb0796990 .functor NOT 1, L_0000021bb0795320, C4<0>, C4<0>, C4<0>;
L_0000021bb0796df0 .functor AND 1, L_0000021bb0794060, L_0000021bb0796990, C4<1>, C4<1>;
L_0000021bb0797aa0 .functor NOT 1, L_0000021bb07941a0, C4<0>, C4<0>, C4<0>;
L_0000021bb0796ed0 .functor AND 1, L_0000021bb0796df0, L_0000021bb0797aa0, C4<1>, C4<1>;
L_0000021bb0797560 .functor AND 32, L_0000021bb07946a0, v0000021bb075fc40_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021bb0797c60 .functor OR 32, L_0000021bb0797f70, L_0000021bb0797560, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021bb07773c0_0 .net *"_ivl_1", 0 0, L_0000021bb07933e0;  1 drivers
v0000021bb0776b00_0 .net *"_ivl_11", 0 0, L_0000021bb0794f60;  1 drivers
v0000021bb0778040_0 .net *"_ivl_12", 0 0, L_0000021bb066b9c0;  1 drivers
v0000021bb0777fa0_0 .net *"_ivl_14", 0 0, L_0000021bb066b170;  1 drivers
v0000021bb07764c0_0 .net *"_ivl_16", 31 0, L_0000021bb0795280;  1 drivers
v0000021bb0777d20_0 .net *"_ivl_18", 31 0, L_0000021bb066b3a0;  1 drivers
v0000021bb0775de0_0 .net *"_ivl_2", 0 0, L_0000021bb06d1440;  1 drivers
v0000021bb0776c40_0 .net *"_ivl_21", 0 0, L_0000021bb07944c0;  1 drivers
v0000021bb0776240_0 .net *"_ivl_22", 0 0, L_0000021bb066b4f0;  1 drivers
v0000021bb0776740_0 .net *"_ivl_25", 0 0, L_0000021bb0794b00;  1 drivers
v0000021bb0778220_0 .net *"_ivl_26", 0 0, L_0000021bb0797d40;  1 drivers
v0000021bb07780e0_0 .net *"_ivl_28", 0 0, L_0000021bb0796ca0;  1 drivers
v0000021bb0776ba0_0 .net *"_ivl_31", 0 0, L_0000021bb0795000;  1 drivers
v0000021bb0776ce0_0 .net *"_ivl_32", 0 0, L_0000021bb0796840;  1 drivers
v0000021bb0777e60_0 .net *"_ivl_34", 31 0, L_0000021bb0794560;  1 drivers
v0000021bb0778180_0 .net *"_ivl_36", 31 0, L_0000021bb0797800;  1 drivers
v0000021bb0776e20_0 .net *"_ivl_38", 31 0, L_0000021bb0797cd0;  1 drivers
v0000021bb0776ec0_0 .net *"_ivl_41", 0 0, L_0000021bb0793520;  1 drivers
v0000021bb0776380_0 .net *"_ivl_42", 0 0, L_0000021bb0797db0;  1 drivers
v0000021bb0776f60_0 .net *"_ivl_45", 0 0, L_0000021bb0793660;  1 drivers
v0000021bb0776060_0 .net *"_ivl_46", 0 0, L_0000021bb07971e0;  1 drivers
v0000021bb0777500_0 .net *"_ivl_49", 0 0, L_0000021bb07953c0;  1 drivers
v0000021bb0777640_0 .net *"_ivl_5", 0 0, L_0000021bb07937a0;  1 drivers
v0000021bb0777000_0 .net *"_ivl_50", 0 0, L_0000021bb0797790;  1 drivers
v0000021bb0777be0_0 .net *"_ivl_52", 0 0, L_0000021bb07973a0;  1 drivers
v0000021bb07770a0_0 .net *"_ivl_54", 31 0, L_0000021bb0795b40;  1 drivers
v0000021bb0777140_0 .net *"_ivl_56", 31 0, L_0000021bb07966f0;  1 drivers
v0000021bb07778c0_0 .net *"_ivl_58", 31 0, L_0000021bb0796bc0;  1 drivers
v0000021bb0777780_0 .net *"_ivl_6", 0 0, L_0000021bb06d1600;  1 drivers
v0000021bb07771e0_0 .net *"_ivl_61", 0 0, L_0000021bb0794600;  1 drivers
v0000021bb07776e0_0 .net *"_ivl_62", 0 0, L_0000021bb0796c30;  1 drivers
v0000021bb0777820_0 .net *"_ivl_65", 0 0, L_0000021bb07956e0;  1 drivers
v0000021bb0777aa0_0 .net *"_ivl_66", 0 0, L_0000021bb0797b10;  1 drivers
v0000021bb0776100_0 .net *"_ivl_69", 0 0, L_0000021bb0795460;  1 drivers
v0000021bb0775e80_0 .net *"_ivl_70", 0 0, L_0000021bb0797020;  1 drivers
v0000021bb0775f20_0 .net *"_ivl_72", 31 0, L_0000021bb0794a60;  1 drivers
v0000021bb0775fc0_0 .net *"_ivl_74", 31 0, L_0000021bb0797a30;  1 drivers
v0000021bb0777dc0_0 .net *"_ivl_76", 31 0, L_0000021bb0797f70;  1 drivers
v0000021bb0777f00_0 .net *"_ivl_79", 0 0, L_0000021bb0794060;  1 drivers
v0000021bb077a480_0 .net *"_ivl_8", 0 0, L_0000021bb06d14b0;  1 drivers
v0000021bb0778ae0_0 .net *"_ivl_81", 0 0, L_0000021bb0795320;  1 drivers
v0000021bb07799e0_0 .net *"_ivl_82", 0 0, L_0000021bb0796990;  1 drivers
v0000021bb077a840_0 .net *"_ivl_84", 0 0, L_0000021bb0796df0;  1 drivers
v0000021bb077a2a0_0 .net *"_ivl_87", 0 0, L_0000021bb07941a0;  1 drivers
v0000021bb0778d60_0 .net *"_ivl_88", 0 0, L_0000021bb0797aa0;  1 drivers
v0000021bb077ab60_0 .net *"_ivl_90", 0 0, L_0000021bb0796ed0;  1 drivers
v0000021bb077aac0_0 .net *"_ivl_92", 31 0, L_0000021bb07946a0;  1 drivers
v0000021bb077a340_0 .net *"_ivl_94", 31 0, L_0000021bb0797560;  1 drivers
v0000021bb077a980_0 .net "ina", 31 0, L_0000021bb0794100;  1 drivers
v0000021bb077a8e0_0 .net "inb", 31 0, L_0000021bb0795640;  alias, 1 drivers
v0000021bb077aa20_0 .net "inc", 31 0, v0000021bb07767e0_0;  alias, 1 drivers
v0000021bb0778e00_0 .net "ind", 31 0, L_0000021bb078eac0;  alias, 1 drivers
v0000021bb0778cc0_0 .net "ine", 31 0, v0000021bb075fc40_0;  alias, 1 drivers
L_0000021bb07b00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021bb0778f40_0 .net "inf", 31 0, L_0000021bb07b00d0;  1 drivers
L_0000021bb07b0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021bb0778fe0_0 .net "ing", 31 0, L_0000021bb07b0118;  1 drivers
L_0000021bb07b0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021bb07798a0_0 .net "inh", 31 0, L_0000021bb07b0160;  1 drivers
v0000021bb0778400_0 .net "out", 31 0, L_0000021bb0797c60;  alias, 1 drivers
v0000021bb07794e0_0 .net "sel", 2 0, L_0000021bb0794d80;  alias, 1 drivers
L_0000021bb07933e0 .part L_0000021bb0794d80, 2, 1;
L_0000021bb07937a0 .part L_0000021bb0794d80, 1, 1;
L_0000021bb0794f60 .part L_0000021bb0794d80, 0, 1;
LS_0000021bb0795280_0_0 .concat [ 1 1 1 1], L_0000021bb066b170, L_0000021bb066b170, L_0000021bb066b170, L_0000021bb066b170;
LS_0000021bb0795280_0_4 .concat [ 1 1 1 1], L_0000021bb066b170, L_0000021bb066b170, L_0000021bb066b170, L_0000021bb066b170;
LS_0000021bb0795280_0_8 .concat [ 1 1 1 1], L_0000021bb066b170, L_0000021bb066b170, L_0000021bb066b170, L_0000021bb066b170;
LS_0000021bb0795280_0_12 .concat [ 1 1 1 1], L_0000021bb066b170, L_0000021bb066b170, L_0000021bb066b170, L_0000021bb066b170;
LS_0000021bb0795280_0_16 .concat [ 1 1 1 1], L_0000021bb066b170, L_0000021bb066b170, L_0000021bb066b170, L_0000021bb066b170;
LS_0000021bb0795280_0_20 .concat [ 1 1 1 1], L_0000021bb066b170, L_0000021bb066b170, L_0000021bb066b170, L_0000021bb066b170;
LS_0000021bb0795280_0_24 .concat [ 1 1 1 1], L_0000021bb066b170, L_0000021bb066b170, L_0000021bb066b170, L_0000021bb066b170;
LS_0000021bb0795280_0_28 .concat [ 1 1 1 1], L_0000021bb066b170, L_0000021bb066b170, L_0000021bb066b170, L_0000021bb066b170;
LS_0000021bb0795280_1_0 .concat [ 4 4 4 4], LS_0000021bb0795280_0_0, LS_0000021bb0795280_0_4, LS_0000021bb0795280_0_8, LS_0000021bb0795280_0_12;
LS_0000021bb0795280_1_4 .concat [ 4 4 4 4], LS_0000021bb0795280_0_16, LS_0000021bb0795280_0_20, LS_0000021bb0795280_0_24, LS_0000021bb0795280_0_28;
L_0000021bb0795280 .concat [ 16 16 0 0], LS_0000021bb0795280_1_0, LS_0000021bb0795280_1_4;
L_0000021bb07944c0 .part L_0000021bb0794d80, 2, 1;
L_0000021bb0794b00 .part L_0000021bb0794d80, 1, 1;
L_0000021bb0795000 .part L_0000021bb0794d80, 0, 1;
LS_0000021bb0794560_0_0 .concat [ 1 1 1 1], L_0000021bb0796840, L_0000021bb0796840, L_0000021bb0796840, L_0000021bb0796840;
LS_0000021bb0794560_0_4 .concat [ 1 1 1 1], L_0000021bb0796840, L_0000021bb0796840, L_0000021bb0796840, L_0000021bb0796840;
LS_0000021bb0794560_0_8 .concat [ 1 1 1 1], L_0000021bb0796840, L_0000021bb0796840, L_0000021bb0796840, L_0000021bb0796840;
LS_0000021bb0794560_0_12 .concat [ 1 1 1 1], L_0000021bb0796840, L_0000021bb0796840, L_0000021bb0796840, L_0000021bb0796840;
LS_0000021bb0794560_0_16 .concat [ 1 1 1 1], L_0000021bb0796840, L_0000021bb0796840, L_0000021bb0796840, L_0000021bb0796840;
LS_0000021bb0794560_0_20 .concat [ 1 1 1 1], L_0000021bb0796840, L_0000021bb0796840, L_0000021bb0796840, L_0000021bb0796840;
LS_0000021bb0794560_0_24 .concat [ 1 1 1 1], L_0000021bb0796840, L_0000021bb0796840, L_0000021bb0796840, L_0000021bb0796840;
LS_0000021bb0794560_0_28 .concat [ 1 1 1 1], L_0000021bb0796840, L_0000021bb0796840, L_0000021bb0796840, L_0000021bb0796840;
LS_0000021bb0794560_1_0 .concat [ 4 4 4 4], LS_0000021bb0794560_0_0, LS_0000021bb0794560_0_4, LS_0000021bb0794560_0_8, LS_0000021bb0794560_0_12;
LS_0000021bb0794560_1_4 .concat [ 4 4 4 4], LS_0000021bb0794560_0_16, LS_0000021bb0794560_0_20, LS_0000021bb0794560_0_24, LS_0000021bb0794560_0_28;
L_0000021bb0794560 .concat [ 16 16 0 0], LS_0000021bb0794560_1_0, LS_0000021bb0794560_1_4;
L_0000021bb0793520 .part L_0000021bb0794d80, 2, 1;
L_0000021bb0793660 .part L_0000021bb0794d80, 1, 1;
L_0000021bb07953c0 .part L_0000021bb0794d80, 0, 1;
LS_0000021bb0795b40_0_0 .concat [ 1 1 1 1], L_0000021bb07973a0, L_0000021bb07973a0, L_0000021bb07973a0, L_0000021bb07973a0;
LS_0000021bb0795b40_0_4 .concat [ 1 1 1 1], L_0000021bb07973a0, L_0000021bb07973a0, L_0000021bb07973a0, L_0000021bb07973a0;
LS_0000021bb0795b40_0_8 .concat [ 1 1 1 1], L_0000021bb07973a0, L_0000021bb07973a0, L_0000021bb07973a0, L_0000021bb07973a0;
LS_0000021bb0795b40_0_12 .concat [ 1 1 1 1], L_0000021bb07973a0, L_0000021bb07973a0, L_0000021bb07973a0, L_0000021bb07973a0;
LS_0000021bb0795b40_0_16 .concat [ 1 1 1 1], L_0000021bb07973a0, L_0000021bb07973a0, L_0000021bb07973a0, L_0000021bb07973a0;
LS_0000021bb0795b40_0_20 .concat [ 1 1 1 1], L_0000021bb07973a0, L_0000021bb07973a0, L_0000021bb07973a0, L_0000021bb07973a0;
LS_0000021bb0795b40_0_24 .concat [ 1 1 1 1], L_0000021bb07973a0, L_0000021bb07973a0, L_0000021bb07973a0, L_0000021bb07973a0;
LS_0000021bb0795b40_0_28 .concat [ 1 1 1 1], L_0000021bb07973a0, L_0000021bb07973a0, L_0000021bb07973a0, L_0000021bb07973a0;
LS_0000021bb0795b40_1_0 .concat [ 4 4 4 4], LS_0000021bb0795b40_0_0, LS_0000021bb0795b40_0_4, LS_0000021bb0795b40_0_8, LS_0000021bb0795b40_0_12;
LS_0000021bb0795b40_1_4 .concat [ 4 4 4 4], LS_0000021bb0795b40_0_16, LS_0000021bb0795b40_0_20, LS_0000021bb0795b40_0_24, LS_0000021bb0795b40_0_28;
L_0000021bb0795b40 .concat [ 16 16 0 0], LS_0000021bb0795b40_1_0, LS_0000021bb0795b40_1_4;
L_0000021bb0794600 .part L_0000021bb0794d80, 2, 1;
L_0000021bb07956e0 .part L_0000021bb0794d80, 1, 1;
L_0000021bb0795460 .part L_0000021bb0794d80, 0, 1;
LS_0000021bb0794a60_0_0 .concat [ 1 1 1 1], L_0000021bb0797020, L_0000021bb0797020, L_0000021bb0797020, L_0000021bb0797020;
LS_0000021bb0794a60_0_4 .concat [ 1 1 1 1], L_0000021bb0797020, L_0000021bb0797020, L_0000021bb0797020, L_0000021bb0797020;
LS_0000021bb0794a60_0_8 .concat [ 1 1 1 1], L_0000021bb0797020, L_0000021bb0797020, L_0000021bb0797020, L_0000021bb0797020;
LS_0000021bb0794a60_0_12 .concat [ 1 1 1 1], L_0000021bb0797020, L_0000021bb0797020, L_0000021bb0797020, L_0000021bb0797020;
LS_0000021bb0794a60_0_16 .concat [ 1 1 1 1], L_0000021bb0797020, L_0000021bb0797020, L_0000021bb0797020, L_0000021bb0797020;
LS_0000021bb0794a60_0_20 .concat [ 1 1 1 1], L_0000021bb0797020, L_0000021bb0797020, L_0000021bb0797020, L_0000021bb0797020;
LS_0000021bb0794a60_0_24 .concat [ 1 1 1 1], L_0000021bb0797020, L_0000021bb0797020, L_0000021bb0797020, L_0000021bb0797020;
LS_0000021bb0794a60_0_28 .concat [ 1 1 1 1], L_0000021bb0797020, L_0000021bb0797020, L_0000021bb0797020, L_0000021bb0797020;
LS_0000021bb0794a60_1_0 .concat [ 4 4 4 4], LS_0000021bb0794a60_0_0, LS_0000021bb0794a60_0_4, LS_0000021bb0794a60_0_8, LS_0000021bb0794a60_0_12;
LS_0000021bb0794a60_1_4 .concat [ 4 4 4 4], LS_0000021bb0794a60_0_16, LS_0000021bb0794a60_0_20, LS_0000021bb0794a60_0_24, LS_0000021bb0794a60_0_28;
L_0000021bb0794a60 .concat [ 16 16 0 0], LS_0000021bb0794a60_1_0, LS_0000021bb0794a60_1_4;
L_0000021bb0794060 .part L_0000021bb0794d80, 2, 1;
L_0000021bb0795320 .part L_0000021bb0794d80, 1, 1;
L_0000021bb07941a0 .part L_0000021bb0794d80, 0, 1;
LS_0000021bb07946a0_0_0 .concat [ 1 1 1 1], L_0000021bb0796ed0, L_0000021bb0796ed0, L_0000021bb0796ed0, L_0000021bb0796ed0;
LS_0000021bb07946a0_0_4 .concat [ 1 1 1 1], L_0000021bb0796ed0, L_0000021bb0796ed0, L_0000021bb0796ed0, L_0000021bb0796ed0;
LS_0000021bb07946a0_0_8 .concat [ 1 1 1 1], L_0000021bb0796ed0, L_0000021bb0796ed0, L_0000021bb0796ed0, L_0000021bb0796ed0;
LS_0000021bb07946a0_0_12 .concat [ 1 1 1 1], L_0000021bb0796ed0, L_0000021bb0796ed0, L_0000021bb0796ed0, L_0000021bb0796ed0;
LS_0000021bb07946a0_0_16 .concat [ 1 1 1 1], L_0000021bb0796ed0, L_0000021bb0796ed0, L_0000021bb0796ed0, L_0000021bb0796ed0;
LS_0000021bb07946a0_0_20 .concat [ 1 1 1 1], L_0000021bb0796ed0, L_0000021bb0796ed0, L_0000021bb0796ed0, L_0000021bb0796ed0;
LS_0000021bb07946a0_0_24 .concat [ 1 1 1 1], L_0000021bb0796ed0, L_0000021bb0796ed0, L_0000021bb0796ed0, L_0000021bb0796ed0;
LS_0000021bb07946a0_0_28 .concat [ 1 1 1 1], L_0000021bb0796ed0, L_0000021bb0796ed0, L_0000021bb0796ed0, L_0000021bb0796ed0;
LS_0000021bb07946a0_1_0 .concat [ 4 4 4 4], LS_0000021bb07946a0_0_0, LS_0000021bb07946a0_0_4, LS_0000021bb07946a0_0_8, LS_0000021bb07946a0_0_12;
LS_0000021bb07946a0_1_4 .concat [ 4 4 4 4], LS_0000021bb07946a0_0_16, LS_0000021bb07946a0_0_20, LS_0000021bb07946a0_0_24, LS_0000021bb07946a0_0_28;
L_0000021bb07946a0 .concat [ 16 16 0 0], LS_0000021bb07946a0_1_0, LS_0000021bb07946a0_1_4;
S_0000021bb075b9c0 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_0000021bb05396f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v0000021bb0779580_0 .net "Write_Data", 31 0, v0000021bb07509a0_0;  alias, 1 drivers
v0000021bb0779080_0 .net "addr", 31 0, v0000021bb0750360_0;  alias, 1 drivers
v0000021bb077a7a0_0 .net "clk", 0 0, L_0000021bb06d0090;  alias, 1 drivers
v0000021bb07785e0_0 .net "mem_out", 31 0, v0000021bb0778540_0;  alias, 1 drivers
v0000021bb0778720_0 .net "mem_read", 0 0, v0000021bb074fbe0_0;  alias, 1 drivers
v0000021bb07787c0_0 .net "mem_write", 0 0, v0000021bb07507c0_0;  alias, 1 drivers
S_0000021bb075bb50 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_0000021bb075b9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v0000021bb077a520 .array "DataMem", 2047 0, 31 0;
v0000021bb0778900_0 .net "Data_In", 31 0, v0000021bb07509a0_0;  alias, 1 drivers
v0000021bb0778540_0 .var "Data_Out", 31 0;
v0000021bb077a5c0_0 .net "Write_en", 0 0, v0000021bb07507c0_0;  alias, 1 drivers
v0000021bb07791c0_0 .net "addr", 31 0, v0000021bb0750360_0;  alias, 1 drivers
v0000021bb077a0c0_0 .net "clk", 0 0, L_0000021bb06d0090;  alias, 1 drivers
v0000021bb0779e40_0 .var/i "i", 31 0;
S_0000021bb075be70 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_0000021bb05396f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_0000021bb078de00 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021bb078de38 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021bb078de70 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021bb078dea8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021bb078dee0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021bb078df18 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021bb078df50 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021bb078df88 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021bb078dfc0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021bb078dff8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021bb078e030 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021bb078e068 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021bb078e0a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021bb078e0d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021bb078e110 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021bb078e148 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021bb078e180 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021bb078e1b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021bb078e1f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021bb078e228 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021bb078e260 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021bb078e298 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021bb078e2d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021bb078e308 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021bb078e340 .param/l "xori" 0 9 12, C4<001110000000>;
v0000021bb0779260_0 .net "MEM_ALU_OUT", 31 0, v0000021bb0750360_0;  alias, 1 drivers
v0000021bb0778860_0 .net "MEM_Data_mem_out", 31 0, v0000021bb0778540_0;  alias, 1 drivers
v0000021bb07789a0_0 .net "MEM_memread", 0 0, v0000021bb074fbe0_0;  alias, 1 drivers
v0000021bb0778a40_0 .net "MEM_opcode", 11 0, v0000021bb074fc80_0;  alias, 1 drivers
v0000021bb0779120_0 .net "MEM_rd_ind", 4 0, v0000021bb07504a0_0;  alias, 1 drivers
v0000021bb0779760_0 .net "MEM_rd_indzero", 0 0, v0000021bb0750860_0;  alias, 1 drivers
v0000021bb0779300_0 .net "MEM_regwrite", 0 0, v0000021bb0750900_0;  alias, 1 drivers
v0000021bb07793a0_0 .var "WB_ALU_OUT", 31 0;
v0000021bb0779440_0 .var "WB_Data_mem_out", 31 0;
v0000021bb0779a80_0 .var "WB_memread", 0 0;
v0000021bb0779800_0 .var "WB_rd_ind", 4 0;
v0000021bb0779940_0 .var "WB_rd_indzero", 0 0;
v0000021bb0779b20_0 .var "WB_regwrite", 0 0;
v0000021bb0779bc0_0 .net "clk", 0 0, L_0000021bb07fbcb0;  1 drivers
v0000021bb0779c60_0 .var "hlt", 0 0;
v0000021bb0779d00_0 .net "rst", 0 0, v0000021bb0791ae0_0;  alias, 1 drivers
E_0000021bb06e9ed0 .event posedge, v0000021bb074fb40_0, v0000021bb0779bc0_0;
S_0000021bb075c000 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_0000021bb05396f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_0000021bb07fbd90 .functor AND 32, v0000021bb0779440_0, L_0000021bb08047f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021bb07fbe70 .functor NOT 1, v0000021bb0779a80_0, C4<0>, C4<0>, C4<0>;
L_0000021bb07fbe00 .functor AND 32, v0000021bb07793a0_0, L_0000021bb0804750, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021bb0816250 .functor OR 32, L_0000021bb07fbd90, L_0000021bb07fbe00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021bb0779ee0_0 .net "Write_Data_RegFile", 31 0, L_0000021bb0816250;  alias, 1 drivers
v0000021bb0779f80_0 .net *"_ivl_0", 31 0, L_0000021bb08047f0;  1 drivers
v0000021bb077a020_0 .net *"_ivl_2", 31 0, L_0000021bb07fbd90;  1 drivers
v0000021bb077a160_0 .net *"_ivl_4", 0 0, L_0000021bb07fbe70;  1 drivers
v0000021bb077a200_0 .net *"_ivl_6", 31 0, L_0000021bb0804750;  1 drivers
v0000021bb077cd20_0 .net *"_ivl_8", 31 0, L_0000021bb07fbe00;  1 drivers
v0000021bb077c3c0_0 .net "alu_out", 31 0, v0000021bb07793a0_0;  alias, 1 drivers
v0000021bb077c8c0_0 .net "mem_out", 31 0, v0000021bb0779440_0;  alias, 1 drivers
v0000021bb077b100_0 .net "mem_read", 0 0, v0000021bb0779a80_0;  alias, 1 drivers
LS_0000021bb08047f0_0_0 .concat [ 1 1 1 1], v0000021bb0779a80_0, v0000021bb0779a80_0, v0000021bb0779a80_0, v0000021bb0779a80_0;
LS_0000021bb08047f0_0_4 .concat [ 1 1 1 1], v0000021bb0779a80_0, v0000021bb0779a80_0, v0000021bb0779a80_0, v0000021bb0779a80_0;
LS_0000021bb08047f0_0_8 .concat [ 1 1 1 1], v0000021bb0779a80_0, v0000021bb0779a80_0, v0000021bb0779a80_0, v0000021bb0779a80_0;
LS_0000021bb08047f0_0_12 .concat [ 1 1 1 1], v0000021bb0779a80_0, v0000021bb0779a80_0, v0000021bb0779a80_0, v0000021bb0779a80_0;
LS_0000021bb08047f0_0_16 .concat [ 1 1 1 1], v0000021bb0779a80_0, v0000021bb0779a80_0, v0000021bb0779a80_0, v0000021bb0779a80_0;
LS_0000021bb08047f0_0_20 .concat [ 1 1 1 1], v0000021bb0779a80_0, v0000021bb0779a80_0, v0000021bb0779a80_0, v0000021bb0779a80_0;
LS_0000021bb08047f0_0_24 .concat [ 1 1 1 1], v0000021bb0779a80_0, v0000021bb0779a80_0, v0000021bb0779a80_0, v0000021bb0779a80_0;
LS_0000021bb08047f0_0_28 .concat [ 1 1 1 1], v0000021bb0779a80_0, v0000021bb0779a80_0, v0000021bb0779a80_0, v0000021bb0779a80_0;
LS_0000021bb08047f0_1_0 .concat [ 4 4 4 4], LS_0000021bb08047f0_0_0, LS_0000021bb08047f0_0_4, LS_0000021bb08047f0_0_8, LS_0000021bb08047f0_0_12;
LS_0000021bb08047f0_1_4 .concat [ 4 4 4 4], LS_0000021bb08047f0_0_16, LS_0000021bb08047f0_0_20, LS_0000021bb08047f0_0_24, LS_0000021bb08047f0_0_28;
L_0000021bb08047f0 .concat [ 16 16 0 0], LS_0000021bb08047f0_1_0, LS_0000021bb08047f0_1_4;
LS_0000021bb0804750_0_0 .concat [ 1 1 1 1], L_0000021bb07fbe70, L_0000021bb07fbe70, L_0000021bb07fbe70, L_0000021bb07fbe70;
LS_0000021bb0804750_0_4 .concat [ 1 1 1 1], L_0000021bb07fbe70, L_0000021bb07fbe70, L_0000021bb07fbe70, L_0000021bb07fbe70;
LS_0000021bb0804750_0_8 .concat [ 1 1 1 1], L_0000021bb07fbe70, L_0000021bb07fbe70, L_0000021bb07fbe70, L_0000021bb07fbe70;
LS_0000021bb0804750_0_12 .concat [ 1 1 1 1], L_0000021bb07fbe70, L_0000021bb07fbe70, L_0000021bb07fbe70, L_0000021bb07fbe70;
LS_0000021bb0804750_0_16 .concat [ 1 1 1 1], L_0000021bb07fbe70, L_0000021bb07fbe70, L_0000021bb07fbe70, L_0000021bb07fbe70;
LS_0000021bb0804750_0_20 .concat [ 1 1 1 1], L_0000021bb07fbe70, L_0000021bb07fbe70, L_0000021bb07fbe70, L_0000021bb07fbe70;
LS_0000021bb0804750_0_24 .concat [ 1 1 1 1], L_0000021bb07fbe70, L_0000021bb07fbe70, L_0000021bb07fbe70, L_0000021bb07fbe70;
LS_0000021bb0804750_0_28 .concat [ 1 1 1 1], L_0000021bb07fbe70, L_0000021bb07fbe70, L_0000021bb07fbe70, L_0000021bb07fbe70;
LS_0000021bb0804750_1_0 .concat [ 4 4 4 4], LS_0000021bb0804750_0_0, LS_0000021bb0804750_0_4, LS_0000021bb0804750_0_8, LS_0000021bb0804750_0_12;
LS_0000021bb0804750_1_4 .concat [ 4 4 4 4], LS_0000021bb0804750_0_16, LS_0000021bb0804750_0_20, LS_0000021bb0804750_0_24, LS_0000021bb0804750_0_28;
L_0000021bb0804750 .concat [ 16 16 0 0], LS_0000021bb0804750_1_0, LS_0000021bb0804750_1_4;
    .scope S_0000021bb075b510;
T_0 ;
    %wait E_0000021bb06ea750;
    %load/vec4 v0000021bb0775d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000021bb07767e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000021bb0775ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000021bb0777320_0;
    %assign/vec4 v0000021bb07767e0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000021bb075c190;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021bb0776420_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000021bb0776420_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000021bb0776420_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bb07761a0, 0, 4;
    %load/vec4 v0000021bb0776420_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021bb0776420_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bb07761a0, 0, 4;
    %pushi/vec4 872546315, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bb07761a0, 0, 4;
    %pushi/vec4 939720716, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bb07761a0, 0, 4;
    %pushi/vec4 2236448, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bb07761a0, 0, 4;
    %pushi/vec4 8595490, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bb07761a0, 0, 4;
    %pushi/vec4 2306084, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bb07761a0, 0, 4;
    %pushi/vec4 4405285, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bb07761a0, 0, 4;
    %pushi/vec4 4407335, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bb07761a0, 0, 4;
    %pushi/vec4 2246694, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bb07761a0, 0, 4;
    %pushi/vec4 2248746, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bb07761a0, 0, 4;
    %pushi/vec4 6379563, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bb07761a0, 0, 4;
    %pushi/vec4 90240, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bb07761a0, 0, 4;
    %pushi/vec4 157762, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bb07761a0, 0, 4;
    %pushi/vec4 2349727744, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bb07761a0, 0, 4;
    %pushi/vec4 2885943296, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bb07761a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bb07761a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bb07761a0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bb07761a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bb07761a0, 0, 4;
    %end;
    .thread T_1;
    .scope S_0000021bb075b380;
T_2 ;
    %wait E_0000021bb06ea450;
    %load/vec4 v0000021bb0776560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000021bb076afe0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021bb076af40_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021bb0776880_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021bb0777a00_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021bb0776920_0, 0;
    %assign/vec4 v0000021bb0777280_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000021bb07762e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0000021bb0778360_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000021bb076afe0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021bb076af40_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021bb0776880_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021bb0777a00_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021bb0776920_0, 0;
    %assign/vec4 v0000021bb0777280_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000021bb07762e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0000021bb0776600_0;
    %assign/vec4 v0000021bb076af40_0, 0;
    %load/vec4 v0000021bb0777460_0;
    %assign/vec4 v0000021bb076afe0_0, 0;
    %load/vec4 v0000021bb0776600_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000021bb0777a00_0, 0;
    %load/vec4 v0000021bb0776600_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021bb0777280_0, 4, 5;
    %load/vec4 v0000021bb0776600_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v0000021bb0776600_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021bb0777280_0, 4, 5;
    %load/vec4 v0000021bb0776600_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000021bb0776600_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021bb0776600_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000021bb0776600_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v0000021bb0776600_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v0000021bb0776600_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v0000021bb0776920_0, 0;
    %load/vec4 v0000021bb0776600_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v0000021bb0776600_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0000021bb0776880_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0000021bb0776600_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0000021bb0776880_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0000021bb0776600_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000021bb0776880_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000021bb075bce0;
T_3 ;
    %wait E_0000021bb06ea750;
    %load/vec4 v0000021bb076a680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021bb0769fa0_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000021bb0769fa0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000021bb0769fa0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bb0769320, 0, 4;
    %load/vec4 v0000021bb0769fa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021bb0769fa0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000021bb076a5e0_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v0000021bb0769d20_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000021bb076a540_0;
    %load/vec4 v0000021bb076a5e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bb0769320, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bb0769320, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000021bb075bce0;
T_4 ;
    %wait E_0000021bb06e9c50;
    %load/vec4 v0000021bb076a5e0_0;
    %load/vec4 v0000021bb076ac20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v0000021bb076a5e0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0000021bb0769d20_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000021bb076a540_0;
    %assign/vec4 v0000021bb0769280_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000021bb076ac20_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000021bb0769320, 4;
    %assign/vec4 v0000021bb0769280_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000021bb075bce0;
T_5 ;
    %wait E_0000021bb06e9c50;
    %load/vec4 v0000021bb076a5e0_0;
    %load/vec4 v0000021bb076a0e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v0000021bb076a5e0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0000021bb0769d20_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000021bb076a540_0;
    %assign/vec4 v0000021bb076acc0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000021bb076a0e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000021bb0769320, 4;
    %assign/vec4 v0000021bb076acc0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000021bb075bce0;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_0000021bb075b1f0;
    %jmp t_0;
    .scope S_0000021bb075b1f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021bb076ab80_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000021bb076ab80_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0000021bb076ab80_0;
    %ix/getv/s 4, v0000021bb076ab80_0;
    %load/vec4a v0000021bb0769320, 4;
    %ix/getv/s 4, v0000021bb076ab80_0;
    %load/vec4a v0000021bb0769320, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000021bb076ab80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021bb076ab80_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_0000021bb075bce0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_0000021bb075aed0;
T_7 ;
    %wait E_0000021bb06e9dd0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021bb07663a0_0, 0, 32;
    %load/vec4 v0000021bb07664e0_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021bb07664e0_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000021bb0767840_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000021bb07663a0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000021bb07664e0_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021bb07664e0_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021bb07664e0_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000021bb0767840_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000021bb07663a0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0000021bb07664e0_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021bb07664e0_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021bb07664e0_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021bb07664e0_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021bb07664e0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021bb07664e0_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v0000021bb0767840_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v0000021bb0767840_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000021bb07663a0_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000021bb075c4b0;
T_8 ;
    %wait E_0000021bb06ea750;
    %load/vec4 v0000021bb0764dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021bb0763f60_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000021bb0763ec0_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021bb0763ec0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0000021bb0763f60_0;
    %load/vec4 v0000021bb0764140_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000021bb0763f60_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021bb0763f60_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000021bb0763f60_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000021bb0763f60_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000021bb0763f60_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000021bb0763f60_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000021bb075c4b0;
T_9 ;
    %wait E_0000021bb06ea750;
    %load/vec4 v0000021bb0764dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021bb0765ae0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000021bb07643c0_0;
    %assign/vec4 v0000021bb0765ae0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000021bb075c640;
T_10 ;
    %wait E_0000021bb06ea790;
    %load/vec4 v0000021bb0767f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021bb0767fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021bb07661c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021bb0767700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021bb07636a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021bb0763740_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000021bb0765040_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v0000021bb0765400_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v0000021bb0763880_0;
    %load/vec4 v0000021bb07650e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v0000021bb0763920_0;
    %load/vec4 v0000021bb07650e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v0000021bb0765c20_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v0000021bb0763a60_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v0000021bb0763880_0;
    %load/vec4 v0000021bb0763600_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v0000021bb0763920_0;
    %load/vec4 v0000021bb0763600_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021bb0767fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021bb07661c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021bb0767700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021bb07636a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021bb0763740_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000021bb07637e0_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021bb0767fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021bb07661c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021bb0767700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021bb07636a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021bb0763740_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021bb0767fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021bb07661c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021bb0767700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021bb07636a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021bb0763740_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000021bb075aa20;
T_11 ;
    %wait E_0000021bb06e9f10;
    %load/vec4 v0000021bb075dee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000021bb075d580_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021bb075d620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021bb075d080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021bb075e980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021bb075ede0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021bb075e8e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021bb075d3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021bb075dd00_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021bb075ca40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021bb075e2a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021bb075e020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021bb075d6c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021bb075d1c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021bb075cc20_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021bb075d300_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021bb075d4e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021bb075d800_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021bb075e3e0_0, 0;
    %assign/vec4 v0000021bb075cae0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000021bb075db20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000021bb075cea0_0;
    %assign/vec4 v0000021bb075cae0_0, 0;
    %load/vec4 v0000021bb075e200_0;
    %assign/vec4 v0000021bb075e3e0_0, 0;
    %load/vec4 v0000021bb075da80_0;
    %assign/vec4 v0000021bb075d800_0, 0;
    %load/vec4 v0000021bb075de40_0;
    %assign/vec4 v0000021bb075d4e0_0, 0;
    %load/vec4 v0000021bb075ccc0_0;
    %assign/vec4 v0000021bb075d300_0, 0;
    %load/vec4 v0000021bb075d9e0_0;
    %assign/vec4 v0000021bb075cc20_0, 0;
    %load/vec4 v0000021bb075ec00_0;
    %assign/vec4 v0000021bb075d1c0_0, 0;
    %load/vec4 v0000021bb075eb60_0;
    %assign/vec4 v0000021bb075d6c0_0, 0;
    %load/vec4 v0000021bb075d940_0;
    %assign/vec4 v0000021bb075e020_0, 0;
    %load/vec4 v0000021bb075e700_0;
    %assign/vec4 v0000021bb075e2a0_0, 0;
    %load/vec4 v0000021bb075dda0_0;
    %assign/vec4 v0000021bb075ca40_0, 0;
    %load/vec4 v0000021bb075e520_0;
    %assign/vec4 v0000021bb075dd00_0, 0;
    %load/vec4 v0000021bb075e480_0;
    %assign/vec4 v0000021bb075d3a0_0, 0;
    %load/vec4 v0000021bb075d8a0_0;
    %assign/vec4 v0000021bb075e8e0_0, 0;
    %load/vec4 v0000021bb075cfe0_0;
    %assign/vec4 v0000021bb075ede0_0, 0;
    %load/vec4 v0000021bb075ce00_0;
    %assign/vec4 v0000021bb075e980_0, 0;
    %load/vec4 v0000021bb075e340_0;
    %assign/vec4 v0000021bb075d080_0, 0;
    %load/vec4 v0000021bb075cd60_0;
    %assign/vec4 v0000021bb075d620_0, 0;
    %load/vec4 v0000021bb075e5c0_0;
    %assign/vec4 v0000021bb075d580_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000021bb075d580_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021bb075d620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021bb075d080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021bb075e980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021bb075ede0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021bb075e8e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021bb075d3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021bb075dd00_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021bb075ca40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021bb075e2a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021bb075e020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021bb075d6c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021bb075d1c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021bb075cc20_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021bb075d300_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021bb075d4e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021bb075d800_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021bb075e3e0_0, 0;
    %assign/vec4 v0000021bb075cae0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000021bb075abb0;
T_12 ;
    %wait E_0000021bb06e9fd0;
    %load/vec4 v0000021bb0763e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000021bb075f6a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021bb075fc40_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021bb075f240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021bb075fec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021bb075fb00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021bb075f380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021bb075f2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021bb075f420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021bb075fba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021bb075f740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021bb075f560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021bb075f7e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021bb0760140_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021bb075f880_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021bb0760820_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021bb075fa60_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021bb07600a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021bb0760000_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000021bb075f600_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021bb07603c0_0, 0;
    %assign/vec4 v0000021bb0760780_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000021bb0764000_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000021bb075df80_0;
    %assign/vec4 v0000021bb0760780_0, 0;
    %load/vec4 v0000021bb075e160_0;
    %assign/vec4 v0000021bb07603c0_0, 0;
    %load/vec4 v0000021bb075f4c0_0;
    %assign/vec4 v0000021bb075f600_0, 0;
    %load/vec4 v0000021bb075fce0_0;
    %assign/vec4 v0000021bb0760000_0, 0;
    %load/vec4 v0000021bb07606e0_0;
    %assign/vec4 v0000021bb07600a0_0, 0;
    %load/vec4 v0000021bb07608c0_0;
    %assign/vec4 v0000021bb075fa60_0, 0;
    %load/vec4 v0000021bb075e660_0;
    %assign/vec4 v0000021bb0760820_0, 0;
    %load/vec4 v0000021bb0760320_0;
    %assign/vec4 v0000021bb075f880_0, 0;
    %load/vec4 v0000021bb075fe20_0;
    %assign/vec4 v0000021bb0760140_0, 0;
    %load/vec4 v0000021bb075f9c0_0;
    %assign/vec4 v0000021bb075f7e0_0, 0;
    %load/vec4 v0000021bb075ff60_0;
    %assign/vec4 v0000021bb075f560_0, 0;
    %load/vec4 v0000021bb0760500_0;
    %assign/vec4 v0000021bb075f740_0, 0;
    %load/vec4 v0000021bb075f920_0;
    %assign/vec4 v0000021bb075fba0_0, 0;
    %load/vec4 v0000021bb0760280_0;
    %assign/vec4 v0000021bb075f420_0, 0;
    %load/vec4 v0000021bb075fd80_0;
    %assign/vec4 v0000021bb075f2e0_0, 0;
    %load/vec4 v0000021bb07601e0_0;
    %assign/vec4 v0000021bb075f380_0, 0;
    %load/vec4 v0000021bb0760460_0;
    %assign/vec4 v0000021bb075fb00_0, 0;
    %load/vec4 v0000021bb0760640_0;
    %assign/vec4 v0000021bb075fec0_0, 0;
    %load/vec4 v0000021bb075e840_0;
    %assign/vec4 v0000021bb075f240_0, 0;
    %load/vec4 v0000021bb075e7a0_0;
    %assign/vec4 v0000021bb075fc40_0, 0;
    %load/vec4 v0000021bb07605a0_0;
    %assign/vec4 v0000021bb075f6a0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000021bb075f6a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021bb075fc40_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021bb075f240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021bb075fec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021bb075fb00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021bb075f380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021bb075f2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021bb075f420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021bb075fba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021bb075f740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021bb075f560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021bb075f7e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021bb0760140_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021bb075f880_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021bb0760820_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021bb075fa60_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021bb07600a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021bb0760000_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000021bb075f600_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021bb07603c0_0, 0;
    %assign/vec4 v0000021bb0760780_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000021bb055c910;
T_13 ;
    %wait E_0000021bb06e8e50;
    %load/vec4 v0000021bb0753010_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021bb0752f70_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021bb0752f70_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021bb0752f70_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021bb0752f70_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021bb0752f70_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021bb0752f70_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021bb0752f70_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021bb0752f70_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000021bb0752f70_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000021bb0752f70_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000021bb0752f70_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000021bb0752f70_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000021bb0752f70_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000021bb0752f70_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000021bb0752f70_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000021bb0752f70_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000021bb0752f70_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000021bb0752f70_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000021bb0752f70_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000021bb0752f70_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000021bb0752f70_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000021bb0752f70_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000021bb0563350;
T_14 ;
    %wait E_0000021bb06e9090;
    %load/vec4 v0000021bb0750ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v0000021bb0752930_0;
    %pad/u 33;
    %load/vec4 v0000021bb0752b10_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v0000021bb0752ed0_0, 0;
    %assign/vec4 v0000021bb0751030_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v0000021bb0752930_0;
    %pad/u 33;
    %load/vec4 v0000021bb0752b10_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v0000021bb0752ed0_0, 0;
    %assign/vec4 v0000021bb0751030_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v0000021bb0752930_0;
    %pad/u 33;
    %load/vec4 v0000021bb0752b10_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v0000021bb0752ed0_0, 0;
    %assign/vec4 v0000021bb0751030_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v0000021bb0752930_0;
    %pad/u 33;
    %load/vec4 v0000021bb0752b10_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v0000021bb0752ed0_0, 0;
    %assign/vec4 v0000021bb0751030_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v0000021bb0752930_0;
    %pad/u 33;
    %load/vec4 v0000021bb0752b10_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v0000021bb0752ed0_0, 0;
    %assign/vec4 v0000021bb0751030_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v0000021bb0752930_0;
    %pad/u 33;
    %load/vec4 v0000021bb0752b10_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v0000021bb0752ed0_0, 0;
    %assign/vec4 v0000021bb0751030_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v0000021bb0752b10_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v0000021bb0751030_0;
    %load/vec4 v0000021bb0752b10_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000021bb0752930_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000021bb0752b10_0;
    %sub;
    %part/u 1;
    %load/vec4 v0000021bb0752b10_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v0000021bb0751030_0, 0;
    %load/vec4 v0000021bb0752930_0;
    %ix/getv 4, v0000021bb0752b10_0;
    %shiftl 4;
    %assign/vec4 v0000021bb0752ed0_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v0000021bb0752b10_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v0000021bb0751030_0;
    %load/vec4 v0000021bb0752b10_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000021bb0752930_0;
    %load/vec4 v0000021bb0752b10_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v0000021bb0752b10_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v0000021bb0751030_0, 0;
    %load/vec4 v0000021bb0752930_0;
    %ix/getv 4, v0000021bb0752b10_0;
    %shiftr 4;
    %assign/vec4 v0000021bb0752ed0_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021bb0751030_0, 0;
    %load/vec4 v0000021bb0752930_0;
    %load/vec4 v0000021bb0752b10_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v0000021bb0752ed0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021bb0751030_0, 0;
    %load/vec4 v0000021bb0752b10_0;
    %load/vec4 v0000021bb0752930_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v0000021bb0752ed0_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000021bb04c2b50;
T_15 ;
    %wait E_0000021bb06e9650;
    %load/vec4 v0000021bb074fb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v0000021bb0750860_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021bb0750900_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021bb07507c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021bb074fbe0_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000021bb074fc80_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021bb07504a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021bb07509a0_0, 0;
    %assign/vec4 v0000021bb0750360_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000021bb0671920_0;
    %assign/vec4 v0000021bb0750360_0, 0;
    %load/vec4 v0000021bb0750180_0;
    %assign/vec4 v0000021bb07509a0_0, 0;
    %load/vec4 v0000021bb0750680_0;
    %assign/vec4 v0000021bb07504a0_0, 0;
    %load/vec4 v0000021bb065cd70_0;
    %assign/vec4 v0000021bb074fc80_0, 0;
    %load/vec4 v0000021bb0671d80_0;
    %assign/vec4 v0000021bb074fbe0_0, 0;
    %load/vec4 v0000021bb065c9b0_0;
    %assign/vec4 v0000021bb07507c0_0, 0;
    %load/vec4 v0000021bb0750720_0;
    %assign/vec4 v0000021bb0750900_0, 0;
    %load/vec4 v0000021bb0750220_0;
    %assign/vec4 v0000021bb0750860_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000021bb075bb50;
T_16 ;
    %wait E_0000021bb06e9c50;
    %load/vec4 v0000021bb077a5c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0000021bb0778900_0;
    %load/vec4 v0000021bb07791c0_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bb077a520, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000021bb075bb50;
T_17 ;
    %wait E_0000021bb06e9c50;
    %load/vec4 v0000021bb07791c0_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v0000021bb077a520, 4;
    %assign/vec4 v0000021bb0778540_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0000021bb075bb50;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021bb0779e40_0, 0, 32;
T_18.0 ;
    %load/vec4 v0000021bb0779e40_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000021bb0779e40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bb077a520, 0, 4;
    %load/vec4 v0000021bb0779e40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021bb0779e40_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021bb077a520, 0, 4;
    %end;
    .thread T_18;
    .scope S_0000021bb075bb50;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021bb0779e40_0, 0, 32;
T_19.0 ;
    %load/vec4 v0000021bb0779e40_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v0000021bb0779e40_0;
    %load/vec4a v0000021bb077a520, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v0000021bb0779e40_0, 0, 11>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000021bb0779e40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021bb0779e40_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_0000021bb075be70;
T_20 ;
    %wait E_0000021bb06e9ed0;
    %load/vec4 v0000021bb0779d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v0000021bb0779940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021bb0779c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021bb0779b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021bb0779a80_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021bb0779800_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021bb0779440_0, 0;
    %assign/vec4 v0000021bb07793a0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000021bb0779260_0;
    %assign/vec4 v0000021bb07793a0_0, 0;
    %load/vec4 v0000021bb0778860_0;
    %assign/vec4 v0000021bb0779440_0, 0;
    %load/vec4 v0000021bb07789a0_0;
    %assign/vec4 v0000021bb0779a80_0, 0;
    %load/vec4 v0000021bb0779120_0;
    %assign/vec4 v0000021bb0779800_0, 0;
    %load/vec4 v0000021bb0779300_0;
    %assign/vec4 v0000021bb0779b20_0, 0;
    %load/vec4 v0000021bb0779760_0;
    %assign/vec4 v0000021bb0779940_0, 0;
    %load/vec4 v0000021bb0778a40_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v0000021bb0779c60_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000021bb05396f0;
T_21 ;
    %wait E_0000021bb06e8950;
    %load/vec4 v0000021bb0791180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021bb0792bc0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000021bb0792bc0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000021bb0792bc0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000021bb0529fd0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021bb0791a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021bb0791ae0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0000021bb0529fd0;
T_23 ;
    %delay 1, 0;
    %load/vec4 v0000021bb0791a40_0;
    %inv;
    %assign/vec4 v0000021bb0791a40_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0000021bb0529fd0;
T_24 ;
    %vpi_call 2 63 "$dumpfile", "./DataManipulation/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 64 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021bb0791ae0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021bb0791ae0_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v0000021bb0791900_0;
    %addi 1, 0, 32;
    %vpi_call 2 78 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 79 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
