0.6
2019.1
May 24 2019
14:51:52
/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.srcs/sim_1/new/tb_counter_4bit.sv,1731940079,systemVerilog,,,,tb_counter_4bit,,,,,,,,
/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.srcs/sources_1/new/DFF.sv,1731930241,systemVerilog,,/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.srcs/sources_1/new/DLatch.sv,/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.srcs/sources_1/new/DLatch.sv,DFF,,,,,,,,
/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.srcs/sources_1/new/DLatch.sv,1731903363,systemVerilog,,/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.srcs/sources_1/new/bit_add_sub.sv,,DLatch,,,,,,,,
/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.srcs/sources_1/new/bit_add_sub.sv,1731942259,systemVerilog,,/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.srcs/sources_1/new/bit_adder.sv,,bit_add_sub,,,,,,,,
/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.srcs/sources_1/new/bit_adder.sv,1731942258,systemVerilog,,/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.srcs/sources_1/new/counter_4bit.sv,,bit_adder,,,,,,,,
/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.srcs/sources_1/new/counter_4bit.sv,1731943677,systemVerilog,,/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.srcs/sources_1/new/full_adder.sv,/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.srcs/sources_1/new/DFF.sv;/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.srcs/sources_1/new/comb_logic.sv;/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.srcs/sources_1/new/mux2x1.sv;/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.srcs/sources_1/new/top_logic.sv;/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.srcs/sources_1/new/bit_add_sub.sv,counter_4bit,,,,,,,,
/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.srcs/sources_1/new/full_adder.sv,1731942954,systemVerilog,,/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.srcs/sources_1/new/half_adder.sv,,full_adder,,,,,,,,
/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.srcs/sources_1/new/half_adder.sv,1731942257,systemVerilog,,/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.srcs/sim_1/new/tb_counter_4bit.sv,,half_adder,,,,,,,,
