

================================================================
== Vitis HLS Report for 'dec_MIMD_Pipeline_VITIS_LOOP_9_1'
================================================================
* Date:           Thu May  2 22:04:06 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       58|       58|  0.580 us|  0.580 us|   58|   58|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_9_1  |       56|       56|         8|          1|          1|    50|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.66>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [HLS/core.c:9->HLS/core.c:156]   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 50, void @empty_4, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%c_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %c"   --->   Operation 13 'read' 'c_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln9 = store i6 0, i6 %i" [HLS/core.c:9->HLS/core.c:156]   --->   Operation 14 'store' 'store_ln9' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i31"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_1 = load i6 %i" [HLS/core.c:9->HLS/core.c:156]   --->   Operation 16 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem2"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.82ns)   --->   "%icmp_ln9 = icmp_eq  i6 %i_1, i6 50" [HLS/core.c:9->HLS/core.c:156]   --->   Operation 18 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.82ns)   --->   "%add_ln9 = add i6 %i_1, i6 1" [HLS/core.c:9->HLS/core.c:156]   --->   Operation 19 'add' 'add_ln9' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %for.inc.i31.split, void %sw.epilog.loopexit.exitStub" [HLS/core.c:9->HLS/core.c:156]   --->   Operation 20 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i6 %i_1" [HLS/core.c:9->HLS/core.c:156]   --->   Operation 21 'zext' 'zext_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %i_1, i2 0" [HLS/core.c:11->HLS/core.c:156]   --->   Operation 22 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i8 %shl_ln" [HLS/core.c:11->HLS/core.c:156]   --->   Operation 23 'zext' 'zext_ln11' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (3.52ns)   --->   "%add_ln11 = add i64 %zext_ln11, i64 %c_read" [HLS/core.c:11->HLS/core.c:156]   --->   Operation 24 'add' 'add_ln11' <Predicate = (!icmp_ln9)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln11, i32 2, i32 63" [HLS/core.c:11->HLS/core.c:156]   --->   Operation 25 'partselect' 'trunc_ln' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln11 = sext i62 %trunc_ln" [HLS/core.c:11->HLS/core.c:156]   --->   Operation 26 'sext' 'sext_ln11' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln11" [HLS/core.c:11->HLS/core.c:156]   --->   Operation 27 'getelementptr' 'gmem2_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_a_addr = getelementptr i32 %data_a, i64 0, i64 %zext_ln9" [HLS/core.c:12->HLS/core.c:156]   --->   Operation 28 'getelementptr' 'data_a_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (3.25ns)   --->   "%store_ln12 = store i32 0, i6 %data_a_addr" [HLS/core.c:12->HLS/core.c:156]   --->   Operation 29 'store' 'store_ln12' <Predicate = (!icmp_ln9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_b_addr = getelementptr i32 %data_b, i64 0, i64 %zext_ln9" [HLS/core.c:13->HLS/core.c:156]   --->   Operation 30 'getelementptr' 'data_b_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (3.25ns)   --->   "%store_ln13 = store i32 0, i6 %data_b_addr" [HLS/core.c:13->HLS/core.c:156]   --->   Operation 31 'store' 'store_ln13' <Predicate = (!icmp_ln9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln9 = store i6 %add_ln9, i6 %i" [HLS/core.c:9->HLS/core.c:156]   --->   Operation 32 'store' 'store_ln9' <Predicate = (!icmp_ln9)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 33 [1/1] (7.30ns)   --->   "%gmem2_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem2_addr, i32 1" [HLS/core.c:11->HLS/core.c:156]   --->   Operation 33 'writereq' 'gmem2_addr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 34 [1/1] (7.30ns)   --->   "%write_ln11 = write void @_ssdm_op_Write.m_axi.volatile.i32P1A, i32 %gmem2_addr, i32 0, i4 15" [HLS/core.c:11->HLS/core.c:156]   --->   Operation 34 'write' 'write_ln11' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 35 [5/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr" [HLS/core.c:11->HLS/core.c:156]   --->   Operation 35 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 36 [4/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr" [HLS/core.c:11->HLS/core.c:156]   --->   Operation 36 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 37 [3/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr" [HLS/core.c:11->HLS/core.c:156]   --->   Operation 37 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 38 [2/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr" [HLS/core.c:11->HLS/core.c:156]   --->   Operation 38 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 44 'ret' 'ret_ln0' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln9 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLS/core.c:9->HLS/core.c:156]   --->   Operation 39 'specpipeline' 'specpipeline_ln9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%speclooptripcount_ln9 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50" [HLS/core.c:9->HLS/core.c:156]   --->   Operation 40 'speclooptripcount' 'speclooptripcount_ln9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [HLS/core.c:9->HLS/core.c:156]   --->   Operation 41 'specloopname' 'specloopname_ln9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr" [HLS/core.c:11->HLS/core.c:156]   --->   Operation 42 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln9 = br void %for.inc.i31" [HLS/core.c:9->HLS/core.c:156]   --->   Operation 43 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.667ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln9', HLS/core.c:9->HLS/core.c:156) of constant 0 on local variable 'i', HLS/core.c:9->HLS/core.c:156 [8]  (1.588 ns)
	'load' operation 6 bit ('i', HLS/core.c:9->HLS/core.c:156) on local variable 'i', HLS/core.c:9->HLS/core.c:156 [11]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln9', HLS/core.c:9->HLS/core.c:156) [13]  (1.825 ns)
	'store' operation 0 bit ('store_ln12', HLS/core.c:12->HLS/core.c:156) of constant 0 on array 'data_a' [31]  (3.254 ns)
	blocking operation 8.88178e-16 ns on control path)

 <State 2>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_addr_req', HLS/core.c:11->HLS/core.c:156) on port 'gmem2' (HLS/core.c:11->HLS/core.c:156) [27]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln11', HLS/core.c:11->HLS/core.c:156) on port 'gmem2' (HLS/core.c:11->HLS/core.c:156) [28]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', HLS/core.c:11->HLS/core.c:156) on port 'gmem2' (HLS/core.c:11->HLS/core.c:156) [29]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', HLS/core.c:11->HLS/core.c:156) on port 'gmem2' (HLS/core.c:11->HLS/core.c:156) [29]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', HLS/core.c:11->HLS/core.c:156) on port 'gmem2' (HLS/core.c:11->HLS/core.c:156) [29]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', HLS/core.c:11->HLS/core.c:156) on port 'gmem2' (HLS/core.c:11->HLS/core.c:156) [29]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', HLS/core.c:11->HLS/core.c:156) on port 'gmem2' (HLS/core.c:11->HLS/core.c:156) [29]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
