0.6
2019.1
May 24 2019
14:51:52
/home/it/project_2/project_2.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/it/project_2/project_2.srcs/sim_1/new/tb_4andgate.sv,1731325527,systemVerilog,,,,tb_4andgate,,,,,,,,
/home/it/project_2/project_2.srcs/sources_1/new/and4gate.sv,1731325818,systemVerilog,,/home/it/project_2/project_2.srcs/sim_1/new/tb_4andgate.sv,,and4gate,,,,,,,,
