

================================================================
== Vivado HLS Report for 'incrust_score'
================================================================
* Date:           Thu Dec 21 16:19:47 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        incrust_score
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         3|          1|          1|     ?|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.51>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %s_axis_video_V_data_V), !map !45"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %s_axis_video_V_keep_V), !map !49"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %s_axis_video_V_strb_V), !map !53"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_axis_video_V_user_V), !map !57"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_axis_video_V_last_V), !map !61"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_axis_video_V_id_V), !map !65"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_axis_video_V_dest_V), !map !69"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %m_axis_video_V_data_V), !map !73"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %m_axis_video_V_keep_V), !map !77"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %m_axis_video_V_strb_V), !map !81"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_user_V), !map !85"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_last_V), !map !89"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_id_V), !map !93"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_dest_V), !map !97"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %hsize_in), !map !101"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %vsize_in), !map !107"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %start_x), !map !111"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %start_y), !map !115"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %mode), !map !119"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @incrust_score_str) nounwind"   --->   Operation 25 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.00ns)   --->   "%mode_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %mode)"   --->   Operation 26 'read' 'mode_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%start_y_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %start_y)"   --->   Operation 27 'read' 'start_y_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%start_x_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %start_x)"   --->   Operation 28 'read' 'start_x_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%vsize_in_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %vsize_in)"   --->   Operation 29 'read' 'vsize_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%hsize_in_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %hsize_in)"   --->   Operation 30 'read' 'hsize_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [incrust_score/incrust_score.cpp:15]   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %s_axis_video_V_data_V, i3* %s_axis_video_V_keep_V, i3* %s_axis_video_V_strb_V, i1* %s_axis_video_V_user_V, i1* %s_axis_video_V_last_V, i1* %s_axis_video_V_id_V, i1* %s_axis_video_V_dest_V, [5 x i8]* @p_str6, i32 1, i32 1, [5 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [incrust_score/incrust_score.cpp:15]   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %m_axis_video_V_data_V, i3* %m_axis_video_V_keep_V, i3* %m_axis_video_V_strb_V, i1* %m_axis_video_V_user_V, i1* %m_axis_video_V_last_V, i1* %m_axis_video_V_id_V, i1* %m_axis_video_V_dest_V, [5 x i8]* @p_str6, i32 1, i32 1, [5 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [incrust_score/incrust_score.cpp:16]   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %start_x, [10 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [incrust_score/incrust_score.cpp:17]   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %start_y, [10 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [incrust_score/incrust_score.cpp:18]   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %mode, [10 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [incrust_score/incrust_score.cpp:19]   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (2.55ns)   --->   "%add_ln31 = add nsw i32 %start_x_read, 50" [incrust_score/incrust_score.cpp:31]   --->   Operation 37 'add' 'add_ln31' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.55ns)   --->   "%add_ln31_1 = add nsw i32 %start_y_read, 50" [incrust_score/incrust_score.cpp:31]   --->   Operation 38 'add' 'add_ln31_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.47ns)   --->   "%icmp_ln32 = icmp eq i32 %mode_read, 1" [incrust_score/incrust_score.cpp:32]   --->   Operation 39 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.47ns)   --->   "%icmp_ln35 = icmp eq i32 %mode_read, 2" [incrust_score/incrust_score.cpp:35]   --->   Operation 40 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.47ns)   --->   "%icmp_ln38 = icmp eq i32 %mode_read, 3" [incrust_score/incrust_score.cpp:38]   --->   Operation 41 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node and_ln35)   --->   "%xor_ln32 = xor i1 %icmp_ln32, true" [incrust_score/incrust_score.cpp:32]   --->   Operation 42 'xor' 'xor_ln32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln35 = and i1 %icmp_ln35, %xor_ln32" [incrust_score/incrust_score.cpp:35]   --->   Operation 43 'and' 'and_ln35' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node and_ln38)   --->   "%or_ln35 = or i1 %icmp_ln32, %icmp_ln35" [incrust_score/incrust_score.cpp:35]   --->   Operation 44 'or' 'or_ln35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln38)   --->   "%xor_ln35 = xor i1 %or_ln35, true" [incrust_score/incrust_score.cpp:35]   --->   Operation 45 'xor' 'xor_ln35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln38 = and i1 %icmp_ln38, %xor_ln35" [incrust_score/incrust_score.cpp:38]   --->   Operation 46 'and' 'and_ln38' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%cast = zext i32 %vsize_in_read to i64"   --->   Operation 47 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %hsize_in_read to i64"   --->   Operation 48 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (8.51ns)   --->   "%bound = mul i64 %cast1, %cast"   --->   Operation 49 'mul' 'bound' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.76ns)   --->   "br label %1" [incrust_score/incrust_score.cpp:23]   --->   Operation 50 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.36>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %0 ], [ %add_ln23, %.reset ]" [incrust_score/incrust_score.cpp:23]   --->   Operation 51 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%i_0 = phi i31 [ 0, %0 ], [ %select_ln23_3, %.reset ]" [incrust_score/incrust_score.cpp:23]   --->   Operation 52 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%pixel_1 = phi i32 [ 0, %0 ], [ %pixel_2, %.reset ]"   --->   Operation 53 'phi' 'pixel_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%j_0 = phi i31 [ 0, %0 ], [ %j, %.reset ]"   --->   Operation 54 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i31 %i_0 to i32" [incrust_score/incrust_score.cpp:23]   --->   Operation 55 'zext' 'zext_ln23_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str5) nounwind" [incrust_score/incrust_score.cpp:25]   --->   Operation 56 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (2.47ns)   --->   "%icmp_ln31 = icmp slt i32 %zext_ln23_1, %start_y_read" [incrust_score/incrust_score.cpp:31]   --->   Operation 57 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (2.47ns)   --->   "%icmp_ln31_1 = icmp slt i32 %zext_ln23_1, %add_ln31_1" [incrust_score/incrust_score.cpp:31]   --->   Operation 58 'icmp' 'icmp_ln31_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i31 %j_0 to i32" [incrust_score/incrust_score.cpp:26]   --->   Operation 59 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (2.47ns)   --->   "%icmp_ln26 = icmp slt i32 %zext_ln26, %hsize_in_read" [incrust_score/incrust_score.cpp:26]   --->   Operation 60 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (2.77ns)   --->   "%icmp_ln23 = icmp eq i64 %indvar_flatten, %bound" [incrust_score/incrust_score.cpp:23]   --->   Operation 61 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (3.52ns)   --->   "%add_ln23 = add i64 %indvar_flatten, 1" [incrust_score/incrust_score.cpp:23]   --->   Operation 62 'add' 'add_ln23' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %2, label %.reset" [incrust_score/incrust_score.cpp:23]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (2.52ns)   --->   "%add_ln23_1 = add i31 %i_0, 1" [incrust_score/incrust_score.cpp:23]   --->   Operation 64 'add' 'add_ln23_1' <Predicate = (!icmp_ln23)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i31 %add_ln23_1 to i32" [incrust_score/incrust_score.cpp:23]   --->   Operation 65 'zext' 'zext_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (2.47ns)   --->   "%icmp_ln31_3 = icmp slt i32 %zext_ln23, %start_y_read" [incrust_score/incrust_score.cpp:31]   --->   Operation 66 'icmp' 'icmp_ln31_3' <Predicate = (!icmp_ln23)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node xor_ln31)   --->   "%select_ln23 = select i1 %icmp_ln26, i1 %icmp_ln31, i1 %icmp_ln31_3" [incrust_score/incrust_score.cpp:23]   --->   Operation 67 'select' 'select_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (2.47ns)   --->   "%icmp_ln31_4 = icmp slt i32 %zext_ln23, %add_ln31_1" [incrust_score/incrust_score.cpp:31]   --->   Operation 68 'icmp' 'icmp_ln31_4' <Predicate = (!icmp_ln23)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node and_ln31)   --->   "%select_ln23_1 = select i1 %icmp_ln26, i1 %icmp_ln31_1, i1 %icmp_ln31_4" [incrust_score/incrust_score.cpp:23]   --->   Operation 69 'select' 'select_ln23_1' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.73ns)   --->   "%select_ln23_2 = select i1 %icmp_ln26, i31 %j_0, i31 0" [incrust_score/incrust_score.cpp:23]   --->   Operation 70 'select' 'select_ln23_2' <Predicate = (!icmp_ln23)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln23_2 = zext i31 %select_ln23_2 to i32" [incrust_score/incrust_score.cpp:23]   --->   Operation 71 'zext' 'zext_ln23_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.73ns)   --->   "%select_ln23_3 = select i1 %icmp_ln26, i31 %i_0, i31 %add_ln23_1" [incrust_score/incrust_score.cpp:23]   --->   Operation 72 'select' 'select_ln23_3' <Predicate = (!icmp_ln23)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%empty = call { i24, i3, i3, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %s_axis_video_V_data_V, i3* %s_axis_video_V_keep_V, i3* %s_axis_video_V_strb_V, i1* %s_axis_video_V_user_V, i1* %s_axis_video_V_last_V, i1* %s_axis_video_V_id_V, i1* %s_axis_video_V_dest_V)" [incrust_score/incrust_score.cpp:28]   --->   Operation 73 'read' 'empty' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty, 1" [incrust_score/incrust_score.cpp:28]   --->   Operation 74 'extractvalue' 'tmp_keep_V' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty, 2" [incrust_score/incrust_score.cpp:28]   --->   Operation 75 'extractvalue' 'tmp_strb_V' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty, 3" [incrust_score/incrust_score.cpp:28]   --->   Operation 76 'extractvalue' 'tmp_user_V' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty, 4" [incrust_score/incrust_score.cpp:28]   --->   Operation 77 'extractvalue' 'tmp_last_V' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty, 5" [incrust_score/incrust_score.cpp:28]   --->   Operation 78 'extractvalue' 'tmp_id_V' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty, 6" [incrust_score/incrust_score.cpp:28]   --->   Operation 79 'extractvalue' 'tmp_dest_V' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (2.47ns)   --->   "%icmp_ln31_2 = icmp slt i32 %zext_ln23_2, %start_x_read" [incrust_score/incrust_score.cpp:31]   --->   Operation 80 'icmp' 'icmp_ln31_2' <Predicate = (!icmp_ln23)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (2.47ns)   --->   "%icmp_ln31_5 = icmp slt i32 %zext_ln23_2, %add_ln31" [incrust_score/incrust_score.cpp:31]   --->   Operation 81 'icmp' 'icmp_ln31_5' <Predicate = (!icmp_ln23)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node xor_ln31)   --->   "%xor_ln31_1 = xor i1 %icmp_ln31_5, true" [incrust_score/incrust_score.cpp:31]   --->   Operation 82 'xor' 'xor_ln31_1' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node xor_ln31)   --->   "%or_ln31 = or i1 %icmp_ln31_2, %select_ln23" [incrust_score/incrust_score.cpp:31]   --->   Operation 83 'or' 'or_ln31' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node xor_ln31)   --->   "%or_ln31_1 = or i1 %or_ln31, %xor_ln31_1" [incrust_score/incrust_score.cpp:31]   --->   Operation 84 'or' 'or_ln31_1' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln31 = xor i1 %or_ln31_1, true" [incrust_score/incrust_score.cpp:31]   --->   Operation 85 'xor' 'xor_ln31' <Predicate = (!icmp_ln23)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln31 = and i1 %select_ln23_1, %xor_ln31" [incrust_score/incrust_score.cpp:31]   --->   Operation 86 'and' 'and_ln31' <Predicate = (!icmp_ln23)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i32 %pixel_1 to i64" [incrust_score/incrust_score.cpp:33]   --->   Operation 87 'sext' 'sext_ln33' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%im_1_V_addr = getelementptr [2500 x i17]* @im_1_V, i64 0, i64 %sext_ln33" [incrust_score/incrust_score.cpp:33]   --->   Operation 88 'getelementptr' 'im_1_V_addr' <Predicate = (!icmp_ln23 & icmp_ln32 & !and_ln35 & !and_ln38)> <Delay = 0.00>
ST_2 : Operation 89 [2/2] (3.25ns)   --->   "%im_1_V_load = load i17* %im_1_V_addr, align 4" [incrust_score/incrust_score.cpp:33]   --->   Operation 89 'load' 'im_1_V_load' <Predicate = (!icmp_ln23 & icmp_ln32 & !and_ln35 & !and_ln38)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 2500> <ROM>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%im_2_V_addr = getelementptr [2500 x i17]* @im_2_V, i64 0, i64 %sext_ln33" [incrust_score/incrust_score.cpp:36]   --->   Operation 90 'getelementptr' 'im_2_V_addr' <Predicate = (!icmp_ln23 & and_ln35 & !and_ln38)> <Delay = 0.00>
ST_2 : Operation 91 [2/2] (3.25ns)   --->   "%im_2_V_load = load i17* %im_2_V_addr, align 4" [incrust_score/incrust_score.cpp:36]   --->   Operation 91 'load' 'im_2_V_load' <Predicate = (!icmp_ln23 & and_ln35 & !and_ln38)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 2500> <ROM>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%im_3_V_addr = getelementptr [2500 x i17]* @im_3_V, i64 0, i64 %sext_ln33" [incrust_score/incrust_score.cpp:39]   --->   Operation 92 'getelementptr' 'im_3_V_addr' <Predicate = (!icmp_ln23 & and_ln38)> <Delay = 0.00>
ST_2 : Operation 93 [2/2] (3.25ns)   --->   "%im_3_V_load = load i17* %im_3_V_addr, align 4" [incrust_score/incrust_score.cpp:39]   --->   Operation 93 'load' 'im_3_V_load' <Predicate = (!icmp_ln23 & and_ln38)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 2500> <ROM>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%im_0_V_addr = getelementptr [2500 x i17]* @im_0_V, i64 0, i64 %sext_ln33" [incrust_score/incrust_score.cpp:42]   --->   Operation 94 'getelementptr' 'im_0_V_addr' <Predicate = (!icmp_ln23 & !icmp_ln32 & !and_ln35 & !and_ln38)> <Delay = 0.00>
ST_2 : Operation 95 [2/2] (3.25ns)   --->   "%im_0_V_load = load i17* %im_0_V_addr, align 4" [incrust_score/incrust_score.cpp:42]   --->   Operation 95 'load' 'im_0_V_load' <Predicate = (!icmp_ln23 & !icmp_ln32 & !and_ln35 & !and_ln38)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 2500> <ROM>
ST_2 : Operation 96 [1/1] (2.55ns)   --->   "%pixel = add nsw i32 %pixel_1, 1" [incrust_score/incrust_score.cpp:44]   --->   Operation 96 'add' 'pixel' <Predicate = (!icmp_ln23)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.69ns)   --->   "%pixel_2 = select i1 %and_ln31, i32 %pixel, i32 %pixel_1" [incrust_score/incrust_score.cpp:31]   --->   Operation 97 'select' 'pixel_2' <Predicate = (!icmp_ln23)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (2.52ns)   --->   "%add_ln26 = add i31 %j_0, 1" [incrust_score/incrust_score.cpp:26]   --->   Operation 98 'add' 'add_ln26' <Predicate = (!icmp_ln23)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.73ns)   --->   "%j = select i1 %icmp_ln26, i31 %add_ln26, i31 1" [incrust_score/incrust_score.cpp:26]   --->   Operation 99 'select' 'j' <Predicate = (!icmp_ln23)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.81>
ST_3 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node video_data_V)   --->   "%tmp_data_V_1 = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty, 0" [incrust_score/incrust_score.cpp:28]   --->   Operation 100 'extractvalue' 'tmp_data_V_1' <Predicate = (!icmp_ln23 & !and_ln31)> <Delay = 0.00>
ST_3 : Operation 101 [1/2] (3.25ns)   --->   "%im_1_V_load = load i17* %im_1_V_addr, align 4" [incrust_score/incrust_score.cpp:33]   --->   Operation 101 'load' 'im_1_V_load' <Predicate = (!icmp_ln23 & icmp_ln32 & !and_ln35 & !and_ln38)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 2500> <ROM>
ST_3 : Operation 102 [1/2] (3.25ns)   --->   "%im_2_V_load = load i17* %im_2_V_addr, align 4" [incrust_score/incrust_score.cpp:36]   --->   Operation 102 'load' 'im_2_V_load' <Predicate = (!icmp_ln23 & and_ln35 & !and_ln38)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 2500> <ROM>
ST_3 : Operation 103 [1/2] (3.25ns)   --->   "%im_3_V_load = load i17* %im_3_V_addr, align 4" [incrust_score/incrust_score.cpp:39]   --->   Operation 103 'load' 'im_3_V_load' <Predicate = (!icmp_ln23 & and_ln38)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 2500> <ROM>
ST_3 : Operation 104 [1/2] (3.25ns)   --->   "%im_0_V_load = load i17* %im_0_V_addr, align 4" [incrust_score/incrust_score.cpp:42]   --->   Operation 104 'load' 'im_0_V_load' <Predicate = (!icmp_ln23 & !icmp_ln32 & !and_ln35 & !and_ln38)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 2500> <ROM>
ST_3 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln35)   --->   "%select_ln32 = select i1 %icmp_ln32, i17 %im_1_V_load, i17 %im_0_V_load" [incrust_score/incrust_score.cpp:32]   --->   Operation 105 'select' 'select_ln32' <Predicate = (!icmp_ln23 & !and_ln35 & !and_ln38 & and_ln31)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.78ns) (out node of the LUT)   --->   "%select_ln35 = select i1 %and_ln35, i17 %im_2_V_load, i17 %select_ln32" [incrust_score/incrust_score.cpp:35]   --->   Operation 106 'select' 'select_ln35' <Predicate = (!icmp_ln23 & !and_ln38 & and_ln31)> <Delay = 0.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node video_data_V)   --->   "%video_data_V_1 = select i1 %and_ln38, i17 %im_3_V_load, i17 %select_ln35" [incrust_score/incrust_score.cpp:38]   --->   Operation 107 'select' 'video_data_V_1' <Predicate = (!icmp_ln23 & and_ln31)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node video_data_V)   --->   "%sext_ln38 = sext i17 %video_data_V_1 to i23" [incrust_score/incrust_score.cpp:38]   --->   Operation 108 'sext' 'sext_ln38' <Predicate = (!icmp_ln23 & and_ln31)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node video_data_V)   --->   "%zext_ln38 = zext i23 %sext_ln38 to i24" [incrust_score/incrust_score.cpp:38]   --->   Operation 109 'zext' 'zext_ln38' <Predicate = (!icmp_ln23 & and_ln31)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.78ns) (out node of the LUT)   --->   "%video_data_V = select i1 %and_ln31, i24 %zext_ln38, i24 %tmp_data_V_1" [incrust_score/incrust_score.cpp:31]   --->   Operation 110 'select' 'video_data_V' <Predicate = (!icmp_ln23)> <Delay = 0.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 111 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %m_axis_video_V_data_V, i3* %m_axis_video_V_keep_V, i3* %m_axis_video_V_strb_V, i1* %m_axis_video_V_user_V, i1* %m_axis_video_V_last_V, i1* %m_axis_video_V_id_V, i1* %m_axis_video_V_dest_V, i24 %video_data_V, i3 %tmp_keep_V, i3 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V)" [incrust_score/incrust_score.cpp:47]   --->   Operation 111 'write' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str5) nounwind" [incrust_score/incrust_score.cpp:25]   --->   Operation 112 'specpipeline' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str5) nounwind" [incrust_score/incrust_score.cpp:25]   --->   Operation 113 'specpipeline' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 114 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %m_axis_video_V_data_V, i3* %m_axis_video_V_keep_V, i3* %m_axis_video_V_strb_V, i1* %m_axis_video_V_user_V, i1* %m_axis_video_V_last_V, i1* %m_axis_video_V_id_V, i1* %m_axis_video_V_dest_V, i24 %video_data_V, i3 %tmp_keep_V, i3 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V)" [incrust_score/incrust_score.cpp:47]   --->   Operation 114 'write' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "br label %1" [incrust_score/incrust_score.cpp:26]   --->   Operation 115 'br' <Predicate = (!icmp_ln23)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "ret void" [incrust_score/incrust_score.cpp:54]   --->   Operation 116 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ s_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ hsize_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ vsize_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ start_x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ start_y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mode]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ im_1_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ im_2_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ im_3_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ im_0_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
spectopmodule_ln0  (spectopmodule) [ 000000]
mode_read          (read         ) [ 000000]
start_y_read       (read         ) [ 001110]
start_x_read       (read         ) [ 001110]
vsize_in_read      (read         ) [ 000000]
hsize_in_read      (read         ) [ 001110]
specinterface_ln15 (specinterface) [ 000000]
specinterface_ln15 (specinterface) [ 000000]
specinterface_ln16 (specinterface) [ 000000]
specinterface_ln17 (specinterface) [ 000000]
specinterface_ln18 (specinterface) [ 000000]
specinterface_ln19 (specinterface) [ 000000]
add_ln31           (add          ) [ 001110]
add_ln31_1         (add          ) [ 001110]
icmp_ln32          (icmp         ) [ 001110]
icmp_ln35          (icmp         ) [ 000000]
icmp_ln38          (icmp         ) [ 000000]
xor_ln32           (xor          ) [ 000000]
and_ln35           (and          ) [ 001110]
or_ln35            (or           ) [ 000000]
xor_ln35           (xor          ) [ 000000]
and_ln38           (and          ) [ 001110]
cast               (zext         ) [ 000000]
cast1              (zext         ) [ 000000]
bound              (mul          ) [ 001110]
br_ln23            (br           ) [ 011110]
indvar_flatten     (phi          ) [ 001000]
i_0                (phi          ) [ 001000]
pixel_1            (phi          ) [ 001000]
j_0                (phi          ) [ 001000]
zext_ln23_1        (zext         ) [ 000000]
specpipeline_ln25  (specpipeline ) [ 000000]
icmp_ln31          (icmp         ) [ 000000]
icmp_ln31_1        (icmp         ) [ 000000]
zext_ln26          (zext         ) [ 000000]
icmp_ln26          (icmp         ) [ 000000]
icmp_ln23          (icmp         ) [ 001110]
add_ln23           (add          ) [ 011110]
br_ln23            (br           ) [ 000000]
add_ln23_1         (add          ) [ 000000]
zext_ln23          (zext         ) [ 000000]
icmp_ln31_3        (icmp         ) [ 000000]
select_ln23        (select       ) [ 000000]
icmp_ln31_4        (icmp         ) [ 000000]
select_ln23_1      (select       ) [ 000000]
select_ln23_2      (select       ) [ 000000]
zext_ln23_2        (zext         ) [ 000000]
select_ln23_3      (select       ) [ 011110]
empty              (read         ) [ 001100]
tmp_keep_V         (extractvalue ) [ 001110]
tmp_strb_V         (extractvalue ) [ 001110]
tmp_user_V         (extractvalue ) [ 001110]
tmp_last_V         (extractvalue ) [ 001110]
tmp_id_V           (extractvalue ) [ 001110]
tmp_dest_V         (extractvalue ) [ 001110]
icmp_ln31_2        (icmp         ) [ 000000]
icmp_ln31_5        (icmp         ) [ 000000]
xor_ln31_1         (xor          ) [ 000000]
or_ln31            (or           ) [ 000000]
or_ln31_1          (or           ) [ 000000]
xor_ln31           (xor          ) [ 000000]
and_ln31           (and          ) [ 001100]
sext_ln33          (sext         ) [ 000000]
im_1_V_addr        (getelementptr) [ 001100]
im_2_V_addr        (getelementptr) [ 001100]
im_3_V_addr        (getelementptr) [ 001100]
im_0_V_addr        (getelementptr) [ 001100]
pixel              (add          ) [ 000000]
pixel_2            (select       ) [ 011110]
add_ln26           (add          ) [ 000000]
j                  (select       ) [ 011110]
tmp_data_V_1       (extractvalue ) [ 000000]
im_1_V_load        (load         ) [ 000000]
im_2_V_load        (load         ) [ 000000]
im_3_V_load        (load         ) [ 000000]
im_0_V_load        (load         ) [ 000000]
select_ln32        (select       ) [ 000000]
select_ln35        (select       ) [ 000000]
video_data_V_1     (select       ) [ 000000]
sext_ln38          (sext         ) [ 000000]
zext_ln38          (zext         ) [ 000000]
video_data_V       (select       ) [ 001010]
specpipeline_ln25  (specpipeline ) [ 000000]
specpipeline_ln25  (specpipeline ) [ 000000]
write_ln47         (write        ) [ 000000]
br_ln26            (br           ) [ 011110]
ret_ln54           (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_axis_video_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_axis_video_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="s_axis_video_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s_axis_video_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="s_axis_video_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="s_axis_video_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="s_axis_video_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="m_axis_video_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="m_axis_video_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="m_axis_video_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="m_axis_video_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="m_axis_video_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="m_axis_video_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="m_axis_video_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="hsize_in">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hsize_in"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="vsize_in">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vsize_in"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="start_x">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_x"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="start_y">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_y"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="mode">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="im_1_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="im_1_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="im_2_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="im_2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="im_3_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="im_3_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="im_0_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="im_0_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="incrust_score_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="mode_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mode_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="start_y_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="start_y_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="start_x_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="start_x_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="vsize_in_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="vsize_in_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="hsize_in_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="hsize_in_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="empty_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="34" slack="0"/>
<pin id="128" dir="0" index="1" bw="24" slack="0"/>
<pin id="129" dir="0" index="2" bw="3" slack="0"/>
<pin id="130" dir="0" index="3" bw="3" slack="0"/>
<pin id="131" dir="0" index="4" bw="1" slack="0"/>
<pin id="132" dir="0" index="5" bw="1" slack="0"/>
<pin id="133" dir="0" index="6" bw="1" slack="0"/>
<pin id="134" dir="0" index="7" bw="1" slack="0"/>
<pin id="135" dir="1" index="8" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="24" slack="0"/>
<pin id="147" dir="0" index="2" bw="3" slack="0"/>
<pin id="148" dir="0" index="3" bw="3" slack="0"/>
<pin id="149" dir="0" index="4" bw="1" slack="0"/>
<pin id="150" dir="0" index="5" bw="1" slack="0"/>
<pin id="151" dir="0" index="6" bw="1" slack="0"/>
<pin id="152" dir="0" index="7" bw="1" slack="0"/>
<pin id="153" dir="0" index="8" bw="24" slack="0"/>
<pin id="154" dir="0" index="9" bw="3" slack="1"/>
<pin id="155" dir="0" index="10" bw="3" slack="1"/>
<pin id="156" dir="0" index="11" bw="1" slack="1"/>
<pin id="157" dir="0" index="12" bw="1" slack="1"/>
<pin id="158" dir="0" index="13" bw="1" slack="1"/>
<pin id="159" dir="0" index="14" bw="1" slack="1"/>
<pin id="160" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln47/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="im_1_V_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="17" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="32" slack="0"/>
<pin id="173" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="im_1_V_addr/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="12" slack="0"/>
<pin id="178" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="im_1_V_load/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="im_2_V_addr_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="17" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="32" slack="0"/>
<pin id="186" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="im_2_V_addr/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="12" slack="0"/>
<pin id="191" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="im_2_V_load/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="im_3_V_addr_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="17" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="32" slack="0"/>
<pin id="199" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="im_3_V_addr/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="12" slack="0"/>
<pin id="204" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="im_3_V_load/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="im_0_V_addr_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="17" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="32" slack="0"/>
<pin id="212" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="im_0_V_addr/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_access_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="12" slack="0"/>
<pin id="217" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="im_0_V_load/2 "/>
</bind>
</comp>

<comp id="221" class="1005" name="indvar_flatten_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="64" slack="1"/>
<pin id="223" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="indvar_flatten_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="1"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="64" slack="0"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="232" class="1005" name="i_0_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="31" slack="1"/>
<pin id="234" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="i_0_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="1"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="31" slack="0"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="243" class="1005" name="pixel_1_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="1"/>
<pin id="245" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pixel_1 (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="pixel_1_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="1"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="32" slack="0"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pixel_1/2 "/>
</bind>
</comp>

<comp id="254" class="1005" name="j_0_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="31" slack="1"/>
<pin id="256" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="j_0_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="31" slack="0"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="add_ln31_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="0" index="1" bw="7" slack="0"/>
<pin id="268" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="add_ln31_1_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="0" index="1" bw="7" slack="0"/>
<pin id="274" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_1/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="icmp_ln32_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="icmp_ln35_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="0" index="1" bw="3" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="icmp_ln38_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="0" index="1" bw="3" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="xor_ln32_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln32/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="and_ln35_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="or_ln35_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="xor_ln35_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="and_ln38_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln38/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="cast_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="cast1_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="bound_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="0"/>
<pin id="336" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="zext_ln23_1_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="31" slack="0"/>
<pin id="341" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_1/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="icmp_ln31_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="31" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="1"/>
<pin id="346" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="icmp_ln31_1_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="31" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="1"/>
<pin id="351" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31_1/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="zext_ln26_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="31" slack="0"/>
<pin id="355" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="icmp_ln26_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="31" slack="0"/>
<pin id="359" dir="0" index="1" bw="32" slack="1"/>
<pin id="360" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="icmp_ln23_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="64" slack="0"/>
<pin id="364" dir="0" index="1" bw="64" slack="1"/>
<pin id="365" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="add_ln23_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="64" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="add_ln23_1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="31" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_1/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln23_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="31" slack="0"/>
<pin id="381" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="icmp_ln31_3_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="31" slack="0"/>
<pin id="385" dir="0" index="1" bw="32" slack="1"/>
<pin id="386" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31_3/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="select_ln23_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="0" index="2" bw="1" slack="0"/>
<pin id="392" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="icmp_ln31_4_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="31" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="1"/>
<pin id="399" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31_4/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="select_ln23_1_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="0" index="2" bw="1" slack="0"/>
<pin id="405" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23_1/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="select_ln23_2_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="31" slack="0"/>
<pin id="412" dir="0" index="2" bw="1" slack="0"/>
<pin id="413" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23_2/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="zext_ln23_2_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="31" slack="0"/>
<pin id="419" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_2/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="select_ln23_3_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="31" slack="0"/>
<pin id="424" dir="0" index="2" bw="31" slack="0"/>
<pin id="425" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23_3/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_keep_V_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="34" slack="0"/>
<pin id="431" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_strb_V_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="34" slack="0"/>
<pin id="435" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_user_V_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="34" slack="0"/>
<pin id="439" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_last_V_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="34" slack="0"/>
<pin id="443" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_id_V_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="34" slack="0"/>
<pin id="447" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_dest_V_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="34" slack="0"/>
<pin id="451" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="icmp_ln31_2_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="31" slack="0"/>
<pin id="455" dir="0" index="1" bw="32" slack="1"/>
<pin id="456" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31_2/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="icmp_ln31_5_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="31" slack="0"/>
<pin id="460" dir="0" index="1" bw="32" slack="1"/>
<pin id="461" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31_5/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="xor_ln31_1_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln31_1/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="or_ln31_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln31/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="or_ln31_1_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln31_1/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="xor_ln31_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln31/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="and_ln31_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln31/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="sext_ln33_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="0"/>
<pin id="495" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="pixel_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pixel/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="pixel_2_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="32" slack="0"/>
<pin id="510" dir="0" index="2" bw="32" slack="0"/>
<pin id="511" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pixel_2/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="add_ln26_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="31" slack="0"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/2 "/>
</bind>
</comp>

<comp id="521" class="1004" name="j_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="0"/>
<pin id="523" dir="0" index="1" bw="31" slack="0"/>
<pin id="524" dir="0" index="2" bw="1" slack="0"/>
<pin id="525" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp_data_V_1_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="34" slack="1"/>
<pin id="531" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_1/3 "/>
</bind>
</comp>

<comp id="532" class="1004" name="select_ln32_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="2"/>
<pin id="534" dir="0" index="1" bw="17" slack="0"/>
<pin id="535" dir="0" index="2" bw="17" slack="0"/>
<pin id="536" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32/3 "/>
</bind>
</comp>

<comp id="539" class="1004" name="select_ln35_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="2"/>
<pin id="541" dir="0" index="1" bw="17" slack="0"/>
<pin id="542" dir="0" index="2" bw="17" slack="0"/>
<pin id="543" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35/3 "/>
</bind>
</comp>

<comp id="546" class="1004" name="video_data_V_1_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="2"/>
<pin id="548" dir="0" index="1" bw="17" slack="0"/>
<pin id="549" dir="0" index="2" bw="17" slack="0"/>
<pin id="550" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="video_data_V_1/3 "/>
</bind>
</comp>

<comp id="553" class="1004" name="sext_ln38_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="17" slack="0"/>
<pin id="555" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln38/3 "/>
</bind>
</comp>

<comp id="557" class="1004" name="zext_ln38_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="17" slack="0"/>
<pin id="559" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38/3 "/>
</bind>
</comp>

<comp id="561" class="1004" name="video_data_V_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="1"/>
<pin id="563" dir="0" index="1" bw="23" slack="0"/>
<pin id="564" dir="0" index="2" bw="24" slack="0"/>
<pin id="565" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="video_data_V/3 "/>
</bind>
</comp>

<comp id="569" class="1005" name="start_y_read_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="1"/>
<pin id="571" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="start_y_read "/>
</bind>
</comp>

<comp id="575" class="1005" name="start_x_read_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="1"/>
<pin id="577" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="start_x_read "/>
</bind>
</comp>

<comp id="580" class="1005" name="hsize_in_read_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="1"/>
<pin id="582" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hsize_in_read "/>
</bind>
</comp>

<comp id="585" class="1005" name="add_ln31_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="1"/>
<pin id="587" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln31 "/>
</bind>
</comp>

<comp id="590" class="1005" name="add_ln31_1_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="1"/>
<pin id="592" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln31_1 "/>
</bind>
</comp>

<comp id="596" class="1005" name="icmp_ln32_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="1"/>
<pin id="598" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln32 "/>
</bind>
</comp>

<comp id="601" class="1005" name="and_ln35_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="1"/>
<pin id="603" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="and_ln35 "/>
</bind>
</comp>

<comp id="606" class="1005" name="and_ln38_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="1"/>
<pin id="608" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="and_ln38 "/>
</bind>
</comp>

<comp id="611" class="1005" name="bound_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="64" slack="1"/>
<pin id="613" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="616" class="1005" name="icmp_ln23_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="1"/>
<pin id="618" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="620" class="1005" name="add_ln23_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="64" slack="0"/>
<pin id="622" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln23 "/>
</bind>
</comp>

<comp id="625" class="1005" name="select_ln23_3_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="31" slack="0"/>
<pin id="627" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="select_ln23_3 "/>
</bind>
</comp>

<comp id="630" class="1005" name="empty_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="34" slack="1"/>
<pin id="632" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="635" class="1005" name="tmp_keep_V_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="3" slack="1"/>
<pin id="637" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="640" class="1005" name="tmp_strb_V_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="3" slack="1"/>
<pin id="642" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_strb_V "/>
</bind>
</comp>

<comp id="645" class="1005" name="tmp_user_V_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="1"/>
<pin id="647" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="650" class="1005" name="tmp_last_V_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="1"/>
<pin id="652" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="655" class="1005" name="tmp_id_V_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="1"/>
<pin id="657" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="660" class="1005" name="tmp_dest_V_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="1"/>
<pin id="662" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

<comp id="665" class="1005" name="and_ln31_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="1"/>
<pin id="667" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln31 "/>
</bind>
</comp>

<comp id="670" class="1005" name="im_1_V_addr_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="12" slack="1"/>
<pin id="672" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="im_1_V_addr "/>
</bind>
</comp>

<comp id="675" class="1005" name="im_2_V_addr_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="12" slack="1"/>
<pin id="677" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="im_2_V_addr "/>
</bind>
</comp>

<comp id="680" class="1005" name="im_3_V_addr_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="12" slack="1"/>
<pin id="682" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="im_3_V_addr "/>
</bind>
</comp>

<comp id="685" class="1005" name="im_0_V_addr_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="12" slack="1"/>
<pin id="687" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="im_0_V_addr "/>
</bind>
</comp>

<comp id="690" class="1005" name="pixel_2_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="0"/>
<pin id="692" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="pixel_2 "/>
</bind>
</comp>

<comp id="695" class="1005" name="j_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="31" slack="0"/>
<pin id="697" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="700" class="1005" name="video_data_V_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="24" slack="1"/>
<pin id="702" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="video_data_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="100"><net_src comp="52" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="36" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="52" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="34" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="52" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="32" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="54" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="30" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="54" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="28" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="136"><net_src comp="92" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="2" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="126" pin=3"/></net>

<net id="140"><net_src comp="6" pin="0"/><net_sink comp="126" pin=4"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="126" pin=5"/></net>

<net id="142"><net_src comp="10" pin="0"/><net_sink comp="126" pin=6"/></net>

<net id="143"><net_src comp="12" pin="0"/><net_sink comp="126" pin=7"/></net>

<net id="161"><net_src comp="94" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="162"><net_src comp="14" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="164"><net_src comp="18" pin="0"/><net_sink comp="144" pin=3"/></net>

<net id="165"><net_src comp="20" pin="0"/><net_sink comp="144" pin=4"/></net>

<net id="166"><net_src comp="22" pin="0"/><net_sink comp="144" pin=5"/></net>

<net id="167"><net_src comp="24" pin="0"/><net_sink comp="144" pin=6"/></net>

<net id="168"><net_src comp="26" pin="0"/><net_sink comp="144" pin=7"/></net>

<net id="174"><net_src comp="38" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="80" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="169" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="187"><net_src comp="40" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="80" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="182" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="200"><net_src comp="42" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="80" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="195" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="213"><net_src comp="44" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="80" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="208" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="80" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="82" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="232" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="58" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="82" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="254" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="269"><net_src comp="108" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="72" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="102" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="72" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="96" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="66" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="96" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="74" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="96" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="76" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="277" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="78" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="283" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="295" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="277" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="283" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="307" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="78" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="289" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="313" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="328"><net_src comp="114" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="120" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="337"><net_src comp="329" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="325" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="342"><net_src comp="236" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="339" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="352"><net_src comp="339" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="356"><net_src comp="258" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="353" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="366"><net_src comp="225" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="371"><net_src comp="225" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="88" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="236" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="90" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="382"><net_src comp="373" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="387"><net_src comp="379" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="393"><net_src comp="357" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="343" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="395"><net_src comp="383" pin="2"/><net_sink comp="388" pin=2"/></net>

<net id="400"><net_src comp="379" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="406"><net_src comp="357" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="348" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="396" pin="2"/><net_sink comp="401" pin=2"/></net>

<net id="414"><net_src comp="357" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="258" pin="4"/><net_sink comp="409" pin=1"/></net>

<net id="416"><net_src comp="82" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="420"><net_src comp="409" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="426"><net_src comp="357" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="236" pin="4"/><net_sink comp="421" pin=1"/></net>

<net id="428"><net_src comp="373" pin="2"/><net_sink comp="421" pin=2"/></net>

<net id="432"><net_src comp="126" pin="8"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="126" pin="8"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="126" pin="8"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="126" pin="8"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="126" pin="8"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="126" pin="8"/><net_sink comp="449" pin=0"/></net>

<net id="457"><net_src comp="417" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="462"><net_src comp="417" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="467"><net_src comp="458" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="78" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="453" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="388" pin="3"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="469" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="463" pin="2"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="475" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="78" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="401" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="481" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="496"><net_src comp="247" pin="4"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="498"><net_src comp="493" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="499"><net_src comp="493" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="500"><net_src comp="493" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="505"><net_src comp="247" pin="4"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="66" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="512"><net_src comp="487" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="501" pin="2"/><net_sink comp="507" pin=1"/></net>

<net id="514"><net_src comp="247" pin="4"/><net_sink comp="507" pin=2"/></net>

<net id="519"><net_src comp="258" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="90" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="526"><net_src comp="357" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="527"><net_src comp="515" pin="2"/><net_sink comp="521" pin=1"/></net>

<net id="528"><net_src comp="90" pin="0"/><net_sink comp="521" pin=2"/></net>

<net id="537"><net_src comp="176" pin="3"/><net_sink comp="532" pin=1"/></net>

<net id="538"><net_src comp="215" pin="3"/><net_sink comp="532" pin=2"/></net>

<net id="544"><net_src comp="189" pin="3"/><net_sink comp="539" pin=1"/></net>

<net id="545"><net_src comp="532" pin="3"/><net_sink comp="539" pin=2"/></net>

<net id="551"><net_src comp="202" pin="3"/><net_sink comp="546" pin=1"/></net>

<net id="552"><net_src comp="539" pin="3"/><net_sink comp="546" pin=2"/></net>

<net id="556"><net_src comp="546" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="560"><net_src comp="553" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="566"><net_src comp="557" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="567"><net_src comp="529" pin="1"/><net_sink comp="561" pin=2"/></net>

<net id="568"><net_src comp="561" pin="3"/><net_sink comp="144" pin=8"/></net>

<net id="572"><net_src comp="102" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="574"><net_src comp="569" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="578"><net_src comp="108" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="583"><net_src comp="120" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="588"><net_src comp="265" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="593"><net_src comp="271" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="595"><net_src comp="590" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="599"><net_src comp="277" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="604"><net_src comp="301" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="609"><net_src comp="319" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="614"><net_src comp="333" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="619"><net_src comp="362" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="623"><net_src comp="367" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="628"><net_src comp="421" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="633"><net_src comp="126" pin="8"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="638"><net_src comp="429" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="144" pin=9"/></net>

<net id="643"><net_src comp="433" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="144" pin=10"/></net>

<net id="648"><net_src comp="437" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="144" pin=11"/></net>

<net id="653"><net_src comp="441" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="144" pin=12"/></net>

<net id="658"><net_src comp="445" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="144" pin=13"/></net>

<net id="663"><net_src comp="449" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="144" pin=14"/></net>

<net id="668"><net_src comp="487" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="673"><net_src comp="169" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="678"><net_src comp="182" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="683"><net_src comp="195" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="688"><net_src comp="208" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="693"><net_src comp="507" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="698"><net_src comp="521" pin="3"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="703"><net_src comp="561" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="144" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_axis_video_V_data_V | {4 }
	Port: m_axis_video_V_keep_V | {4 }
	Port: m_axis_video_V_strb_V | {4 }
	Port: m_axis_video_V_user_V | {4 }
	Port: m_axis_video_V_last_V | {4 }
	Port: m_axis_video_V_id_V | {4 }
	Port: m_axis_video_V_dest_V | {4 }
 - Input state : 
	Port: incrust_score : s_axis_video_V_data_V | {2 }
	Port: incrust_score : s_axis_video_V_keep_V | {2 }
	Port: incrust_score : s_axis_video_V_strb_V | {2 }
	Port: incrust_score : s_axis_video_V_user_V | {2 }
	Port: incrust_score : s_axis_video_V_last_V | {2 }
	Port: incrust_score : s_axis_video_V_id_V | {2 }
	Port: incrust_score : s_axis_video_V_dest_V | {2 }
	Port: incrust_score : hsize_in | {1 }
	Port: incrust_score : vsize_in | {1 }
	Port: incrust_score : start_x | {1 }
	Port: incrust_score : start_y | {1 }
	Port: incrust_score : mode | {1 }
	Port: incrust_score : im_1_V | {2 3 }
	Port: incrust_score : im_2_V | {2 3 }
	Port: incrust_score : im_3_V | {2 3 }
	Port: incrust_score : im_0_V | {2 3 }
  - Chain level:
	State 1
		xor_ln32 : 1
		and_ln35 : 1
		or_ln35 : 1
		xor_ln35 : 1
		and_ln38 : 1
		bound : 1
	State 2
		zext_ln23_1 : 1
		icmp_ln31 : 2
		icmp_ln31_1 : 2
		zext_ln26 : 1
		icmp_ln26 : 2
		icmp_ln23 : 1
		add_ln23 : 1
		br_ln23 : 2
		add_ln23_1 : 1
		zext_ln23 : 2
		icmp_ln31_3 : 3
		select_ln23 : 4
		icmp_ln31_4 : 3
		select_ln23_1 : 4
		select_ln23_2 : 3
		zext_ln23_2 : 4
		select_ln23_3 : 3
		icmp_ln31_2 : 5
		icmp_ln31_5 : 5
		xor_ln31_1 : 6
		or_ln31 : 6
		or_ln31_1 : 6
		xor_ln31 : 6
		and_ln31 : 6
		sext_ln33 : 1
		im_1_V_addr : 2
		im_1_V_load : 3
		im_2_V_addr : 2
		im_2_V_load : 3
		im_3_V_addr : 2
		im_3_V_load : 3
		im_0_V_addr : 2
		im_0_V_load : 3
		pixel : 1
		pixel_2 : 6
		add_ln26 : 1
		j : 3
	State 3
		select_ln32 : 1
		select_ln35 : 2
		video_data_V_1 : 3
		sext_ln38 : 4
		zext_ln38 : 5
		video_data_V : 6
		write_ln47 : 7
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |      add_ln31_fu_265      |    0    |    0    |    39   |
|          |     add_ln31_1_fu_271     |    0    |    0    |    39   |
|    add   |      add_ln23_fu_367      |    0    |    0    |    71   |
|          |     add_ln23_1_fu_373     |    0    |    0    |    38   |
|          |        pixel_fu_501       |    0    |    0    |    39   |
|          |      add_ln26_fu_515      |    0    |    0    |    38   |
|----------|---------------------------|---------|---------|---------|
|          |      icmp_ln32_fu_277     |    0    |    0    |    18   |
|          |      icmp_ln35_fu_283     |    0    |    0    |    18   |
|          |      icmp_ln38_fu_289     |    0    |    0    |    18   |
|          |      icmp_ln31_fu_343     |    0    |    0    |    18   |
|          |     icmp_ln31_1_fu_348    |    0    |    0    |    18   |
|   icmp   |      icmp_ln26_fu_357     |    0    |    0    |    18   |
|          |      icmp_ln23_fu_362     |    0    |    0    |    29   |
|          |     icmp_ln31_3_fu_383    |    0    |    0    |    18   |
|          |     icmp_ln31_4_fu_396    |    0    |    0    |    18   |
|          |     icmp_ln31_2_fu_453    |    0    |    0    |    18   |
|          |     icmp_ln31_5_fu_458    |    0    |    0    |    18   |
|----------|---------------------------|---------|---------|---------|
|          |     select_ln23_fu_388    |    0    |    0    |    2    |
|          |    select_ln23_1_fu_401   |    0    |    0    |    2    |
|          |    select_ln23_2_fu_409   |    0    |    0    |    31   |
|          |    select_ln23_3_fu_421   |    0    |    0    |    31   |
|  select  |       pixel_2_fu_507      |    0    |    0    |    32   |
|          |          j_fu_521         |    0    |    0    |    31   |
|          |     select_ln32_fu_532    |    0    |    0    |    17   |
|          |     select_ln35_fu_539    |    0    |    0    |    17   |
|          |   video_data_V_1_fu_546   |    0    |    0    |    17   |
|          |    video_data_V_fu_561    |    0    |    0    |    24   |
|----------|---------------------------|---------|---------|---------|
|    mul   |        bound_fu_333       |    4    |    0    |    20   |
|----------|---------------------------|---------|---------|---------|
|          |      xor_ln32_fu_295      |    0    |    0    |    2    |
|    xor   |      xor_ln35_fu_313      |    0    |    0    |    2    |
|          |     xor_ln31_1_fu_463     |    0    |    0    |    2    |
|          |      xor_ln31_fu_481      |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |      and_ln35_fu_301      |    0    |    0    |    2    |
|    and   |      and_ln38_fu_319      |    0    |    0    |    2    |
|          |      and_ln31_fu_487      |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |       or_ln35_fu_307      |    0    |    0    |    2    |
|    or    |       or_ln31_fu_469      |    0    |    0    |    2    |
|          |      or_ln31_1_fu_475     |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |    mode_read_read_fu_96   |    0    |    0    |    0    |
|          |  start_y_read_read_fu_102 |    0    |    0    |    0    |
|   read   |  start_x_read_read_fu_108 |    0    |    0    |    0    |
|          | vsize_in_read_read_fu_114 |    0    |    0    |    0    |
|          | hsize_in_read_read_fu_120 |    0    |    0    |    0    |
|          |     empty_read_fu_126     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   write  |      grp_write_fu_144     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        cast_fu_325        |    0    |    0    |    0    |
|          |        cast1_fu_329       |    0    |    0    |    0    |
|          |     zext_ln23_1_fu_339    |    0    |    0    |    0    |
|   zext   |      zext_ln26_fu_353     |    0    |    0    |    0    |
|          |      zext_ln23_fu_379     |    0    |    0    |    0    |
|          |     zext_ln23_2_fu_417    |    0    |    0    |    0    |
|          |      zext_ln38_fu_557     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     tmp_keep_V_fu_429     |    0    |    0    |    0    |
|          |     tmp_strb_V_fu_433     |    0    |    0    |    0    |
|          |     tmp_user_V_fu_437     |    0    |    0    |    0    |
|extractvalue|     tmp_last_V_fu_441     |    0    |    0    |    0    |
|          |      tmp_id_V_fu_445      |    0    |    0    |    0    |
|          |     tmp_dest_V_fu_449     |    0    |    0    |    0    |
|          |    tmp_data_V_1_fu_529    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   sext   |      sext_ln33_fu_493     |    0    |    0    |    0    |
|          |      sext_ln38_fu_553     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    4    |    0    |   717   |
|----------|---------------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
|im_0_V|    4   |    0   |    0   |
|im_1_V|    4   |    0   |    0   |
|im_2_V|    4   |    0   |    0   |
|im_3_V|    4   |    0   |    0   |
+------+--------+--------+--------+
| Total|   16   |    0   |    0   |
+------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln23_reg_620   |   64   |
|  add_ln31_1_reg_590  |   32   |
|   add_ln31_reg_585   |   32   |
|   and_ln31_reg_665   |    1   |
|   and_ln35_reg_601   |    1   |
|   and_ln38_reg_606   |    1   |
|     bound_reg_611    |   64   |
|     empty_reg_630    |   34   |
| hsize_in_read_reg_580|   32   |
|      i_0_reg_232     |   31   |
|   icmp_ln23_reg_616  |    1   |
|   icmp_ln32_reg_596  |    1   |
|  im_0_V_addr_reg_685 |   12   |
|  im_1_V_addr_reg_670 |   12   |
|  im_2_V_addr_reg_675 |   12   |
|  im_3_V_addr_reg_680 |   12   |
|indvar_flatten_reg_221|   64   |
|      j_0_reg_254     |   31   |
|       j_reg_695      |   31   |
|    pixel_1_reg_243   |   32   |
|    pixel_2_reg_690   |   32   |
| select_ln23_3_reg_625|   31   |
| start_x_read_reg_575 |   32   |
| start_y_read_reg_569 |   32   |
|  tmp_dest_V_reg_660  |    1   |
|   tmp_id_V_reg_655   |    1   |
|  tmp_keep_V_reg_635  |    3   |
|  tmp_last_V_reg_650  |    1   |
|  tmp_strb_V_reg_640  |    3   |
|  tmp_user_V_reg_645  |    1   |
| video_data_V_reg_700 |   24   |
+----------------------+--------+
|         Total        |   661  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_144 |  p8  |   2  |  24  |   48   ||    9    |
| grp_access_fu_176 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_189 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_202 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_215 |  p0  |   2  |  12  |   24   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   144  ||  8.845  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |    -   |    0   |   717  |
|   Memory  |   16   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    8   |    -   |   45   |
|  Register |    -   |    -   |    -   |   661  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   16   |    4   |    8   |   661  |   762  |
+-----------+--------+--------+--------+--------+--------+
