

================================================================
== Vitis HLS Report for 'conv1'
================================================================
* Date:           Mon Oct 30 17:11:41 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  1111694626|  1111694626|  11.117 sec|  11.117 sec|  1111694626|  1111694626|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+------------+------------+----------+-----------+-----------+-------+----------+
        |                    |     Latency (cycles)    | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |     min    |     max    |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+------------+------------+----------+-----------+-----------+-------+----------+
        |- TILE_J_TILE_I     |  1111694625|  1111694625|   4940865|          -|          -|    225|        no|
        | + NOUT_TY_TX       |     4901440|     4901440|       265|          -|          -|  18496|        no|
        | + OUT_BUFFER_NOUT  |       19649|       19649|       307|          -|          -|     64|        no|
        +--------------------+------------+------------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 18 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 6 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 30 
28 --> 29 
29 --> 26 
30 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%ti = alloca i32 1"   --->   Operation 31 'alloca' 'ti' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tj = alloca i32 1"   --->   Operation 32 'alloca' 'tj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten50 = alloca i32 1"   --->   Operation 33 'alloca' 'indvar_flatten50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap"   --->   Operation 34 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%conv1_biases_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv1_biases"   --->   Operation 35 'read' 'conv1_biases_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%conv1_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv1_weights"   --->   Operation 36 'read' 'conv1_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap"   --->   Operation 37 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%add51_lcssa17_loc = alloca i64 1"   --->   Operation 38 'alloca' 'add51_lcssa17_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_17, i32 0, i32 0, void @empty_2, i32 0, i32 512, void @empty_11, void @empty_12, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv1_biases_read, i32 2, i32 63" [src/conv1.cpp:114->src/conv1.cpp:70]   --->   Operation 40 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln114 = sext i62 %trunc_ln" [src/conv1.cpp:114->src/conv1.cpp:70]   --->   Operation 41 'sext' 'sext_ln114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln114" [src/conv1.cpp:114->src/conv1.cpp:70]   --->   Operation 42 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln30 = store i8 0, i8 %indvar_flatten50" [src/conv1.cpp:30]   --->   Operation 43 'store' 'store_ln30' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln30 = store i4 0, i4 %tj" [src/conv1.cpp:30]   --->   Operation 44 'store' 'store_ln30' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln30 = store i4 0, i4 %ti" [src/conv1.cpp:30]   --->   Operation 45 'store' 'store_ln30' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln30 = br void %NOUT" [src/conv1.cpp:30]   --->   Operation 46 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.76>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%indvar_flatten50_load = load i8 %indvar_flatten50" [src/conv1.cpp:30]   --->   Operation 47 'load' 'indvar_flatten50_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.76ns)   --->   "%icmp_ln30 = icmp_eq  i8 %indvar_flatten50_load, i8 225" [src/conv1.cpp:30]   --->   Operation 48 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.76ns)   --->   "%add_ln30_2 = add i8 %indvar_flatten50_load, i8 1" [src/conv1.cpp:30]   --->   Operation 49 'add' 'add_ln30_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %for.inc70, void %for.end72" [src/conv1.cpp:30]   --->   Operation 50 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv1_Pipeline_1, i32 %input_fm_buffer_2_0"   --->   Operation 51 'call' 'call_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln74 = ret" [src/conv1.cpp:74]   --->   Operation 52 'ret' 'ret_ln74' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 53 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv1_Pipeline_1, i32 %input_fm_buffer_2_0"   --->   Operation 53 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 5.22>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%ti_load = load i4 %ti" [src/conv1.cpp:31]   --->   Operation 54 'load' 'ti_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tj_load = load i4 %tj" [src/conv1.cpp:30]   --->   Operation 55 'load' 'tj_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.79ns)   --->   "%add_ln30 = add i4 %tj_load, i4 1" [src/conv1.cpp:30]   --->   Operation 56 'add' 'add_ln30' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.79ns)   --->   "%icmp_ln31 = icmp_eq  i4 %ti_load, i4 15" [src/conv1.cpp:31]   --->   Operation 57 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.39ns)   --->   "%select_ln30 = select i1 %icmp_ln31, i4 0, i4 %ti_load" [src/conv1.cpp:30]   --->   Operation 58 'select' 'select_ln30' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_5_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %add_ln30, i4 %add_ln30" [src/conv1.cpp:30]   --->   Operation 59 'bitconcatenate' 'tmp_5_mid1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tj_load, i4 %tj_load" [src/conv1.cpp:30]   --->   Operation 60 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.39ns)   --->   "%select_ln30_3 = select i1 %icmp_ln31, i8 %tmp_5_mid1, i8 %tmp_s" [src/conv1.cpp:30]   --->   Operation 61 'select' 'select_ln30_3' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.39ns)   --->   "%select_ln30_4 = select i1 %icmp_ln31, i4 %add_ln30, i4 %tj_load" [src/conv1.cpp:30]   --->   Operation 62 'select' 'select_ln30_4' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln30_4, i4 %select_ln30_4" [src/srcnn.cpp:52->src/conv1.cpp:98->src/conv1.cpp:41]   --->   Operation 63 'bitconcatenate' 'tmp1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [2/2] (4.03ns)   --->   "%call_ln30 = call void @conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX, i8 %select_ln30_3, i8 %tmp1, i4 %select_ln30, i64 %input_ftmap_read, i32 %gmem, i32 %input_fm_buffer_2_0" [src/conv1.cpp:30]   --->   Operation 64 'call' 'call_ln30' <Predicate = true> <Delay = 4.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.42>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @TILE_J_TILE_I_str"   --->   Operation 65 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 225, i64 225, i64 225"   --->   Operation 66 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [src/conv1.cpp:31]   --->   Operation 67 'specloopname' 'specloopname_ln31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln30, i4 0" [src/conv1.cpp:30]   --->   Operation 68 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/2] (0.00ns)   --->   "%call_ln30 = call void @conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX, i8 %select_ln30_3, i8 %tmp1, i4 %select_ln30, i64 %input_ftmap_read, i32 %gmem, i32 %input_fm_buffer_2_0" [src/conv1.cpp:30]   --->   Operation 69 'call' 'call_ln30' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 70 [1/1] (0.42ns)   --->   "%br_ln44 = br void %KY" [src/conv1.cpp:44]   --->   Operation 70 'br' 'br_ln44' <Predicate = true> <Delay = 0.42>

State 6 <SV = 5> <Delay = 4.34>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%indvar_flatten33 = phi i15 %add_ln44_2, void %for.inc64, i15 0, void %for.inc70" [src/conv1.cpp:44]   --->   Operation 71 'phi' 'indvar_flatten33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%nout = phi i7 %select_ln44_1, void %for.inc64, i7 0, void %for.inc70" [src/conv1.cpp:44]   --->   Operation 72 'phi' 'nout' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%indvar_flatten18 = phi i10 %select_ln47_2, void %for.inc64, i10 0, void %for.inc70" [src/conv1.cpp:47]   --->   Operation 73 'phi' 'indvar_flatten18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%ty = phi i5 %select_ln47_1, void %for.inc64, i5 0, void %for.inc70" [src/conv1.cpp:47]   --->   Operation 74 'phi' 'ty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%tx = phi i5 %add_ln48, void %for.inc64, i5 0, void %for.inc70" [src/conv1.cpp:48]   --->   Operation 75 'phi' 'tx' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.84ns)   --->   "%icmp_ln44 = icmp_eq  i15 %indvar_flatten33, i15 18496" [src/conv1.cpp:44]   --->   Operation 76 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.84ns)   --->   "%add_ln44_2 = add i15 %indvar_flatten33, i15 1" [src/conv1.cpp:44]   --->   Operation 77 'add' 'add_ln44_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %for.inc64, void %for.inc67" [src/conv1.cpp:44]   --->   Operation 78 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.77ns)   --->   "%add_ln44 = add i7 %nout, i7 1" [src/conv1.cpp:44]   --->   Operation 79 'add' 'add_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.78ns)   --->   "%icmp_ln47 = icmp_eq  i10 %indvar_flatten18, i10 289" [src/conv1.cpp:47]   --->   Operation 80 'icmp' 'icmp_ln47' <Predicate = (!icmp_ln44)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.41ns)   --->   "%select_ln44 = select i1 %icmp_ln47, i5 0, i5 %ty" [src/conv1.cpp:44]   --->   Operation 81 'select' 'select_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.36ns)   --->   "%select_ln44_1 = select i1 %icmp_ln47, i7 %add_ln44, i7 %nout" [src/conv1.cpp:44]   --->   Operation 82 'select' 'select_ln44_1' <Predicate = (!icmp_ln44)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i7 %select_ln44_1" [src/conv1.cpp:44]   --->   Operation 83 'zext' 'zext_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (2.11ns)   --->   "%mul_ln44 = mul i16 %zext_ln44, i16 324" [src/conv1.cpp:44]   --->   Operation 84 'mul' 'mul_ln44' <Predicate = (!icmp_ln44)> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i16 %mul_ln44" [src/conv1.cpp:44]   --->   Operation 85 'zext' 'zext_ln44_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (1.08ns)   --->   "%add_ln44_1 = add i64 %zext_ln44_1, i64 %conv1_weights_read" [src/conv1.cpp:44]   --->   Operation 86 'add' 'add_ln44_1' <Predicate = (!icmp_ln44)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln51_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln44_1, i32 2, i32 63" [src/conv1.cpp:44]   --->   Operation 87 'partselect' 'sext_ln51_mid2_v' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node and_ln44)   --->   "%xor_ln44 = xor i1 %icmp_ln47, i1 1" [src/conv1.cpp:44]   --->   Operation 88 'xor' 'xor_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.78ns)   --->   "%icmp_ln48 = icmp_eq  i5 %tx, i5 17" [src/conv1.cpp:48]   --->   Operation 89 'icmp' 'icmp_ln48' <Predicate = (!icmp_ln44)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln44 = and i1 %icmp_ln48, i1 %xor_ln44" [src/conv1.cpp:44]   --->   Operation 90 'and' 'and_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.78ns)   --->   "%add_ln47 = add i5 %select_ln44, i5 1" [src/conv1.cpp:47]   --->   Operation 91 'add' 'add_ln47' <Predicate = (!icmp_ln44)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln47)   --->   "%or_ln47 = or i1 %and_ln44, i1 %icmp_ln47" [src/conv1.cpp:47]   --->   Operation 92 'or' 'or_ln47' <Predicate = (!icmp_ln44)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln47 = select i1 %or_ln47, i5 0, i5 %tx" [src/conv1.cpp:47]   --->   Operation 93 'select' 'select_ln47' <Predicate = (!icmp_ln44)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.41ns)   --->   "%select_ln47_1 = select i1 %and_ln44, i5 %add_ln47, i5 %select_ln44" [src/conv1.cpp:47]   --->   Operation 94 'select' 'select_ln47_1' <Predicate = (!icmp_ln44)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.78ns)   --->   "%add_ln48 = add i5 %select_ln47, i5 1" [src/conv1.cpp:48]   --->   Operation 95 'add' 'add_ln48' <Predicate = (!icmp_ln44)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.78ns)   --->   "%add_ln47_1 = add i10 %indvar_flatten18, i10 1" [src/conv1.cpp:47]   --->   Operation 96 'add' 'add_ln47_1' <Predicate = (!icmp_ln44)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.40ns)   --->   "%select_ln47_2 = select i1 %icmp_ln47, i10 1, i10 %add_ln47_1" [src/conv1.cpp:47]   --->   Operation 97 'select' 'select_ln47_2' <Predicate = (!icmp_ln44)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln44 = sext i62 %sext_ln51_mid2_v" [src/conv1.cpp:44]   --->   Operation 98 'sext' 'sext_ln44' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%gmem_addr_203 = getelementptr i32 %gmem, i64 %sext_ln44" [src/conv1.cpp:51]   --->   Operation 99 'getelementptr' 'gmem_addr_203' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [8/8] (7.30ns)   --->   "%empty_113 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_203, i32 81" [src/conv1.cpp:51]   --->   Operation 100 'readreq' 'empty_113' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 101 [7/8] (7.30ns)   --->   "%empty_113 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_203, i32 81" [src/conv1.cpp:51]   --->   Operation 101 'readreq' 'empty_113' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 102 [6/8] (7.30ns)   --->   "%empty_113 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_203, i32 81" [src/conv1.cpp:51]   --->   Operation 102 'readreq' 'empty_113' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 103 [5/8] (7.30ns)   --->   "%empty_113 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_203, i32 81" [src/conv1.cpp:51]   --->   Operation 103 'readreq' 'empty_113' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 104 [4/8] (7.30ns)   --->   "%empty_113 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_203, i32 81" [src/conv1.cpp:51]   --->   Operation 104 'readreq' 'empty_113' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 105 [3/8] (7.30ns)   --->   "%empty_113 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_203, i32 81" [src/conv1.cpp:51]   --->   Operation 105 'readreq' 'empty_113' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 106 [2/8] (7.30ns)   --->   "%empty_113 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_203, i32 81" [src/conv1.cpp:51]   --->   Operation 106 'readreq' 'empty_113' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "%select_ln44_1_cast = zext i7 %select_ln44_1" [src/conv1.cpp:44]   --->   Operation 107 'zext' 'select_ln44_1_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %select_ln44_1, i4 0" [src/conv1.cpp:44]   --->   Operation 108 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_17_cast = zext i11 %tmp_1" [src/conv1.cpp:44]   --->   Operation 109 'zext' 'tmp_17_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 110 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty = add i12 %tmp_17_cast, i12 %select_ln44_1_cast" [src/conv1.cpp:44]   --->   Operation 110 'add' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%select_ln47_1_cast = zext i5 %select_ln47_1" [src/conv1.cpp:47]   --->   Operation 111 'zext' 'select_ln47_1_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 112 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%empty_109 = add i12 %empty, i12 %select_ln47_1_cast" [src/conv1.cpp:44]   --->   Operation 112 'add' 'empty_109' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%p_cast = zext i12 %empty_109" [src/conv1.cpp:44]   --->   Operation 113 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%empty_110 = trunc i12 %empty_109" [src/conv1.cpp:44]   --->   Operation 114 'trunc' 'empty_110' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %empty_110, i4 0" [src/conv1.cpp:44]   --->   Operation 115 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_111 = add i15 %p_shl, i15 %p_cast" [src/conv1.cpp:44]   --->   Operation 116 'add' 'empty_111' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%select_ln47_cast = zext i5 %select_ln47" [src/conv1.cpp:47]   --->   Operation 117 'zext' 'select_ln47_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 118 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%empty_112 = add i15 %empty_111, i15 %select_ln47_cast" [src/conv1.cpp:44]   --->   Operation 118 'add' 'empty_112' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%p_cast126 = zext i15 %empty_112" [src/conv1.cpp:44]   --->   Operation 119 'zext' 'p_cast126' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "%output_fm_buffer_1_addr = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %p_cast126" [src/conv1.cpp:44]   --->   Operation 120 'getelementptr' 'output_fm_buffer_1_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 121 [2/2] (1.23ns)   --->   "%output_fm_buffer_1_load = load i15 %output_fm_buffer_1_addr" [src/conv1.cpp:61]   --->   Operation 121 'load' 'output_fm_buffer_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>
ST_14 : Operation 122 [1/8] (7.30ns)   --->   "%empty_113 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_203, i32 81" [src/conv1.cpp:51]   --->   Operation 122 'readreq' 'empty_113' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 3.92>
ST_15 : Operation 123 [1/2] (1.23ns)   --->   "%output_fm_buffer_1_load = load i15 %output_fm_buffer_1_addr" [src/conv1.cpp:61]   --->   Operation 123 'load' 'output_fm_buffer_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>
ST_15 : Operation 124 [2/2] (2.69ns)   --->   "%call_ln61 = call void @conv1_Pipeline_KY_KX, i32 %output_fm_buffer_1_load, i32 %gmem, i62 %sext_ln51_mid2_v, i5 %select_ln47_1, i5 %select_ln47, i32 %add51_lcssa17_loc, i32 %input_fm_buffer_2_0" [src/conv1.cpp:61]   --->   Operation 124 'call' 'call_ln61' <Predicate = true> <Delay = 2.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 125 [1/2] (0.00ns)   --->   "%call_ln61 = call void @conv1_Pipeline_KY_KX, i32 %output_fm_buffer_1_load, i32 %gmem, i62 %sext_ln51_mid2_v, i5 %select_ln47_1, i5 %select_ln47, i32 %add51_lcssa17_loc, i32 %input_fm_buffer_2_0" [src/conv1.cpp:61]   --->   Operation 125 'call' 'call_ln61' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 1.23>
ST_17 : Operation 126 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @NOUT_TY_TX_str"   --->   Operation 126 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 127 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 18496, i64 18496, i64 18496"   --->   Operation 127 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 128 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @TY_TX_str"   --->   Operation 128 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 129 [1/1] (0.00ns)   --->   "%specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [src/conv1.cpp:48]   --->   Operation 129 'specloopname' 'specloopname_ln48' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 130 [1/1] (0.00ns)   --->   "%add51_lcssa17_loc_load = load i32 %add51_lcssa17_loc"   --->   Operation 130 'load' 'add51_lcssa17_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 131 [1/1] (1.23ns)   --->   "%store_ln61 = store i32 %add51_lcssa17_loc_load, i15 %output_fm_buffer_1_addr" [src/conv1.cpp:61]   --->   Operation 131 'store' 'store_ln61' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>
ST_17 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln48 = br void %KY" [src/conv1.cpp:48]   --->   Operation 132 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>

State 18 <SV = 6> <Delay = 7.30>
ST_18 : Operation 133 [8/8] (7.30ns)   --->   "%empty_114 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 64" [src/conv1.cpp:114->src/conv1.cpp:70]   --->   Operation 133 'readreq' 'empty_114' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 7> <Delay = 7.30>
ST_19 : Operation 134 [7/8] (7.30ns)   --->   "%empty_114 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 64" [src/conv1.cpp:114->src/conv1.cpp:70]   --->   Operation 134 'readreq' 'empty_114' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 8> <Delay = 7.30>
ST_20 : Operation 135 [6/8] (7.30ns)   --->   "%empty_114 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 64" [src/conv1.cpp:114->src/conv1.cpp:70]   --->   Operation 135 'readreq' 'empty_114' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 9> <Delay = 7.30>
ST_21 : Operation 136 [5/8] (7.30ns)   --->   "%empty_114 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 64" [src/conv1.cpp:114->src/conv1.cpp:70]   --->   Operation 136 'readreq' 'empty_114' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 10> <Delay = 7.30>
ST_22 : Operation 137 [4/8] (7.30ns)   --->   "%empty_114 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 64" [src/conv1.cpp:114->src/conv1.cpp:70]   --->   Operation 137 'readreq' 'empty_114' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 11> <Delay = 7.30>
ST_23 : Operation 138 [3/8] (7.30ns)   --->   "%empty_114 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 64" [src/conv1.cpp:114->src/conv1.cpp:70]   --->   Operation 138 'readreq' 'empty_114' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 12> <Delay = 7.30>
ST_24 : Operation 139 [2/8] (7.30ns)   --->   "%empty_114 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 64" [src/conv1.cpp:114->src/conv1.cpp:70]   --->   Operation 139 'readreq' 'empty_114' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 13> <Delay = 7.30>
ST_25 : Operation 140 [1/8] (7.30ns)   --->   "%empty_114 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 64" [src/conv1.cpp:114->src/conv1.cpp:70]   --->   Operation 140 'readreq' 'empty_114' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 141 [1/1] (0.42ns)   --->   "%br_ln114 = br void %OUT_BUFFER_TY.i" [src/conv1.cpp:114->src/conv1.cpp:70]   --->   Operation 141 'br' 'br_ln114' <Predicate = true> <Delay = 0.42>

State 26 <SV = 14> <Delay = 0.77>
ST_26 : Operation 142 [1/1] (0.00ns)   --->   "%nout_2 = phi i7 %add_ln114, void %OUT_BUFFER_TY.i.split, i7 0, void %for.inc67" [src/conv1.cpp:114->src/conv1.cpp:70]   --->   Operation 142 'phi' 'nout_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 143 [1/1] (0.77ns)   --->   "%icmp_ln114 = icmp_eq  i7 %nout_2, i7 64" [src/conv1.cpp:114->src/conv1.cpp:70]   --->   Operation 143 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 144 [1/1] (0.77ns)   --->   "%add_ln114 = add i7 %nout_2, i7 1" [src/conv1.cpp:114->src/conv1.cpp:70]   --->   Operation 144 'add' 'add_ln114' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 15> <Delay = 7.30>
ST_27 : Operation 145 [1/1] (0.00ns)   --->   "%phi_mul = phi i24 %add_ln114_1, void %OUT_BUFFER_TY.i.split, i24 0, void %for.inc67" [src/conv1.cpp:114->src/conv1.cpp:70]   --->   Operation 145 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 146 [1/1] (0.93ns)   --->   "%add_ln114_1 = add i24 %phi_mul, i24 260100" [src/conv1.cpp:114->src/conv1.cpp:70]   --->   Operation 146 'add' 'add_ln114_1' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln114, void %OUT_BUFFER_TY.i.split, void %memset.loop.i25.preheader" [src/conv1.cpp:114->src/conv1.cpp:70]   --->   Operation 147 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 148 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [src/conv1.cpp:114->src/conv1.cpp:70]   --->   Operation 148 'read' 'gmem_addr_read' <Predicate = (!icmp_ln114)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 149 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv1_Pipeline_5, i32 %output_fm_buffer_1"   --->   Operation 149 'call' 'call_ln0' <Predicate = (icmp_ln114)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 150 [1/1] (0.79ns)   --->   "%add_ln31 = add i4 %select_ln30, i4 1" [src/conv1.cpp:31]   --->   Operation 150 'add' 'add_ln31' <Predicate = (icmp_ln114)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 151 [1/1] (0.42ns)   --->   "%store_ln31 = store i8 %add_ln30_2, i8 %indvar_flatten50" [src/conv1.cpp:31]   --->   Operation 151 'store' 'store_ln31' <Predicate = (icmp_ln114)> <Delay = 0.42>
ST_27 : Operation 152 [1/1] (0.42ns)   --->   "%store_ln31 = store i4 %select_ln30_4, i4 %tj" [src/conv1.cpp:31]   --->   Operation 152 'store' 'store_ln31' <Predicate = (icmp_ln114)> <Delay = 0.42>
ST_27 : Operation 153 [1/1] (0.42ns)   --->   "%store_ln31 = store i4 %add_ln31, i4 %ti" [src/conv1.cpp:31]   --->   Operation 153 'store' 'store_ln31' <Predicate = (icmp_ln114)> <Delay = 0.42>

State 28 <SV = 16> <Delay = 3.57>
ST_28 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i7 %nout_2" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 154 'zext' 'zext_ln118' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %nout_2, i4 0" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 155 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln118_10 = zext i11 %tmp_2" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 156 'zext' 'zext_ln118_10' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 157 [1/1] (0.79ns)   --->   "%add_ln118_5 = add i12 %zext_ln118_10, i12 %zext_ln118" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 157 'add' 'add_ln118_5' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 158 [1/1] (0.00ns)   --->   "%empty_115 = bitcast i32 %gmem_addr_read" [src/conv1.cpp:114->src/conv1.cpp:70]   --->   Operation 158 'bitcast' 'empty_115' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 159 [2/2] (2.77ns)   --->   "%call_ln30 = call void @conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX, i8 %select_ln30_3, i12 %add_ln118_5, i32 %empty_115, i4 %select_ln30, i8 %p_shl1, i24 %phi_mul, i64 %output_ftmap_read, i32 %gmem, i32 %output_fm_buffer_1" [src/conv1.cpp:30]   --->   Operation 159 'call' 'call_ln30' <Predicate = true> <Delay = 2.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 17> <Delay = 0.00>
ST_29 : Operation 160 [1/1] (0.00ns)   --->   "%speclooptripcount_ln114 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/conv1.cpp:114->src/conv1.cpp:70]   --->   Operation 160 'speclooptripcount' 'speclooptripcount_ln114' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 161 [1/1] (0.00ns)   --->   "%specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [src/conv1.cpp:114->src/conv1.cpp:70]   --->   Operation 161 'specloopname' 'specloopname_ln114' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 162 [1/2] (0.00ns)   --->   "%call_ln30 = call void @conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX, i8 %select_ln30_3, i12 %add_ln118_5, i32 %empty_115, i4 %select_ln30, i8 %p_shl1, i24 %phi_mul, i64 %output_ftmap_read, i32 %gmem, i32 %output_fm_buffer_1" [src/conv1.cpp:30]   --->   Operation 162 'call' 'call_ln30' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln114 = br void %OUT_BUFFER_TY.i" [src/conv1.cpp:114->src/conv1.cpp:70]   --->   Operation 163 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>

State 30 <SV = 16> <Delay = 0.00>
ST_30 : Operation 164 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv1_Pipeline_5, i32 %output_fm_buffer_1"   --->   Operation 164 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln31 = br void %NOUT" [src/conv1.cpp:31]   --->   Operation 165 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten50') [10]  (0.000 ns)
	'store' operation ('store_ln30', src/conv1.cpp:30) of constant 0 on local variable 'indvar_flatten50' [20]  (0.427 ns)

 <State 2>: 0.765ns
The critical path consists of the following:
	'load' operation ('indvar_flatten50_load', src/conv1.cpp:30) on local variable 'indvar_flatten50' [25]  (0.000 ns)
	'icmp' operation ('icmp_ln30', src/conv1.cpp:30) [26]  (0.765 ns)

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 5.221ns
The critical path consists of the following:
	'load' operation ('ti_load', src/conv1.cpp:31) on local variable 'ti' [30]  (0.000 ns)
	'icmp' operation ('icmp_ln31', src/conv1.cpp:31) [35]  (0.797 ns)
	'select' operation ('select_ln30_3', src/conv1.cpp:30) [39]  (0.393 ns)
	'call' operation ('call_ln30', src/conv1.cpp:30) to 'conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX' [45]  (4.031 ns)

 <State 5>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten33', src/conv1.cpp:44) with incoming values : ('add_ln44_2', src/conv1.cpp:44) [48]  (0.427 ns)

 <State 6>: 4.342ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten18', src/conv1.cpp:47) with incoming values : ('select_ln47_2', src/conv1.cpp:47) [50]  (0.000 ns)
	'icmp' operation ('icmp_ln47', src/conv1.cpp:47) [60]  (0.787 ns)
	'select' operation ('select_ln44_1', src/conv1.cpp:44) [62]  (0.360 ns)
	'mul' operation ('mul_ln44', src/conv1.cpp:44) [68]  (2.110 ns)
	'add' operation ('add_ln44_1', src/conv1.cpp:44) [70]  (1.085 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_203', src/conv1.cpp:51) [93]  (0.000 ns)
	bus request operation ('empty_113', src/conv1.cpp:51) on port 'gmem' (src/conv1.cpp:51) [94]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_113', src/conv1.cpp:51) on port 'gmem' (src/conv1.cpp:51) [94]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_113', src/conv1.cpp:51) on port 'gmem' (src/conv1.cpp:51) [94]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_113', src/conv1.cpp:51) on port 'gmem' (src/conv1.cpp:51) [94]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_113', src/conv1.cpp:51) on port 'gmem' (src/conv1.cpp:51) [94]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_113', src/conv1.cpp:51) on port 'gmem' (src/conv1.cpp:51) [94]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_113', src/conv1.cpp:51) on port 'gmem' (src/conv1.cpp:51) [94]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_113', src/conv1.cpp:51) on port 'gmem' (src/conv1.cpp:51) [94]  (7.300 ns)

 <State 15>: 3.929ns
The critical path consists of the following:
	'load' operation ('output_fm_buffer_1_load', src/conv1.cpp:61) on array 'output_fm_buffer_1' [92]  (1.237 ns)
	'call' operation ('call_ln61', src/conv1.cpp:61) to 'conv1_Pipeline_KY_KX' [95]  (2.692 ns)

 <State 16>: 0.000ns
The critical path consists of the following:

 <State 17>: 1.237ns
The critical path consists of the following:
	'load' operation ('add51_lcssa17_loc_load') on local variable 'add51_lcssa17_loc' [96]  (0.000 ns)
	'store' operation ('store_ln61', src/conv1.cpp:61) of variable 'add51_lcssa17_loc_load' on array 'output_fm_buffer_1' [97]  (1.237 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_114', src/conv1.cpp:114->src/conv1.cpp:70) on port 'gmem' (src/conv1.cpp:114->src/conv1.cpp:70) [103]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_114', src/conv1.cpp:114->src/conv1.cpp:70) on port 'gmem' (src/conv1.cpp:114->src/conv1.cpp:70) [103]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_114', src/conv1.cpp:114->src/conv1.cpp:70) on port 'gmem' (src/conv1.cpp:114->src/conv1.cpp:70) [103]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_114', src/conv1.cpp:114->src/conv1.cpp:70) on port 'gmem' (src/conv1.cpp:114->src/conv1.cpp:70) [103]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_114', src/conv1.cpp:114->src/conv1.cpp:70) on port 'gmem' (src/conv1.cpp:114->src/conv1.cpp:70) [103]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_114', src/conv1.cpp:114->src/conv1.cpp:70) on port 'gmem' (src/conv1.cpp:114->src/conv1.cpp:70) [103]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_114', src/conv1.cpp:114->src/conv1.cpp:70) on port 'gmem' (src/conv1.cpp:114->src/conv1.cpp:70) [103]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_114', src/conv1.cpp:114->src/conv1.cpp:70) on port 'gmem' (src/conv1.cpp:114->src/conv1.cpp:70) [103]  (7.300 ns)

 <State 26>: 0.773ns
The critical path consists of the following:
	'phi' operation ('nout', src/conv1.cpp:114->src/conv1.cpp:70) with incoming values : ('add_ln114', src/conv1.cpp:114->src/conv1.cpp:70) [106]  (0.000 ns)
	'icmp' operation ('icmp_ln114', src/conv1.cpp:114->src/conv1.cpp:70) [109]  (0.773 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', src/conv1.cpp:114->src/conv1.cpp:70) on port 'gmem' (src/conv1.cpp:114->src/conv1.cpp:70) [119]  (7.300 ns)

 <State 28>: 3.577ns
The critical path consists of the following:
	'add' operation ('add_ln118_5', src/conv1.cpp:118->src/conv1.cpp:70) [116]  (0.798 ns)
	'call' operation ('call_ln30', src/conv1.cpp:30) to 'conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX' [121]  (2.779 ns)

 <State 29>: 0.000ns
The critical path consists of the following:

 <State 30>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
