Classic Timing Analyzer report for responder
Wed Jun 01 14:50:32 2016
Quartus II 64-Bit Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                              ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------+------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From          ; To               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------+------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 4.637 ns                         ; key1          ; EB:EB1|OP        ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 15.598 ns                        ; Q             ; led              ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 1.185 ns                         ; key5          ; EB:EB5|OP        ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 19.23 MHz ( period = 52.004 ns ) ; SEC1[4]~latch ; seg7data[6]~reg0 ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; EB:EB2|OP     ; TEAM[0]          ; clk        ; clk      ; 53           ;
; Total number of failed paths ;                                          ;               ;                                  ;               ;                  ;            ;          ; 53           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------+------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+---------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From          ; To               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 19.23 MHz ( period = 52.004 ns )                    ; SEC1[4]~latch ; seg7data[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 22.125 ns               ;
; N/A                                     ; 19.23 MHz ( period = 52.004 ns )                    ; SEC1[4]~latch ; seg7data[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 22.125 ns               ;
; N/A                                     ; 19.23 MHz ( period = 51.998 ns )                    ; SEC1[4]~latch ; seg7data[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 22.122 ns               ;
; N/A                                     ; 19.23 MHz ( period = 51.998 ns )                    ; SEC1[4]~latch ; seg7data[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 22.122 ns               ;
; N/A                                     ; 19.23 MHz ( period = 51.998 ns )                    ; SEC1[4]~latch ; seg7data[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 22.122 ns               ;
; N/A                                     ; 19.23 MHz ( period = 51.998 ns )                    ; SEC1[4]~latch ; seg7data[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 22.122 ns               ;
; N/A                                     ; 19.26 MHz ( period = 51.928 ns )                    ; SEC1[4]~latch ; seg7data[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 22.087 ns               ;
; N/A                                     ; 19.30 MHz ( period = 51.802 ns )                    ; SEC1[1]~latch ; seg7data[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 22.008 ns               ;
; N/A                                     ; 19.30 MHz ( period = 51.802 ns )                    ; SEC1[1]~latch ; seg7data[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 22.008 ns               ;
; N/A                                     ; 19.31 MHz ( period = 51.796 ns )                    ; SEC1[1]~latch ; seg7data[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 22.005 ns               ;
; N/A                                     ; 19.31 MHz ( period = 51.796 ns )                    ; SEC1[1]~latch ; seg7data[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 22.005 ns               ;
; N/A                                     ; 19.31 MHz ( period = 51.796 ns )                    ; SEC1[1]~latch ; seg7data[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 22.005 ns               ;
; N/A                                     ; 19.31 MHz ( period = 51.796 ns )                    ; SEC1[1]~latch ; seg7data[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 22.005 ns               ;
; N/A                                     ; 19.33 MHz ( period = 51.726 ns )                    ; SEC1[1]~latch ; seg7data[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 21.970 ns               ;
; N/A                                     ; 19.61 MHz ( period = 51.000 ns )                    ; SEC1[3]~latch ; seg7data[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 21.605 ns               ;
; N/A                                     ; 19.61 MHz ( period = 51.000 ns )                    ; SEC1[3]~latch ; seg7data[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 21.605 ns               ;
; N/A                                     ; 19.61 MHz ( period = 50.994 ns )                    ; SEC1[3]~latch ; seg7data[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 21.602 ns               ;
; N/A                                     ; 19.61 MHz ( period = 50.994 ns )                    ; SEC1[3]~latch ; seg7data[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 21.602 ns               ;
; N/A                                     ; 19.61 MHz ( period = 50.994 ns )                    ; SEC1[3]~latch ; seg7data[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 21.602 ns               ;
; N/A                                     ; 19.61 MHz ( period = 50.994 ns )                    ; SEC1[3]~latch ; seg7data[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 21.602 ns               ;
; N/A                                     ; 19.64 MHz ( period = 50.924 ns )                    ; SEC1[3]~latch ; seg7data[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 21.567 ns               ;
; N/A                                     ; 19.69 MHz ( period = 50.778 ns )                    ; MIN1[3]~latch ; seg7data[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 21.512 ns               ;
; N/A                                     ; 19.69 MHz ( period = 50.778 ns )                    ; MIN1[3]~latch ; seg7data[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 21.512 ns               ;
; N/A                                     ; 19.70 MHz ( period = 50.772 ns )                    ; MIN1[3]~latch ; seg7data[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 21.509 ns               ;
; N/A                                     ; 19.70 MHz ( period = 50.772 ns )                    ; MIN1[3]~latch ; seg7data[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 21.509 ns               ;
; N/A                                     ; 19.70 MHz ( period = 50.772 ns )                    ; MIN1[3]~latch ; seg7data[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 21.509 ns               ;
; N/A                                     ; 19.70 MHz ( period = 50.772 ns )                    ; MIN1[3]~latch ; seg7data[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 21.509 ns               ;
; N/A                                     ; 19.71 MHz ( period = 50.740 ns )                    ; MIN1[0]~latch ; seg7data[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 21.494 ns               ;
; N/A                                     ; 19.71 MHz ( period = 50.740 ns )                    ; MIN1[0]~latch ; seg7data[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 21.494 ns               ;
; N/A                                     ; 19.71 MHz ( period = 50.738 ns )                    ; SEC1[0]~latch ; seg7data[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 21.474 ns               ;
; N/A                                     ; 19.71 MHz ( period = 50.738 ns )                    ; SEC1[0]~latch ; seg7data[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 21.474 ns               ;
; N/A                                     ; 19.71 MHz ( period = 50.734 ns )                    ; MIN1[0]~latch ; seg7data[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 21.491 ns               ;
; N/A                                     ; 19.71 MHz ( period = 50.734 ns )                    ; MIN1[0]~latch ; seg7data[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 21.491 ns               ;
; N/A                                     ; 19.71 MHz ( period = 50.734 ns )                    ; MIN1[0]~latch ; seg7data[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 21.491 ns               ;
; N/A                                     ; 19.71 MHz ( period = 50.734 ns )                    ; MIN1[0]~latch ; seg7data[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 21.491 ns               ;
; N/A                                     ; 19.71 MHz ( period = 50.732 ns )                    ; SEC1[0]~latch ; seg7data[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 21.471 ns               ;
; N/A                                     ; 19.71 MHz ( period = 50.732 ns )                    ; SEC1[0]~latch ; seg7data[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 21.471 ns               ;
; N/A                                     ; 19.71 MHz ( period = 50.732 ns )                    ; SEC1[0]~latch ; seg7data[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 21.471 ns               ;
; N/A                                     ; 19.71 MHz ( period = 50.732 ns )                    ; SEC1[0]~latch ; seg7data[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 21.471 ns               ;
; N/A                                     ; 19.72 MHz ( period = 50.702 ns )                    ; MIN1[3]~latch ; seg7data[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 21.474 ns               ;
; N/A                                     ; 19.74 MHz ( period = 50.664 ns )                    ; MIN1[0]~latch ; seg7data[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 21.456 ns               ;
; N/A                                     ; 19.74 MHz ( period = 50.662 ns )                    ; SEC1[0]~latch ; seg7data[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 21.436 ns               ;
; N/A                                     ; 19.82 MHz ( period = 50.458 ns )                    ; MIN1[2]~latch ; seg7data[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 21.372 ns               ;
; N/A                                     ; 19.82 MHz ( period = 50.458 ns )                    ; MIN1[2]~latch ; seg7data[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 21.372 ns               ;
; N/A                                     ; 19.82 MHz ( period = 50.452 ns )                    ; MIN1[2]~latch ; seg7data[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 21.369 ns               ;
; N/A                                     ; 19.82 MHz ( period = 50.452 ns )                    ; MIN1[2]~latch ; seg7data[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 21.369 ns               ;
; N/A                                     ; 19.82 MHz ( period = 50.452 ns )                    ; MIN1[2]~latch ; seg7data[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 21.369 ns               ;
; N/A                                     ; 19.82 MHz ( period = 50.452 ns )                    ; MIN1[2]~latch ; seg7data[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 21.369 ns               ;
; N/A                                     ; 19.85 MHz ( period = 50.382 ns )                    ; MIN1[2]~latch ; seg7data[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 21.334 ns               ;
; N/A                                     ; 19.86 MHz ( period = 50.350 ns )                    ; MIN1[1]~latch ; seg7data[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 21.298 ns               ;
; N/A                                     ; 19.86 MHz ( period = 50.350 ns )                    ; MIN1[1]~latch ; seg7data[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 21.298 ns               ;
; N/A                                     ; 19.86 MHz ( period = 50.344 ns )                    ; MIN1[1]~latch ; seg7data[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 21.295 ns               ;
; N/A                                     ; 19.86 MHz ( period = 50.344 ns )                    ; MIN1[1]~latch ; seg7data[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 21.295 ns               ;
; N/A                                     ; 19.86 MHz ( period = 50.344 ns )                    ; MIN1[1]~latch ; seg7data[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 21.295 ns               ;
; N/A                                     ; 19.86 MHz ( period = 50.344 ns )                    ; MIN1[1]~latch ; seg7data[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 21.295 ns               ;
; N/A                                     ; 19.88 MHz ( period = 50.314 ns )                    ; SEC1[2]~latch ; seg7data[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 21.262 ns               ;
; N/A                                     ; 19.88 MHz ( period = 50.314 ns )                    ; SEC1[2]~latch ; seg7data[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 21.262 ns               ;
; N/A                                     ; 19.88 MHz ( period = 50.308 ns )                    ; SEC1[2]~latch ; seg7data[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 21.259 ns               ;
; N/A                                     ; 19.88 MHz ( period = 50.308 ns )                    ; SEC1[2]~latch ; seg7data[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 21.259 ns               ;
; N/A                                     ; 19.88 MHz ( period = 50.308 ns )                    ; SEC1[2]~latch ; seg7data[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 21.259 ns               ;
; N/A                                     ; 19.88 MHz ( period = 50.308 ns )                    ; SEC1[2]~latch ; seg7data[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 21.259 ns               ;
; N/A                                     ; 19.89 MHz ( period = 50.274 ns )                    ; MIN1[1]~latch ; seg7data[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 21.260 ns               ;
; N/A                                     ; 19.91 MHz ( period = 50.238 ns )                    ; SEC1[2]~latch ; seg7data[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 21.224 ns               ;
; N/A                                     ; 20.20 MHz ( period = 49.500 ns )                    ; SEC1[6]~latch ; seg7data[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 20.866 ns               ;
; N/A                                     ; 20.20 MHz ( period = 49.500 ns )                    ; SEC1[6]~latch ; seg7data[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 20.866 ns               ;
; N/A                                     ; 20.20 MHz ( period = 49.494 ns )                    ; SEC1[6]~latch ; seg7data[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 20.863 ns               ;
; N/A                                     ; 20.20 MHz ( period = 49.494 ns )                    ; SEC1[6]~latch ; seg7data[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 20.863 ns               ;
; N/A                                     ; 20.20 MHz ( period = 49.494 ns )                    ; SEC1[6]~latch ; seg7data[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 20.863 ns               ;
; N/A                                     ; 20.20 MHz ( period = 49.494 ns )                    ; SEC1[6]~latch ; seg7data[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 20.863 ns               ;
; N/A                                     ; 20.23 MHz ( period = 49.424 ns )                    ; SEC1[6]~latch ; seg7data[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 20.828 ns               ;
; N/A                                     ; 20.34 MHz ( period = 49.170 ns )                    ; SEC1[5]~latch ; seg7data[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 20.701 ns               ;
; N/A                                     ; 20.34 MHz ( period = 49.170 ns )                    ; SEC1[5]~latch ; seg7data[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 20.701 ns               ;
; N/A                                     ; 20.34 MHz ( period = 49.164 ns )                    ; SEC1[5]~latch ; seg7data[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 20.698 ns               ;
; N/A                                     ; 20.34 MHz ( period = 49.164 ns )                    ; SEC1[5]~latch ; seg7data[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 20.698 ns               ;
; N/A                                     ; 20.34 MHz ( period = 49.164 ns )                    ; SEC1[5]~latch ; seg7data[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 20.698 ns               ;
; N/A                                     ; 20.34 MHz ( period = 49.164 ns )                    ; SEC1[5]~latch ; seg7data[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 20.698 ns               ;
; N/A                                     ; 20.37 MHz ( period = 49.094 ns )                    ; SEC1[5]~latch ; seg7data[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 20.663 ns               ;
; N/A                                     ; 21.00 MHz ( period = 47.622 ns )                    ; SEC1[4]~latch ; M1[1]            ; clk        ; clk      ; None                        ; None                      ; 19.934 ns               ;
; N/A                                     ; 21.09 MHz ( period = 47.426 ns )                    ; Q             ; seg7data[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 21.097 ns               ;
; N/A                                     ; 21.09 MHz ( period = 47.426 ns )                    ; Q             ; seg7data[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 21.097 ns               ;
; N/A                                     ; 21.09 MHz ( period = 47.420 ns )                    ; Q             ; seg7data[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 21.094 ns               ;
; N/A                                     ; 21.09 MHz ( period = 47.420 ns )                    ; SEC1[1]~latch ; M1[1]            ; clk        ; clk      ; None                        ; None                      ; 19.817 ns               ;
; N/A                                     ; 21.09 MHz ( period = 47.420 ns )                    ; Q             ; seg7data[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 21.094 ns               ;
; N/A                                     ; 21.09 MHz ( period = 47.420 ns )                    ; Q             ; seg7data[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 21.094 ns               ;
; N/A                                     ; 21.09 MHz ( period = 47.420 ns )                    ; Q             ; seg7data[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 21.094 ns               ;
; N/A                                     ; 21.12 MHz ( period = 47.350 ns )                    ; Q             ; seg7data[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 21.059 ns               ;
; N/A                                     ; 21.24 MHz ( period = 47.084 ns )                    ; BS[4]         ; seg7data[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 20.913 ns               ;
; N/A                                     ; 21.24 MHz ( period = 47.084 ns )                    ; BS[4]         ; seg7data[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 20.913 ns               ;
; N/A                                     ; 21.24 MHz ( period = 47.078 ns )                    ; BS[4]         ; seg7data[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 20.910 ns               ;
; N/A                                     ; 21.24 MHz ( period = 47.078 ns )                    ; BS[4]         ; seg7data[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 20.910 ns               ;
; N/A                                     ; 21.24 MHz ( period = 47.078 ns )                    ; BS[4]         ; seg7data[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 20.910 ns               ;
; N/A                                     ; 21.24 MHz ( period = 47.078 ns )                    ; BS[4]         ; seg7data[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 20.910 ns               ;
; N/A                                     ; 21.27 MHz ( period = 47.008 ns )                    ; BS[4]         ; seg7data[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 20.875 ns               ;
; N/A                                     ; 21.35 MHz ( period = 46.848 ns )                    ; BS[5]         ; seg7data[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 20.795 ns               ;
; N/A                                     ; 21.35 MHz ( period = 46.848 ns )                    ; BS[5]         ; seg7data[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 20.795 ns               ;
; N/A                                     ; 21.35 MHz ( period = 46.842 ns )                    ; BS[5]         ; seg7data[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 20.792 ns               ;
; N/A                                     ; 21.35 MHz ( period = 46.842 ns )                    ; BS[5]         ; seg7data[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 20.792 ns               ;
; N/A                                     ; 21.35 MHz ( period = 46.842 ns )                    ; BS[5]         ; seg7data[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 20.792 ns               ;
; N/A                                     ; 21.35 MHz ( period = 46.842 ns )                    ; BS[5]         ; seg7data[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 20.792 ns               ;
; N/A                                     ; 21.38 MHz ( period = 46.772 ns )                    ; BS[5]         ; seg7data[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 20.757 ns               ;
; N/A                                     ; 21.39 MHz ( period = 46.746 ns )                    ; SEC1[4]~latch ; M2[0]            ; clk        ; clk      ; None                        ; None                      ; 19.496 ns               ;
; N/A                                     ; 21.45 MHz ( period = 46.618 ns )                    ; SEC1[3]~latch ; M1[1]            ; clk        ; clk      ; None                        ; None                      ; 19.414 ns               ;
; N/A                                     ; 21.45 MHz ( period = 46.612 ns )                    ; BS[6]         ; seg7data[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 20.677 ns               ;
; N/A                                     ; 21.45 MHz ( period = 46.612 ns )                    ; BS[6]         ; seg7data[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 20.677 ns               ;
; N/A                                     ; 21.46 MHz ( period = 46.606 ns )                    ; BS[6]         ; seg7data[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 20.674 ns               ;
; N/A                                     ; 21.46 MHz ( period = 46.606 ns )                    ; BS[6]         ; seg7data[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 20.674 ns               ;
; N/A                                     ; 21.46 MHz ( period = 46.606 ns )                    ; BS[6]         ; seg7data[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 20.674 ns               ;
; N/A                                     ; 21.46 MHz ( period = 46.606 ns )                    ; BS[6]         ; seg7data[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 20.674 ns               ;
; N/A                                     ; 21.49 MHz ( period = 46.544 ns )                    ; SEC1[1]~latch ; M2[0]            ; clk        ; clk      ; None                        ; None                      ; 19.379 ns               ;
; N/A                                     ; 21.49 MHz ( period = 46.536 ns )                    ; BS[6]         ; seg7data[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 20.639 ns               ;
; N/A                                     ; 21.55 MHz ( period = 46.396 ns )                    ; MIN1[3]~latch ; M1[1]            ; clk        ; clk      ; None                        ; None                      ; 19.321 ns               ;
; N/A                                     ; 21.57 MHz ( period = 46.370 ns )                    ; SEC1[4]~latch ; M1[2]            ; clk        ; clk      ; None                        ; None                      ; 19.310 ns               ;
; N/A                                     ; 21.57 MHz ( period = 46.358 ns )                    ; MIN1[0]~latch ; M1[1]            ; clk        ; clk      ; None                        ; None                      ; 19.303 ns               ;
; N/A                                     ; 21.57 MHz ( period = 46.356 ns )                    ; SEC1[0]~latch ; M1[1]            ; clk        ; clk      ; None                        ; None                      ; 19.283 ns               ;
; N/A                                     ; 21.66 MHz ( period = 46.168 ns )                    ; SEC1[1]~latch ; M1[2]            ; clk        ; clk      ; None                        ; None                      ; 19.193 ns               ;
; N/A                                     ; 21.70 MHz ( period = 46.086 ns )                    ; SEC1[4]~latch ; M1[3]            ; clk        ; clk      ; None                        ; None                      ; 19.168 ns               ;
; N/A                                     ; 21.70 MHz ( period = 46.076 ns )                    ; MIN1[2]~latch ; M1[1]            ; clk        ; clk      ; None                        ; None                      ; 19.181 ns               ;
; N/A                                     ; 21.75 MHz ( period = 45.968 ns )                    ; MIN1[1]~latch ; M1[1]            ; clk        ; clk      ; None                        ; None                      ; 19.107 ns               ;
; N/A                                     ; 21.77 MHz ( period = 45.932 ns )                    ; SEC1[2]~latch ; M1[1]            ; clk        ; clk      ; None                        ; None                      ; 19.071 ns               ;
; N/A                                     ; 21.79 MHz ( period = 45.884 ns )                    ; SEC1[1]~latch ; M1[3]            ; clk        ; clk      ; None                        ; None                      ; 19.051 ns               ;
; N/A                                     ; 21.86 MHz ( period = 45.742 ns )                    ; SEC1[3]~latch ; M2[0]            ; clk        ; clk      ; None                        ; None                      ; 18.976 ns               ;
; N/A                                     ; 21.90 MHz ( period = 45.672 ns )                    ; MIN1[3]~latch ; M2[0]            ; clk        ; clk      ; None                        ; None                      ; 18.959 ns               ;
; N/A                                     ; 21.91 MHz ( period = 45.634 ns )                    ; MIN1[0]~latch ; M2[0]            ; clk        ; clk      ; None                        ; None                      ; 18.941 ns               ;
; N/A                                     ; 21.95 MHz ( period = 45.550 ns )                    ; SEC1[0]~latch ; M2[0]            ; clk        ; clk      ; None                        ; None                      ; 18.880 ns               ;
; N/A                                     ; 22.04 MHz ( period = 45.366 ns )                    ; SEC1[3]~latch ; M1[2]            ; clk        ; clk      ; None                        ; None                      ; 18.790 ns               ;
; N/A                                     ; 22.05 MHz ( period = 45.352 ns )                    ; MIN1[2]~latch ; M2[0]            ; clk        ; clk      ; None                        ; None                      ; 18.819 ns               ;
; N/A                                     ; 22.10 MHz ( period = 45.244 ns )                    ; MIN1[1]~latch ; M2[0]            ; clk        ; clk      ; None                        ; None                      ; 18.745 ns               ;
; N/A                                     ; 22.15 MHz ( period = 45.144 ns )                    ; MIN1[3]~latch ; M1[2]            ; clk        ; clk      ; None                        ; None                      ; 18.697 ns               ;
; N/A                                     ; 22.16 MHz ( period = 45.118 ns )                    ; SEC1[6]~latch ; M1[1]            ; clk        ; clk      ; None                        ; None                      ; 18.675 ns               ;
; N/A                                     ; 22.17 MHz ( period = 45.106 ns )                    ; MIN1[0]~latch ; M1[2]            ; clk        ; clk      ; None                        ; None                      ; 18.679 ns               ;
; N/A                                     ; 22.17 MHz ( period = 45.104 ns )                    ; SEC1[0]~latch ; M1[2]            ; clk        ; clk      ; None                        ; None                      ; 18.659 ns               ;
; N/A                                     ; 22.18 MHz ( period = 45.082 ns )                    ; SEC1[3]~latch ; M1[3]            ; clk        ; clk      ; None                        ; None                      ; 18.648 ns               ;
; N/A                                     ; 22.19 MHz ( period = 45.056 ns )                    ; SEC1[2]~latch ; M2[0]            ; clk        ; clk      ; None                        ; None                      ; 18.633 ns               ;
; N/A                                     ; 22.25 MHz ( period = 44.942 ns )                    ; CS[4]         ; seg7data[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 19.876 ns               ;
; N/A                                     ; 22.25 MHz ( period = 44.942 ns )                    ; CS[4]         ; seg7data[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 19.876 ns               ;
; N/A                                     ; 22.25 MHz ( period = 44.936 ns )                    ; CS[4]         ; seg7data[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 19.873 ns               ;
; N/A                                     ; 22.25 MHz ( period = 44.936 ns )                    ; CS[4]         ; seg7data[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 19.873 ns               ;
; N/A                                     ; 22.25 MHz ( period = 44.936 ns )                    ; CS[4]         ; seg7data[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 19.873 ns               ;
; N/A                                     ; 22.25 MHz ( period = 44.936 ns )                    ; CS[4]         ; seg7data[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 19.873 ns               ;
; N/A                                     ; 22.29 MHz ( period = 44.866 ns )                    ; CS[4]         ; seg7data[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 19.838 ns               ;
; N/A                                     ; 22.29 MHz ( period = 44.860 ns )                    ; MIN1[3]~latch ; M1[3]            ; clk        ; clk      ; None                        ; None                      ; 18.555 ns               ;
; N/A                                     ; 22.31 MHz ( period = 44.824 ns )                    ; MIN1[2]~latch ; M1[2]            ; clk        ; clk      ; None                        ; None                      ; 18.557 ns               ;
; N/A                                     ; 22.31 MHz ( period = 44.822 ns )                    ; MIN1[0]~latch ; M1[3]            ; clk        ; clk      ; None                        ; None                      ; 18.537 ns               ;
; N/A                                     ; 22.31 MHz ( period = 44.820 ns )                    ; SEC1[0]~latch ; M1[3]            ; clk        ; clk      ; None                        ; None                      ; 18.517 ns               ;
; N/A                                     ; 22.33 MHz ( period = 44.788 ns )                    ; SEC1[5]~latch ; M1[1]            ; clk        ; clk      ; None                        ; None                      ; 18.510 ns               ;
; N/A                                     ; 22.35 MHz ( period = 44.740 ns )                    ; CS[5]         ; seg7data[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 19.775 ns               ;
; N/A                                     ; 22.35 MHz ( period = 44.740 ns )                    ; CS[5]         ; seg7data[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 19.775 ns               ;
; N/A                                     ; 22.35 MHz ( period = 44.734 ns )                    ; CS[5]         ; seg7data[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 19.772 ns               ;
; N/A                                     ; 22.35 MHz ( period = 44.734 ns )                    ; CS[5]         ; seg7data[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 19.772 ns               ;
; N/A                                     ; 22.35 MHz ( period = 44.734 ns )                    ; CS[5]         ; seg7data[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 19.772 ns               ;
; N/A                                     ; 22.35 MHz ( period = 44.734 ns )                    ; CS[5]         ; seg7data[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 19.772 ns               ;
; N/A                                     ; 22.36 MHz ( period = 44.716 ns )                    ; MIN1[1]~latch ; M1[2]            ; clk        ; clk      ; None                        ; None                      ; 18.483 ns               ;
; N/A                                     ; 22.38 MHz ( period = 44.680 ns )                    ; SEC1[2]~latch ; M1[2]            ; clk        ; clk      ; None                        ; None                      ; 18.447 ns               ;
; N/A                                     ; 22.39 MHz ( period = 44.664 ns )                    ; CS[5]         ; seg7data[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 19.737 ns               ;
; N/A                                     ; 22.45 MHz ( period = 44.540 ns )                    ; MIN1[2]~latch ; M1[3]            ; clk        ; clk      ; None                        ; None                      ; 18.415 ns               ;
; N/A                                     ; 22.51 MHz ( period = 44.432 ns )                    ; MIN1[1]~latch ; M1[3]            ; clk        ; clk      ; None                        ; None                      ; 18.341 ns               ;
; N/A                                     ; 22.52 MHz ( period = 44.396 ns )                    ; SEC1[2]~latch ; M1[3]            ; clk        ; clk      ; None                        ; None                      ; 18.305 ns               ;
; N/A                                     ; 22.53 MHz ( period = 44.394 ns )                    ; SEC1[6]~latch ; M2[0]            ; clk        ; clk      ; None                        ; None                      ; 18.313 ns               ;
; N/A                                     ; 22.67 MHz ( period = 44.104 ns )                    ; CS[6]         ; seg7data[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 19.457 ns               ;
; N/A                                     ; 22.67 MHz ( period = 44.104 ns )                    ; CS[6]         ; seg7data[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 19.457 ns               ;
; N/A                                     ; 22.68 MHz ( period = 44.098 ns )                    ; CS[6]         ; seg7data[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 19.454 ns               ;
; N/A                                     ; 22.68 MHz ( period = 44.098 ns )                    ; CS[6]         ; seg7data[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 19.454 ns               ;
; N/A                                     ; 22.68 MHz ( period = 44.098 ns )                    ; CS[6]         ; seg7data[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 19.454 ns               ;
; N/A                                     ; 22.68 MHz ( period = 44.098 ns )                    ; CS[6]         ; seg7data[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 19.454 ns               ;
; N/A                                     ; 22.69 MHz ( period = 44.064 ns )                    ; SEC1[5]~latch ; M2[0]            ; clk        ; clk      ; None                        ; None                      ; 18.148 ns               ;
; N/A                                     ; 22.71 MHz ( period = 44.028 ns )                    ; CS[6]         ; seg7data[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 19.419 ns               ;
; N/A                                     ; 22.80 MHz ( period = 43.866 ns )                    ; SEC1[6]~latch ; M1[2]            ; clk        ; clk      ; None                        ; None                      ; 18.051 ns               ;
; N/A                                     ; 22.95 MHz ( period = 43.582 ns )                    ; SEC1[6]~latch ; M1[3]            ; clk        ; clk      ; None                        ; None                      ; 17.909 ns               ;
; N/A                                     ; 22.97 MHz ( period = 43.536 ns )                    ; SEC1[5]~latch ; M1[2]            ; clk        ; clk      ; None                        ; None                      ; 17.886 ns               ;
; N/A                                     ; 23.12 MHz ( period = 43.252 ns )                    ; SEC1[5]~latch ; M1[3]            ; clk        ; clk      ; None                        ; None                      ; 17.744 ns               ;
; N/A                                     ; 23.23 MHz ( period = 43.044 ns )                    ; Q             ; M1[1]            ; clk        ; clk      ; None                        ; None                      ; 18.906 ns               ;
; N/A                                     ; 23.28 MHz ( period = 42.958 ns )                    ; AS[4]         ; seg7data[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 18.867 ns               ;
; N/A                                     ; 23.28 MHz ( period = 42.958 ns )                    ; AS[4]         ; seg7data[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 18.867 ns               ;
; N/A                                     ; 23.28 MHz ( period = 42.952 ns )                    ; AS[4]         ; seg7data[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 18.864 ns               ;
; N/A                                     ; 23.28 MHz ( period = 42.952 ns )                    ; AS[4]         ; seg7data[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 18.864 ns               ;
; N/A                                     ; 23.28 MHz ( period = 42.952 ns )                    ; AS[4]         ; seg7data[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 18.864 ns               ;
; N/A                                     ; 23.28 MHz ( period = 42.952 ns )                    ; AS[4]         ; seg7data[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 18.864 ns               ;
; N/A                                     ; 23.32 MHz ( period = 42.882 ns )                    ; AS[4]         ; seg7data[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 18.829 ns               ;
; N/A                                     ; 23.42 MHz ( period = 42.692 ns )                    ; AS[5]         ; seg7data[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 18.734 ns               ;
; N/A                                     ; 23.42 MHz ( period = 42.692 ns )                    ; AS[5]         ; seg7data[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 18.734 ns               ;
; N/A                                     ; 23.43 MHz ( period = 42.686 ns )                    ; AS[5]         ; seg7data[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 18.731 ns               ;
; N/A                                     ; 23.43 MHz ( period = 42.686 ns )                    ; AS[5]         ; seg7data[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 18.731 ns               ;
; N/A                                     ; 23.43 MHz ( period = 42.686 ns )                    ; AS[5]         ; seg7data[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 18.731 ns               ;
; N/A                                     ; 23.43 MHz ( period = 42.686 ns )                    ; AS[5]         ; seg7data[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 18.731 ns               ;
; N/A                                     ; 23.47 MHz ( period = 42.616 ns )                    ; AS[5]         ; seg7data[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 18.696 ns               ;
; N/A                                     ; 23.47 MHz ( period = 42.610 ns )                    ; JFW~_emulated ; seg7data[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 23.462 ns               ;
; N/A                                     ; 23.47 MHz ( period = 42.610 ns )                    ; JFW~_emulated ; seg7data[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 23.462 ns               ;
; N/A                                     ; 23.47 MHz ( period = 42.604 ns )                    ; JFW~_emulated ; seg7data[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 23.459 ns               ;
; N/A                                     ; 23.47 MHz ( period = 42.604 ns )                    ; JFW~_emulated ; seg7data[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 23.459 ns               ;
; N/A                                     ; 23.47 MHz ( period = 42.604 ns )                    ; JFW~_emulated ; seg7data[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 23.459 ns               ;
; N/A                                     ; 23.47 MHz ( period = 42.604 ns )                    ; JFW~_emulated ; seg7data[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 23.459 ns               ;
; N/A                                     ; 23.51 MHz ( period = 42.534 ns )                    ; JFW~_emulated ; seg7data[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 23.424 ns               ;
; N/A                                     ; 23.53 MHz ( period = 42.506 ns )                    ; AS[6]         ; seg7data[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 18.641 ns               ;
; N/A                                     ; 23.53 MHz ( period = 42.506 ns )                    ; AS[6]         ; seg7data[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 18.641 ns               ;
; N/A                                     ; 23.53 MHz ( period = 42.500 ns )                    ; AS[6]         ; seg7data[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 18.638 ns               ;
; N/A                                     ; 23.53 MHz ( period = 42.500 ns )                    ; AS[6]         ; seg7data[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 18.638 ns               ;
; N/A                                     ; 23.53 MHz ( period = 42.500 ns )                    ; AS[6]         ; seg7data[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 18.638 ns               ;
; N/A                                     ; 23.53 MHz ( period = 42.500 ns )                    ; AS[6]         ; seg7data[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 18.638 ns               ;
; N/A                                     ; 23.57 MHz ( period = 42.430 ns )                    ; AS[6]         ; seg7data[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 18.603 ns               ;
; N/A                                     ; 23.63 MHz ( period = 42.320 ns )                    ; Q             ; M2[0]            ; clk        ; clk      ; None                        ; None                      ; 18.544 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;               ;                  ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                 ;
+------------------------------------------+-----------+---------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From      ; To            ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------+---------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; EB:EB2|OP ; TEAM[0]       ; clk        ; clk      ; None                       ; None                       ; 1.967 ns                 ;
; Not operational: Clock Skew > Data Delay ; EB:EB2|OP ; TEAM[1]       ; clk        ; clk      ; None                       ; None                       ; 2.020 ns                 ;
; Not operational: Clock Skew > Data Delay ; EB:EB3|OP ; SEC2[4]       ; clk        ; clk      ; None                       ; None                       ; 1.983 ns                 ;
; Not operational: Clock Skew > Data Delay ; EB:EB3|OP ; SEC2[3]       ; clk        ; clk      ; None                       ; None                       ; 1.983 ns                 ;
; Not operational: Clock Skew > Data Delay ; EB:EB3|OP ; SEC2[2]       ; clk        ; clk      ; None                       ; None                       ; 1.983 ns                 ;
; Not operational: Clock Skew > Data Delay ; EB:EB3|OP ; TEAM[1]       ; clk        ; clk      ; None                       ; None                       ; 2.253 ns                 ;
; Not operational: Clock Skew > Data Delay ; EB:EB3|OP ; TEAM[0]       ; clk        ; clk      ; None                       ; None                       ; 2.254 ns                 ;
; Not operational: Clock Skew > Data Delay ; EB:EB3|OP ; SEC2[1]       ; clk        ; clk      ; None                       ; None                       ; 2.719 ns                 ;
; Not operational: Clock Skew > Data Delay ; EB:EB3|OP ; SEC2[5]       ; clk        ; clk      ; None                       ; None                       ; 2.736 ns                 ;
; Not operational: Clock Skew > Data Delay ; EB:EB3|OP ; SEC2[0]       ; clk        ; clk      ; None                       ; None                       ; 2.874 ns                 ;
; Not operational: Clock Skew > Data Delay ; MODE[1]   ; Q             ; clk        ; clk      ; None                       ; None                       ; 0.744 ns                 ;
; Not operational: Clock Skew > Data Delay ; EB:EB1|OP ; SEC2[0]       ; clk        ; clk      ; None                       ; None                       ; 3.117 ns                 ;
; Not operational: Clock Skew > Data Delay ; EB:EB1|OP ; MIN2[3]       ; clk        ; clk      ; None                       ; None                       ; 3.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; EB:EB1|OP ; MIN2[0]       ; clk        ; clk      ; None                       ; None                       ; 3.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; EB:EB1|OP ; MIN2[1]       ; clk        ; clk      ; None                       ; None                       ; 3.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; EB:EB1|OP ; MIN2[2]       ; clk        ; clk      ; None                       ; None                       ; 3.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; EB:EB2|OP ; SEC2[0]       ; clk        ; clk      ; None                       ; None                       ; 3.833 ns                 ;
; Not operational: Clock Skew > Data Delay ; EB:EB1|OP ; TG            ; clk        ; clk      ; None                       ; None                       ; 3.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; MODE[0]   ; Q             ; clk        ; clk      ; None                       ; None                       ; 1.864 ns                 ;
; Not operational: Clock Skew > Data Delay ; MIN2[2]   ; MIN1[2]~latch ; clk        ; clk      ; None                       ; None                       ; 1.096 ns                 ;
; Not operational: Clock Skew > Data Delay ; SEC2[4]   ; SEC1[4]~latch ; clk        ; clk      ; None                       ; None                       ; 1.427 ns                 ;
; Not operational: Clock Skew > Data Delay ; MIN2[0]   ; MIN1[0]~latch ; clk        ; clk      ; None                       ; None                       ; 1.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; MIN2[1]   ; MIN1[1]~latch ; clk        ; clk      ; None                       ; None                       ; 1.455 ns                 ;
; Not operational: Clock Skew > Data Delay ; EB:EB3|OP ; TG            ; clk        ; clk      ; None                       ; None                       ; 4.494 ns                 ;
; Not operational: Clock Skew > Data Delay ; MIN2[3]   ; MIN1[3]~latch ; clk        ; clk      ; None                       ; None                       ; 1.550 ns                 ;
; Not operational: Clock Skew > Data Delay ; EB:EB2|OP ; MIN2[3]       ; clk        ; clk      ; None                       ; None                       ; 4.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; EB:EB2|OP ; MIN2[0]       ; clk        ; clk      ; None                       ; None                       ; 4.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; EB:EB2|OP ; MIN2[1]       ; clk        ; clk      ; None                       ; None                       ; 4.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; EB:EB2|OP ; MIN2[2]       ; clk        ; clk      ; None                       ; None                       ; 4.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; SEC2[0]   ; SEC1[0]~latch ; clk        ; clk      ; None                       ; None                       ; 1.881 ns                 ;
; Not operational: Clock Skew > Data Delay ; SEC2[1]   ; SEC1[1]~latch ; clk        ; clk      ; None                       ; None                       ; 1.889 ns                 ;
; Not operational: Clock Skew > Data Delay ; EB:EB3|OP ; SEC2[6]       ; clk        ; clk      ; None                       ; None                       ; 4.880 ns                 ;
; Not operational: Clock Skew > Data Delay ; SEC2[5]   ; SEC1[5]~latch ; clk        ; clk      ; None                       ; None                       ; 1.915 ns                 ;
; Not operational: Clock Skew > Data Delay ; SEC2[2]   ; SEC1[2]~latch ; clk        ; clk      ; None                       ; None                       ; 1.933 ns                 ;
; Not operational: Clock Skew > Data Delay ; EB:EB3|OP ; MIN2[3]       ; clk        ; clk      ; None                       ; None                       ; 5.123 ns                 ;
; Not operational: Clock Skew > Data Delay ; EB:EB3|OP ; MIN2[0]       ; clk        ; clk      ; None                       ; None                       ; 5.123 ns                 ;
; Not operational: Clock Skew > Data Delay ; EB:EB3|OP ; MIN2[1]       ; clk        ; clk      ; None                       ; None                       ; 5.123 ns                 ;
; Not operational: Clock Skew > Data Delay ; EB:EB3|OP ; MIN2[2]       ; clk        ; clk      ; None                       ; None                       ; 5.123 ns                 ;
; Not operational: Clock Skew > Data Delay ; SEC2[3]   ; SEC1[3]~latch ; clk        ; clk      ; None                       ; None                       ; 2.255 ns                 ;
; Not operational: Clock Skew > Data Delay ; EB:EB2|OP ; TG            ; clk        ; clk      ; None                       ; None                       ; 5.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; QCB       ; Q             ; clk        ; clk      ; None                       ; None                       ; 1.954 ns                 ;
; Not operational: Clock Skew > Data Delay ; EB:EB3|OP ; QC            ; clk        ; clk      ; None                       ; None                       ; 3.126 ns                 ;
; Not operational: Clock Skew > Data Delay ; QC        ; QCB           ; clk        ; clk      ; None                       ; None                       ; 1.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; SEC2[0]   ; SEC2[0]       ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; QC        ; QC            ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; TG        ; TG            ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; SEC2[1]   ; SEC2[1]       ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; MIN2[3]   ; MIN2[3]       ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; MIN2[0]   ; MIN2[0]       ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; MIN2[1]   ; MIN2[1]       ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; MIN2[2]   ; MIN2[2]       ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; SEC2[6]   ; SEC1[6]~latch ; clk        ; clk      ; None                       ; None                       ; 3.004 ns                 ;
; Not operational: Clock Skew > Data Delay ; EB:EB1|OP ; QC            ; clk        ; clk      ; None                       ; None                       ; 3.369 ns                 ;
+------------------------------------------+-----------+---------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------+
; tsu                                                             ;
+-------+--------------+------------+------+-----------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To        ; To Clock ;
+-------+--------------+------------+------+-----------+----------+
; N/A   ; None         ; 4.637 ns   ; key1 ; EB:EB1|OP ; clk      ;
; N/A   ; None         ; 0.136 ns   ; key2 ; EB:EB2|OP ; clk      ;
; N/A   ; None         ; 0.060 ns   ; key3 ; EB:EB3|OP ; clk      ;
; N/A   ; None         ; -0.421 ns  ; key4 ; EB:EB4|OP ; clk      ;
; N/A   ; None         ; -0.919 ns  ; key5 ; EB:EB5|OP ; clk      ;
+-------+--------------+------------+------+-----------+----------+


+---------------------------------------------------------------------------------+
; tco                                                                             ;
+-------+--------------+------------+------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From             ; To          ; From Clock ;
+-------+--------------+------------+------------------+-------------+------------+
; N/A   ; None         ; 15.598 ns  ; Q                ; led         ; clk        ;
; N/A   ; None         ; 14.379 ns  ; seg7data[3]~reg0 ; seg7data[3] ; clk        ;
; N/A   ; None         ; 14.353 ns  ; seg7data[1]~reg0 ; seg7data[1] ; clk        ;
; N/A   ; None         ; 14.352 ns  ; seg7data[2]~reg0 ; seg7data[2] ; clk        ;
; N/A   ; None         ; 14.067 ns  ; seg7data[0]~reg0 ; seg7data[0] ; clk        ;
; N/A   ; None         ; 13.960 ns  ; seg7data[4]~reg0 ; seg7data[4] ; clk        ;
; N/A   ; None         ; 13.936 ns  ; seg7data[5]~reg0 ; seg7data[5] ; clk        ;
; N/A   ; None         ; 13.922 ns  ; seg7com[3]~reg0  ; seg7com[3]  ; clk        ;
; N/A   ; None         ; 13.921 ns  ; seg7data[6]~reg0 ; seg7data[6] ; clk        ;
; N/A   ; None         ; 13.879 ns  ; seg7com[2]~reg0  ; seg7com[2]  ; clk        ;
; N/A   ; None         ; 13.878 ns  ; seg7com[1]~reg0  ; seg7com[1]  ; clk        ;
; N/A   ; None         ; 13.499 ns  ; seg7com[0]~reg0  ; seg7com[0]  ; clk        ;
+-------+--------------+------------+------------------+-------------+------------+


+-----------------------------------------------------------------------+
; th                                                                    ;
+---------------+-------------+-----------+------+-----------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To        ; To Clock ;
+---------------+-------------+-----------+------+-----------+----------+
; N/A           ; None        ; 1.185 ns  ; key5 ; EB:EB5|OP ; clk      ;
; N/A           ; None        ; 0.687 ns  ; key4 ; EB:EB4|OP ; clk      ;
; N/A           ; None        ; 0.206 ns  ; key3 ; EB:EB3|OP ; clk      ;
; N/A           ; None        ; 0.130 ns  ; key2 ; EB:EB2|OP ; clk      ;
; N/A           ; None        ; -4.371 ns ; key1 ; EB:EB1|OP ; clk      ;
+---------------+-------------+-----------+------+-----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Wed Jun 01 14:50:31 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off responder -c responder --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "SEC1[0]~latch" is a latch
    Warning: Node "JFW~latch" is a latch
    Warning: Node "SEC1[6]~latch" is a latch
    Warning: Node "SEC1[5]~latch" is a latch
    Warning: Node "MIN1[3]~latch" is a latch
    Warning: Node "MIN1[0]~latch" is a latch
    Warning: Node "MIN1[1]~latch" is a latch
    Warning: Node "MIN1[2]~latch" is a latch
    Warning: Node "SEC1[1]~latch" is a latch
    Warning: Node "SEC1[3]~latch" is a latch
    Warning: Node "SEC1[4]~latch" is a latch
    Warning: Node "SEC1[2]~latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 13 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "JFW~latch" as buffer
    Info: Detected ripple clock "EB:EB5|OP" as buffer
    Info: Detected ripple clock "EB:EB1|OP" as buffer
    Info: Detected ripple clock "EB:EB3|OP" as buffer
    Info: Detected ripple clock "EB:EB2|OP" as buffer
    Info: Detected ripple clock "BJF" as buffer
    Info: Detected ripple clock "EB:EB4|OP" as buffer
    Info: Detected gated clock "ABCT" as buffer
    Info: Detected gated clock "JFW~2" as buffer
    Info: Detected ripple clock "JFW~_emulated" as buffer
    Info: Detected ripple clock "QC" as buffer
    Info: Detected gated clock "JFW~head_lut" as buffer
    Info: Detected ripple clock "T" as buffer
Info: Clock "clk" has Internal fmax of 19.23 MHz between source register "SEC1[4]~latch" and destination register "seg7data[5]~reg0" (period= 52.004 ns)
    Info: + Longest register to register delay is 22.125 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y10_N4; Fanout = 2; REG Node = 'SEC1[4]~latch'
        Info: 2: + IC(1.053 ns) + CELL(0.206 ns) = 1.259 ns; Loc. = LCCOMB_X25_Y10_N0; Fanout = 4; COMB Node = 'SEC1[4]~head_lut'
        Info: 3: + IC(0.699 ns) + CELL(0.370 ns) = 2.328 ns; Loc. = LCCOMB_X24_Y10_N8; Fanout = 2; COMB Node = 'Equal3~2'
        Info: 4: + IC(1.050 ns) + CELL(0.206 ns) = 3.584 ns; Loc. = LCCOMB_X26_Y10_N4; Fanout = 5; COMB Node = 'Equal3~4'
        Info: 5: + IC(1.049 ns) + CELL(0.202 ns) = 4.835 ns; Loc. = LCCOMB_X24_Y10_N18; Fanout = 1; COMB Node = 'SEC1~9'
        Info: 6: + IC(0.358 ns) + CELL(0.206 ns) = 5.399 ns; Loc. = LCCOMB_X24_Y10_N20; Fanout = 7; COMB Node = 'SEC1~10'
        Info: 7: + IC(0.409 ns) + CELL(0.621 ns) = 6.429 ns; Loc. = LCCOMB_X24_Y10_N28; Fanout = 1; COMB Node = 'lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_3_result_int[3]~5'
        Info: 8: + IC(0.000 ns) + CELL(0.506 ns) = 6.935 ns; Loc. = LCCOMB_X24_Y10_N30; Fanout = 11; COMB Node = 'lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_3_result_int[4]~6'
        Info: 9: + IC(1.485 ns) + CELL(0.206 ns) = 8.626 ns; Loc. = LCCOMB_X19_Y10_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|StageOut[21]~32'
        Info: 10: + IC(0.398 ns) + CELL(0.621 ns) = 9.645 ns; Loc. = LCCOMB_X19_Y10_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[1]~1'
        Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 9.731 ns; Loc. = LCCOMB_X19_Y10_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[2]~3'
        Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 9.817 ns; Loc. = LCCOMB_X19_Y10_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[3]~5'
        Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 9.903 ns; Loc. = LCCOMB_X19_Y10_N28; Fanout = 1; COMB Node = 'lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[4]~7'
        Info: 14: + IC(0.000 ns) + CELL(0.506 ns) = 10.409 ns; Loc. = LCCOMB_X19_Y10_N30; Fanout = 14; COMB Node = 'lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_4_result_int[5]~8'
        Info: 15: + IC(1.042 ns) + CELL(0.370 ns) = 11.821 ns; Loc. = LCCOMB_X21_Y10_N30; Fanout = 3; COMB Node = 'lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|StageOut[32]~58'
        Info: 16: + IC(0.612 ns) + CELL(0.596 ns) = 13.029 ns; Loc. = LCCOMB_X20_Y10_N26; Fanout = 1; COMB Node = 'lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_5_result_int[5]~9'
        Info: 17: + IC(0.000 ns) + CELL(0.506 ns) = 13.535 ns; Loc. = LCCOMB_X20_Y10_N28; Fanout = 12; COMB Node = 'lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_5_result_int[6]~10'
        Info: 18: + IC(0.743 ns) + CELL(0.206 ns) = 14.484 ns; Loc. = LCCOMB_X21_Y10_N18; Fanout = 1; COMB Node = 'lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|StageOut[39]~55'
        Info: 19: + IC(1.454 ns) + CELL(0.621 ns) = 16.559 ns; Loc. = LCCOMB_X20_Y12_N10; Fanout = 1; COMB Node = 'lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_6_result_int[5]~9'
        Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 16.645 ns; Loc. = LCCOMB_X20_Y12_N12; Fanout = 1; COMB Node = 'lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_6_result_int[6]~11'
        Info: 21: + IC(0.000 ns) + CELL(0.506 ns) = 17.151 ns; Loc. = LCCOMB_X20_Y12_N14; Fanout = 3; COMB Node = 'lpm_divide:Mod4|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider|add_sub_6_result_int[7]~12'
        Info: 22: + IC(0.389 ns) + CELL(0.366 ns) = 17.906 ns; Loc. = LCCOMB_X20_Y12_N16; Fanout = 1; COMB Node = 'M1~13'
        Info: 23: + IC(0.365 ns) + CELL(0.366 ns) = 18.637 ns; Loc. = LCCOMB_X20_Y12_N18; Fanout = 1; COMB Node = 'M1~16'
        Info: 24: + IC(0.359 ns) + CELL(0.206 ns) = 19.202 ns; Loc. = LCCOMB_X20_Y12_N24; Fanout = 2; COMB Node = 'M1~18'
        Info: 25: + IC(0.719 ns) + CELL(0.206 ns) = 20.127 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 1; COMB Node = 'Mux82~0'
        Info: 26: + IC(0.360 ns) + CELL(0.206 ns) = 20.693 ns; Loc. = LCCOMB_X19_Y12_N14; Fanout = 7; COMB Node = 'Mux82~1'
        Info: 27: + IC(0.674 ns) + CELL(0.650 ns) = 22.017 ns; Loc. = LCCOMB_X19_Y12_N18; Fanout = 1; COMB Node = 'Mux86~0'
        Info: 28: + IC(0.000 ns) + CELL(0.108 ns) = 22.125 ns; Loc. = LCFF_X19_Y12_N19; Fanout = 1; REG Node = 'seg7data[5]~reg0'
        Info: Total cell delay = 8.907 ns ( 40.26 % )
        Info: Total interconnect delay = 13.218 ns ( 59.74 % )
    Info: - Smallest clock skew is -3.917 ns
        Info: + Shortest clock path from clock "clk" to destination register is 8.189 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 7; CLK Node = 'clk'
            Info: 2: + IC(1.432 ns) + CELL(0.970 ns) = 3.502 ns; Loc. = LCFF_X15_Y6_N3; Fanout = 2; REG Node = 'T'
            Info: 3: + IC(3.168 ns) + CELL(0.000 ns) = 6.670 ns; Loc. = CLKCTRL_G1; Fanout = 57; COMB Node = 'T~clkctrl'
            Info: 4: + IC(0.853 ns) + CELL(0.666 ns) = 8.189 ns; Loc. = LCFF_X19_Y12_N19; Fanout = 1; REG Node = 'seg7data[5]~reg0'
            Info: Total cell delay = 2.736 ns ( 33.41 % )
            Info: Total interconnect delay = 5.453 ns ( 66.59 % )
        Info: - Longest clock path from clock "clk" to source register is 12.106 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 7; CLK Node = 'clk'
            Info: 2: + IC(1.451 ns) + CELL(0.970 ns) = 3.521 ns; Loc. = LCFF_X21_Y6_N25; Fanout = 7; REG Node = 'EB:EB2|OP'
            Info: 3: + IC(1.556 ns) + CELL(0.624 ns) = 5.701 ns; Loc. = LCCOMB_X25_Y8_N24; Fanout = 2; COMB Node = 'ABCT'
            Info: 4: + IC(0.323 ns) + CELL(0.970 ns) = 6.994 ns; Loc. = LCFF_X25_Y8_N1; Fanout = 16; REG Node = 'QC'
            Info: 5: + IC(1.129 ns) + CELL(0.370 ns) = 8.493 ns; Loc. = LCCOMB_X26_Y10_N0; Fanout = 3; COMB Node = 'JFW~2'
            Info: 6: + IC(0.379 ns) + CELL(0.206 ns) = 9.078 ns; Loc. = LCCOMB_X26_Y10_N2; Fanout = 13; COMB Node = 'JFW~head_lut'
            Info: 7: + IC(1.464 ns) + CELL(0.000 ns) = 10.542 ns; Loc. = CLKCTRL_G6; Fanout = 26; COMB Node = 'JFW~head_lutclkctrl'
            Info: 8: + IC(1.358 ns) + CELL(0.206 ns) = 12.106 ns; Loc. = LCCOMB_X22_Y10_N4; Fanout = 2; REG Node = 'SEC1[4]~latch'
            Info: Total cell delay = 4.446 ns ( 36.73 % )
            Info: Total interconnect delay = 7.660 ns ( 63.27 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is -0.040 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 53 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "EB:EB2|OP" and destination pin or register "TEAM[0]" for clock "clk" (Hold time is 4.211 ns)
    Info: + Largest clock skew is 6.176 ns
        Info: + Longest clock path from clock "clk" to destination register is 9.393 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 7; CLK Node = 'clk'
            Info: 2: + IC(1.451 ns) + CELL(0.970 ns) = 3.521 ns; Loc. = LCFF_X21_Y6_N25; Fanout = 7; REG Node = 'EB:EB2|OP'
            Info: 3: + IC(1.556 ns) + CELL(0.624 ns) = 5.701 ns; Loc. = LCCOMB_X25_Y8_N24; Fanout = 2; COMB Node = 'ABCT'
            Info: 4: + IC(2.186 ns) + CELL(0.000 ns) = 7.887 ns; Loc. = CLKCTRL_G0; Fanout = 14; COMB Node = 'ABCT~clkctrl'
            Info: 5: + IC(0.840 ns) + CELL(0.666 ns) = 9.393 ns; Loc. = LCFF_X18_Y9_N25; Fanout = 6; REG Node = 'TEAM[0]'
            Info: Total cell delay = 3.360 ns ( 35.77 % )
            Info: Total interconnect delay = 6.033 ns ( 64.23 % )
        Info: - Shortest clock path from clock "clk" to source register is 3.217 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 7; CLK Node = 'clk'
            Info: 2: + IC(1.451 ns) + CELL(0.666 ns) = 3.217 ns; Loc. = LCFF_X21_Y6_N25; Fanout = 7; REG Node = 'EB:EB2|OP'
            Info: Total cell delay = 1.766 ns ( 54.90 % )
            Info: Total interconnect delay = 1.451 ns ( 45.10 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 1.967 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y6_N25; Fanout = 7; REG Node = 'EB:EB2|OP'
        Info: 2: + IC(1.540 ns) + CELL(0.319 ns) = 1.859 ns; Loc. = LCCOMB_X18_Y9_N24; Fanout = 1; COMB Node = 'QC~2'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.967 ns; Loc. = LCFF_X18_Y9_N25; Fanout = 6; REG Node = 'TEAM[0]'
        Info: Total cell delay = 0.427 ns ( 21.71 % )
        Info: Total interconnect delay = 1.540 ns ( 78.29 % )
    Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "EB:EB1|OP" (data pin = "key1", clock pin = "clk") is 4.637 ns
    Info: + Longest pin to register delay is 7.991 ns
        Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_72; Fanout = 18; PIN Node = 'key1'
        Info: 2: + IC(6.182 ns) + CELL(0.855 ns) = 7.991 ns; Loc. = LCFF_X25_Y6_N23; Fanout = 6; REG Node = 'EB:EB1|OP'
        Info: Total cell delay = 1.809 ns ( 22.64 % )
        Info: Total interconnect delay = 6.182 ns ( 77.36 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "clk" to destination register is 3.314 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 7; CLK Node = 'clk'
        Info: 2: + IC(1.548 ns) + CELL(0.666 ns) = 3.314 ns; Loc. = LCFF_X25_Y6_N23; Fanout = 6; REG Node = 'EB:EB1|OP'
        Info: Total cell delay = 1.766 ns ( 53.29 % )
        Info: Total interconnect delay = 1.548 ns ( 46.71 % )
Info: tco from clock "clk" to destination pin "led" through register "Q" is 15.598 ns
    Info: + Longest clock path from clock "clk" to source register is 10.541 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 7; CLK Node = 'clk'
        Info: 2: + IC(1.877 ns) + CELL(0.970 ns) = 3.947 ns; Loc. = LCFF_X26_Y6_N13; Fanout = 2; REG Node = 'EB:EB4|OP'
        Info: 3: + IC(5.085 ns) + CELL(0.000 ns) = 9.032 ns; Loc. = CLKCTRL_G3; Fanout = 22; COMB Node = 'EB:EB4|OP~clkctrl'
        Info: 4: + IC(0.843 ns) + CELL(0.666 ns) = 10.541 ns; Loc. = LCFF_X26_Y8_N25; Fanout = 11; REG Node = 'Q'
        Info: Total cell delay = 2.736 ns ( 25.96 % )
        Info: Total interconnect delay = 7.805 ns ( 74.04 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 4.753 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y8_N25; Fanout = 11; REG Node = 'Q'
        Info: 2: + IC(1.497 ns) + CELL(3.256 ns) = 4.753 ns; Loc. = PIN_71; Fanout = 0; PIN Node = 'led'
        Info: Total cell delay = 3.256 ns ( 68.50 % )
        Info: Total interconnect delay = 1.497 ns ( 31.50 % )
Info: th for register "EB:EB5|OP" (data pin = "key5", clock pin = "clk") is 1.185 ns
    Info: + Longest clock path from clock "clk" to destination register is 3.727 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 7; CLK Node = 'clk'
        Info: 2: + IC(1.961 ns) + CELL(0.666 ns) = 3.727 ns; Loc. = LCFF_X24_Y7_N5; Fanout = 2; REG Node = 'EB:EB5|OP'
        Info: Total cell delay = 1.766 ns ( 47.38 % )
        Info: Total interconnect delay = 1.961 ns ( 52.62 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 2.848 ns
        Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 18; PIN Node = 'key5'
        Info: 2: + IC(0.883 ns) + CELL(0.855 ns) = 2.848 ns; Loc. = LCFF_X24_Y7_N5; Fanout = 2; REG Node = 'EB:EB5|OP'
        Info: Total cell delay = 1.965 ns ( 69.00 % )
        Info: Total interconnect delay = 0.883 ns ( 31.00 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 255 megabytes
    Info: Processing ended: Wed Jun 01 14:50:32 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


