m255
K4
z2
!s99 nomlopt
!s11f vlog 2021.2 2021.04, Apr 14 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/simulation/questa
T_opt
!s110 1682873937
V6Z9zlZAkZZ`A]bBbd9c>;0
04 11 4 work UnitTestALU fast 0
=1-047c16432f6e-644e9e51-30-2fc4
!s124 OEM10U5 
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work +acc
Z1 tCvgOpt 0
n@_opt
OL;O;2021.2;73
vALU
Z2 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
Z3 !s110 1682873936
!i10b 1
!s100 TB9o46aDDY^?U7BT9R:LP0
ISBPieSn<QNX8bXDW]<^MR2
S1
R0
w1682870922
8C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/ALU.sv
FC:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/ALU.sv
!i122 3
L0 1 19
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OL;L;2021.2;73
r1
!s85 0
31
Z6 !s108 1682873936.000000
!s107 C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/ALU.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture|C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/ALU.sv|
!i113 0
Z7 o-sv -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z8 !s92 -sv -work work +incdir+C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
n@a@l@u
vMux
R2
R3
!i10b 1
!s100 2E2<<U=F`QK0BjEW@8Kc;0
I56K3J>57N4:VlfMQQhUXz0
S1
R0
w1682870739
8C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/Mux.sv
FC:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/Mux.sv
!i122 2
L0 1 38
R4
R5
r1
!s85 0
31
R6
!s107 C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/Mux.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture|C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/Mux.sv|
!i113 0
R7
R8
R1
n@mux
vOperator
R2
R3
!i10b 1
!s100 3jN8e6h[gDL9jn?HdLL^<2
IbDlB[dGQ8EL@EjmYDYR>[0
S1
R0
w1682870878
8C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/Operator.sv
FC:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/Operator.sv
!i122 1
L0 1 32
R4
R5
r1
!s85 0
31
R6
!s107 C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/Operator.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture|C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/Operator.sv|
!i113 0
R7
R8
R1
n@operator
vSetFlags
R2
R3
!i10b 1
!s100 nXhhS>I:P;i@]e[?EPN9k2
IMbI8Thg:h@MCGgUm6NI613
S1
R0
w1682872800
8C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/SetFlags.sv
FC:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/SetFlags.sv
!i122 0
Z9 L0 1 31
R4
R5
r1
!s85 0
31
R6
!s107 C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/SetFlags.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture|C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/SetFlags.sv|
!i113 0
R7
R8
R1
n@set@flags
vTestALU
R2
R3
!i10b 1
!s100 El7];5NAAknEK=LUePzY>1
If4iL>c?157P85Q<n615D?2
S1
R0
w1682872920
8C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/TestALU.sv
FC:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/TestALU.sv
!i122 5
L0 1 23
R4
R5
r1
!s85 0
31
R6
!s107 C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/TestALU.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture|C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/TestALU.sv|
!i113 0
R7
R8
R1
n@test@a@l@u
vTestOperator
R2
R3
!i10b 1
!s100 HNKgl9SX<CSN:NGa19?SN0
I91zLYd^VKoiTG]<`TLF_J1
S1
R0
w1682871299
8C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/TestOperator.sv
FC:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/TestOperator.sv
!i122 4
R9
R4
R5
r1
!s85 0
31
R6
!s107 C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/TestOperator.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture|C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/TestOperator.sv|
!i113 0
R7
R8
R1
n@test@operator
vUnitTestALU
R2
R3
!i10b 1
!s100 DV=ef5zC905?[Z0_24kU:2
I>Kbh;m];42ZnDD81^]cOX0
S1
R0
w1682873315
8C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/UnitTestALU.sv
FC:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/UnitTestALU.sv
!i122 6
L0 1 91
R4
R5
r1
!s85 0
31
R6
!s107 C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/UnitTestALU.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture|C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/UnitTestALU.sv|
!i113 0
R7
R8
R1
n@unit@test@a@l@u
