#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Nov 27 19:53:42 2023
# Process ID: 28184
# Current directory: D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12524 D:\three_verilog\MIPI_DDR3_HDMI\sim\MIPI_trans\MIPI_trans.xpr
# Log file: D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/vivado.log
# Journal file: D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans\vivado.jou
# Running On: LAPTOP-H1858A6E, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 16828 MB
#-----------------------------------------------------------
start_gui
open_project D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2167.824 ; gain = 337.562
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Mipi_SIM'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'C:\modeltech64_10.5\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'C:/SIM_DATA/M2020_V2022/modelsim.ini' copied to run dir:'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Mipi_SIM' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {tb_Mipi_SIM_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying C:\SIM_DATA\M2020_V2022\modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:54:15 on Nov 27,2023
# vlog -incr -mfcu -work xil_defaultlib ../../../../../../rtl/MIPI_rx/ECC_Calculate_Haming.v ../../../../../../rtl/MIPI_rx/MIPI_test_top/MIPI_SIM_top.v ../../../../../../rtl/MIPI_rx/Mipi_Byte_Alignment.v ../../../../../../rtl/MIPI_rx/Mipi_Lane_Alignment.v ../../../../../../rtl/MIPI_rx/Mipi_Unpacket.v ../../../../MIPI_trans.srcs/sim_1/new/tb_Mipi_SIM.v 
# -- Skipping module ECC_Calculate_Haming
# -- Skipping module MIPI_SIM_top
# -- Skipping module Mipi_Byte_Alignment
# -- Skipping module Mipi_Lane_Alignment
# -- Compiling module Mipi_Unpacket
# -- Skipping module tb_Mipi_SIM
# 
# Top level modules:
# 	tb_Mipi_SIM
# End time: 19:54:15 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:54:15 on Nov 27,2023
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 19:54:15 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
Program launched (PID=23576)
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Mipi_SIM'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'C:\modeltech64_10.5\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'C:/SIM_DATA/M2020_V2022/modelsim.ini' copied to run dir:'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Mipi_SIM' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {tb_Mipi_SIM_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying C:\SIM_DATA\M2020_V2022\modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:54:59 on Nov 27,2023
# vlog -incr -mfcu -work xil_defaultlib ../../../../../../rtl/MIPI_rx/ECC_Calculate_Haming.v ../../../../../../rtl/MIPI_rx/MIPI_test_top/MIPI_SIM_top.v ../../../../../../rtl/MIPI_rx/Mipi_Byte_Alignment.v ../../../../../../rtl/MIPI_rx/Mipi_Lane_Alignment.v ../../../../../../rtl/MIPI_rx/Mipi_Unpacket.v ../../../../MIPI_trans.srcs/sim_1/new/tb_Mipi_SIM.v 
# -- Skipping module ECC_Calculate_Haming
# -- Skipping module MIPI_SIM_top
# -- Skipping module Mipi_Byte_Alignment
# -- Skipping module Mipi_Lane_Alignment
# -- Compiling module Mipi_Unpacket
# -- Skipping module tb_Mipi_SIM
# 
# Top level modules:
# 	tb_Mipi_SIM
# End time: 19:54:59 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:54:59 on Nov 27,2023
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 19:54:59 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
Program launched (PID=16852)
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 27 20:32:10 2023...
