<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ikphyreg.h source code [netbsd/sys/dev/mii/ikphyreg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/mii/ikphyreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>mii</a>/<a href='ikphyreg.h.html'>ikphyreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: ikphyreg.h,v 1.3 2016/10/28 05:50:18 msaitoh Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td><i>/*******************************************************************************</i></td></tr>
<tr><th id="3">3</th><td><i>Copyright (c) 2001-2005, Intel Corporation </i></td></tr>
<tr><th id="4">4</th><td><i>All rights reserved.</i></td></tr>
<tr><th id="5">5</th><td><i></i></td></tr>
<tr><th id="6">6</th><td><i>Redistribution and use in source and binary forms, with or without </i></td></tr>
<tr><th id="7">7</th><td><i>modification, are permitted provided that the following conditions are met:</i></td></tr>
<tr><th id="8">8</th><td><i></i></td></tr>
<tr><th id="9">9</th><td><i> 1. Redistributions of source code must retain the above copyright notice, </i></td></tr>
<tr><th id="10">10</th><td><i>    this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="11">11</th><td><i></i></td></tr>
<tr><th id="12">12</th><td><i> 2. Redistributions in binary form must reproduce the above copyright </i></td></tr>
<tr><th id="13">13</th><td><i>    notice, this list of conditions and the following disclaimer in the </i></td></tr>
<tr><th id="14">14</th><td><i>    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="15">15</th><td><i></i></td></tr>
<tr><th id="16">16</th><td><i> 3. Neither the name of the Intel Corporation nor the names of its </i></td></tr>
<tr><th id="17">17</th><td><i>    contributors may be used to endorse or promote products derived from </i></td></tr>
<tr><th id="18">18</th><td><i>    this software without specific prior written permission.</i></td></tr>
<tr><th id="19">19</th><td><i></i></td></tr>
<tr><th id="20">20</th><td><i>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"</i></td></tr>
<tr><th id="21">21</th><td><i>AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE </i></td></tr>
<tr><th id="22">22</th><td><i>IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE </i></td></tr>
<tr><th id="23">23</th><td><i>ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE </i></td></tr>
<tr><th id="24">24</th><td><i>LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR </i></td></tr>
<tr><th id="25">25</th><td><i>CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF </i></td></tr>
<tr><th id="26">26</th><td><i>SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS </i></td></tr>
<tr><th id="27">27</th><td><i>INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN </i></td></tr>
<tr><th id="28">28</th><td><i>CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) </i></td></tr>
<tr><th id="29">29</th><td><i>ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="30">30</th><td><i>POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="31">31</th><td><i>*******************************************************************************/</i></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><i>/*</i></td></tr>
<tr><th id="34">34</th><td><i> * Copied from the Intel code, and then modified to match NetBSD</i></td></tr>
<tr><th id="35">35</th><td><i> * style for MII registers more.</i></td></tr>
<tr><th id="36">36</th><td><i> */</i></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><i>/* Bits...</i></td></tr>
<tr><th id="39">39</th><td><i> * 15-5: page</i></td></tr>
<tr><th id="40">40</th><td><i> * 4-0: register offset</i></td></tr>
<tr><th id="41">41</th><td><i> */</i></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/GG82563_PAGE_SHIFT" data-ref="_M/GG82563_PAGE_SHIFT">GG82563_PAGE_SHIFT</dfn>        5</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/GG82563_REG" data-ref="_M/GG82563_REG">GG82563_REG</dfn>(page, reg)    \</u></td></tr>
<tr><th id="44">44</th><td><u>        (((page) &lt;&lt; GG82563_PAGE_SHIFT) | ((reg) &amp; MII_ADDRMASK))</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/GG82563_MIN_ALT_REG" data-ref="_M/GG82563_MIN_ALT_REG">GG82563_MIN_ALT_REG</dfn>       30</u></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/GG82563_MAX_MULTI_PAGE_REG" data-ref="_M/GG82563_MAX_MULTI_PAGE_REG">GG82563_MAX_MULTI_PAGE_REG</dfn>     0xF   /* Registers equal on all pages */</u></td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><i>/* GG82563 Specific Registers */</i></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/GG82563_PHY_SPEC_CTRL" data-ref="_M/GG82563_PHY_SPEC_CTRL">GG82563_PHY_SPEC_CTRL</dfn>	GG82563_REG(0, 16) /* PHY Specific Control */</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSCR_DISABLE_JABBER" data-ref="_M/GG82563_PSCR_DISABLE_JABBER">GG82563_PSCR_DISABLE_JABBER</dfn>             0x0001 /* 1=Disable Jabber */</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSCR_POLARITY_REVERSAL_DISABLE" data-ref="_M/GG82563_PSCR_POLARITY_REVERSAL_DISABLE">GG82563_PSCR_POLARITY_REVERSAL_DISABLE</dfn>  0x0002 /* 1=Polarity Reversal Disabled */</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSCR_POWER_DOWN" data-ref="_M/GG82563_PSCR_POWER_DOWN">GG82563_PSCR_POWER_DOWN</dfn>                 0x0004 /* 1=Power Down */</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSCR_COPPER_TRANSMITER_DISABLE" data-ref="_M/GG82563_PSCR_COPPER_TRANSMITER_DISABLE">GG82563_PSCR_COPPER_TRANSMITER_DISABLE</dfn>  0x0008 /* 1=Transmitter Disabled */</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSCR_CROSSOVER_MODE_MASK" data-ref="_M/GG82563_PSCR_CROSSOVER_MODE_MASK">GG82563_PSCR_CROSSOVER_MODE_MASK</dfn>        0x0060</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSCR_CROSSOVER_MODE_MDI" data-ref="_M/GG82563_PSCR_CROSSOVER_MODE_MDI">GG82563_PSCR_CROSSOVER_MODE_MDI</dfn>         0x0000 /* 00=Manual MDI configuration */</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSCR_CROSSOVER_MODE_MDIX" data-ref="_M/GG82563_PSCR_CROSSOVER_MODE_MDIX">GG82563_PSCR_CROSSOVER_MODE_MDIX</dfn>        0x0020 /* 01=Manual MDIX configuration */</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSCR_CROSSOVER_MODE_AUTO" data-ref="_M/GG82563_PSCR_CROSSOVER_MODE_AUTO">GG82563_PSCR_CROSSOVER_MODE_AUTO</dfn>        0x0060 /* 11=Automatic crossover */</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSCR_ENALBE_EXTENDED_DISTANCE" data-ref="_M/GG82563_PSCR_ENALBE_EXTENDED_DISTANCE">GG82563_PSCR_ENALBE_EXTENDED_DISTANCE</dfn>   0x0080 /* 1=Enable Extended Distance */</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSCR_ENERGY_DETECT_MASK" data-ref="_M/GG82563_PSCR_ENERGY_DETECT_MASK">GG82563_PSCR_ENERGY_DETECT_MASK</dfn>         0x0300</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSCR_ENERGY_DETECT_OFF" data-ref="_M/GG82563_PSCR_ENERGY_DETECT_OFF">GG82563_PSCR_ENERGY_DETECT_OFF</dfn>          0x0000 /* 00,01=Off */</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSCR_ENERGY_DETECT_RX" data-ref="_M/GG82563_PSCR_ENERGY_DETECT_RX">GG82563_PSCR_ENERGY_DETECT_RX</dfn>           0x0200 /* 10=Sense on Rx only (Energy Detect) */</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSCR_ENERGY_DETECT_RX_TM" data-ref="_M/GG82563_PSCR_ENERGY_DETECT_RX_TM">GG82563_PSCR_ENERGY_DETECT_RX_TM</dfn>        0x0300 /* 11=Sense and Tx NLP */</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSCR_FORCE_LINK_GOOD" data-ref="_M/GG82563_PSCR_FORCE_LINK_GOOD">GG82563_PSCR_FORCE_LINK_GOOD</dfn>            0x0400 /* 1=Force Link Good */</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSCR_DOWNSHIFT_ENABLE" data-ref="_M/GG82563_PSCR_DOWNSHIFT_ENABLE">GG82563_PSCR_DOWNSHIFT_ENABLE</dfn>           0x0800 /* 1=Enable Downshift */</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSCR_DOWNSHIFT_COUNTER_MASK" data-ref="_M/GG82563_PSCR_DOWNSHIFT_COUNTER_MASK">GG82563_PSCR_DOWNSHIFT_COUNTER_MASK</dfn>     0x7000</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSCR_DOWNSHIFT_COUNTER_SHIFT" data-ref="_M/GG82563_PSCR_DOWNSHIFT_COUNTER_SHIFT">GG82563_PSCR_DOWNSHIFT_COUNTER_SHIFT</dfn>    12</u></td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/GG82563_PHY_SPEC_STATUS" data-ref="_M/GG82563_PHY_SPEC_STATUS">GG82563_PHY_SPEC_STATUS</dfn>	GG82563_REG(0, 17) /* PHY Specific Status */</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSSR_JABBER" data-ref="_M/GG82563_PSSR_JABBER">GG82563_PSSR_JABBER</dfn>                0x0001 /* 1=Jabber */</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSSR_POLARITY" data-ref="_M/GG82563_PSSR_POLARITY">GG82563_PSSR_POLARITY</dfn>              0x0002 /* 1=Polarity Reversed */</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSSR_LINK" data-ref="_M/GG82563_PSSR_LINK">GG82563_PSSR_LINK</dfn>                  0x0008 /* 1=Link is Up */</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSSR_ENERGY_DETECT" data-ref="_M/GG82563_PSSR_ENERGY_DETECT">GG82563_PSSR_ENERGY_DETECT</dfn>         0x0010 /* 1=Sleep, 0=Active */</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSSR_DOWNSHIFT" data-ref="_M/GG82563_PSSR_DOWNSHIFT">GG82563_PSSR_DOWNSHIFT</dfn>             0x0020 /* 1=Downshift */</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSSR_CROSSOVER_STATUS" data-ref="_M/GG82563_PSSR_CROSSOVER_STATUS">GG82563_PSSR_CROSSOVER_STATUS</dfn>      0x0040 /* 1=MDIX, 0=MDI */</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSSR_RX_PAUSE_ENABLED" data-ref="_M/GG82563_PSSR_RX_PAUSE_ENABLED">GG82563_PSSR_RX_PAUSE_ENABLED</dfn>      0x0100 /* 1=Receive Pause Enabled */</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSSR_TX_PAUSE_ENABLED" data-ref="_M/GG82563_PSSR_TX_PAUSE_ENABLED">GG82563_PSSR_TX_PAUSE_ENABLED</dfn>      0x0200 /* 1=Transmit Pause Enabled */</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSSR_LINK_UP" data-ref="_M/GG82563_PSSR_LINK_UP">GG82563_PSSR_LINK_UP</dfn>               0x0400 /* 1=Link Up */</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSSR_SPEED_DUPLEX_RESOLVED" data-ref="_M/GG82563_PSSR_SPEED_DUPLEX_RESOLVED">GG82563_PSSR_SPEED_DUPLEX_RESOLVED</dfn> 0x0800 /* 1=Resolved */</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSSR_PAGE_RECEIVED" data-ref="_M/GG82563_PSSR_PAGE_RECEIVED">GG82563_PSSR_PAGE_RECEIVED</dfn>         0x1000 /* 1=Page Received */</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSSR_DUPLEX" data-ref="_M/GG82563_PSSR_DUPLEX">GG82563_PSSR_DUPLEX</dfn>                0x2000 /* 1-Full-Duplex */</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSSR_SPEED_MASK" data-ref="_M/GG82563_PSSR_SPEED_MASK">GG82563_PSSR_SPEED_MASK</dfn>            0xC000</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSSR_SPEED_10MBPS" data-ref="_M/GG82563_PSSR_SPEED_10MBPS">GG82563_PSSR_SPEED_10MBPS</dfn>          0x0000 /* 00=10Mbps */</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSSR_SPEED_100MBPS" data-ref="_M/GG82563_PSSR_SPEED_100MBPS">GG82563_PSSR_SPEED_100MBPS</dfn>         0x4000 /* 01=100Mbps */</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSSR_SPEED_1000MBPS" data-ref="_M/GG82563_PSSR_SPEED_1000MBPS">GG82563_PSSR_SPEED_1000MBPS</dfn>        0x8000 /* 10=1000Mbps */</u></td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/GG82563_PHY_INT_ENABLE" data-ref="_M/GG82563_PHY_INT_ENABLE">GG82563_PHY_INT_ENABLE</dfn>          \</u></td></tr>
<tr><th id="89">89</th><td><u>        GG82563_REG(0, 18) /* Interrupt Enable */</u></td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/GG82563_PHY_SPEC_STATUS_2" data-ref="_M/GG82563_PHY_SPEC_STATUS_2">GG82563_PHY_SPEC_STATUS_2</dfn> GG82563_REG(0, 19) /* PHY Specific Status 2 */</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSSR2_JABBER" data-ref="_M/GG82563_PSSR2_JABBER">GG82563_PSSR2_JABBER</dfn>                0x0001 /* 1=Jabber */</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSSR2_POLARITY_CHANGED" data-ref="_M/GG82563_PSSR2_POLARITY_CHANGED">GG82563_PSSR2_POLARITY_CHANGED</dfn>      0x0002 /* 1=Polarity Changed */</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSSR2_ENERGY_DETECT_CHANGED" data-ref="_M/GG82563_PSSR2_ENERGY_DETECT_CHANGED">GG82563_PSSR2_ENERGY_DETECT_CHANGED</dfn> 0x0010 /* 1=Energy Detect Changed */</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSSR2_DOWNSHIFT_INTERRUPT" data-ref="_M/GG82563_PSSR2_DOWNSHIFT_INTERRUPT">GG82563_PSSR2_DOWNSHIFT_INTERRUPT</dfn>   0x0020 /* 1=Downshift Detected */</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSSR2_MDI_CROSSOVER_CHANGE" data-ref="_M/GG82563_PSSR2_MDI_CROSSOVER_CHANGE">GG82563_PSSR2_MDI_CROSSOVER_CHANGE</dfn>  0x0040 /* 1=Crossover Changed */</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSSR2_FALSE_CARRIER" data-ref="_M/GG82563_PSSR2_FALSE_CARRIER">GG82563_PSSR2_FALSE_CARRIER</dfn>         0x0100 /* 1=False Carrier */</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSSR2_SYMBOL_ERROR" data-ref="_M/GG82563_PSSR2_SYMBOL_ERROR">GG82563_PSSR2_SYMBOL_ERROR</dfn>          0x0200 /* 1=Symbol Error */</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSSR2_LINK_STATUS_CHANGED" data-ref="_M/GG82563_PSSR2_LINK_STATUS_CHANGED">GG82563_PSSR2_LINK_STATUS_CHANGED</dfn>   0x0400 /* 1=Link Status Changed */</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSSR2_AUTO_NEG_COMPLETED" data-ref="_M/GG82563_PSSR2_AUTO_NEG_COMPLETED">GG82563_PSSR2_AUTO_NEG_COMPLETED</dfn>    0x0800 /* 1=Auto-Neg Completed */</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSSR2_PAGE_RECEIVED" data-ref="_M/GG82563_PSSR2_PAGE_RECEIVED">GG82563_PSSR2_PAGE_RECEIVED</dfn>         0x1000 /* 1=Page Received */</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSSR2_DUPLEX_CHANGED" data-ref="_M/GG82563_PSSR2_DUPLEX_CHANGED">GG82563_PSSR2_DUPLEX_CHANGED</dfn>        0x2000 /* 1=Duplex Changed */</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSSR2_SPEED_CHANGED" data-ref="_M/GG82563_PSSR2_SPEED_CHANGED">GG82563_PSSR2_SPEED_CHANGED</dfn>         0x4000 /* 1=Speed Changed */</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSSR2_AUTO_NEG_ERROR" data-ref="_M/GG82563_PSSR2_AUTO_NEG_ERROR">GG82563_PSSR2_AUTO_NEG_ERROR</dfn>        0x8000 /* 1=Auto-Neg Error */</u></td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/GG82563_PHY_RX_ERR_CNTR" data-ref="_M/GG82563_PHY_RX_ERR_CNTR">GG82563_PHY_RX_ERR_CNTR</dfn>	GG82563_REG(0, 21) /* Receive Error Counter */</u></td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/GG82563_PHY_PAGE_SELECT" data-ref="_M/GG82563_PHY_PAGE_SELECT">GG82563_PHY_PAGE_SELECT</dfn>	GG82563_REG(0, 22) /* Page Select */</u></td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/GG82563_PHY_SPEC_CTRL_2" data-ref="_M/GG82563_PHY_SPEC_CTRL_2">GG82563_PHY_SPEC_CTRL_2</dfn>	GG82563_REG(0, 26) /* PHY Specific Control 2 */</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSCR2_10BT_POLARITY_FORCE" data-ref="_M/GG82563_PSCR2_10BT_POLARITY_FORCE">GG82563_PSCR2_10BT_POLARITY_FORCE</dfn>           0x0002 /* 1=Force Negative Polarity */</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSCR2_1000MB_TEST_SELECT_MASK" data-ref="_M/GG82563_PSCR2_1000MB_TEST_SELECT_MASK">GG82563_PSCR2_1000MB_TEST_SELECT_MASK</dfn>       0x000C</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSCR2_1000MB_TEST_SELECT_NORMAL" data-ref="_M/GG82563_PSCR2_1000MB_TEST_SELECT_NORMAL">GG82563_PSCR2_1000MB_TEST_SELECT_NORMAL</dfn>     0x0000 /* 00,01=Normal Operation */</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSCR2_1000MB_TEST_SELECT_112NS" data-ref="_M/GG82563_PSCR2_1000MB_TEST_SELECT_112NS">GG82563_PSCR2_1000MB_TEST_SELECT_112NS</dfn>      0x0008 /* 10=Select 112ns Sequence */</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSCR2_1000MB_TEST_SELECT_16NS" data-ref="_M/GG82563_PSCR2_1000MB_TEST_SELECT_16NS">GG82563_PSCR2_1000MB_TEST_SELECT_16NS</dfn>       0x000C /* 11=Select 16ns Sequence */</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSCR2_REVERSE_AUTO_NEG" data-ref="_M/GG82563_PSCR2_REVERSE_AUTO_NEG">GG82563_PSCR2_REVERSE_AUTO_NEG</dfn>              0x2000 /* 1=Reverse Auto-Negotiation */</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSCR2_1000BT_DISABLE" data-ref="_M/GG82563_PSCR2_1000BT_DISABLE">GG82563_PSCR2_1000BT_DISABLE</dfn>                0x4000 /* 1=Disable 1000BASE-T */</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSCR2_TRANSMITER_TYPE_MASK" data-ref="_M/GG82563_PSCR2_TRANSMITER_TYPE_MASK">GG82563_PSCR2_TRANSMITER_TYPE_MASK</dfn>          0x8000</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSCR2_TRANSMITTER_TYPE_CLASS_B" data-ref="_M/GG82563_PSCR2_TRANSMITTER_TYPE_CLASS_B">GG82563_PSCR2_TRANSMITTER_TYPE_CLASS_B</dfn>      0x0000 /* 0=Class B */</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/GG82563_PSCR2_TRANSMITTER_TYPE_CLASS_A" data-ref="_M/GG82563_PSCR2_TRANSMITTER_TYPE_CLASS_A">GG82563_PSCR2_TRANSMITTER_TYPE_CLASS_A</dfn>      0x8000 /* 1=Class A */</u></td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/GG82563_PHY_PAGE_SELECT_ALT" data-ref="_M/GG82563_PHY_PAGE_SELECT_ALT">GG82563_PHY_PAGE_SELECT_ALT</dfn> GG82563_REG(0, 29) /* Alternate Page Select */</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/GG82563_PHY_TEST_CLK_CTRL" data-ref="_M/GG82563_PHY_TEST_CLK_CTRL">GG82563_PHY_TEST_CLK_CTRL</dfn> GG82563_REG(0, 30) /* Test Clock Control (use reg. 29 to select) */</u></td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/GG82563_PHY_MAC_SPEC_CTRL" data-ref="_M/GG82563_PHY_MAC_SPEC_CTRL">GG82563_PHY_MAC_SPEC_CTRL</dfn> GG82563_REG(2, 21) /* MAC Specific Control Register */</u></td></tr>
<tr><th id="126">126</th><td><i>/* Tx clock speed for Link Down and 1000BASE-T for the following speeds */</i></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/GG82563_MSCR_TX_CLK_MASK" data-ref="_M/GG82563_MSCR_TX_CLK_MASK">GG82563_MSCR_TX_CLK_MASK</dfn>                    0x0007</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/GG82563_MSCR_TX_CLK_10MBPS_2_5MHZ" data-ref="_M/GG82563_MSCR_TX_CLK_10MBPS_2_5MHZ">GG82563_MSCR_TX_CLK_10MBPS_2_5MHZ</dfn>           0x0004</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/GG82563_MSCR_TX_CLK_100MBPS_25MHZ" data-ref="_M/GG82563_MSCR_TX_CLK_100MBPS_25MHZ">GG82563_MSCR_TX_CLK_100MBPS_25MHZ</dfn>           0x0005</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/GG82563_MSCR_TX_CLK_1000MBPS_2_5MHZ" data-ref="_M/GG82563_MSCR_TX_CLK_1000MBPS_2_5MHZ">GG82563_MSCR_TX_CLK_1000MBPS_2_5MHZ</dfn>         0x0006</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/GG82563_MSCR_TX_CLK_1000MBPS_25MHZ" data-ref="_M/GG82563_MSCR_TX_CLK_1000MBPS_25MHZ">GG82563_MSCR_TX_CLK_1000MBPS_25MHZ</dfn>          0x0007</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/GG82563_MSCR_ASSERT_CRS_ON_TX" data-ref="_M/GG82563_MSCR_ASSERT_CRS_ON_TX">GG82563_MSCR_ASSERT_CRS_ON_TX</dfn>               0x0010 /* 1=Assert */</u></td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/GG82563_PHY_MAC_SPEC_CTRL_2" data-ref="_M/GG82563_PHY_MAC_SPEC_CTRL_2">GG82563_PHY_MAC_SPEC_CTRL_2</dfn> GG82563_REG(2, 26) /* MAC Specific Control 2 */</u></td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/GG82563_PHY_DSP_DISTANCE" data-ref="_M/GG82563_PHY_DSP_DISTANCE">GG82563_PHY_DSP_DISTANCE</dfn> GG82563_REG(5, 26) /* DSP Distance */</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/GG82563_DSPD_CABLE_LENGTH" data-ref="_M/GG82563_DSPD_CABLE_LENGTH">GG82563_DSPD_CABLE_LENGTH</dfn>               0x0007 /* 0 = &lt;50M;</u></td></tr>
<tr><th id="138">138</th><td><u>                                                          1 = 50-80M;</u></td></tr>
<tr><th id="139">139</th><td><u>                                                          2 = 80-110M;</u></td></tr>
<tr><th id="140">140</th><td><u>                                                          3 = 110-140M;</u></td></tr>
<tr><th id="141">141</th><td><u>                                                          4 = &gt;140M */</u></td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td><i>/* Page 193 - Port Control Registers */</i></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/GG82563_PHY_KMRN_MODE_CTRL" data-ref="_M/GG82563_PHY_KMRN_MODE_CTRL">GG82563_PHY_KMRN_MODE_CTRL</dfn> GG82563_REG(193, 16) /* Kumeran Mode Control */</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/GG82563_KMCR_PHY_LEDS_EN" data-ref="_M/GG82563_KMCR_PHY_LEDS_EN">GG82563_KMCR_PHY_LEDS_EN</dfn>                    0x0020 /* 1=PHY LEDs, 0=Kumeran Inband LEDs */</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/GG82563_KMCR_FORCE_LINK_UP" data-ref="_M/GG82563_KMCR_FORCE_LINK_UP">GG82563_KMCR_FORCE_LINK_UP</dfn>                  0x0040 /* 1=Force Link Up */</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/GG82563_KMCR_SUPPRESS_SGMII_EPD_EXT" data-ref="_M/GG82563_KMCR_SUPPRESS_SGMII_EPD_EXT">GG82563_KMCR_SUPPRESS_SGMII_EPD_EXT</dfn>         0x0080</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/GG82563_KMCR_MDIO_BUS_SPEED_SELECT_MASK" data-ref="_M/GG82563_KMCR_MDIO_BUS_SPEED_SELECT_MASK">GG82563_KMCR_MDIO_BUS_SPEED_SELECT_MASK</dfn>     0x0400</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/GG82563_KMCR_MDIO_BUS_SPEED_SELECT" data-ref="_M/GG82563_KMCR_MDIO_BUS_SPEED_SELECT">GG82563_KMCR_MDIO_BUS_SPEED_SELECT</dfn>          0x0400 /* 1=6.25MHz, 0=0.8MHz */</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/GG82563_KMCR_PASS_FALSE_CARRIER" data-ref="_M/GG82563_KMCR_PASS_FALSE_CARRIER">GG82563_KMCR_PASS_FALSE_CARRIER</dfn>             0x0800</u></td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/GG82563_PHY_PORT_RESET" data-ref="_M/GG82563_PHY_PORT_RESET">GG82563_PHY_PORT_RESET</dfn>	GG82563_REG(193, 17) /* Port Reset */</u></td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/GG82563_PHY_REVISION_ID" data-ref="_M/GG82563_PHY_REVISION_ID">GG82563_PHY_REVISION_ID</dfn>	GG82563_REG(193, 18) /* Revision ID */</u></td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/GG82563_PHY_DEVICE_ID" data-ref="_M/GG82563_PHY_DEVICE_ID">GG82563_PHY_DEVICE_ID</dfn>	GG82563_REG(193, 19) /* Device ID */</u></td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/GG82563_PHY_PWR_MGMT_CTRL" data-ref="_M/GG82563_PHY_PWR_MGMT_CTRL">GG82563_PHY_PWR_MGMT_CTRL</dfn> GG82563_REG(193, 20) /* Power Management Control */</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/GG82563_PMCR_ENABLE_ELECTRICAL_IDLE" data-ref="_M/GG82563_PMCR_ENABLE_ELECTRICAL_IDLE">GG82563_PMCR_ENABLE_ELECTRICAL_IDLE</dfn>         0x0001 /* 1=Enable SERDES Electrical Idle */</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/GG82563_PMCR_DISABLE_PORT" data-ref="_M/GG82563_PMCR_DISABLE_PORT">GG82563_PMCR_DISABLE_PORT</dfn>                   0x0002 /* 1=Disable Port */</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/GG82563_PMCR_DISABLE_SERDES" data-ref="_M/GG82563_PMCR_DISABLE_SERDES">GG82563_PMCR_DISABLE_SERDES</dfn>                 0x0004 /* 1=Disable SERDES */</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/GG82563_PMCR_REVERSE_AUTO_NEG" data-ref="_M/GG82563_PMCR_REVERSE_AUTO_NEG">GG82563_PMCR_REVERSE_AUTO_NEG</dfn>               0x0008 /* 1=Enable Reverse Auto-Negotiation */</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/GG82563_PMCR_DISABLE_1000_NON_D0" data-ref="_M/GG82563_PMCR_DISABLE_1000_NON_D0">GG82563_PMCR_DISABLE_1000_NON_D0</dfn>            0x0010 /* 1=Disable 1000Mbps Auto-Neg in non D0 */</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/GG82563_PMCR_DISABLE_1000" data-ref="_M/GG82563_PMCR_DISABLE_1000">GG82563_PMCR_DISABLE_1000</dfn>                   0x0020 /* 1=Disable 1000Mbps Auto-Neg Always */</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/GG82563_PMCR_REVERSE_AUTO_NEG_D0A" data-ref="_M/GG82563_PMCR_REVERSE_AUTO_NEG_D0A">GG82563_PMCR_REVERSE_AUTO_NEG_D0A</dfn>           0x0040 /* 1=Enable D0a Reverse Auto-Negotiation */</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/GG82563_PMCR_FORCE_POWER_STATE" data-ref="_M/GG82563_PMCR_FORCE_POWER_STATE">GG82563_PMCR_FORCE_POWER_STATE</dfn>              0x0080 /* 1=Force Power State */</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/GG82563_PMCR_PROGRAMMED_POWER_STATE_MASK" data-ref="_M/GG82563_PMCR_PROGRAMMED_POWER_STATE_MASK">GG82563_PMCR_PROGRAMMED_POWER_STATE_MASK</dfn>    0x0300</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/GG82563_PMCR_PROGRAMMED_POWER_STATE_DR" data-ref="_M/GG82563_PMCR_PROGRAMMED_POWER_STATE_DR">GG82563_PMCR_PROGRAMMED_POWER_STATE_DR</dfn>      0x0000 /* 00=Dr */</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/GG82563_PMCR_PROGRAMMED_POWER_STATE_D0U" data-ref="_M/GG82563_PMCR_PROGRAMMED_POWER_STATE_D0U">GG82563_PMCR_PROGRAMMED_POWER_STATE_D0U</dfn>     0x0100 /* 01=D0u */</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/GG82563_PMCR_PROGRAMMED_POWER_STATE_D0A" data-ref="_M/GG82563_PMCR_PROGRAMMED_POWER_STATE_D0A">GG82563_PMCR_PROGRAMMED_POWER_STATE_D0A</dfn>     0x0200 /* 10=D0a */</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/GG82563_PMCR_PROGRAMMED_POWER_STATE_D3" data-ref="_M/GG82563_PMCR_PROGRAMMED_POWER_STATE_D3">GG82563_PMCR_PROGRAMMED_POWER_STATE_D3</dfn>      0x0300 /* 11=D3 */</u></td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/GG82563_PHY_RATE_ADAPT_CTRL" data-ref="_M/GG82563_PHY_RATE_ADAPT_CTRL">GG82563_PHY_RATE_ADAPT_CTRL</dfn> GG82563_REG(193, 25) /* Rate Adaptation Control */</u></td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td><i>/* Page 194 - KMRN Registers */</i></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/GG82563_PHY_KMRN_FIFO_CTRL_STAT" data-ref="_M/GG82563_PHY_KMRN_FIFO_CTRL_STAT">GG82563_PHY_KMRN_FIFO_CTRL_STAT</dfn> GG82563_REG(194, 16) /* FIFO's Control/Status */</u></td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/GG82563_PHY_KMRN_CTRL" data-ref="_M/GG82563_PHY_KMRN_CTRL">GG82563_PHY_KMRN_CTRL</dfn>	GG82563_REG(194, 17) /* Control */</u></td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/GG82563_PHY_INBAND_CTRL" data-ref="_M/GG82563_PHY_INBAND_CTRL">GG82563_PHY_INBAND_CTRL</dfn>	GG82563_REG(194, 18) /* Inband Control */</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/GG82563_ICR_DIS_PADDING" data-ref="_M/GG82563_ICR_DIS_PADDING">GG82563_ICR_DIS_PADDING</dfn>                     0x0010 /* Disable Padding Use */</u></td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/GG82563_PHY_KMRN_DIAGNOSTIC" data-ref="_M/GG82563_PHY_KMRN_DIAGNOSTIC">GG82563_PHY_KMRN_DIAGNOSTIC</dfn> GG82563_REG(194, 19) /* Diagnostic */</u></td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/GG82563_PHY_ACK_TIMEOUTS" data-ref="_M/GG82563_PHY_ACK_TIMEOUTS">GG82563_PHY_ACK_TIMEOUTS</dfn> GG82563_REG(194, 20) /* Acknowledge Timeouts */</u></td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/GG82563_PHY_ADV_ABILITY" data-ref="_M/GG82563_PHY_ADV_ABILITY">GG82563_PHY_ADV_ABILITY</dfn>	GG82563_REG(194, 21) /* Advertised Ability */</u></td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/GG82563_PHY_LINK_PARTNER_ADV_ABILITY" data-ref="_M/GG82563_PHY_LINK_PARTNER_ADV_ABILITY">GG82563_PHY_LINK_PARTNER_ADV_ABILITY</dfn> GG82563_REG(194, 23) /* Link Partner Advertised Ability */</u></td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/GG82563_PHY_ADV_NEXT_PAGE" data-ref="_M/GG82563_PHY_ADV_NEXT_PAGE">GG82563_PHY_ADV_NEXT_PAGE</dfn> GG82563_REG(194, 24) /* Advertised Next Page */</u></td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/GG82563_PHY_LINK_PARTNER_ADV_NEXT_PAGE" data-ref="_M/GG82563_PHY_LINK_PARTNER_ADV_NEXT_PAGE">GG82563_PHY_LINK_PARTNER_ADV_NEXT_PAGE</dfn> GG82563_REG(194, 25) /* Link Partner Advertised Next page */</u></td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/GG82563_PHY_KMRN_MISC" data-ref="_M/GG82563_PHY_KMRN_MISC">GG82563_PHY_KMRN_MISC</dfn>	GG82563_REG(194, 26) /* Misc. */</u></td></tr>
<tr><th id="197">197</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='ikphy.c.html'>netbsd/sys/dev/mii/ikphy.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
