ISim log file
Running: C:\Xilinx\project1\tb_SingleCycle_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Xilinx/project1/tb_SingleCycle_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Xilinx/project1/ControlTop.v" Line 23.  For instance U14_ControlTop/U2_MUX_RegDst/, width 32 of formal port y is not equal to width 2 of actual signal RegDst.
WARNING: File "C:/Xilinx/project1/ControlTop.v" Line 28.  For instance U14_ControlTop/U2_MUX_RegDst/, width 32 of formal port d0 is not equal to width 2 of actual signal RegDst_main.
WARNING: File "C:/Xilinx/project1/ControlTop.v" Line 28.  For instance U14_ControlTop/U2_MUX_RegDst/, width 32 of formal port d1 is not equal to width 2 of actual signal RegDst_my.
WARNING: File "C:/Xilinx/project1/ControlTop.v" Line 24.  For instance U14_ControlTop/U3_MUX_Jump/, width 32 of formal port y is not equal to width 1 of actual signal Jump.
WARNING: File "C:/Xilinx/project1/ControlTop.v" Line 29.  For instance U14_ControlTop/U3_MUX_Jump/, width 32 of formal port d0 is not equal to width 1 of actual signal Jump_main.
WARNING: File "C:/Xilinx/project1/ControlTop.v" Line 30.  For instance U14_ControlTop/U3_MUX_Jump/, width 32 of formal port d1 is not equal to width 1 of actual signal Jump_my.
WARNING: File "C:/Xilinx/project1/ControlTop.v" Line 24.  For instance U14_ControlTop/U4_MUX_Branch/, width 32 of formal port y is not equal to width 1 of actual signal Branch.
WARNING: File "C:/Xilinx/project1/ControlTop.v" Line 33.  For instance U14_ControlTop/U4_MUX_Branch/, width 32 of formal port d0 is not equal to width 1 of actual signal Branch_main.
WARNING: File "C:/Xilinx/project1/ControlTop.v" Line 34.  For instance U14_ControlTop/U4_MUX_Branch/, width 32 of formal port d1 is not equal to width 1 of actual signal Branch_my.
WARNING: File "C:/Xilinx/project1/ControlTop.v" Line 24.  For instance U14_ControlTop/U6_MUX_MemtoReg/, width 32 of formal port y is not equal to width 1 of actual signal MemtoReg.
WARNING: File "C:/Xilinx/project1/ControlTop.v" Line 29.  For instance U14_ControlTop/U6_MUX_MemtoReg/, width 32 of formal port d0 is not equal to width 1 of actual signal MemtoReg_main.
WARNING: File "C:/Xilinx/project1/ControlTop.v" Line 30.  For instance U14_ControlTop/U6_MUX_MemtoReg/, width 32 of formal port d1 is not equal to width 1 of actual signal MemtoReg_my.
WARNING: File "C:/Xilinx/project1/ControlTop.v" Line 24.  For instance U14_ControlTop/U7_MUX_MemWrite/, width 32 of formal port y is not equal to width 1 of actual signal MemWrite.
WARNING: File "C:/Xilinx/project1/ControlTop.v" Line 29.  For instance U14_ControlTop/U7_MUX_MemWrite/, width 32 of formal port d0 is not equal to width 1 of actual signal MemWrite_main.
WARNING: File "C:/Xilinx/project1/ControlTop.v" Line 30.  For instance U14_ControlTop/U7_MUX_MemWrite/, width 32 of formal port d1 is not equal to width 1 of actual signal MemWrite_my.
WARNING: File "C:/Xilinx/project1/ControlTop.v" Line 24.  For instance U14_ControlTop/U8_MUX_ALUSrc/, width 32 of formal port y is not equal to width 1 of actual signal ALUSrc.
WARNING: File "C:/Xilinx/project1/ControlTop.v" Line 29.  For instance U14_ControlTop/U8_MUX_ALUSrc/, width 32 of formal port d0 is not equal to width 1 of actual signal ALUSrc_main.
WARNING: File "C:/Xilinx/project1/ControlTop.v" Line 30.  For instance U14_ControlTop/U8_MUX_ALUSrc/, width 32 of formal port d1 is not equal to width 1 of actual signal ALUSrc_my.
WARNING: File "C:/Xilinx/project1/ControlTop.v" Line 24.  For instance U14_ControlTop/U9_MUX_RegWrite/, width 32 of formal port y is not equal to width 1 of actual signal RegWrite.
WARNING: File "C:/Xilinx/project1/ControlTop.v" Line 29.  For instance U14_ControlTop/U9_MUX_RegWrite/, width 32 of formal port d0 is not equal to width 1 of actual signal RegWrite_main.
WARNING: File "C:/Xilinx/project1/ControlTop.v" Line 30.  For instance U14_ControlTop/U9_MUX_RegWrite/, width 32 of formal port d1 is not equal to width 1 of actual signal RegWrite_my.
WARNING: File "C:/Xilinx/project1/ControlTop.v" Line 24.  For instance U14_ControlTop/U10_MUX_PCToReg/, width 32 of formal port y is not equal to width 1 of actual signal PCToReg.
WARNING: File "C:/Xilinx/project1/ControlTop.v" Line 29.  For instance U14_ControlTop/U10_MUX_PCToReg/, width 32 of formal port d0 is not equal to width 1 of actual signal PCToReg_main.
WARNING: File "C:/Xilinx/project1/ControlTop.v" Line 30.  For instance U14_ControlTop/U10_MUX_PCToReg/, width 32 of formal port d1 is not equal to width 1 of actual signal PCToReg_my.
WARNING: File "C:/Xilinx/project1/ControlTop.v" Line 25.  For instance U14_ControlTop/U11_MUX_ALUOp/, width 32 of formal port y is not equal to width 4 of actual signal ALUOp.
WARNING: File "C:/Xilinx/project1/ControlTop.v" Line 31.  For instance U14_ControlTop/U11_MUX_ALUOp/, width 32 of formal port d0 is not equal to width 4 of actual signal ALUOp_main.
WARNING: File "C:/Xilinx/project1/ControlTop.v" Line 31.  For instance U14_ControlTop/U11_MUX_ALUOp/, width 32 of formal port d1 is not equal to width 4 of actual signal ALUOp_my.
WARNING: File "C:/Xilinx/project1/ControlTop.v" Line 24.  For instance U14_ControlTop/U12_MUX_ExtMode/, width 32 of formal port y is not equal to width 1 of actual signal ExtMode.
WARNING: File "C:/Xilinx/project1/ControlTop.v" Line 29.  For instance U14_ControlTop/U12_MUX_ExtMode/, width 32 of formal port d0 is not equal to width 1 of actual signal ExtMode_main.
WARNING: File "C:/Xilinx/project1/ControlTop.v" Line 30.  For instance U14_ControlTop/U12_MUX_ExtMode/, width 32 of formal port d1 is not equal to width 1 of actual signal ExtMode_my.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 255 ns :  in File "C:/Xilinx/project1/tb_SingleCycle.v" Line 39 
