MAX_CHANNEL = 127
MAX_PAYLOAD_SIZE = 32

    # PA Levels
PA_MIN = 0x00
PA_LOW = 0x01
PA_HIGH = 0x02
PA_MAX = 0x03
PA_ERROR = 0x04

    # Bit rates
BR_1MBPS = 0
BR_2MBPS = 1
BR_250KBPS = 2

    # CRC
CRC_DISABLED = 0x0
CRC_8 = 0x02
CRC_16 = 0x04
CRC_ENABLED = 0x08

# Registers
CONFIG = 0x00
EN_AA = 0x01
EN_RXADDR = 0x02
SETUP_AW = 0x03
SETUP_RETR = 0x04
RF_CH = 0x05
RF_SETUP = 0x06
STATUS = 0x07
OBSERVE_TX = 0x08
RPD = 0x09
RX_ADDR_P0 = 0x0A
RX_ADDR_P1 = 0x0B
RX_ADDR_P2 = 0x0C
RX_ADDR_P3 = 0x0D
RX_ADDR_P4 = 0x0E
RX_ADDR_P5 = 0x0F
TX_ADDR = 0x10
RX_PW_P0 = 0x11
RX_PW_P1 = 0x12
RX_PW_P2 = 0x13
RX_PW_P3 = 0x14
RX_PW_P4 = 0x15
RX_PW_P5 = 0x16
FIFO_STATUS = 0x17
DYNPD = 0x1C
FEATURE = 0x1D

  
# Bit Mnemonics */
MASK_RX_DR = 0x40
MASK_TX_DS = 0x20
MASK_MAX_RT = 0x10
EN_CRC = 0x08
CRCO = 0x04
CONFIG_PWR_UP = 0x02
CONFIG_PRIM_RX = 0x01
PLL_LOCK = 0x10
RX_DR = 0x40
TX_DS = 0x20
MAX_RT = 0x10
TX_FULL = 0x01

STATUS_DEFAULT_VAL = 0x0E
STATUS_RX_DR = 0x40

EN_DPL = 0x04
EN_ACK_PAY = 0x02
EN_DYN_ACK = 0x01

# Shift counts
ARD = 4
ARC = 0
PLOS_CNT = 4
ARC_CNT = 0
RX_P_NO = 1

TX_REUSE = 6
FIFO_FULL = 5
TX_EMPTY = 4
RX_FULL = 1
RX_EMPTY = 0

DPL_P5 = 5
DPL_P4 = 4
DPL_P3 = 3
DPL_P2 = 2
DPL_P1 = 1
DPL_P0 = 0
EN_DPL = 2

#Masks
RX_P_NO_MASK = 0x0E

# Instruction Mnemonics
R_REGISTER = 0x00
W_REGISTER = 0x20
REGISTER_MASK = 0x1F
ACTIVATE = 0x50
R_RX_PL_WID = 0x60
R_RX_PAYLOAD = 0x61
W_TX_PAYLOAD = 0xA0
W_ACK_PAYLOAD = 0xA8
FLUSH_TX = 0xE1
FLUSH_RX = 0xE2
REUSE_TX_PL = 0xE3
NOP = 0xFF

# Non-P omissions
LNA_HCURR = 0x01
LNA_ON = 1
LNA_OFF = 0

# P model bit Mnemonics
RF_DR_LOW = 0x20
RF_DR_HIGH = 0x08
RF_PWR_LOW = 0x02
RF_PWR_HIGH = 0x04