
IO_Tile_3_33

 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (12 10)  (214 539)  (214 539)  routing T_4_33.lc_trk_g1_2 <X> T_4_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (184 539)  (184 539)  IOB_1 IO Functioning bit
 (4 11)  (196 538)  (196 538)  routing T_4_33.span4_horz_r_2 <X> T_4_33.lc_trk_g1_2
 (5 11)  (197 538)  (197 538)  routing T_4_33.span4_horz_r_2 <X> T_4_33.lc_trk_g1_2
 (7 11)  (199 538)  (199 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_r_2 lc_trk_g1_2
 (12 11)  (214 538)  (214 538)  routing T_4_33.lc_trk_g1_2 <X> T_4_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (215 538)  (215 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit
 (16 14)  (184 543)  (184 543)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (17 1)  (239 529)  (239 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0

 (3 9)  (261 537)  (261 537)  IO control bit: BIOUP_IE_0



IO_Tile_6_33

 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (1 3)  (313 530)  (313 530)  Enable bit of Mux _out_links/OutMux6_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_0
 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (3 9)  (315 537)  (315 537)  IO control bit: BIOUP_IE_0

 (16 10)  (292 539)  (292 539)  IOB_1 IO Functioning bit
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit
 (16 14)  (292 543)  (292 543)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (16 0)  (346 528)  (346 528)  IOB_0 IO Functioning bit
 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (17 3)  (347 530)  (347 530)  IOB_0 IO Functioning bit
 (13 4)  (377 532)  (377 532)  routing T_7_33.lc_trk_g0_6 <X> T_7_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (346 532)  (346 532)  IOB_0 IO Functioning bit
 (12 5)  (376 533)  (376 533)  routing T_7_33.lc_trk_g0_6 <X> T_7_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (377 533)  (377 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (368 535)  (368 535)  IO control bit: BIOUP_REN_0

 (5 7)  (359 534)  (359 534)  routing T_7_33.span4_vert_22 <X> T_7_33.lc_trk_g0_6
 (6 7)  (360 534)  (360 534)  routing T_7_33.span4_vert_22 <X> T_7_33.lc_trk_g0_6
 (7 7)  (361 534)  (361 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_22 lc_trk_g0_6
 (4 8)  (358 536)  (358 536)  routing T_7_33.span4_horz_r_8 <X> T_7_33.lc_trk_g1_0
 (5 9)  (359 537)  (359 537)  routing T_7_33.span4_horz_r_8 <X> T_7_33.lc_trk_g1_0
 (7 9)  (361 537)  (361 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_8 lc_trk_g1_0
 (12 10)  (376 539)  (376 539)  routing T_7_33.lc_trk_g1_0 <X> T_7_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (346 539)  (346 539)  IOB_1 IO Functioning bit
 (13 11)  (377 538)  (377 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit
 (16 14)  (346 543)  (346 543)  IOB_1 IO Functioning bit


IO_Tile_8_33

 (16 0)  (400 528)  (400 528)  IOB_0 IO Functioning bit
 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (5 4)  (413 532)  (413 532)  routing T_8_33.span4_horz_r_5 <X> T_8_33.lc_trk_g0_5
 (7 4)  (415 532)  (415 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_5 lc_trk_g0_5
 (13 4)  (431 532)  (431 532)  routing T_8_33.lc_trk_g0_6 <X> T_8_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (400 532)  (400 532)  IOB_0 IO Functioning bit
 (8 5)  (416 533)  (416 533)  routing T_8_33.span4_horz_r_5 <X> T_8_33.lc_trk_g0_5
 (12 5)  (430 533)  (430 533)  routing T_8_33.lc_trk_g0_6 <X> T_8_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (431 533)  (431 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (4 6)  (412 535)  (412 535)  routing T_8_33.span4_horz_r_14 <X> T_8_33.lc_trk_g0_6
 (11 6)  (429 535)  (429 535)  routing T_8_33.span4_horz_r_2 <X> T_8_33.span4_horz_l_14
 (5 7)  (413 534)  (413 534)  routing T_8_33.span4_horz_r_14 <X> T_8_33.lc_trk_g0_6
 (7 7)  (415 534)  (415 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_r_14 lc_trk_g0_6
 (13 10)  (431 539)  (431 539)  routing T_8_33.lc_trk_g0_5 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (400 539)  (400 539)  IOB_1 IO Functioning bit
 (13 11)  (431 538)  (431 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (16 14)  (400 543)  (400 543)  IOB_1 IO Functioning bit


IO_Tile_9_33

 (11 0)  (471 528)  (471 528)  routing T_9_33.span4_vert_1 <X> T_9_33.span4_horz_l_12
 (12 0)  (472 528)  (472 528)  routing T_9_33.span4_vert_1 <X> T_9_33.span4_horz_l_12
 (11 6)  (471 535)  (471 535)  routing T_9_33.span4_horz_r_2 <X> T_9_33.span4_horz_l_14


IO_Tile_10_33

 (14 0)  (528 528)  (528 528)  routing T_10_33.span4_horz_l_12 <X> T_10_33.span4_vert_1


IO_Tile_11_33

 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (11 2)  (579 531)  (579 531)  routing T_11_33.span4_vert_7 <X> T_11_33.span4_horz_l_13
 (12 2)  (580 531)  (580 531)  routing T_11_33.span4_vert_7 <X> T_11_33.span4_horz_l_13
 (5 6)  (563 535)  (563 535)  routing T_11_33.span4_horz_r_15 <X> T_11_33.lc_trk_g0_7
 (7 6)  (565 535)  (565 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_15 lc_trk_g0_7
 (8 6)  (566 535)  (566 535)  routing T_11_33.span4_horz_r_15 <X> T_11_33.lc_trk_g0_7
 (13 10)  (581 539)  (581 539)  routing T_11_33.lc_trk_g0_7 <X> T_11_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (550 539)  (550 539)  IOB_1 IO Functioning bit
 (12 11)  (580 538)  (580 538)  routing T_11_33.lc_trk_g0_7 <X> T_11_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (581 538)  (581 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit
 (16 14)  (550 543)  (550 543)  IOB_1 IO Functioning bit


IO_Tile_12_33

 (11 6)  (633 535)  (633 535)  routing T_12_33.span4_vert_13 <X> T_12_33.span4_horz_l_14
 (12 6)  (634 535)  (634 535)  routing T_12_33.span4_vert_13 <X> T_12_33.span4_horz_l_14
 (11 12)  (633 540)  (633 540)  routing T_12_33.span4_vert_19 <X> T_12_33.span4_horz_l_15
 (12 12)  (634 540)  (634 540)  routing T_12_33.span4_vert_19 <X> T_12_33.span4_horz_l_15


IO_Tile_13_33

 (11 6)  (687 535)  (687 535)  routing T_13_33.span4_vert_13 <X> T_13_33.span4_horz_l_14
 (12 6)  (688 535)  (688 535)  routing T_13_33.span4_vert_13 <X> T_13_33.span4_horz_l_14


IO_Tile_16_33

 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (17 3)  (879 530)  (879 530)  IOB_0 IO Functioning bit


IO_Tile_19_33

 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (5 2)  (999 531)  (999 531)  routing T_19_33.span4_vert_19 <X> T_19_33.lc_trk_g0_3
 (6 2)  (1000 531)  (1000 531)  routing T_19_33.span4_vert_19 <X> T_19_33.lc_trk_g0_3
 (7 2)  (1001 531)  (1001 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_19 lc_trk_g0_3
 (16 10)  (986 539)  (986 539)  IOB_1 IO Functioning bit
 (12 11)  (1016 538)  (1016 538)  routing T_19_33.lc_trk_g0_3 <X> T_19_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1017 538)  (1017 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (987 541)  (987 541)  IOB_1 IO Functioning bit
 (16 14)  (986 543)  (986 543)  IOB_1 IO Functioning bit


IO_Tile_20_33

 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (5 3)  (1053 530)  (1053 530)  routing T_20_33.span4_vert_18 <X> T_20_33.lc_trk_g0_2
 (6 3)  (1054 530)  (1054 530)  routing T_20_33.span4_vert_18 <X> T_20_33.lc_trk_g0_2
 (7 3)  (1055 530)  (1055 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_18 lc_trk_g0_2
 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (12 5)  (1070 533)  (1070 533)  routing T_20_33.lc_trk_g0_2 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1062 535)  (1062 535)  IO control bit: BIOUP_REN_0

 (4 9)  (1052 537)  (1052 537)  routing T_20_33.span12_vert_16 <X> T_20_33.lc_trk_g1_0
 (6 9)  (1054 537)  (1054 537)  routing T_20_33.span12_vert_16 <X> T_20_33.lc_trk_g1_0
 (7 9)  (1055 537)  (1055 537)  Enable bit of Mux _local_links/g1_mux_0 => span12_vert_16 lc_trk_g1_0
 (12 10)  (1070 539)  (1070 539)  routing T_20_33.lc_trk_g1_0 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit


IO_Tile_22_33

 (13 7)  (1179 534)  (1179 534)  routing T_22_33.span4_vert_37 <X> T_22_33.span4_horz_r_2


IO_Tile_23_33

 (13 3)  (1233 530)  (1233 530)  routing T_23_33.span4_vert_7 <X> T_23_33.span4_horz_r_1
 (14 3)  (1234 530)  (1234 530)  routing T_23_33.span4_vert_7 <X> T_23_33.span4_horz_r_1


IO_Tile_24_33

 (13 3)  (1287 530)  (1287 530)  routing T_24_33.span4_vert_7 <X> T_24_33.span4_horz_r_1
 (14 3)  (1288 530)  (1288 530)  routing T_24_33.span4_vert_7 <X> T_24_33.span4_horz_r_1


IO_Tile_25_33

 (16 0)  (1310 528)  (1310 528)  IOB_0 IO Functioning bit
 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (13 4)  (1341 532)  (1341 532)  routing T_25_33.lc_trk_g0_6 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1310 532)  (1310 532)  IOB_0 IO Functioning bit
 (12 5)  (1340 533)  (1340 533)  routing T_25_33.lc_trk_g0_6 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1341 533)  (1341 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0

 (4 6)  (1322 535)  (1322 535)  routing T_25_33.span4_horz_r_14 <X> T_25_33.lc_trk_g0_6
 (5 7)  (1323 534)  (1323 534)  routing T_25_33.span4_horz_r_14 <X> T_25_33.lc_trk_g0_6
 (7 7)  (1325 534)  (1325 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_r_14 lc_trk_g0_6


IO_Tile_26_33

 (16 0)  (1352 528)  (1352 528)  IOB_0 IO Functioning bit
 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (12 4)  (1382 532)  (1382 532)  routing T_26_33.lc_trk_g1_5 <X> T_26_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1383 532)  (1383 532)  routing T_26_33.lc_trk_g1_5 <X> T_26_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1352 532)  (1352 532)  IOB_0 IO Functioning bit
 (13 5)  (1383 533)  (1383 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (5 12)  (1365 540)  (1365 540)  routing T_26_33.span4_horz_r_13 <X> T_26_33.lc_trk_g1_5
 (7 12)  (1367 540)  (1367 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_13 lc_trk_g1_5
 (8 12)  (1368 540)  (1368 540)  routing T_26_33.span4_horz_r_13 <X> T_26_33.lc_trk_g1_5
 (17 13)  (1353 541)  (1353 541)  IOB_1 IO Functioning bit


IO_Tile_27_33

 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit


IO_Tile_28_33

 (14 3)  (1492 530)  (1492 530)  routing T_28_33.span4_horz_l_13 <X> T_28_33.span4_horz_r_1
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (17 3)  (1515 530)  (1515 530)  IOB_0 IO Functioning bit
 (12 10)  (1544 539)  (1544 539)  routing T_29_33.lc_trk_g1_4 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1545 539)  (1545 539)  routing T_29_33.lc_trk_g1_4 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1526 540)  (1526 540)  routing T_29_33.span4_vert_44 <X> T_29_33.lc_trk_g1_4
 (4 13)  (1526 541)  (1526 541)  routing T_29_33.span4_vert_44 <X> T_29_33.lc_trk_g1_4
 (5 13)  (1527 541)  (1527 541)  routing T_29_33.span4_vert_44 <X> T_29_33.lc_trk_g1_4
 (6 13)  (1528 541)  (1528 541)  routing T_29_33.span4_vert_44 <X> T_29_33.lc_trk_g1_4
 (7 13)  (1529 541)  (1529 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_44 lc_trk_g1_4
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (16 14)  (1514 543)  (1514 543)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (16 0)  (1568 528)  (1568 528)  IOB_0 IO Functioning bit
 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (4 2)  (1580 531)  (1580 531)  routing T_30_33.span4_vert_42 <X> T_30_33.lc_trk_g0_2
 (4 3)  (1580 530)  (1580 530)  routing T_30_33.span4_vert_42 <X> T_30_33.lc_trk_g0_2
 (5 3)  (1581 530)  (1581 530)  routing T_30_33.span4_vert_42 <X> T_30_33.lc_trk_g0_2
 (6 3)  (1582 530)  (1582 530)  routing T_30_33.span4_vert_42 <X> T_30_33.lc_trk_g0_2
 (7 3)  (1583 530)  (1583 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_42 lc_trk_g0_2
 (17 3)  (1569 530)  (1569 530)  IOB_0 IO Functioning bit
 (16 4)  (1568 532)  (1568 532)  IOB_0 IO Functioning bit
 (12 5)  (1598 533)  (1598 533)  routing T_30_33.lc_trk_g0_2 <X> T_30_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1599 533)  (1599 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1590 535)  (1590 535)  IO control bit: IOUP_REN_0

 (12 10)  (1598 539)  (1598 539)  routing T_30_33.lc_trk_g1_6 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1599 539)  (1599 539)  routing T_30_33.lc_trk_g1_6 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1568 539)  (1568 539)  IOB_1 IO Functioning bit
 (12 11)  (1598 538)  (1598 538)  routing T_30_33.lc_trk_g1_6 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1599 538)  (1599 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit
 (16 14)  (1568 543)  (1568 543)  IOB_1 IO Functioning bit
 (4 15)  (1580 542)  (1580 542)  routing T_30_33.span4_vert_30 <X> T_30_33.lc_trk_g1_6
 (5 15)  (1581 542)  (1581 542)  routing T_30_33.span4_vert_30 <X> T_30_33.lc_trk_g1_6
 (6 15)  (1582 542)  (1582 542)  routing T_30_33.span4_vert_30 <X> T_30_33.lc_trk_g1_6
 (7 15)  (1583 542)  (1583 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_30 lc_trk_g1_6


IO_Tile_31_33

 (16 0)  (1622 528)  (1622 528)  IOB_0 IO Functioning bit
 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (17 3)  (1623 530)  (1623 530)  IOB_0 IO Functioning bit
 (12 4)  (1652 532)  (1652 532)  routing T_31_33.lc_trk_g1_5 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1653 532)  (1653 532)  routing T_31_33.lc_trk_g1_5 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1622 532)  (1622 532)  IOB_0 IO Functioning bit
 (13 5)  (1653 533)  (1653 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1644 535)  (1644 535)  IO control bit: IOUP_REN_0

 (4 8)  (1634 536)  (1634 536)  routing T_31_33.span4_vert_0 <X> T_31_33.lc_trk_g1_0
 (6 9)  (1636 537)  (1636 537)  routing T_31_33.span4_vert_0 <X> T_31_33.lc_trk_g1_0
 (7 9)  (1637 537)  (1637 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_0 lc_trk_g1_0
 (12 10)  (1652 539)  (1652 539)  routing T_31_33.lc_trk_g1_0 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1635 540)  (1635 540)  routing T_31_33.span4_horz_r_13 <X> T_31_33.lc_trk_g1_5
 (7 12)  (1637 540)  (1637 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_13 lc_trk_g1_5
 (8 12)  (1638 540)  (1638 540)  routing T_31_33.span4_horz_r_13 <X> T_31_33.lc_trk_g1_5
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (16 14)  (1622 543)  (1622 543)  IOB_1 IO Functioning bit


LogicTile_9_32

 (19 1)  (457 513)  (457 513)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_22_32

 (4 2)  (1148 514)  (1148 514)  routing T_22_32.sp4_v_b_0 <X> T_22_32.sp4_v_t_37


LogicTile_29_32

 (4 14)  (1514 526)  (1514 526)  routing T_29_32.sp4_v_b_9 <X> T_29_32.sp4_v_t_44


LogicTile_30_32

 (9 11)  (1573 523)  (1573 523)  routing T_30_32.sp4_v_b_11 <X> T_30_32.sp4_v_t_42
 (10 11)  (1574 523)  (1574 523)  routing T_30_32.sp4_v_b_11 <X> T_30_32.sp4_v_t_42


LogicTile_15_31

 (3 4)  (765 500)  (765 500)  routing T_15_31.sp12_v_b_0 <X> T_15_31.sp12_h_r_0
 (3 5)  (765 501)  (765 501)  routing T_15_31.sp12_v_b_0 <X> T_15_31.sp12_h_r_0


LogicTile_20_31

 (3 12)  (1039 508)  (1039 508)  routing T_20_31.sp12_v_b_1 <X> T_20_31.sp12_h_r_1
 (3 13)  (1039 509)  (1039 509)  routing T_20_31.sp12_v_b_1 <X> T_20_31.sp12_h_r_1


LogicTile_22_31

 (19 0)  (1163 496)  (1163 496)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


LogicTile_23_31

 (2 8)  (1200 504)  (1200 504)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_26_31

 (4 4)  (1352 500)  (1352 500)  routing T_26_31.sp4_h_l_44 <X> T_26_31.sp4_v_b_3
 (6 4)  (1354 500)  (1354 500)  routing T_26_31.sp4_h_l_44 <X> T_26_31.sp4_v_b_3
 (5 5)  (1353 501)  (1353 501)  routing T_26_31.sp4_h_l_44 <X> T_26_31.sp4_v_b_3


LogicTile_27_31

 (2 6)  (1404 502)  (1404 502)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_30_31

 (5 11)  (1569 507)  (1569 507)  routing T_30_31.sp4_h_l_43 <X> T_30_31.sp4_v_t_43


IO_Tile_33_31

 (17 3)  (1743 499)  (1743 499)  IOB_0 IO Functioning bit


IO_Tile_0_30

 (16 0)  (1 480)  (1 480)  IOB_0 IO Functioning bit
 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (12 4)  (5 484)  (5 484)  routing T_0_30.lc_trk_g1_1 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 484)  (1 484)  IOB_0 IO Functioning bit
 (13 5)  (4 485)  (4 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (5 8)  (12 488)  (12 488)  routing T_0_30.span12_horz_1 <X> T_0_30.lc_trk_g1_1
 (7 8)  (10 488)  (10 488)  Enable bit of Mux _local_links/g1_mux_1 => span12_horz_1 lc_trk_g1_1
 (8 8)  (9 488)  (9 488)  routing T_0_30.span12_horz_1 <X> T_0_30.lc_trk_g1_1
 (8 9)  (9 489)  (9 489)  routing T_0_30.span12_horz_1 <X> T_0_30.lc_trk_g1_1
 (12 10)  (5 490)  (5 490)  routing T_0_30.lc_trk_g1_2 <X> T_0_30.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 490)  (1 490)  IOB_1 IO Functioning bit
 (5 11)  (12 491)  (12 491)  routing T_0_30.span4_horz_18 <X> T_0_30.lc_trk_g1_2
 (6 11)  (11 491)  (11 491)  routing T_0_30.span4_horz_18 <X> T_0_30.lc_trk_g1_2
 (7 11)  (10 491)  (10 491)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_18 lc_trk_g1_2
 (12 11)  (5 491)  (5 491)  routing T_0_30.lc_trk_g1_2 <X> T_0_30.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 491)  (4 491)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit
 (16 14)  (1 494)  (1 494)  IOB_1 IO Functioning bit


LogicTile_3_30

 (9 10)  (135 490)  (135 490)  routing T_3_30.sp4_h_r_4 <X> T_3_30.sp4_h_l_42
 (10 10)  (136 490)  (136 490)  routing T_3_30.sp4_h_r_4 <X> T_3_30.sp4_h_l_42


LogicTile_7_30

 (9 6)  (351 486)  (351 486)  routing T_7_30.sp4_v_b_4 <X> T_7_30.sp4_h_l_41
 (11 14)  (353 494)  (353 494)  routing T_7_30.sp4_v_b_3 <X> T_7_30.sp4_v_t_46
 (13 14)  (355 494)  (355 494)  routing T_7_30.sp4_v_b_3 <X> T_7_30.sp4_v_t_46


LogicTile_9_30

 (3 12)  (441 492)  (441 492)  routing T_9_30.sp12_v_b_1 <X> T_9_30.sp12_h_r_1
 (3 13)  (441 493)  (441 493)  routing T_9_30.sp12_v_b_1 <X> T_9_30.sp12_h_r_1


LogicTile_12_30

 (6 2)  (606 482)  (606 482)  routing T_12_30.sp4_v_b_9 <X> T_12_30.sp4_v_t_37
 (5 3)  (605 483)  (605 483)  routing T_12_30.sp4_v_b_9 <X> T_12_30.sp4_v_t_37
 (5 8)  (605 488)  (605 488)  routing T_12_30.sp4_v_b_0 <X> T_12_30.sp4_h_r_6
 (4 9)  (604 489)  (604 489)  routing T_12_30.sp4_v_b_0 <X> T_12_30.sp4_h_r_6
 (6 9)  (606 489)  (606 489)  routing T_12_30.sp4_v_b_0 <X> T_12_30.sp4_h_r_6
 (6 10)  (606 490)  (606 490)  routing T_12_30.sp4_v_b_3 <X> T_12_30.sp4_v_t_43
 (3 11)  (603 491)  (603 491)  routing T_12_30.sp12_v_b_1 <X> T_12_30.sp12_h_l_22
 (5 11)  (605 491)  (605 491)  routing T_12_30.sp4_v_b_3 <X> T_12_30.sp4_v_t_43


LogicTile_13_30

 (4 2)  (658 482)  (658 482)  routing T_13_30.sp4_v_b_0 <X> T_13_30.sp4_v_t_37


LogicTile_16_30

 (11 1)  (827 481)  (827 481)  routing T_16_30.sp4_h_l_43 <X> T_16_30.sp4_h_r_2
 (13 1)  (829 481)  (829 481)  routing T_16_30.sp4_h_l_43 <X> T_16_30.sp4_h_r_2
 (2 6)  (818 486)  (818 486)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_19_30

 (5 11)  (987 491)  (987 491)  routing T_19_30.sp4_h_l_43 <X> T_19_30.sp4_v_t_43


LogicTile_20_30

 (10 11)  (1046 491)  (1046 491)  routing T_20_30.sp4_h_l_39 <X> T_20_30.sp4_v_t_42


IO_Tile_33_30

 (17 3)  (1743 483)  (1743 483)  IOB_0 IO Functioning bit
 (17 13)  (1743 493)  (1743 493)  IOB_1 IO Functioning bit


IO_Tile_0_29

 (13 13)  (4 477)  (4 477)  routing T_0_29.span4_horz_43 <X> T_0_29.span4_vert_b_3


LogicTile_1_29

 (5 10)  (23 474)  (23 474)  routing T_1_29.sp4_h_r_3 <X> T_1_29.sp4_h_l_43
 (4 11)  (22 475)  (22 475)  routing T_1_29.sp4_h_r_3 <X> T_1_29.sp4_h_l_43


LogicTile_2_29

 (19 15)  (91 479)  (91 479)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_7_29

 (19 4)  (361 468)  (361 468)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_10_29

 (9 1)  (501 465)  (501 465)  routing T_10_29.sp4_v_t_36 <X> T_10_29.sp4_v_b_1


LogicTile_11_29

 (8 11)  (554 475)  (554 475)  routing T_11_29.sp4_v_b_4 <X> T_11_29.sp4_v_t_42
 (10 11)  (556 475)  (556 475)  routing T_11_29.sp4_v_b_4 <X> T_11_29.sp4_v_t_42


LogicTile_12_29

 (19 0)  (619 464)  (619 464)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (3 3)  (603 467)  (603 467)  routing T_12_29.sp12_v_b_0 <X> T_12_29.sp12_h_l_23
 (19 3)  (619 467)  (619 467)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


LogicTile_20_29

 (3 6)  (1039 470)  (1039 470)  routing T_20_29.sp12_v_b_0 <X> T_20_29.sp12_v_t_23


LogicTile_23_29

 (9 11)  (1207 475)  (1207 475)  routing T_23_29.sp4_v_b_11 <X> T_23_29.sp4_v_t_42
 (10 11)  (1208 475)  (1208 475)  routing T_23_29.sp4_v_b_11 <X> T_23_29.sp4_v_t_42


LogicTile_24_29

 (9 11)  (1261 475)  (1261 475)  routing T_24_29.sp4_v_b_7 <X> T_24_29.sp4_v_t_42


LogicTile_31_29

 (6 2)  (1624 466)  (1624 466)  routing T_31_29.sp4_v_b_9 <X> T_31_29.sp4_v_t_37
 (5 3)  (1623 467)  (1623 467)  routing T_31_29.sp4_v_b_9 <X> T_31_29.sp4_v_t_37


IO_Tile_33_29

 (17 13)  (1743 477)  (1743 477)  IOB_1 IO Functioning bit


IO_Tile_0_28

 (16 0)  (1 448)  (1 448)  IOB_0 IO Functioning bit
 (3 1)  (14 449)  (14 449)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 451)  (0 451)  IOB_0 IO Functioning bit
 (12 4)  (5 452)  (5 452)  routing T_0_28.lc_trk_g1_7 <X> T_0_28.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 452)  (4 452)  routing T_0_28.lc_trk_g1_7 <X> T_0_28.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 452)  (1 452)  IOB_0 IO Functioning bit
 (12 5)  (5 453)  (5 453)  routing T_0_28.lc_trk_g1_7 <X> T_0_28.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 453)  (4 453)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 454)  (15 454)  IO control bit: IOLEFT_REN_0

 (12 10)  (5 458)  (5 458)  routing T_0_28.lc_trk_g1_4 <X> T_0_28.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 458)  (4 458)  routing T_0_28.lc_trk_g1_4 <X> T_0_28.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 458)  (1 458)  IOB_1 IO Functioning bit
 (13 11)  (4 459)  (4 459)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (13 460)  (13 460)  routing T_0_28.span4_horz_36 <X> T_0_28.lc_trk_g1_4
 (5 13)  (12 461)  (12 461)  routing T_0_28.span4_horz_36 <X> T_0_28.lc_trk_g1_4
 (6 13)  (11 461)  (11 461)  routing T_0_28.span4_horz_36 <X> T_0_28.lc_trk_g1_4
 (7 13)  (10 461)  (10 461)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_36 lc_trk_g1_4
 (17 13)  (0 461)  (0 461)  IOB_1 IO Functioning bit
 (5 14)  (12 462)  (12 462)  routing T_0_28.span4_vert_b_7 <X> T_0_28.lc_trk_g1_7
 (7 14)  (10 462)  (10 462)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (16 14)  (1 462)  (1 462)  IOB_1 IO Functioning bit
 (8 15)  (9 463)  (9 463)  routing T_0_28.span4_vert_b_7 <X> T_0_28.lc_trk_g1_7


LogicTile_1_28

 (9 2)  (27 450)  (27 450)  routing T_1_28.sp4_v_b_1 <X> T_1_28.sp4_h_l_36


LogicTile_14_28

 (3 12)  (711 460)  (711 460)  routing T_14_28.sp12_v_b_1 <X> T_14_28.sp12_h_r_1
 (3 13)  (711 461)  (711 461)  routing T_14_28.sp12_v_b_1 <X> T_14_28.sp12_h_r_1


LogicTile_15_28

 (3 12)  (765 460)  (765 460)  routing T_15_28.sp12_v_b_1 <X> T_15_28.sp12_h_r_1
 (3 13)  (765 461)  (765 461)  routing T_15_28.sp12_v_b_1 <X> T_15_28.sp12_h_r_1


LogicTile_18_28

 (3 4)  (931 452)  (931 452)  routing T_18_28.sp12_v_b_0 <X> T_18_28.sp12_h_r_0
 (3 5)  (931 453)  (931 453)  routing T_18_28.sp12_v_b_0 <X> T_18_28.sp12_h_r_0


LogicTile_20_28

 (3 12)  (1039 460)  (1039 460)  routing T_20_28.sp12_v_b_1 <X> T_20_28.sp12_h_r_1
 (3 13)  (1039 461)  (1039 461)  routing T_20_28.sp12_v_b_1 <X> T_20_28.sp12_h_r_1


LogicTile_22_28

 (2 6)  (1146 454)  (1146 454)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_23_28

 (2 10)  (1200 458)  (1200 458)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21


RAM_Tile_25_28

 (19 0)  (1325 448)  (1325 448)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (4 8)  (1310 456)  (1310 456)  routing T_25_28.sp4_h_l_43 <X> T_25_28.sp4_v_b_6
 (5 9)  (1311 457)  (1311 457)  routing T_25_28.sp4_h_l_43 <X> T_25_28.sp4_v_b_6


LogicTile_26_28

 (11 0)  (1359 448)  (1359 448)  routing T_26_28.sp4_h_l_45 <X> T_26_28.sp4_v_b_2
 (13 0)  (1361 448)  (1361 448)  routing T_26_28.sp4_h_l_45 <X> T_26_28.sp4_v_b_2
 (12 1)  (1360 449)  (1360 449)  routing T_26_28.sp4_h_l_45 <X> T_26_28.sp4_v_b_2
 (2 8)  (1350 456)  (1350 456)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_27_28

 (2 6)  (1404 454)  (1404 454)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_29_28

 (5 15)  (1515 463)  (1515 463)  routing T_29_28.sp4_h_l_44 <X> T_29_28.sp4_v_t_44


LogicTile_30_28

 (11 14)  (1575 462)  (1575 462)  routing T_30_28.sp4_h_l_43 <X> T_30_28.sp4_v_t_46


IO_Tile_33_28

 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit


IO_Tile_0_27

 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit


LogicTile_1_27

 (19 1)  (37 433)  (37 433)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_15_27

 (3 4)  (765 436)  (765 436)  routing T_15_27.sp12_v_b_0 <X> T_15_27.sp12_h_r_0
 (3 5)  (765 437)  (765 437)  routing T_15_27.sp12_v_b_0 <X> T_15_27.sp12_h_r_0
 (3 12)  (765 444)  (765 444)  routing T_15_27.sp12_v_b_1 <X> T_15_27.sp12_h_r_1
 (3 13)  (765 445)  (765 445)  routing T_15_27.sp12_v_b_1 <X> T_15_27.sp12_h_r_1


LogicTile_23_27

 (2 8)  (1200 440)  (1200 440)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


RAM_Tile_25_27

 (8 13)  (1314 445)  (1314 445)  routing T_25_27.sp4_h_r_10 <X> T_25_27.sp4_v_b_10


LogicTile_26_27

 (19 3)  (1367 435)  (1367 435)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (4 12)  (1352 444)  (1352 444)  routing T_26_27.sp4_h_l_44 <X> T_26_27.sp4_v_b_9
 (11 12)  (1359 444)  (1359 444)  routing T_26_27.sp4_v_t_38 <X> T_26_27.sp4_v_b_11
 (13 12)  (1361 444)  (1361 444)  routing T_26_27.sp4_v_t_38 <X> T_26_27.sp4_v_b_11
 (5 13)  (1353 445)  (1353 445)  routing T_26_27.sp4_h_l_44 <X> T_26_27.sp4_v_b_9
 (2 14)  (1350 446)  (1350 446)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


IO_Tile_33_27

 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit


IO_Tile_0_26

 (13 1)  (4 417)  (4 417)  routing T_0_26.span4_horz_1 <X> T_0_26.span4_vert_b_0
 (14 1)  (3 417)  (3 417)  routing T_0_26.span4_horz_1 <X> T_0_26.span4_vert_b_0


LogicTile_1_26

 (19 13)  (37 429)  (37 429)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_7_26

 (6 6)  (348 422)  (348 422)  routing T_7_26.sp4_v_b_0 <X> T_7_26.sp4_v_t_38
 (5 7)  (347 423)  (347 423)  routing T_7_26.sp4_v_b_0 <X> T_7_26.sp4_v_t_38


LogicTile_12_26

 (4 14)  (604 430)  (604 430)  routing T_12_26.sp4_h_r_9 <X> T_12_26.sp4_v_t_44
 (5 15)  (605 431)  (605 431)  routing T_12_26.sp4_h_r_9 <X> T_12_26.sp4_v_t_44


LogicTile_13_26

 (4 2)  (658 418)  (658 418)  routing T_13_26.sp4_v_b_0 <X> T_13_26.sp4_v_t_37
 (3 3)  (657 419)  (657 419)  routing T_13_26.sp12_v_b_0 <X> T_13_26.sp12_h_l_23
 (32 4)  (686 420)  (686 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 420)  (687 420)  routing T_13_26.lc_trk_g3_2 <X> T_13_26.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 420)  (688 420)  routing T_13_26.lc_trk_g3_2 <X> T_13_26.wire_logic_cluster/lc_2/in_3
 (40 4)  (694 420)  (694 420)  LC_2 Logic Functioning bit
 (41 4)  (695 420)  (695 420)  LC_2 Logic Functioning bit
 (42 4)  (696 420)  (696 420)  LC_2 Logic Functioning bit
 (43 4)  (697 420)  (697 420)  LC_2 Logic Functioning bit
 (46 4)  (700 420)  (700 420)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (31 5)  (685 421)  (685 421)  routing T_13_26.lc_trk_g3_2 <X> T_13_26.wire_logic_cluster/lc_2/in_3
 (40 5)  (694 421)  (694 421)  LC_2 Logic Functioning bit
 (41 5)  (695 421)  (695 421)  LC_2 Logic Functioning bit
 (42 5)  (696 421)  (696 421)  LC_2 Logic Functioning bit
 (43 5)  (697 421)  (697 421)  LC_2 Logic Functioning bit
 (25 12)  (679 428)  (679 428)  routing T_13_26.sp4_v_b_26 <X> T_13_26.lc_trk_g3_2
 (22 13)  (676 429)  (676 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (677 429)  (677 429)  routing T_13_26.sp4_v_b_26 <X> T_13_26.lc_trk_g3_2


LogicTile_15_26

 (3 4)  (765 420)  (765 420)  routing T_15_26.sp12_v_b_0 <X> T_15_26.sp12_h_r_0
 (3 5)  (765 421)  (765 421)  routing T_15_26.sp12_v_b_0 <X> T_15_26.sp12_h_r_0


LogicTile_17_26

 (26 2)  (900 418)  (900 418)  routing T_17_26.lc_trk_g2_5 <X> T_17_26.wire_logic_cluster/lc_1/in_0
 (27 2)  (901 418)  (901 418)  routing T_17_26.lc_trk_g3_3 <X> T_17_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 418)  (902 418)  routing T_17_26.lc_trk_g3_3 <X> T_17_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 418)  (903 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 418)  (905 418)  routing T_17_26.lc_trk_g2_6 <X> T_17_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 418)  (906 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 418)  (907 418)  routing T_17_26.lc_trk_g2_6 <X> T_17_26.wire_logic_cluster/lc_1/in_3
 (35 2)  (909 418)  (909 418)  routing T_17_26.lc_trk_g1_4 <X> T_17_26.input_2_1
 (36 2)  (910 418)  (910 418)  LC_1 Logic Functioning bit
 (28 3)  (902 419)  (902 419)  routing T_17_26.lc_trk_g2_5 <X> T_17_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 419)  (903 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 419)  (904 419)  routing T_17_26.lc_trk_g3_3 <X> T_17_26.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 419)  (905 419)  routing T_17_26.lc_trk_g2_6 <X> T_17_26.wire_logic_cluster/lc_1/in_3
 (32 3)  (906 419)  (906 419)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (908 419)  (908 419)  routing T_17_26.lc_trk_g1_4 <X> T_17_26.input_2_1
 (14 6)  (888 422)  (888 422)  routing T_17_26.bnr_op_4 <X> T_17_26.lc_trk_g1_4
 (14 7)  (888 423)  (888 423)  routing T_17_26.bnr_op_4 <X> T_17_26.lc_trk_g1_4
 (17 7)  (891 423)  (891 423)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (15 10)  (889 426)  (889 426)  routing T_17_26.rgt_op_5 <X> T_17_26.lc_trk_g2_5
 (17 10)  (891 426)  (891 426)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (892 426)  (892 426)  routing T_17_26.rgt_op_5 <X> T_17_26.lc_trk_g2_5
 (25 10)  (899 426)  (899 426)  routing T_17_26.rgt_op_6 <X> T_17_26.lc_trk_g2_6
 (22 11)  (896 427)  (896 427)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (898 427)  (898 427)  routing T_17_26.rgt_op_6 <X> T_17_26.lc_trk_g2_6
 (5 12)  (879 428)  (879 428)  routing T_17_26.sp4_v_b_9 <X> T_17_26.sp4_h_r_9
 (21 12)  (895 428)  (895 428)  routing T_17_26.rgt_op_3 <X> T_17_26.lc_trk_g3_3
 (22 12)  (896 428)  (896 428)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (898 428)  (898 428)  routing T_17_26.rgt_op_3 <X> T_17_26.lc_trk_g3_3
 (6 13)  (880 429)  (880 429)  routing T_17_26.sp4_v_b_9 <X> T_17_26.sp4_h_r_9


LogicTile_18_26

 (27 0)  (955 416)  (955 416)  routing T_18_26.lc_trk_g3_0 <X> T_18_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 416)  (956 416)  routing T_18_26.lc_trk_g3_0 <X> T_18_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 416)  (957 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 416)  (960 416)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (964 416)  (964 416)  LC_0 Logic Functioning bit
 (39 0)  (967 416)  (967 416)  LC_0 Logic Functioning bit
 (41 0)  (969 416)  (969 416)  LC_0 Logic Functioning bit
 (42 0)  (970 416)  (970 416)  LC_0 Logic Functioning bit
 (44 0)  (972 416)  (972 416)  LC_0 Logic Functioning bit
 (45 0)  (973 416)  (973 416)  LC_0 Logic Functioning bit
 (36 1)  (964 417)  (964 417)  LC_0 Logic Functioning bit
 (39 1)  (967 417)  (967 417)  LC_0 Logic Functioning bit
 (41 1)  (969 417)  (969 417)  LC_0 Logic Functioning bit
 (42 1)  (970 417)  (970 417)  LC_0 Logic Functioning bit
 (49 1)  (977 417)  (977 417)  Carry_In_Mux bit 

 (0 2)  (928 418)  (928 418)  routing T_18_26.glb_netwk_3 <X> T_18_26.wire_logic_cluster/lc_7/clk
 (2 2)  (930 418)  (930 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (942 418)  (942 418)  routing T_18_26.sp4_h_l_9 <X> T_18_26.lc_trk_g0_4
 (27 2)  (955 418)  (955 418)  routing T_18_26.lc_trk_g3_1 <X> T_18_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 418)  (956 418)  routing T_18_26.lc_trk_g3_1 <X> T_18_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 418)  (957 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 418)  (960 418)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (964 418)  (964 418)  LC_1 Logic Functioning bit
 (39 2)  (967 418)  (967 418)  LC_1 Logic Functioning bit
 (41 2)  (969 418)  (969 418)  LC_1 Logic Functioning bit
 (42 2)  (970 418)  (970 418)  LC_1 Logic Functioning bit
 (44 2)  (972 418)  (972 418)  LC_1 Logic Functioning bit
 (45 2)  (973 418)  (973 418)  LC_1 Logic Functioning bit
 (0 3)  (928 419)  (928 419)  routing T_18_26.glb_netwk_3 <X> T_18_26.wire_logic_cluster/lc_7/clk
 (14 3)  (942 419)  (942 419)  routing T_18_26.sp4_h_l_9 <X> T_18_26.lc_trk_g0_4
 (15 3)  (943 419)  (943 419)  routing T_18_26.sp4_h_l_9 <X> T_18_26.lc_trk_g0_4
 (16 3)  (944 419)  (944 419)  routing T_18_26.sp4_h_l_9 <X> T_18_26.lc_trk_g0_4
 (17 3)  (945 419)  (945 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (36 3)  (964 419)  (964 419)  LC_1 Logic Functioning bit
 (39 3)  (967 419)  (967 419)  LC_1 Logic Functioning bit
 (41 3)  (969 419)  (969 419)  LC_1 Logic Functioning bit
 (42 3)  (970 419)  (970 419)  LC_1 Logic Functioning bit
 (21 4)  (949 420)  (949 420)  routing T_18_26.wire_logic_cluster/lc_3/out <X> T_18_26.lc_trk_g1_3
 (22 4)  (950 420)  (950 420)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (953 420)  (953 420)  routing T_18_26.wire_logic_cluster/lc_2/out <X> T_18_26.lc_trk_g1_2
 (27 4)  (955 420)  (955 420)  routing T_18_26.lc_trk_g1_2 <X> T_18_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 420)  (957 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 420)  (960 420)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (964 420)  (964 420)  LC_2 Logic Functioning bit
 (39 4)  (967 420)  (967 420)  LC_2 Logic Functioning bit
 (41 4)  (969 420)  (969 420)  LC_2 Logic Functioning bit
 (42 4)  (970 420)  (970 420)  LC_2 Logic Functioning bit
 (44 4)  (972 420)  (972 420)  LC_2 Logic Functioning bit
 (45 4)  (973 420)  (973 420)  LC_2 Logic Functioning bit
 (22 5)  (950 421)  (950 421)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (958 421)  (958 421)  routing T_18_26.lc_trk_g1_2 <X> T_18_26.wire_logic_cluster/lc_2/in_1
 (36 5)  (964 421)  (964 421)  LC_2 Logic Functioning bit
 (39 5)  (967 421)  (967 421)  LC_2 Logic Functioning bit
 (41 5)  (969 421)  (969 421)  LC_2 Logic Functioning bit
 (42 5)  (970 421)  (970 421)  LC_2 Logic Functioning bit
 (17 6)  (945 422)  (945 422)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (946 422)  (946 422)  routing T_18_26.wire_logic_cluster/lc_5/out <X> T_18_26.lc_trk_g1_5
 (27 6)  (955 422)  (955 422)  routing T_18_26.lc_trk_g1_3 <X> T_18_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 422)  (957 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 422)  (960 422)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (964 422)  (964 422)  LC_3 Logic Functioning bit
 (39 6)  (967 422)  (967 422)  LC_3 Logic Functioning bit
 (41 6)  (969 422)  (969 422)  LC_3 Logic Functioning bit
 (42 6)  (970 422)  (970 422)  LC_3 Logic Functioning bit
 (44 6)  (972 422)  (972 422)  LC_3 Logic Functioning bit
 (45 6)  (973 422)  (973 422)  LC_3 Logic Functioning bit
 (30 7)  (958 423)  (958 423)  routing T_18_26.lc_trk_g1_3 <X> T_18_26.wire_logic_cluster/lc_3/in_1
 (36 7)  (964 423)  (964 423)  LC_3 Logic Functioning bit
 (39 7)  (967 423)  (967 423)  LC_3 Logic Functioning bit
 (41 7)  (969 423)  (969 423)  LC_3 Logic Functioning bit
 (42 7)  (970 423)  (970 423)  LC_3 Logic Functioning bit
 (27 8)  (955 424)  (955 424)  routing T_18_26.lc_trk_g3_4 <X> T_18_26.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 424)  (956 424)  routing T_18_26.lc_trk_g3_4 <X> T_18_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 424)  (957 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 424)  (958 424)  routing T_18_26.lc_trk_g3_4 <X> T_18_26.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 424)  (960 424)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (964 424)  (964 424)  LC_4 Logic Functioning bit
 (39 8)  (967 424)  (967 424)  LC_4 Logic Functioning bit
 (41 8)  (969 424)  (969 424)  LC_4 Logic Functioning bit
 (42 8)  (970 424)  (970 424)  LC_4 Logic Functioning bit
 (44 8)  (972 424)  (972 424)  LC_4 Logic Functioning bit
 (45 8)  (973 424)  (973 424)  LC_4 Logic Functioning bit
 (36 9)  (964 425)  (964 425)  LC_4 Logic Functioning bit
 (39 9)  (967 425)  (967 425)  LC_4 Logic Functioning bit
 (41 9)  (969 425)  (969 425)  LC_4 Logic Functioning bit
 (42 9)  (970 425)  (970 425)  LC_4 Logic Functioning bit
 (27 10)  (955 426)  (955 426)  routing T_18_26.lc_trk_g1_5 <X> T_18_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 426)  (957 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 426)  (958 426)  routing T_18_26.lc_trk_g1_5 <X> T_18_26.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 426)  (960 426)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (964 426)  (964 426)  LC_5 Logic Functioning bit
 (39 10)  (967 426)  (967 426)  LC_5 Logic Functioning bit
 (41 10)  (969 426)  (969 426)  LC_5 Logic Functioning bit
 (42 10)  (970 426)  (970 426)  LC_5 Logic Functioning bit
 (44 10)  (972 426)  (972 426)  LC_5 Logic Functioning bit
 (45 10)  (973 426)  (973 426)  LC_5 Logic Functioning bit
 (36 11)  (964 427)  (964 427)  LC_5 Logic Functioning bit
 (39 11)  (967 427)  (967 427)  LC_5 Logic Functioning bit
 (41 11)  (969 427)  (969 427)  LC_5 Logic Functioning bit
 (42 11)  (970 427)  (970 427)  LC_5 Logic Functioning bit
 (14 12)  (942 428)  (942 428)  routing T_18_26.wire_logic_cluster/lc_0/out <X> T_18_26.lc_trk_g3_0
 (17 12)  (945 428)  (945 428)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 428)  (946 428)  routing T_18_26.wire_logic_cluster/lc_1/out <X> T_18_26.lc_trk_g3_1
 (27 12)  (955 428)  (955 428)  routing T_18_26.lc_trk_g3_6 <X> T_18_26.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 428)  (956 428)  routing T_18_26.lc_trk_g3_6 <X> T_18_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 428)  (957 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 428)  (958 428)  routing T_18_26.lc_trk_g3_6 <X> T_18_26.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 428)  (960 428)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (964 428)  (964 428)  LC_6 Logic Functioning bit
 (39 12)  (967 428)  (967 428)  LC_6 Logic Functioning bit
 (41 12)  (969 428)  (969 428)  LC_6 Logic Functioning bit
 (42 12)  (970 428)  (970 428)  LC_6 Logic Functioning bit
 (45 12)  (973 428)  (973 428)  LC_6 Logic Functioning bit
 (17 13)  (945 429)  (945 429)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (958 429)  (958 429)  routing T_18_26.lc_trk_g3_6 <X> T_18_26.wire_logic_cluster/lc_6/in_1
 (36 13)  (964 429)  (964 429)  LC_6 Logic Functioning bit
 (39 13)  (967 429)  (967 429)  LC_6 Logic Functioning bit
 (41 13)  (969 429)  (969 429)  LC_6 Logic Functioning bit
 (42 13)  (970 429)  (970 429)  LC_6 Logic Functioning bit
 (1 14)  (929 430)  (929 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (942 430)  (942 430)  routing T_18_26.wire_logic_cluster/lc_4/out <X> T_18_26.lc_trk_g3_4
 (25 14)  (953 430)  (953 430)  routing T_18_26.wire_logic_cluster/lc_6/out <X> T_18_26.lc_trk_g3_6
 (1 15)  (929 431)  (929 431)  routing T_18_26.lc_trk_g0_4 <X> T_18_26.wire_logic_cluster/lc_7/s_r
 (17 15)  (945 431)  (945 431)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (950 431)  (950 431)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_19_26

 (19 1)  (1001 417)  (1001 417)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_22_26

 (8 0)  (1152 416)  (1152 416)  routing T_22_26.sp4_v_b_1 <X> T_22_26.sp4_h_r_1
 (9 0)  (1153 416)  (1153 416)  routing T_22_26.sp4_v_b_1 <X> T_22_26.sp4_h_r_1
 (3 4)  (1147 420)  (1147 420)  routing T_22_26.sp12_v_b_0 <X> T_22_26.sp12_h_r_0
 (12 4)  (1156 420)  (1156 420)  routing T_22_26.sp4_v_b_5 <X> T_22_26.sp4_h_r_5
 (3 5)  (1147 421)  (1147 421)  routing T_22_26.sp12_v_b_0 <X> T_22_26.sp12_h_r_0
 (11 5)  (1155 421)  (1155 421)  routing T_22_26.sp4_v_b_5 <X> T_22_26.sp4_h_r_5


LogicTile_23_26

 (3 0)  (1201 416)  (1201 416)  routing T_23_26.sp12_h_r_0 <X> T_23_26.sp12_v_b_0
 (3 1)  (1201 417)  (1201 417)  routing T_23_26.sp12_h_r_0 <X> T_23_26.sp12_v_b_0


LogicTile_24_26

 (12 12)  (1264 428)  (1264 428)  routing T_24_26.sp4_v_b_5 <X> T_24_26.sp4_h_r_11
 (11 13)  (1263 429)  (1263 429)  routing T_24_26.sp4_v_b_5 <X> T_24_26.sp4_h_r_11
 (13 13)  (1265 429)  (1265 429)  routing T_24_26.sp4_v_b_5 <X> T_24_26.sp4_h_r_11


RAM_Tile_25_26

 (0 0)  (1306 416)  (1306 416)  Negative Clock bit

 (7 0)  (1313 416)  (1313 416)  Ram config bit: MEMT_bram_cbit_1

 (26 0)  (1332 416)  (1332 416)  routing T_25_26.lc_trk_g0_6 <X> T_25_26.input0_0
 (26 1)  (1332 417)  (1332 417)  routing T_25_26.lc_trk_g0_6 <X> T_25_26.input0_0
 (29 1)  (1335 417)  (1335 417)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_6 input0_0
 (0 2)  (1306 418)  (1306 418)  routing T_25_26.glb_netwk_6 <X> T_25_26.wire_bram/ram/WCLK
 (1 2)  (1307 418)  (1307 418)  routing T_25_26.glb_netwk_6 <X> T_25_26.wire_bram/ram/WCLK
 (2 2)  (1308 418)  (1308 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 418)  (1313 418)  Ram config bit: MEMT_bram_cbit_3

 (21 2)  (1327 418)  (1327 418)  routing T_25_26.sp12_h_l_4 <X> T_25_26.lc_trk_g0_7
 (22 2)  (1328 418)  (1328 418)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (1330 418)  (1330 418)  routing T_25_26.sp12_h_l_4 <X> T_25_26.lc_trk_g0_7
 (25 2)  (1331 418)  (1331 418)  routing T_25_26.sp4_h_r_22 <X> T_25_26.lc_trk_g0_6
 (26 2)  (1332 418)  (1332 418)  routing T_25_26.lc_trk_g2_5 <X> T_25_26.input0_1
 (21 3)  (1327 419)  (1327 419)  routing T_25_26.sp12_h_l_4 <X> T_25_26.lc_trk_g0_7
 (22 3)  (1328 419)  (1328 419)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_22 lc_trk_g0_6
 (23 3)  (1329 419)  (1329 419)  routing T_25_26.sp4_h_r_22 <X> T_25_26.lc_trk_g0_6
 (24 3)  (1330 419)  (1330 419)  routing T_25_26.sp4_h_r_22 <X> T_25_26.lc_trk_g0_6
 (25 3)  (1331 419)  (1331 419)  routing T_25_26.sp4_h_r_22 <X> T_25_26.lc_trk_g0_6
 (28 3)  (1334 419)  (1334 419)  routing T_25_26.lc_trk_g2_5 <X> T_25_26.input0_1
 (29 3)  (1335 419)  (1335 419)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_5 input0_1
 (7 4)  (1313 420)  (1313 420)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_5

 (22 4)  (1328 420)  (1328 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (29 4)  (1335 420)  (1335 420)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_7 wire_bram/ram/WDATA_5
 (30 4)  (1336 420)  (1336 420)  routing T_25_26.lc_trk_g0_7 <X> T_25_26.wire_bram/ram/WDATA_5
 (39 4)  (1345 420)  (1345 420)  Enable bit of Mux _out_links/OutMux3_2 => wire_bram/ram/RDATA_5 sp12_v_t_3
 (21 5)  (1327 421)  (1327 421)  routing T_25_26.sp4_r_v_b_27 <X> T_25_26.lc_trk_g1_3
 (26 5)  (1332 421)  (1332 421)  routing T_25_26.lc_trk_g1_3 <X> T_25_26.input0_2
 (27 5)  (1333 421)  (1333 421)  routing T_25_26.lc_trk_g1_3 <X> T_25_26.input0_2
 (29 5)  (1335 421)  (1335 421)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_3 input0_2
 (30 5)  (1336 421)  (1336 421)  routing T_25_26.lc_trk_g0_7 <X> T_25_26.wire_bram/ram/WDATA_5
 (7 6)  (1313 422)  (1313 422)  Cascade buffer Enable bit: MEMT_LC07_inmux02_bram_cbit_7

 (22 6)  (1328 422)  (1328 422)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_t_10 lc_trk_g1_7
 (23 6)  (1329 422)  (1329 422)  routing T_25_26.sp4_v_t_10 <X> T_25_26.lc_trk_g1_7
 (24 6)  (1330 422)  (1330 422)  routing T_25_26.sp4_v_t_10 <X> T_25_26.lc_trk_g1_7
 (14 7)  (1320 423)  (1320 423)  routing T_25_26.sp12_h_r_20 <X> T_25_26.lc_trk_g1_4
 (16 7)  (1322 423)  (1322 423)  routing T_25_26.sp12_h_r_20 <X> T_25_26.lc_trk_g1_4
 (17 7)  (1323 423)  (1323 423)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (27 7)  (1333 423)  (1333 423)  routing T_25_26.lc_trk_g3_0 <X> T_25_26.input0_3
 (28 7)  (1334 423)  (1334 423)  routing T_25_26.lc_trk_g3_0 <X> T_25_26.input0_3
 (29 7)  (1335 423)  (1335 423)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_0 input0_3
 (14 8)  (1320 424)  (1320 424)  routing T_25_26.sp4_h_l_29 <X> T_25_26.lc_trk_g2_0
 (26 8)  (1332 424)  (1332 424)  routing T_25_26.lc_trk_g2_6 <X> T_25_26.input0_4
 (14 9)  (1320 425)  (1320 425)  routing T_25_26.sp4_h_l_29 <X> T_25_26.lc_trk_g2_0
 (15 9)  (1321 425)  (1321 425)  routing T_25_26.sp4_h_l_29 <X> T_25_26.lc_trk_g2_0
 (16 9)  (1322 425)  (1322 425)  routing T_25_26.sp4_h_l_29 <X> T_25_26.lc_trk_g2_0
 (17 9)  (1323 425)  (1323 425)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_29 lc_trk_g2_0
 (26 9)  (1332 425)  (1332 425)  routing T_25_26.lc_trk_g2_6 <X> T_25_26.input0_4
 (28 9)  (1334 425)  (1334 425)  routing T_25_26.lc_trk_g2_6 <X> T_25_26.input0_4
 (29 9)  (1335 425)  (1335 425)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_6 input0_4
 (14 10)  (1320 426)  (1320 426)  routing T_25_26.sp4_h_r_36 <X> T_25_26.lc_trk_g2_4
 (16 10)  (1322 426)  (1322 426)  routing T_25_26.sp4_v_b_37 <X> T_25_26.lc_trk_g2_5
 (17 10)  (1323 426)  (1323 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (1324 426)  (1324 426)  routing T_25_26.sp4_v_b_37 <X> T_25_26.lc_trk_g2_5
 (22 10)  (1328 426)  (1328 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (1331 426)  (1331 426)  routing T_25_26.sp4_v_b_30 <X> T_25_26.lc_trk_g2_6
 (26 10)  (1332 426)  (1332 426)  routing T_25_26.lc_trk_g3_6 <X> T_25_26.input0_5
 (15 11)  (1321 427)  (1321 427)  routing T_25_26.sp4_h_r_36 <X> T_25_26.lc_trk_g2_4
 (16 11)  (1322 427)  (1322 427)  routing T_25_26.sp4_h_r_36 <X> T_25_26.lc_trk_g2_4
 (17 11)  (1323 427)  (1323 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (1324 427)  (1324 427)  routing T_25_26.sp4_v_b_37 <X> T_25_26.lc_trk_g2_5
 (21 11)  (1327 427)  (1327 427)  routing T_25_26.sp4_r_v_b_39 <X> T_25_26.lc_trk_g2_7
 (22 11)  (1328 427)  (1328 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (1329 427)  (1329 427)  routing T_25_26.sp4_v_b_30 <X> T_25_26.lc_trk_g2_6
 (26 11)  (1332 427)  (1332 427)  routing T_25_26.lc_trk_g3_6 <X> T_25_26.input0_5
 (27 11)  (1333 427)  (1333 427)  routing T_25_26.lc_trk_g3_6 <X> T_25_26.input0_5
 (28 11)  (1334 427)  (1334 427)  routing T_25_26.lc_trk_g3_6 <X> T_25_26.input0_5
 (29 11)  (1335 427)  (1335 427)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_6 input0_5
 (27 12)  (1333 428)  (1333 428)  routing T_25_26.lc_trk_g3_4 <X> T_25_26.wire_bram/ram/WDATA_1
 (28 12)  (1334 428)  (1334 428)  routing T_25_26.lc_trk_g3_4 <X> T_25_26.wire_bram/ram/WDATA_1
 (29 12)  (1335 428)  (1335 428)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_4 wire_bram/ram/WDATA_1
 (30 12)  (1336 428)  (1336 428)  routing T_25_26.lc_trk_g3_4 <X> T_25_26.wire_bram/ram/WDATA_1
 (35 12)  (1341 428)  (1341 428)  routing T_25_26.lc_trk_g1_7 <X> T_25_26.input2_6
 (37 12)  (1343 428)  (1343 428)  Enable bit of Mux _out_links/OutMux4_6 => wire_bram/ram/RDATA_1 sp12_h_l_3
 (14 13)  (1320 429)  (1320 429)  routing T_25_26.sp4_r_v_b_40 <X> T_25_26.lc_trk_g3_0
 (17 13)  (1323 429)  (1323 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (28 13)  (1334 429)  (1334 429)  routing T_25_26.lc_trk_g2_0 <X> T_25_26.input0_6
 (29 13)  (1335 429)  (1335 429)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_0 input0_6
 (32 13)  (1338 429)  (1338 429)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_7 input2_6
 (34 13)  (1340 429)  (1340 429)  routing T_25_26.lc_trk_g1_7 <X> T_25_26.input2_6
 (35 13)  (1341 429)  (1341 429)  routing T_25_26.lc_trk_g1_7 <X> T_25_26.input2_6
 (0 14)  (1306 430)  (1306 430)  routing T_25_26.lc_trk_g2_4 <X> T_25_26.wire_bram/ram/WE
 (1 14)  (1307 430)  (1307 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (26 14)  (1332 430)  (1332 430)  routing T_25_26.lc_trk_g2_7 <X> T_25_26.input0_7
 (35 14)  (1341 430)  (1341 430)  routing T_25_26.lc_trk_g1_4 <X> T_25_26.input2_7
 (1 15)  (1307 431)  (1307 431)  routing T_25_26.lc_trk_g2_4 <X> T_25_26.wire_bram/ram/WE
 (17 15)  (1323 431)  (1323 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (1328 431)  (1328 431)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (1332 431)  (1332 431)  routing T_25_26.lc_trk_g2_7 <X> T_25_26.input0_7
 (28 15)  (1334 431)  (1334 431)  routing T_25_26.lc_trk_g2_7 <X> T_25_26.input0_7
 (29 15)  (1335 431)  (1335 431)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_7 input0_7
 (32 15)  (1338 431)  (1338 431)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_4 input2_7
 (34 15)  (1340 431)  (1340 431)  routing T_25_26.lc_trk_g1_4 <X> T_25_26.input2_7


IO_Tile_0_25

 (16 0)  (1 400)  (1 400)  IOB_0 IO Functioning bit
 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (12 4)  (5 404)  (5 404)  routing T_0_25.lc_trk_g1_3 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 404)  (1 404)  IOB_0 IO Functioning bit
 (12 5)  (5 405)  (5 405)  routing T_0_25.lc_trk_g1_3 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 405)  (4 405)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (5 10)  (12 410)  (12 410)  routing T_0_25.span4_horz_19 <X> T_0_25.lc_trk_g1_3
 (6 10)  (11 410)  (11 410)  routing T_0_25.span4_horz_19 <X> T_0_25.lc_trk_g1_3
 (7 10)  (10 410)  (10 410)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_19 lc_trk_g1_3
 (12 10)  (5 410)  (5 410)  routing T_0_25.lc_trk_g1_4 <X> T_0_25.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 410)  (4 410)  routing T_0_25.lc_trk_g1_4 <X> T_0_25.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 410)  (1 410)  IOB_1 IO Functioning bit
 (13 11)  (4 411)  (4 411)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (13 413)  (13 413)  routing T_0_25.span4_vert_b_4 <X> T_0_25.lc_trk_g1_4
 (5 13)  (12 413)  (12 413)  routing T_0_25.span4_vert_b_4 <X> T_0_25.lc_trk_g1_4
 (7 13)  (10 413)  (10 413)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit
 (16 14)  (1 414)  (1 414)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25



LogicTile_3_25

 (5 10)  (131 410)  (131 410)  routing T_3_25.sp4_h_r_3 <X> T_3_25.sp4_h_l_43
 (4 11)  (130 411)  (130 411)  routing T_3_25.sp4_h_r_3 <X> T_3_25.sp4_h_l_43


LogicTile_4_25



LogicTile_5_25



LogicTile_6_25



LogicTile_7_25

 (5 6)  (347 406)  (347 406)  routing T_7_25.sp4_v_b_3 <X> T_7_25.sp4_h_l_38


RAM_Tile_8_25



LogicTile_9_25



LogicTile_10_25

 (8 5)  (500 405)  (500 405)  routing T_10_25.sp4_v_t_36 <X> T_10_25.sp4_v_b_4
 (10 5)  (502 405)  (502 405)  routing T_10_25.sp4_v_t_36 <X> T_10_25.sp4_v_b_4


LogicTile_11_25

 (8 7)  (554 407)  (554 407)  routing T_11_25.sp4_h_r_4 <X> T_11_25.sp4_v_t_41
 (9 7)  (555 407)  (555 407)  routing T_11_25.sp4_h_r_4 <X> T_11_25.sp4_v_t_41


LogicTile_12_25

 (3 0)  (603 400)  (603 400)  routing T_12_25.sp12_h_r_0 <X> T_12_25.sp12_v_b_0
 (3 1)  (603 401)  (603 401)  routing T_12_25.sp12_h_r_0 <X> T_12_25.sp12_v_b_0
 (1 3)  (601 403)  (601 403)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_13_25

 (5 0)  (659 400)  (659 400)  routing T_13_25.sp4_v_b_6 <X> T_13_25.sp4_h_r_0
 (19 0)  (673 400)  (673 400)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (4 1)  (658 401)  (658 401)  routing T_13_25.sp4_v_b_6 <X> T_13_25.sp4_h_r_0
 (6 1)  (660 401)  (660 401)  routing T_13_25.sp4_v_b_6 <X> T_13_25.sp4_h_r_0


LogicTile_14_25

 (13 0)  (721 400)  (721 400)  routing T_14_25.sp4_h_l_39 <X> T_14_25.sp4_v_b_2
 (12 1)  (720 401)  (720 401)  routing T_14_25.sp4_h_l_39 <X> T_14_25.sp4_v_b_2
 (12 2)  (720 402)  (720 402)  routing T_14_25.sp4_h_r_11 <X> T_14_25.sp4_h_l_39
 (13 3)  (721 403)  (721 403)  routing T_14_25.sp4_h_r_11 <X> T_14_25.sp4_h_l_39
 (3 4)  (711 404)  (711 404)  routing T_14_25.sp12_v_b_0 <X> T_14_25.sp12_h_r_0
 (17 4)  (725 404)  (725 404)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (3 5)  (711 405)  (711 405)  routing T_14_25.sp12_v_b_0 <X> T_14_25.sp12_h_r_0
 (12 5)  (720 405)  (720 405)  routing T_14_25.sp4_h_r_5 <X> T_14_25.sp4_v_b_5
 (14 11)  (722 411)  (722 411)  routing T_14_25.sp4_r_v_b_36 <X> T_14_25.lc_trk_g2_4
 (17 11)  (725 411)  (725 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (26 12)  (734 412)  (734 412)  routing T_14_25.lc_trk_g2_4 <X> T_14_25.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 412)  (735 412)  routing T_14_25.lc_trk_g3_4 <X> T_14_25.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 412)  (736 412)  routing T_14_25.lc_trk_g3_4 <X> T_14_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 412)  (737 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 412)  (738 412)  routing T_14_25.lc_trk_g3_4 <X> T_14_25.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 412)  (740 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 412)  (741 412)  routing T_14_25.lc_trk_g3_2 <X> T_14_25.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 412)  (742 412)  routing T_14_25.lc_trk_g3_2 <X> T_14_25.wire_logic_cluster/lc_6/in_3
 (37 12)  (745 412)  (745 412)  LC_6 Logic Functioning bit
 (38 12)  (746 412)  (746 412)  LC_6 Logic Functioning bit
 (39 12)  (747 412)  (747 412)  LC_6 Logic Functioning bit
 (41 12)  (749 412)  (749 412)  LC_6 Logic Functioning bit
 (47 12)  (755 412)  (755 412)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (22 13)  (730 413)  (730 413)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (731 413)  (731 413)  routing T_14_25.sp12_v_t_9 <X> T_14_25.lc_trk_g3_2
 (28 13)  (736 413)  (736 413)  routing T_14_25.lc_trk_g2_4 <X> T_14_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 413)  (737 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 413)  (739 413)  routing T_14_25.lc_trk_g3_2 <X> T_14_25.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 413)  (740 413)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (742 413)  (742 413)  routing T_14_25.lc_trk_g1_1 <X> T_14_25.input_2_6
 (36 13)  (744 413)  (744 413)  LC_6 Logic Functioning bit
 (38 13)  (746 413)  (746 413)  LC_6 Logic Functioning bit
 (14 14)  (722 414)  (722 414)  routing T_14_25.sp12_v_t_3 <X> T_14_25.lc_trk_g3_4
 (14 15)  (722 415)  (722 415)  routing T_14_25.sp12_v_t_3 <X> T_14_25.lc_trk_g3_4
 (15 15)  (723 415)  (723 415)  routing T_14_25.sp12_v_t_3 <X> T_14_25.lc_trk_g3_4
 (17 15)  (725 415)  (725 415)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4


LogicTile_15_25

 (21 0)  (783 400)  (783 400)  routing T_15_25.sp12_h_r_3 <X> T_15_25.lc_trk_g0_3
 (22 0)  (784 400)  (784 400)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (786 400)  (786 400)  routing T_15_25.sp12_h_r_3 <X> T_15_25.lc_trk_g0_3
 (26 0)  (788 400)  (788 400)  routing T_15_25.lc_trk_g2_6 <X> T_15_25.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 400)  (789 400)  routing T_15_25.lc_trk_g1_4 <X> T_15_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 400)  (791 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 400)  (792 400)  routing T_15_25.lc_trk_g1_4 <X> T_15_25.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 400)  (794 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (797 400)  (797 400)  routing T_15_25.lc_trk_g1_5 <X> T_15_25.input_2_0
 (37 0)  (799 400)  (799 400)  LC_0 Logic Functioning bit
 (39 0)  (801 400)  (801 400)  LC_0 Logic Functioning bit
 (45 0)  (807 400)  (807 400)  LC_0 Logic Functioning bit
 (21 1)  (783 401)  (783 401)  routing T_15_25.sp12_h_r_3 <X> T_15_25.lc_trk_g0_3
 (26 1)  (788 401)  (788 401)  routing T_15_25.lc_trk_g2_6 <X> T_15_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 401)  (790 401)  routing T_15_25.lc_trk_g2_6 <X> T_15_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 401)  (791 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 401)  (793 401)  routing T_15_25.lc_trk_g0_3 <X> T_15_25.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 401)  (794 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (796 401)  (796 401)  routing T_15_25.lc_trk_g1_5 <X> T_15_25.input_2_0
 (36 1)  (798 401)  (798 401)  LC_0 Logic Functioning bit
 (37 1)  (799 401)  (799 401)  LC_0 Logic Functioning bit
 (39 1)  (801 401)  (801 401)  LC_0 Logic Functioning bit
 (43 1)  (805 401)  (805 401)  LC_0 Logic Functioning bit
 (0 2)  (762 402)  (762 402)  routing T_15_25.glb_netwk_6 <X> T_15_25.wire_logic_cluster/lc_7/clk
 (1 2)  (763 402)  (763 402)  routing T_15_25.glb_netwk_6 <X> T_15_25.wire_logic_cluster/lc_7/clk
 (2 2)  (764 402)  (764 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (763 404)  (763 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (3 4)  (765 404)  (765 404)  routing T_15_25.sp12_v_b_0 <X> T_15_25.sp12_h_r_0
 (21 4)  (783 404)  (783 404)  routing T_15_25.wire_logic_cluster/lc_3/out <X> T_15_25.lc_trk_g1_3
 (22 4)  (784 404)  (784 404)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (0 5)  (762 405)  (762 405)  routing T_15_25.lc_trk_g1_3 <X> T_15_25.wire_logic_cluster/lc_7/cen
 (1 5)  (763 405)  (763 405)  routing T_15_25.lc_trk_g1_3 <X> T_15_25.wire_logic_cluster/lc_7/cen
 (3 5)  (765 405)  (765 405)  routing T_15_25.sp12_v_b_0 <X> T_15_25.sp12_h_r_0
 (14 6)  (776 406)  (776 406)  routing T_15_25.sp12_h_l_3 <X> T_15_25.lc_trk_g1_4
 (15 6)  (777 406)  (777 406)  routing T_15_25.sp4_v_b_21 <X> T_15_25.lc_trk_g1_5
 (16 6)  (778 406)  (778 406)  routing T_15_25.sp4_v_b_21 <X> T_15_25.lc_trk_g1_5
 (17 6)  (779 406)  (779 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (26 6)  (788 406)  (788 406)  routing T_15_25.lc_trk_g1_4 <X> T_15_25.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 406)  (789 406)  routing T_15_25.lc_trk_g3_7 <X> T_15_25.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 406)  (790 406)  routing T_15_25.lc_trk_g3_7 <X> T_15_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 406)  (791 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 406)  (792 406)  routing T_15_25.lc_trk_g3_7 <X> T_15_25.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 406)  (793 406)  routing T_15_25.lc_trk_g2_6 <X> T_15_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 406)  (794 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 406)  (795 406)  routing T_15_25.lc_trk_g2_6 <X> T_15_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 406)  (798 406)  LC_3 Logic Functioning bit
 (38 6)  (800 406)  (800 406)  LC_3 Logic Functioning bit
 (46 6)  (808 406)  (808 406)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (776 407)  (776 407)  routing T_15_25.sp12_h_l_3 <X> T_15_25.lc_trk_g1_4
 (15 7)  (777 407)  (777 407)  routing T_15_25.sp12_h_l_3 <X> T_15_25.lc_trk_g1_4
 (17 7)  (779 407)  (779 407)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (27 7)  (789 407)  (789 407)  routing T_15_25.lc_trk_g1_4 <X> T_15_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 407)  (791 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 407)  (792 407)  routing T_15_25.lc_trk_g3_7 <X> T_15_25.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 407)  (793 407)  routing T_15_25.lc_trk_g2_6 <X> T_15_25.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 407)  (794 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (795 407)  (795 407)  routing T_15_25.lc_trk_g3_0 <X> T_15_25.input_2_3
 (34 7)  (796 407)  (796 407)  routing T_15_25.lc_trk_g3_0 <X> T_15_25.input_2_3
 (37 7)  (799 407)  (799 407)  LC_3 Logic Functioning bit
 (39 7)  (801 407)  (801 407)  LC_3 Logic Functioning bit
 (40 7)  (802 407)  (802 407)  LC_3 Logic Functioning bit
 (41 7)  (803 407)  (803 407)  LC_3 Logic Functioning bit
 (42 7)  (804 407)  (804 407)  LC_3 Logic Functioning bit
 (11 8)  (773 408)  (773 408)  routing T_15_25.sp4_h_r_3 <X> T_15_25.sp4_v_b_8
 (22 11)  (784 411)  (784 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (785 411)  (785 411)  routing T_15_25.sp4_h_r_30 <X> T_15_25.lc_trk_g2_6
 (24 11)  (786 411)  (786 411)  routing T_15_25.sp4_h_r_30 <X> T_15_25.lc_trk_g2_6
 (25 11)  (787 411)  (787 411)  routing T_15_25.sp4_h_r_30 <X> T_15_25.lc_trk_g2_6
 (14 13)  (776 413)  (776 413)  routing T_15_25.sp4_h_r_24 <X> T_15_25.lc_trk_g3_0
 (15 13)  (777 413)  (777 413)  routing T_15_25.sp4_h_r_24 <X> T_15_25.lc_trk_g3_0
 (16 13)  (778 413)  (778 413)  routing T_15_25.sp4_h_r_24 <X> T_15_25.lc_trk_g3_0
 (17 13)  (779 413)  (779 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 14)  (784 414)  (784 414)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (785 414)  (785 414)  routing T_15_25.sp12_v_b_23 <X> T_15_25.lc_trk_g3_7
 (7 15)  (769 415)  (769 415)  Column buffer control bit: LH_colbuf_cntl_6

 (21 15)  (783 415)  (783 415)  routing T_15_25.sp12_v_b_23 <X> T_15_25.lc_trk_g3_7


LogicTile_16_25

 (0 2)  (816 402)  (816 402)  routing T_16_25.glb_netwk_3 <X> T_16_25.wire_logic_cluster/lc_7/clk
 (2 2)  (818 402)  (818 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (816 403)  (816 403)  routing T_16_25.glb_netwk_3 <X> T_16_25.wire_logic_cluster/lc_7/clk
 (25 8)  (841 408)  (841 408)  routing T_16_25.rgt_op_2 <X> T_16_25.lc_trk_g2_2
 (22 9)  (838 409)  (838 409)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (840 409)  (840 409)  routing T_16_25.rgt_op_2 <X> T_16_25.lc_trk_g2_2
 (7 10)  (823 410)  (823 410)  Column buffer control bit: LH_colbuf_cntl_3

 (21 10)  (837 410)  (837 410)  routing T_16_25.wire_logic_cluster/lc_7/out <X> T_16_25.lc_trk_g2_7
 (22 10)  (838 410)  (838 410)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 14)  (842 414)  (842 414)  routing T_16_25.lc_trk_g2_7 <X> T_16_25.wire_logic_cluster/lc_7/in_0
 (32 14)  (848 414)  (848 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 414)  (849 414)  routing T_16_25.lc_trk_g2_2 <X> T_16_25.wire_logic_cluster/lc_7/in_3
 (37 14)  (853 414)  (853 414)  LC_7 Logic Functioning bit
 (39 14)  (855 414)  (855 414)  LC_7 Logic Functioning bit
 (41 14)  (857 414)  (857 414)  LC_7 Logic Functioning bit
 (43 14)  (859 414)  (859 414)  LC_7 Logic Functioning bit
 (45 14)  (861 414)  (861 414)  LC_7 Logic Functioning bit
 (51 14)  (867 414)  (867 414)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (52 14)  (868 414)  (868 414)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (26 15)  (842 415)  (842 415)  routing T_16_25.lc_trk_g2_7 <X> T_16_25.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 415)  (844 415)  routing T_16_25.lc_trk_g2_7 <X> T_16_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 415)  (845 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 415)  (847 415)  routing T_16_25.lc_trk_g2_2 <X> T_16_25.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 415)  (852 415)  LC_7 Logic Functioning bit
 (38 15)  (854 415)  (854 415)  LC_7 Logic Functioning bit
 (40 15)  (856 415)  (856 415)  LC_7 Logic Functioning bit
 (42 15)  (858 415)  (858 415)  LC_7 Logic Functioning bit
 (46 15)  (862 415)  (862 415)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_17_25

 (14 0)  (888 400)  (888 400)  routing T_17_25.bnr_op_0 <X> T_17_25.lc_trk_g0_0
 (15 0)  (889 400)  (889 400)  routing T_17_25.top_op_1 <X> T_17_25.lc_trk_g0_1
 (17 0)  (891 400)  (891 400)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (895 400)  (895 400)  routing T_17_25.bnr_op_3 <X> T_17_25.lc_trk_g0_3
 (22 0)  (896 400)  (896 400)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (26 0)  (900 400)  (900 400)  routing T_17_25.lc_trk_g0_6 <X> T_17_25.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 400)  (901 400)  routing T_17_25.lc_trk_g3_6 <X> T_17_25.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 400)  (902 400)  routing T_17_25.lc_trk_g3_6 <X> T_17_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 400)  (903 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 400)  (904 400)  routing T_17_25.lc_trk_g3_6 <X> T_17_25.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 400)  (906 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (910 400)  (910 400)  LC_0 Logic Functioning bit
 (37 0)  (911 400)  (911 400)  LC_0 Logic Functioning bit
 (38 0)  (912 400)  (912 400)  LC_0 Logic Functioning bit
 (39 0)  (913 400)  (913 400)  LC_0 Logic Functioning bit
 (41 0)  (915 400)  (915 400)  LC_0 Logic Functioning bit
 (42 0)  (916 400)  (916 400)  LC_0 Logic Functioning bit
 (43 0)  (917 400)  (917 400)  LC_0 Logic Functioning bit
 (14 1)  (888 401)  (888 401)  routing T_17_25.bnr_op_0 <X> T_17_25.lc_trk_g0_0
 (17 1)  (891 401)  (891 401)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (18 1)  (892 401)  (892 401)  routing T_17_25.top_op_1 <X> T_17_25.lc_trk_g0_1
 (21 1)  (895 401)  (895 401)  routing T_17_25.bnr_op_3 <X> T_17_25.lc_trk_g0_3
 (26 1)  (900 401)  (900 401)  routing T_17_25.lc_trk_g0_6 <X> T_17_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 401)  (903 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 401)  (904 401)  routing T_17_25.lc_trk_g3_6 <X> T_17_25.wire_logic_cluster/lc_0/in_1
 (31 1)  (905 401)  (905 401)  routing T_17_25.lc_trk_g0_3 <X> T_17_25.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 401)  (906 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (907 401)  (907 401)  routing T_17_25.lc_trk_g2_2 <X> T_17_25.input_2_0
 (35 1)  (909 401)  (909 401)  routing T_17_25.lc_trk_g2_2 <X> T_17_25.input_2_0
 (36 1)  (910 401)  (910 401)  LC_0 Logic Functioning bit
 (37 1)  (911 401)  (911 401)  LC_0 Logic Functioning bit
 (38 1)  (912 401)  (912 401)  LC_0 Logic Functioning bit
 (39 1)  (913 401)  (913 401)  LC_0 Logic Functioning bit
 (40 1)  (914 401)  (914 401)  LC_0 Logic Functioning bit
 (41 1)  (915 401)  (915 401)  LC_0 Logic Functioning bit
 (42 1)  (916 401)  (916 401)  LC_0 Logic Functioning bit
 (43 1)  (917 401)  (917 401)  LC_0 Logic Functioning bit
 (14 2)  (888 402)  (888 402)  routing T_17_25.wire_logic_cluster/lc_4/out <X> T_17_25.lc_trk_g0_4
 (21 2)  (895 402)  (895 402)  routing T_17_25.bnr_op_7 <X> T_17_25.lc_trk_g0_7
 (22 2)  (896 402)  (896 402)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (25 2)  (899 402)  (899 402)  routing T_17_25.bnr_op_6 <X> T_17_25.lc_trk_g0_6
 (26 2)  (900 402)  (900 402)  routing T_17_25.lc_trk_g2_5 <X> T_17_25.wire_logic_cluster/lc_1/in_0
 (29 2)  (903 402)  (903 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 402)  (904 402)  routing T_17_25.lc_trk_g0_4 <X> T_17_25.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 402)  (906 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 402)  (908 402)  routing T_17_25.lc_trk_g1_3 <X> T_17_25.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 402)  (910 402)  LC_1 Logic Functioning bit
 (37 2)  (911 402)  (911 402)  LC_1 Logic Functioning bit
 (38 2)  (912 402)  (912 402)  LC_1 Logic Functioning bit
 (39 2)  (913 402)  (913 402)  LC_1 Logic Functioning bit
 (41 2)  (915 402)  (915 402)  LC_1 Logic Functioning bit
 (42 2)  (916 402)  (916 402)  LC_1 Logic Functioning bit
 (43 2)  (917 402)  (917 402)  LC_1 Logic Functioning bit
 (50 2)  (924 402)  (924 402)  Cascade bit: LH_LC01_inmux02_5

 (17 3)  (891 403)  (891 403)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (895 403)  (895 403)  routing T_17_25.bnr_op_7 <X> T_17_25.lc_trk_g0_7
 (22 3)  (896 403)  (896 403)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (899 403)  (899 403)  routing T_17_25.bnr_op_6 <X> T_17_25.lc_trk_g0_6
 (28 3)  (902 403)  (902 403)  routing T_17_25.lc_trk_g2_5 <X> T_17_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 403)  (903 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 403)  (905 403)  routing T_17_25.lc_trk_g1_3 <X> T_17_25.wire_logic_cluster/lc_1/in_3
 (36 3)  (910 403)  (910 403)  LC_1 Logic Functioning bit
 (37 3)  (911 403)  (911 403)  LC_1 Logic Functioning bit
 (38 3)  (912 403)  (912 403)  LC_1 Logic Functioning bit
 (39 3)  (913 403)  (913 403)  LC_1 Logic Functioning bit
 (40 3)  (914 403)  (914 403)  LC_1 Logic Functioning bit
 (41 3)  (915 403)  (915 403)  LC_1 Logic Functioning bit
 (42 3)  (916 403)  (916 403)  LC_1 Logic Functioning bit
 (43 3)  (917 403)  (917 403)  LC_1 Logic Functioning bit
 (5 4)  (879 404)  (879 404)  routing T_17_25.sp4_h_l_37 <X> T_17_25.sp4_h_r_3
 (22 4)  (896 404)  (896 404)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (898 404)  (898 404)  routing T_17_25.bot_op_3 <X> T_17_25.lc_trk_g1_3
 (25 4)  (899 404)  (899 404)  routing T_17_25.bnr_op_2 <X> T_17_25.lc_trk_g1_2
 (26 4)  (900 404)  (900 404)  routing T_17_25.lc_trk_g2_4 <X> T_17_25.wire_logic_cluster/lc_2/in_0
 (29 4)  (903 404)  (903 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 404)  (906 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 404)  (907 404)  routing T_17_25.lc_trk_g2_3 <X> T_17_25.wire_logic_cluster/lc_2/in_3
 (38 4)  (912 404)  (912 404)  LC_2 Logic Functioning bit
 (50 4)  (924 404)  (924 404)  Cascade bit: LH_LC02_inmux02_5

 (4 5)  (878 405)  (878 405)  routing T_17_25.sp4_h_l_37 <X> T_17_25.sp4_h_r_3
 (22 5)  (896 405)  (896 405)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (899 405)  (899 405)  routing T_17_25.bnr_op_2 <X> T_17_25.lc_trk_g1_2
 (28 5)  (902 405)  (902 405)  routing T_17_25.lc_trk_g2_4 <X> T_17_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 405)  (903 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 405)  (905 405)  routing T_17_25.lc_trk_g2_3 <X> T_17_25.wire_logic_cluster/lc_2/in_3
 (48 5)  (922 405)  (922 405)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (925 405)  (925 405)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (53 5)  (927 405)  (927 405)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (888 406)  (888 406)  routing T_17_25.bnr_op_4 <X> T_17_25.lc_trk_g1_4
 (32 6)  (906 406)  (906 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 406)  (907 406)  routing T_17_25.lc_trk_g3_1 <X> T_17_25.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 406)  (908 406)  routing T_17_25.lc_trk_g3_1 <X> T_17_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 406)  (910 406)  LC_3 Logic Functioning bit
 (38 6)  (912 406)  (912 406)  LC_3 Logic Functioning bit
 (14 7)  (888 407)  (888 407)  routing T_17_25.bnr_op_4 <X> T_17_25.lc_trk_g1_4
 (17 7)  (891 407)  (891 407)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (28 7)  (902 407)  (902 407)  routing T_17_25.lc_trk_g2_1 <X> T_17_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 407)  (903 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (37 7)  (911 407)  (911 407)  LC_3 Logic Functioning bit
 (39 7)  (913 407)  (913 407)  LC_3 Logic Functioning bit
 (15 8)  (889 408)  (889 408)  routing T_17_25.rgt_op_1 <X> T_17_25.lc_trk_g2_1
 (17 8)  (891 408)  (891 408)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (892 408)  (892 408)  routing T_17_25.rgt_op_1 <X> T_17_25.lc_trk_g2_1
 (21 8)  (895 408)  (895 408)  routing T_17_25.wire_logic_cluster/lc_3/out <X> T_17_25.lc_trk_g2_3
 (22 8)  (896 408)  (896 408)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (25 8)  (899 408)  (899 408)  routing T_17_25.rgt_op_2 <X> T_17_25.lc_trk_g2_2
 (29 8)  (903 408)  (903 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 408)  (904 408)  routing T_17_25.lc_trk_g0_7 <X> T_17_25.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 408)  (906 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 408)  (908 408)  routing T_17_25.lc_trk_g1_2 <X> T_17_25.wire_logic_cluster/lc_4/in_3
 (35 8)  (909 408)  (909 408)  routing T_17_25.lc_trk_g3_5 <X> T_17_25.input_2_4
 (36 8)  (910 408)  (910 408)  LC_4 Logic Functioning bit
 (37 8)  (911 408)  (911 408)  LC_4 Logic Functioning bit
 (38 8)  (912 408)  (912 408)  LC_4 Logic Functioning bit
 (39 8)  (913 408)  (913 408)  LC_4 Logic Functioning bit
 (41 8)  (915 408)  (915 408)  LC_4 Logic Functioning bit
 (42 8)  (916 408)  (916 408)  LC_4 Logic Functioning bit
 (43 8)  (917 408)  (917 408)  LC_4 Logic Functioning bit
 (15 9)  (889 409)  (889 409)  routing T_17_25.tnr_op_0 <X> T_17_25.lc_trk_g2_0
 (17 9)  (891 409)  (891 409)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (896 409)  (896 409)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (898 409)  (898 409)  routing T_17_25.rgt_op_2 <X> T_17_25.lc_trk_g2_2
 (28 9)  (902 409)  (902 409)  routing T_17_25.lc_trk_g2_0 <X> T_17_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 409)  (903 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 409)  (904 409)  routing T_17_25.lc_trk_g0_7 <X> T_17_25.wire_logic_cluster/lc_4/in_1
 (31 9)  (905 409)  (905 409)  routing T_17_25.lc_trk_g1_2 <X> T_17_25.wire_logic_cluster/lc_4/in_3
 (32 9)  (906 409)  (906 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (907 409)  (907 409)  routing T_17_25.lc_trk_g3_5 <X> T_17_25.input_2_4
 (34 9)  (908 409)  (908 409)  routing T_17_25.lc_trk_g3_5 <X> T_17_25.input_2_4
 (36 9)  (910 409)  (910 409)  LC_4 Logic Functioning bit
 (37 9)  (911 409)  (911 409)  LC_4 Logic Functioning bit
 (38 9)  (912 409)  (912 409)  LC_4 Logic Functioning bit
 (39 9)  (913 409)  (913 409)  LC_4 Logic Functioning bit
 (40 9)  (914 409)  (914 409)  LC_4 Logic Functioning bit
 (41 9)  (915 409)  (915 409)  LC_4 Logic Functioning bit
 (42 9)  (916 409)  (916 409)  LC_4 Logic Functioning bit
 (43 9)  (917 409)  (917 409)  LC_4 Logic Functioning bit
 (17 10)  (891 410)  (891 410)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (892 410)  (892 410)  routing T_17_25.wire_logic_cluster/lc_5/out <X> T_17_25.lc_trk_g2_5
 (26 10)  (900 410)  (900 410)  routing T_17_25.lc_trk_g1_4 <X> T_17_25.wire_logic_cluster/lc_5/in_0
 (29 10)  (903 410)  (903 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 410)  (906 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 410)  (907 410)  routing T_17_25.lc_trk_g3_3 <X> T_17_25.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 410)  (908 410)  routing T_17_25.lc_trk_g3_3 <X> T_17_25.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 410)  (910 410)  LC_5 Logic Functioning bit
 (37 10)  (911 410)  (911 410)  LC_5 Logic Functioning bit
 (38 10)  (912 410)  (912 410)  LC_5 Logic Functioning bit
 (39 10)  (913 410)  (913 410)  LC_5 Logic Functioning bit
 (41 10)  (915 410)  (915 410)  LC_5 Logic Functioning bit
 (42 10)  (916 410)  (916 410)  LC_5 Logic Functioning bit
 (43 10)  (917 410)  (917 410)  LC_5 Logic Functioning bit
 (6 11)  (880 411)  (880 411)  routing T_17_25.sp4_h_r_6 <X> T_17_25.sp4_h_l_43
 (15 11)  (889 411)  (889 411)  routing T_17_25.tnr_op_4 <X> T_17_25.lc_trk_g2_4
 (17 11)  (891 411)  (891 411)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (27 11)  (901 411)  (901 411)  routing T_17_25.lc_trk_g1_4 <X> T_17_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 411)  (903 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 411)  (905 411)  routing T_17_25.lc_trk_g3_3 <X> T_17_25.wire_logic_cluster/lc_5/in_3
 (32 11)  (906 411)  (906 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (907 411)  (907 411)  routing T_17_25.lc_trk_g3_2 <X> T_17_25.input_2_5
 (34 11)  (908 411)  (908 411)  routing T_17_25.lc_trk_g3_2 <X> T_17_25.input_2_5
 (35 11)  (909 411)  (909 411)  routing T_17_25.lc_trk_g3_2 <X> T_17_25.input_2_5
 (36 11)  (910 411)  (910 411)  LC_5 Logic Functioning bit
 (37 11)  (911 411)  (911 411)  LC_5 Logic Functioning bit
 (38 11)  (912 411)  (912 411)  LC_5 Logic Functioning bit
 (39 11)  (913 411)  (913 411)  LC_5 Logic Functioning bit
 (40 11)  (914 411)  (914 411)  LC_5 Logic Functioning bit
 (41 11)  (915 411)  (915 411)  LC_5 Logic Functioning bit
 (42 11)  (916 411)  (916 411)  LC_5 Logic Functioning bit
 (43 11)  (917 411)  (917 411)  LC_5 Logic Functioning bit
 (15 12)  (889 412)  (889 412)  routing T_17_25.tnr_op_1 <X> T_17_25.lc_trk_g3_1
 (17 12)  (891 412)  (891 412)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (21 12)  (895 412)  (895 412)  routing T_17_25.rgt_op_3 <X> T_17_25.lc_trk_g3_3
 (22 12)  (896 412)  (896 412)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (898 412)  (898 412)  routing T_17_25.rgt_op_3 <X> T_17_25.lc_trk_g3_3
 (22 13)  (896 413)  (896 413)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (898 413)  (898 413)  routing T_17_25.tnr_op_2 <X> T_17_25.lc_trk_g3_2
 (15 14)  (889 414)  (889 414)  routing T_17_25.rgt_op_5 <X> T_17_25.lc_trk_g3_5
 (17 14)  (891 414)  (891 414)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (892 414)  (892 414)  routing T_17_25.rgt_op_5 <X> T_17_25.lc_trk_g3_5
 (25 14)  (899 414)  (899 414)  routing T_17_25.rgt_op_6 <X> T_17_25.lc_trk_g3_6
 (22 15)  (896 415)  (896 415)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (898 415)  (898 415)  routing T_17_25.rgt_op_6 <X> T_17_25.lc_trk_g3_6


LogicTile_18_25

 (27 0)  (955 400)  (955 400)  routing T_18_25.lc_trk_g3_0 <X> T_18_25.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 400)  (956 400)  routing T_18_25.lc_trk_g3_0 <X> T_18_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 400)  (957 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 400)  (960 400)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (964 400)  (964 400)  LC_0 Logic Functioning bit
 (39 0)  (967 400)  (967 400)  LC_0 Logic Functioning bit
 (41 0)  (969 400)  (969 400)  LC_0 Logic Functioning bit
 (42 0)  (970 400)  (970 400)  LC_0 Logic Functioning bit
 (44 0)  (972 400)  (972 400)  LC_0 Logic Functioning bit
 (45 0)  (973 400)  (973 400)  LC_0 Logic Functioning bit
 (36 1)  (964 401)  (964 401)  LC_0 Logic Functioning bit
 (39 1)  (967 401)  (967 401)  LC_0 Logic Functioning bit
 (41 1)  (969 401)  (969 401)  LC_0 Logic Functioning bit
 (42 1)  (970 401)  (970 401)  LC_0 Logic Functioning bit
 (49 1)  (977 401)  (977 401)  Carry_In_Mux bit 

 (0 2)  (928 402)  (928 402)  routing T_18_25.glb_netwk_3 <X> T_18_25.wire_logic_cluster/lc_7/clk
 (2 2)  (930 402)  (930 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (955 402)  (955 402)  routing T_18_25.lc_trk_g3_1 <X> T_18_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 402)  (956 402)  routing T_18_25.lc_trk_g3_1 <X> T_18_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 402)  (957 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 402)  (960 402)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (964 402)  (964 402)  LC_1 Logic Functioning bit
 (39 2)  (967 402)  (967 402)  LC_1 Logic Functioning bit
 (41 2)  (969 402)  (969 402)  LC_1 Logic Functioning bit
 (42 2)  (970 402)  (970 402)  LC_1 Logic Functioning bit
 (44 2)  (972 402)  (972 402)  LC_1 Logic Functioning bit
 (45 2)  (973 402)  (973 402)  LC_1 Logic Functioning bit
 (0 3)  (928 403)  (928 403)  routing T_18_25.glb_netwk_3 <X> T_18_25.wire_logic_cluster/lc_7/clk
 (36 3)  (964 403)  (964 403)  LC_1 Logic Functioning bit
 (39 3)  (967 403)  (967 403)  LC_1 Logic Functioning bit
 (41 3)  (969 403)  (969 403)  LC_1 Logic Functioning bit
 (42 3)  (970 403)  (970 403)  LC_1 Logic Functioning bit
 (19 4)  (947 404)  (947 404)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (21 4)  (949 404)  (949 404)  routing T_18_25.wire_logic_cluster/lc_3/out <X> T_18_25.lc_trk_g1_3
 (22 4)  (950 404)  (950 404)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (953 404)  (953 404)  routing T_18_25.wire_logic_cluster/lc_2/out <X> T_18_25.lc_trk_g1_2
 (27 4)  (955 404)  (955 404)  routing T_18_25.lc_trk_g1_2 <X> T_18_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 404)  (957 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 404)  (960 404)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (964 404)  (964 404)  LC_2 Logic Functioning bit
 (39 4)  (967 404)  (967 404)  LC_2 Logic Functioning bit
 (41 4)  (969 404)  (969 404)  LC_2 Logic Functioning bit
 (42 4)  (970 404)  (970 404)  LC_2 Logic Functioning bit
 (44 4)  (972 404)  (972 404)  LC_2 Logic Functioning bit
 (45 4)  (973 404)  (973 404)  LC_2 Logic Functioning bit
 (22 5)  (950 405)  (950 405)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (958 405)  (958 405)  routing T_18_25.lc_trk_g1_2 <X> T_18_25.wire_logic_cluster/lc_2/in_1
 (36 5)  (964 405)  (964 405)  LC_2 Logic Functioning bit
 (39 5)  (967 405)  (967 405)  LC_2 Logic Functioning bit
 (41 5)  (969 405)  (969 405)  LC_2 Logic Functioning bit
 (42 5)  (970 405)  (970 405)  LC_2 Logic Functioning bit
 (17 6)  (945 406)  (945 406)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (946 406)  (946 406)  routing T_18_25.wire_logic_cluster/lc_5/out <X> T_18_25.lc_trk_g1_5
 (25 6)  (953 406)  (953 406)  routing T_18_25.wire_logic_cluster/lc_6/out <X> T_18_25.lc_trk_g1_6
 (27 6)  (955 406)  (955 406)  routing T_18_25.lc_trk_g1_3 <X> T_18_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 406)  (957 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 406)  (960 406)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (964 406)  (964 406)  LC_3 Logic Functioning bit
 (39 6)  (967 406)  (967 406)  LC_3 Logic Functioning bit
 (41 6)  (969 406)  (969 406)  LC_3 Logic Functioning bit
 (42 6)  (970 406)  (970 406)  LC_3 Logic Functioning bit
 (44 6)  (972 406)  (972 406)  LC_3 Logic Functioning bit
 (45 6)  (973 406)  (973 406)  LC_3 Logic Functioning bit
 (11 7)  (939 407)  (939 407)  routing T_18_25.sp4_h_r_9 <X> T_18_25.sp4_h_l_40
 (13 7)  (941 407)  (941 407)  routing T_18_25.sp4_h_r_9 <X> T_18_25.sp4_h_l_40
 (22 7)  (950 407)  (950 407)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (958 407)  (958 407)  routing T_18_25.lc_trk_g1_3 <X> T_18_25.wire_logic_cluster/lc_3/in_1
 (36 7)  (964 407)  (964 407)  LC_3 Logic Functioning bit
 (39 7)  (967 407)  (967 407)  LC_3 Logic Functioning bit
 (41 7)  (969 407)  (969 407)  LC_3 Logic Functioning bit
 (42 7)  (970 407)  (970 407)  LC_3 Logic Functioning bit
 (27 8)  (955 408)  (955 408)  routing T_18_25.lc_trk_g3_4 <X> T_18_25.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 408)  (956 408)  routing T_18_25.lc_trk_g3_4 <X> T_18_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 408)  (957 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 408)  (958 408)  routing T_18_25.lc_trk_g3_4 <X> T_18_25.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 408)  (960 408)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (964 408)  (964 408)  LC_4 Logic Functioning bit
 (39 8)  (967 408)  (967 408)  LC_4 Logic Functioning bit
 (41 8)  (969 408)  (969 408)  LC_4 Logic Functioning bit
 (42 8)  (970 408)  (970 408)  LC_4 Logic Functioning bit
 (44 8)  (972 408)  (972 408)  LC_4 Logic Functioning bit
 (45 8)  (973 408)  (973 408)  LC_4 Logic Functioning bit
 (36 9)  (964 409)  (964 409)  LC_4 Logic Functioning bit
 (39 9)  (967 409)  (967 409)  LC_4 Logic Functioning bit
 (41 9)  (969 409)  (969 409)  LC_4 Logic Functioning bit
 (42 9)  (970 409)  (970 409)  LC_4 Logic Functioning bit
 (7 10)  (935 410)  (935 410)  Column buffer control bit: LH_colbuf_cntl_3

 (27 10)  (955 410)  (955 410)  routing T_18_25.lc_trk_g1_5 <X> T_18_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 410)  (957 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 410)  (958 410)  routing T_18_25.lc_trk_g1_5 <X> T_18_25.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 410)  (960 410)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (964 410)  (964 410)  LC_5 Logic Functioning bit
 (39 10)  (967 410)  (967 410)  LC_5 Logic Functioning bit
 (41 10)  (969 410)  (969 410)  LC_5 Logic Functioning bit
 (42 10)  (970 410)  (970 410)  LC_5 Logic Functioning bit
 (44 10)  (972 410)  (972 410)  LC_5 Logic Functioning bit
 (45 10)  (973 410)  (973 410)  LC_5 Logic Functioning bit
 (36 11)  (964 411)  (964 411)  LC_5 Logic Functioning bit
 (39 11)  (967 411)  (967 411)  LC_5 Logic Functioning bit
 (41 11)  (969 411)  (969 411)  LC_5 Logic Functioning bit
 (42 11)  (970 411)  (970 411)  LC_5 Logic Functioning bit
 (14 12)  (942 412)  (942 412)  routing T_18_25.wire_logic_cluster/lc_0/out <X> T_18_25.lc_trk_g3_0
 (17 12)  (945 412)  (945 412)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 412)  (946 412)  routing T_18_25.wire_logic_cluster/lc_1/out <X> T_18_25.lc_trk_g3_1
 (27 12)  (955 412)  (955 412)  routing T_18_25.lc_trk_g1_6 <X> T_18_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 412)  (957 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 412)  (958 412)  routing T_18_25.lc_trk_g1_6 <X> T_18_25.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 412)  (960 412)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (964 412)  (964 412)  LC_6 Logic Functioning bit
 (39 12)  (967 412)  (967 412)  LC_6 Logic Functioning bit
 (41 12)  (969 412)  (969 412)  LC_6 Logic Functioning bit
 (42 12)  (970 412)  (970 412)  LC_6 Logic Functioning bit
 (44 12)  (972 412)  (972 412)  LC_6 Logic Functioning bit
 (45 12)  (973 412)  (973 412)  LC_6 Logic Functioning bit
 (17 13)  (945 413)  (945 413)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (958 413)  (958 413)  routing T_18_25.lc_trk_g1_6 <X> T_18_25.wire_logic_cluster/lc_6/in_1
 (36 13)  (964 413)  (964 413)  LC_6 Logic Functioning bit
 (39 13)  (967 413)  (967 413)  LC_6 Logic Functioning bit
 (41 13)  (969 413)  (969 413)  LC_6 Logic Functioning bit
 (42 13)  (970 413)  (970 413)  LC_6 Logic Functioning bit
 (0 14)  (928 414)  (928 414)  routing T_18_25.lc_trk_g3_5 <X> T_18_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 414)  (929 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (942 414)  (942 414)  routing T_18_25.wire_logic_cluster/lc_4/out <X> T_18_25.lc_trk_g3_4
 (16 14)  (944 414)  (944 414)  routing T_18_25.sp4_v_b_37 <X> T_18_25.lc_trk_g3_5
 (17 14)  (945 414)  (945 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (946 414)  (946 414)  routing T_18_25.sp4_v_b_37 <X> T_18_25.lc_trk_g3_5
 (21 14)  (949 414)  (949 414)  routing T_18_25.wire_logic_cluster/lc_7/out <X> T_18_25.lc_trk_g3_7
 (22 14)  (950 414)  (950 414)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (955 414)  (955 414)  routing T_18_25.lc_trk_g3_7 <X> T_18_25.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 414)  (956 414)  routing T_18_25.lc_trk_g3_7 <X> T_18_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 414)  (957 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 414)  (958 414)  routing T_18_25.lc_trk_g3_7 <X> T_18_25.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 414)  (960 414)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (964 414)  (964 414)  LC_7 Logic Functioning bit
 (39 14)  (967 414)  (967 414)  LC_7 Logic Functioning bit
 (41 14)  (969 414)  (969 414)  LC_7 Logic Functioning bit
 (42 14)  (970 414)  (970 414)  LC_7 Logic Functioning bit
 (44 14)  (972 414)  (972 414)  LC_7 Logic Functioning bit
 (45 14)  (973 414)  (973 414)  LC_7 Logic Functioning bit
 (0 15)  (928 415)  (928 415)  routing T_18_25.lc_trk_g3_5 <X> T_18_25.wire_logic_cluster/lc_7/s_r
 (1 15)  (929 415)  (929 415)  routing T_18_25.lc_trk_g3_5 <X> T_18_25.wire_logic_cluster/lc_7/s_r
 (17 15)  (945 415)  (945 415)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (946 415)  (946 415)  routing T_18_25.sp4_v_b_37 <X> T_18_25.lc_trk_g3_5
 (30 15)  (958 415)  (958 415)  routing T_18_25.lc_trk_g3_7 <X> T_18_25.wire_logic_cluster/lc_7/in_1
 (36 15)  (964 415)  (964 415)  LC_7 Logic Functioning bit
 (39 15)  (967 415)  (967 415)  LC_7 Logic Functioning bit
 (41 15)  (969 415)  (969 415)  LC_7 Logic Functioning bit
 (42 15)  (970 415)  (970 415)  LC_7 Logic Functioning bit


LogicTile_19_25

 (0 2)  (982 402)  (982 402)  routing T_19_25.glb_netwk_6 <X> T_19_25.wire_logic_cluster/lc_7/clk
 (1 2)  (983 402)  (983 402)  routing T_19_25.glb_netwk_6 <X> T_19_25.wire_logic_cluster/lc_7/clk
 (2 2)  (984 402)  (984 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 4)  (1009 404)  (1009 404)  routing T_19_25.lc_trk_g3_2 <X> T_19_25.wire_logic_cluster/lc_2/in_1
 (28 4)  (1010 404)  (1010 404)  routing T_19_25.lc_trk_g3_2 <X> T_19_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 404)  (1011 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 404)  (1013 404)  routing T_19_25.lc_trk_g3_6 <X> T_19_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 404)  (1014 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 404)  (1015 404)  routing T_19_25.lc_trk_g3_6 <X> T_19_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 404)  (1016 404)  routing T_19_25.lc_trk_g3_6 <X> T_19_25.wire_logic_cluster/lc_2/in_3
 (37 4)  (1019 404)  (1019 404)  LC_2 Logic Functioning bit
 (39 4)  (1021 404)  (1021 404)  LC_2 Logic Functioning bit
 (45 4)  (1027 404)  (1027 404)  LC_2 Logic Functioning bit
 (46 4)  (1028 404)  (1028 404)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (47 4)  (1029 404)  (1029 404)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (30 5)  (1012 405)  (1012 405)  routing T_19_25.lc_trk_g3_2 <X> T_19_25.wire_logic_cluster/lc_2/in_1
 (31 5)  (1013 405)  (1013 405)  routing T_19_25.lc_trk_g3_6 <X> T_19_25.wire_logic_cluster/lc_2/in_3
 (37 5)  (1019 405)  (1019 405)  LC_2 Logic Functioning bit
 (39 5)  (1021 405)  (1021 405)  LC_2 Logic Functioning bit
 (47 5)  (1029 405)  (1029 405)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (12 8)  (994 408)  (994 408)  routing T_19_25.sp4_v_b_2 <X> T_19_25.sp4_h_r_8
 (11 9)  (993 409)  (993 409)  routing T_19_25.sp4_v_b_2 <X> T_19_25.sp4_h_r_8
 (13 9)  (995 409)  (995 409)  routing T_19_25.sp4_v_b_2 <X> T_19_25.sp4_h_r_8
 (3 11)  (985 411)  (985 411)  routing T_19_25.sp12_v_b_1 <X> T_19_25.sp12_h_l_22
 (25 12)  (1007 412)  (1007 412)  routing T_19_25.wire_logic_cluster/lc_2/out <X> T_19_25.lc_trk_g3_2
 (22 13)  (1004 413)  (1004 413)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (7 15)  (989 415)  (989 415)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (1004 415)  (1004 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (1005 415)  (1005 415)  routing T_19_25.sp4_h_r_30 <X> T_19_25.lc_trk_g3_6
 (24 15)  (1006 415)  (1006 415)  routing T_19_25.sp4_h_r_30 <X> T_19_25.lc_trk_g3_6
 (25 15)  (1007 415)  (1007 415)  routing T_19_25.sp4_h_r_30 <X> T_19_25.lc_trk_g3_6


LogicTile_20_25

 (8 1)  (1044 401)  (1044 401)  routing T_20_25.sp4_h_l_36 <X> T_20_25.sp4_v_b_1
 (9 1)  (1045 401)  (1045 401)  routing T_20_25.sp4_h_l_36 <X> T_20_25.sp4_v_b_1
 (0 2)  (1036 402)  (1036 402)  routing T_20_25.glb_netwk_6 <X> T_20_25.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 402)  (1037 402)  routing T_20_25.glb_netwk_6 <X> T_20_25.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 402)  (1038 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (1036 404)  (1036 404)  routing T_20_25.lc_trk_g3_3 <X> T_20_25.wire_logic_cluster/lc_7/cen
 (1 4)  (1037 404)  (1037 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (25 4)  (1061 404)  (1061 404)  routing T_20_25.bnr_op_2 <X> T_20_25.lc_trk_g1_2
 (0 5)  (1036 405)  (1036 405)  routing T_20_25.lc_trk_g3_3 <X> T_20_25.wire_logic_cluster/lc_7/cen
 (1 5)  (1037 405)  (1037 405)  routing T_20_25.lc_trk_g3_3 <X> T_20_25.wire_logic_cluster/lc_7/cen
 (22 5)  (1058 405)  (1058 405)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (1061 405)  (1061 405)  routing T_20_25.bnr_op_2 <X> T_20_25.lc_trk_g1_2
 (22 7)  (1058 407)  (1058 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (27 8)  (1063 408)  (1063 408)  routing T_20_25.lc_trk_g1_2 <X> T_20_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 408)  (1065 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 408)  (1067 408)  routing T_20_25.lc_trk_g1_6 <X> T_20_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 408)  (1068 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 408)  (1070 408)  routing T_20_25.lc_trk_g1_6 <X> T_20_25.wire_logic_cluster/lc_4/in_3
 (37 8)  (1073 408)  (1073 408)  LC_4 Logic Functioning bit
 (39 8)  (1075 408)  (1075 408)  LC_4 Logic Functioning bit
 (40 8)  (1076 408)  (1076 408)  LC_4 Logic Functioning bit
 (41 8)  (1077 408)  (1077 408)  LC_4 Logic Functioning bit
 (42 8)  (1078 408)  (1078 408)  LC_4 Logic Functioning bit
 (43 8)  (1079 408)  (1079 408)  LC_4 Logic Functioning bit
 (45 8)  (1081 408)  (1081 408)  LC_4 Logic Functioning bit
 (47 8)  (1083 408)  (1083 408)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (27 9)  (1063 409)  (1063 409)  routing T_20_25.lc_trk_g3_1 <X> T_20_25.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 409)  (1064 409)  routing T_20_25.lc_trk_g3_1 <X> T_20_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 409)  (1065 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 409)  (1066 409)  routing T_20_25.lc_trk_g1_2 <X> T_20_25.wire_logic_cluster/lc_4/in_1
 (31 9)  (1067 409)  (1067 409)  routing T_20_25.lc_trk_g1_6 <X> T_20_25.wire_logic_cluster/lc_4/in_3
 (40 9)  (1076 409)  (1076 409)  LC_4 Logic Functioning bit
 (42 9)  (1078 409)  (1078 409)  LC_4 Logic Functioning bit
 (15 12)  (1051 412)  (1051 412)  routing T_20_25.sp4_h_r_33 <X> T_20_25.lc_trk_g3_1
 (16 12)  (1052 412)  (1052 412)  routing T_20_25.sp4_h_r_33 <X> T_20_25.lc_trk_g3_1
 (17 12)  (1053 412)  (1053 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1054 412)  (1054 412)  routing T_20_25.sp4_h_r_33 <X> T_20_25.lc_trk_g3_1
 (21 12)  (1057 412)  (1057 412)  routing T_20_25.sp4_v_t_22 <X> T_20_25.lc_trk_g3_3
 (22 12)  (1058 412)  (1058 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1059 412)  (1059 412)  routing T_20_25.sp4_v_t_22 <X> T_20_25.lc_trk_g3_3
 (21 13)  (1057 413)  (1057 413)  routing T_20_25.sp4_v_t_22 <X> T_20_25.lc_trk_g3_3
 (7 15)  (1043 415)  (1043 415)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_21_25

 (17 0)  (1107 400)  (1107 400)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1108 400)  (1108 400)  routing T_21_25.wire_logic_cluster/lc_1/out <X> T_21_25.lc_trk_g0_1
 (25 0)  (1115 400)  (1115 400)  routing T_21_25.sp4_v_b_2 <X> T_21_25.lc_trk_g0_2
 (14 1)  (1104 401)  (1104 401)  routing T_21_25.sp12_h_r_16 <X> T_21_25.lc_trk_g0_0
 (16 1)  (1106 401)  (1106 401)  routing T_21_25.sp12_h_r_16 <X> T_21_25.lc_trk_g0_0
 (17 1)  (1107 401)  (1107 401)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (22 1)  (1112 401)  (1112 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (1113 401)  (1113 401)  routing T_21_25.sp4_v_b_2 <X> T_21_25.lc_trk_g0_2
 (0 2)  (1090 402)  (1090 402)  routing T_21_25.glb_netwk_6 <X> T_21_25.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 402)  (1091 402)  routing T_21_25.glb_netwk_6 <X> T_21_25.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 402)  (1092 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (1115 402)  (1115 402)  routing T_21_25.sp4_v_b_6 <X> T_21_25.lc_trk_g0_6
 (29 2)  (1119 402)  (1119 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 402)  (1121 402)  routing T_21_25.lc_trk_g0_6 <X> T_21_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 402)  (1122 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (37 2)  (1127 402)  (1127 402)  LC_1 Logic Functioning bit
 (40 2)  (1130 402)  (1130 402)  LC_1 Logic Functioning bit
 (42 2)  (1132 402)  (1132 402)  LC_1 Logic Functioning bit
 (43 2)  (1133 402)  (1133 402)  LC_1 Logic Functioning bit
 (45 2)  (1135 402)  (1135 402)  LC_1 Logic Functioning bit
 (46 2)  (1136 402)  (1136 402)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (22 3)  (1112 403)  (1112 403)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (1113 403)  (1113 403)  routing T_21_25.sp4_v_b_6 <X> T_21_25.lc_trk_g0_6
 (26 3)  (1116 403)  (1116 403)  routing T_21_25.lc_trk_g1_2 <X> T_21_25.wire_logic_cluster/lc_1/in_0
 (27 3)  (1117 403)  (1117 403)  routing T_21_25.lc_trk_g1_2 <X> T_21_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 403)  (1119 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (1121 403)  (1121 403)  routing T_21_25.lc_trk_g0_6 <X> T_21_25.wire_logic_cluster/lc_1/in_3
 (32 3)  (1122 403)  (1122 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (37 3)  (1127 403)  (1127 403)  LC_1 Logic Functioning bit
 (39 3)  (1129 403)  (1129 403)  LC_1 Logic Functioning bit
 (42 3)  (1132 403)  (1132 403)  LC_1 Logic Functioning bit
 (4 4)  (1094 404)  (1094 404)  routing T_21_25.sp4_h_l_38 <X> T_21_25.sp4_v_b_3
 (5 5)  (1095 405)  (1095 405)  routing T_21_25.sp4_h_l_38 <X> T_21_25.sp4_v_b_3
 (22 5)  (1112 405)  (1112 405)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (1114 405)  (1114 405)  routing T_21_25.bot_op_2 <X> T_21_25.lc_trk_g1_2
 (19 7)  (1109 407)  (1109 407)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (5 10)  (1095 410)  (1095 410)  routing T_21_25.sp4_v_b_6 <X> T_21_25.sp4_h_l_43
 (26 14)  (1116 414)  (1116 414)  routing T_21_25.lc_trk_g3_4 <X> T_21_25.wire_logic_cluster/lc_7/in_0
 (32 14)  (1122 414)  (1122 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (37 14)  (1127 414)  (1127 414)  LC_7 Logic Functioning bit
 (39 14)  (1129 414)  (1129 414)  LC_7 Logic Functioning bit
 (46 14)  (1136 414)  (1136 414)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (7 15)  (1097 415)  (1097 415)  Column buffer control bit: LH_colbuf_cntl_6

 (14 15)  (1104 415)  (1104 415)  routing T_21_25.sp4_r_v_b_44 <X> T_21_25.lc_trk_g3_4
 (17 15)  (1107 415)  (1107 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (27 15)  (1117 415)  (1117 415)  routing T_21_25.lc_trk_g3_4 <X> T_21_25.wire_logic_cluster/lc_7/in_0
 (28 15)  (1118 415)  (1118 415)  routing T_21_25.lc_trk_g3_4 <X> T_21_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 415)  (1119 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (1121 415)  (1121 415)  routing T_21_25.lc_trk_g0_2 <X> T_21_25.wire_logic_cluster/lc_7/in_3
 (36 15)  (1126 415)  (1126 415)  LC_7 Logic Functioning bit
 (38 15)  (1128 415)  (1128 415)  LC_7 Logic Functioning bit


LogicTile_22_25

 (4 4)  (1148 404)  (1148 404)  routing T_22_25.sp4_h_l_44 <X> T_22_25.sp4_v_b_3
 (6 4)  (1150 404)  (1150 404)  routing T_22_25.sp4_h_l_44 <X> T_22_25.sp4_v_b_3
 (12 4)  (1156 404)  (1156 404)  routing T_22_25.sp4_v_b_11 <X> T_22_25.sp4_h_r_5
 (5 5)  (1149 405)  (1149 405)  routing T_22_25.sp4_h_l_44 <X> T_22_25.sp4_v_b_3
 (11 5)  (1155 405)  (1155 405)  routing T_22_25.sp4_v_b_11 <X> T_22_25.sp4_h_r_5
 (13 5)  (1157 405)  (1157 405)  routing T_22_25.sp4_v_b_11 <X> T_22_25.sp4_h_r_5
 (19 5)  (1163 405)  (1163 405)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (12 8)  (1156 408)  (1156 408)  routing T_22_25.sp4_v_b_8 <X> T_22_25.sp4_h_r_8
 (11 9)  (1155 409)  (1155 409)  routing T_22_25.sp4_v_b_8 <X> T_22_25.sp4_h_r_8


LogicTile_23_25

 (2 8)  (1200 408)  (1200 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (12 12)  (1210 412)  (1210 412)  routing T_23_25.sp4_h_l_45 <X> T_23_25.sp4_h_r_11
 (13 13)  (1211 413)  (1211 413)  routing T_23_25.sp4_h_l_45 <X> T_23_25.sp4_h_r_11
 (11 14)  (1209 414)  (1209 414)  routing T_23_25.sp4_h_l_43 <X> T_23_25.sp4_v_t_46


LogicTile_24_25

 (3 5)  (1255 405)  (1255 405)  routing T_24_25.sp12_h_l_23 <X> T_24_25.sp12_h_r_0
 (19 5)  (1271 405)  (1271 405)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (8 11)  (1260 411)  (1260 411)  routing T_24_25.sp4_h_l_42 <X> T_24_25.sp4_v_t_42


RAM_Tile_25_25

 (7 1)  (1313 401)  (1313 401)  Ram config bit: MEMB_Power_Up_Control

 (27 1)  (1333 401)  (1333 401)  routing T_25_25.lc_trk_g3_1 <X> T_25_25.input0_0
 (28 1)  (1334 401)  (1334 401)  routing T_25_25.lc_trk_g3_1 <X> T_25_25.input0_0
 (29 1)  (1335 401)  (1335 401)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_1 input0_0
 (0 2)  (1306 402)  (1306 402)  routing T_25_25.glb_netwk_6 <X> T_25_25.wire_bram/ram/RCLK
 (1 2)  (1307 402)  (1307 402)  routing T_25_25.glb_netwk_6 <X> T_25_25.wire_bram/ram/RCLK
 (2 2)  (1308 402)  (1308 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (17 2)  (1323 402)  (1323 402)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (18 3)  (1324 403)  (1324 403)  routing T_25_25.sp4_r_v_b_29 <X> T_25_25.lc_trk_g0_5
 (27 3)  (1333 403)  (1333 403)  routing T_25_25.lc_trk_g3_0 <X> T_25_25.input0_1
 (28 3)  (1334 403)  (1334 403)  routing T_25_25.lc_trk_g3_0 <X> T_25_25.input0_1
 (29 3)  (1335 403)  (1335 403)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_0 input0_1
 (14 4)  (1320 404)  (1320 404)  routing T_25_25.sp4_v_b_0 <X> T_25_25.lc_trk_g1_0
 (21 4)  (1327 404)  (1327 404)  routing T_25_25.sp12_h_r_3 <X> T_25_25.lc_trk_g1_3
 (22 4)  (1328 404)  (1328 404)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (1330 404)  (1330 404)  routing T_25_25.sp12_h_r_3 <X> T_25_25.lc_trk_g1_3
 (25 4)  (1331 404)  (1331 404)  routing T_25_25.sp4_v_b_10 <X> T_25_25.lc_trk_g1_2
 (28 4)  (1334 404)  (1334 404)  routing T_25_25.lc_trk_g2_5 <X> T_25_25.wire_bram/ram/WDATA_13
 (29 4)  (1335 404)  (1335 404)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_5 wire_bram/ram/WDATA_13
 (30 4)  (1336 404)  (1336 404)  routing T_25_25.lc_trk_g2_5 <X> T_25_25.wire_bram/ram/WDATA_13
 (16 5)  (1322 405)  (1322 405)  routing T_25_25.sp4_v_b_0 <X> T_25_25.lc_trk_g1_0
 (17 5)  (1323 405)  (1323 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (21 5)  (1327 405)  (1327 405)  routing T_25_25.sp12_h_r_3 <X> T_25_25.lc_trk_g1_3
 (22 5)  (1328 405)  (1328 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (1329 405)  (1329 405)  routing T_25_25.sp4_v_b_10 <X> T_25_25.lc_trk_g1_2
 (25 5)  (1331 405)  (1331 405)  routing T_25_25.sp4_v_b_10 <X> T_25_25.lc_trk_g1_2
 (26 5)  (1332 405)  (1332 405)  routing T_25_25.lc_trk_g3_3 <X> T_25_25.input0_2
 (27 5)  (1333 405)  (1333 405)  routing T_25_25.lc_trk_g3_3 <X> T_25_25.input0_2
 (28 5)  (1334 405)  (1334 405)  routing T_25_25.lc_trk_g3_3 <X> T_25_25.input0_2
 (29 5)  (1335 405)  (1335 405)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_3 input0_2
 (38 5)  (1344 405)  (1344 405)  Enable bit of Mux _out_links/OutMux0_2 => wire_bram/ram/RDATA_13 sp4_v_b_4
 (26 7)  (1332 407)  (1332 407)  routing T_25_25.lc_trk_g1_2 <X> T_25_25.input0_3
 (27 7)  (1333 407)  (1333 407)  routing T_25_25.lc_trk_g1_2 <X> T_25_25.input0_3
 (29 7)  (1335 407)  (1335 407)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_2 input0_3
 (14 8)  (1320 408)  (1320 408)  routing T_25_25.sp4_h_r_40 <X> T_25_25.lc_trk_g2_0
 (26 8)  (1332 408)  (1332 408)  routing T_25_25.lc_trk_g2_6 <X> T_25_25.input0_4
 (14 9)  (1320 409)  (1320 409)  routing T_25_25.sp4_h_r_40 <X> T_25_25.lc_trk_g2_0
 (15 9)  (1321 409)  (1321 409)  routing T_25_25.sp4_h_r_40 <X> T_25_25.lc_trk_g2_0
 (16 9)  (1322 409)  (1322 409)  routing T_25_25.sp4_h_r_40 <X> T_25_25.lc_trk_g2_0
 (17 9)  (1323 409)  (1323 409)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (26 9)  (1332 409)  (1332 409)  routing T_25_25.lc_trk_g2_6 <X> T_25_25.input0_4
 (28 9)  (1334 409)  (1334 409)  routing T_25_25.lc_trk_g2_6 <X> T_25_25.input0_4
 (29 9)  (1335 409)  (1335 409)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_6 input0_4
 (15 10)  (1321 410)  (1321 410)  routing T_25_25.sp4_h_r_45 <X> T_25_25.lc_trk_g2_5
 (16 10)  (1322 410)  (1322 410)  routing T_25_25.sp4_h_r_45 <X> T_25_25.lc_trk_g2_5
 (17 10)  (1323 410)  (1323 410)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (1324 410)  (1324 410)  routing T_25_25.sp4_h_r_45 <X> T_25_25.lc_trk_g2_5
 (22 10)  (1328 410)  (1328 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (1331 410)  (1331 410)  routing T_25_25.sp4_v_t_19 <X> T_25_25.lc_trk_g2_6
 (14 11)  (1320 411)  (1320 411)  routing T_25_25.sp4_r_v_b_36 <X> T_25_25.lc_trk_g2_4
 (17 11)  (1323 411)  (1323 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (1324 411)  (1324 411)  routing T_25_25.sp4_h_r_45 <X> T_25_25.lc_trk_g2_5
 (21 11)  (1327 411)  (1327 411)  routing T_25_25.sp4_r_v_b_39 <X> T_25_25.lc_trk_g2_7
 (22 11)  (1328 411)  (1328 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_t_19 lc_trk_g2_6
 (23 11)  (1329 411)  (1329 411)  routing T_25_25.sp4_v_t_19 <X> T_25_25.lc_trk_g2_6
 (27 11)  (1333 411)  (1333 411)  routing T_25_25.lc_trk_g1_0 <X> T_25_25.input0_5
 (29 11)  (1335 411)  (1335 411)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_0 input0_5
 (16 12)  (1322 412)  (1322 412)  routing T_25_25.sp12_v_t_14 <X> T_25_25.lc_trk_g3_1
 (17 12)  (1323 412)  (1323 412)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (21 12)  (1327 412)  (1327 412)  routing T_25_25.sp4_h_l_22 <X> T_25_25.lc_trk_g3_3
 (22 12)  (1328 412)  (1328 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_l_22 lc_trk_g3_3
 (23 12)  (1329 412)  (1329 412)  routing T_25_25.sp4_h_l_22 <X> T_25_25.lc_trk_g3_3
 (24 12)  (1330 412)  (1330 412)  routing T_25_25.sp4_h_l_22 <X> T_25_25.lc_trk_g3_3
 (29 12)  (1335 412)  (1335 412)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g0_5 wire_bram/ram/WDATA_9
 (30 12)  (1336 412)  (1336 412)  routing T_25_25.lc_trk_g0_5 <X> T_25_25.wire_bram/ram/WDATA_9
 (14 13)  (1320 413)  (1320 413)  routing T_25_25.sp12_v_b_16 <X> T_25_25.lc_trk_g3_0
 (16 13)  (1322 413)  (1322 413)  routing T_25_25.sp12_v_b_16 <X> T_25_25.lc_trk_g3_0
 (17 13)  (1323 413)  (1323 413)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (18 13)  (1324 413)  (1324 413)  routing T_25_25.sp12_v_t_14 <X> T_25_25.lc_trk_g3_1
 (28 13)  (1334 413)  (1334 413)  routing T_25_25.lc_trk_g2_0 <X> T_25_25.input0_6
 (29 13)  (1335 413)  (1335 413)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_0 input0_6
 (32 13)  (1338 413)  (1338 413)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_3 input2_6
 (34 13)  (1340 413)  (1340 413)  routing T_25_25.lc_trk_g1_3 <X> T_25_25.input2_6
 (35 13)  (1341 413)  (1341 413)  routing T_25_25.lc_trk_g1_3 <X> T_25_25.input2_6
 (41 13)  (1347 413)  (1347 413)  Enable bit of Mux _out_links/OutMux9_6 => wire_bram/ram/RDATA_9 sp4_r_v_b_13
 (0 14)  (1306 414)  (1306 414)  routing T_25_25.lc_trk_g2_4 <X> T_25_25.wire_bram/ram/RE
 (1 14)  (1307 414)  (1307 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (14 14)  (1320 414)  (1320 414)  routing T_25_25.sp12_v_b_4 <X> T_25_25.lc_trk_g3_4
 (26 14)  (1332 414)  (1332 414)  routing T_25_25.lc_trk_g2_7 <X> T_25_25.input0_7
 (35 14)  (1341 414)  (1341 414)  routing T_25_25.lc_trk_g3_4 <X> T_25_25.input2_7
 (1 15)  (1307 415)  (1307 415)  routing T_25_25.lc_trk_g2_4 <X> T_25_25.wire_bram/ram/RE
 (7 15)  (1313 415)  (1313 415)  Column buffer control bit: MEMB_colbuf_cntl_6

 (14 15)  (1320 415)  (1320 415)  routing T_25_25.sp12_v_b_4 <X> T_25_25.lc_trk_g3_4
 (15 15)  (1321 415)  (1321 415)  routing T_25_25.sp12_v_b_4 <X> T_25_25.lc_trk_g3_4
 (17 15)  (1323 415)  (1323 415)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_4 lc_trk_g3_4
 (26 15)  (1332 415)  (1332 415)  routing T_25_25.lc_trk_g2_7 <X> T_25_25.input0_7
 (28 15)  (1334 415)  (1334 415)  routing T_25_25.lc_trk_g2_7 <X> T_25_25.input0_7
 (29 15)  (1335 415)  (1335 415)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_7 input0_7
 (32 15)  (1338 415)  (1338 415)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_4 input2_7
 (33 15)  (1339 415)  (1339 415)  routing T_25_25.lc_trk_g3_4 <X> T_25_25.input2_7
 (34 15)  (1340 415)  (1340 415)  routing T_25_25.lc_trk_g3_4 <X> T_25_25.input2_7


LogicTile_26_25

 (11 2)  (1359 402)  (1359 402)  routing T_26_25.sp4_h_l_44 <X> T_26_25.sp4_v_t_39
 (11 6)  (1359 406)  (1359 406)  routing T_26_25.sp4_v_b_2 <X> T_26_25.sp4_v_t_40
 (12 7)  (1360 407)  (1360 407)  routing T_26_25.sp4_v_b_2 <X> T_26_25.sp4_v_t_40


LogicTile_27_25



LogicTile_28_25

 (2 8)  (1458 408)  (1458 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_29_25



LogicTile_30_25



LogicTile_31_25

 (5 15)  (1623 415)  (1623 415)  routing T_31_25.sp4_h_l_44 <X> T_31_25.sp4_v_t_44


LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24



LogicTile_7_24

 (19 3)  (361 387)  (361 387)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (7 15)  (349 399)  (349 399)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_8_24



LogicTile_9_24

 (7 15)  (445 399)  (445 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_10_24

 (7 15)  (499 399)  (499 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_11_24

 (7 15)  (553 399)  (553 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_24

 (5 8)  (605 392)  (605 392)  routing T_12_24.sp4_v_b_0 <X> T_12_24.sp4_h_r_6
 (8 8)  (608 392)  (608 392)  routing T_12_24.sp4_v_b_1 <X> T_12_24.sp4_h_r_7
 (9 8)  (609 392)  (609 392)  routing T_12_24.sp4_v_b_1 <X> T_12_24.sp4_h_r_7
 (10 8)  (610 392)  (610 392)  routing T_12_24.sp4_v_b_1 <X> T_12_24.sp4_h_r_7
 (4 9)  (604 393)  (604 393)  routing T_12_24.sp4_v_b_0 <X> T_12_24.sp4_h_r_6
 (6 9)  (606 393)  (606 393)  routing T_12_24.sp4_v_b_0 <X> T_12_24.sp4_h_r_6
 (7 15)  (607 399)  (607 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_24

 (11 2)  (665 386)  (665 386)  routing T_13_24.sp4_v_b_6 <X> T_13_24.sp4_v_t_39
 (13 2)  (667 386)  (667 386)  routing T_13_24.sp4_v_b_6 <X> T_13_24.sp4_v_t_39
 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_24

 (15 0)  (723 384)  (723 384)  routing T_14_24.sp4_v_b_17 <X> T_14_24.lc_trk_g0_1
 (16 0)  (724 384)  (724 384)  routing T_14_24.sp4_v_b_17 <X> T_14_24.lc_trk_g0_1
 (17 0)  (725 384)  (725 384)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (22 0)  (730 384)  (730 384)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (731 384)  (731 384)  routing T_14_24.sp12_h_r_11 <X> T_14_24.lc_trk_g0_3
 (15 1)  (723 385)  (723 385)  routing T_14_24.sp4_v_t_5 <X> T_14_24.lc_trk_g0_0
 (16 1)  (724 385)  (724 385)  routing T_14_24.sp4_v_t_5 <X> T_14_24.lc_trk_g0_0
 (17 1)  (725 385)  (725 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (0 2)  (708 386)  (708 386)  routing T_14_24.glb_netwk_6 <X> T_14_24.wire_logic_cluster/lc_7/clk
 (1 2)  (709 386)  (709 386)  routing T_14_24.glb_netwk_6 <X> T_14_24.wire_logic_cluster/lc_7/clk
 (2 2)  (710 386)  (710 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 386)  (722 386)  routing T_14_24.wire_logic_cluster/lc_4/out <X> T_14_24.lc_trk_g0_4
 (15 2)  (723 386)  (723 386)  routing T_14_24.sp4_h_r_21 <X> T_14_24.lc_trk_g0_5
 (16 2)  (724 386)  (724 386)  routing T_14_24.sp4_h_r_21 <X> T_14_24.lc_trk_g0_5
 (17 2)  (725 386)  (725 386)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (726 386)  (726 386)  routing T_14_24.sp4_h_r_21 <X> T_14_24.lc_trk_g0_5
 (26 2)  (734 386)  (734 386)  routing T_14_24.lc_trk_g0_5 <X> T_14_24.wire_logic_cluster/lc_1/in_0
 (29 2)  (737 386)  (737 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 386)  (740 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 386)  (741 386)  routing T_14_24.lc_trk_g3_1 <X> T_14_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 386)  (742 386)  routing T_14_24.lc_trk_g3_1 <X> T_14_24.wire_logic_cluster/lc_1/in_3
 (35 2)  (743 386)  (743 386)  routing T_14_24.lc_trk_g1_4 <X> T_14_24.input_2_1
 (37 2)  (745 386)  (745 386)  LC_1 Logic Functioning bit
 (39 2)  (747 386)  (747 386)  LC_1 Logic Functioning bit
 (45 2)  (753 386)  (753 386)  LC_1 Logic Functioning bit
 (17 3)  (725 387)  (725 387)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (726 387)  (726 387)  routing T_14_24.sp4_h_r_21 <X> T_14_24.lc_trk_g0_5
 (29 3)  (737 387)  (737 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (740 387)  (740 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (742 387)  (742 387)  routing T_14_24.lc_trk_g1_4 <X> T_14_24.input_2_1
 (36 3)  (744 387)  (744 387)  LC_1 Logic Functioning bit
 (37 3)  (745 387)  (745 387)  LC_1 Logic Functioning bit
 (39 3)  (747 387)  (747 387)  LC_1 Logic Functioning bit
 (43 3)  (751 387)  (751 387)  LC_1 Logic Functioning bit
 (0 4)  (708 388)  (708 388)  routing T_14_24.lc_trk_g3_3 <X> T_14_24.wire_logic_cluster/lc_7/cen
 (1 4)  (709 388)  (709 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (29 4)  (737 388)  (737 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 388)  (738 388)  routing T_14_24.lc_trk_g0_5 <X> T_14_24.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 388)  (740 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (743 388)  (743 388)  routing T_14_24.lc_trk_g0_4 <X> T_14_24.input_2_2
 (37 4)  (745 388)  (745 388)  LC_2 Logic Functioning bit
 (39 4)  (747 388)  (747 388)  LC_2 Logic Functioning bit
 (45 4)  (753 388)  (753 388)  LC_2 Logic Functioning bit
 (0 5)  (708 389)  (708 389)  routing T_14_24.lc_trk_g3_3 <X> T_14_24.wire_logic_cluster/lc_7/cen
 (1 5)  (709 389)  (709 389)  routing T_14_24.lc_trk_g3_3 <X> T_14_24.wire_logic_cluster/lc_7/cen
 (29 5)  (737 389)  (737 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 389)  (739 389)  routing T_14_24.lc_trk_g0_3 <X> T_14_24.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 389)  (740 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (744 389)  (744 389)  LC_2 Logic Functioning bit
 (37 5)  (745 389)  (745 389)  LC_2 Logic Functioning bit
 (38 5)  (746 389)  (746 389)  LC_2 Logic Functioning bit
 (42 5)  (750 389)  (750 389)  LC_2 Logic Functioning bit
 (22 6)  (730 390)  (730 390)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (731 390)  (731 390)  routing T_14_24.sp4_v_b_23 <X> T_14_24.lc_trk_g1_7
 (24 6)  (732 390)  (732 390)  routing T_14_24.sp4_v_b_23 <X> T_14_24.lc_trk_g1_7
 (25 6)  (733 390)  (733 390)  routing T_14_24.wire_logic_cluster/lc_6/out <X> T_14_24.lc_trk_g1_6
 (26 6)  (734 390)  (734 390)  routing T_14_24.lc_trk_g0_5 <X> T_14_24.wire_logic_cluster/lc_3/in_0
 (29 6)  (737 390)  (737 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 390)  (739 390)  routing T_14_24.lc_trk_g2_4 <X> T_14_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 390)  (740 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 390)  (741 390)  routing T_14_24.lc_trk_g2_4 <X> T_14_24.wire_logic_cluster/lc_3/in_3
 (35 6)  (743 390)  (743 390)  routing T_14_24.lc_trk_g1_6 <X> T_14_24.input_2_3
 (37 6)  (745 390)  (745 390)  LC_3 Logic Functioning bit
 (39 6)  (747 390)  (747 390)  LC_3 Logic Functioning bit
 (45 6)  (753 390)  (753 390)  LC_3 Logic Functioning bit
 (15 7)  (723 391)  (723 391)  routing T_14_24.bot_op_4 <X> T_14_24.lc_trk_g1_4
 (17 7)  (725 391)  (725 391)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (730 391)  (730 391)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (29 7)  (737 391)  (737 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (32 7)  (740 391)  (740 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (742 391)  (742 391)  routing T_14_24.lc_trk_g1_6 <X> T_14_24.input_2_3
 (35 7)  (743 391)  (743 391)  routing T_14_24.lc_trk_g1_6 <X> T_14_24.input_2_3
 (36 7)  (744 391)  (744 391)  LC_3 Logic Functioning bit
 (37 7)  (745 391)  (745 391)  LC_3 Logic Functioning bit
 (39 7)  (747 391)  (747 391)  LC_3 Logic Functioning bit
 (43 7)  (751 391)  (751 391)  LC_3 Logic Functioning bit
 (3 8)  (711 392)  (711 392)  routing T_14_24.sp12_h_r_1 <X> T_14_24.sp12_v_b_1
 (12 8)  (720 392)  (720 392)  routing T_14_24.sp4_v_b_2 <X> T_14_24.sp4_h_r_8
 (17 8)  (725 392)  (725 392)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (726 392)  (726 392)  routing T_14_24.wire_logic_cluster/lc_1/out <X> T_14_24.lc_trk_g2_1
 (21 8)  (729 392)  (729 392)  routing T_14_24.wire_logic_cluster/lc_3/out <X> T_14_24.lc_trk_g2_3
 (22 8)  (730 392)  (730 392)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (29 8)  (737 392)  (737 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 392)  (738 392)  routing T_14_24.lc_trk_g0_5 <X> T_14_24.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 392)  (739 392)  routing T_14_24.lc_trk_g2_7 <X> T_14_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 392)  (740 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 392)  (741 392)  routing T_14_24.lc_trk_g2_7 <X> T_14_24.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 392)  (743 392)  routing T_14_24.lc_trk_g2_6 <X> T_14_24.input_2_4
 (37 8)  (745 392)  (745 392)  LC_4 Logic Functioning bit
 (42 8)  (750 392)  (750 392)  LC_4 Logic Functioning bit
 (45 8)  (753 392)  (753 392)  LC_4 Logic Functioning bit
 (3 9)  (711 393)  (711 393)  routing T_14_24.sp12_h_r_1 <X> T_14_24.sp12_v_b_1
 (11 9)  (719 393)  (719 393)  routing T_14_24.sp4_v_b_2 <X> T_14_24.sp4_h_r_8
 (13 9)  (721 393)  (721 393)  routing T_14_24.sp4_v_b_2 <X> T_14_24.sp4_h_r_8
 (15 9)  (723 393)  (723 393)  routing T_14_24.tnr_op_0 <X> T_14_24.lc_trk_g2_0
 (17 9)  (725 393)  (725 393)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (29 9)  (737 393)  (737 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 393)  (739 393)  routing T_14_24.lc_trk_g2_7 <X> T_14_24.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 393)  (740 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (741 393)  (741 393)  routing T_14_24.lc_trk_g2_6 <X> T_14_24.input_2_4
 (35 9)  (743 393)  (743 393)  routing T_14_24.lc_trk_g2_6 <X> T_14_24.input_2_4
 (36 9)  (744 393)  (744 393)  LC_4 Logic Functioning bit
 (37 9)  (745 393)  (745 393)  LC_4 Logic Functioning bit
 (39 9)  (747 393)  (747 393)  LC_4 Logic Functioning bit
 (43 9)  (751 393)  (751 393)  LC_4 Logic Functioning bit
 (14 10)  (722 394)  (722 394)  routing T_14_24.bnl_op_4 <X> T_14_24.lc_trk_g2_4
 (21 10)  (729 394)  (729 394)  routing T_14_24.wire_logic_cluster/lc_7/out <X> T_14_24.lc_trk_g2_7
 (22 10)  (730 394)  (730 394)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (734 394)  (734 394)  routing T_14_24.lc_trk_g0_5 <X> T_14_24.wire_logic_cluster/lc_5/in_0
 (29 10)  (737 394)  (737 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 394)  (739 394)  routing T_14_24.lc_trk_g1_7 <X> T_14_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 394)  (740 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 394)  (742 394)  routing T_14_24.lc_trk_g1_7 <X> T_14_24.wire_logic_cluster/lc_5/in_3
 (37 10)  (745 394)  (745 394)  LC_5 Logic Functioning bit
 (39 10)  (747 394)  (747 394)  LC_5 Logic Functioning bit
 (45 10)  (753 394)  (753 394)  LC_5 Logic Functioning bit
 (14 11)  (722 395)  (722 395)  routing T_14_24.bnl_op_4 <X> T_14_24.lc_trk_g2_4
 (17 11)  (725 395)  (725 395)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (22 11)  (730 395)  (730 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (731 395)  (731 395)  routing T_14_24.sp4_h_r_30 <X> T_14_24.lc_trk_g2_6
 (24 11)  (732 395)  (732 395)  routing T_14_24.sp4_h_r_30 <X> T_14_24.lc_trk_g2_6
 (25 11)  (733 395)  (733 395)  routing T_14_24.sp4_h_r_30 <X> T_14_24.lc_trk_g2_6
 (29 11)  (737 395)  (737 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 395)  (739 395)  routing T_14_24.lc_trk_g1_7 <X> T_14_24.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 395)  (740 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (741 395)  (741 395)  routing T_14_24.lc_trk_g2_1 <X> T_14_24.input_2_5
 (36 11)  (744 395)  (744 395)  LC_5 Logic Functioning bit
 (37 11)  (745 395)  (745 395)  LC_5 Logic Functioning bit
 (39 11)  (747 395)  (747 395)  LC_5 Logic Functioning bit
 (43 11)  (751 395)  (751 395)  LC_5 Logic Functioning bit
 (51 11)  (759 395)  (759 395)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (12 12)  (720 396)  (720 396)  routing T_14_24.sp4_v_b_5 <X> T_14_24.sp4_h_r_11
 (16 12)  (724 396)  (724 396)  routing T_14_24.sp4_v_b_33 <X> T_14_24.lc_trk_g3_1
 (17 12)  (725 396)  (725 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (726 396)  (726 396)  routing T_14_24.sp4_v_b_33 <X> T_14_24.lc_trk_g3_1
 (22 12)  (730 396)  (730 396)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (732 396)  (732 396)  routing T_14_24.tnr_op_3 <X> T_14_24.lc_trk_g3_3
 (29 12)  (737 396)  (737 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 396)  (739 396)  routing T_14_24.lc_trk_g0_5 <X> T_14_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 396)  (740 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (43 12)  (751 396)  (751 396)  LC_6 Logic Functioning bit
 (45 12)  (753 396)  (753 396)  LC_6 Logic Functioning bit
 (11 13)  (719 397)  (719 397)  routing T_14_24.sp4_v_b_5 <X> T_14_24.sp4_h_r_11
 (13 13)  (721 397)  (721 397)  routing T_14_24.sp4_v_b_5 <X> T_14_24.sp4_h_r_11
 (18 13)  (726 397)  (726 397)  routing T_14_24.sp4_v_b_33 <X> T_14_24.lc_trk_g3_1
 (29 13)  (737 397)  (737 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (32 13)  (740 397)  (740 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (741 397)  (741 397)  routing T_14_24.lc_trk_g2_0 <X> T_14_24.input_2_6
 (36 13)  (744 397)  (744 397)  LC_6 Logic Functioning bit
 (38 13)  (746 397)  (746 397)  LC_6 Logic Functioning bit
 (41 13)  (749 397)  (749 397)  LC_6 Logic Functioning bit
 (42 13)  (750 397)  (750 397)  LC_6 Logic Functioning bit
 (43 13)  (751 397)  (751 397)  LC_6 Logic Functioning bit
 (22 14)  (730 398)  (730 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (731 398)  (731 398)  routing T_14_24.sp4_h_r_31 <X> T_14_24.lc_trk_g3_7
 (24 14)  (732 398)  (732 398)  routing T_14_24.sp4_h_r_31 <X> T_14_24.lc_trk_g3_7
 (26 14)  (734 398)  (734 398)  routing T_14_24.lc_trk_g0_5 <X> T_14_24.wire_logic_cluster/lc_7/in_0
 (29 14)  (737 398)  (737 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 398)  (739 398)  routing T_14_24.lc_trk_g3_7 <X> T_14_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 398)  (740 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 398)  (741 398)  routing T_14_24.lc_trk_g3_7 <X> T_14_24.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 398)  (742 398)  routing T_14_24.lc_trk_g3_7 <X> T_14_24.wire_logic_cluster/lc_7/in_3
 (37 14)  (745 398)  (745 398)  LC_7 Logic Functioning bit
 (39 14)  (747 398)  (747 398)  LC_7 Logic Functioning bit
 (45 14)  (753 398)  (753 398)  LC_7 Logic Functioning bit
 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6

 (21 15)  (729 399)  (729 399)  routing T_14_24.sp4_h_r_31 <X> T_14_24.lc_trk_g3_7
 (29 15)  (737 399)  (737 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 399)  (739 399)  routing T_14_24.lc_trk_g3_7 <X> T_14_24.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 399)  (740 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (741 399)  (741 399)  routing T_14_24.lc_trk_g2_3 <X> T_14_24.input_2_7
 (35 15)  (743 399)  (743 399)  routing T_14_24.lc_trk_g2_3 <X> T_14_24.input_2_7
 (36 15)  (744 399)  (744 399)  LC_7 Logic Functioning bit
 (37 15)  (745 399)  (745 399)  LC_7 Logic Functioning bit
 (39 15)  (747 399)  (747 399)  LC_7 Logic Functioning bit
 (43 15)  (751 399)  (751 399)  LC_7 Logic Functioning bit


LogicTile_15_24

 (8 0)  (770 384)  (770 384)  routing T_15_24.sp4_v_b_1 <X> T_15_24.sp4_h_r_1
 (9 0)  (771 384)  (771 384)  routing T_15_24.sp4_v_b_1 <X> T_15_24.sp4_h_r_1
 (27 0)  (789 384)  (789 384)  routing T_15_24.lc_trk_g1_2 <X> T_15_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 384)  (791 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 384)  (794 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 384)  (796 384)  routing T_15_24.lc_trk_g1_0 <X> T_15_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 384)  (798 384)  LC_0 Logic Functioning bit
 (37 0)  (799 384)  (799 384)  LC_0 Logic Functioning bit
 (38 0)  (800 384)  (800 384)  LC_0 Logic Functioning bit
 (39 0)  (801 384)  (801 384)  LC_0 Logic Functioning bit
 (42 0)  (804 384)  (804 384)  LC_0 Logic Functioning bit
 (45 0)  (807 384)  (807 384)  LC_0 Logic Functioning bit
 (47 0)  (809 384)  (809 384)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (48 0)  (810 384)  (810 384)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (15 1)  (777 385)  (777 385)  routing T_15_24.bot_op_0 <X> T_15_24.lc_trk_g0_0
 (17 1)  (779 385)  (779 385)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (29 1)  (791 385)  (791 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 385)  (792 385)  routing T_15_24.lc_trk_g1_2 <X> T_15_24.wire_logic_cluster/lc_0/in_1
 (32 1)  (794 385)  (794 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (796 385)  (796 385)  routing T_15_24.lc_trk_g1_1 <X> T_15_24.input_2_0
 (36 1)  (798 385)  (798 385)  LC_0 Logic Functioning bit
 (37 1)  (799 385)  (799 385)  LC_0 Logic Functioning bit
 (38 1)  (800 385)  (800 385)  LC_0 Logic Functioning bit
 (39 1)  (801 385)  (801 385)  LC_0 Logic Functioning bit
 (45 1)  (807 385)  (807 385)  LC_0 Logic Functioning bit
 (0 2)  (762 386)  (762 386)  routing T_15_24.lc_trk_g2_0 <X> T_15_24.wire_logic_cluster/lc_7/clk
 (2 2)  (764 386)  (764 386)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (2 3)  (764 387)  (764 387)  routing T_15_24.lc_trk_g2_0 <X> T_15_24.wire_logic_cluster/lc_7/clk
 (9 3)  (771 387)  (771 387)  routing T_15_24.sp4_v_b_5 <X> T_15_24.sp4_v_t_36
 (10 3)  (772 387)  (772 387)  routing T_15_24.sp4_v_b_5 <X> T_15_24.sp4_v_t_36
 (14 4)  (776 388)  (776 388)  routing T_15_24.wire_logic_cluster/lc_0/out <X> T_15_24.lc_trk_g1_0
 (15 4)  (777 388)  (777 388)  routing T_15_24.bot_op_1 <X> T_15_24.lc_trk_g1_1
 (17 4)  (779 388)  (779 388)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (17 5)  (779 389)  (779 389)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (784 389)  (784 389)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (786 389)  (786 389)  routing T_15_24.bot_op_2 <X> T_15_24.lc_trk_g1_2
 (3 6)  (765 390)  (765 390)  routing T_15_24.sp12_h_r_0 <X> T_15_24.sp12_v_t_23
 (3 7)  (765 391)  (765 391)  routing T_15_24.sp12_h_r_0 <X> T_15_24.sp12_v_t_23
 (14 8)  (776 392)  (776 392)  routing T_15_24.sp4_h_r_40 <X> T_15_24.lc_trk_g2_0
 (14 9)  (776 393)  (776 393)  routing T_15_24.sp4_h_r_40 <X> T_15_24.lc_trk_g2_0
 (15 9)  (777 393)  (777 393)  routing T_15_24.sp4_h_r_40 <X> T_15_24.lc_trk_g2_0
 (16 9)  (778 393)  (778 393)  routing T_15_24.sp4_h_r_40 <X> T_15_24.lc_trk_g2_0
 (17 9)  (779 393)  (779 393)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (14 10)  (776 394)  (776 394)  routing T_15_24.sp4_v_b_36 <X> T_15_24.lc_trk_g2_4
 (14 11)  (776 395)  (776 395)  routing T_15_24.sp4_v_b_36 <X> T_15_24.lc_trk_g2_4
 (16 11)  (778 395)  (778 395)  routing T_15_24.sp4_v_b_36 <X> T_15_24.lc_trk_g2_4
 (17 11)  (779 395)  (779 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (0 14)  (762 398)  (762 398)  routing T_15_24.lc_trk_g2_4 <X> T_15_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 398)  (763 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (763 399)  (763 399)  routing T_15_24.lc_trk_g2_4 <X> T_15_24.wire_logic_cluster/lc_7/s_r
 (7 15)  (769 399)  (769 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_24

 (0 0)  (816 384)  (816 384)  Negative Clock bit

 (27 0)  (843 384)  (843 384)  routing T_16_24.lc_trk_g3_0 <X> T_16_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 384)  (844 384)  routing T_16_24.lc_trk_g3_0 <X> T_16_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 384)  (845 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 384)  (848 384)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (852 384)  (852 384)  LC_0 Logic Functioning bit
 (39 0)  (855 384)  (855 384)  LC_0 Logic Functioning bit
 (41 0)  (857 384)  (857 384)  LC_0 Logic Functioning bit
 (42 0)  (858 384)  (858 384)  LC_0 Logic Functioning bit
 (44 0)  (860 384)  (860 384)  LC_0 Logic Functioning bit
 (45 0)  (861 384)  (861 384)  LC_0 Logic Functioning bit
 (36 1)  (852 385)  (852 385)  LC_0 Logic Functioning bit
 (39 1)  (855 385)  (855 385)  LC_0 Logic Functioning bit
 (41 1)  (857 385)  (857 385)  LC_0 Logic Functioning bit
 (42 1)  (858 385)  (858 385)  LC_0 Logic Functioning bit
 (49 1)  (865 385)  (865 385)  Carry_In_Mux bit 

 (52 1)  (868 385)  (868 385)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (816 386)  (816 386)  routing T_16_24.glb_netwk_6 <X> T_16_24.wire_logic_cluster/lc_7/clk
 (1 2)  (817 386)  (817 386)  routing T_16_24.glb_netwk_6 <X> T_16_24.wire_logic_cluster/lc_7/clk
 (2 2)  (818 386)  (818 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (843 386)  (843 386)  routing T_16_24.lc_trk_g3_1 <X> T_16_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 386)  (844 386)  routing T_16_24.lc_trk_g3_1 <X> T_16_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 386)  (845 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 386)  (848 386)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (852 386)  (852 386)  LC_1 Logic Functioning bit
 (39 2)  (855 386)  (855 386)  LC_1 Logic Functioning bit
 (41 2)  (857 386)  (857 386)  LC_1 Logic Functioning bit
 (42 2)  (858 386)  (858 386)  LC_1 Logic Functioning bit
 (44 2)  (860 386)  (860 386)  LC_1 Logic Functioning bit
 (45 2)  (861 386)  (861 386)  LC_1 Logic Functioning bit
 (48 2)  (864 386)  (864 386)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (36 3)  (852 387)  (852 387)  LC_1 Logic Functioning bit
 (39 3)  (855 387)  (855 387)  LC_1 Logic Functioning bit
 (41 3)  (857 387)  (857 387)  LC_1 Logic Functioning bit
 (42 3)  (858 387)  (858 387)  LC_1 Logic Functioning bit
 (0 4)  (816 388)  (816 388)  routing T_16_24.lc_trk_g2_2 <X> T_16_24.wire_logic_cluster/lc_7/cen
 (1 4)  (817 388)  (817 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (837 388)  (837 388)  routing T_16_24.wire_logic_cluster/lc_3/out <X> T_16_24.lc_trk_g1_3
 (22 4)  (838 388)  (838 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (841 388)  (841 388)  routing T_16_24.wire_logic_cluster/lc_2/out <X> T_16_24.lc_trk_g1_2
 (27 4)  (843 388)  (843 388)  routing T_16_24.lc_trk_g1_2 <X> T_16_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 388)  (845 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 388)  (848 388)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (852 388)  (852 388)  LC_2 Logic Functioning bit
 (39 4)  (855 388)  (855 388)  LC_2 Logic Functioning bit
 (41 4)  (857 388)  (857 388)  LC_2 Logic Functioning bit
 (42 4)  (858 388)  (858 388)  LC_2 Logic Functioning bit
 (44 4)  (860 388)  (860 388)  LC_2 Logic Functioning bit
 (45 4)  (861 388)  (861 388)  LC_2 Logic Functioning bit
 (48 4)  (864 388)  (864 388)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (1 5)  (817 389)  (817 389)  routing T_16_24.lc_trk_g2_2 <X> T_16_24.wire_logic_cluster/lc_7/cen
 (22 5)  (838 389)  (838 389)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (846 389)  (846 389)  routing T_16_24.lc_trk_g1_2 <X> T_16_24.wire_logic_cluster/lc_2/in_1
 (36 5)  (852 389)  (852 389)  LC_2 Logic Functioning bit
 (39 5)  (855 389)  (855 389)  LC_2 Logic Functioning bit
 (41 5)  (857 389)  (857 389)  LC_2 Logic Functioning bit
 (42 5)  (858 389)  (858 389)  LC_2 Logic Functioning bit
 (12 6)  (828 390)  (828 390)  routing T_16_24.sp4_v_t_46 <X> T_16_24.sp4_h_l_40
 (17 6)  (833 390)  (833 390)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (834 390)  (834 390)  routing T_16_24.bnr_op_5 <X> T_16_24.lc_trk_g1_5
 (27 6)  (843 390)  (843 390)  routing T_16_24.lc_trk_g1_3 <X> T_16_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 390)  (845 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 390)  (848 390)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (852 390)  (852 390)  LC_3 Logic Functioning bit
 (39 6)  (855 390)  (855 390)  LC_3 Logic Functioning bit
 (41 6)  (857 390)  (857 390)  LC_3 Logic Functioning bit
 (42 6)  (858 390)  (858 390)  LC_3 Logic Functioning bit
 (44 6)  (860 390)  (860 390)  LC_3 Logic Functioning bit
 (45 6)  (861 390)  (861 390)  LC_3 Logic Functioning bit
 (48 6)  (864 390)  (864 390)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (11 7)  (827 391)  (827 391)  routing T_16_24.sp4_v_t_46 <X> T_16_24.sp4_h_l_40
 (13 7)  (829 391)  (829 391)  routing T_16_24.sp4_v_t_46 <X> T_16_24.sp4_h_l_40
 (18 7)  (834 391)  (834 391)  routing T_16_24.bnr_op_5 <X> T_16_24.lc_trk_g1_5
 (30 7)  (846 391)  (846 391)  routing T_16_24.lc_trk_g1_3 <X> T_16_24.wire_logic_cluster/lc_3/in_1
 (36 7)  (852 391)  (852 391)  LC_3 Logic Functioning bit
 (39 7)  (855 391)  (855 391)  LC_3 Logic Functioning bit
 (41 7)  (857 391)  (857 391)  LC_3 Logic Functioning bit
 (42 7)  (858 391)  (858 391)  LC_3 Logic Functioning bit
 (25 8)  (841 392)  (841 392)  routing T_16_24.sp4_h_r_42 <X> T_16_24.lc_trk_g2_2
 (27 8)  (843 392)  (843 392)  routing T_16_24.lc_trk_g3_4 <X> T_16_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 392)  (844 392)  routing T_16_24.lc_trk_g3_4 <X> T_16_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 392)  (845 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 392)  (846 392)  routing T_16_24.lc_trk_g3_4 <X> T_16_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 392)  (848 392)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (852 392)  (852 392)  LC_4 Logic Functioning bit
 (39 8)  (855 392)  (855 392)  LC_4 Logic Functioning bit
 (41 8)  (857 392)  (857 392)  LC_4 Logic Functioning bit
 (42 8)  (858 392)  (858 392)  LC_4 Logic Functioning bit
 (44 8)  (860 392)  (860 392)  LC_4 Logic Functioning bit
 (45 8)  (861 392)  (861 392)  LC_4 Logic Functioning bit
 (22 9)  (838 393)  (838 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (839 393)  (839 393)  routing T_16_24.sp4_h_r_42 <X> T_16_24.lc_trk_g2_2
 (24 9)  (840 393)  (840 393)  routing T_16_24.sp4_h_r_42 <X> T_16_24.lc_trk_g2_2
 (25 9)  (841 393)  (841 393)  routing T_16_24.sp4_h_r_42 <X> T_16_24.lc_trk_g2_2
 (36 9)  (852 393)  (852 393)  LC_4 Logic Functioning bit
 (39 9)  (855 393)  (855 393)  LC_4 Logic Functioning bit
 (41 9)  (857 393)  (857 393)  LC_4 Logic Functioning bit
 (42 9)  (858 393)  (858 393)  LC_4 Logic Functioning bit
 (48 9)  (864 393)  (864 393)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (27 10)  (843 394)  (843 394)  routing T_16_24.lc_trk_g3_5 <X> T_16_24.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 394)  (844 394)  routing T_16_24.lc_trk_g3_5 <X> T_16_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 394)  (845 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 394)  (846 394)  routing T_16_24.lc_trk_g3_5 <X> T_16_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 394)  (848 394)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (852 394)  (852 394)  LC_5 Logic Functioning bit
 (39 10)  (855 394)  (855 394)  LC_5 Logic Functioning bit
 (41 10)  (857 394)  (857 394)  LC_5 Logic Functioning bit
 (42 10)  (858 394)  (858 394)  LC_5 Logic Functioning bit
 (44 10)  (860 394)  (860 394)  LC_5 Logic Functioning bit
 (45 10)  (861 394)  (861 394)  LC_5 Logic Functioning bit
 (36 11)  (852 395)  (852 395)  LC_5 Logic Functioning bit
 (39 11)  (855 395)  (855 395)  LC_5 Logic Functioning bit
 (41 11)  (857 395)  (857 395)  LC_5 Logic Functioning bit
 (42 11)  (858 395)  (858 395)  LC_5 Logic Functioning bit
 (52 11)  (868 395)  (868 395)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (14 12)  (830 396)  (830 396)  routing T_16_24.wire_logic_cluster/lc_0/out <X> T_16_24.lc_trk_g3_0
 (17 12)  (833 396)  (833 396)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 396)  (834 396)  routing T_16_24.wire_logic_cluster/lc_1/out <X> T_16_24.lc_trk_g3_1
 (27 12)  (843 396)  (843 396)  routing T_16_24.lc_trk_g3_6 <X> T_16_24.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 396)  (844 396)  routing T_16_24.lc_trk_g3_6 <X> T_16_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 396)  (845 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 396)  (846 396)  routing T_16_24.lc_trk_g3_6 <X> T_16_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 396)  (848 396)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (852 396)  (852 396)  LC_6 Logic Functioning bit
 (39 12)  (855 396)  (855 396)  LC_6 Logic Functioning bit
 (41 12)  (857 396)  (857 396)  LC_6 Logic Functioning bit
 (42 12)  (858 396)  (858 396)  LC_6 Logic Functioning bit
 (45 12)  (861 396)  (861 396)  LC_6 Logic Functioning bit
 (17 13)  (833 397)  (833 397)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (846 397)  (846 397)  routing T_16_24.lc_trk_g3_6 <X> T_16_24.wire_logic_cluster/lc_6/in_1
 (36 13)  (852 397)  (852 397)  LC_6 Logic Functioning bit
 (39 13)  (855 397)  (855 397)  LC_6 Logic Functioning bit
 (41 13)  (857 397)  (857 397)  LC_6 Logic Functioning bit
 (42 13)  (858 397)  (858 397)  LC_6 Logic Functioning bit
 (48 13)  (864 397)  (864 397)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (1 14)  (817 398)  (817 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (830 398)  (830 398)  routing T_16_24.wire_logic_cluster/lc_4/out <X> T_16_24.lc_trk_g3_4
 (17 14)  (833 398)  (833 398)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (834 398)  (834 398)  routing T_16_24.wire_logic_cluster/lc_5/out <X> T_16_24.lc_trk_g3_5
 (25 14)  (841 398)  (841 398)  routing T_16_24.wire_logic_cluster/lc_6/out <X> T_16_24.lc_trk_g3_6
 (0 15)  (816 399)  (816 399)  routing T_16_24.lc_trk_g1_5 <X> T_16_24.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 399)  (817 399)  routing T_16_24.lc_trk_g1_5 <X> T_16_24.wire_logic_cluster/lc_7/s_r
 (7 15)  (823 399)  (823 399)  Column buffer control bit: LH_colbuf_cntl_6

 (17 15)  (833 399)  (833 399)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (838 399)  (838 399)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_17_24

 (9 0)  (883 384)  (883 384)  routing T_17_24.sp4_v_t_36 <X> T_17_24.sp4_h_r_1
 (0 2)  (874 386)  (874 386)  routing T_17_24.glb_netwk_6 <X> T_17_24.wire_logic_cluster/lc_7/clk
 (1 2)  (875 386)  (875 386)  routing T_17_24.glb_netwk_6 <X> T_17_24.wire_logic_cluster/lc_7/clk
 (2 2)  (876 386)  (876 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 4)  (896 388)  (896 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (21 5)  (895 389)  (895 389)  routing T_17_24.sp4_r_v_b_27 <X> T_17_24.lc_trk_g1_3
 (14 6)  (888 390)  (888 390)  routing T_17_24.wire_logic_cluster/lc_4/out <X> T_17_24.lc_trk_g1_4
 (26 6)  (900 390)  (900 390)  routing T_17_24.lc_trk_g2_7 <X> T_17_24.wire_logic_cluster/lc_3/in_0
 (28 6)  (902 390)  (902 390)  routing T_17_24.lc_trk_g2_0 <X> T_17_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 390)  (903 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (905 390)  (905 390)  routing T_17_24.lc_trk_g3_5 <X> T_17_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 390)  (906 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 390)  (907 390)  routing T_17_24.lc_trk_g3_5 <X> T_17_24.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 390)  (908 390)  routing T_17_24.lc_trk_g3_5 <X> T_17_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 390)  (910 390)  LC_3 Logic Functioning bit
 (37 6)  (911 390)  (911 390)  LC_3 Logic Functioning bit
 (38 6)  (912 390)  (912 390)  LC_3 Logic Functioning bit
 (39 6)  (913 390)  (913 390)  LC_3 Logic Functioning bit
 (41 6)  (915 390)  (915 390)  LC_3 Logic Functioning bit
 (42 6)  (916 390)  (916 390)  LC_3 Logic Functioning bit
 (43 6)  (917 390)  (917 390)  LC_3 Logic Functioning bit
 (17 7)  (891 391)  (891 391)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (900 391)  (900 391)  routing T_17_24.lc_trk_g2_7 <X> T_17_24.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 391)  (902 391)  routing T_17_24.lc_trk_g2_7 <X> T_17_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 391)  (903 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (906 391)  (906 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (907 391)  (907 391)  routing T_17_24.lc_trk_g2_1 <X> T_17_24.input_2_3
 (36 7)  (910 391)  (910 391)  LC_3 Logic Functioning bit
 (37 7)  (911 391)  (911 391)  LC_3 Logic Functioning bit
 (38 7)  (912 391)  (912 391)  LC_3 Logic Functioning bit
 (39 7)  (913 391)  (913 391)  LC_3 Logic Functioning bit
 (40 7)  (914 391)  (914 391)  LC_3 Logic Functioning bit
 (41 7)  (915 391)  (915 391)  LC_3 Logic Functioning bit
 (42 7)  (916 391)  (916 391)  LC_3 Logic Functioning bit
 (43 7)  (917 391)  (917 391)  LC_3 Logic Functioning bit
 (15 8)  (889 392)  (889 392)  routing T_17_24.rgt_op_1 <X> T_17_24.lc_trk_g2_1
 (17 8)  (891 392)  (891 392)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (892 392)  (892 392)  routing T_17_24.rgt_op_1 <X> T_17_24.lc_trk_g2_1
 (27 8)  (901 392)  (901 392)  routing T_17_24.lc_trk_g1_4 <X> T_17_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 392)  (903 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 392)  (904 392)  routing T_17_24.lc_trk_g1_4 <X> T_17_24.wire_logic_cluster/lc_4/in_1
 (31 8)  (905 392)  (905 392)  routing T_17_24.lc_trk_g3_6 <X> T_17_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 392)  (906 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 392)  (907 392)  routing T_17_24.lc_trk_g3_6 <X> T_17_24.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 392)  (908 392)  routing T_17_24.lc_trk_g3_6 <X> T_17_24.wire_logic_cluster/lc_4/in_3
 (37 8)  (911 392)  (911 392)  LC_4 Logic Functioning bit
 (41 8)  (915 392)  (915 392)  LC_4 Logic Functioning bit
 (43 8)  (917 392)  (917 392)  LC_4 Logic Functioning bit
 (45 8)  (919 392)  (919 392)  LC_4 Logic Functioning bit
 (48 8)  (922 392)  (922 392)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (15 9)  (889 393)  (889 393)  routing T_17_24.tnr_op_0 <X> T_17_24.lc_trk_g2_0
 (17 9)  (891 393)  (891 393)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (26 9)  (900 393)  (900 393)  routing T_17_24.lc_trk_g3_3 <X> T_17_24.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 393)  (901 393)  routing T_17_24.lc_trk_g3_3 <X> T_17_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 393)  (902 393)  routing T_17_24.lc_trk_g3_3 <X> T_17_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 393)  (903 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 393)  (905 393)  routing T_17_24.lc_trk_g3_6 <X> T_17_24.wire_logic_cluster/lc_4/in_3
 (32 9)  (906 393)  (906 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (908 393)  (908 393)  routing T_17_24.lc_trk_g1_3 <X> T_17_24.input_2_4
 (35 9)  (909 393)  (909 393)  routing T_17_24.lc_trk_g1_3 <X> T_17_24.input_2_4
 (36 9)  (910 393)  (910 393)  LC_4 Logic Functioning bit
 (41 9)  (915 393)  (915 393)  LC_4 Logic Functioning bit
 (43 9)  (917 393)  (917 393)  LC_4 Logic Functioning bit
 (48 9)  (922 393)  (922 393)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (10 10)  (884 394)  (884 394)  routing T_17_24.sp4_v_b_2 <X> T_17_24.sp4_h_l_42
 (22 10)  (896 394)  (896 394)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (898 394)  (898 394)  routing T_17_24.tnr_op_7 <X> T_17_24.lc_trk_g2_7
 (11 11)  (885 395)  (885 395)  routing T_17_24.sp4_h_r_8 <X> T_17_24.sp4_h_l_45
 (15 12)  (889 396)  (889 396)  routing T_17_24.sp4_h_r_25 <X> T_17_24.lc_trk_g3_1
 (16 12)  (890 396)  (890 396)  routing T_17_24.sp4_h_r_25 <X> T_17_24.lc_trk_g3_1
 (17 12)  (891 396)  (891 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (896 396)  (896 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (897 396)  (897 396)  routing T_17_24.sp4_v_t_30 <X> T_17_24.lc_trk_g3_3
 (24 12)  (898 396)  (898 396)  routing T_17_24.sp4_v_t_30 <X> T_17_24.lc_trk_g3_3
 (18 13)  (892 397)  (892 397)  routing T_17_24.sp4_h_r_25 <X> T_17_24.lc_trk_g3_1
 (22 13)  (896 397)  (896 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (15 14)  (889 398)  (889 398)  routing T_17_24.rgt_op_5 <X> T_17_24.lc_trk_g3_5
 (17 14)  (891 398)  (891 398)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (892 398)  (892 398)  routing T_17_24.rgt_op_5 <X> T_17_24.lc_trk_g3_5
 (25 14)  (899 398)  (899 398)  routing T_17_24.sp4_h_r_46 <X> T_17_24.lc_trk_g3_6
 (32 14)  (906 398)  (906 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 398)  (907 398)  routing T_17_24.lc_trk_g3_1 <X> T_17_24.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 398)  (908 398)  routing T_17_24.lc_trk_g3_1 <X> T_17_24.wire_logic_cluster/lc_7/in_3
 (41 14)  (915 398)  (915 398)  LC_7 Logic Functioning bit
 (43 14)  (917 398)  (917 398)  LC_7 Logic Functioning bit
 (47 14)  (921 398)  (921 398)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (7 15)  (881 399)  (881 399)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (896 399)  (896 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (897 399)  (897 399)  routing T_17_24.sp4_h_r_46 <X> T_17_24.lc_trk_g3_6
 (24 15)  (898 399)  (898 399)  routing T_17_24.sp4_h_r_46 <X> T_17_24.lc_trk_g3_6
 (25 15)  (899 399)  (899 399)  routing T_17_24.sp4_h_r_46 <X> T_17_24.lc_trk_g3_6
 (26 15)  (900 399)  (900 399)  routing T_17_24.lc_trk_g3_2 <X> T_17_24.wire_logic_cluster/lc_7/in_0
 (27 15)  (901 399)  (901 399)  routing T_17_24.lc_trk_g3_2 <X> T_17_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 399)  (902 399)  routing T_17_24.lc_trk_g3_2 <X> T_17_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 399)  (903 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (40 15)  (914 399)  (914 399)  LC_7 Logic Functioning bit
 (42 15)  (916 399)  (916 399)  LC_7 Logic Functioning bit


LogicTile_18_24

 (27 0)  (955 384)  (955 384)  routing T_18_24.lc_trk_g3_0 <X> T_18_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 384)  (956 384)  routing T_18_24.lc_trk_g3_0 <X> T_18_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 384)  (957 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 384)  (960 384)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (964 384)  (964 384)  LC_0 Logic Functioning bit
 (39 0)  (967 384)  (967 384)  LC_0 Logic Functioning bit
 (41 0)  (969 384)  (969 384)  LC_0 Logic Functioning bit
 (42 0)  (970 384)  (970 384)  LC_0 Logic Functioning bit
 (44 0)  (972 384)  (972 384)  LC_0 Logic Functioning bit
 (45 0)  (973 384)  (973 384)  LC_0 Logic Functioning bit
 (36 1)  (964 385)  (964 385)  LC_0 Logic Functioning bit
 (39 1)  (967 385)  (967 385)  LC_0 Logic Functioning bit
 (41 1)  (969 385)  (969 385)  LC_0 Logic Functioning bit
 (42 1)  (970 385)  (970 385)  LC_0 Logic Functioning bit
 (50 1)  (978 385)  (978 385)  Carry_In_Mux bit 

 (0 2)  (928 386)  (928 386)  routing T_18_24.glb_netwk_3 <X> T_18_24.wire_logic_cluster/lc_7/clk
 (2 2)  (930 386)  (930 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (942 386)  (942 386)  routing T_18_24.sp4_h_l_1 <X> T_18_24.lc_trk_g0_4
 (27 2)  (955 386)  (955 386)  routing T_18_24.lc_trk_g3_1 <X> T_18_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 386)  (956 386)  routing T_18_24.lc_trk_g3_1 <X> T_18_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 386)  (957 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 386)  (960 386)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (964 386)  (964 386)  LC_1 Logic Functioning bit
 (39 2)  (967 386)  (967 386)  LC_1 Logic Functioning bit
 (41 2)  (969 386)  (969 386)  LC_1 Logic Functioning bit
 (42 2)  (970 386)  (970 386)  LC_1 Logic Functioning bit
 (44 2)  (972 386)  (972 386)  LC_1 Logic Functioning bit
 (45 2)  (973 386)  (973 386)  LC_1 Logic Functioning bit
 (0 3)  (928 387)  (928 387)  routing T_18_24.glb_netwk_3 <X> T_18_24.wire_logic_cluster/lc_7/clk
 (15 3)  (943 387)  (943 387)  routing T_18_24.sp4_h_l_1 <X> T_18_24.lc_trk_g0_4
 (16 3)  (944 387)  (944 387)  routing T_18_24.sp4_h_l_1 <X> T_18_24.lc_trk_g0_4
 (17 3)  (945 387)  (945 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (36 3)  (964 387)  (964 387)  LC_1 Logic Functioning bit
 (39 3)  (967 387)  (967 387)  LC_1 Logic Functioning bit
 (41 3)  (969 387)  (969 387)  LC_1 Logic Functioning bit
 (42 3)  (970 387)  (970 387)  LC_1 Logic Functioning bit
 (8 4)  (936 388)  (936 388)  routing T_18_24.sp4_h_l_45 <X> T_18_24.sp4_h_r_4
 (10 4)  (938 388)  (938 388)  routing T_18_24.sp4_h_l_45 <X> T_18_24.sp4_h_r_4
 (21 4)  (949 388)  (949 388)  routing T_18_24.wire_logic_cluster/lc_3/out <X> T_18_24.lc_trk_g1_3
 (22 4)  (950 388)  (950 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (953 388)  (953 388)  routing T_18_24.wire_logic_cluster/lc_2/out <X> T_18_24.lc_trk_g1_2
 (27 4)  (955 388)  (955 388)  routing T_18_24.lc_trk_g1_2 <X> T_18_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 388)  (957 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 388)  (960 388)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (964 388)  (964 388)  LC_2 Logic Functioning bit
 (39 4)  (967 388)  (967 388)  LC_2 Logic Functioning bit
 (41 4)  (969 388)  (969 388)  LC_2 Logic Functioning bit
 (42 4)  (970 388)  (970 388)  LC_2 Logic Functioning bit
 (44 4)  (972 388)  (972 388)  LC_2 Logic Functioning bit
 (45 4)  (973 388)  (973 388)  LC_2 Logic Functioning bit
 (22 5)  (950 389)  (950 389)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (958 389)  (958 389)  routing T_18_24.lc_trk_g1_2 <X> T_18_24.wire_logic_cluster/lc_2/in_1
 (36 5)  (964 389)  (964 389)  LC_2 Logic Functioning bit
 (39 5)  (967 389)  (967 389)  LC_2 Logic Functioning bit
 (41 5)  (969 389)  (969 389)  LC_2 Logic Functioning bit
 (42 5)  (970 389)  (970 389)  LC_2 Logic Functioning bit
 (17 6)  (945 390)  (945 390)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (946 390)  (946 390)  routing T_18_24.wire_logic_cluster/lc_5/out <X> T_18_24.lc_trk_g1_5
 (25 6)  (953 390)  (953 390)  routing T_18_24.wire_logic_cluster/lc_6/out <X> T_18_24.lc_trk_g1_6
 (27 6)  (955 390)  (955 390)  routing T_18_24.lc_trk_g1_3 <X> T_18_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 390)  (957 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 390)  (960 390)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (964 390)  (964 390)  LC_3 Logic Functioning bit
 (39 6)  (967 390)  (967 390)  LC_3 Logic Functioning bit
 (41 6)  (969 390)  (969 390)  LC_3 Logic Functioning bit
 (42 6)  (970 390)  (970 390)  LC_3 Logic Functioning bit
 (44 6)  (972 390)  (972 390)  LC_3 Logic Functioning bit
 (45 6)  (973 390)  (973 390)  LC_3 Logic Functioning bit
 (22 7)  (950 391)  (950 391)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (958 391)  (958 391)  routing T_18_24.lc_trk_g1_3 <X> T_18_24.wire_logic_cluster/lc_3/in_1
 (36 7)  (964 391)  (964 391)  LC_3 Logic Functioning bit
 (39 7)  (967 391)  (967 391)  LC_3 Logic Functioning bit
 (41 7)  (969 391)  (969 391)  LC_3 Logic Functioning bit
 (42 7)  (970 391)  (970 391)  LC_3 Logic Functioning bit
 (27 8)  (955 392)  (955 392)  routing T_18_24.lc_trk_g3_4 <X> T_18_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 392)  (956 392)  routing T_18_24.lc_trk_g3_4 <X> T_18_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 392)  (957 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 392)  (958 392)  routing T_18_24.lc_trk_g3_4 <X> T_18_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 392)  (960 392)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (964 392)  (964 392)  LC_4 Logic Functioning bit
 (39 8)  (967 392)  (967 392)  LC_4 Logic Functioning bit
 (41 8)  (969 392)  (969 392)  LC_4 Logic Functioning bit
 (42 8)  (970 392)  (970 392)  LC_4 Logic Functioning bit
 (44 8)  (972 392)  (972 392)  LC_4 Logic Functioning bit
 (45 8)  (973 392)  (973 392)  LC_4 Logic Functioning bit
 (36 9)  (964 393)  (964 393)  LC_4 Logic Functioning bit
 (39 9)  (967 393)  (967 393)  LC_4 Logic Functioning bit
 (41 9)  (969 393)  (969 393)  LC_4 Logic Functioning bit
 (42 9)  (970 393)  (970 393)  LC_4 Logic Functioning bit
 (7 10)  (935 394)  (935 394)  Column buffer control bit: LH_colbuf_cntl_3

 (27 10)  (955 394)  (955 394)  routing T_18_24.lc_trk_g1_5 <X> T_18_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 394)  (957 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 394)  (958 394)  routing T_18_24.lc_trk_g1_5 <X> T_18_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 394)  (960 394)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (964 394)  (964 394)  LC_5 Logic Functioning bit
 (39 10)  (967 394)  (967 394)  LC_5 Logic Functioning bit
 (41 10)  (969 394)  (969 394)  LC_5 Logic Functioning bit
 (42 10)  (970 394)  (970 394)  LC_5 Logic Functioning bit
 (44 10)  (972 394)  (972 394)  LC_5 Logic Functioning bit
 (45 10)  (973 394)  (973 394)  LC_5 Logic Functioning bit
 (36 11)  (964 395)  (964 395)  LC_5 Logic Functioning bit
 (39 11)  (967 395)  (967 395)  LC_5 Logic Functioning bit
 (41 11)  (969 395)  (969 395)  LC_5 Logic Functioning bit
 (42 11)  (970 395)  (970 395)  LC_5 Logic Functioning bit
 (3 12)  (931 396)  (931 396)  routing T_18_24.sp12_v_b_1 <X> T_18_24.sp12_h_r_1
 (14 12)  (942 396)  (942 396)  routing T_18_24.wire_logic_cluster/lc_0/out <X> T_18_24.lc_trk_g3_0
 (17 12)  (945 396)  (945 396)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 396)  (946 396)  routing T_18_24.wire_logic_cluster/lc_1/out <X> T_18_24.lc_trk_g3_1
 (27 12)  (955 396)  (955 396)  routing T_18_24.lc_trk_g1_6 <X> T_18_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 396)  (957 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 396)  (958 396)  routing T_18_24.lc_trk_g1_6 <X> T_18_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 396)  (960 396)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (964 396)  (964 396)  LC_6 Logic Functioning bit
 (39 12)  (967 396)  (967 396)  LC_6 Logic Functioning bit
 (41 12)  (969 396)  (969 396)  LC_6 Logic Functioning bit
 (42 12)  (970 396)  (970 396)  LC_6 Logic Functioning bit
 (44 12)  (972 396)  (972 396)  LC_6 Logic Functioning bit
 (45 12)  (973 396)  (973 396)  LC_6 Logic Functioning bit
 (3 13)  (931 397)  (931 397)  routing T_18_24.sp12_v_b_1 <X> T_18_24.sp12_h_r_1
 (17 13)  (945 397)  (945 397)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (958 397)  (958 397)  routing T_18_24.lc_trk_g1_6 <X> T_18_24.wire_logic_cluster/lc_6/in_1
 (36 13)  (964 397)  (964 397)  LC_6 Logic Functioning bit
 (39 13)  (967 397)  (967 397)  LC_6 Logic Functioning bit
 (41 13)  (969 397)  (969 397)  LC_6 Logic Functioning bit
 (42 13)  (970 397)  (970 397)  LC_6 Logic Functioning bit
 (1 14)  (929 398)  (929 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (942 398)  (942 398)  routing T_18_24.wire_logic_cluster/lc_4/out <X> T_18_24.lc_trk_g3_4
 (21 14)  (949 398)  (949 398)  routing T_18_24.wire_logic_cluster/lc_7/out <X> T_18_24.lc_trk_g3_7
 (22 14)  (950 398)  (950 398)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (955 398)  (955 398)  routing T_18_24.lc_trk_g3_7 <X> T_18_24.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 398)  (956 398)  routing T_18_24.lc_trk_g3_7 <X> T_18_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 398)  (957 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 398)  (958 398)  routing T_18_24.lc_trk_g3_7 <X> T_18_24.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 398)  (960 398)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (964 398)  (964 398)  LC_7 Logic Functioning bit
 (39 14)  (967 398)  (967 398)  LC_7 Logic Functioning bit
 (41 14)  (969 398)  (969 398)  LC_7 Logic Functioning bit
 (42 14)  (970 398)  (970 398)  LC_7 Logic Functioning bit
 (44 14)  (972 398)  (972 398)  LC_7 Logic Functioning bit
 (45 14)  (973 398)  (973 398)  LC_7 Logic Functioning bit
 (1 15)  (929 399)  (929 399)  routing T_18_24.lc_trk_g0_4 <X> T_18_24.wire_logic_cluster/lc_7/s_r
 (7 15)  (935 399)  (935 399)  Column buffer control bit: LH_colbuf_cntl_6

 (17 15)  (945 399)  (945 399)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (958 399)  (958 399)  routing T_18_24.lc_trk_g3_7 <X> T_18_24.wire_logic_cluster/lc_7/in_1
 (36 15)  (964 399)  (964 399)  LC_7 Logic Functioning bit
 (39 15)  (967 399)  (967 399)  LC_7 Logic Functioning bit
 (41 15)  (969 399)  (969 399)  LC_7 Logic Functioning bit
 (42 15)  (970 399)  (970 399)  LC_7 Logic Functioning bit


LogicTile_19_24

 (26 0)  (1008 384)  (1008 384)  routing T_19_24.lc_trk_g3_5 <X> T_19_24.wire_logic_cluster/lc_0/in_0
 (27 0)  (1009 384)  (1009 384)  routing T_19_24.lc_trk_g3_2 <X> T_19_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 384)  (1010 384)  routing T_19_24.lc_trk_g3_2 <X> T_19_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 384)  (1011 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 384)  (1014 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 384)  (1016 384)  routing T_19_24.lc_trk_g1_0 <X> T_19_24.wire_logic_cluster/lc_0/in_3
 (37 0)  (1019 384)  (1019 384)  LC_0 Logic Functioning bit
 (38 0)  (1020 384)  (1020 384)  LC_0 Logic Functioning bit
 (39 0)  (1021 384)  (1021 384)  LC_0 Logic Functioning bit
 (43 0)  (1025 384)  (1025 384)  LC_0 Logic Functioning bit
 (45 0)  (1027 384)  (1027 384)  LC_0 Logic Functioning bit
 (27 1)  (1009 385)  (1009 385)  routing T_19_24.lc_trk_g3_5 <X> T_19_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 385)  (1010 385)  routing T_19_24.lc_trk_g3_5 <X> T_19_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 385)  (1011 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 385)  (1012 385)  routing T_19_24.lc_trk_g3_2 <X> T_19_24.wire_logic_cluster/lc_0/in_1
 (32 1)  (1014 385)  (1014 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (1015 385)  (1015 385)  routing T_19_24.lc_trk_g3_1 <X> T_19_24.input_2_0
 (34 1)  (1016 385)  (1016 385)  routing T_19_24.lc_trk_g3_1 <X> T_19_24.input_2_0
 (36 1)  (1018 385)  (1018 385)  LC_0 Logic Functioning bit
 (37 1)  (1019 385)  (1019 385)  LC_0 Logic Functioning bit
 (38 1)  (1020 385)  (1020 385)  LC_0 Logic Functioning bit
 (39 1)  (1021 385)  (1021 385)  LC_0 Logic Functioning bit
 (0 2)  (982 386)  (982 386)  routing T_19_24.glb_netwk_6 <X> T_19_24.wire_logic_cluster/lc_7/clk
 (1 2)  (983 386)  (983 386)  routing T_19_24.glb_netwk_6 <X> T_19_24.wire_logic_cluster/lc_7/clk
 (2 2)  (984 386)  (984 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (996 386)  (996 386)  routing T_19_24.bnr_op_4 <X> T_19_24.lc_trk_g0_4
 (27 2)  (1009 386)  (1009 386)  routing T_19_24.lc_trk_g3_1 <X> T_19_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 386)  (1010 386)  routing T_19_24.lc_trk_g3_1 <X> T_19_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 386)  (1011 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 386)  (1013 386)  routing T_19_24.lc_trk_g3_5 <X> T_19_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 386)  (1014 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 386)  (1015 386)  routing T_19_24.lc_trk_g3_5 <X> T_19_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 386)  (1016 386)  routing T_19_24.lc_trk_g3_5 <X> T_19_24.wire_logic_cluster/lc_1/in_3
 (37 2)  (1019 386)  (1019 386)  LC_1 Logic Functioning bit
 (39 2)  (1021 386)  (1021 386)  LC_1 Logic Functioning bit
 (41 2)  (1023 386)  (1023 386)  LC_1 Logic Functioning bit
 (43 2)  (1025 386)  (1025 386)  LC_1 Logic Functioning bit
 (45 2)  (1027 386)  (1027 386)  LC_1 Logic Functioning bit
 (14 3)  (996 387)  (996 387)  routing T_19_24.bnr_op_4 <X> T_19_24.lc_trk_g0_4
 (17 3)  (999 387)  (999 387)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (37 3)  (1019 387)  (1019 387)  LC_1 Logic Functioning bit
 (39 3)  (1021 387)  (1021 387)  LC_1 Logic Functioning bit
 (41 3)  (1023 387)  (1023 387)  LC_1 Logic Functioning bit
 (43 3)  (1025 387)  (1025 387)  LC_1 Logic Functioning bit
 (0 4)  (982 388)  (982 388)  routing T_19_24.lc_trk_g3_3 <X> T_19_24.wire_logic_cluster/lc_7/cen
 (1 4)  (983 388)  (983 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (996 388)  (996 388)  routing T_19_24.wire_logic_cluster/lc_0/out <X> T_19_24.lc_trk_g1_0
 (26 4)  (1008 388)  (1008 388)  routing T_19_24.lc_trk_g3_5 <X> T_19_24.wire_logic_cluster/lc_2/in_0
 (32 4)  (1014 388)  (1014 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 388)  (1015 388)  routing T_19_24.lc_trk_g3_2 <X> T_19_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 388)  (1016 388)  routing T_19_24.lc_trk_g3_2 <X> T_19_24.wire_logic_cluster/lc_2/in_3
 (37 4)  (1019 388)  (1019 388)  LC_2 Logic Functioning bit
 (38 4)  (1020 388)  (1020 388)  LC_2 Logic Functioning bit
 (39 4)  (1021 388)  (1021 388)  LC_2 Logic Functioning bit
 (43 4)  (1025 388)  (1025 388)  LC_2 Logic Functioning bit
 (45 4)  (1027 388)  (1027 388)  LC_2 Logic Functioning bit
 (0 5)  (982 389)  (982 389)  routing T_19_24.lc_trk_g3_3 <X> T_19_24.wire_logic_cluster/lc_7/cen
 (1 5)  (983 389)  (983 389)  routing T_19_24.lc_trk_g3_3 <X> T_19_24.wire_logic_cluster/lc_7/cen
 (17 5)  (999 389)  (999 389)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (27 5)  (1009 389)  (1009 389)  routing T_19_24.lc_trk_g3_5 <X> T_19_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 389)  (1010 389)  routing T_19_24.lc_trk_g3_5 <X> T_19_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 389)  (1011 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 389)  (1013 389)  routing T_19_24.lc_trk_g3_2 <X> T_19_24.wire_logic_cluster/lc_2/in_3
 (32 5)  (1014 389)  (1014 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (1015 389)  (1015 389)  routing T_19_24.lc_trk_g3_1 <X> T_19_24.input_2_2
 (34 5)  (1016 389)  (1016 389)  routing T_19_24.lc_trk_g3_1 <X> T_19_24.input_2_2
 (36 5)  (1018 389)  (1018 389)  LC_2 Logic Functioning bit
 (38 5)  (1020 389)  (1020 389)  LC_2 Logic Functioning bit
 (39 5)  (1021 389)  (1021 389)  LC_2 Logic Functioning bit
 (42 5)  (1024 389)  (1024 389)  LC_2 Logic Functioning bit
 (2 8)  (984 392)  (984 392)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (7 10)  (989 394)  (989 394)  Column buffer control bit: LH_colbuf_cntl_3

 (17 12)  (999 396)  (999 396)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1000 396)  (1000 396)  routing T_19_24.wire_logic_cluster/lc_1/out <X> T_19_24.lc_trk_g3_1
 (22 12)  (1004 396)  (1004 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1005 396)  (1005 396)  routing T_19_24.sp4_h_r_27 <X> T_19_24.lc_trk_g3_3
 (24 12)  (1006 396)  (1006 396)  routing T_19_24.sp4_h_r_27 <X> T_19_24.lc_trk_g3_3
 (25 12)  (1007 396)  (1007 396)  routing T_19_24.wire_logic_cluster/lc_2/out <X> T_19_24.lc_trk_g3_2
 (21 13)  (1003 397)  (1003 397)  routing T_19_24.sp4_h_r_27 <X> T_19_24.lc_trk_g3_3
 (22 13)  (1004 397)  (1004 397)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (1 14)  (983 398)  (983 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (997 398)  (997 398)  routing T_19_24.rgt_op_5 <X> T_19_24.lc_trk_g3_5
 (17 14)  (999 398)  (999 398)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (1000 398)  (1000 398)  routing T_19_24.rgt_op_5 <X> T_19_24.lc_trk_g3_5
 (1 15)  (983 399)  (983 399)  routing T_19_24.lc_trk_g0_4 <X> T_19_24.wire_logic_cluster/lc_7/s_r
 (7 15)  (989 399)  (989 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_20_24

 (15 0)  (1051 384)  (1051 384)  routing T_20_24.lft_op_1 <X> T_20_24.lc_trk_g0_1
 (17 0)  (1053 384)  (1053 384)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1054 384)  (1054 384)  routing T_20_24.lft_op_1 <X> T_20_24.lc_trk_g0_1
 (0 2)  (1036 386)  (1036 386)  routing T_20_24.glb_netwk_6 <X> T_20_24.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 386)  (1037 386)  routing T_20_24.glb_netwk_6 <X> T_20_24.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 386)  (1038 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (1057 386)  (1057 386)  routing T_20_24.bnr_op_7 <X> T_20_24.lc_trk_g0_7
 (22 2)  (1058 386)  (1058 386)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (27 2)  (1063 386)  (1063 386)  routing T_20_24.lc_trk_g3_5 <X> T_20_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (1064 386)  (1064 386)  routing T_20_24.lc_trk_g3_5 <X> T_20_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 386)  (1065 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 386)  (1066 386)  routing T_20_24.lc_trk_g3_5 <X> T_20_24.wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 386)  (1068 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 386)  (1069 386)  routing T_20_24.lc_trk_g2_2 <X> T_20_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 386)  (1072 386)  LC_1 Logic Functioning bit
 (15 3)  (1051 387)  (1051 387)  routing T_20_24.bot_op_4 <X> T_20_24.lc_trk_g0_4
 (17 3)  (1053 387)  (1053 387)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (21 3)  (1057 387)  (1057 387)  routing T_20_24.bnr_op_7 <X> T_20_24.lc_trk_g0_7
 (29 3)  (1065 387)  (1065 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (1067 387)  (1067 387)  routing T_20_24.lc_trk_g2_2 <X> T_20_24.wire_logic_cluster/lc_1/in_3
 (32 3)  (1068 387)  (1068 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (1070 387)  (1070 387)  routing T_20_24.lc_trk_g1_2 <X> T_20_24.input_2_1
 (35 3)  (1071 387)  (1071 387)  routing T_20_24.lc_trk_g1_2 <X> T_20_24.input_2_1
 (14 4)  (1050 388)  (1050 388)  routing T_20_24.lft_op_0 <X> T_20_24.lc_trk_g1_0
 (25 4)  (1061 388)  (1061 388)  routing T_20_24.lft_op_2 <X> T_20_24.lc_trk_g1_2
 (27 4)  (1063 388)  (1063 388)  routing T_20_24.lc_trk_g1_0 <X> T_20_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 388)  (1065 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 388)  (1068 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 388)  (1069 388)  routing T_20_24.lc_trk_g3_2 <X> T_20_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 388)  (1070 388)  routing T_20_24.lc_trk_g3_2 <X> T_20_24.wire_logic_cluster/lc_2/in_3
 (41 4)  (1077 388)  (1077 388)  LC_2 Logic Functioning bit
 (43 4)  (1079 388)  (1079 388)  LC_2 Logic Functioning bit
 (15 5)  (1051 389)  (1051 389)  routing T_20_24.lft_op_0 <X> T_20_24.lc_trk_g1_0
 (17 5)  (1053 389)  (1053 389)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (1058 389)  (1058 389)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (1060 389)  (1060 389)  routing T_20_24.lft_op_2 <X> T_20_24.lc_trk_g1_2
 (31 5)  (1067 389)  (1067 389)  routing T_20_24.lc_trk_g3_2 <X> T_20_24.wire_logic_cluster/lc_2/in_3
 (41 5)  (1077 389)  (1077 389)  LC_2 Logic Functioning bit
 (43 5)  (1079 389)  (1079 389)  LC_2 Logic Functioning bit
 (21 6)  (1057 390)  (1057 390)  routing T_20_24.wire_logic_cluster/lc_7/out <X> T_20_24.lc_trk_g1_7
 (22 6)  (1058 390)  (1058 390)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 8)  (1061 392)  (1061 392)  routing T_20_24.rgt_op_2 <X> T_20_24.lc_trk_g2_2
 (27 8)  (1063 392)  (1063 392)  routing T_20_24.lc_trk_g3_2 <X> T_20_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (1064 392)  (1064 392)  routing T_20_24.lc_trk_g3_2 <X> T_20_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 392)  (1065 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 392)  (1067 392)  routing T_20_24.lc_trk_g0_7 <X> T_20_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 392)  (1068 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (1071 392)  (1071 392)  routing T_20_24.lc_trk_g2_4 <X> T_20_24.input_2_4
 (36 8)  (1072 392)  (1072 392)  LC_4 Logic Functioning bit
 (38 8)  (1074 392)  (1074 392)  LC_4 Logic Functioning bit
 (40 8)  (1076 392)  (1076 392)  LC_4 Logic Functioning bit
 (41 8)  (1077 392)  (1077 392)  LC_4 Logic Functioning bit
 (42 8)  (1078 392)  (1078 392)  LC_4 Logic Functioning bit
 (43 8)  (1079 392)  (1079 392)  LC_4 Logic Functioning bit
 (51 8)  (1087 392)  (1087 392)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (1058 393)  (1058 393)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (1060 393)  (1060 393)  routing T_20_24.rgt_op_2 <X> T_20_24.lc_trk_g2_2
 (26 9)  (1062 393)  (1062 393)  routing T_20_24.lc_trk_g2_2 <X> T_20_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 393)  (1064 393)  routing T_20_24.lc_trk_g2_2 <X> T_20_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 393)  (1065 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 393)  (1066 393)  routing T_20_24.lc_trk_g3_2 <X> T_20_24.wire_logic_cluster/lc_4/in_1
 (31 9)  (1067 393)  (1067 393)  routing T_20_24.lc_trk_g0_7 <X> T_20_24.wire_logic_cluster/lc_4/in_3
 (32 9)  (1068 393)  (1068 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (1069 393)  (1069 393)  routing T_20_24.lc_trk_g2_4 <X> T_20_24.input_2_4
 (36 9)  (1072 393)  (1072 393)  LC_4 Logic Functioning bit
 (38 9)  (1074 393)  (1074 393)  LC_4 Logic Functioning bit
 (40 9)  (1076 393)  (1076 393)  LC_4 Logic Functioning bit
 (7 10)  (1043 394)  (1043 394)  Column buffer control bit: LH_colbuf_cntl_3

 (26 10)  (1062 394)  (1062 394)  routing T_20_24.lc_trk_g0_7 <X> T_20_24.wire_logic_cluster/lc_5/in_0
 (27 10)  (1063 394)  (1063 394)  routing T_20_24.lc_trk_g3_5 <X> T_20_24.wire_logic_cluster/lc_5/in_1
 (28 10)  (1064 394)  (1064 394)  routing T_20_24.lc_trk_g3_5 <X> T_20_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 394)  (1065 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 394)  (1066 394)  routing T_20_24.lc_trk_g3_5 <X> T_20_24.wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 394)  (1067 394)  routing T_20_24.lc_trk_g0_4 <X> T_20_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 394)  (1068 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (45 10)  (1081 394)  (1081 394)  LC_5 Logic Functioning bit
 (14 11)  (1050 395)  (1050 395)  routing T_20_24.sp4_h_l_17 <X> T_20_24.lc_trk_g2_4
 (15 11)  (1051 395)  (1051 395)  routing T_20_24.sp4_h_l_17 <X> T_20_24.lc_trk_g2_4
 (16 11)  (1052 395)  (1052 395)  routing T_20_24.sp4_h_l_17 <X> T_20_24.lc_trk_g2_4
 (17 11)  (1053 395)  (1053 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (26 11)  (1062 395)  (1062 395)  routing T_20_24.lc_trk_g0_7 <X> T_20_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 395)  (1065 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (40 11)  (1076 395)  (1076 395)  LC_5 Logic Functioning bit
 (41 11)  (1077 395)  (1077 395)  LC_5 Logic Functioning bit
 (42 11)  (1078 395)  (1078 395)  LC_5 Logic Functioning bit
 (43 11)  (1079 395)  (1079 395)  LC_5 Logic Functioning bit
 (17 12)  (1053 396)  (1053 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (1054 397)  (1054 397)  routing T_20_24.sp4_r_v_b_41 <X> T_20_24.lc_trk_g3_1
 (22 13)  (1058 397)  (1058 397)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (1060 397)  (1060 397)  routing T_20_24.tnl_op_2 <X> T_20_24.lc_trk_g3_2
 (25 13)  (1061 397)  (1061 397)  routing T_20_24.tnl_op_2 <X> T_20_24.lc_trk_g3_2
 (17 14)  (1053 398)  (1053 398)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1054 398)  (1054 398)  routing T_20_24.wire_logic_cluster/lc_5/out <X> T_20_24.lc_trk_g3_5
 (26 14)  (1062 398)  (1062 398)  routing T_20_24.lc_trk_g0_7 <X> T_20_24.wire_logic_cluster/lc_7/in_0
 (27 14)  (1063 398)  (1063 398)  routing T_20_24.lc_trk_g3_1 <X> T_20_24.wire_logic_cluster/lc_7/in_1
 (28 14)  (1064 398)  (1064 398)  routing T_20_24.lc_trk_g3_1 <X> T_20_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 398)  (1065 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 398)  (1067 398)  routing T_20_24.lc_trk_g1_7 <X> T_20_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 398)  (1068 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 398)  (1070 398)  routing T_20_24.lc_trk_g1_7 <X> T_20_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 398)  (1072 398)  LC_7 Logic Functioning bit
 (37 14)  (1073 398)  (1073 398)  LC_7 Logic Functioning bit
 (38 14)  (1074 398)  (1074 398)  LC_7 Logic Functioning bit
 (39 14)  (1075 398)  (1075 398)  LC_7 Logic Functioning bit
 (41 14)  (1077 398)  (1077 398)  LC_7 Logic Functioning bit
 (43 14)  (1079 398)  (1079 398)  LC_7 Logic Functioning bit
 (45 14)  (1081 398)  (1081 398)  LC_7 Logic Functioning bit
 (52 14)  (1088 398)  (1088 398)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (7 15)  (1043 399)  (1043 399)  Column buffer control bit: LH_colbuf_cntl_6

 (26 15)  (1062 399)  (1062 399)  routing T_20_24.lc_trk_g0_7 <X> T_20_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 399)  (1065 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (1067 399)  (1067 399)  routing T_20_24.lc_trk_g1_7 <X> T_20_24.wire_logic_cluster/lc_7/in_3
 (36 15)  (1072 399)  (1072 399)  LC_7 Logic Functioning bit
 (38 15)  (1074 399)  (1074 399)  LC_7 Logic Functioning bit


LogicTile_21_24

 (25 0)  (1115 384)  (1115 384)  routing T_21_24.lft_op_2 <X> T_21_24.lc_trk_g0_2
 (22 1)  (1112 385)  (1112 385)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (1114 385)  (1114 385)  routing T_21_24.lft_op_2 <X> T_21_24.lc_trk_g0_2
 (0 2)  (1090 386)  (1090 386)  routing T_21_24.glb_netwk_6 <X> T_21_24.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 386)  (1091 386)  routing T_21_24.glb_netwk_6 <X> T_21_24.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 386)  (1092 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (1112 386)  (1112 386)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (1114 386)  (1114 386)  routing T_21_24.bot_op_7 <X> T_21_24.lc_trk_g0_7
 (0 4)  (1090 388)  (1090 388)  routing T_21_24.lc_trk_g3_3 <X> T_21_24.wire_logic_cluster/lc_7/cen
 (1 4)  (1091 388)  (1091 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (1105 388)  (1105 388)  routing T_21_24.lft_op_1 <X> T_21_24.lc_trk_g1_1
 (17 4)  (1107 388)  (1107 388)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (1108 388)  (1108 388)  routing T_21_24.lft_op_1 <X> T_21_24.lc_trk_g1_1
 (27 4)  (1117 388)  (1117 388)  routing T_21_24.lc_trk_g3_2 <X> T_21_24.wire_logic_cluster/lc_2/in_1
 (28 4)  (1118 388)  (1118 388)  routing T_21_24.lc_trk_g3_2 <X> T_21_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 388)  (1119 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1121 388)  (1121 388)  routing T_21_24.lc_trk_g0_7 <X> T_21_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 388)  (1122 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 388)  (1126 388)  LC_2 Logic Functioning bit
 (40 4)  (1130 388)  (1130 388)  LC_2 Logic Functioning bit
 (42 4)  (1132 388)  (1132 388)  LC_2 Logic Functioning bit
 (45 4)  (1135 388)  (1135 388)  LC_2 Logic Functioning bit
 (47 4)  (1137 388)  (1137 388)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (0 5)  (1090 389)  (1090 389)  routing T_21_24.lc_trk_g3_3 <X> T_21_24.wire_logic_cluster/lc_7/cen
 (1 5)  (1091 389)  (1091 389)  routing T_21_24.lc_trk_g3_3 <X> T_21_24.wire_logic_cluster/lc_7/cen
 (26 5)  (1116 389)  (1116 389)  routing T_21_24.lc_trk_g0_2 <X> T_21_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 389)  (1119 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (1120 389)  (1120 389)  routing T_21_24.lc_trk_g3_2 <X> T_21_24.wire_logic_cluster/lc_2/in_1
 (31 5)  (1121 389)  (1121 389)  routing T_21_24.lc_trk_g0_7 <X> T_21_24.wire_logic_cluster/lc_2/in_3
 (32 5)  (1122 389)  (1122 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (1124 389)  (1124 389)  routing T_21_24.lc_trk_g1_1 <X> T_21_24.input_2_2
 (37 5)  (1127 389)  (1127 389)  LC_2 Logic Functioning bit
 (40 5)  (1130 389)  (1130 389)  LC_2 Logic Functioning bit
 (42 5)  (1132 389)  (1132 389)  LC_2 Logic Functioning bit
 (5 6)  (1095 390)  (1095 390)  routing T_21_24.sp4_v_b_3 <X> T_21_24.sp4_h_l_38
 (13 8)  (1103 392)  (1103 392)  routing T_21_24.sp4_h_l_45 <X> T_21_24.sp4_v_b_8
 (12 9)  (1102 393)  (1102 393)  routing T_21_24.sp4_h_l_45 <X> T_21_24.sp4_v_b_8
 (13 11)  (1103 395)  (1103 395)  routing T_21_24.sp4_v_b_3 <X> T_21_24.sp4_h_l_45
 (21 12)  (1111 396)  (1111 396)  routing T_21_24.bnl_op_3 <X> T_21_24.lc_trk_g3_3
 (22 12)  (1112 396)  (1112 396)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (25 12)  (1115 396)  (1115 396)  routing T_21_24.wire_logic_cluster/lc_2/out <X> T_21_24.lc_trk_g3_2
 (21 13)  (1111 397)  (1111 397)  routing T_21_24.bnl_op_3 <X> T_21_24.lc_trk_g3_3
 (22 13)  (1112 397)  (1112 397)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (19 14)  (1109 398)  (1109 398)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (7 15)  (1097 399)  (1097 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_22_24

 (5 15)  (1149 399)  (1149 399)  routing T_22_24.sp4_h_l_44 <X> T_22_24.sp4_v_t_44
 (7 15)  (1151 399)  (1151 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_23_24

 (26 0)  (1224 384)  (1224 384)  routing T_23_24.lc_trk_g0_6 <X> T_23_24.wire_logic_cluster/lc_0/in_0
 (27 0)  (1225 384)  (1225 384)  routing T_23_24.lc_trk_g3_0 <X> T_23_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (1226 384)  (1226 384)  routing T_23_24.lc_trk_g3_0 <X> T_23_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 384)  (1227 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 384)  (1230 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 384)  (1232 384)  routing T_23_24.lc_trk_g1_0 <X> T_23_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 384)  (1234 384)  LC_0 Logic Functioning bit
 (37 0)  (1235 384)  (1235 384)  LC_0 Logic Functioning bit
 (38 0)  (1236 384)  (1236 384)  LC_0 Logic Functioning bit
 (39 0)  (1237 384)  (1237 384)  LC_0 Logic Functioning bit
 (41 0)  (1239 384)  (1239 384)  LC_0 Logic Functioning bit
 (43 0)  (1241 384)  (1241 384)  LC_0 Logic Functioning bit
 (45 0)  (1243 384)  (1243 384)  LC_0 Logic Functioning bit
 (53 0)  (1251 384)  (1251 384)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (26 1)  (1224 385)  (1224 385)  routing T_23_24.lc_trk_g0_6 <X> T_23_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 385)  (1227 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (36 1)  (1234 385)  (1234 385)  LC_0 Logic Functioning bit
 (38 1)  (1236 385)  (1236 385)  LC_0 Logic Functioning bit
 (45 1)  (1243 385)  (1243 385)  LC_0 Logic Functioning bit
 (52 1)  (1250 385)  (1250 385)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (1198 386)  (1198 386)  routing T_23_24.lc_trk_g2_0 <X> T_23_24.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 386)  (1200 386)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (2 3)  (1200 387)  (1200 387)  routing T_23_24.lc_trk_g2_0 <X> T_23_24.wire_logic_cluster/lc_7/clk
 (22 3)  (1220 387)  (1220 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (1221 387)  (1221 387)  routing T_23_24.sp4_v_b_22 <X> T_23_24.lc_trk_g0_6
 (24 3)  (1222 387)  (1222 387)  routing T_23_24.sp4_v_b_22 <X> T_23_24.lc_trk_g0_6
 (15 5)  (1213 389)  (1213 389)  routing T_23_24.bot_op_0 <X> T_23_24.lc_trk_g1_0
 (17 5)  (1215 389)  (1215 389)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (14 8)  (1212 392)  (1212 392)  routing T_23_24.sp4_h_r_40 <X> T_23_24.lc_trk_g2_0
 (14 9)  (1212 393)  (1212 393)  routing T_23_24.sp4_h_r_40 <X> T_23_24.lc_trk_g2_0
 (15 9)  (1213 393)  (1213 393)  routing T_23_24.sp4_h_r_40 <X> T_23_24.lc_trk_g2_0
 (16 9)  (1214 393)  (1214 393)  routing T_23_24.sp4_h_r_40 <X> T_23_24.lc_trk_g2_0
 (17 9)  (1215 393)  (1215 393)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (14 12)  (1212 396)  (1212 396)  routing T_23_24.bnl_op_0 <X> T_23_24.lc_trk_g3_0
 (14 13)  (1212 397)  (1212 397)  routing T_23_24.bnl_op_0 <X> T_23_24.lc_trk_g3_0
 (17 13)  (1215 397)  (1215 397)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (0 14)  (1198 398)  (1198 398)  routing T_23_24.lc_trk_g3_5 <X> T_23_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (1199 398)  (1199 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (1213 398)  (1213 398)  routing T_23_24.sp4_h_r_45 <X> T_23_24.lc_trk_g3_5
 (16 14)  (1214 398)  (1214 398)  routing T_23_24.sp4_h_r_45 <X> T_23_24.lc_trk_g3_5
 (17 14)  (1215 398)  (1215 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1216 398)  (1216 398)  routing T_23_24.sp4_h_r_45 <X> T_23_24.lc_trk_g3_5
 (0 15)  (1198 399)  (1198 399)  routing T_23_24.lc_trk_g3_5 <X> T_23_24.wire_logic_cluster/lc_7/s_r
 (1 15)  (1199 399)  (1199 399)  routing T_23_24.lc_trk_g3_5 <X> T_23_24.wire_logic_cluster/lc_7/s_r
 (7 15)  (1205 399)  (1205 399)  Column buffer control bit: LH_colbuf_cntl_6

 (18 15)  (1216 399)  (1216 399)  routing T_23_24.sp4_h_r_45 <X> T_23_24.lc_trk_g3_5


LogicTile_24_24

 (13 0)  (1265 384)  (1265 384)  routing T_24_24.sp4_h_l_39 <X> T_24_24.sp4_v_b_2
 (12 1)  (1264 385)  (1264 385)  routing T_24_24.sp4_h_l_39 <X> T_24_24.sp4_v_b_2
 (13 7)  (1265 391)  (1265 391)  routing T_24_24.sp4_v_b_0 <X> T_24_24.sp4_h_l_40
 (13 11)  (1265 395)  (1265 395)  routing T_24_24.sp4_v_b_3 <X> T_24_24.sp4_h_l_45


RAM_Tile_25_24

 (0 0)  (1306 384)  (1306 384)  Negative Clock bit

 (7 0)  (1313 384)  (1313 384)  Ram config bit: MEMT_bram_cbit_1

 (0 2)  (1306 386)  (1306 386)  routing T_25_24.glb_netwk_6 <X> T_25_24.wire_bram/ram/WCLK
 (1 2)  (1307 386)  (1307 386)  routing T_25_24.glb_netwk_6 <X> T_25_24.wire_bram/ram/WCLK
 (2 2)  (1308 386)  (1308 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 386)  (1313 386)  Ram config bit: MEMT_bram_cbit_3

 (14 3)  (1320 387)  (1320 387)  routing T_25_24.sp4_r_v_b_28 <X> T_25_24.lc_trk_g0_4
 (17 3)  (1323 387)  (1323 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (7 4)  (1313 388)  (1313 388)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_5

 (28 4)  (1334 388)  (1334 388)  routing T_25_24.lc_trk_g2_5 <X> T_25_24.wire_bram/ram/WDATA_5
 (29 4)  (1335 388)  (1335 388)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_5 wire_bram/ram/WDATA_5
 (30 4)  (1336 388)  (1336 388)  routing T_25_24.lc_trk_g2_5 <X> T_25_24.wire_bram/ram/WDATA_5
 (7 5)  (1313 389)  (1313 389)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_4

 (38 5)  (1344 389)  (1344 389)  Enable bit of Mux _out_links/OutMux0_2 => wire_bram/ram/RDATA_5 sp4_v_b_4
 (7 6)  (1313 390)  (1313 390)  Cascade buffer Enable bit: MEMT_LC07_inmux02_bram_cbit_7

 (7 7)  (1313 391)  (1313 391)  Cascade bit: MEMT_LC07_inmux02_bram_cbit_6

 (16 10)  (1322 394)  (1322 394)  routing T_25_24.sp12_v_t_10 <X> T_25_24.lc_trk_g2_5
 (17 10)  (1323 394)  (1323 394)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (22 10)  (1328 394)  (1328 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (21 11)  (1327 395)  (1327 395)  routing T_25_24.sp4_r_v_b_39 <X> T_25_24.lc_trk_g2_7
 (28 12)  (1334 396)  (1334 396)  routing T_25_24.lc_trk_g2_7 <X> T_25_24.wire_bram/ram/WDATA_1
 (29 12)  (1335 396)  (1335 396)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_7 wire_bram/ram/WDATA_1
 (30 12)  (1336 396)  (1336 396)  routing T_25_24.lc_trk_g2_7 <X> T_25_24.wire_bram/ram/WDATA_1
 (38 12)  (1344 396)  (1344 396)  Enable bit of Mux _out_links/OutMux1_6 => wire_bram/ram/RDATA_1 sp4_v_b_28
 (30 13)  (1336 397)  (1336 397)  routing T_25_24.lc_trk_g2_7 <X> T_25_24.wire_bram/ram/WDATA_1
 (1 14)  (1307 398)  (1307 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (1307 399)  (1307 399)  routing T_25_24.lc_trk_g0_4 <X> T_25_24.wire_bram/ram/WE
 (7 15)  (1313 399)  (1313 399)  Column buffer control bit: MEMT_colbuf_cntl_6



LogicTile_26_24

 (9 3)  (1357 387)  (1357 387)  routing T_26_24.sp4_v_b_1 <X> T_26_24.sp4_v_t_36
 (7 15)  (1355 399)  (1355 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



RAM_Tile_8_23

 (11 9)  (407 377)  (407 377)  routing T_8_23.sp4_h_l_45 <X> T_8_23.sp4_h_r_8
 (12 10)  (408 378)  (408 378)  routing T_8_23.sp4_h_r_5 <X> T_8_23.sp4_h_l_45
 (13 11)  (409 379)  (409 379)  routing T_8_23.sp4_h_r_5 <X> T_8_23.sp4_h_l_45
 (10 13)  (406 381)  (406 381)  routing T_8_23.sp4_h_r_5 <X> T_8_23.sp4_v_b_10


LogicTile_9_23

 (28 0)  (466 368)  (466 368)  routing T_9_23.lc_trk_g2_1 <X> T_9_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 368)  (467 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (469 368)  (469 368)  routing T_9_23.lc_trk_g0_7 <X> T_9_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 368)  (470 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (37 0)  (475 368)  (475 368)  LC_0 Logic Functioning bit
 (39 0)  (477 368)  (477 368)  LC_0 Logic Functioning bit
 (41 0)  (479 368)  (479 368)  LC_0 Logic Functioning bit
 (43 0)  (481 368)  (481 368)  LC_0 Logic Functioning bit
 (45 0)  (483 368)  (483 368)  LC_0 Logic Functioning bit
 (46 0)  (484 368)  (484 368)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (48 0)  (486 368)  (486 368)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (51 0)  (489 368)  (489 368)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (31 1)  (469 369)  (469 369)  routing T_9_23.lc_trk_g0_7 <X> T_9_23.wire_logic_cluster/lc_0/in_3
 (37 1)  (475 369)  (475 369)  LC_0 Logic Functioning bit
 (39 1)  (477 369)  (477 369)  LC_0 Logic Functioning bit
 (41 1)  (479 369)  (479 369)  LC_0 Logic Functioning bit
 (43 1)  (481 369)  (481 369)  LC_0 Logic Functioning bit
 (0 2)  (438 370)  (438 370)  routing T_9_23.glb_netwk_6 <X> T_9_23.wire_logic_cluster/lc_7/clk
 (1 2)  (439 370)  (439 370)  routing T_9_23.glb_netwk_6 <X> T_9_23.wire_logic_cluster/lc_7/clk
 (2 2)  (440 370)  (440 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (459 370)  (459 370)  routing T_9_23.sp4_h_l_10 <X> T_9_23.lc_trk_g0_7
 (22 2)  (460 370)  (460 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (461 370)  (461 370)  routing T_9_23.sp4_h_l_10 <X> T_9_23.lc_trk_g0_7
 (24 2)  (462 370)  (462 370)  routing T_9_23.sp4_h_l_10 <X> T_9_23.lc_trk_g0_7
 (21 3)  (459 371)  (459 371)  routing T_9_23.sp4_h_l_10 <X> T_9_23.lc_trk_g0_7
 (0 4)  (438 372)  (438 372)  routing T_9_23.lc_trk_g3_3 <X> T_9_23.wire_logic_cluster/lc_7/cen
 (1 4)  (439 372)  (439 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (438 373)  (438 373)  routing T_9_23.lc_trk_g3_3 <X> T_9_23.wire_logic_cluster/lc_7/cen
 (1 5)  (439 373)  (439 373)  routing T_9_23.lc_trk_g3_3 <X> T_9_23.wire_logic_cluster/lc_7/cen
 (15 6)  (453 374)  (453 374)  routing T_9_23.sp4_h_r_21 <X> T_9_23.lc_trk_g1_5
 (16 6)  (454 374)  (454 374)  routing T_9_23.sp4_h_r_21 <X> T_9_23.lc_trk_g1_5
 (17 6)  (455 374)  (455 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (456 374)  (456 374)  routing T_9_23.sp4_h_r_21 <X> T_9_23.lc_trk_g1_5
 (18 7)  (456 375)  (456 375)  routing T_9_23.sp4_h_r_21 <X> T_9_23.lc_trk_g1_5
 (17 8)  (455 376)  (455 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (18 9)  (456 377)  (456 377)  routing T_9_23.sp4_r_v_b_33 <X> T_9_23.lc_trk_g2_1
 (22 12)  (460 380)  (460 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (461 380)  (461 380)  routing T_9_23.sp4_h_r_27 <X> T_9_23.lc_trk_g3_3
 (24 12)  (462 380)  (462 380)  routing T_9_23.sp4_h_r_27 <X> T_9_23.lc_trk_g3_3
 (21 13)  (459 381)  (459 381)  routing T_9_23.sp4_h_r_27 <X> T_9_23.lc_trk_g3_3
 (1 14)  (439 382)  (439 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (438 383)  (438 383)  routing T_9_23.lc_trk_g1_5 <X> T_9_23.wire_logic_cluster/lc_7/s_r
 (1 15)  (439 383)  (439 383)  routing T_9_23.lc_trk_g1_5 <X> T_9_23.wire_logic_cluster/lc_7/s_r


LogicTile_10_23

 (0 2)  (492 370)  (492 370)  routing T_10_23.glb_netwk_6 <X> T_10_23.wire_logic_cluster/lc_7/clk
 (1 2)  (493 370)  (493 370)  routing T_10_23.glb_netwk_6 <X> T_10_23.wire_logic_cluster/lc_7/clk
 (2 2)  (494 370)  (494 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (506 370)  (506 370)  routing T_10_23.sp4_v_b_4 <X> T_10_23.lc_trk_g0_4
 (16 3)  (508 371)  (508 371)  routing T_10_23.sp4_v_b_4 <X> T_10_23.lc_trk_g0_4
 (17 3)  (509 371)  (509 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (22 4)  (514 372)  (514 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (515 372)  (515 372)  routing T_10_23.sp4_v_b_19 <X> T_10_23.lc_trk_g1_3
 (24 4)  (516 372)  (516 372)  routing T_10_23.sp4_v_b_19 <X> T_10_23.lc_trk_g1_3
 (21 10)  (513 378)  (513 378)  routing T_10_23.wire_logic_cluster/lc_7/out <X> T_10_23.lc_trk_g2_7
 (22 10)  (514 378)  (514 378)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (14 12)  (506 380)  (506 380)  routing T_10_23.bnl_op_0 <X> T_10_23.lc_trk_g3_0
 (14 13)  (506 381)  (506 381)  routing T_10_23.bnl_op_0 <X> T_10_23.lc_trk_g3_0
 (17 13)  (509 381)  (509 381)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (27 14)  (519 382)  (519 382)  routing T_10_23.lc_trk_g1_3 <X> T_10_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 382)  (521 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (523 382)  (523 382)  routing T_10_23.lc_trk_g0_4 <X> T_10_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 382)  (524 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (527 382)  (527 382)  routing T_10_23.lc_trk_g2_7 <X> T_10_23.input_2_7
 (36 14)  (528 382)  (528 382)  LC_7 Logic Functioning bit
 (38 14)  (530 382)  (530 382)  LC_7 Logic Functioning bit
 (42 14)  (534 382)  (534 382)  LC_7 Logic Functioning bit
 (43 14)  (535 382)  (535 382)  LC_7 Logic Functioning bit
 (45 14)  (537 382)  (537 382)  LC_7 Logic Functioning bit
 (52 14)  (544 382)  (544 382)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (27 15)  (519 383)  (519 383)  routing T_10_23.lc_trk_g3_0 <X> T_10_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 383)  (520 383)  routing T_10_23.lc_trk_g3_0 <X> T_10_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 383)  (521 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 383)  (522 383)  routing T_10_23.lc_trk_g1_3 <X> T_10_23.wire_logic_cluster/lc_7/in_1
 (32 15)  (524 383)  (524 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (525 383)  (525 383)  routing T_10_23.lc_trk_g2_7 <X> T_10_23.input_2_7
 (35 15)  (527 383)  (527 383)  routing T_10_23.lc_trk_g2_7 <X> T_10_23.input_2_7
 (42 15)  (534 383)  (534 383)  LC_7 Logic Functioning bit
 (43 15)  (535 383)  (535 383)  LC_7 Logic Functioning bit


LogicTile_11_23

 (5 6)  (551 374)  (551 374)  routing T_11_23.sp4_v_b_3 <X> T_11_23.sp4_h_l_38


LogicTile_12_23

 (13 4)  (613 372)  (613 372)  routing T_12_23.sp4_h_l_40 <X> T_12_23.sp4_v_b_5
 (12 5)  (612 373)  (612 373)  routing T_12_23.sp4_h_l_40 <X> T_12_23.sp4_v_b_5
 (3 12)  (603 380)  (603 380)  routing T_12_23.sp12_v_b_1 <X> T_12_23.sp12_h_r_1
 (12 12)  (612 380)  (612 380)  routing T_12_23.sp4_v_b_11 <X> T_12_23.sp4_h_r_11
 (3 13)  (603 381)  (603 381)  routing T_12_23.sp12_v_b_1 <X> T_12_23.sp12_h_r_1
 (11 13)  (611 381)  (611 381)  routing T_12_23.sp4_v_b_11 <X> T_12_23.sp4_h_r_11
 (9 14)  (609 382)  (609 382)  routing T_12_23.sp4_v_b_10 <X> T_12_23.sp4_h_l_47


LogicTile_13_23

 (14 0)  (668 368)  (668 368)  routing T_13_23.sp4_v_b_8 <X> T_13_23.lc_trk_g0_0
 (14 1)  (668 369)  (668 369)  routing T_13_23.sp4_v_b_8 <X> T_13_23.lc_trk_g0_0
 (16 1)  (670 369)  (670 369)  routing T_13_23.sp4_v_b_8 <X> T_13_23.lc_trk_g0_0
 (17 1)  (671 369)  (671 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (0 2)  (654 370)  (654 370)  routing T_13_23.glb_netwk_6 <X> T_13_23.wire_logic_cluster/lc_7/clk
 (1 2)  (655 370)  (655 370)  routing T_13_23.glb_netwk_6 <X> T_13_23.wire_logic_cluster/lc_7/clk
 (2 2)  (656 370)  (656 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (671 370)  (671 370)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (672 370)  (672 370)  routing T_13_23.wire_logic_cluster/lc_5/out <X> T_13_23.lc_trk_g0_5
 (21 2)  (675 370)  (675 370)  routing T_13_23.sp4_h_l_10 <X> T_13_23.lc_trk_g0_7
 (22 2)  (676 370)  (676 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (677 370)  (677 370)  routing T_13_23.sp4_h_l_10 <X> T_13_23.lc_trk_g0_7
 (24 2)  (678 370)  (678 370)  routing T_13_23.sp4_h_l_10 <X> T_13_23.lc_trk_g0_7
 (21 3)  (675 371)  (675 371)  routing T_13_23.sp4_h_l_10 <X> T_13_23.lc_trk_g0_7
 (22 3)  (676 371)  (676 371)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (678 371)  (678 371)  routing T_13_23.bot_op_6 <X> T_13_23.lc_trk_g0_6
 (14 4)  (668 372)  (668 372)  routing T_13_23.sp4_v_b_8 <X> T_13_23.lc_trk_g1_0
 (15 4)  (669 372)  (669 372)  routing T_13_23.bot_op_1 <X> T_13_23.lc_trk_g1_1
 (17 4)  (671 372)  (671 372)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (29 4)  (683 372)  (683 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 372)  (684 372)  routing T_13_23.lc_trk_g0_5 <X> T_13_23.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 372)  (685 372)  routing T_13_23.lc_trk_g0_7 <X> T_13_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 372)  (686 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (690 372)  (690 372)  LC_2 Logic Functioning bit
 (38 4)  (692 372)  (692 372)  LC_2 Logic Functioning bit
 (41 4)  (695 372)  (695 372)  LC_2 Logic Functioning bit
 (43 4)  (697 372)  (697 372)  LC_2 Logic Functioning bit
 (14 5)  (668 373)  (668 373)  routing T_13_23.sp4_v_b_8 <X> T_13_23.lc_trk_g1_0
 (16 5)  (670 373)  (670 373)  routing T_13_23.sp4_v_b_8 <X> T_13_23.lc_trk_g1_0
 (17 5)  (671 373)  (671 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (27 5)  (681 373)  (681 373)  routing T_13_23.lc_trk_g1_1 <X> T_13_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 373)  (683 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 373)  (685 373)  routing T_13_23.lc_trk_g0_7 <X> T_13_23.wire_logic_cluster/lc_2/in_3
 (37 5)  (691 373)  (691 373)  LC_2 Logic Functioning bit
 (39 5)  (693 373)  (693 373)  LC_2 Logic Functioning bit
 (41 5)  (695 373)  (695 373)  LC_2 Logic Functioning bit
 (43 5)  (697 373)  (697 373)  LC_2 Logic Functioning bit
 (48 5)  (702 373)  (702 373)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (668 374)  (668 374)  routing T_13_23.wire_logic_cluster/lc_4/out <X> T_13_23.lc_trk_g1_4
 (16 6)  (670 374)  (670 374)  routing T_13_23.sp4_v_b_5 <X> T_13_23.lc_trk_g1_5
 (17 6)  (671 374)  (671 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (672 374)  (672 374)  routing T_13_23.sp4_v_b_5 <X> T_13_23.lc_trk_g1_5
 (22 6)  (676 374)  (676 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (17 7)  (671 375)  (671 375)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (5 8)  (659 376)  (659 376)  routing T_13_23.sp4_v_b_0 <X> T_13_23.sp4_h_r_6
 (26 8)  (680 376)  (680 376)  routing T_13_23.lc_trk_g0_6 <X> T_13_23.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 376)  (681 376)  routing T_13_23.lc_trk_g1_0 <X> T_13_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 376)  (683 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 376)  (685 376)  routing T_13_23.lc_trk_g1_4 <X> T_13_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 376)  (686 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 376)  (688 376)  routing T_13_23.lc_trk_g1_4 <X> T_13_23.wire_logic_cluster/lc_4/in_3
 (37 8)  (691 376)  (691 376)  LC_4 Logic Functioning bit
 (39 8)  (693 376)  (693 376)  LC_4 Logic Functioning bit
 (45 8)  (699 376)  (699 376)  LC_4 Logic Functioning bit
 (4 9)  (658 377)  (658 377)  routing T_13_23.sp4_v_b_0 <X> T_13_23.sp4_h_r_6
 (6 9)  (660 377)  (660 377)  routing T_13_23.sp4_v_b_0 <X> T_13_23.sp4_h_r_6
 (26 9)  (680 377)  (680 377)  routing T_13_23.lc_trk_g0_6 <X> T_13_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 377)  (683 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (686 377)  (686 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (687 377)  (687 377)  routing T_13_23.lc_trk_g3_3 <X> T_13_23.input_2_4
 (34 9)  (688 377)  (688 377)  routing T_13_23.lc_trk_g3_3 <X> T_13_23.input_2_4
 (35 9)  (689 377)  (689 377)  routing T_13_23.lc_trk_g3_3 <X> T_13_23.input_2_4
 (36 9)  (690 377)  (690 377)  LC_4 Logic Functioning bit
 (37 9)  (691 377)  (691 377)  LC_4 Logic Functioning bit
 (38 9)  (692 377)  (692 377)  LC_4 Logic Functioning bit
 (42 9)  (696 377)  (696 377)  LC_4 Logic Functioning bit
 (52 9)  (706 377)  (706 377)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (17 10)  (671 378)  (671 378)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (672 378)  (672 378)  routing T_13_23.bnl_op_5 <X> T_13_23.lc_trk_g2_5
 (26 10)  (680 378)  (680 378)  routing T_13_23.lc_trk_g0_5 <X> T_13_23.wire_logic_cluster/lc_5/in_0
 (29 10)  (683 378)  (683 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 378)  (685 378)  routing T_13_23.lc_trk_g0_6 <X> T_13_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 378)  (686 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (37 10)  (691 378)  (691 378)  LC_5 Logic Functioning bit
 (41 10)  (695 378)  (695 378)  LC_5 Logic Functioning bit
 (43 10)  (697 378)  (697 378)  LC_5 Logic Functioning bit
 (45 10)  (699 378)  (699 378)  LC_5 Logic Functioning bit
 (18 11)  (672 379)  (672 379)  routing T_13_23.bnl_op_5 <X> T_13_23.lc_trk_g2_5
 (29 11)  (683 379)  (683 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 379)  (685 379)  routing T_13_23.lc_trk_g0_6 <X> T_13_23.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 379)  (686 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (687 379)  (687 379)  routing T_13_23.lc_trk_g3_0 <X> T_13_23.input_2_5
 (34 11)  (688 379)  (688 379)  routing T_13_23.lc_trk_g3_0 <X> T_13_23.input_2_5
 (37 11)  (691 379)  (691 379)  LC_5 Logic Functioning bit
 (40 11)  (694 379)  (694 379)  LC_5 Logic Functioning bit
 (42 11)  (696 379)  (696 379)  LC_5 Logic Functioning bit
 (22 12)  (676 380)  (676 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (680 380)  (680 380)  routing T_13_23.lc_trk_g1_7 <X> T_13_23.wire_logic_cluster/lc_6/in_0
 (28 12)  (682 380)  (682 380)  routing T_13_23.lc_trk_g2_5 <X> T_13_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 380)  (683 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 380)  (684 380)  routing T_13_23.lc_trk_g2_5 <X> T_13_23.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 380)  (685 380)  routing T_13_23.lc_trk_g3_4 <X> T_13_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 380)  (686 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 380)  (687 380)  routing T_13_23.lc_trk_g3_4 <X> T_13_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 380)  (688 380)  routing T_13_23.lc_trk_g3_4 <X> T_13_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 380)  (690 380)  LC_6 Logic Functioning bit
 (37 12)  (691 380)  (691 380)  LC_6 Logic Functioning bit
 (38 12)  (692 380)  (692 380)  LC_6 Logic Functioning bit
 (39 12)  (693 380)  (693 380)  LC_6 Logic Functioning bit
 (40 12)  (694 380)  (694 380)  LC_6 Logic Functioning bit
 (41 12)  (695 380)  (695 380)  LC_6 Logic Functioning bit
 (5 13)  (659 381)  (659 381)  routing T_13_23.sp4_h_r_9 <X> T_13_23.sp4_v_b_9
 (14 13)  (668 381)  (668 381)  routing T_13_23.sp4_r_v_b_40 <X> T_13_23.lc_trk_g3_0
 (17 13)  (671 381)  (671 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (675 381)  (675 381)  routing T_13_23.sp4_r_v_b_43 <X> T_13_23.lc_trk_g3_3
 (26 13)  (680 381)  (680 381)  routing T_13_23.lc_trk_g1_7 <X> T_13_23.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 381)  (681 381)  routing T_13_23.lc_trk_g1_7 <X> T_13_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 381)  (683 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (686 381)  (686 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (37 13)  (691 381)  (691 381)  LC_6 Logic Functioning bit
 (39 13)  (693 381)  (693 381)  LC_6 Logic Functioning bit
 (40 13)  (694 381)  (694 381)  LC_6 Logic Functioning bit
 (21 14)  (675 382)  (675 382)  routing T_13_23.wire_logic_cluster/lc_7/out <X> T_13_23.lc_trk_g3_7
 (22 14)  (676 382)  (676 382)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (680 382)  (680 382)  routing T_13_23.lc_trk_g3_4 <X> T_13_23.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 382)  (681 382)  routing T_13_23.lc_trk_g3_7 <X> T_13_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 382)  (682 382)  routing T_13_23.lc_trk_g3_7 <X> T_13_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 382)  (683 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 382)  (684 382)  routing T_13_23.lc_trk_g3_7 <X> T_13_23.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 382)  (685 382)  routing T_13_23.lc_trk_g1_5 <X> T_13_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 382)  (686 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 382)  (688 382)  routing T_13_23.lc_trk_g1_5 <X> T_13_23.wire_logic_cluster/lc_7/in_3
 (38 14)  (692 382)  (692 382)  LC_7 Logic Functioning bit
 (41 14)  (695 382)  (695 382)  LC_7 Logic Functioning bit
 (43 14)  (697 382)  (697 382)  LC_7 Logic Functioning bit
 (45 14)  (699 382)  (699 382)  LC_7 Logic Functioning bit
 (50 14)  (704 382)  (704 382)  Cascade bit: LH_LC07_inmux02_5

 (17 15)  (671 383)  (671 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (27 15)  (681 383)  (681 383)  routing T_13_23.lc_trk_g3_4 <X> T_13_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 383)  (682 383)  routing T_13_23.lc_trk_g3_4 <X> T_13_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 383)  (683 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 383)  (684 383)  routing T_13_23.lc_trk_g3_7 <X> T_13_23.wire_logic_cluster/lc_7/in_1
 (38 15)  (692 383)  (692 383)  LC_7 Logic Functioning bit
 (41 15)  (695 383)  (695 383)  LC_7 Logic Functioning bit
 (42 15)  (696 383)  (696 383)  LC_7 Logic Functioning bit
 (51 15)  (705 383)  (705 383)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (52 15)  (706 383)  (706 383)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_14_23

 (14 0)  (722 368)  (722 368)  routing T_14_23.wire_logic_cluster/lc_0/out <X> T_14_23.lc_trk_g0_0
 (16 0)  (724 368)  (724 368)  routing T_14_23.sp12_h_r_9 <X> T_14_23.lc_trk_g0_1
 (17 0)  (725 368)  (725 368)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (21 0)  (729 368)  (729 368)  routing T_14_23.bnr_op_3 <X> T_14_23.lc_trk_g0_3
 (22 0)  (730 368)  (730 368)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (26 0)  (734 368)  (734 368)  routing T_14_23.lc_trk_g3_5 <X> T_14_23.wire_logic_cluster/lc_0/in_0
 (29 0)  (737 368)  (737 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 368)  (740 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 368)  (741 368)  routing T_14_23.lc_trk_g2_3 <X> T_14_23.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 368)  (743 368)  routing T_14_23.lc_trk_g0_6 <X> T_14_23.input_2_0
 (37 0)  (745 368)  (745 368)  LC_0 Logic Functioning bit
 (42 0)  (750 368)  (750 368)  LC_0 Logic Functioning bit
 (45 0)  (753 368)  (753 368)  LC_0 Logic Functioning bit
 (17 1)  (725 369)  (725 369)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (729 369)  (729 369)  routing T_14_23.bnr_op_3 <X> T_14_23.lc_trk_g0_3
 (22 1)  (730 369)  (730 369)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (732 369)  (732 369)  routing T_14_23.top_op_2 <X> T_14_23.lc_trk_g0_2
 (25 1)  (733 369)  (733 369)  routing T_14_23.top_op_2 <X> T_14_23.lc_trk_g0_2
 (27 1)  (735 369)  (735 369)  routing T_14_23.lc_trk_g3_5 <X> T_14_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 369)  (736 369)  routing T_14_23.lc_trk_g3_5 <X> T_14_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 369)  (737 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 369)  (739 369)  routing T_14_23.lc_trk_g2_3 <X> T_14_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 369)  (740 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (743 369)  (743 369)  routing T_14_23.lc_trk_g0_6 <X> T_14_23.input_2_0
 (36 1)  (744 369)  (744 369)  LC_0 Logic Functioning bit
 (37 1)  (745 369)  (745 369)  LC_0 Logic Functioning bit
 (39 1)  (747 369)  (747 369)  LC_0 Logic Functioning bit
 (43 1)  (751 369)  (751 369)  LC_0 Logic Functioning bit
 (0 2)  (708 370)  (708 370)  routing T_14_23.glb_netwk_6 <X> T_14_23.wire_logic_cluster/lc_7/clk
 (1 2)  (709 370)  (709 370)  routing T_14_23.glb_netwk_6 <X> T_14_23.wire_logic_cluster/lc_7/clk
 (2 2)  (710 370)  (710 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (723 370)  (723 370)  routing T_14_23.lft_op_5 <X> T_14_23.lc_trk_g0_5
 (17 2)  (725 370)  (725 370)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (726 370)  (726 370)  routing T_14_23.lft_op_5 <X> T_14_23.lc_trk_g0_5
 (25 2)  (733 370)  (733 370)  routing T_14_23.sp4_v_b_6 <X> T_14_23.lc_trk_g0_6
 (27 2)  (735 370)  (735 370)  routing T_14_23.lc_trk_g3_5 <X> T_14_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 370)  (736 370)  routing T_14_23.lc_trk_g3_5 <X> T_14_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 370)  (737 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 370)  (738 370)  routing T_14_23.lc_trk_g3_5 <X> T_14_23.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 370)  (739 370)  routing T_14_23.lc_trk_g1_5 <X> T_14_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 370)  (740 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 370)  (742 370)  routing T_14_23.lc_trk_g1_5 <X> T_14_23.wire_logic_cluster/lc_1/in_3
 (37 2)  (745 370)  (745 370)  LC_1 Logic Functioning bit
 (39 2)  (747 370)  (747 370)  LC_1 Logic Functioning bit
 (45 2)  (753 370)  (753 370)  LC_1 Logic Functioning bit
 (22 3)  (730 371)  (730 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (731 371)  (731 371)  routing T_14_23.sp4_v_b_6 <X> T_14_23.lc_trk_g0_6
 (29 3)  (737 371)  (737 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (740 371)  (740 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (741 371)  (741 371)  routing T_14_23.lc_trk_g3_2 <X> T_14_23.input_2_1
 (34 3)  (742 371)  (742 371)  routing T_14_23.lc_trk_g3_2 <X> T_14_23.input_2_1
 (35 3)  (743 371)  (743 371)  routing T_14_23.lc_trk_g3_2 <X> T_14_23.input_2_1
 (36 3)  (744 371)  (744 371)  LC_1 Logic Functioning bit
 (37 3)  (745 371)  (745 371)  LC_1 Logic Functioning bit
 (39 3)  (747 371)  (747 371)  LC_1 Logic Functioning bit
 (43 3)  (751 371)  (751 371)  LC_1 Logic Functioning bit
 (0 4)  (708 372)  (708 372)  routing T_14_23.lc_trk_g2_2 <X> T_14_23.wire_logic_cluster/lc_7/cen
 (1 4)  (709 372)  (709 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (6 4)  (714 372)  (714 372)  routing T_14_23.sp4_h_r_10 <X> T_14_23.sp4_v_b_3
 (12 4)  (720 372)  (720 372)  routing T_14_23.sp4_v_b_11 <X> T_14_23.sp4_h_r_5
 (21 4)  (729 372)  (729 372)  routing T_14_23.sp4_h_r_19 <X> T_14_23.lc_trk_g1_3
 (22 4)  (730 372)  (730 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (731 372)  (731 372)  routing T_14_23.sp4_h_r_19 <X> T_14_23.lc_trk_g1_3
 (24 4)  (732 372)  (732 372)  routing T_14_23.sp4_h_r_19 <X> T_14_23.lc_trk_g1_3
 (25 4)  (733 372)  (733 372)  routing T_14_23.sp12_h_r_2 <X> T_14_23.lc_trk_g1_2
 (26 4)  (734 372)  (734 372)  routing T_14_23.lc_trk_g3_5 <X> T_14_23.wire_logic_cluster/lc_2/in_0
 (29 4)  (737 372)  (737 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 372)  (739 372)  routing T_14_23.lc_trk_g0_5 <X> T_14_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 372)  (740 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (35 4)  (743 372)  (743 372)  routing T_14_23.lc_trk_g1_7 <X> T_14_23.input_2_2
 (37 4)  (745 372)  (745 372)  LC_2 Logic Functioning bit
 (39 4)  (747 372)  (747 372)  LC_2 Logic Functioning bit
 (45 4)  (753 372)  (753 372)  LC_2 Logic Functioning bit
 (1 5)  (709 373)  (709 373)  routing T_14_23.lc_trk_g2_2 <X> T_14_23.wire_logic_cluster/lc_7/cen
 (11 5)  (719 373)  (719 373)  routing T_14_23.sp4_v_b_11 <X> T_14_23.sp4_h_r_5
 (13 5)  (721 373)  (721 373)  routing T_14_23.sp4_v_b_11 <X> T_14_23.sp4_h_r_5
 (21 5)  (729 373)  (729 373)  routing T_14_23.sp4_h_r_19 <X> T_14_23.lc_trk_g1_3
 (22 5)  (730 373)  (730 373)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (732 373)  (732 373)  routing T_14_23.sp12_h_r_2 <X> T_14_23.lc_trk_g1_2
 (25 5)  (733 373)  (733 373)  routing T_14_23.sp12_h_r_2 <X> T_14_23.lc_trk_g1_2
 (27 5)  (735 373)  (735 373)  routing T_14_23.lc_trk_g3_5 <X> T_14_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 373)  (736 373)  routing T_14_23.lc_trk_g3_5 <X> T_14_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 373)  (737 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (740 373)  (740 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (742 373)  (742 373)  routing T_14_23.lc_trk_g1_7 <X> T_14_23.input_2_2
 (35 5)  (743 373)  (743 373)  routing T_14_23.lc_trk_g1_7 <X> T_14_23.input_2_2
 (36 5)  (744 373)  (744 373)  LC_2 Logic Functioning bit
 (37 5)  (745 373)  (745 373)  LC_2 Logic Functioning bit
 (38 5)  (746 373)  (746 373)  LC_2 Logic Functioning bit
 (42 5)  (750 373)  (750 373)  LC_2 Logic Functioning bit
 (17 6)  (725 374)  (725 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (21 6)  (729 374)  (729 374)  routing T_14_23.wire_logic_cluster/lc_7/out <X> T_14_23.lc_trk_g1_7
 (22 6)  (730 374)  (730 374)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (735 374)  (735 374)  routing T_14_23.lc_trk_g3_5 <X> T_14_23.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 374)  (736 374)  routing T_14_23.lc_trk_g3_5 <X> T_14_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 374)  (737 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 374)  (738 374)  routing T_14_23.lc_trk_g3_5 <X> T_14_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 374)  (740 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 374)  (741 374)  routing T_14_23.lc_trk_g3_3 <X> T_14_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 374)  (742 374)  routing T_14_23.lc_trk_g3_3 <X> T_14_23.wire_logic_cluster/lc_3/in_3
 (37 6)  (745 374)  (745 374)  LC_3 Logic Functioning bit
 (39 6)  (747 374)  (747 374)  LC_3 Logic Functioning bit
 (45 6)  (753 374)  (753 374)  LC_3 Logic Functioning bit
 (18 7)  (726 375)  (726 375)  routing T_14_23.sp4_r_v_b_29 <X> T_14_23.lc_trk_g1_5
 (29 7)  (737 375)  (737 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 375)  (739 375)  routing T_14_23.lc_trk_g3_3 <X> T_14_23.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 375)  (740 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (742 375)  (742 375)  routing T_14_23.lc_trk_g1_2 <X> T_14_23.input_2_3
 (35 7)  (743 375)  (743 375)  routing T_14_23.lc_trk_g1_2 <X> T_14_23.input_2_3
 (36 7)  (744 375)  (744 375)  LC_3 Logic Functioning bit
 (37 7)  (745 375)  (745 375)  LC_3 Logic Functioning bit
 (39 7)  (747 375)  (747 375)  LC_3 Logic Functioning bit
 (43 7)  (751 375)  (751 375)  LC_3 Logic Functioning bit
 (17 8)  (725 376)  (725 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (21 8)  (729 376)  (729 376)  routing T_14_23.wire_logic_cluster/lc_3/out <X> T_14_23.lc_trk_g2_3
 (22 8)  (730 376)  (730 376)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (25 8)  (733 376)  (733 376)  routing T_14_23.sp4_v_b_26 <X> T_14_23.lc_trk_g2_2
 (26 8)  (734 376)  (734 376)  routing T_14_23.lc_trk_g3_5 <X> T_14_23.wire_logic_cluster/lc_4/in_0
 (29 8)  (737 376)  (737 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 376)  (740 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (37 8)  (745 376)  (745 376)  LC_4 Logic Functioning bit
 (39 8)  (747 376)  (747 376)  LC_4 Logic Functioning bit
 (45 8)  (753 376)  (753 376)  LC_4 Logic Functioning bit
 (22 9)  (730 377)  (730 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (731 377)  (731 377)  routing T_14_23.sp4_v_b_26 <X> T_14_23.lc_trk_g2_2
 (27 9)  (735 377)  (735 377)  routing T_14_23.lc_trk_g3_5 <X> T_14_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 377)  (736 377)  routing T_14_23.lc_trk_g3_5 <X> T_14_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 377)  (737 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 377)  (739 377)  routing T_14_23.lc_trk_g0_3 <X> T_14_23.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 377)  (740 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (743 377)  (743 377)  routing T_14_23.lc_trk_g0_2 <X> T_14_23.input_2_4
 (36 9)  (744 377)  (744 377)  LC_4 Logic Functioning bit
 (37 9)  (745 377)  (745 377)  LC_4 Logic Functioning bit
 (38 9)  (746 377)  (746 377)  LC_4 Logic Functioning bit
 (42 9)  (750 377)  (750 377)  LC_4 Logic Functioning bit
 (17 10)  (725 378)  (725 378)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (726 378)  (726 378)  routing T_14_23.bnl_op_5 <X> T_14_23.lc_trk_g2_5
 (21 10)  (729 378)  (729 378)  routing T_14_23.sp4_v_t_26 <X> T_14_23.lc_trk_g2_7
 (22 10)  (730 378)  (730 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (731 378)  (731 378)  routing T_14_23.sp4_v_t_26 <X> T_14_23.lc_trk_g2_7
 (27 10)  (735 378)  (735 378)  routing T_14_23.lc_trk_g3_1 <X> T_14_23.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 378)  (736 378)  routing T_14_23.lc_trk_g3_1 <X> T_14_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 378)  (737 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 378)  (739 378)  routing T_14_23.lc_trk_g3_5 <X> T_14_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 378)  (740 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 378)  (741 378)  routing T_14_23.lc_trk_g3_5 <X> T_14_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 378)  (742 378)  routing T_14_23.lc_trk_g3_5 <X> T_14_23.wire_logic_cluster/lc_5/in_3
 (38 10)  (746 378)  (746 378)  LC_5 Logic Functioning bit
 (41 10)  (749 378)  (749 378)  LC_5 Logic Functioning bit
 (43 10)  (751 378)  (751 378)  LC_5 Logic Functioning bit
 (45 10)  (753 378)  (753 378)  LC_5 Logic Functioning bit
 (47 10)  (755 378)  (755 378)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (18 11)  (726 379)  (726 379)  routing T_14_23.bnl_op_5 <X> T_14_23.lc_trk_g2_5
 (21 11)  (729 379)  (729 379)  routing T_14_23.sp4_v_t_26 <X> T_14_23.lc_trk_g2_7
 (28 11)  (736 379)  (736 379)  routing T_14_23.lc_trk_g2_1 <X> T_14_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 379)  (737 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (740 379)  (740 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (38 11)  (746 379)  (746 379)  LC_5 Logic Functioning bit
 (40 11)  (748 379)  (748 379)  LC_5 Logic Functioning bit
 (42 11)  (750 379)  (750 379)  LC_5 Logic Functioning bit
 (17 12)  (725 380)  (725 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 380)  (726 380)  routing T_14_23.wire_logic_cluster/lc_1/out <X> T_14_23.lc_trk_g3_1
 (21 12)  (729 380)  (729 380)  routing T_14_23.sp4_h_r_35 <X> T_14_23.lc_trk_g3_3
 (22 12)  (730 380)  (730 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (731 380)  (731 380)  routing T_14_23.sp4_h_r_35 <X> T_14_23.lc_trk_g3_3
 (24 12)  (732 380)  (732 380)  routing T_14_23.sp4_h_r_35 <X> T_14_23.lc_trk_g3_3
 (25 12)  (733 380)  (733 380)  routing T_14_23.wire_logic_cluster/lc_2/out <X> T_14_23.lc_trk_g3_2
 (26 12)  (734 380)  (734 380)  routing T_14_23.lc_trk_g3_5 <X> T_14_23.wire_logic_cluster/lc_6/in_0
 (29 12)  (737 380)  (737 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 380)  (739 380)  routing T_14_23.lc_trk_g2_5 <X> T_14_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 380)  (740 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 380)  (741 380)  routing T_14_23.lc_trk_g2_5 <X> T_14_23.wire_logic_cluster/lc_6/in_3
 (37 12)  (745 380)  (745 380)  LC_6 Logic Functioning bit
 (39 12)  (747 380)  (747 380)  LC_6 Logic Functioning bit
 (45 12)  (753 380)  (753 380)  LC_6 Logic Functioning bit
 (22 13)  (730 381)  (730 381)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (735 381)  (735 381)  routing T_14_23.lc_trk_g3_5 <X> T_14_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 381)  (736 381)  routing T_14_23.lc_trk_g3_5 <X> T_14_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 381)  (737 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (740 381)  (740 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (744 381)  (744 381)  LC_6 Logic Functioning bit
 (37 13)  (745 381)  (745 381)  LC_6 Logic Functioning bit
 (38 13)  (746 381)  (746 381)  LC_6 Logic Functioning bit
 (42 13)  (750 381)  (750 381)  LC_6 Logic Functioning bit
 (46 13)  (754 381)  (754 381)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (53 13)  (761 381)  (761 381)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (16 14)  (724 382)  (724 382)  routing T_14_23.sp4_v_t_16 <X> T_14_23.lc_trk_g3_5
 (17 14)  (725 382)  (725 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (726 382)  (726 382)  routing T_14_23.sp4_v_t_16 <X> T_14_23.lc_trk_g3_5
 (27 14)  (735 382)  (735 382)  routing T_14_23.lc_trk_g3_5 <X> T_14_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 382)  (736 382)  routing T_14_23.lc_trk_g3_5 <X> T_14_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 382)  (737 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 382)  (738 382)  routing T_14_23.lc_trk_g3_5 <X> T_14_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 382)  (740 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 382)  (742 382)  routing T_14_23.lc_trk_g1_3 <X> T_14_23.wire_logic_cluster/lc_7/in_3
 (35 14)  (743 382)  (743 382)  routing T_14_23.lc_trk_g2_7 <X> T_14_23.input_2_7
 (37 14)  (745 382)  (745 382)  LC_7 Logic Functioning bit
 (39 14)  (747 382)  (747 382)  LC_7 Logic Functioning bit
 (45 14)  (753 382)  (753 382)  LC_7 Logic Functioning bit
 (29 15)  (737 383)  (737 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 383)  (739 383)  routing T_14_23.lc_trk_g1_3 <X> T_14_23.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 383)  (740 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (741 383)  (741 383)  routing T_14_23.lc_trk_g2_7 <X> T_14_23.input_2_7
 (35 15)  (743 383)  (743 383)  routing T_14_23.lc_trk_g2_7 <X> T_14_23.input_2_7
 (36 15)  (744 383)  (744 383)  LC_7 Logic Functioning bit
 (37 15)  (745 383)  (745 383)  LC_7 Logic Functioning bit
 (39 15)  (747 383)  (747 383)  LC_7 Logic Functioning bit
 (43 15)  (751 383)  (751 383)  LC_7 Logic Functioning bit


LogicTile_15_23

 (3 0)  (765 368)  (765 368)  routing T_15_23.sp12_h_r_0 <X> T_15_23.sp12_v_b_0
 (27 0)  (789 368)  (789 368)  routing T_15_23.lc_trk_g1_0 <X> T_15_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 368)  (791 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 368)  (794 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 368)  (795 368)  routing T_15_23.lc_trk_g3_2 <X> T_15_23.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 368)  (796 368)  routing T_15_23.lc_trk_g3_2 <X> T_15_23.wire_logic_cluster/lc_0/in_3
 (37 0)  (799 368)  (799 368)  LC_0 Logic Functioning bit
 (39 0)  (801 368)  (801 368)  LC_0 Logic Functioning bit
 (40 0)  (802 368)  (802 368)  LC_0 Logic Functioning bit
 (42 0)  (804 368)  (804 368)  LC_0 Logic Functioning bit
 (45 0)  (807 368)  (807 368)  LC_0 Logic Functioning bit
 (3 1)  (765 369)  (765 369)  routing T_15_23.sp12_h_r_0 <X> T_15_23.sp12_v_b_0
 (27 1)  (789 369)  (789 369)  routing T_15_23.lc_trk_g3_1 <X> T_15_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 369)  (790 369)  routing T_15_23.lc_trk_g3_1 <X> T_15_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 369)  (791 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 369)  (793 369)  routing T_15_23.lc_trk_g3_2 <X> T_15_23.wire_logic_cluster/lc_0/in_3
 (37 1)  (799 369)  (799 369)  LC_0 Logic Functioning bit
 (39 1)  (801 369)  (801 369)  LC_0 Logic Functioning bit
 (45 1)  (807 369)  (807 369)  LC_0 Logic Functioning bit
 (0 2)  (762 370)  (762 370)  routing T_15_23.lc_trk_g2_0 <X> T_15_23.wire_logic_cluster/lc_7/clk
 (2 2)  (764 370)  (764 370)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (32 2)  (794 370)  (794 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 370)  (795 370)  routing T_15_23.lc_trk_g3_1 <X> T_15_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 370)  (796 370)  routing T_15_23.lc_trk_g3_1 <X> T_15_23.wire_logic_cluster/lc_1/in_3
 (37 2)  (799 370)  (799 370)  LC_1 Logic Functioning bit
 (38 2)  (800 370)  (800 370)  LC_1 Logic Functioning bit
 (43 2)  (805 370)  (805 370)  LC_1 Logic Functioning bit
 (45 2)  (807 370)  (807 370)  LC_1 Logic Functioning bit
 (2 3)  (764 371)  (764 371)  routing T_15_23.lc_trk_g2_0 <X> T_15_23.wire_logic_cluster/lc_7/clk
 (8 3)  (770 371)  (770 371)  routing T_15_23.sp4_h_r_1 <X> T_15_23.sp4_v_t_36
 (9 3)  (771 371)  (771 371)  routing T_15_23.sp4_h_r_1 <X> T_15_23.sp4_v_t_36
 (14 3)  (776 371)  (776 371)  routing T_15_23.sp4_h_r_4 <X> T_15_23.lc_trk_g0_4
 (15 3)  (777 371)  (777 371)  routing T_15_23.sp4_h_r_4 <X> T_15_23.lc_trk_g0_4
 (16 3)  (778 371)  (778 371)  routing T_15_23.sp4_h_r_4 <X> T_15_23.lc_trk_g0_4
 (17 3)  (779 371)  (779 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (26 3)  (788 371)  (788 371)  routing T_15_23.lc_trk_g3_2 <X> T_15_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 371)  (789 371)  routing T_15_23.lc_trk_g3_2 <X> T_15_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 371)  (790 371)  routing T_15_23.lc_trk_g3_2 <X> T_15_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 371)  (791 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (794 371)  (794 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (796 371)  (796 371)  routing T_15_23.lc_trk_g1_0 <X> T_15_23.input_2_1
 (36 3)  (798 371)  (798 371)  LC_1 Logic Functioning bit
 (39 3)  (801 371)  (801 371)  LC_1 Logic Functioning bit
 (42 3)  (804 371)  (804 371)  LC_1 Logic Functioning bit
 (45 3)  (807 371)  (807 371)  LC_1 Logic Functioning bit
 (0 4)  (762 372)  (762 372)  routing T_15_23.lc_trk_g3_3 <X> T_15_23.wire_logic_cluster/lc_7/cen
 (1 4)  (763 372)  (763 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (776 372)  (776 372)  routing T_15_23.wire_logic_cluster/lc_0/out <X> T_15_23.lc_trk_g1_0
 (27 4)  (789 372)  (789 372)  routing T_15_23.lc_trk_g1_0 <X> T_15_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 372)  (791 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 372)  (794 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 372)  (795 372)  routing T_15_23.lc_trk_g3_2 <X> T_15_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 372)  (796 372)  routing T_15_23.lc_trk_g3_2 <X> T_15_23.wire_logic_cluster/lc_2/in_3
 (37 4)  (799 372)  (799 372)  LC_2 Logic Functioning bit
 (39 4)  (801 372)  (801 372)  LC_2 Logic Functioning bit
 (41 4)  (803 372)  (803 372)  LC_2 Logic Functioning bit
 (43 4)  (805 372)  (805 372)  LC_2 Logic Functioning bit
 (45 4)  (807 372)  (807 372)  LC_2 Logic Functioning bit
 (0 5)  (762 373)  (762 373)  routing T_15_23.lc_trk_g3_3 <X> T_15_23.wire_logic_cluster/lc_7/cen
 (1 5)  (763 373)  (763 373)  routing T_15_23.lc_trk_g3_3 <X> T_15_23.wire_logic_cluster/lc_7/cen
 (12 5)  (774 373)  (774 373)  routing T_15_23.sp4_h_r_5 <X> T_15_23.sp4_v_b_5
 (17 5)  (779 373)  (779 373)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (31 5)  (793 373)  (793 373)  routing T_15_23.lc_trk_g3_2 <X> T_15_23.wire_logic_cluster/lc_2/in_3
 (37 5)  (799 373)  (799 373)  LC_2 Logic Functioning bit
 (39 5)  (801 373)  (801 373)  LC_2 Logic Functioning bit
 (41 5)  (803 373)  (803 373)  LC_2 Logic Functioning bit
 (43 5)  (805 373)  (805 373)  LC_2 Logic Functioning bit
 (45 5)  (807 373)  (807 373)  LC_2 Logic Functioning bit
 (14 8)  (776 376)  (776 376)  routing T_15_23.sp4_v_t_21 <X> T_15_23.lc_trk_g2_0
 (14 9)  (776 377)  (776 377)  routing T_15_23.sp4_v_t_21 <X> T_15_23.lc_trk_g2_0
 (16 9)  (778 377)  (778 377)  routing T_15_23.sp4_v_t_21 <X> T_15_23.lc_trk_g2_0
 (17 9)  (779 377)  (779 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (17 12)  (779 380)  (779 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 380)  (780 380)  routing T_15_23.wire_logic_cluster/lc_1/out <X> T_15_23.lc_trk_g3_1
 (21 12)  (783 380)  (783 380)  routing T_15_23.sp4_h_r_43 <X> T_15_23.lc_trk_g3_3
 (22 12)  (784 380)  (784 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (785 380)  (785 380)  routing T_15_23.sp4_h_r_43 <X> T_15_23.lc_trk_g3_3
 (24 12)  (786 380)  (786 380)  routing T_15_23.sp4_h_r_43 <X> T_15_23.lc_trk_g3_3
 (25 12)  (787 380)  (787 380)  routing T_15_23.wire_logic_cluster/lc_2/out <X> T_15_23.lc_trk_g3_2
 (21 13)  (783 381)  (783 381)  routing T_15_23.sp4_h_r_43 <X> T_15_23.lc_trk_g3_3
 (22 13)  (784 381)  (784 381)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (1 14)  (763 382)  (763 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (763 383)  (763 383)  routing T_15_23.lc_trk_g0_4 <X> T_15_23.wire_logic_cluster/lc_7/s_r


LogicTile_16_23

 (0 0)  (816 368)  (816 368)  Negative Clock bit

 (27 0)  (843 368)  (843 368)  routing T_16_23.lc_trk_g3_0 <X> T_16_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 368)  (844 368)  routing T_16_23.lc_trk_g3_0 <X> T_16_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 368)  (845 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 368)  (848 368)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (852 368)  (852 368)  LC_0 Logic Functioning bit
 (39 0)  (855 368)  (855 368)  LC_0 Logic Functioning bit
 (41 0)  (857 368)  (857 368)  LC_0 Logic Functioning bit
 (42 0)  (858 368)  (858 368)  LC_0 Logic Functioning bit
 (44 0)  (860 368)  (860 368)  LC_0 Logic Functioning bit
 (45 0)  (861 368)  (861 368)  LC_0 Logic Functioning bit
 (36 1)  (852 369)  (852 369)  LC_0 Logic Functioning bit
 (39 1)  (855 369)  (855 369)  LC_0 Logic Functioning bit
 (41 1)  (857 369)  (857 369)  LC_0 Logic Functioning bit
 (42 1)  (858 369)  (858 369)  LC_0 Logic Functioning bit
 (49 1)  (865 369)  (865 369)  Carry_In_Mux bit 

 (51 1)  (867 369)  (867 369)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (816 370)  (816 370)  routing T_16_23.glb_netwk_6 <X> T_16_23.wire_logic_cluster/lc_7/clk
 (1 2)  (817 370)  (817 370)  routing T_16_23.glb_netwk_6 <X> T_16_23.wire_logic_cluster/lc_7/clk
 (2 2)  (818 370)  (818 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (843 370)  (843 370)  routing T_16_23.lc_trk_g3_1 <X> T_16_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 370)  (844 370)  routing T_16_23.lc_trk_g3_1 <X> T_16_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 370)  (845 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 370)  (848 370)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (852 370)  (852 370)  LC_1 Logic Functioning bit
 (39 2)  (855 370)  (855 370)  LC_1 Logic Functioning bit
 (41 2)  (857 370)  (857 370)  LC_1 Logic Functioning bit
 (42 2)  (858 370)  (858 370)  LC_1 Logic Functioning bit
 (44 2)  (860 370)  (860 370)  LC_1 Logic Functioning bit
 (45 2)  (861 370)  (861 370)  LC_1 Logic Functioning bit
 (36 3)  (852 371)  (852 371)  LC_1 Logic Functioning bit
 (39 3)  (855 371)  (855 371)  LC_1 Logic Functioning bit
 (41 3)  (857 371)  (857 371)  LC_1 Logic Functioning bit
 (42 3)  (858 371)  (858 371)  LC_1 Logic Functioning bit
 (51 3)  (867 371)  (867 371)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (816 372)  (816 372)  routing T_16_23.lc_trk_g3_3 <X> T_16_23.wire_logic_cluster/lc_7/cen
 (1 4)  (817 372)  (817 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (837 372)  (837 372)  routing T_16_23.wire_logic_cluster/lc_3/out <X> T_16_23.lc_trk_g1_3
 (22 4)  (838 372)  (838 372)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (841 372)  (841 372)  routing T_16_23.wire_logic_cluster/lc_2/out <X> T_16_23.lc_trk_g1_2
 (27 4)  (843 372)  (843 372)  routing T_16_23.lc_trk_g1_2 <X> T_16_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 372)  (845 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 372)  (848 372)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (852 372)  (852 372)  LC_2 Logic Functioning bit
 (39 4)  (855 372)  (855 372)  LC_2 Logic Functioning bit
 (41 4)  (857 372)  (857 372)  LC_2 Logic Functioning bit
 (42 4)  (858 372)  (858 372)  LC_2 Logic Functioning bit
 (44 4)  (860 372)  (860 372)  LC_2 Logic Functioning bit
 (45 4)  (861 372)  (861 372)  LC_2 Logic Functioning bit
 (0 5)  (816 373)  (816 373)  routing T_16_23.lc_trk_g3_3 <X> T_16_23.wire_logic_cluster/lc_7/cen
 (1 5)  (817 373)  (817 373)  routing T_16_23.lc_trk_g3_3 <X> T_16_23.wire_logic_cluster/lc_7/cen
 (22 5)  (838 373)  (838 373)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (846 373)  (846 373)  routing T_16_23.lc_trk_g1_2 <X> T_16_23.wire_logic_cluster/lc_2/in_1
 (36 5)  (852 373)  (852 373)  LC_2 Logic Functioning bit
 (39 5)  (855 373)  (855 373)  LC_2 Logic Functioning bit
 (41 5)  (857 373)  (857 373)  LC_2 Logic Functioning bit
 (42 5)  (858 373)  (858 373)  LC_2 Logic Functioning bit
 (48 5)  (864 373)  (864 373)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (17 6)  (833 374)  (833 374)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (834 374)  (834 374)  routing T_16_23.wire_logic_cluster/lc_5/out <X> T_16_23.lc_trk_g1_5
 (25 6)  (841 374)  (841 374)  routing T_16_23.wire_logic_cluster/lc_6/out <X> T_16_23.lc_trk_g1_6
 (27 6)  (843 374)  (843 374)  routing T_16_23.lc_trk_g1_3 <X> T_16_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 374)  (845 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 374)  (848 374)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (852 374)  (852 374)  LC_3 Logic Functioning bit
 (39 6)  (855 374)  (855 374)  LC_3 Logic Functioning bit
 (41 6)  (857 374)  (857 374)  LC_3 Logic Functioning bit
 (42 6)  (858 374)  (858 374)  LC_3 Logic Functioning bit
 (44 6)  (860 374)  (860 374)  LC_3 Logic Functioning bit
 (45 6)  (861 374)  (861 374)  LC_3 Logic Functioning bit
 (46 6)  (862 374)  (862 374)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (22 7)  (838 375)  (838 375)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (846 375)  (846 375)  routing T_16_23.lc_trk_g1_3 <X> T_16_23.wire_logic_cluster/lc_3/in_1
 (36 7)  (852 375)  (852 375)  LC_3 Logic Functioning bit
 (39 7)  (855 375)  (855 375)  LC_3 Logic Functioning bit
 (41 7)  (857 375)  (857 375)  LC_3 Logic Functioning bit
 (42 7)  (858 375)  (858 375)  LC_3 Logic Functioning bit
 (12 8)  (828 376)  (828 376)  routing T_16_23.sp4_v_b_2 <X> T_16_23.sp4_h_r_8
 (27 8)  (843 376)  (843 376)  routing T_16_23.lc_trk_g3_4 <X> T_16_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 376)  (844 376)  routing T_16_23.lc_trk_g3_4 <X> T_16_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 376)  (845 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 376)  (846 376)  routing T_16_23.lc_trk_g3_4 <X> T_16_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 376)  (848 376)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (852 376)  (852 376)  LC_4 Logic Functioning bit
 (39 8)  (855 376)  (855 376)  LC_4 Logic Functioning bit
 (41 8)  (857 376)  (857 376)  LC_4 Logic Functioning bit
 (42 8)  (858 376)  (858 376)  LC_4 Logic Functioning bit
 (44 8)  (860 376)  (860 376)  LC_4 Logic Functioning bit
 (45 8)  (861 376)  (861 376)  LC_4 Logic Functioning bit
 (11 9)  (827 377)  (827 377)  routing T_16_23.sp4_v_b_2 <X> T_16_23.sp4_h_r_8
 (13 9)  (829 377)  (829 377)  routing T_16_23.sp4_v_b_2 <X> T_16_23.sp4_h_r_8
 (36 9)  (852 377)  (852 377)  LC_4 Logic Functioning bit
 (39 9)  (855 377)  (855 377)  LC_4 Logic Functioning bit
 (41 9)  (857 377)  (857 377)  LC_4 Logic Functioning bit
 (42 9)  (858 377)  (858 377)  LC_4 Logic Functioning bit
 (52 9)  (868 377)  (868 377)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (5 10)  (821 378)  (821 378)  routing T_16_23.sp4_v_b_6 <X> T_16_23.sp4_h_l_43
 (27 10)  (843 378)  (843 378)  routing T_16_23.lc_trk_g1_5 <X> T_16_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 378)  (845 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 378)  (846 378)  routing T_16_23.lc_trk_g1_5 <X> T_16_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 378)  (848 378)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (852 378)  (852 378)  LC_5 Logic Functioning bit
 (39 10)  (855 378)  (855 378)  LC_5 Logic Functioning bit
 (41 10)  (857 378)  (857 378)  LC_5 Logic Functioning bit
 (42 10)  (858 378)  (858 378)  LC_5 Logic Functioning bit
 (44 10)  (860 378)  (860 378)  LC_5 Logic Functioning bit
 (45 10)  (861 378)  (861 378)  LC_5 Logic Functioning bit
 (36 11)  (852 379)  (852 379)  LC_5 Logic Functioning bit
 (39 11)  (855 379)  (855 379)  LC_5 Logic Functioning bit
 (41 11)  (857 379)  (857 379)  LC_5 Logic Functioning bit
 (42 11)  (858 379)  (858 379)  LC_5 Logic Functioning bit
 (52 11)  (868 379)  (868 379)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (12 12)  (828 380)  (828 380)  routing T_16_23.sp4_v_b_5 <X> T_16_23.sp4_h_r_11
 (14 12)  (830 380)  (830 380)  routing T_16_23.wire_logic_cluster/lc_0/out <X> T_16_23.lc_trk_g3_0
 (17 12)  (833 380)  (833 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 380)  (834 380)  routing T_16_23.wire_logic_cluster/lc_1/out <X> T_16_23.lc_trk_g3_1
 (22 12)  (838 380)  (838 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (27 12)  (843 380)  (843 380)  routing T_16_23.lc_trk_g1_6 <X> T_16_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 380)  (845 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 380)  (846 380)  routing T_16_23.lc_trk_g1_6 <X> T_16_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 380)  (848 380)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (852 380)  (852 380)  LC_6 Logic Functioning bit
 (39 12)  (855 380)  (855 380)  LC_6 Logic Functioning bit
 (41 12)  (857 380)  (857 380)  LC_6 Logic Functioning bit
 (42 12)  (858 380)  (858 380)  LC_6 Logic Functioning bit
 (44 12)  (860 380)  (860 380)  LC_6 Logic Functioning bit
 (45 12)  (861 380)  (861 380)  LC_6 Logic Functioning bit
 (11 13)  (827 381)  (827 381)  routing T_16_23.sp4_v_b_5 <X> T_16_23.sp4_h_r_11
 (13 13)  (829 381)  (829 381)  routing T_16_23.sp4_v_b_5 <X> T_16_23.sp4_h_r_11
 (17 13)  (833 381)  (833 381)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (837 381)  (837 381)  routing T_16_23.sp4_r_v_b_43 <X> T_16_23.lc_trk_g3_3
 (30 13)  (846 381)  (846 381)  routing T_16_23.lc_trk_g1_6 <X> T_16_23.wire_logic_cluster/lc_6/in_1
 (36 13)  (852 381)  (852 381)  LC_6 Logic Functioning bit
 (39 13)  (855 381)  (855 381)  LC_6 Logic Functioning bit
 (41 13)  (857 381)  (857 381)  LC_6 Logic Functioning bit
 (42 13)  (858 381)  (858 381)  LC_6 Logic Functioning bit
 (51 13)  (867 381)  (867 381)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (816 382)  (816 382)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 382)  (817 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (10 14)  (826 382)  (826 382)  routing T_16_23.sp4_v_b_5 <X> T_16_23.sp4_h_l_47
 (14 14)  (830 382)  (830 382)  routing T_16_23.wire_logic_cluster/lc_4/out <X> T_16_23.lc_trk_g3_4
 (15 14)  (831 382)  (831 382)  routing T_16_23.rgt_op_5 <X> T_16_23.lc_trk_g3_5
 (17 14)  (833 382)  (833 382)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (834 382)  (834 382)  routing T_16_23.rgt_op_5 <X> T_16_23.lc_trk_g3_5
 (21 14)  (837 382)  (837 382)  routing T_16_23.wire_logic_cluster/lc_7/out <X> T_16_23.lc_trk_g3_7
 (22 14)  (838 382)  (838 382)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (843 382)  (843 382)  routing T_16_23.lc_trk_g3_7 <X> T_16_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 382)  (844 382)  routing T_16_23.lc_trk_g3_7 <X> T_16_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 382)  (845 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 382)  (846 382)  routing T_16_23.lc_trk_g3_7 <X> T_16_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 382)  (848 382)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (852 382)  (852 382)  LC_7 Logic Functioning bit
 (39 14)  (855 382)  (855 382)  LC_7 Logic Functioning bit
 (41 14)  (857 382)  (857 382)  LC_7 Logic Functioning bit
 (42 14)  (858 382)  (858 382)  LC_7 Logic Functioning bit
 (44 14)  (860 382)  (860 382)  LC_7 Logic Functioning bit
 (45 14)  (861 382)  (861 382)  LC_7 Logic Functioning bit
 (0 15)  (816 383)  (816 383)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 383)  (817 383)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.wire_logic_cluster/lc_7/s_r
 (17 15)  (833 383)  (833 383)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (846 383)  (846 383)  routing T_16_23.lc_trk_g3_7 <X> T_16_23.wire_logic_cluster/lc_7/in_1
 (36 15)  (852 383)  (852 383)  LC_7 Logic Functioning bit
 (39 15)  (855 383)  (855 383)  LC_7 Logic Functioning bit
 (41 15)  (857 383)  (857 383)  LC_7 Logic Functioning bit
 (42 15)  (858 383)  (858 383)  LC_7 Logic Functioning bit
 (48 15)  (864 383)  (864 383)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_17_23

 (8 0)  (882 368)  (882 368)  routing T_17_23.sp4_v_b_1 <X> T_17_23.sp4_h_r_1
 (9 0)  (883 368)  (883 368)  routing T_17_23.sp4_v_b_1 <X> T_17_23.sp4_h_r_1
 (27 0)  (901 368)  (901 368)  routing T_17_23.lc_trk_g1_6 <X> T_17_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 368)  (903 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 368)  (904 368)  routing T_17_23.lc_trk_g1_6 <X> T_17_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 368)  (906 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 368)  (907 368)  routing T_17_23.lc_trk_g3_2 <X> T_17_23.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 368)  (908 368)  routing T_17_23.lc_trk_g3_2 <X> T_17_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 368)  (910 368)  LC_0 Logic Functioning bit
 (37 0)  (911 368)  (911 368)  LC_0 Logic Functioning bit
 (38 0)  (912 368)  (912 368)  LC_0 Logic Functioning bit
 (39 0)  (913 368)  (913 368)  LC_0 Logic Functioning bit
 (41 0)  (915 368)  (915 368)  LC_0 Logic Functioning bit
 (43 0)  (917 368)  (917 368)  LC_0 Logic Functioning bit
 (45 0)  (919 368)  (919 368)  LC_0 Logic Functioning bit
 (47 0)  (921 368)  (921 368)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (22 1)  (896 369)  (896 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (899 369)  (899 369)  routing T_17_23.sp4_r_v_b_33 <X> T_17_23.lc_trk_g0_2
 (26 1)  (900 369)  (900 369)  routing T_17_23.lc_trk_g0_2 <X> T_17_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 369)  (903 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 369)  (904 369)  routing T_17_23.lc_trk_g1_6 <X> T_17_23.wire_logic_cluster/lc_0/in_1
 (31 1)  (905 369)  (905 369)  routing T_17_23.lc_trk_g3_2 <X> T_17_23.wire_logic_cluster/lc_0/in_3
 (36 1)  (910 369)  (910 369)  LC_0 Logic Functioning bit
 (38 1)  (912 369)  (912 369)  LC_0 Logic Functioning bit
 (44 1)  (918 369)  (918 369)  LC_0 Logic Functioning bit
 (45 1)  (919 369)  (919 369)  LC_0 Logic Functioning bit
 (0 2)  (874 370)  (874 370)  routing T_17_23.lc_trk_g3_1 <X> T_17_23.wire_logic_cluster/lc_7/clk
 (2 2)  (876 370)  (876 370)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (14 2)  (888 370)  (888 370)  routing T_17_23.sp4_h_l_1 <X> T_17_23.lc_trk_g0_4
 (16 2)  (890 370)  (890 370)  routing T_17_23.sp4_v_b_5 <X> T_17_23.lc_trk_g0_5
 (17 2)  (891 370)  (891 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (892 370)  (892 370)  routing T_17_23.sp4_v_b_5 <X> T_17_23.lc_trk_g0_5
 (25 2)  (899 370)  (899 370)  routing T_17_23.sp4_h_l_11 <X> T_17_23.lc_trk_g0_6
 (0 3)  (874 371)  (874 371)  routing T_17_23.lc_trk_g3_1 <X> T_17_23.wire_logic_cluster/lc_7/clk
 (1 3)  (875 371)  (875 371)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (2 3)  (876 371)  (876 371)  routing T_17_23.lc_trk_g3_1 <X> T_17_23.wire_logic_cluster/lc_7/clk
 (15 3)  (889 371)  (889 371)  routing T_17_23.sp4_h_l_1 <X> T_17_23.lc_trk_g0_4
 (16 3)  (890 371)  (890 371)  routing T_17_23.sp4_h_l_1 <X> T_17_23.lc_trk_g0_4
 (17 3)  (891 371)  (891 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (896 371)  (896 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (897 371)  (897 371)  routing T_17_23.sp4_h_l_11 <X> T_17_23.lc_trk_g0_6
 (24 3)  (898 371)  (898 371)  routing T_17_23.sp4_h_l_11 <X> T_17_23.lc_trk_g0_6
 (25 3)  (899 371)  (899 371)  routing T_17_23.sp4_h_l_11 <X> T_17_23.lc_trk_g0_6
 (9 4)  (883 372)  (883 372)  routing T_17_23.sp4_h_l_36 <X> T_17_23.sp4_h_r_4
 (10 4)  (884 372)  (884 372)  routing T_17_23.sp4_h_l_36 <X> T_17_23.sp4_h_r_4
 (25 4)  (899 372)  (899 372)  routing T_17_23.sp4_v_b_2 <X> T_17_23.lc_trk_g1_2
 (22 5)  (896 373)  (896 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (897 373)  (897 373)  routing T_17_23.sp4_v_b_2 <X> T_17_23.lc_trk_g1_2
 (15 6)  (889 374)  (889 374)  routing T_17_23.bot_op_5 <X> T_17_23.lc_trk_g1_5
 (17 6)  (891 374)  (891 374)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (28 6)  (902 374)  (902 374)  routing T_17_23.lc_trk_g2_4 <X> T_17_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 374)  (903 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 374)  (904 374)  routing T_17_23.lc_trk_g2_4 <X> T_17_23.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 374)  (905 374)  routing T_17_23.lc_trk_g0_6 <X> T_17_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 374)  (906 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (910 374)  (910 374)  LC_3 Logic Functioning bit
 (38 6)  (912 374)  (912 374)  LC_3 Logic Functioning bit
 (22 7)  (896 375)  (896 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (897 375)  (897 375)  routing T_17_23.sp4_h_r_6 <X> T_17_23.lc_trk_g1_6
 (24 7)  (898 375)  (898 375)  routing T_17_23.sp4_h_r_6 <X> T_17_23.lc_trk_g1_6
 (25 7)  (899 375)  (899 375)  routing T_17_23.sp4_h_r_6 <X> T_17_23.lc_trk_g1_6
 (31 7)  (905 375)  (905 375)  routing T_17_23.lc_trk_g0_6 <X> T_17_23.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 375)  (910 375)  LC_3 Logic Functioning bit
 (38 7)  (912 375)  (912 375)  LC_3 Logic Functioning bit
 (52 7)  (926 375)  (926 375)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (4 10)  (878 378)  (878 378)  routing T_17_23.sp4_v_b_10 <X> T_17_23.sp4_v_t_43
 (6 10)  (880 378)  (880 378)  routing T_17_23.sp4_v_b_10 <X> T_17_23.sp4_v_t_43
 (14 10)  (888 378)  (888 378)  routing T_17_23.sp4_v_t_17 <X> T_17_23.lc_trk_g2_4
 (28 10)  (902 378)  (902 378)  routing T_17_23.lc_trk_g2_6 <X> T_17_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 378)  (903 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 378)  (904 378)  routing T_17_23.lc_trk_g2_6 <X> T_17_23.wire_logic_cluster/lc_5/in_1
 (31 10)  (905 378)  (905 378)  routing T_17_23.lc_trk_g1_5 <X> T_17_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 378)  (906 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 378)  (908 378)  routing T_17_23.lc_trk_g1_5 <X> T_17_23.wire_logic_cluster/lc_5/in_3
 (37 10)  (911 378)  (911 378)  LC_5 Logic Functioning bit
 (39 10)  (913 378)  (913 378)  LC_5 Logic Functioning bit
 (16 11)  (890 379)  (890 379)  routing T_17_23.sp4_v_t_17 <X> T_17_23.lc_trk_g2_4
 (17 11)  (891 379)  (891 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 11)  (896 379)  (896 379)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (897 379)  (897 379)  routing T_17_23.sp12_v_b_14 <X> T_17_23.lc_trk_g2_6
 (30 11)  (904 379)  (904 379)  routing T_17_23.lc_trk_g2_6 <X> T_17_23.wire_logic_cluster/lc_5/in_1
 (37 11)  (911 379)  (911 379)  LC_5 Logic Functioning bit
 (39 11)  (913 379)  (913 379)  LC_5 Logic Functioning bit
 (8 12)  (882 380)  (882 380)  routing T_17_23.sp4_v_b_10 <X> T_17_23.sp4_h_r_10
 (9 12)  (883 380)  (883 380)  routing T_17_23.sp4_v_b_10 <X> T_17_23.sp4_h_r_10
 (17 12)  (891 380)  (891 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (25 12)  (899 380)  (899 380)  routing T_17_23.sp4_h_r_34 <X> T_17_23.lc_trk_g3_2
 (29 12)  (903 380)  (903 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 380)  (904 380)  routing T_17_23.lc_trk_g0_5 <X> T_17_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 380)  (906 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 380)  (908 380)  routing T_17_23.lc_trk_g1_2 <X> T_17_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 380)  (910 380)  LC_6 Logic Functioning bit
 (37 12)  (911 380)  (911 380)  LC_6 Logic Functioning bit
 (38 12)  (912 380)  (912 380)  LC_6 Logic Functioning bit
 (39 12)  (913 380)  (913 380)  LC_6 Logic Functioning bit
 (41 12)  (915 380)  (915 380)  LC_6 Logic Functioning bit
 (43 12)  (917 380)  (917 380)  LC_6 Logic Functioning bit
 (47 12)  (921 380)  (921 380)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (22 13)  (896 381)  (896 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (897 381)  (897 381)  routing T_17_23.sp4_h_r_34 <X> T_17_23.lc_trk_g3_2
 (24 13)  (898 381)  (898 381)  routing T_17_23.sp4_h_r_34 <X> T_17_23.lc_trk_g3_2
 (31 13)  (905 381)  (905 381)  routing T_17_23.lc_trk_g1_2 <X> T_17_23.wire_logic_cluster/lc_6/in_3
 (36 13)  (910 381)  (910 381)  LC_6 Logic Functioning bit
 (37 13)  (911 381)  (911 381)  LC_6 Logic Functioning bit
 (38 13)  (912 381)  (912 381)  LC_6 Logic Functioning bit
 (39 13)  (913 381)  (913 381)  LC_6 Logic Functioning bit
 (41 13)  (915 381)  (915 381)  LC_6 Logic Functioning bit
 (43 13)  (917 381)  (917 381)  LC_6 Logic Functioning bit
 (52 13)  (926 381)  (926 381)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (1 14)  (875 382)  (875 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (875 383)  (875 383)  routing T_17_23.lc_trk_g0_4 <X> T_17_23.wire_logic_cluster/lc_7/s_r
 (6 15)  (880 383)  (880 383)  routing T_17_23.sp4_h_r_9 <X> T_17_23.sp4_h_l_44


LogicTile_18_23

 (0 0)  (928 368)  (928 368)  Negative Clock bit

 (27 0)  (955 368)  (955 368)  routing T_18_23.lc_trk_g3_0 <X> T_18_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 368)  (956 368)  routing T_18_23.lc_trk_g3_0 <X> T_18_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 368)  (957 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 368)  (960 368)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (964 368)  (964 368)  LC_0 Logic Functioning bit
 (39 0)  (967 368)  (967 368)  LC_0 Logic Functioning bit
 (41 0)  (969 368)  (969 368)  LC_0 Logic Functioning bit
 (42 0)  (970 368)  (970 368)  LC_0 Logic Functioning bit
 (44 0)  (972 368)  (972 368)  LC_0 Logic Functioning bit
 (45 0)  (973 368)  (973 368)  LC_0 Logic Functioning bit
 (36 1)  (964 369)  (964 369)  LC_0 Logic Functioning bit
 (39 1)  (967 369)  (967 369)  LC_0 Logic Functioning bit
 (41 1)  (969 369)  (969 369)  LC_0 Logic Functioning bit
 (42 1)  (970 369)  (970 369)  LC_0 Logic Functioning bit
 (50 1)  (978 369)  (978 369)  Carry_In_Mux bit 

 (0 2)  (928 370)  (928 370)  routing T_18_23.glb_netwk_3 <X> T_18_23.wire_logic_cluster/lc_7/clk
 (2 2)  (930 370)  (930 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (955 370)  (955 370)  routing T_18_23.lc_trk_g3_1 <X> T_18_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 370)  (956 370)  routing T_18_23.lc_trk_g3_1 <X> T_18_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 370)  (957 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 370)  (960 370)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (964 370)  (964 370)  LC_1 Logic Functioning bit
 (39 2)  (967 370)  (967 370)  LC_1 Logic Functioning bit
 (41 2)  (969 370)  (969 370)  LC_1 Logic Functioning bit
 (42 2)  (970 370)  (970 370)  LC_1 Logic Functioning bit
 (44 2)  (972 370)  (972 370)  LC_1 Logic Functioning bit
 (45 2)  (973 370)  (973 370)  LC_1 Logic Functioning bit
 (0 3)  (928 371)  (928 371)  routing T_18_23.glb_netwk_3 <X> T_18_23.wire_logic_cluster/lc_7/clk
 (36 3)  (964 371)  (964 371)  LC_1 Logic Functioning bit
 (39 3)  (967 371)  (967 371)  LC_1 Logic Functioning bit
 (41 3)  (969 371)  (969 371)  LC_1 Logic Functioning bit
 (42 3)  (970 371)  (970 371)  LC_1 Logic Functioning bit
 (21 4)  (949 372)  (949 372)  routing T_18_23.wire_logic_cluster/lc_3/out <X> T_18_23.lc_trk_g1_3
 (22 4)  (950 372)  (950 372)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (953 372)  (953 372)  routing T_18_23.wire_logic_cluster/lc_2/out <X> T_18_23.lc_trk_g1_2
 (27 4)  (955 372)  (955 372)  routing T_18_23.lc_trk_g1_2 <X> T_18_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 372)  (957 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 372)  (960 372)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (964 372)  (964 372)  LC_2 Logic Functioning bit
 (39 4)  (967 372)  (967 372)  LC_2 Logic Functioning bit
 (41 4)  (969 372)  (969 372)  LC_2 Logic Functioning bit
 (42 4)  (970 372)  (970 372)  LC_2 Logic Functioning bit
 (44 4)  (972 372)  (972 372)  LC_2 Logic Functioning bit
 (45 4)  (973 372)  (973 372)  LC_2 Logic Functioning bit
 (11 5)  (939 373)  (939 373)  routing T_18_23.sp4_h_l_40 <X> T_18_23.sp4_h_r_5
 (15 5)  (943 373)  (943 373)  routing T_18_23.bot_op_0 <X> T_18_23.lc_trk_g1_0
 (17 5)  (945 373)  (945 373)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (950 373)  (950 373)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (958 373)  (958 373)  routing T_18_23.lc_trk_g1_2 <X> T_18_23.wire_logic_cluster/lc_2/in_1
 (36 5)  (964 373)  (964 373)  LC_2 Logic Functioning bit
 (39 5)  (967 373)  (967 373)  LC_2 Logic Functioning bit
 (41 5)  (969 373)  (969 373)  LC_2 Logic Functioning bit
 (42 5)  (970 373)  (970 373)  LC_2 Logic Functioning bit
 (2 6)  (930 374)  (930 374)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (17 6)  (945 374)  (945 374)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (946 374)  (946 374)  routing T_18_23.wire_logic_cluster/lc_5/out <X> T_18_23.lc_trk_g1_5
 (21 6)  (949 374)  (949 374)  routing T_18_23.wire_logic_cluster/lc_7/out <X> T_18_23.lc_trk_g1_7
 (22 6)  (950 374)  (950 374)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (955 374)  (955 374)  routing T_18_23.lc_trk_g1_3 <X> T_18_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 374)  (957 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 374)  (960 374)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (964 374)  (964 374)  LC_3 Logic Functioning bit
 (39 6)  (967 374)  (967 374)  LC_3 Logic Functioning bit
 (41 6)  (969 374)  (969 374)  LC_3 Logic Functioning bit
 (42 6)  (970 374)  (970 374)  LC_3 Logic Functioning bit
 (44 6)  (972 374)  (972 374)  LC_3 Logic Functioning bit
 (45 6)  (973 374)  (973 374)  LC_3 Logic Functioning bit
 (30 7)  (958 375)  (958 375)  routing T_18_23.lc_trk_g1_3 <X> T_18_23.wire_logic_cluster/lc_3/in_1
 (36 7)  (964 375)  (964 375)  LC_3 Logic Functioning bit
 (39 7)  (967 375)  (967 375)  LC_3 Logic Functioning bit
 (41 7)  (969 375)  (969 375)  LC_3 Logic Functioning bit
 (42 7)  (970 375)  (970 375)  LC_3 Logic Functioning bit
 (27 8)  (955 376)  (955 376)  routing T_18_23.lc_trk_g3_4 <X> T_18_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 376)  (956 376)  routing T_18_23.lc_trk_g3_4 <X> T_18_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 376)  (957 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 376)  (958 376)  routing T_18_23.lc_trk_g3_4 <X> T_18_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 376)  (960 376)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (964 376)  (964 376)  LC_4 Logic Functioning bit
 (39 8)  (967 376)  (967 376)  LC_4 Logic Functioning bit
 (41 8)  (969 376)  (969 376)  LC_4 Logic Functioning bit
 (42 8)  (970 376)  (970 376)  LC_4 Logic Functioning bit
 (44 8)  (972 376)  (972 376)  LC_4 Logic Functioning bit
 (45 8)  (973 376)  (973 376)  LC_4 Logic Functioning bit
 (36 9)  (964 377)  (964 377)  LC_4 Logic Functioning bit
 (39 9)  (967 377)  (967 377)  LC_4 Logic Functioning bit
 (41 9)  (969 377)  (969 377)  LC_4 Logic Functioning bit
 (42 9)  (970 377)  (970 377)  LC_4 Logic Functioning bit
 (27 10)  (955 378)  (955 378)  routing T_18_23.lc_trk_g1_5 <X> T_18_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 378)  (957 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 378)  (958 378)  routing T_18_23.lc_trk_g1_5 <X> T_18_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 378)  (960 378)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (964 378)  (964 378)  LC_5 Logic Functioning bit
 (39 10)  (967 378)  (967 378)  LC_5 Logic Functioning bit
 (41 10)  (969 378)  (969 378)  LC_5 Logic Functioning bit
 (42 10)  (970 378)  (970 378)  LC_5 Logic Functioning bit
 (44 10)  (972 378)  (972 378)  LC_5 Logic Functioning bit
 (45 10)  (973 378)  (973 378)  LC_5 Logic Functioning bit
 (36 11)  (964 379)  (964 379)  LC_5 Logic Functioning bit
 (39 11)  (967 379)  (967 379)  LC_5 Logic Functioning bit
 (41 11)  (969 379)  (969 379)  LC_5 Logic Functioning bit
 (42 11)  (970 379)  (970 379)  LC_5 Logic Functioning bit
 (3 12)  (931 380)  (931 380)  routing T_18_23.sp12_v_b_1 <X> T_18_23.sp12_h_r_1
 (5 12)  (933 380)  (933 380)  routing T_18_23.sp4_v_b_9 <X> T_18_23.sp4_h_r_9
 (8 12)  (936 380)  (936 380)  routing T_18_23.sp4_v_b_4 <X> T_18_23.sp4_h_r_10
 (9 12)  (937 380)  (937 380)  routing T_18_23.sp4_v_b_4 <X> T_18_23.sp4_h_r_10
 (10 12)  (938 380)  (938 380)  routing T_18_23.sp4_v_b_4 <X> T_18_23.sp4_h_r_10
 (14 12)  (942 380)  (942 380)  routing T_18_23.wire_logic_cluster/lc_0/out <X> T_18_23.lc_trk_g3_0
 (17 12)  (945 380)  (945 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 380)  (946 380)  routing T_18_23.wire_logic_cluster/lc_1/out <X> T_18_23.lc_trk_g3_1
 (27 12)  (955 380)  (955 380)  routing T_18_23.lc_trk_g1_0 <X> T_18_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 380)  (957 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (960 380)  (960 380)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (964 380)  (964 380)  LC_6 Logic Functioning bit
 (39 12)  (967 380)  (967 380)  LC_6 Logic Functioning bit
 (41 12)  (969 380)  (969 380)  LC_6 Logic Functioning bit
 (42 12)  (970 380)  (970 380)  LC_6 Logic Functioning bit
 (44 12)  (972 380)  (972 380)  LC_6 Logic Functioning bit
 (45 12)  (973 380)  (973 380)  LC_6 Logic Functioning bit
 (3 13)  (931 381)  (931 381)  routing T_18_23.sp12_v_b_1 <X> T_18_23.sp12_h_r_1
 (6 13)  (934 381)  (934 381)  routing T_18_23.sp4_v_b_9 <X> T_18_23.sp4_h_r_9
 (17 13)  (945 381)  (945 381)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (36 13)  (964 381)  (964 381)  LC_6 Logic Functioning bit
 (39 13)  (967 381)  (967 381)  LC_6 Logic Functioning bit
 (41 13)  (969 381)  (969 381)  LC_6 Logic Functioning bit
 (42 13)  (970 381)  (970 381)  LC_6 Logic Functioning bit
 (9 14)  (937 382)  (937 382)  routing T_18_23.sp4_v_b_10 <X> T_18_23.sp4_h_l_47
 (14 14)  (942 382)  (942 382)  routing T_18_23.wire_logic_cluster/lc_4/out <X> T_18_23.lc_trk_g3_4
 (27 14)  (955 382)  (955 382)  routing T_18_23.lc_trk_g1_7 <X> T_18_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 382)  (957 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 382)  (958 382)  routing T_18_23.lc_trk_g1_7 <X> T_18_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 382)  (960 382)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (964 382)  (964 382)  LC_7 Logic Functioning bit
 (39 14)  (967 382)  (967 382)  LC_7 Logic Functioning bit
 (41 14)  (969 382)  (969 382)  LC_7 Logic Functioning bit
 (42 14)  (970 382)  (970 382)  LC_7 Logic Functioning bit
 (45 14)  (973 382)  (973 382)  LC_7 Logic Functioning bit
 (17 15)  (945 383)  (945 383)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (958 383)  (958 383)  routing T_18_23.lc_trk_g1_7 <X> T_18_23.wire_logic_cluster/lc_7/in_1
 (36 15)  (964 383)  (964 383)  LC_7 Logic Functioning bit
 (39 15)  (967 383)  (967 383)  LC_7 Logic Functioning bit
 (41 15)  (969 383)  (969 383)  LC_7 Logic Functioning bit
 (42 15)  (970 383)  (970 383)  LC_7 Logic Functioning bit


LogicTile_19_23

 (0 0)  (982 368)  (982 368)  Negative Clock bit

 (9 0)  (991 368)  (991 368)  routing T_19_23.sp4_v_t_36 <X> T_19_23.sp4_h_r_1
 (15 0)  (997 368)  (997 368)  routing T_19_23.lft_op_1 <X> T_19_23.lc_trk_g0_1
 (17 0)  (999 368)  (999 368)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1000 368)  (1000 368)  routing T_19_23.lft_op_1 <X> T_19_23.lc_trk_g0_1
 (21 0)  (1003 368)  (1003 368)  routing T_19_23.lft_op_3 <X> T_19_23.lc_trk_g0_3
 (22 0)  (1004 368)  (1004 368)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (1006 368)  (1006 368)  routing T_19_23.lft_op_3 <X> T_19_23.lc_trk_g0_3
 (25 0)  (1007 368)  (1007 368)  routing T_19_23.lft_op_2 <X> T_19_23.lc_trk_g0_2
 (31 0)  (1013 368)  (1013 368)  routing T_19_23.lc_trk_g1_4 <X> T_19_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 368)  (1014 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 368)  (1016 368)  routing T_19_23.lc_trk_g1_4 <X> T_19_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 368)  (1018 368)  LC_0 Logic Functioning bit
 (38 0)  (1020 368)  (1020 368)  LC_0 Logic Functioning bit
 (15 1)  (997 369)  (997 369)  routing T_19_23.bot_op_0 <X> T_19_23.lc_trk_g0_0
 (17 1)  (999 369)  (999 369)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (1004 369)  (1004 369)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (1006 369)  (1006 369)  routing T_19_23.lft_op_2 <X> T_19_23.lc_trk_g0_2
 (29 1)  (1011 369)  (1011 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (37 1)  (1019 369)  (1019 369)  LC_0 Logic Functioning bit
 (39 1)  (1021 369)  (1021 369)  LC_0 Logic Functioning bit
 (0 2)  (982 370)  (982 370)  routing T_19_23.glb_netwk_3 <X> T_19_23.wire_logic_cluster/lc_7/clk
 (2 2)  (984 370)  (984 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (990 370)  (990 370)  routing T_19_23.sp4_v_t_36 <X> T_19_23.sp4_h_l_36
 (9 2)  (991 370)  (991 370)  routing T_19_23.sp4_v_t_36 <X> T_19_23.sp4_h_l_36
 (14 2)  (996 370)  (996 370)  routing T_19_23.lft_op_4 <X> T_19_23.lc_trk_g0_4
 (21 2)  (1003 370)  (1003 370)  routing T_19_23.lft_op_7 <X> T_19_23.lc_trk_g0_7
 (22 2)  (1004 370)  (1004 370)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (1006 370)  (1006 370)  routing T_19_23.lft_op_7 <X> T_19_23.lc_trk_g0_7
 (25 2)  (1007 370)  (1007 370)  routing T_19_23.lft_op_6 <X> T_19_23.lc_trk_g0_6
 (26 2)  (1008 370)  (1008 370)  routing T_19_23.lc_trk_g3_6 <X> T_19_23.wire_logic_cluster/lc_1/in_0
 (27 2)  (1009 370)  (1009 370)  routing T_19_23.lc_trk_g1_3 <X> T_19_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 370)  (1011 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 370)  (1014 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 370)  (1016 370)  routing T_19_23.lc_trk_g1_1 <X> T_19_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 370)  (1018 370)  LC_1 Logic Functioning bit
 (50 2)  (1032 370)  (1032 370)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (1034 370)  (1034 370)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (982 371)  (982 371)  routing T_19_23.glb_netwk_3 <X> T_19_23.wire_logic_cluster/lc_7/clk
 (15 3)  (997 371)  (997 371)  routing T_19_23.lft_op_4 <X> T_19_23.lc_trk_g0_4
 (17 3)  (999 371)  (999 371)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (1004 371)  (1004 371)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (1006 371)  (1006 371)  routing T_19_23.lft_op_6 <X> T_19_23.lc_trk_g0_6
 (26 3)  (1008 371)  (1008 371)  routing T_19_23.lc_trk_g3_6 <X> T_19_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (1009 371)  (1009 371)  routing T_19_23.lc_trk_g3_6 <X> T_19_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 371)  (1010 371)  routing T_19_23.lc_trk_g3_6 <X> T_19_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 371)  (1011 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 371)  (1012 371)  routing T_19_23.lc_trk_g1_3 <X> T_19_23.wire_logic_cluster/lc_1/in_1
 (52 3)  (1034 371)  (1034 371)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (14 4)  (996 372)  (996 372)  routing T_19_23.lft_op_0 <X> T_19_23.lc_trk_g1_0
 (16 4)  (998 372)  (998 372)  routing T_19_23.sp4_v_b_9 <X> T_19_23.lc_trk_g1_1
 (17 4)  (999 372)  (999 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (1000 372)  (1000 372)  routing T_19_23.sp4_v_b_9 <X> T_19_23.lc_trk_g1_1
 (22 4)  (1004 372)  (1004 372)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (1006 372)  (1006 372)  routing T_19_23.bot_op_3 <X> T_19_23.lc_trk_g1_3
 (15 5)  (997 373)  (997 373)  routing T_19_23.lft_op_0 <X> T_19_23.lc_trk_g1_0
 (17 5)  (999 373)  (999 373)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (18 5)  (1000 373)  (1000 373)  routing T_19_23.sp4_v_b_9 <X> T_19_23.lc_trk_g1_1
 (22 5)  (1004 373)  (1004 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (9 6)  (991 374)  (991 374)  routing T_19_23.sp4_h_r_1 <X> T_19_23.sp4_h_l_41
 (10 6)  (992 374)  (992 374)  routing T_19_23.sp4_h_r_1 <X> T_19_23.sp4_h_l_41
 (15 6)  (997 374)  (997 374)  routing T_19_23.lft_op_5 <X> T_19_23.lc_trk_g1_5
 (17 6)  (999 374)  (999 374)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (1000 374)  (1000 374)  routing T_19_23.lft_op_5 <X> T_19_23.lc_trk_g1_5
 (13 7)  (995 375)  (995 375)  routing T_19_23.sp4_v_b_0 <X> T_19_23.sp4_h_l_40
 (15 7)  (997 375)  (997 375)  routing T_19_23.bot_op_4 <X> T_19_23.lc_trk_g1_4
 (17 7)  (999 375)  (999 375)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (27 8)  (1009 376)  (1009 376)  routing T_19_23.lc_trk_g1_2 <X> T_19_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 376)  (1011 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 376)  (1013 376)  routing T_19_23.lc_trk_g2_5 <X> T_19_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 376)  (1014 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 376)  (1015 376)  routing T_19_23.lc_trk_g2_5 <X> T_19_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 376)  (1018 376)  LC_4 Logic Functioning bit
 (38 8)  (1020 376)  (1020 376)  LC_4 Logic Functioning bit
 (17 9)  (999 377)  (999 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (28 9)  (1010 377)  (1010 377)  routing T_19_23.lc_trk_g2_0 <X> T_19_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 377)  (1011 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 377)  (1012 377)  routing T_19_23.lc_trk_g1_2 <X> T_19_23.wire_logic_cluster/lc_4/in_1
 (36 9)  (1018 377)  (1018 377)  LC_4 Logic Functioning bit
 (37 9)  (1019 377)  (1019 377)  LC_4 Logic Functioning bit
 (38 9)  (1020 377)  (1020 377)  LC_4 Logic Functioning bit
 (39 9)  (1021 377)  (1021 377)  LC_4 Logic Functioning bit
 (40 9)  (1022 377)  (1022 377)  LC_4 Logic Functioning bit
 (42 9)  (1024 377)  (1024 377)  LC_4 Logic Functioning bit
 (15 10)  (997 378)  (997 378)  routing T_19_23.sp4_h_r_45 <X> T_19_23.lc_trk_g2_5
 (16 10)  (998 378)  (998 378)  routing T_19_23.sp4_h_r_45 <X> T_19_23.lc_trk_g2_5
 (17 10)  (999 378)  (999 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (1000 378)  (1000 378)  routing T_19_23.sp4_h_r_45 <X> T_19_23.lc_trk_g2_5
 (27 10)  (1009 378)  (1009 378)  routing T_19_23.lc_trk_g1_5 <X> T_19_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 378)  (1011 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 378)  (1012 378)  routing T_19_23.lc_trk_g1_5 <X> T_19_23.wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 378)  (1013 378)  routing T_19_23.lc_trk_g0_4 <X> T_19_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 378)  (1014 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 378)  (1018 378)  LC_5 Logic Functioning bit
 (37 10)  (1019 378)  (1019 378)  LC_5 Logic Functioning bit
 (38 10)  (1020 378)  (1020 378)  LC_5 Logic Functioning bit
 (39 10)  (1021 378)  (1021 378)  LC_5 Logic Functioning bit
 (41 10)  (1023 378)  (1023 378)  LC_5 Logic Functioning bit
 (42 10)  (1024 378)  (1024 378)  LC_5 Logic Functioning bit
 (43 10)  (1025 378)  (1025 378)  LC_5 Logic Functioning bit
 (18 11)  (1000 379)  (1000 379)  routing T_19_23.sp4_h_r_45 <X> T_19_23.lc_trk_g2_5
 (26 11)  (1008 379)  (1008 379)  routing T_19_23.lc_trk_g0_3 <X> T_19_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 379)  (1011 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (1014 379)  (1014 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (1018 379)  (1018 379)  LC_5 Logic Functioning bit
 (37 11)  (1019 379)  (1019 379)  LC_5 Logic Functioning bit
 (38 11)  (1020 379)  (1020 379)  LC_5 Logic Functioning bit
 (39 11)  (1021 379)  (1021 379)  LC_5 Logic Functioning bit
 (40 11)  (1022 379)  (1022 379)  LC_5 Logic Functioning bit
 (41 11)  (1023 379)  (1023 379)  LC_5 Logic Functioning bit
 (42 11)  (1024 379)  (1024 379)  LC_5 Logic Functioning bit
 (43 11)  (1025 379)  (1025 379)  LC_5 Logic Functioning bit
 (13 12)  (995 380)  (995 380)  routing T_19_23.sp4_h_l_46 <X> T_19_23.sp4_v_b_11
 (27 12)  (1009 380)  (1009 380)  routing T_19_23.lc_trk_g1_0 <X> T_19_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 380)  (1011 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 380)  (1013 380)  routing T_19_23.lc_trk_g0_7 <X> T_19_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 380)  (1014 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 380)  (1018 380)  LC_6 Logic Functioning bit
 (37 12)  (1019 380)  (1019 380)  LC_6 Logic Functioning bit
 (38 12)  (1020 380)  (1020 380)  LC_6 Logic Functioning bit
 (39 12)  (1021 380)  (1021 380)  LC_6 Logic Functioning bit
 (41 12)  (1023 380)  (1023 380)  LC_6 Logic Functioning bit
 (42 12)  (1024 380)  (1024 380)  LC_6 Logic Functioning bit
 (43 12)  (1025 380)  (1025 380)  LC_6 Logic Functioning bit
 (50 12)  (1032 380)  (1032 380)  Cascade bit: LH_LC06_inmux02_5

 (12 13)  (994 381)  (994 381)  routing T_19_23.sp4_h_l_46 <X> T_19_23.sp4_v_b_11
 (26 13)  (1008 381)  (1008 381)  routing T_19_23.lc_trk_g0_2 <X> T_19_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 381)  (1011 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 381)  (1013 381)  routing T_19_23.lc_trk_g0_7 <X> T_19_23.wire_logic_cluster/lc_6/in_3
 (36 13)  (1018 381)  (1018 381)  LC_6 Logic Functioning bit
 (37 13)  (1019 381)  (1019 381)  LC_6 Logic Functioning bit
 (38 13)  (1020 381)  (1020 381)  LC_6 Logic Functioning bit
 (39 13)  (1021 381)  (1021 381)  LC_6 Logic Functioning bit
 (40 13)  (1022 381)  (1022 381)  LC_6 Logic Functioning bit
 (41 13)  (1023 381)  (1023 381)  LC_6 Logic Functioning bit
 (42 13)  (1024 381)  (1024 381)  LC_6 Logic Functioning bit
 (43 13)  (1025 381)  (1025 381)  LC_6 Logic Functioning bit
 (9 14)  (991 382)  (991 382)  routing T_19_23.sp4_h_r_7 <X> T_19_23.sp4_h_l_47
 (10 14)  (992 382)  (992 382)  routing T_19_23.sp4_h_r_7 <X> T_19_23.sp4_h_l_47
 (21 14)  (1003 382)  (1003 382)  routing T_19_23.wire_logic_cluster/lc_7/out <X> T_19_23.lc_trk_g3_7
 (22 14)  (1004 382)  (1004 382)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (1009 382)  (1009 382)  routing T_19_23.lc_trk_g3_7 <X> T_19_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 382)  (1010 382)  routing T_19_23.lc_trk_g3_7 <X> T_19_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 382)  (1011 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 382)  (1012 382)  routing T_19_23.lc_trk_g3_7 <X> T_19_23.wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 382)  (1013 382)  routing T_19_23.lc_trk_g0_6 <X> T_19_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 382)  (1014 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 382)  (1018 382)  LC_7 Logic Functioning bit
 (39 14)  (1021 382)  (1021 382)  LC_7 Logic Functioning bit
 (41 14)  (1023 382)  (1023 382)  LC_7 Logic Functioning bit
 (43 14)  (1025 382)  (1025 382)  LC_7 Logic Functioning bit
 (45 14)  (1027 382)  (1027 382)  LC_7 Logic Functioning bit
 (50 14)  (1032 382)  (1032 382)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (1004 383)  (1004 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (30 15)  (1012 383)  (1012 383)  routing T_19_23.lc_trk_g3_7 <X> T_19_23.wire_logic_cluster/lc_7/in_1
 (31 15)  (1013 383)  (1013 383)  routing T_19_23.lc_trk_g0_6 <X> T_19_23.wire_logic_cluster/lc_7/in_3
 (36 15)  (1018 383)  (1018 383)  LC_7 Logic Functioning bit
 (39 15)  (1021 383)  (1021 383)  LC_7 Logic Functioning bit
 (41 15)  (1023 383)  (1023 383)  LC_7 Logic Functioning bit
 (43 15)  (1025 383)  (1025 383)  LC_7 Logic Functioning bit
 (46 15)  (1028 383)  (1028 383)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_20_23

 (15 0)  (1051 368)  (1051 368)  routing T_20_23.bot_op_1 <X> T_20_23.lc_trk_g0_1
 (17 0)  (1053 368)  (1053 368)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (8 2)  (1044 370)  (1044 370)  routing T_20_23.sp4_v_t_42 <X> T_20_23.sp4_h_l_36
 (9 2)  (1045 370)  (1045 370)  routing T_20_23.sp4_v_t_42 <X> T_20_23.sp4_h_l_36
 (10 2)  (1046 370)  (1046 370)  routing T_20_23.sp4_v_t_42 <X> T_20_23.sp4_h_l_36
 (17 2)  (1053 370)  (1053 370)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (21 2)  (1057 370)  (1057 370)  routing T_20_23.sp4_v_b_15 <X> T_20_23.lc_trk_g0_7
 (22 2)  (1058 370)  (1058 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (1059 370)  (1059 370)  routing T_20_23.sp4_v_b_15 <X> T_20_23.lc_trk_g0_7
 (21 3)  (1057 371)  (1057 371)  routing T_20_23.sp4_v_b_15 <X> T_20_23.lc_trk_g0_7
 (12 4)  (1048 372)  (1048 372)  routing T_20_23.sp4_v_t_40 <X> T_20_23.sp4_h_r_5
 (22 4)  (1058 372)  (1058 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (25 4)  (1061 372)  (1061 372)  routing T_20_23.sp4_v_b_2 <X> T_20_23.lc_trk_g1_2
 (21 5)  (1057 373)  (1057 373)  routing T_20_23.sp4_r_v_b_27 <X> T_20_23.lc_trk_g1_3
 (22 5)  (1058 373)  (1058 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (1059 373)  (1059 373)  routing T_20_23.sp4_v_b_2 <X> T_20_23.lc_trk_g1_2
 (15 6)  (1051 374)  (1051 374)  routing T_20_23.sp12_h_r_5 <X> T_20_23.lc_trk_g1_5
 (17 6)  (1053 374)  (1053 374)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (1054 374)  (1054 374)  routing T_20_23.sp12_h_r_5 <X> T_20_23.lc_trk_g1_5
 (22 6)  (1058 374)  (1058 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (26 6)  (1062 374)  (1062 374)  routing T_20_23.lc_trk_g2_7 <X> T_20_23.wire_logic_cluster/lc_3/in_0
 (27 6)  (1063 374)  (1063 374)  routing T_20_23.lc_trk_g1_3 <X> T_20_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 374)  (1065 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 374)  (1068 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 374)  (1069 374)  routing T_20_23.lc_trk_g3_1 <X> T_20_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 374)  (1070 374)  routing T_20_23.lc_trk_g3_1 <X> T_20_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 374)  (1072 374)  LC_3 Logic Functioning bit
 (37 6)  (1073 374)  (1073 374)  LC_3 Logic Functioning bit
 (38 6)  (1074 374)  (1074 374)  LC_3 Logic Functioning bit
 (39 6)  (1075 374)  (1075 374)  LC_3 Logic Functioning bit
 (41 6)  (1077 374)  (1077 374)  LC_3 Logic Functioning bit
 (42 6)  (1078 374)  (1078 374)  LC_3 Logic Functioning bit
 (43 6)  (1079 374)  (1079 374)  LC_3 Logic Functioning bit
 (46 6)  (1082 374)  (1082 374)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (18 7)  (1054 375)  (1054 375)  routing T_20_23.sp12_h_r_5 <X> T_20_23.lc_trk_g1_5
 (26 7)  (1062 375)  (1062 375)  routing T_20_23.lc_trk_g2_7 <X> T_20_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 375)  (1064 375)  routing T_20_23.lc_trk_g2_7 <X> T_20_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 375)  (1065 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 375)  (1066 375)  routing T_20_23.lc_trk_g1_3 <X> T_20_23.wire_logic_cluster/lc_3/in_1
 (32 7)  (1068 375)  (1068 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (1069 375)  (1069 375)  routing T_20_23.lc_trk_g3_2 <X> T_20_23.input_2_3
 (34 7)  (1070 375)  (1070 375)  routing T_20_23.lc_trk_g3_2 <X> T_20_23.input_2_3
 (35 7)  (1071 375)  (1071 375)  routing T_20_23.lc_trk_g3_2 <X> T_20_23.input_2_3
 (36 7)  (1072 375)  (1072 375)  LC_3 Logic Functioning bit
 (37 7)  (1073 375)  (1073 375)  LC_3 Logic Functioning bit
 (38 7)  (1074 375)  (1074 375)  LC_3 Logic Functioning bit
 (39 7)  (1075 375)  (1075 375)  LC_3 Logic Functioning bit
 (40 7)  (1076 375)  (1076 375)  LC_3 Logic Functioning bit
 (41 7)  (1077 375)  (1077 375)  LC_3 Logic Functioning bit
 (42 7)  (1078 375)  (1078 375)  LC_3 Logic Functioning bit
 (0 8)  (1036 376)  (1036 376)  routing T_20_23.glb_netwk_3 <X> T_20_23.glb2local_1
 (1 8)  (1037 376)  (1037 376)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_3 glb2local_1
 (25 8)  (1061 376)  (1061 376)  routing T_20_23.sp12_v_t_1 <X> T_20_23.lc_trk_g2_2
 (27 8)  (1063 376)  (1063 376)  routing T_20_23.lc_trk_g3_2 <X> T_20_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (1064 376)  (1064 376)  routing T_20_23.lc_trk_g3_2 <X> T_20_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 376)  (1065 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 376)  (1067 376)  routing T_20_23.lc_trk_g2_7 <X> T_20_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 376)  (1068 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 376)  (1069 376)  routing T_20_23.lc_trk_g2_7 <X> T_20_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 376)  (1072 376)  LC_4 Logic Functioning bit
 (37 8)  (1073 376)  (1073 376)  LC_4 Logic Functioning bit
 (38 8)  (1074 376)  (1074 376)  LC_4 Logic Functioning bit
 (39 8)  (1075 376)  (1075 376)  LC_4 Logic Functioning bit
 (0 9)  (1036 377)  (1036 377)  routing T_20_23.glb_netwk_3 <X> T_20_23.glb2local_1
 (22 9)  (1058 377)  (1058 377)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (1060 377)  (1060 377)  routing T_20_23.sp12_v_t_1 <X> T_20_23.lc_trk_g2_2
 (25 9)  (1061 377)  (1061 377)  routing T_20_23.sp12_v_t_1 <X> T_20_23.lc_trk_g2_2
 (27 9)  (1063 377)  (1063 377)  routing T_20_23.lc_trk_g3_1 <X> T_20_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 377)  (1064 377)  routing T_20_23.lc_trk_g3_1 <X> T_20_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 377)  (1065 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 377)  (1066 377)  routing T_20_23.lc_trk_g3_2 <X> T_20_23.wire_logic_cluster/lc_4/in_1
 (31 9)  (1067 377)  (1067 377)  routing T_20_23.lc_trk_g2_7 <X> T_20_23.wire_logic_cluster/lc_4/in_3
 (37 9)  (1073 377)  (1073 377)  LC_4 Logic Functioning bit
 (39 9)  (1075 377)  (1075 377)  LC_4 Logic Functioning bit
 (21 10)  (1057 378)  (1057 378)  routing T_20_23.rgt_op_7 <X> T_20_23.lc_trk_g2_7
 (22 10)  (1058 378)  (1058 378)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (1060 378)  (1060 378)  routing T_20_23.rgt_op_7 <X> T_20_23.lc_trk_g2_7
 (26 10)  (1062 378)  (1062 378)  routing T_20_23.lc_trk_g0_5 <X> T_20_23.wire_logic_cluster/lc_5/in_0
 (27 10)  (1063 378)  (1063 378)  routing T_20_23.lc_trk_g3_3 <X> T_20_23.wire_logic_cluster/lc_5/in_1
 (28 10)  (1064 378)  (1064 378)  routing T_20_23.lc_trk_g3_3 <X> T_20_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 378)  (1065 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 378)  (1067 378)  routing T_20_23.lc_trk_g1_5 <X> T_20_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 378)  (1068 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 378)  (1070 378)  routing T_20_23.lc_trk_g1_5 <X> T_20_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 378)  (1072 378)  LC_5 Logic Functioning bit
 (38 10)  (1074 378)  (1074 378)  LC_5 Logic Functioning bit
 (41 10)  (1077 378)  (1077 378)  LC_5 Logic Functioning bit
 (43 10)  (1079 378)  (1079 378)  LC_5 Logic Functioning bit
 (52 10)  (1088 378)  (1088 378)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (9 11)  (1045 379)  (1045 379)  routing T_20_23.sp4_v_b_7 <X> T_20_23.sp4_v_t_42
 (29 11)  (1065 379)  (1065 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 379)  (1066 379)  routing T_20_23.lc_trk_g3_3 <X> T_20_23.wire_logic_cluster/lc_5/in_1
 (37 11)  (1073 379)  (1073 379)  LC_5 Logic Functioning bit
 (39 11)  (1075 379)  (1075 379)  LC_5 Logic Functioning bit
 (41 11)  (1077 379)  (1077 379)  LC_5 Logic Functioning bit
 (43 11)  (1079 379)  (1079 379)  LC_5 Logic Functioning bit
 (16 12)  (1052 380)  (1052 380)  routing T_20_23.sp4_v_t_12 <X> T_20_23.lc_trk_g3_1
 (17 12)  (1053 380)  (1053 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (1054 380)  (1054 380)  routing T_20_23.sp4_v_t_12 <X> T_20_23.lc_trk_g3_1
 (22 12)  (1058 380)  (1058 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1059 380)  (1059 380)  routing T_20_23.sp4_h_r_27 <X> T_20_23.lc_trk_g3_3
 (24 12)  (1060 380)  (1060 380)  routing T_20_23.sp4_h_r_27 <X> T_20_23.lc_trk_g3_3
 (26 12)  (1062 380)  (1062 380)  routing T_20_23.lc_trk_g3_5 <X> T_20_23.wire_logic_cluster/lc_6/in_0
 (29 12)  (1065 380)  (1065 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 380)  (1067 380)  routing T_20_23.lc_trk_g0_7 <X> T_20_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 380)  (1068 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 380)  (1072 380)  LC_6 Logic Functioning bit
 (38 12)  (1074 380)  (1074 380)  LC_6 Logic Functioning bit
 (41 12)  (1077 380)  (1077 380)  LC_6 Logic Functioning bit
 (43 12)  (1079 380)  (1079 380)  LC_6 Logic Functioning bit
 (8 13)  (1044 381)  (1044 381)  routing T_20_23.sp4_h_l_41 <X> T_20_23.sp4_v_b_10
 (9 13)  (1045 381)  (1045 381)  routing T_20_23.sp4_h_l_41 <X> T_20_23.sp4_v_b_10
 (10 13)  (1046 381)  (1046 381)  routing T_20_23.sp4_h_l_41 <X> T_20_23.sp4_v_b_10
 (21 13)  (1057 381)  (1057 381)  routing T_20_23.sp4_h_r_27 <X> T_20_23.lc_trk_g3_3
 (22 13)  (1058 381)  (1058 381)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (1060 381)  (1060 381)  routing T_20_23.tnr_op_2 <X> T_20_23.lc_trk_g3_2
 (27 13)  (1063 381)  (1063 381)  routing T_20_23.lc_trk_g3_5 <X> T_20_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 381)  (1064 381)  routing T_20_23.lc_trk_g3_5 <X> T_20_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 381)  (1065 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (1067 381)  (1067 381)  routing T_20_23.lc_trk_g0_7 <X> T_20_23.wire_logic_cluster/lc_6/in_3
 (37 13)  (1073 381)  (1073 381)  LC_6 Logic Functioning bit
 (39 13)  (1075 381)  (1075 381)  LC_6 Logic Functioning bit
 (41 13)  (1077 381)  (1077 381)  LC_6 Logic Functioning bit
 (43 13)  (1079 381)  (1079 381)  LC_6 Logic Functioning bit
 (48 13)  (1084 381)  (1084 381)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (11 14)  (1047 382)  (1047 382)  routing T_20_23.sp4_h_r_5 <X> T_20_23.sp4_v_t_46
 (13 14)  (1049 382)  (1049 382)  routing T_20_23.sp4_h_r_5 <X> T_20_23.sp4_v_t_46
 (15 14)  (1051 382)  (1051 382)  routing T_20_23.sp4_h_l_16 <X> T_20_23.lc_trk_g3_5
 (16 14)  (1052 382)  (1052 382)  routing T_20_23.sp4_h_l_16 <X> T_20_23.lc_trk_g3_5
 (17 14)  (1053 382)  (1053 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (28 14)  (1064 382)  (1064 382)  routing T_20_23.lc_trk_g2_2 <X> T_20_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 382)  (1065 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 382)  (1067 382)  routing T_20_23.lc_trk_g1_7 <X> T_20_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 382)  (1068 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 382)  (1070 382)  routing T_20_23.lc_trk_g1_7 <X> T_20_23.wire_logic_cluster/lc_7/in_3
 (35 14)  (1071 382)  (1071 382)  routing T_20_23.lc_trk_g0_7 <X> T_20_23.input_2_7
 (36 14)  (1072 382)  (1072 382)  LC_7 Logic Functioning bit
 (37 14)  (1073 382)  (1073 382)  LC_7 Logic Functioning bit
 (38 14)  (1074 382)  (1074 382)  LC_7 Logic Functioning bit
 (41 14)  (1077 382)  (1077 382)  LC_7 Logic Functioning bit
 (43 14)  (1079 382)  (1079 382)  LC_7 Logic Functioning bit
 (12 15)  (1048 383)  (1048 383)  routing T_20_23.sp4_h_r_5 <X> T_20_23.sp4_v_t_46
 (18 15)  (1054 383)  (1054 383)  routing T_20_23.sp4_h_l_16 <X> T_20_23.lc_trk_g3_5
 (26 15)  (1062 383)  (1062 383)  routing T_20_23.lc_trk_g1_2 <X> T_20_23.wire_logic_cluster/lc_7/in_0
 (27 15)  (1063 383)  (1063 383)  routing T_20_23.lc_trk_g1_2 <X> T_20_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 383)  (1065 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 383)  (1066 383)  routing T_20_23.lc_trk_g2_2 <X> T_20_23.wire_logic_cluster/lc_7/in_1
 (31 15)  (1067 383)  (1067 383)  routing T_20_23.lc_trk_g1_7 <X> T_20_23.wire_logic_cluster/lc_7/in_3
 (32 15)  (1068 383)  (1068 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (1071 383)  (1071 383)  routing T_20_23.lc_trk_g0_7 <X> T_20_23.input_2_7
 (36 15)  (1072 383)  (1072 383)  LC_7 Logic Functioning bit
 (39 15)  (1075 383)  (1075 383)  LC_7 Logic Functioning bit
 (40 15)  (1076 383)  (1076 383)  LC_7 Logic Functioning bit
 (51 15)  (1087 383)  (1087 383)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_21_23

 (8 0)  (1098 368)  (1098 368)  routing T_21_23.sp4_h_l_36 <X> T_21_23.sp4_h_r_1
 (22 1)  (1112 369)  (1112 369)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (1114 369)  (1114 369)  routing T_21_23.top_op_2 <X> T_21_23.lc_trk_g0_2
 (25 1)  (1115 369)  (1115 369)  routing T_21_23.top_op_2 <X> T_21_23.lc_trk_g0_2
 (0 2)  (1090 370)  (1090 370)  routing T_21_23.glb_netwk_6 <X> T_21_23.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 370)  (1091 370)  routing T_21_23.glb_netwk_6 <X> T_21_23.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 370)  (1092 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (1090 372)  (1090 372)  routing T_21_23.lc_trk_g3_3 <X> T_21_23.wire_logic_cluster/lc_7/cen
 (1 4)  (1091 372)  (1091 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (22 4)  (1112 372)  (1112 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (0 5)  (1090 373)  (1090 373)  routing T_21_23.lc_trk_g3_3 <X> T_21_23.wire_logic_cluster/lc_7/cen
 (1 5)  (1091 373)  (1091 373)  routing T_21_23.lc_trk_g3_3 <X> T_21_23.wire_logic_cluster/lc_7/cen
 (8 5)  (1098 373)  (1098 373)  routing T_21_23.sp4_h_l_47 <X> T_21_23.sp4_v_b_4
 (9 5)  (1099 373)  (1099 373)  routing T_21_23.sp4_h_l_47 <X> T_21_23.sp4_v_b_4
 (10 5)  (1100 373)  (1100 373)  routing T_21_23.sp4_h_l_47 <X> T_21_23.sp4_v_b_4
 (21 5)  (1111 373)  (1111 373)  routing T_21_23.sp4_r_v_b_27 <X> T_21_23.lc_trk_g1_3
 (15 6)  (1105 374)  (1105 374)  routing T_21_23.sp4_v_b_21 <X> T_21_23.lc_trk_g1_5
 (16 6)  (1106 374)  (1106 374)  routing T_21_23.sp4_v_b_21 <X> T_21_23.lc_trk_g1_5
 (17 6)  (1107 374)  (1107 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (8 7)  (1098 375)  (1098 375)  routing T_21_23.sp4_h_l_41 <X> T_21_23.sp4_v_t_41
 (21 12)  (1111 380)  (1111 380)  routing T_21_23.sp4_h_r_35 <X> T_21_23.lc_trk_g3_3
 (22 12)  (1112 380)  (1112 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1113 380)  (1113 380)  routing T_21_23.sp4_h_r_35 <X> T_21_23.lc_trk_g3_3
 (24 12)  (1114 380)  (1114 380)  routing T_21_23.sp4_h_r_35 <X> T_21_23.lc_trk_g3_3
 (1 14)  (1091 382)  (1091 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (5 14)  (1095 382)  (1095 382)  routing T_21_23.sp4_v_b_9 <X> T_21_23.sp4_h_l_44
 (27 14)  (1117 382)  (1117 382)  routing T_21_23.lc_trk_g1_3 <X> T_21_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 382)  (1119 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 382)  (1122 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (37 14)  (1127 382)  (1127 382)  LC_7 Logic Functioning bit
 (39 14)  (1129 382)  (1129 382)  LC_7 Logic Functioning bit
 (41 14)  (1131 382)  (1131 382)  LC_7 Logic Functioning bit
 (43 14)  (1133 382)  (1133 382)  LC_7 Logic Functioning bit
 (45 14)  (1135 382)  (1135 382)  LC_7 Logic Functioning bit
 (48 14)  (1138 382)  (1138 382)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (0 15)  (1090 383)  (1090 383)  routing T_21_23.lc_trk_g1_5 <X> T_21_23.wire_logic_cluster/lc_7/s_r
 (1 15)  (1091 383)  (1091 383)  routing T_21_23.lc_trk_g1_5 <X> T_21_23.wire_logic_cluster/lc_7/s_r
 (30 15)  (1120 383)  (1120 383)  routing T_21_23.lc_trk_g1_3 <X> T_21_23.wire_logic_cluster/lc_7/in_1
 (31 15)  (1121 383)  (1121 383)  routing T_21_23.lc_trk_g0_2 <X> T_21_23.wire_logic_cluster/lc_7/in_3
 (37 15)  (1127 383)  (1127 383)  LC_7 Logic Functioning bit
 (39 15)  (1129 383)  (1129 383)  LC_7 Logic Functioning bit
 (41 15)  (1131 383)  (1131 383)  LC_7 Logic Functioning bit
 (43 15)  (1133 383)  (1133 383)  LC_7 Logic Functioning bit
 (48 15)  (1138 383)  (1138 383)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (1141 383)  (1141 383)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_22_23

 (22 0)  (1166 368)  (1166 368)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (1167 368)  (1167 368)  routing T_22_23.sp12_h_l_16 <X> T_22_23.lc_trk_g0_3
 (27 0)  (1171 368)  (1171 368)  routing T_22_23.lc_trk_g1_0 <X> T_22_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 368)  (1173 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 368)  (1176 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 368)  (1180 368)  LC_0 Logic Functioning bit
 (38 0)  (1182 368)  (1182 368)  LC_0 Logic Functioning bit
 (45 0)  (1189 368)  (1189 368)  LC_0 Logic Functioning bit
 (46 0)  (1190 368)  (1190 368)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (21 1)  (1165 369)  (1165 369)  routing T_22_23.sp12_h_l_16 <X> T_22_23.lc_trk_g0_3
 (28 1)  (1172 369)  (1172 369)  routing T_22_23.lc_trk_g2_0 <X> T_22_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 369)  (1173 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (1175 369)  (1175 369)  routing T_22_23.lc_trk_g0_3 <X> T_22_23.wire_logic_cluster/lc_0/in_3
 (36 1)  (1180 369)  (1180 369)  LC_0 Logic Functioning bit
 (37 1)  (1181 369)  (1181 369)  LC_0 Logic Functioning bit
 (38 1)  (1182 369)  (1182 369)  LC_0 Logic Functioning bit
 (39 1)  (1183 369)  (1183 369)  LC_0 Logic Functioning bit
 (40 1)  (1184 369)  (1184 369)  LC_0 Logic Functioning bit
 (42 1)  (1186 369)  (1186 369)  LC_0 Logic Functioning bit
 (44 1)  (1188 369)  (1188 369)  LC_0 Logic Functioning bit
 (45 1)  (1189 369)  (1189 369)  LC_0 Logic Functioning bit
 (0 2)  (1144 370)  (1144 370)  routing T_22_23.lc_trk_g3_1 <X> T_22_23.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 370)  (1146 370)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (1144 371)  (1144 371)  routing T_22_23.lc_trk_g3_1 <X> T_22_23.wire_logic_cluster/lc_7/clk
 (2 3)  (1146 371)  (1146 371)  routing T_22_23.lc_trk_g3_1 <X> T_22_23.wire_logic_cluster/lc_7/clk
 (15 3)  (1159 371)  (1159 371)  routing T_22_23.sp4_v_t_9 <X> T_22_23.lc_trk_g0_4
 (16 3)  (1160 371)  (1160 371)  routing T_22_23.sp4_v_t_9 <X> T_22_23.lc_trk_g0_4
 (17 3)  (1161 371)  (1161 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (8 4)  (1152 372)  (1152 372)  routing T_22_23.sp4_v_b_10 <X> T_22_23.sp4_h_r_4
 (9 4)  (1153 372)  (1153 372)  routing T_22_23.sp4_v_b_10 <X> T_22_23.sp4_h_r_4
 (10 4)  (1154 372)  (1154 372)  routing T_22_23.sp4_v_b_10 <X> T_22_23.sp4_h_r_4
 (14 4)  (1158 372)  (1158 372)  routing T_22_23.bnr_op_0 <X> T_22_23.lc_trk_g1_0
 (11 5)  (1155 373)  (1155 373)  routing T_22_23.sp4_h_l_44 <X> T_22_23.sp4_h_r_5
 (13 5)  (1157 373)  (1157 373)  routing T_22_23.sp4_h_l_44 <X> T_22_23.sp4_h_r_5
 (14 5)  (1158 373)  (1158 373)  routing T_22_23.bnr_op_0 <X> T_22_23.lc_trk_g1_0
 (17 5)  (1161 373)  (1161 373)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (4 9)  (1148 377)  (1148 377)  routing T_22_23.sp4_h_l_47 <X> T_22_23.sp4_h_r_6
 (6 9)  (1150 377)  (1150 377)  routing T_22_23.sp4_h_l_47 <X> T_22_23.sp4_h_r_6
 (17 9)  (1161 377)  (1161 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (17 12)  (1161 380)  (1161 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (1 14)  (1145 382)  (1145 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (1145 383)  (1145 383)  routing T_22_23.lc_trk_g0_4 <X> T_22_23.wire_logic_cluster/lc_7/s_r


LogicTile_23_23

 (27 0)  (1225 368)  (1225 368)  routing T_23_23.lc_trk_g1_4 <X> T_23_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 368)  (1227 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1228 368)  (1228 368)  routing T_23_23.lc_trk_g1_4 <X> T_23_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 368)  (1230 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 368)  (1232 368)  routing T_23_23.lc_trk_g1_0 <X> T_23_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 368)  (1234 368)  LC_0 Logic Functioning bit
 (37 0)  (1235 368)  (1235 368)  LC_0 Logic Functioning bit
 (38 0)  (1236 368)  (1236 368)  LC_0 Logic Functioning bit
 (39 0)  (1237 368)  (1237 368)  LC_0 Logic Functioning bit
 (41 0)  (1239 368)  (1239 368)  LC_0 Logic Functioning bit
 (43 0)  (1241 368)  (1241 368)  LC_0 Logic Functioning bit
 (45 0)  (1243 368)  (1243 368)  LC_0 Logic Functioning bit
 (15 1)  (1213 369)  (1213 369)  routing T_23_23.bot_op_0 <X> T_23_23.lc_trk_g0_0
 (17 1)  (1215 369)  (1215 369)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (29 1)  (1227 369)  (1227 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (36 1)  (1234 369)  (1234 369)  LC_0 Logic Functioning bit
 (38 1)  (1236 369)  (1236 369)  LC_0 Logic Functioning bit
 (45 1)  (1243 369)  (1243 369)  LC_0 Logic Functioning bit
 (0 2)  (1198 370)  (1198 370)  routing T_23_23.lc_trk_g3_1 <X> T_23_23.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 370)  (1200 370)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (1198 371)  (1198 371)  routing T_23_23.lc_trk_g3_1 <X> T_23_23.wire_logic_cluster/lc_7/clk
 (2 3)  (1200 371)  (1200 371)  routing T_23_23.lc_trk_g3_1 <X> T_23_23.wire_logic_cluster/lc_7/clk
 (14 4)  (1212 372)  (1212 372)  routing T_23_23.sp4_v_b_8 <X> T_23_23.lc_trk_g1_0
 (14 5)  (1212 373)  (1212 373)  routing T_23_23.sp4_v_b_8 <X> T_23_23.lc_trk_g1_0
 (16 5)  (1214 373)  (1214 373)  routing T_23_23.sp4_v_b_8 <X> T_23_23.lc_trk_g1_0
 (17 5)  (1215 373)  (1215 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (14 7)  (1212 375)  (1212 375)  routing T_23_23.sp12_h_r_20 <X> T_23_23.lc_trk_g1_4
 (16 7)  (1214 375)  (1214 375)  routing T_23_23.sp12_h_r_20 <X> T_23_23.lc_trk_g1_4
 (17 7)  (1215 375)  (1215 375)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (10 10)  (1208 378)  (1208 378)  routing T_23_23.sp4_v_b_2 <X> T_23_23.sp4_h_l_42
 (3 11)  (1201 379)  (1201 379)  routing T_23_23.sp12_v_b_1 <X> T_23_23.sp12_h_l_22
 (14 11)  (1212 379)  (1212 379)  routing T_23_23.sp4_r_v_b_36 <X> T_23_23.lc_trk_g2_4
 (17 11)  (1215 379)  (1215 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (17 12)  (1215 380)  (1215 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (1216 381)  (1216 381)  routing T_23_23.sp4_r_v_b_41 <X> T_23_23.lc_trk_g3_1
 (0 14)  (1198 382)  (1198 382)  routing T_23_23.lc_trk_g2_4 <X> T_23_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (1199 382)  (1199 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (1199 383)  (1199 383)  routing T_23_23.lc_trk_g2_4 <X> T_23_23.wire_logic_cluster/lc_7/s_r


LogicTile_24_23

 (27 0)  (1279 368)  (1279 368)  routing T_24_23.lc_trk_g3_0 <X> T_24_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (1280 368)  (1280 368)  routing T_24_23.lc_trk_g3_0 <X> T_24_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 368)  (1281 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1284 368)  (1284 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 368)  (1286 368)  routing T_24_23.lc_trk_g1_0 <X> T_24_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 368)  (1288 368)  LC_0 Logic Functioning bit
 (37 0)  (1289 368)  (1289 368)  LC_0 Logic Functioning bit
 (38 0)  (1290 368)  (1290 368)  LC_0 Logic Functioning bit
 (39 0)  (1291 368)  (1291 368)  LC_0 Logic Functioning bit
 (41 0)  (1293 368)  (1293 368)  LC_0 Logic Functioning bit
 (43 0)  (1295 368)  (1295 368)  LC_0 Logic Functioning bit
 (45 0)  (1297 368)  (1297 368)  LC_0 Logic Functioning bit
 (26 1)  (1278 369)  (1278 369)  routing T_24_23.lc_trk_g3_3 <X> T_24_23.wire_logic_cluster/lc_0/in_0
 (27 1)  (1279 369)  (1279 369)  routing T_24_23.lc_trk_g3_3 <X> T_24_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (1280 369)  (1280 369)  routing T_24_23.lc_trk_g3_3 <X> T_24_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 369)  (1281 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (36 1)  (1288 369)  (1288 369)  LC_0 Logic Functioning bit
 (38 1)  (1290 369)  (1290 369)  LC_0 Logic Functioning bit
 (44 1)  (1296 369)  (1296 369)  LC_0 Logic Functioning bit
 (45 1)  (1297 369)  (1297 369)  LC_0 Logic Functioning bit
 (48 1)  (1300 369)  (1300 369)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (1252 370)  (1252 370)  routing T_24_23.lc_trk_g3_1 <X> T_24_23.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 370)  (1254 370)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (1252 371)  (1252 371)  routing T_24_23.lc_trk_g3_1 <X> T_24_23.wire_logic_cluster/lc_7/clk
 (2 3)  (1254 371)  (1254 371)  routing T_24_23.lc_trk_g3_1 <X> T_24_23.wire_logic_cluster/lc_7/clk
 (14 4)  (1266 372)  (1266 372)  routing T_24_23.lft_op_0 <X> T_24_23.lc_trk_g1_0
 (15 5)  (1267 373)  (1267 373)  routing T_24_23.lft_op_0 <X> T_24_23.lc_trk_g1_0
 (17 5)  (1269 373)  (1269 373)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (14 11)  (1266 379)  (1266 379)  routing T_24_23.sp4_h_l_17 <X> T_24_23.lc_trk_g2_4
 (15 11)  (1267 379)  (1267 379)  routing T_24_23.sp4_h_l_17 <X> T_24_23.lc_trk_g2_4
 (16 11)  (1268 379)  (1268 379)  routing T_24_23.sp4_h_l_17 <X> T_24_23.lc_trk_g2_4
 (17 11)  (1269 379)  (1269 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (14 12)  (1266 380)  (1266 380)  routing T_24_23.sp4_h_r_40 <X> T_24_23.lc_trk_g3_0
 (15 12)  (1267 380)  (1267 380)  routing T_24_23.sp4_v_t_28 <X> T_24_23.lc_trk_g3_1
 (16 12)  (1268 380)  (1268 380)  routing T_24_23.sp4_v_t_28 <X> T_24_23.lc_trk_g3_1
 (17 12)  (1269 380)  (1269 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (1274 380)  (1274 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (14 13)  (1266 381)  (1266 381)  routing T_24_23.sp4_h_r_40 <X> T_24_23.lc_trk_g3_0
 (15 13)  (1267 381)  (1267 381)  routing T_24_23.sp4_h_r_40 <X> T_24_23.lc_trk_g3_0
 (16 13)  (1268 381)  (1268 381)  routing T_24_23.sp4_h_r_40 <X> T_24_23.lc_trk_g3_0
 (17 13)  (1269 381)  (1269 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (21 13)  (1273 381)  (1273 381)  routing T_24_23.sp4_r_v_b_43 <X> T_24_23.lc_trk_g3_3
 (0 14)  (1252 382)  (1252 382)  routing T_24_23.lc_trk_g2_4 <X> T_24_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (1253 382)  (1253 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (1253 383)  (1253 383)  routing T_24_23.lc_trk_g2_4 <X> T_24_23.wire_logic_cluster/lc_7/s_r


RAM_Tile_25_23

 (7 1)  (1313 369)  (1313 369)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 370)  (1306 370)  routing T_25_23.glb_netwk_6 <X> T_25_23.wire_bram/ram/RCLK
 (1 2)  (1307 370)  (1307 370)  routing T_25_23.glb_netwk_6 <X> T_25_23.wire_bram/ram/RCLK
 (2 2)  (1308 370)  (1308 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (17 2)  (1323 370)  (1323 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (18 3)  (1324 371)  (1324 371)  routing T_25_23.sp4_r_v_b_29 <X> T_25_23.lc_trk_g0_5
 (29 4)  (1335 372)  (1335 372)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_5 wire_bram/ram/WDATA_13
 (30 4)  (1336 372)  (1336 372)  routing T_25_23.lc_trk_g0_5 <X> T_25_23.wire_bram/ram/WDATA_13
 (40 4)  (1346 372)  (1346 372)  Enable bit of Mux _out_links/OutMuxa_2 => wire_bram/ram/RDATA_13 sp4_r_v_b_21
 (21 8)  (1327 376)  (1327 376)  routing T_25_23.sp4_h_r_43 <X> T_25_23.lc_trk_g2_3
 (22 8)  (1328 376)  (1328 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (1329 376)  (1329 376)  routing T_25_23.sp4_h_r_43 <X> T_25_23.lc_trk_g2_3
 (24 8)  (1330 376)  (1330 376)  routing T_25_23.sp4_h_r_43 <X> T_25_23.lc_trk_g2_3
 (21 9)  (1327 377)  (1327 377)  routing T_25_23.sp4_h_r_43 <X> T_25_23.lc_trk_g2_3
 (6 10)  (1312 378)  (1312 378)  routing T_25_23.sp4_h_l_36 <X> T_25_23.sp4_v_t_43
 (17 11)  (1323 379)  (1323 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (28 12)  (1334 380)  (1334 380)  routing T_25_23.lc_trk_g2_3 <X> T_25_23.wire_bram/ram/WDATA_9
 (29 12)  (1335 380)  (1335 380)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_3 wire_bram/ram/WDATA_9
 (30 13)  (1336 381)  (1336 381)  routing T_25_23.lc_trk_g2_3 <X> T_25_23.wire_bram/ram/WDATA_9
 (41 13)  (1347 381)  (1347 381)  Enable bit of Mux _out_links/OutMux9_6 => wire_bram/ram/RDATA_9 sp4_r_v_b_13
 (0 14)  (1306 382)  (1306 382)  routing T_25_23.lc_trk_g2_4 <X> T_25_23.wire_bram/ram/RE
 (1 14)  (1307 382)  (1307 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 383)  (1307 383)  routing T_25_23.lc_trk_g2_4 <X> T_25_23.wire_bram/ram/RE


LogicTile_26_23

 (13 2)  (1361 370)  (1361 370)  routing T_26_23.sp4_v_b_2 <X> T_26_23.sp4_v_t_39
 (12 7)  (1360 375)  (1360 375)  routing T_26_23.sp4_h_l_40 <X> T_26_23.sp4_v_t_40


IO_Tile_33_23

 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (16 0)  (1 352)  (1 352)  IOB_0 IO Functioning bit
 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (16 4)  (1 356)  (1 356)  IOB_0 IO Functioning bit
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (5 6)  (12 358)  (12 358)  routing T_0_22.span4_vert_b_7 <X> T_0_22.lc_trk_g0_7
 (7 6)  (10 358)  (10 358)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (9 359)  (9 359)  routing T_0_22.span4_vert_b_7 <X> T_0_22.lc_trk_g0_7
 (13 10)  (4 362)  (4 362)  routing T_0_22.lc_trk_g0_7 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 362)  (1 362)  IOB_1 IO Functioning bit
 (12 11)  (5 363)  (5 363)  routing T_0_22.lc_trk_g0_7 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 363)  (4 363)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit
 (16 14)  (1 366)  (1 366)  IOB_1 IO Functioning bit


LogicTile_7_22

 (4 2)  (346 354)  (346 354)  routing T_7_22.sp4_h_r_0 <X> T_7_22.sp4_v_t_37
 (5 3)  (347 355)  (347 355)  routing T_7_22.sp4_h_r_0 <X> T_7_22.sp4_v_t_37
 (3 6)  (345 358)  (345 358)  routing T_7_22.sp12_h_r_0 <X> T_7_22.sp12_v_t_23
 (3 7)  (345 359)  (345 359)  routing T_7_22.sp12_h_r_0 <X> T_7_22.sp12_v_t_23


RAM_Tile_8_22

 (8 13)  (404 365)  (404 365)  routing T_8_22.sp4_h_r_10 <X> T_8_22.sp4_v_b_10


LogicTile_9_22

 (14 0)  (452 352)  (452 352)  routing T_9_22.wire_logic_cluster/lc_0/out <X> T_9_22.lc_trk_g0_0
 (26 0)  (464 352)  (464 352)  routing T_9_22.lc_trk_g1_5 <X> T_9_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (465 352)  (465 352)  routing T_9_22.lc_trk_g3_2 <X> T_9_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 352)  (466 352)  routing T_9_22.lc_trk_g3_2 <X> T_9_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 352)  (467 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 352)  (470 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 352)  (472 352)  routing T_9_22.lc_trk_g1_0 <X> T_9_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 352)  (474 352)  LC_0 Logic Functioning bit
 (38 0)  (476 352)  (476 352)  LC_0 Logic Functioning bit
 (42 0)  (480 352)  (480 352)  LC_0 Logic Functioning bit
 (43 0)  (481 352)  (481 352)  LC_0 Logic Functioning bit
 (45 0)  (483 352)  (483 352)  LC_0 Logic Functioning bit
 (17 1)  (455 353)  (455 353)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (27 1)  (465 353)  (465 353)  routing T_9_22.lc_trk_g1_5 <X> T_9_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 353)  (467 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 353)  (468 353)  routing T_9_22.lc_trk_g3_2 <X> T_9_22.wire_logic_cluster/lc_0/in_1
 (32 1)  (470 353)  (470 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (42 1)  (480 353)  (480 353)  LC_0 Logic Functioning bit
 (43 1)  (481 353)  (481 353)  LC_0 Logic Functioning bit
 (0 2)  (438 354)  (438 354)  routing T_9_22.glb_netwk_6 <X> T_9_22.wire_logic_cluster/lc_7/clk
 (1 2)  (439 354)  (439 354)  routing T_9_22.glb_netwk_6 <X> T_9_22.wire_logic_cluster/lc_7/clk
 (2 2)  (440 354)  (440 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (452 354)  (452 354)  routing T_9_22.wire_logic_cluster/lc_4/out <X> T_9_22.lc_trk_g0_4
 (17 3)  (455 355)  (455 355)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (25 4)  (463 356)  (463 356)  routing T_9_22.sp4_v_b_10 <X> T_9_22.lc_trk_g1_2
 (26 4)  (464 356)  (464 356)  routing T_9_22.lc_trk_g1_5 <X> T_9_22.wire_logic_cluster/lc_2/in_0
 (27 4)  (465 356)  (465 356)  routing T_9_22.lc_trk_g3_2 <X> T_9_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (466 356)  (466 356)  routing T_9_22.lc_trk_g3_2 <X> T_9_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 356)  (467 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 356)  (470 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 356)  (472 356)  routing T_9_22.lc_trk_g1_0 <X> T_9_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 356)  (474 356)  LC_2 Logic Functioning bit
 (41 4)  (479 356)  (479 356)  LC_2 Logic Functioning bit
 (43 4)  (481 356)  (481 356)  LC_2 Logic Functioning bit
 (45 4)  (483 356)  (483 356)  LC_2 Logic Functioning bit
 (15 5)  (453 357)  (453 357)  routing T_9_22.sp4_v_t_5 <X> T_9_22.lc_trk_g1_0
 (16 5)  (454 357)  (454 357)  routing T_9_22.sp4_v_t_5 <X> T_9_22.lc_trk_g1_0
 (17 5)  (455 357)  (455 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 5)  (460 357)  (460 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (461 357)  (461 357)  routing T_9_22.sp4_v_b_10 <X> T_9_22.lc_trk_g1_2
 (25 5)  (463 357)  (463 357)  routing T_9_22.sp4_v_b_10 <X> T_9_22.lc_trk_g1_2
 (27 5)  (465 357)  (465 357)  routing T_9_22.lc_trk_g1_5 <X> T_9_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 357)  (467 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 357)  (468 357)  routing T_9_22.lc_trk_g3_2 <X> T_9_22.wire_logic_cluster/lc_2/in_1
 (32 5)  (470 357)  (470 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (471 357)  (471 357)  routing T_9_22.lc_trk_g3_1 <X> T_9_22.input_2_2
 (34 5)  (472 357)  (472 357)  routing T_9_22.lc_trk_g3_1 <X> T_9_22.input_2_2
 (37 5)  (475 357)  (475 357)  LC_2 Logic Functioning bit
 (41 5)  (479 357)  (479 357)  LC_2 Logic Functioning bit
 (43 5)  (481 357)  (481 357)  LC_2 Logic Functioning bit
 (15 6)  (453 358)  (453 358)  routing T_9_22.bot_op_5 <X> T_9_22.lc_trk_g1_5
 (17 6)  (455 358)  (455 358)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (26 8)  (464 360)  (464 360)  routing T_9_22.lc_trk_g1_5 <X> T_9_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (465 360)  (465 360)  routing T_9_22.lc_trk_g1_2 <X> T_9_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 360)  (467 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (470 360)  (470 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 360)  (471 360)  routing T_9_22.lc_trk_g3_0 <X> T_9_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 360)  (472 360)  routing T_9_22.lc_trk_g3_0 <X> T_9_22.wire_logic_cluster/lc_4/in_3
 (35 8)  (473 360)  (473 360)  routing T_9_22.lc_trk_g0_4 <X> T_9_22.input_2_4
 (36 8)  (474 360)  (474 360)  LC_4 Logic Functioning bit
 (37 8)  (475 360)  (475 360)  LC_4 Logic Functioning bit
 (43 8)  (481 360)  (481 360)  LC_4 Logic Functioning bit
 (45 8)  (483 360)  (483 360)  LC_4 Logic Functioning bit
 (46 8)  (484 360)  (484 360)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (27 9)  (465 361)  (465 361)  routing T_9_22.lc_trk_g1_5 <X> T_9_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 361)  (467 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 361)  (468 361)  routing T_9_22.lc_trk_g1_2 <X> T_9_22.wire_logic_cluster/lc_4/in_1
 (32 9)  (470 361)  (470 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (474 361)  (474 361)  LC_4 Logic Functioning bit
 (41 9)  (479 361)  (479 361)  LC_4 Logic Functioning bit
 (42 9)  (480 361)  (480 361)  LC_4 Logic Functioning bit
 (43 9)  (481 361)  (481 361)  LC_4 Logic Functioning bit
 (17 12)  (455 364)  (455 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (25 12)  (463 364)  (463 364)  routing T_9_22.wire_logic_cluster/lc_2/out <X> T_9_22.lc_trk_g3_2
 (14 13)  (452 365)  (452 365)  routing T_9_22.sp12_v_b_16 <X> T_9_22.lc_trk_g3_0
 (16 13)  (454 365)  (454 365)  routing T_9_22.sp12_v_b_16 <X> T_9_22.lc_trk_g3_0
 (17 13)  (455 365)  (455 365)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (18 13)  (456 365)  (456 365)  routing T_9_22.sp4_r_v_b_41 <X> T_9_22.lc_trk_g3_1
 (22 13)  (460 365)  (460 365)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2


LogicTile_10_22

 (14 0)  (506 352)  (506 352)  routing T_10_22.sp4_h_r_8 <X> T_10_22.lc_trk_g0_0
 (15 1)  (507 353)  (507 353)  routing T_10_22.sp4_h_r_8 <X> T_10_22.lc_trk_g0_0
 (16 1)  (508 353)  (508 353)  routing T_10_22.sp4_h_r_8 <X> T_10_22.lc_trk_g0_0
 (17 1)  (509 353)  (509 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (28 4)  (520 356)  (520 356)  routing T_10_22.lc_trk_g2_1 <X> T_10_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 356)  (521 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 356)  (524 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 356)  (525 356)  routing T_10_22.lc_trk_g3_2 <X> T_10_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 356)  (526 356)  routing T_10_22.lc_trk_g3_2 <X> T_10_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 356)  (528 356)  LC_2 Logic Functioning bit
 (38 4)  (530 356)  (530 356)  LC_2 Logic Functioning bit
 (39 4)  (531 356)  (531 356)  LC_2 Logic Functioning bit
 (41 4)  (533 356)  (533 356)  LC_2 Logic Functioning bit
 (43 4)  (535 356)  (535 356)  LC_2 Logic Functioning bit
 (28 5)  (520 357)  (520 357)  routing T_10_22.lc_trk_g2_0 <X> T_10_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 357)  (521 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 357)  (523 357)  routing T_10_22.lc_trk_g3_2 <X> T_10_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 357)  (524 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (41 5)  (533 357)  (533 357)  LC_2 Logic Functioning bit
 (43 5)  (535 357)  (535 357)  LC_2 Logic Functioning bit
 (51 5)  (543 357)  (543 357)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 8)  (509 360)  (509 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (14 9)  (506 361)  (506 361)  routing T_10_22.tnl_op_0 <X> T_10_22.lc_trk_g2_0
 (15 9)  (507 361)  (507 361)  routing T_10_22.tnl_op_0 <X> T_10_22.lc_trk_g2_0
 (17 9)  (509 361)  (509 361)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (18 9)  (510 361)  (510 361)  routing T_10_22.sp4_r_v_b_33 <X> T_10_22.lc_trk_g2_1
 (25 12)  (517 364)  (517 364)  routing T_10_22.sp4_h_r_34 <X> T_10_22.lc_trk_g3_2
 (22 13)  (514 365)  (514 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (515 365)  (515 365)  routing T_10_22.sp4_h_r_34 <X> T_10_22.lc_trk_g3_2
 (24 13)  (516 365)  (516 365)  routing T_10_22.sp4_h_r_34 <X> T_10_22.lc_trk_g3_2


LogicTile_11_22

 (14 0)  (560 352)  (560 352)  routing T_11_22.sp4_h_r_8 <X> T_11_22.lc_trk_g0_0
 (25 0)  (571 352)  (571 352)  routing T_11_22.lft_op_2 <X> T_11_22.lc_trk_g0_2
 (15 1)  (561 353)  (561 353)  routing T_11_22.sp4_h_r_8 <X> T_11_22.lc_trk_g0_0
 (16 1)  (562 353)  (562 353)  routing T_11_22.sp4_h_r_8 <X> T_11_22.lc_trk_g0_0
 (17 1)  (563 353)  (563 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (568 353)  (568 353)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (570 353)  (570 353)  routing T_11_22.lft_op_2 <X> T_11_22.lc_trk_g0_2
 (0 2)  (546 354)  (546 354)  routing T_11_22.glb_netwk_6 <X> T_11_22.wire_logic_cluster/lc_7/clk
 (1 2)  (547 354)  (547 354)  routing T_11_22.glb_netwk_6 <X> T_11_22.wire_logic_cluster/lc_7/clk
 (2 2)  (548 354)  (548 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (560 354)  (560 354)  routing T_11_22.sp12_h_l_3 <X> T_11_22.lc_trk_g0_4
 (14 3)  (560 355)  (560 355)  routing T_11_22.sp12_h_l_3 <X> T_11_22.lc_trk_g0_4
 (15 3)  (561 355)  (561 355)  routing T_11_22.sp12_h_l_3 <X> T_11_22.lc_trk_g0_4
 (17 3)  (563 355)  (563 355)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (1 4)  (547 356)  (547 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (15 4)  (561 356)  (561 356)  routing T_11_22.bot_op_1 <X> T_11_22.lc_trk_g1_1
 (17 4)  (563 356)  (563 356)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (567 356)  (567 356)  routing T_11_22.wire_logic_cluster/lc_3/out <X> T_11_22.lc_trk_g1_3
 (22 4)  (568 356)  (568 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (571 356)  (571 356)  routing T_11_22.wire_logic_cluster/lc_2/out <X> T_11_22.lc_trk_g1_2
 (28 4)  (574 356)  (574 356)  routing T_11_22.lc_trk_g2_1 <X> T_11_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 356)  (575 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 356)  (578 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 356)  (579 356)  routing T_11_22.lc_trk_g3_0 <X> T_11_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 356)  (580 356)  routing T_11_22.lc_trk_g3_0 <X> T_11_22.wire_logic_cluster/lc_2/in_3
 (37 4)  (583 356)  (583 356)  LC_2 Logic Functioning bit
 (41 4)  (587 356)  (587 356)  LC_2 Logic Functioning bit
 (42 4)  (588 356)  (588 356)  LC_2 Logic Functioning bit
 (43 4)  (589 356)  (589 356)  LC_2 Logic Functioning bit
 (45 4)  (591 356)  (591 356)  LC_2 Logic Functioning bit
 (1 5)  (547 357)  (547 357)  routing T_11_22.lc_trk_g0_2 <X> T_11_22.wire_logic_cluster/lc_7/cen
 (22 5)  (568 357)  (568 357)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (573 357)  (573 357)  routing T_11_22.lc_trk_g1_1 <X> T_11_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 357)  (575 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (578 357)  (578 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (37 5)  (583 357)  (583 357)  LC_2 Logic Functioning bit
 (42 5)  (588 357)  (588 357)  LC_2 Logic Functioning bit
 (25 6)  (571 358)  (571 358)  routing T_11_22.sp4_h_r_14 <X> T_11_22.lc_trk_g1_6
 (27 6)  (573 358)  (573 358)  routing T_11_22.lc_trk_g3_1 <X> T_11_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 358)  (574 358)  routing T_11_22.lc_trk_g3_1 <X> T_11_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 358)  (575 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 358)  (577 358)  routing T_11_22.lc_trk_g0_4 <X> T_11_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 358)  (578 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (37 6)  (583 358)  (583 358)  LC_3 Logic Functioning bit
 (39 6)  (585 358)  (585 358)  LC_3 Logic Functioning bit
 (45 6)  (591 358)  (591 358)  LC_3 Logic Functioning bit
 (22 7)  (568 359)  (568 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (569 359)  (569 359)  routing T_11_22.sp4_h_r_14 <X> T_11_22.lc_trk_g1_6
 (24 7)  (570 359)  (570 359)  routing T_11_22.sp4_h_r_14 <X> T_11_22.lc_trk_g1_6
 (27 7)  (573 359)  (573 359)  routing T_11_22.lc_trk_g3_0 <X> T_11_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 359)  (574 359)  routing T_11_22.lc_trk_g3_0 <X> T_11_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 359)  (575 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (32 7)  (578 359)  (578 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (580 359)  (580 359)  routing T_11_22.lc_trk_g1_2 <X> T_11_22.input_2_3
 (35 7)  (581 359)  (581 359)  routing T_11_22.lc_trk_g1_2 <X> T_11_22.input_2_3
 (36 7)  (582 359)  (582 359)  LC_3 Logic Functioning bit
 (37 7)  (583 359)  (583 359)  LC_3 Logic Functioning bit
 (39 7)  (585 359)  (585 359)  LC_3 Logic Functioning bit
 (43 7)  (589 359)  (589 359)  LC_3 Logic Functioning bit
 (14 8)  (560 360)  (560 360)  routing T_11_22.rgt_op_0 <X> T_11_22.lc_trk_g2_0
 (16 8)  (562 360)  (562 360)  routing T_11_22.sp4_v_b_33 <X> T_11_22.lc_trk_g2_1
 (17 8)  (563 360)  (563 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (564 360)  (564 360)  routing T_11_22.sp4_v_b_33 <X> T_11_22.lc_trk_g2_1
 (27 8)  (573 360)  (573 360)  routing T_11_22.lc_trk_g3_0 <X> T_11_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 360)  (574 360)  routing T_11_22.lc_trk_g3_0 <X> T_11_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 360)  (575 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 360)  (577 360)  routing T_11_22.lc_trk_g1_6 <X> T_11_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 360)  (578 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 360)  (580 360)  routing T_11_22.lc_trk_g1_6 <X> T_11_22.wire_logic_cluster/lc_4/in_3
 (38 8)  (584 360)  (584 360)  LC_4 Logic Functioning bit
 (39 8)  (585 360)  (585 360)  LC_4 Logic Functioning bit
 (45 8)  (591 360)  (591 360)  LC_4 Logic Functioning bit
 (15 9)  (561 361)  (561 361)  routing T_11_22.rgt_op_0 <X> T_11_22.lc_trk_g2_0
 (17 9)  (563 361)  (563 361)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (18 9)  (564 361)  (564 361)  routing T_11_22.sp4_v_b_33 <X> T_11_22.lc_trk_g2_1
 (26 9)  (572 361)  (572 361)  routing T_11_22.lc_trk_g1_3 <X> T_11_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 361)  (573 361)  routing T_11_22.lc_trk_g1_3 <X> T_11_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 361)  (575 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 361)  (577 361)  routing T_11_22.lc_trk_g1_6 <X> T_11_22.wire_logic_cluster/lc_4/in_3
 (32 9)  (578 361)  (578 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (579 361)  (579 361)  routing T_11_22.lc_trk_g3_1 <X> T_11_22.input_2_4
 (34 9)  (580 361)  (580 361)  routing T_11_22.lc_trk_g3_1 <X> T_11_22.input_2_4
 (37 9)  (583 361)  (583 361)  LC_4 Logic Functioning bit
 (38 9)  (584 361)  (584 361)  LC_4 Logic Functioning bit
 (39 9)  (585 361)  (585 361)  LC_4 Logic Functioning bit
 (42 9)  (588 361)  (588 361)  LC_4 Logic Functioning bit
 (16 12)  (562 364)  (562 364)  routing T_11_22.sp4_v_b_33 <X> T_11_22.lc_trk_g3_1
 (17 12)  (563 364)  (563 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (564 364)  (564 364)  routing T_11_22.sp4_v_b_33 <X> T_11_22.lc_trk_g3_1
 (26 12)  (572 364)  (572 364)  routing T_11_22.lc_trk_g3_7 <X> T_11_22.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 364)  (573 364)  routing T_11_22.lc_trk_g3_0 <X> T_11_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 364)  (574 364)  routing T_11_22.lc_trk_g3_0 <X> T_11_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 364)  (575 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (578 364)  (578 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 364)  (579 364)  routing T_11_22.lc_trk_g2_1 <X> T_11_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 364)  (582 364)  LC_6 Logic Functioning bit
 (38 12)  (584 364)  (584 364)  LC_6 Logic Functioning bit
 (40 12)  (586 364)  (586 364)  LC_6 Logic Functioning bit
 (42 12)  (588 364)  (588 364)  LC_6 Logic Functioning bit
 (17 13)  (563 365)  (563 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (564 365)  (564 365)  routing T_11_22.sp4_v_b_33 <X> T_11_22.lc_trk_g3_1
 (26 13)  (572 365)  (572 365)  routing T_11_22.lc_trk_g3_7 <X> T_11_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 365)  (573 365)  routing T_11_22.lc_trk_g3_7 <X> T_11_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 365)  (574 365)  routing T_11_22.lc_trk_g3_7 <X> T_11_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 365)  (575 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (578 365)  (578 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (579 365)  (579 365)  routing T_11_22.lc_trk_g2_0 <X> T_11_22.input_2_6
 (36 13)  (582 365)  (582 365)  LC_6 Logic Functioning bit
 (37 13)  (583 365)  (583 365)  LC_6 Logic Functioning bit
 (38 13)  (584 365)  (584 365)  LC_6 Logic Functioning bit
 (39 13)  (585 365)  (585 365)  LC_6 Logic Functioning bit
 (40 13)  (586 365)  (586 365)  LC_6 Logic Functioning bit
 (48 13)  (594 365)  (594 365)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (21 14)  (567 366)  (567 366)  routing T_11_22.sp4_h_l_34 <X> T_11_22.lc_trk_g3_7
 (22 14)  (568 366)  (568 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (569 366)  (569 366)  routing T_11_22.sp4_h_l_34 <X> T_11_22.lc_trk_g3_7
 (24 14)  (570 366)  (570 366)  routing T_11_22.sp4_h_l_34 <X> T_11_22.lc_trk_g3_7
 (27 14)  (573 366)  (573 366)  routing T_11_22.lc_trk_g3_7 <X> T_11_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 366)  (574 366)  routing T_11_22.lc_trk_g3_7 <X> T_11_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 366)  (575 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 366)  (576 366)  routing T_11_22.lc_trk_g3_7 <X> T_11_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 366)  (578 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 366)  (579 366)  routing T_11_22.lc_trk_g2_0 <X> T_11_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 366)  (582 366)  LC_7 Logic Functioning bit
 (37 14)  (583 366)  (583 366)  LC_7 Logic Functioning bit
 (38 14)  (584 366)  (584 366)  LC_7 Logic Functioning bit
 (39 14)  (585 366)  (585 366)  LC_7 Logic Functioning bit
 (41 14)  (587 366)  (587 366)  LC_7 Logic Functioning bit
 (42 14)  (588 366)  (588 366)  LC_7 Logic Functioning bit
 (43 14)  (589 366)  (589 366)  LC_7 Logic Functioning bit
 (21 15)  (567 367)  (567 367)  routing T_11_22.sp4_h_l_34 <X> T_11_22.lc_trk_g3_7
 (27 15)  (573 367)  (573 367)  routing T_11_22.lc_trk_g3_0 <X> T_11_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 367)  (574 367)  routing T_11_22.lc_trk_g3_0 <X> T_11_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 367)  (575 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 367)  (576 367)  routing T_11_22.lc_trk_g3_7 <X> T_11_22.wire_logic_cluster/lc_7/in_1
 (32 15)  (578 367)  (578 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (579 367)  (579 367)  routing T_11_22.lc_trk_g2_1 <X> T_11_22.input_2_7
 (36 15)  (582 367)  (582 367)  LC_7 Logic Functioning bit
 (37 15)  (583 367)  (583 367)  LC_7 Logic Functioning bit
 (39 15)  (585 367)  (585 367)  LC_7 Logic Functioning bit
 (40 15)  (586 367)  (586 367)  LC_7 Logic Functioning bit
 (41 15)  (587 367)  (587 367)  LC_7 Logic Functioning bit
 (42 15)  (588 367)  (588 367)  LC_7 Logic Functioning bit
 (43 15)  (589 367)  (589 367)  LC_7 Logic Functioning bit
 (48 15)  (594 367)  (594 367)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (52 15)  (598 367)  (598 367)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_12_22

 (14 0)  (614 352)  (614 352)  routing T_12_22.wire_logic_cluster/lc_0/out <X> T_12_22.lc_trk_g0_0
 (22 0)  (622 352)  (622 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (623 352)  (623 352)  routing T_12_22.sp4_h_r_3 <X> T_12_22.lc_trk_g0_3
 (24 0)  (624 352)  (624 352)  routing T_12_22.sp4_h_r_3 <X> T_12_22.lc_trk_g0_3
 (26 0)  (626 352)  (626 352)  routing T_12_22.lc_trk_g3_5 <X> T_12_22.wire_logic_cluster/lc_0/in_0
 (28 0)  (628 352)  (628 352)  routing T_12_22.lc_trk_g2_3 <X> T_12_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 352)  (629 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 352)  (631 352)  routing T_12_22.lc_trk_g1_6 <X> T_12_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 352)  (632 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 352)  (634 352)  routing T_12_22.lc_trk_g1_6 <X> T_12_22.wire_logic_cluster/lc_0/in_3
 (45 0)  (645 352)  (645 352)  LC_0 Logic Functioning bit
 (17 1)  (617 353)  (617 353)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (19 1)  (619 353)  (619 353)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (21 1)  (621 353)  (621 353)  routing T_12_22.sp4_h_r_3 <X> T_12_22.lc_trk_g0_3
 (27 1)  (627 353)  (627 353)  routing T_12_22.lc_trk_g3_5 <X> T_12_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 353)  (628 353)  routing T_12_22.lc_trk_g3_5 <X> T_12_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 353)  (629 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 353)  (630 353)  routing T_12_22.lc_trk_g2_3 <X> T_12_22.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 353)  (631 353)  routing T_12_22.lc_trk_g1_6 <X> T_12_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 353)  (632 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (636 353)  (636 353)  LC_0 Logic Functioning bit
 (37 1)  (637 353)  (637 353)  LC_0 Logic Functioning bit
 (41 1)  (641 353)  (641 353)  LC_0 Logic Functioning bit
 (42 1)  (642 353)  (642 353)  LC_0 Logic Functioning bit
 (43 1)  (643 353)  (643 353)  LC_0 Logic Functioning bit
 (47 1)  (647 353)  (647 353)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (600 354)  (600 354)  routing T_12_22.glb_netwk_6 <X> T_12_22.wire_logic_cluster/lc_7/clk
 (1 2)  (601 354)  (601 354)  routing T_12_22.glb_netwk_6 <X> T_12_22.wire_logic_cluster/lc_7/clk
 (2 2)  (602 354)  (602 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (617 354)  (617 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (25 2)  (625 354)  (625 354)  routing T_12_22.sp4_v_t_3 <X> T_12_22.lc_trk_g0_6
 (26 2)  (626 354)  (626 354)  routing T_12_22.lc_trk_g3_6 <X> T_12_22.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 354)  (627 354)  routing T_12_22.lc_trk_g3_5 <X> T_12_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 354)  (628 354)  routing T_12_22.lc_trk_g3_5 <X> T_12_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 354)  (629 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 354)  (630 354)  routing T_12_22.lc_trk_g3_5 <X> T_12_22.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 354)  (631 354)  routing T_12_22.lc_trk_g0_6 <X> T_12_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 354)  (632 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (636 354)  (636 354)  LC_1 Logic Functioning bit
 (42 2)  (642 354)  (642 354)  LC_1 Logic Functioning bit
 (43 2)  (643 354)  (643 354)  LC_1 Logic Functioning bit
 (48 2)  (648 354)  (648 354)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (14 3)  (614 355)  (614 355)  routing T_12_22.sp4_h_r_4 <X> T_12_22.lc_trk_g0_4
 (15 3)  (615 355)  (615 355)  routing T_12_22.sp4_h_r_4 <X> T_12_22.lc_trk_g0_4
 (16 3)  (616 355)  (616 355)  routing T_12_22.sp4_h_r_4 <X> T_12_22.lc_trk_g0_4
 (17 3)  (617 355)  (617 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (18 3)  (618 355)  (618 355)  routing T_12_22.sp4_r_v_b_29 <X> T_12_22.lc_trk_g0_5
 (22 3)  (622 355)  (622 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (623 355)  (623 355)  routing T_12_22.sp4_v_t_3 <X> T_12_22.lc_trk_g0_6
 (25 3)  (625 355)  (625 355)  routing T_12_22.sp4_v_t_3 <X> T_12_22.lc_trk_g0_6
 (26 3)  (626 355)  (626 355)  routing T_12_22.lc_trk_g3_6 <X> T_12_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 355)  (627 355)  routing T_12_22.lc_trk_g3_6 <X> T_12_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 355)  (628 355)  routing T_12_22.lc_trk_g3_6 <X> T_12_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 355)  (629 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 355)  (631 355)  routing T_12_22.lc_trk_g0_6 <X> T_12_22.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 355)  (632 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (633 355)  (633 355)  routing T_12_22.lc_trk_g2_3 <X> T_12_22.input_2_1
 (35 3)  (635 355)  (635 355)  routing T_12_22.lc_trk_g2_3 <X> T_12_22.input_2_1
 (36 3)  (636 355)  (636 355)  LC_1 Logic Functioning bit
 (43 3)  (643 355)  (643 355)  LC_1 Logic Functioning bit
 (48 3)  (648 355)  (648 355)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (53 3)  (653 355)  (653 355)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (15 4)  (615 356)  (615 356)  routing T_12_22.sp4_h_r_1 <X> T_12_22.lc_trk_g1_1
 (16 4)  (616 356)  (616 356)  routing T_12_22.sp4_h_r_1 <X> T_12_22.lc_trk_g1_1
 (17 4)  (617 356)  (617 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (621 356)  (621 356)  routing T_12_22.sp4_v_b_3 <X> T_12_22.lc_trk_g1_3
 (22 4)  (622 356)  (622 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (623 356)  (623 356)  routing T_12_22.sp4_v_b_3 <X> T_12_22.lc_trk_g1_3
 (18 5)  (618 357)  (618 357)  routing T_12_22.sp4_h_r_1 <X> T_12_22.lc_trk_g1_1
 (22 5)  (622 357)  (622 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (14 6)  (614 358)  (614 358)  routing T_12_22.wire_logic_cluster/lc_4/out <X> T_12_22.lc_trk_g1_4
 (27 6)  (627 358)  (627 358)  routing T_12_22.lc_trk_g3_3 <X> T_12_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 358)  (628 358)  routing T_12_22.lc_trk_g3_3 <X> T_12_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 358)  (629 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 358)  (632 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 358)  (634 358)  routing T_12_22.lc_trk_g1_1 <X> T_12_22.wire_logic_cluster/lc_3/in_3
 (35 6)  (635 358)  (635 358)  routing T_12_22.lc_trk_g2_7 <X> T_12_22.input_2_3
 (37 6)  (637 358)  (637 358)  LC_3 Logic Functioning bit
 (41 6)  (641 358)  (641 358)  LC_3 Logic Functioning bit
 (43 6)  (643 358)  (643 358)  LC_3 Logic Functioning bit
 (45 6)  (645 358)  (645 358)  LC_3 Logic Functioning bit
 (17 7)  (617 359)  (617 359)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (622 359)  (622 359)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (623 359)  (623 359)  routing T_12_22.sp12_h_r_14 <X> T_12_22.lc_trk_g1_6
 (27 7)  (627 359)  (627 359)  routing T_12_22.lc_trk_g3_0 <X> T_12_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 359)  (628 359)  routing T_12_22.lc_trk_g3_0 <X> T_12_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 359)  (629 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 359)  (630 359)  routing T_12_22.lc_trk_g3_3 <X> T_12_22.wire_logic_cluster/lc_3/in_1
 (32 7)  (632 359)  (632 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (633 359)  (633 359)  routing T_12_22.lc_trk_g2_7 <X> T_12_22.input_2_3
 (35 7)  (635 359)  (635 359)  routing T_12_22.lc_trk_g2_7 <X> T_12_22.input_2_3
 (36 7)  (636 359)  (636 359)  LC_3 Logic Functioning bit
 (41 7)  (641 359)  (641 359)  LC_3 Logic Functioning bit
 (43 7)  (643 359)  (643 359)  LC_3 Logic Functioning bit
 (48 7)  (648 359)  (648 359)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (3 8)  (603 360)  (603 360)  routing T_12_22.sp12_h_r_1 <X> T_12_22.sp12_v_b_1
 (22 8)  (622 360)  (622 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (623 360)  (623 360)  routing T_12_22.sp4_v_t_30 <X> T_12_22.lc_trk_g2_3
 (24 8)  (624 360)  (624 360)  routing T_12_22.sp4_v_t_30 <X> T_12_22.lc_trk_g2_3
 (27 8)  (627 360)  (627 360)  routing T_12_22.lc_trk_g1_2 <X> T_12_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 360)  (629 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 360)  (631 360)  routing T_12_22.lc_trk_g1_4 <X> T_12_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 360)  (632 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 360)  (634 360)  routing T_12_22.lc_trk_g1_4 <X> T_12_22.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 360)  (635 360)  routing T_12_22.lc_trk_g3_5 <X> T_12_22.input_2_4
 (37 8)  (637 360)  (637 360)  LC_4 Logic Functioning bit
 (38 8)  (638 360)  (638 360)  LC_4 Logic Functioning bit
 (39 8)  (639 360)  (639 360)  LC_4 Logic Functioning bit
 (41 8)  (641 360)  (641 360)  LC_4 Logic Functioning bit
 (45 8)  (645 360)  (645 360)  LC_4 Logic Functioning bit
 (3 9)  (603 361)  (603 361)  routing T_12_22.sp12_h_r_1 <X> T_12_22.sp12_v_b_1
 (27 9)  (627 361)  (627 361)  routing T_12_22.lc_trk_g1_1 <X> T_12_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 361)  (629 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 361)  (630 361)  routing T_12_22.lc_trk_g1_2 <X> T_12_22.wire_logic_cluster/lc_4/in_1
 (32 9)  (632 361)  (632 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (633 361)  (633 361)  routing T_12_22.lc_trk_g3_5 <X> T_12_22.input_2_4
 (34 9)  (634 361)  (634 361)  routing T_12_22.lc_trk_g3_5 <X> T_12_22.input_2_4
 (36 9)  (636 361)  (636 361)  LC_4 Logic Functioning bit
 (38 9)  (638 361)  (638 361)  LC_4 Logic Functioning bit
 (48 9)  (648 361)  (648 361)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (651 361)  (651 361)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (22 10)  (622 362)  (622 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (27 10)  (627 362)  (627 362)  routing T_12_22.lc_trk_g1_3 <X> T_12_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 362)  (629 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 362)  (631 362)  routing T_12_22.lc_trk_g0_4 <X> T_12_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 362)  (632 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (635 362)  (635 362)  routing T_12_22.lc_trk_g3_6 <X> T_12_22.input_2_5
 (36 10)  (636 362)  (636 362)  LC_5 Logic Functioning bit
 (37 10)  (637 362)  (637 362)  LC_5 Logic Functioning bit
 (38 10)  (638 362)  (638 362)  LC_5 Logic Functioning bit
 (39 10)  (639 362)  (639 362)  LC_5 Logic Functioning bit
 (41 10)  (641 362)  (641 362)  LC_5 Logic Functioning bit
 (42 10)  (642 362)  (642 362)  LC_5 Logic Functioning bit
 (43 10)  (643 362)  (643 362)  LC_5 Logic Functioning bit
 (21 11)  (621 363)  (621 363)  routing T_12_22.sp4_r_v_b_39 <X> T_12_22.lc_trk_g2_7
 (26 11)  (626 363)  (626 363)  routing T_12_22.lc_trk_g0_3 <X> T_12_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 363)  (629 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 363)  (630 363)  routing T_12_22.lc_trk_g1_3 <X> T_12_22.wire_logic_cluster/lc_5/in_1
 (32 11)  (632 363)  (632 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (633 363)  (633 363)  routing T_12_22.lc_trk_g3_6 <X> T_12_22.input_2_5
 (34 11)  (634 363)  (634 363)  routing T_12_22.lc_trk_g3_6 <X> T_12_22.input_2_5
 (35 11)  (635 363)  (635 363)  routing T_12_22.lc_trk_g3_6 <X> T_12_22.input_2_5
 (36 11)  (636 363)  (636 363)  LC_5 Logic Functioning bit
 (37 11)  (637 363)  (637 363)  LC_5 Logic Functioning bit
 (38 11)  (638 363)  (638 363)  LC_5 Logic Functioning bit
 (39 11)  (639 363)  (639 363)  LC_5 Logic Functioning bit
 (40 11)  (640 363)  (640 363)  LC_5 Logic Functioning bit
 (41 11)  (641 363)  (641 363)  LC_5 Logic Functioning bit
 (42 11)  (642 363)  (642 363)  LC_5 Logic Functioning bit
 (43 11)  (643 363)  (643 363)  LC_5 Logic Functioning bit
 (17 12)  (617 364)  (617 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (621 364)  (621 364)  routing T_12_22.wire_logic_cluster/lc_3/out <X> T_12_22.lc_trk_g3_3
 (22 12)  (622 364)  (622 364)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (27 12)  (627 364)  (627 364)  routing T_12_22.lc_trk_g3_0 <X> T_12_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 364)  (628 364)  routing T_12_22.lc_trk_g3_0 <X> T_12_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 364)  (629 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 364)  (631 364)  routing T_12_22.lc_trk_g0_5 <X> T_12_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 364)  (632 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (37 12)  (637 364)  (637 364)  LC_6 Logic Functioning bit
 (39 12)  (639 364)  (639 364)  LC_6 Logic Functioning bit
 (45 12)  (645 364)  (645 364)  LC_6 Logic Functioning bit
 (53 12)  (653 364)  (653 364)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (17 13)  (617 365)  (617 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (27 13)  (627 365)  (627 365)  routing T_12_22.lc_trk_g1_1 <X> T_12_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 365)  (629 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (632 365)  (632 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (633 365)  (633 365)  routing T_12_22.lc_trk_g3_1 <X> T_12_22.input_2_6
 (34 13)  (634 365)  (634 365)  routing T_12_22.lc_trk_g3_1 <X> T_12_22.input_2_6
 (36 13)  (636 365)  (636 365)  LC_6 Logic Functioning bit
 (37 13)  (637 365)  (637 365)  LC_6 Logic Functioning bit
 (38 13)  (638 365)  (638 365)  LC_6 Logic Functioning bit
 (42 13)  (642 365)  (642 365)  LC_6 Logic Functioning bit
 (52 13)  (652 365)  (652 365)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (9 14)  (609 366)  (609 366)  routing T_12_22.sp4_v_b_10 <X> T_12_22.sp4_h_l_47
 (17 14)  (617 366)  (617 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (25 14)  (625 366)  (625 366)  routing T_12_22.sp12_v_b_6 <X> T_12_22.lc_trk_g3_6
 (22 15)  (622 367)  (622 367)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (624 367)  (624 367)  routing T_12_22.sp12_v_b_6 <X> T_12_22.lc_trk_g3_6
 (25 15)  (625 367)  (625 367)  routing T_12_22.sp12_v_b_6 <X> T_12_22.lc_trk_g3_6


LogicTile_13_22

 (16 0)  (670 352)  (670 352)  routing T_13_22.sp4_v_b_9 <X> T_13_22.lc_trk_g0_1
 (17 0)  (671 352)  (671 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (672 352)  (672 352)  routing T_13_22.sp4_v_b_9 <X> T_13_22.lc_trk_g0_1
 (21 0)  (675 352)  (675 352)  routing T_13_22.wire_logic_cluster/lc_3/out <X> T_13_22.lc_trk_g0_3
 (22 0)  (676 352)  (676 352)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (683 352)  (683 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 352)  (685 352)  routing T_13_22.lc_trk_g1_4 <X> T_13_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 352)  (686 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 352)  (688 352)  routing T_13_22.lc_trk_g1_4 <X> T_13_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 352)  (689 352)  routing T_13_22.lc_trk_g1_7 <X> T_13_22.input_2_0
 (36 0)  (690 352)  (690 352)  LC_0 Logic Functioning bit
 (38 0)  (692 352)  (692 352)  LC_0 Logic Functioning bit
 (41 0)  (695 352)  (695 352)  LC_0 Logic Functioning bit
 (42 0)  (696 352)  (696 352)  LC_0 Logic Functioning bit
 (43 0)  (697 352)  (697 352)  LC_0 Logic Functioning bit
 (52 0)  (706 352)  (706 352)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (18 1)  (672 353)  (672 353)  routing T_13_22.sp4_v_b_9 <X> T_13_22.lc_trk_g0_1
 (26 1)  (680 353)  (680 353)  routing T_13_22.lc_trk_g1_3 <X> T_13_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 353)  (681 353)  routing T_13_22.lc_trk_g1_3 <X> T_13_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 353)  (683 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 353)  (686 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (688 353)  (688 353)  routing T_13_22.lc_trk_g1_7 <X> T_13_22.input_2_0
 (35 1)  (689 353)  (689 353)  routing T_13_22.lc_trk_g1_7 <X> T_13_22.input_2_0
 (36 1)  (690 353)  (690 353)  LC_0 Logic Functioning bit
 (38 1)  (692 353)  (692 353)  LC_0 Logic Functioning bit
 (42 1)  (696 353)  (696 353)  LC_0 Logic Functioning bit
 (0 2)  (654 354)  (654 354)  routing T_13_22.glb_netwk_6 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (1 2)  (655 354)  (655 354)  routing T_13_22.glb_netwk_6 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (2 2)  (656 354)  (656 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (669 354)  (669 354)  routing T_13_22.lft_op_5 <X> T_13_22.lc_trk_g0_5
 (17 2)  (671 354)  (671 354)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (672 354)  (672 354)  routing T_13_22.lft_op_5 <X> T_13_22.lc_trk_g0_5
 (25 2)  (679 354)  (679 354)  routing T_13_22.wire_logic_cluster/lc_6/out <X> T_13_22.lc_trk_g0_6
 (27 2)  (681 354)  (681 354)  routing T_13_22.lc_trk_g3_5 <X> T_13_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 354)  (682 354)  routing T_13_22.lc_trk_g3_5 <X> T_13_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 354)  (683 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 354)  (684 354)  routing T_13_22.lc_trk_g3_5 <X> T_13_22.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 354)  (685 354)  routing T_13_22.lc_trk_g2_6 <X> T_13_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 354)  (686 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 354)  (687 354)  routing T_13_22.lc_trk_g2_6 <X> T_13_22.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 354)  (689 354)  routing T_13_22.lc_trk_g2_7 <X> T_13_22.input_2_1
 (36 2)  (690 354)  (690 354)  LC_1 Logic Functioning bit
 (45 2)  (699 354)  (699 354)  LC_1 Logic Functioning bit
 (46 2)  (700 354)  (700 354)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (15 3)  (669 355)  (669 355)  routing T_13_22.sp4_v_t_9 <X> T_13_22.lc_trk_g0_4
 (16 3)  (670 355)  (670 355)  routing T_13_22.sp4_v_t_9 <X> T_13_22.lc_trk_g0_4
 (17 3)  (671 355)  (671 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (676 355)  (676 355)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (680 355)  (680 355)  routing T_13_22.lc_trk_g1_2 <X> T_13_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 355)  (681 355)  routing T_13_22.lc_trk_g1_2 <X> T_13_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 355)  (683 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 355)  (685 355)  routing T_13_22.lc_trk_g2_6 <X> T_13_22.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 355)  (686 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (687 355)  (687 355)  routing T_13_22.lc_trk_g2_7 <X> T_13_22.input_2_1
 (35 3)  (689 355)  (689 355)  routing T_13_22.lc_trk_g2_7 <X> T_13_22.input_2_1
 (36 3)  (690 355)  (690 355)  LC_1 Logic Functioning bit
 (37 3)  (691 355)  (691 355)  LC_1 Logic Functioning bit
 (39 3)  (693 355)  (693 355)  LC_1 Logic Functioning bit
 (15 4)  (669 356)  (669 356)  routing T_13_22.sp4_v_b_17 <X> T_13_22.lc_trk_g1_1
 (16 4)  (670 356)  (670 356)  routing T_13_22.sp4_v_b_17 <X> T_13_22.lc_trk_g1_1
 (17 4)  (671 356)  (671 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (675 356)  (675 356)  routing T_13_22.wire_logic_cluster/lc_3/out <X> T_13_22.lc_trk_g1_3
 (22 4)  (676 356)  (676 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (679 356)  (679 356)  routing T_13_22.sp4_h_l_7 <X> T_13_22.lc_trk_g1_2
 (26 4)  (680 356)  (680 356)  routing T_13_22.lc_trk_g2_6 <X> T_13_22.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 356)  (681 356)  routing T_13_22.lc_trk_g3_2 <X> T_13_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 356)  (682 356)  routing T_13_22.lc_trk_g3_2 <X> T_13_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 356)  (683 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 356)  (685 356)  routing T_13_22.lc_trk_g2_5 <X> T_13_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 356)  (686 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 356)  (687 356)  routing T_13_22.lc_trk_g2_5 <X> T_13_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 356)  (690 356)  LC_2 Logic Functioning bit
 (41 4)  (695 356)  (695 356)  LC_2 Logic Functioning bit
 (43 4)  (697 356)  (697 356)  LC_2 Logic Functioning bit
 (45 4)  (699 356)  (699 356)  LC_2 Logic Functioning bit
 (17 5)  (671 357)  (671 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (22 5)  (676 357)  (676 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (677 357)  (677 357)  routing T_13_22.sp4_h_l_7 <X> T_13_22.lc_trk_g1_2
 (24 5)  (678 357)  (678 357)  routing T_13_22.sp4_h_l_7 <X> T_13_22.lc_trk_g1_2
 (25 5)  (679 357)  (679 357)  routing T_13_22.sp4_h_l_7 <X> T_13_22.lc_trk_g1_2
 (26 5)  (680 357)  (680 357)  routing T_13_22.lc_trk_g2_6 <X> T_13_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 357)  (682 357)  routing T_13_22.lc_trk_g2_6 <X> T_13_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 357)  (683 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 357)  (684 357)  routing T_13_22.lc_trk_g3_2 <X> T_13_22.wire_logic_cluster/lc_2/in_1
 (32 5)  (686 357)  (686 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (688 357)  (688 357)  routing T_13_22.lc_trk_g1_1 <X> T_13_22.input_2_2
 (37 5)  (691 357)  (691 357)  LC_2 Logic Functioning bit
 (15 6)  (669 358)  (669 358)  routing T_13_22.sp4_v_b_21 <X> T_13_22.lc_trk_g1_5
 (16 6)  (670 358)  (670 358)  routing T_13_22.sp4_v_b_21 <X> T_13_22.lc_trk_g1_5
 (17 6)  (671 358)  (671 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (675 358)  (675 358)  routing T_13_22.wire_logic_cluster/lc_7/out <X> T_13_22.lc_trk_g1_7
 (22 6)  (676 358)  (676 358)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (679 358)  (679 358)  routing T_13_22.sp4_v_t_3 <X> T_13_22.lc_trk_g1_6
 (27 6)  (681 358)  (681 358)  routing T_13_22.lc_trk_g3_5 <X> T_13_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 358)  (682 358)  routing T_13_22.lc_trk_g3_5 <X> T_13_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 358)  (683 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 358)  (684 358)  routing T_13_22.lc_trk_g3_5 <X> T_13_22.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 358)  (685 358)  routing T_13_22.lc_trk_g2_6 <X> T_13_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 358)  (686 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 358)  (687 358)  routing T_13_22.lc_trk_g2_6 <X> T_13_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 358)  (690 358)  LC_3 Logic Functioning bit
 (45 6)  (699 358)  (699 358)  LC_3 Logic Functioning bit
 (14 7)  (668 359)  (668 359)  routing T_13_22.sp4_r_v_b_28 <X> T_13_22.lc_trk_g1_4
 (17 7)  (671 359)  (671 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (22 7)  (676 359)  (676 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (677 359)  (677 359)  routing T_13_22.sp4_v_t_3 <X> T_13_22.lc_trk_g1_6
 (25 7)  (679 359)  (679 359)  routing T_13_22.sp4_v_t_3 <X> T_13_22.lc_trk_g1_6
 (26 7)  (680 359)  (680 359)  routing T_13_22.lc_trk_g0_3 <X> T_13_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 359)  (683 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 359)  (685 359)  routing T_13_22.lc_trk_g2_6 <X> T_13_22.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 359)  (686 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (688 359)  (688 359)  routing T_13_22.lc_trk_g1_0 <X> T_13_22.input_2_3
 (36 7)  (690 359)  (690 359)  LC_3 Logic Functioning bit
 (37 7)  (691 359)  (691 359)  LC_3 Logic Functioning bit
 (39 7)  (693 359)  (693 359)  LC_3 Logic Functioning bit
 (47 7)  (701 359)  (701 359)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (17 8)  (671 360)  (671 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (22 8)  (676 360)  (676 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (26 8)  (680 360)  (680 360)  routing T_13_22.lc_trk_g1_5 <X> T_13_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 360)  (681 360)  routing T_13_22.lc_trk_g3_6 <X> T_13_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 360)  (682 360)  routing T_13_22.lc_trk_g3_6 <X> T_13_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 360)  (683 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 360)  (684 360)  routing T_13_22.lc_trk_g3_6 <X> T_13_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 360)  (685 360)  routing T_13_22.lc_trk_g3_4 <X> T_13_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 360)  (686 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 360)  (687 360)  routing T_13_22.lc_trk_g3_4 <X> T_13_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 360)  (688 360)  routing T_13_22.lc_trk_g3_4 <X> T_13_22.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 360)  (689 360)  routing T_13_22.lc_trk_g0_4 <X> T_13_22.input_2_4
 (37 8)  (691 360)  (691 360)  LC_4 Logic Functioning bit
 (39 8)  (693 360)  (693 360)  LC_4 Logic Functioning bit
 (45 8)  (699 360)  (699 360)  LC_4 Logic Functioning bit
 (18 9)  (672 361)  (672 361)  routing T_13_22.sp4_r_v_b_33 <X> T_13_22.lc_trk_g2_1
 (27 9)  (681 361)  (681 361)  routing T_13_22.lc_trk_g1_5 <X> T_13_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 361)  (683 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 361)  (684 361)  routing T_13_22.lc_trk_g3_6 <X> T_13_22.wire_logic_cluster/lc_4/in_1
 (32 9)  (686 361)  (686 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (690 361)  (690 361)  LC_4 Logic Functioning bit
 (37 9)  (691 361)  (691 361)  LC_4 Logic Functioning bit
 (39 9)  (693 361)  (693 361)  LC_4 Logic Functioning bit
 (43 9)  (697 361)  (697 361)  LC_4 Logic Functioning bit
 (48 9)  (702 361)  (702 361)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (53 9)  (707 361)  (707 361)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (15 10)  (669 362)  (669 362)  routing T_13_22.rgt_op_5 <X> T_13_22.lc_trk_g2_5
 (17 10)  (671 362)  (671 362)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (672 362)  (672 362)  routing T_13_22.rgt_op_5 <X> T_13_22.lc_trk_g2_5
 (21 10)  (675 362)  (675 362)  routing T_13_22.sp4_h_r_39 <X> T_13_22.lc_trk_g2_7
 (22 10)  (676 362)  (676 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (677 362)  (677 362)  routing T_13_22.sp4_h_r_39 <X> T_13_22.lc_trk_g2_7
 (24 10)  (678 362)  (678 362)  routing T_13_22.sp4_h_r_39 <X> T_13_22.lc_trk_g2_7
 (25 10)  (679 362)  (679 362)  routing T_13_22.rgt_op_6 <X> T_13_22.lc_trk_g2_6
 (27 10)  (681 362)  (681 362)  routing T_13_22.lc_trk_g1_5 <X> T_13_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 362)  (683 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 362)  (684 362)  routing T_13_22.lc_trk_g1_5 <X> T_13_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 362)  (685 362)  routing T_13_22.lc_trk_g0_6 <X> T_13_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 362)  (686 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (35 10)  (689 362)  (689 362)  routing T_13_22.lc_trk_g1_6 <X> T_13_22.input_2_5
 (37 10)  (691 362)  (691 362)  LC_5 Logic Functioning bit
 (41 10)  (695 362)  (695 362)  LC_5 Logic Functioning bit
 (43 10)  (697 362)  (697 362)  LC_5 Logic Functioning bit
 (45 10)  (699 362)  (699 362)  LC_5 Logic Functioning bit
 (51 10)  (705 362)  (705 362)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (676 363)  (676 363)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (678 363)  (678 363)  routing T_13_22.rgt_op_6 <X> T_13_22.lc_trk_g2_6
 (26 11)  (680 363)  (680 363)  routing T_13_22.lc_trk_g2_3 <X> T_13_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 363)  (682 363)  routing T_13_22.lc_trk_g2_3 <X> T_13_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 363)  (683 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 363)  (685 363)  routing T_13_22.lc_trk_g0_6 <X> T_13_22.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 363)  (686 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (688 363)  (688 363)  routing T_13_22.lc_trk_g1_6 <X> T_13_22.input_2_5
 (35 11)  (689 363)  (689 363)  routing T_13_22.lc_trk_g1_6 <X> T_13_22.input_2_5
 (37 11)  (691 363)  (691 363)  LC_5 Logic Functioning bit
 (40 11)  (694 363)  (694 363)  LC_5 Logic Functioning bit
 (42 11)  (696 363)  (696 363)  LC_5 Logic Functioning bit
 (52 11)  (706 363)  (706 363)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (25 12)  (679 364)  (679 364)  routing T_13_22.wire_logic_cluster/lc_2/out <X> T_13_22.lc_trk_g3_2
 (26 12)  (680 364)  (680 364)  routing T_13_22.lc_trk_g1_5 <X> T_13_22.wire_logic_cluster/lc_6/in_0
 (29 12)  (683 364)  (683 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 364)  (684 364)  routing T_13_22.lc_trk_g0_5 <X> T_13_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 364)  (686 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 364)  (687 364)  routing T_13_22.lc_trk_g2_1 <X> T_13_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 364)  (690 364)  LC_6 Logic Functioning bit
 (37 12)  (691 364)  (691 364)  LC_6 Logic Functioning bit
 (38 12)  (692 364)  (692 364)  LC_6 Logic Functioning bit
 (39 12)  (693 364)  (693 364)  LC_6 Logic Functioning bit
 (47 12)  (701 364)  (701 364)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (53 12)  (707 364)  (707 364)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (22 13)  (676 365)  (676 365)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (681 365)  (681 365)  routing T_13_22.lc_trk_g1_5 <X> T_13_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 365)  (683 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (37 13)  (691 365)  (691 365)  LC_6 Logic Functioning bit
 (39 13)  (693 365)  (693 365)  LC_6 Logic Functioning bit
 (46 13)  (700 365)  (700 365)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (48 13)  (702 365)  (702 365)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (14 14)  (668 366)  (668 366)  routing T_13_22.wire_logic_cluster/lc_4/out <X> T_13_22.lc_trk_g3_4
 (15 14)  (669 366)  (669 366)  routing T_13_22.rgt_op_5 <X> T_13_22.lc_trk_g3_5
 (17 14)  (671 366)  (671 366)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (672 366)  (672 366)  routing T_13_22.rgt_op_5 <X> T_13_22.lc_trk_g3_5
 (25 14)  (679 366)  (679 366)  routing T_13_22.wire_logic_cluster/lc_6/out <X> T_13_22.lc_trk_g3_6
 (27 14)  (681 366)  (681 366)  routing T_13_22.lc_trk_g1_5 <X> T_13_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 366)  (683 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 366)  (684 366)  routing T_13_22.lc_trk_g1_5 <X> T_13_22.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 366)  (685 366)  routing T_13_22.lc_trk_g1_7 <X> T_13_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 366)  (686 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 366)  (688 366)  routing T_13_22.lc_trk_g1_7 <X> T_13_22.wire_logic_cluster/lc_7/in_3
 (38 14)  (692 366)  (692 366)  LC_7 Logic Functioning bit
 (39 14)  (693 366)  (693 366)  LC_7 Logic Functioning bit
 (45 14)  (699 366)  (699 366)  LC_7 Logic Functioning bit
 (50 14)  (704 366)  (704 366)  Cascade bit: LH_LC07_inmux02_5

 (17 15)  (671 367)  (671 367)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (676 367)  (676 367)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (681 367)  (681 367)  routing T_13_22.lc_trk_g1_0 <X> T_13_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 367)  (683 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 367)  (685 367)  routing T_13_22.lc_trk_g1_7 <X> T_13_22.wire_logic_cluster/lc_7/in_3
 (37 15)  (691 367)  (691 367)  LC_7 Logic Functioning bit
 (38 15)  (692 367)  (692 367)  LC_7 Logic Functioning bit
 (39 15)  (693 367)  (693 367)  LC_7 Logic Functioning bit
 (42 15)  (696 367)  (696 367)  LC_7 Logic Functioning bit
 (53 15)  (707 367)  (707 367)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_14_22

 (25 0)  (733 352)  (733 352)  routing T_14_22.sp4_h_l_7 <X> T_14_22.lc_trk_g0_2
 (26 0)  (734 352)  (734 352)  routing T_14_22.lc_trk_g1_5 <X> T_14_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 352)  (735 352)  routing T_14_22.lc_trk_g3_2 <X> T_14_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 352)  (736 352)  routing T_14_22.lc_trk_g3_2 <X> T_14_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 352)  (737 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 352)  (739 352)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 352)  (740 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 352)  (741 352)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 352)  (742 352)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_0/in_3
 (42 0)  (750 352)  (750 352)  LC_0 Logic Functioning bit
 (45 0)  (753 352)  (753 352)  LC_0 Logic Functioning bit
 (52 0)  (760 352)  (760 352)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (5 1)  (713 353)  (713 353)  routing T_14_22.sp4_h_r_0 <X> T_14_22.sp4_v_b_0
 (15 1)  (723 353)  (723 353)  routing T_14_22.sp4_v_t_5 <X> T_14_22.lc_trk_g0_0
 (16 1)  (724 353)  (724 353)  routing T_14_22.sp4_v_t_5 <X> T_14_22.lc_trk_g0_0
 (17 1)  (725 353)  (725 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (730 353)  (730 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (731 353)  (731 353)  routing T_14_22.sp4_h_l_7 <X> T_14_22.lc_trk_g0_2
 (24 1)  (732 353)  (732 353)  routing T_14_22.sp4_h_l_7 <X> T_14_22.lc_trk_g0_2
 (25 1)  (733 353)  (733 353)  routing T_14_22.sp4_h_l_7 <X> T_14_22.lc_trk_g0_2
 (27 1)  (735 353)  (735 353)  routing T_14_22.lc_trk_g1_5 <X> T_14_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 353)  (737 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 353)  (738 353)  routing T_14_22.lc_trk_g3_2 <X> T_14_22.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 353)  (739 353)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 353)  (740 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (39 1)  (747 353)  (747 353)  LC_0 Logic Functioning bit
 (40 1)  (748 353)  (748 353)  LC_0 Logic Functioning bit
 (43 1)  (751 353)  (751 353)  LC_0 Logic Functioning bit
 (0 2)  (708 354)  (708 354)  routing T_14_22.glb_netwk_6 <X> T_14_22.wire_logic_cluster/lc_7/clk
 (1 2)  (709 354)  (709 354)  routing T_14_22.glb_netwk_6 <X> T_14_22.wire_logic_cluster/lc_7/clk
 (2 2)  (710 354)  (710 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (734 354)  (734 354)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 354)  (735 354)  routing T_14_22.lc_trk_g1_3 <X> T_14_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 354)  (737 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 354)  (739 354)  routing T_14_22.lc_trk_g1_5 <X> T_14_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 354)  (740 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 354)  (742 354)  routing T_14_22.lc_trk_g1_5 <X> T_14_22.wire_logic_cluster/lc_1/in_3
 (35 2)  (743 354)  (743 354)  routing T_14_22.lc_trk_g3_4 <X> T_14_22.input_2_1
 (36 2)  (744 354)  (744 354)  LC_1 Logic Functioning bit
 (37 2)  (745 354)  (745 354)  LC_1 Logic Functioning bit
 (38 2)  (746 354)  (746 354)  LC_1 Logic Functioning bit
 (42 2)  (750 354)  (750 354)  LC_1 Logic Functioning bit
 (46 2)  (754 354)  (754 354)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (13 3)  (721 355)  (721 355)  routing T_14_22.sp4_v_b_9 <X> T_14_22.sp4_h_l_39
 (22 3)  (730 355)  (730 355)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (731 355)  (731 355)  routing T_14_22.sp12_h_r_14 <X> T_14_22.lc_trk_g0_6
 (26 3)  (734 355)  (734 355)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 355)  (735 355)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 355)  (736 355)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 355)  (737 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 355)  (738 355)  routing T_14_22.lc_trk_g1_3 <X> T_14_22.wire_logic_cluster/lc_1/in_1
 (32 3)  (740 355)  (740 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (741 355)  (741 355)  routing T_14_22.lc_trk_g3_4 <X> T_14_22.input_2_1
 (34 3)  (742 355)  (742 355)  routing T_14_22.lc_trk_g3_4 <X> T_14_22.input_2_1
 (36 3)  (744 355)  (744 355)  LC_1 Logic Functioning bit
 (37 3)  (745 355)  (745 355)  LC_1 Logic Functioning bit
 (39 3)  (747 355)  (747 355)  LC_1 Logic Functioning bit
 (40 3)  (748 355)  (748 355)  LC_1 Logic Functioning bit
 (42 3)  (750 355)  (750 355)  LC_1 Logic Functioning bit
 (1 4)  (709 356)  (709 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (729 356)  (729 356)  routing T_14_22.sp4_v_b_3 <X> T_14_22.lc_trk_g1_3
 (22 4)  (730 356)  (730 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (731 356)  (731 356)  routing T_14_22.sp4_v_b_3 <X> T_14_22.lc_trk_g1_3
 (1 5)  (709 357)  (709 357)  routing T_14_22.lc_trk_g0_2 <X> T_14_22.wire_logic_cluster/lc_7/cen
 (19 5)  (727 357)  (727 357)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (11 6)  (719 358)  (719 358)  routing T_14_22.sp4_v_b_9 <X> T_14_22.sp4_v_t_40
 (13 6)  (721 358)  (721 358)  routing T_14_22.sp4_v_b_9 <X> T_14_22.sp4_v_t_40
 (17 6)  (725 358)  (725 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (26 6)  (734 358)  (734 358)  routing T_14_22.lc_trk_g3_4 <X> T_14_22.wire_logic_cluster/lc_3/in_0
 (29 6)  (737 358)  (737 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 358)  (738 358)  routing T_14_22.lc_trk_g0_6 <X> T_14_22.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 358)  (739 358)  routing T_14_22.lc_trk_g1_5 <X> T_14_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 358)  (740 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 358)  (742 358)  routing T_14_22.lc_trk_g1_5 <X> T_14_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 358)  (744 358)  LC_3 Logic Functioning bit
 (38 6)  (746 358)  (746 358)  LC_3 Logic Functioning bit
 (41 6)  (749 358)  (749 358)  LC_3 Logic Functioning bit
 (43 6)  (751 358)  (751 358)  LC_3 Logic Functioning bit
 (53 6)  (761 358)  (761 358)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (18 7)  (726 359)  (726 359)  routing T_14_22.sp4_r_v_b_29 <X> T_14_22.lc_trk_g1_5
 (27 7)  (735 359)  (735 359)  routing T_14_22.lc_trk_g3_4 <X> T_14_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 359)  (736 359)  routing T_14_22.lc_trk_g3_4 <X> T_14_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 359)  (737 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 359)  (738 359)  routing T_14_22.lc_trk_g0_6 <X> T_14_22.wire_logic_cluster/lc_3/in_1
 (37 7)  (745 359)  (745 359)  LC_3 Logic Functioning bit
 (39 7)  (747 359)  (747 359)  LC_3 Logic Functioning bit
 (16 8)  (724 360)  (724 360)  routing T_14_22.sp12_v_t_6 <X> T_14_22.lc_trk_g2_1
 (17 8)  (725 360)  (725 360)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (27 8)  (735 360)  (735 360)  routing T_14_22.lc_trk_g3_2 <X> T_14_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 360)  (736 360)  routing T_14_22.lc_trk_g3_2 <X> T_14_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 360)  (737 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 360)  (739 360)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 360)  (740 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 360)  (741 360)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 360)  (742 360)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 360)  (744 360)  LC_4 Logic Functioning bit
 (37 8)  (745 360)  (745 360)  LC_4 Logic Functioning bit
 (38 8)  (746 360)  (746 360)  LC_4 Logic Functioning bit
 (39 8)  (747 360)  (747 360)  LC_4 Logic Functioning bit
 (41 8)  (749 360)  (749 360)  LC_4 Logic Functioning bit
 (43 8)  (751 360)  (751 360)  LC_4 Logic Functioning bit
 (22 9)  (730 361)  (730 361)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (731 361)  (731 361)  routing T_14_22.sp12_v_t_9 <X> T_14_22.lc_trk_g2_2
 (29 9)  (737 361)  (737 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 361)  (738 361)  routing T_14_22.lc_trk_g3_2 <X> T_14_22.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 361)  (739 361)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 361)  (744 361)  LC_4 Logic Functioning bit
 (37 9)  (745 361)  (745 361)  LC_4 Logic Functioning bit
 (38 9)  (746 361)  (746 361)  LC_4 Logic Functioning bit
 (39 9)  (747 361)  (747 361)  LC_4 Logic Functioning bit
 (40 9)  (748 361)  (748 361)  LC_4 Logic Functioning bit
 (41 9)  (749 361)  (749 361)  LC_4 Logic Functioning bit
 (42 9)  (750 361)  (750 361)  LC_4 Logic Functioning bit
 (43 9)  (751 361)  (751 361)  LC_4 Logic Functioning bit
 (4 10)  (712 362)  (712 362)  routing T_14_22.sp4_h_r_6 <X> T_14_22.sp4_v_t_43
 (26 10)  (734 362)  (734 362)  routing T_14_22.lc_trk_g3_4 <X> T_14_22.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 362)  (735 362)  routing T_14_22.lc_trk_g1_5 <X> T_14_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 362)  (737 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 362)  (738 362)  routing T_14_22.lc_trk_g1_5 <X> T_14_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 362)  (740 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 362)  (741 362)  routing T_14_22.lc_trk_g2_2 <X> T_14_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 362)  (744 362)  LC_5 Logic Functioning bit
 (38 10)  (746 362)  (746 362)  LC_5 Logic Functioning bit
 (40 10)  (748 362)  (748 362)  LC_5 Logic Functioning bit
 (41 10)  (749 362)  (749 362)  LC_5 Logic Functioning bit
 (43 10)  (751 362)  (751 362)  LC_5 Logic Functioning bit
 (50 10)  (758 362)  (758 362)  Cascade bit: LH_LC05_inmux02_5

 (5 11)  (713 363)  (713 363)  routing T_14_22.sp4_h_r_6 <X> T_14_22.sp4_v_t_43
 (27 11)  (735 363)  (735 363)  routing T_14_22.lc_trk_g3_4 <X> T_14_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 363)  (736 363)  routing T_14_22.lc_trk_g3_4 <X> T_14_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 363)  (737 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 363)  (739 363)  routing T_14_22.lc_trk_g2_2 <X> T_14_22.wire_logic_cluster/lc_5/in_3
 (39 11)  (747 363)  (747 363)  LC_5 Logic Functioning bit
 (40 11)  (748 363)  (748 363)  LC_5 Logic Functioning bit
 (41 11)  (749 363)  (749 363)  LC_5 Logic Functioning bit
 (43 11)  (751 363)  (751 363)  LC_5 Logic Functioning bit
 (46 11)  (754 363)  (754 363)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (48 11)  (756 363)  (756 363)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (25 12)  (733 364)  (733 364)  routing T_14_22.sp12_v_t_1 <X> T_14_22.lc_trk_g3_2
 (26 12)  (734 364)  (734 364)  routing T_14_22.lc_trk_g1_5 <X> T_14_22.wire_logic_cluster/lc_6/in_0
 (28 12)  (736 364)  (736 364)  routing T_14_22.lc_trk_g2_1 <X> T_14_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 364)  (737 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 364)  (740 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 364)  (741 364)  routing T_14_22.lc_trk_g3_2 <X> T_14_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 364)  (742 364)  routing T_14_22.lc_trk_g3_2 <X> T_14_22.wire_logic_cluster/lc_6/in_3
 (38 12)  (746 364)  (746 364)  LC_6 Logic Functioning bit
 (39 12)  (747 364)  (747 364)  LC_6 Logic Functioning bit
 (40 12)  (748 364)  (748 364)  LC_6 Logic Functioning bit
 (41 12)  (749 364)  (749 364)  LC_6 Logic Functioning bit
 (50 12)  (758 364)  (758 364)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (760 364)  (760 364)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (730 365)  (730 365)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (732 365)  (732 365)  routing T_14_22.sp12_v_t_1 <X> T_14_22.lc_trk_g3_2
 (25 13)  (733 365)  (733 365)  routing T_14_22.sp12_v_t_1 <X> T_14_22.lc_trk_g3_2
 (27 13)  (735 365)  (735 365)  routing T_14_22.lc_trk_g1_5 <X> T_14_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 365)  (737 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 365)  (739 365)  routing T_14_22.lc_trk_g3_2 <X> T_14_22.wire_logic_cluster/lc_6/in_3
 (38 13)  (746 365)  (746 365)  LC_6 Logic Functioning bit
 (39 13)  (747 365)  (747 365)  LC_6 Logic Functioning bit
 (40 13)  (748 365)  (748 365)  LC_6 Logic Functioning bit
 (41 13)  (749 365)  (749 365)  LC_6 Logic Functioning bit
 (42 13)  (750 365)  (750 365)  LC_6 Logic Functioning bit
 (48 13)  (756 365)  (756 365)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (52 13)  (760 365)  (760 365)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (4 14)  (712 366)  (712 366)  routing T_14_22.sp4_h_r_3 <X> T_14_22.sp4_v_t_44
 (6 14)  (714 366)  (714 366)  routing T_14_22.sp4_h_r_3 <X> T_14_22.sp4_v_t_44
 (14 14)  (722 366)  (722 366)  routing T_14_22.sp4_h_r_36 <X> T_14_22.lc_trk_g3_4
 (26 14)  (734 366)  (734 366)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_7/in_0
 (29 14)  (737 366)  (737 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 366)  (739 366)  routing T_14_22.lc_trk_g1_5 <X> T_14_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 366)  (740 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 366)  (742 366)  routing T_14_22.lc_trk_g1_5 <X> T_14_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 366)  (744 366)  LC_7 Logic Functioning bit
 (38 14)  (746 366)  (746 366)  LC_7 Logic Functioning bit
 (40 14)  (748 366)  (748 366)  LC_7 Logic Functioning bit
 (41 14)  (749 366)  (749 366)  LC_7 Logic Functioning bit
 (42 14)  (750 366)  (750 366)  LC_7 Logic Functioning bit
 (43 14)  (751 366)  (751 366)  LC_7 Logic Functioning bit
 (5 15)  (713 367)  (713 367)  routing T_14_22.sp4_h_r_3 <X> T_14_22.sp4_v_t_44
 (15 15)  (723 367)  (723 367)  routing T_14_22.sp4_h_r_36 <X> T_14_22.lc_trk_g3_4
 (16 15)  (724 367)  (724 367)  routing T_14_22.sp4_h_r_36 <X> T_14_22.lc_trk_g3_4
 (17 15)  (725 367)  (725 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (22 15)  (730 367)  (730 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (734 367)  (734 367)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 367)  (735 367)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 367)  (736 367)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 367)  (737 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (36 15)  (744 367)  (744 367)  LC_7 Logic Functioning bit
 (37 15)  (745 367)  (745 367)  LC_7 Logic Functioning bit
 (38 15)  (746 367)  (746 367)  LC_7 Logic Functioning bit
 (39 15)  (747 367)  (747 367)  LC_7 Logic Functioning bit
 (40 15)  (748 367)  (748 367)  LC_7 Logic Functioning bit
 (41 15)  (749 367)  (749 367)  LC_7 Logic Functioning bit
 (42 15)  (750 367)  (750 367)  LC_7 Logic Functioning bit
 (43 15)  (751 367)  (751 367)  LC_7 Logic Functioning bit
 (46 15)  (754 367)  (754 367)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_15_22

 (12 0)  (774 352)  (774 352)  routing T_15_22.sp4_v_b_8 <X> T_15_22.sp4_h_r_2
 (21 0)  (783 352)  (783 352)  routing T_15_22.wire_logic_cluster/lc_3/out <X> T_15_22.lc_trk_g0_3
 (22 0)  (784 352)  (784 352)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (788 352)  (788 352)  routing T_15_22.lc_trk_g0_4 <X> T_15_22.wire_logic_cluster/lc_0/in_0
 (29 0)  (791 352)  (791 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 352)  (794 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 352)  (795 352)  routing T_15_22.lc_trk_g3_0 <X> T_15_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 352)  (796 352)  routing T_15_22.lc_trk_g3_0 <X> T_15_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 352)  (798 352)  LC_0 Logic Functioning bit
 (38 0)  (800 352)  (800 352)  LC_0 Logic Functioning bit
 (41 0)  (803 352)  (803 352)  LC_0 Logic Functioning bit
 (43 0)  (805 352)  (805 352)  LC_0 Logic Functioning bit
 (5 1)  (767 353)  (767 353)  routing T_15_22.sp4_h_r_0 <X> T_15_22.sp4_v_b_0
 (11 1)  (773 353)  (773 353)  routing T_15_22.sp4_v_b_8 <X> T_15_22.sp4_h_r_2
 (13 1)  (775 353)  (775 353)  routing T_15_22.sp4_v_b_8 <X> T_15_22.sp4_h_r_2
 (15 1)  (777 353)  (777 353)  routing T_15_22.sp4_v_t_5 <X> T_15_22.lc_trk_g0_0
 (16 1)  (778 353)  (778 353)  routing T_15_22.sp4_v_t_5 <X> T_15_22.lc_trk_g0_0
 (17 1)  (779 353)  (779 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (29 1)  (791 353)  (791 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 353)  (792 353)  routing T_15_22.lc_trk_g0_3 <X> T_15_22.wire_logic_cluster/lc_0/in_1
 (37 1)  (799 353)  (799 353)  LC_0 Logic Functioning bit
 (39 1)  (801 353)  (801 353)  LC_0 Logic Functioning bit
 (41 1)  (803 353)  (803 353)  LC_0 Logic Functioning bit
 (43 1)  (805 353)  (805 353)  LC_0 Logic Functioning bit
 (51 1)  (813 353)  (813 353)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (762 354)  (762 354)  routing T_15_22.glb_netwk_6 <X> T_15_22.wire_logic_cluster/lc_7/clk
 (1 2)  (763 354)  (763 354)  routing T_15_22.glb_netwk_6 <X> T_15_22.wire_logic_cluster/lc_7/clk
 (2 2)  (764 354)  (764 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (771 354)  (771 354)  routing T_15_22.sp4_h_r_10 <X> T_15_22.sp4_h_l_36
 (10 2)  (772 354)  (772 354)  routing T_15_22.sp4_h_r_10 <X> T_15_22.sp4_h_l_36
 (14 2)  (776 354)  (776 354)  routing T_15_22.wire_logic_cluster/lc_4/out <X> T_15_22.lc_trk_g0_4
 (15 2)  (777 354)  (777 354)  routing T_15_22.lft_op_5 <X> T_15_22.lc_trk_g0_5
 (17 2)  (779 354)  (779 354)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (780 354)  (780 354)  routing T_15_22.lft_op_5 <X> T_15_22.lc_trk_g0_5
 (32 2)  (794 354)  (794 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 354)  (795 354)  routing T_15_22.lc_trk_g2_0 <X> T_15_22.wire_logic_cluster/lc_1/in_3
 (40 2)  (802 354)  (802 354)  LC_1 Logic Functioning bit
 (41 2)  (803 354)  (803 354)  LC_1 Logic Functioning bit
 (42 2)  (804 354)  (804 354)  LC_1 Logic Functioning bit
 (43 2)  (805 354)  (805 354)  LC_1 Logic Functioning bit
 (53 2)  (815 354)  (815 354)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (17 3)  (779 355)  (779 355)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (40 3)  (802 355)  (802 355)  LC_1 Logic Functioning bit
 (41 3)  (803 355)  (803 355)  LC_1 Logic Functioning bit
 (42 3)  (804 355)  (804 355)  LC_1 Logic Functioning bit
 (43 3)  (805 355)  (805 355)  LC_1 Logic Functioning bit
 (15 4)  (777 356)  (777 356)  routing T_15_22.sp12_h_r_1 <X> T_15_22.lc_trk_g1_1
 (17 4)  (779 356)  (779 356)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (780 356)  (780 356)  routing T_15_22.sp12_h_r_1 <X> T_15_22.lc_trk_g1_1
 (29 4)  (791 356)  (791 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 356)  (792 356)  routing T_15_22.lc_trk_g0_5 <X> T_15_22.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 356)  (793 356)  routing T_15_22.lc_trk_g1_6 <X> T_15_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 356)  (794 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 356)  (796 356)  routing T_15_22.lc_trk_g1_6 <X> T_15_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 356)  (798 356)  LC_2 Logic Functioning bit
 (45 4)  (807 356)  (807 356)  LC_2 Logic Functioning bit
 (47 4)  (809 356)  (809 356)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (18 5)  (780 357)  (780 357)  routing T_15_22.sp12_h_r_1 <X> T_15_22.lc_trk_g1_1
 (26 5)  (788 357)  (788 357)  routing T_15_22.lc_trk_g2_2 <X> T_15_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 357)  (790 357)  routing T_15_22.lc_trk_g2_2 <X> T_15_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 357)  (791 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 357)  (793 357)  routing T_15_22.lc_trk_g1_6 <X> T_15_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 357)  (794 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (795 357)  (795 357)  routing T_15_22.lc_trk_g3_3 <X> T_15_22.input_2_2
 (34 5)  (796 357)  (796 357)  routing T_15_22.lc_trk_g3_3 <X> T_15_22.input_2_2
 (35 5)  (797 357)  (797 357)  routing T_15_22.lc_trk_g3_3 <X> T_15_22.input_2_2
 (36 5)  (798 357)  (798 357)  LC_2 Logic Functioning bit
 (37 5)  (799 357)  (799 357)  LC_2 Logic Functioning bit
 (39 5)  (801 357)  (801 357)  LC_2 Logic Functioning bit
 (25 6)  (787 358)  (787 358)  routing T_15_22.lft_op_6 <X> T_15_22.lc_trk_g1_6
 (29 6)  (791 358)  (791 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 358)  (793 358)  routing T_15_22.lc_trk_g2_4 <X> T_15_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 358)  (794 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 358)  (795 358)  routing T_15_22.lc_trk_g2_4 <X> T_15_22.wire_logic_cluster/lc_3/in_3
 (35 6)  (797 358)  (797 358)  routing T_15_22.lc_trk_g3_4 <X> T_15_22.input_2_3
 (38 6)  (800 358)  (800 358)  LC_3 Logic Functioning bit
 (41 6)  (803 358)  (803 358)  LC_3 Logic Functioning bit
 (43 6)  (805 358)  (805 358)  LC_3 Logic Functioning bit
 (45 6)  (807 358)  (807 358)  LC_3 Logic Functioning bit
 (22 7)  (784 359)  (784 359)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (786 359)  (786 359)  routing T_15_22.lft_op_6 <X> T_15_22.lc_trk_g1_6
 (26 7)  (788 359)  (788 359)  routing T_15_22.lc_trk_g0_3 <X> T_15_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 359)  (791 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (794 359)  (794 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (795 359)  (795 359)  routing T_15_22.lc_trk_g3_4 <X> T_15_22.input_2_3
 (34 7)  (796 359)  (796 359)  routing T_15_22.lc_trk_g3_4 <X> T_15_22.input_2_3
 (38 7)  (800 359)  (800 359)  LC_3 Logic Functioning bit
 (40 7)  (802 359)  (802 359)  LC_3 Logic Functioning bit
 (42 7)  (804 359)  (804 359)  LC_3 Logic Functioning bit
 (14 8)  (776 360)  (776 360)  routing T_15_22.sp4_v_b_24 <X> T_15_22.lc_trk_g2_0
 (25 8)  (787 360)  (787 360)  routing T_15_22.wire_logic_cluster/lc_2/out <X> T_15_22.lc_trk_g2_2
 (26 8)  (788 360)  (788 360)  routing T_15_22.lc_trk_g0_4 <X> T_15_22.wire_logic_cluster/lc_4/in_0
 (29 8)  (791 360)  (791 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 360)  (792 360)  routing T_15_22.lc_trk_g0_5 <X> T_15_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 360)  (793 360)  routing T_15_22.lc_trk_g1_6 <X> T_15_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 360)  (794 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 360)  (796 360)  routing T_15_22.lc_trk_g1_6 <X> T_15_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 360)  (798 360)  LC_4 Logic Functioning bit
 (45 8)  (807 360)  (807 360)  LC_4 Logic Functioning bit
 (16 9)  (778 361)  (778 361)  routing T_15_22.sp4_v_b_24 <X> T_15_22.lc_trk_g2_0
 (17 9)  (779 361)  (779 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 9)  (784 361)  (784 361)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (29 9)  (791 361)  (791 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 361)  (793 361)  routing T_15_22.lc_trk_g1_6 <X> T_15_22.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 361)  (794 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (798 361)  (798 361)  LC_4 Logic Functioning bit
 (37 9)  (799 361)  (799 361)  LC_4 Logic Functioning bit
 (39 9)  (801 361)  (801 361)  LC_4 Logic Functioning bit
 (46 9)  (808 361)  (808 361)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (14 10)  (776 362)  (776 362)  routing T_15_22.sp4_h_r_36 <X> T_15_22.lc_trk_g2_4
 (21 10)  (783 362)  (783 362)  routing T_15_22.wire_logic_cluster/lc_7/out <X> T_15_22.lc_trk_g2_7
 (22 10)  (784 362)  (784 362)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (11 11)  (773 363)  (773 363)  routing T_15_22.sp4_h_r_8 <X> T_15_22.sp4_h_l_45
 (15 11)  (777 363)  (777 363)  routing T_15_22.sp4_h_r_36 <X> T_15_22.lc_trk_g2_4
 (16 11)  (778 363)  (778 363)  routing T_15_22.sp4_h_r_36 <X> T_15_22.lc_trk_g2_4
 (17 11)  (779 363)  (779 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (21 12)  (783 364)  (783 364)  routing T_15_22.sp4_v_t_22 <X> T_15_22.lc_trk_g3_3
 (22 12)  (784 364)  (784 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (785 364)  (785 364)  routing T_15_22.sp4_v_t_22 <X> T_15_22.lc_trk_g3_3
 (17 13)  (779 365)  (779 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (783 365)  (783 365)  routing T_15_22.sp4_v_t_22 <X> T_15_22.lc_trk_g3_3
 (14 14)  (776 366)  (776 366)  routing T_15_22.sp4_v_b_36 <X> T_15_22.lc_trk_g3_4
 (17 14)  (779 366)  (779 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (26 14)  (788 366)  (788 366)  routing T_15_22.lc_trk_g3_4 <X> T_15_22.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 366)  (789 366)  routing T_15_22.lc_trk_g3_5 <X> T_15_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 366)  (790 366)  routing T_15_22.lc_trk_g3_5 <X> T_15_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 366)  (791 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 366)  (792 366)  routing T_15_22.lc_trk_g3_5 <X> T_15_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 366)  (794 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 366)  (796 366)  routing T_15_22.lc_trk_g1_1 <X> T_15_22.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 366)  (797 366)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.input_2_7
 (37 14)  (799 366)  (799 366)  LC_7 Logic Functioning bit
 (42 14)  (804 366)  (804 366)  LC_7 Logic Functioning bit
 (45 14)  (807 366)  (807 366)  LC_7 Logic Functioning bit
 (48 14)  (810 366)  (810 366)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (14 15)  (776 367)  (776 367)  routing T_15_22.sp4_v_b_36 <X> T_15_22.lc_trk_g3_4
 (16 15)  (778 367)  (778 367)  routing T_15_22.sp4_v_b_36 <X> T_15_22.lc_trk_g3_4
 (17 15)  (779 367)  (779 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (27 15)  (789 367)  (789 367)  routing T_15_22.lc_trk_g3_4 <X> T_15_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 367)  (790 367)  routing T_15_22.lc_trk_g3_4 <X> T_15_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 367)  (791 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (32 15)  (794 367)  (794 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (795 367)  (795 367)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.input_2_7
 (35 15)  (797 367)  (797 367)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.input_2_7
 (36 15)  (798 367)  (798 367)  LC_7 Logic Functioning bit
 (37 15)  (799 367)  (799 367)  LC_7 Logic Functioning bit
 (38 15)  (800 367)  (800 367)  LC_7 Logic Functioning bit
 (42 15)  (804 367)  (804 367)  LC_7 Logic Functioning bit


LogicTile_16_22

 (0 0)  (816 352)  (816 352)  Negative Clock bit

 (14 0)  (830 352)  (830 352)  routing T_16_22.wire_logic_cluster/lc_0/out <X> T_16_22.lc_trk_g0_0
 (29 0)  (845 352)  (845 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 352)  (846 352)  routing T_16_22.lc_trk_g0_7 <X> T_16_22.wire_logic_cluster/lc_0/in_1
 (36 0)  (852 352)  (852 352)  LC_0 Logic Functioning bit
 (39 0)  (855 352)  (855 352)  LC_0 Logic Functioning bit
 (41 0)  (857 352)  (857 352)  LC_0 Logic Functioning bit
 (42 0)  (858 352)  (858 352)  LC_0 Logic Functioning bit
 (44 0)  (860 352)  (860 352)  LC_0 Logic Functioning bit
 (45 0)  (861 352)  (861 352)  LC_0 Logic Functioning bit
 (17 1)  (833 353)  (833 353)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (838 353)  (838 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (30 1)  (846 353)  (846 353)  routing T_16_22.lc_trk_g0_7 <X> T_16_22.wire_logic_cluster/lc_0/in_1
 (32 1)  (848 353)  (848 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (852 353)  (852 353)  LC_0 Logic Functioning bit
 (39 1)  (855 353)  (855 353)  LC_0 Logic Functioning bit
 (41 1)  (857 353)  (857 353)  LC_0 Logic Functioning bit
 (42 1)  (858 353)  (858 353)  LC_0 Logic Functioning bit
 (0 2)  (816 354)  (816 354)  routing T_16_22.glb_netwk_6 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (1 2)  (817 354)  (817 354)  routing T_16_22.glb_netwk_6 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (2 2)  (818 354)  (818 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (837 354)  (837 354)  routing T_16_22.sp4_v_b_7 <X> T_16_22.lc_trk_g0_7
 (22 2)  (838 354)  (838 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (839 354)  (839 354)  routing T_16_22.sp4_v_b_7 <X> T_16_22.lc_trk_g0_7
 (27 2)  (843 354)  (843 354)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 354)  (844 354)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 354)  (845 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 354)  (846 354)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_1/in_1
 (44 2)  (860 354)  (860 354)  LC_1 Logic Functioning bit
 (30 3)  (846 355)  (846 355)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_1/in_1
 (1 4)  (817 356)  (817 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (3 4)  (819 356)  (819 356)  routing T_16_22.sp12_v_b_0 <X> T_16_22.sp12_h_r_0
 (5 4)  (821 356)  (821 356)  routing T_16_22.sp4_v_b_3 <X> T_16_22.sp4_h_r_3
 (8 4)  (824 356)  (824 356)  routing T_16_22.sp4_v_b_4 <X> T_16_22.sp4_h_r_4
 (9 4)  (825 356)  (825 356)  routing T_16_22.sp4_v_b_4 <X> T_16_22.sp4_h_r_4
 (35 4)  (851 356)  (851 356)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.input_2_2
 (44 4)  (860 356)  (860 356)  LC_2 Logic Functioning bit
 (1 5)  (817 357)  (817 357)  routing T_16_22.lc_trk_g0_2 <X> T_16_22.wire_logic_cluster/lc_7/cen
 (3 5)  (819 357)  (819 357)  routing T_16_22.sp12_v_b_0 <X> T_16_22.sp12_h_r_0
 (6 5)  (822 357)  (822 357)  routing T_16_22.sp4_v_b_3 <X> T_16_22.sp4_h_r_3
 (32 5)  (848 357)  (848 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (849 357)  (849 357)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.input_2_2
 (34 5)  (850 357)  (850 357)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.input_2_2
 (35 5)  (851 357)  (851 357)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.input_2_2
 (9 6)  (825 358)  (825 358)  routing T_16_22.sp4_v_b_4 <X> T_16_22.sp4_h_l_41
 (15 6)  (831 358)  (831 358)  routing T_16_22.sp4_h_r_5 <X> T_16_22.lc_trk_g1_5
 (16 6)  (832 358)  (832 358)  routing T_16_22.sp4_h_r_5 <X> T_16_22.lc_trk_g1_5
 (17 6)  (833 358)  (833 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (27 6)  (843 358)  (843 358)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 358)  (844 358)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 358)  (845 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 358)  (846 358)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_3/in_1
 (44 6)  (860 358)  (860 358)  LC_3 Logic Functioning bit
 (4 7)  (820 359)  (820 359)  routing T_16_22.sp4_v_b_10 <X> T_16_22.sp4_h_l_38
 (18 7)  (834 359)  (834 359)  routing T_16_22.sp4_h_r_5 <X> T_16_22.lc_trk_g1_5
 (30 7)  (846 359)  (846 359)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_3/in_1
 (12 8)  (828 360)  (828 360)  routing T_16_22.sp4_v_b_2 <X> T_16_22.sp4_h_r_8
 (35 8)  (851 360)  (851 360)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.input_2_4
 (44 8)  (860 360)  (860 360)  LC_4 Logic Functioning bit
 (3 9)  (819 361)  (819 361)  routing T_16_22.sp12_h_l_22 <X> T_16_22.sp12_v_b_1
 (11 9)  (827 361)  (827 361)  routing T_16_22.sp4_v_b_2 <X> T_16_22.sp4_h_r_8
 (13 9)  (829 361)  (829 361)  routing T_16_22.sp4_v_b_2 <X> T_16_22.sp4_h_r_8
 (32 9)  (848 361)  (848 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (849 361)  (849 361)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.input_2_4
 (34 9)  (850 361)  (850 361)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.input_2_4
 (35 9)  (851 361)  (851 361)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.input_2_4
 (27 10)  (843 362)  (843 362)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 362)  (844 362)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 362)  (845 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 362)  (846 362)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_5/in_1
 (44 10)  (860 362)  (860 362)  LC_5 Logic Functioning bit
 (30 11)  (846 363)  (846 363)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_5/in_1
 (8 12)  (824 364)  (824 364)  routing T_16_22.sp4_v_b_10 <X> T_16_22.sp4_h_r_10
 (9 12)  (825 364)  (825 364)  routing T_16_22.sp4_v_b_10 <X> T_16_22.sp4_h_r_10
 (19 12)  (835 364)  (835 364)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (35 12)  (851 364)  (851 364)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.input_2_6
 (44 12)  (860 364)  (860 364)  LC_6 Logic Functioning bit
 (32 13)  (848 365)  (848 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (849 365)  (849 365)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.input_2_6
 (34 13)  (850 365)  (850 365)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.input_2_6
 (35 13)  (851 365)  (851 365)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.input_2_6
 (1 14)  (817 366)  (817 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (22 14)  (838 366)  (838 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (27 14)  (843 366)  (843 366)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 366)  (844 366)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 366)  (845 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 366)  (846 366)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_7/in_1
 (44 14)  (860 366)  (860 366)  LC_7 Logic Functioning bit
 (0 15)  (816 367)  (816 367)  routing T_16_22.lc_trk_g1_5 <X> T_16_22.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 367)  (817 367)  routing T_16_22.lc_trk_g1_5 <X> T_16_22.wire_logic_cluster/lc_7/s_r
 (21 15)  (837 367)  (837 367)  routing T_16_22.sp4_r_v_b_47 <X> T_16_22.lc_trk_g3_7
 (30 15)  (846 367)  (846 367)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_7/in_1


LogicTile_17_22

 (17 0)  (891 352)  (891 352)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (892 352)  (892 352)  routing T_17_22.wire_logic_cluster/lc_1/out <X> T_17_22.lc_trk_g0_1
 (21 0)  (895 352)  (895 352)  routing T_17_22.sp12_h_r_3 <X> T_17_22.lc_trk_g0_3
 (22 0)  (896 352)  (896 352)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (898 352)  (898 352)  routing T_17_22.sp12_h_r_3 <X> T_17_22.lc_trk_g0_3
 (29 0)  (903 352)  (903 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 352)  (904 352)  routing T_17_22.lc_trk_g0_5 <X> T_17_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 352)  (906 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 352)  (908 352)  routing T_17_22.lc_trk_g1_2 <X> T_17_22.wire_logic_cluster/lc_0/in_3
 (40 0)  (914 352)  (914 352)  LC_0 Logic Functioning bit
 (42 0)  (916 352)  (916 352)  LC_0 Logic Functioning bit
 (46 0)  (920 352)  (920 352)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (21 1)  (895 353)  (895 353)  routing T_17_22.sp12_h_r_3 <X> T_17_22.lc_trk_g0_3
 (28 1)  (902 353)  (902 353)  routing T_17_22.lc_trk_g2_0 <X> T_17_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 353)  (903 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 353)  (905 353)  routing T_17_22.lc_trk_g1_2 <X> T_17_22.wire_logic_cluster/lc_0/in_3
 (0 2)  (874 354)  (874 354)  routing T_17_22.glb_netwk_6 <X> T_17_22.wire_logic_cluster/lc_7/clk
 (1 2)  (875 354)  (875 354)  routing T_17_22.glb_netwk_6 <X> T_17_22.wire_logic_cluster/lc_7/clk
 (2 2)  (876 354)  (876 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (888 354)  (888 354)  routing T_17_22.sp4_h_l_1 <X> T_17_22.lc_trk_g0_4
 (15 2)  (889 354)  (889 354)  routing T_17_22.sp4_h_r_21 <X> T_17_22.lc_trk_g0_5
 (16 2)  (890 354)  (890 354)  routing T_17_22.sp4_h_r_21 <X> T_17_22.lc_trk_g0_5
 (17 2)  (891 354)  (891 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (892 354)  (892 354)  routing T_17_22.sp4_h_r_21 <X> T_17_22.lc_trk_g0_5
 (27 2)  (901 354)  (901 354)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 354)  (902 354)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 354)  (903 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 354)  (904 354)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_1/in_1
 (31 2)  (905 354)  (905 354)  routing T_17_22.lc_trk_g0_4 <X> T_17_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 354)  (906 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (909 354)  (909 354)  routing T_17_22.lc_trk_g2_7 <X> T_17_22.input_2_1
 (36 2)  (910 354)  (910 354)  LC_1 Logic Functioning bit
 (41 2)  (915 354)  (915 354)  LC_1 Logic Functioning bit
 (43 2)  (917 354)  (917 354)  LC_1 Logic Functioning bit
 (45 2)  (919 354)  (919 354)  LC_1 Logic Functioning bit
 (47 2)  (921 354)  (921 354)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (15 3)  (889 355)  (889 355)  routing T_17_22.sp4_h_l_1 <X> T_17_22.lc_trk_g0_4
 (16 3)  (890 355)  (890 355)  routing T_17_22.sp4_h_l_1 <X> T_17_22.lc_trk_g0_4
 (17 3)  (891 355)  (891 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (892 355)  (892 355)  routing T_17_22.sp4_h_r_21 <X> T_17_22.lc_trk_g0_5
 (29 3)  (903 355)  (903 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 355)  (904 355)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_1/in_1
 (32 3)  (906 355)  (906 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (907 355)  (907 355)  routing T_17_22.lc_trk_g2_7 <X> T_17_22.input_2_1
 (35 3)  (909 355)  (909 355)  routing T_17_22.lc_trk_g2_7 <X> T_17_22.input_2_1
 (36 3)  (910 355)  (910 355)  LC_1 Logic Functioning bit
 (37 3)  (911 355)  (911 355)  LC_1 Logic Functioning bit
 (39 3)  (913 355)  (913 355)  LC_1 Logic Functioning bit
 (40 3)  (914 355)  (914 355)  LC_1 Logic Functioning bit
 (41 3)  (915 355)  (915 355)  LC_1 Logic Functioning bit
 (42 3)  (916 355)  (916 355)  LC_1 Logic Functioning bit
 (43 3)  (917 355)  (917 355)  LC_1 Logic Functioning bit
 (8 4)  (882 356)  (882 356)  routing T_17_22.sp4_v_b_4 <X> T_17_22.sp4_h_r_4
 (9 4)  (883 356)  (883 356)  routing T_17_22.sp4_v_b_4 <X> T_17_22.sp4_h_r_4
 (21 4)  (895 356)  (895 356)  routing T_17_22.wire_logic_cluster/lc_3/out <X> T_17_22.lc_trk_g1_3
 (22 4)  (896 356)  (896 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (6 5)  (880 357)  (880 357)  routing T_17_22.sp4_h_l_38 <X> T_17_22.sp4_h_r_3
 (22 5)  (896 357)  (896 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (22 6)  (896 358)  (896 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (897 358)  (897 358)  routing T_17_22.sp4_v_b_23 <X> T_17_22.lc_trk_g1_7
 (24 6)  (898 358)  (898 358)  routing T_17_22.sp4_v_b_23 <X> T_17_22.lc_trk_g1_7
 (26 6)  (900 358)  (900 358)  routing T_17_22.lc_trk_g1_4 <X> T_17_22.wire_logic_cluster/lc_3/in_0
 (27 6)  (901 358)  (901 358)  routing T_17_22.lc_trk_g1_7 <X> T_17_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 358)  (903 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 358)  (904 358)  routing T_17_22.lc_trk_g1_7 <X> T_17_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 358)  (906 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 358)  (908 358)  routing T_17_22.lc_trk_g1_3 <X> T_17_22.wire_logic_cluster/lc_3/in_3
 (37 6)  (911 358)  (911 358)  LC_3 Logic Functioning bit
 (39 6)  (913 358)  (913 358)  LC_3 Logic Functioning bit
 (45 6)  (919 358)  (919 358)  LC_3 Logic Functioning bit
 (47 6)  (921 358)  (921 358)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (16 7)  (890 359)  (890 359)  routing T_17_22.sp12_h_r_12 <X> T_17_22.lc_trk_g1_4
 (17 7)  (891 359)  (891 359)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (27 7)  (901 359)  (901 359)  routing T_17_22.lc_trk_g1_4 <X> T_17_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 359)  (903 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 359)  (904 359)  routing T_17_22.lc_trk_g1_7 <X> T_17_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 359)  (905 359)  routing T_17_22.lc_trk_g1_3 <X> T_17_22.wire_logic_cluster/lc_3/in_3
 (32 7)  (906 359)  (906 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (907 359)  (907 359)  routing T_17_22.lc_trk_g3_2 <X> T_17_22.input_2_3
 (34 7)  (908 359)  (908 359)  routing T_17_22.lc_trk_g3_2 <X> T_17_22.input_2_3
 (35 7)  (909 359)  (909 359)  routing T_17_22.lc_trk_g3_2 <X> T_17_22.input_2_3
 (36 7)  (910 359)  (910 359)  LC_3 Logic Functioning bit
 (37 7)  (911 359)  (911 359)  LC_3 Logic Functioning bit
 (38 7)  (912 359)  (912 359)  LC_3 Logic Functioning bit
 (42 7)  (916 359)  (916 359)  LC_3 Logic Functioning bit
 (47 7)  (921 359)  (921 359)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (8 8)  (882 360)  (882 360)  routing T_17_22.sp4_v_b_1 <X> T_17_22.sp4_h_r_7
 (9 8)  (883 360)  (883 360)  routing T_17_22.sp4_v_b_1 <X> T_17_22.sp4_h_r_7
 (10 8)  (884 360)  (884 360)  routing T_17_22.sp4_v_b_1 <X> T_17_22.sp4_h_r_7
 (14 8)  (888 360)  (888 360)  routing T_17_22.sp12_v_b_0 <X> T_17_22.lc_trk_g2_0
 (14 9)  (888 361)  (888 361)  routing T_17_22.sp12_v_b_0 <X> T_17_22.lc_trk_g2_0
 (15 9)  (889 361)  (889 361)  routing T_17_22.sp12_v_b_0 <X> T_17_22.lc_trk_g2_0
 (17 9)  (891 361)  (891 361)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_0 lc_trk_g2_0
 (4 10)  (878 362)  (878 362)  routing T_17_22.sp4_v_b_10 <X> T_17_22.sp4_v_t_43
 (6 10)  (880 362)  (880 362)  routing T_17_22.sp4_v_b_10 <X> T_17_22.sp4_v_t_43
 (22 10)  (896 362)  (896 362)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (897 362)  (897 362)  routing T_17_22.sp12_v_t_12 <X> T_17_22.lc_trk_g2_7
 (27 10)  (901 362)  (901 362)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 362)  (902 362)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 362)  (903 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 362)  (906 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 362)  (907 362)  routing T_17_22.lc_trk_g2_0 <X> T_17_22.wire_logic_cluster/lc_5/in_3
 (35 10)  (909 362)  (909 362)  routing T_17_22.lc_trk_g0_5 <X> T_17_22.input_2_5
 (40 10)  (914 362)  (914 362)  LC_5 Logic Functioning bit
 (3 11)  (877 363)  (877 363)  routing T_17_22.sp12_v_b_1 <X> T_17_22.sp12_h_l_22
 (26 11)  (900 363)  (900 363)  routing T_17_22.lc_trk_g1_2 <X> T_17_22.wire_logic_cluster/lc_5/in_0
 (27 11)  (901 363)  (901 363)  routing T_17_22.lc_trk_g1_2 <X> T_17_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 363)  (903 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 363)  (904 363)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.wire_logic_cluster/lc_5/in_1
 (32 11)  (906 363)  (906 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (40 11)  (914 363)  (914 363)  LC_5 Logic Functioning bit
 (41 11)  (915 363)  (915 363)  LC_5 Logic Functioning bit
 (48 11)  (922 363)  (922 363)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (925 363)  (925 363)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (12 12)  (886 364)  (886 364)  routing T_17_22.sp4_v_b_11 <X> T_17_22.sp4_h_r_11
 (14 12)  (888 364)  (888 364)  routing T_17_22.sp4_v_t_21 <X> T_17_22.lc_trk_g3_0
 (17 12)  (891 364)  (891 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 364)  (892 364)  routing T_17_22.wire_logic_cluster/lc_1/out <X> T_17_22.lc_trk_g3_1
 (22 12)  (896 364)  (896 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (897 364)  (897 364)  routing T_17_22.sp4_v_t_30 <X> T_17_22.lc_trk_g3_3
 (24 12)  (898 364)  (898 364)  routing T_17_22.sp4_v_t_30 <X> T_17_22.lc_trk_g3_3
 (27 12)  (901 364)  (901 364)  routing T_17_22.lc_trk_g3_0 <X> T_17_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 364)  (902 364)  routing T_17_22.lc_trk_g3_0 <X> T_17_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 364)  (903 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (906 364)  (906 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (910 364)  (910 364)  LC_6 Logic Functioning bit
 (38 12)  (912 364)  (912 364)  LC_6 Logic Functioning bit
 (41 12)  (915 364)  (915 364)  LC_6 Logic Functioning bit
 (43 12)  (917 364)  (917 364)  LC_6 Logic Functioning bit
 (11 13)  (885 365)  (885 365)  routing T_17_22.sp4_v_b_11 <X> T_17_22.sp4_h_r_11
 (14 13)  (888 365)  (888 365)  routing T_17_22.sp4_v_t_21 <X> T_17_22.lc_trk_g3_0
 (16 13)  (890 365)  (890 365)  routing T_17_22.sp4_v_t_21 <X> T_17_22.lc_trk_g3_0
 (17 13)  (891 365)  (891 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (896 365)  (896 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (897 365)  (897 365)  routing T_17_22.sp4_v_b_42 <X> T_17_22.lc_trk_g3_2
 (24 13)  (898 365)  (898 365)  routing T_17_22.sp4_v_b_42 <X> T_17_22.lc_trk_g3_2
 (27 13)  (901 365)  (901 365)  routing T_17_22.lc_trk_g3_1 <X> T_17_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 365)  (902 365)  routing T_17_22.lc_trk_g3_1 <X> T_17_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 365)  (903 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 365)  (905 365)  routing T_17_22.lc_trk_g0_3 <X> T_17_22.wire_logic_cluster/lc_6/in_3
 (37 13)  (911 365)  (911 365)  LC_6 Logic Functioning bit
 (39 13)  (913 365)  (913 365)  LC_6 Logic Functioning bit
 (41 13)  (915 365)  (915 365)  LC_6 Logic Functioning bit
 (43 13)  (917 365)  (917 365)  LC_6 Logic Functioning bit
 (47 13)  (921 365)  (921 365)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (21 14)  (895 366)  (895 366)  routing T_17_22.sp4_h_l_34 <X> T_17_22.lc_trk_g3_7
 (22 14)  (896 366)  (896 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (897 366)  (897 366)  routing T_17_22.sp4_h_l_34 <X> T_17_22.lc_trk_g3_7
 (24 14)  (898 366)  (898 366)  routing T_17_22.sp4_h_l_34 <X> T_17_22.lc_trk_g3_7
 (21 15)  (895 367)  (895 367)  routing T_17_22.sp4_h_l_34 <X> T_17_22.lc_trk_g3_7


LogicTile_18_22

 (21 0)  (949 352)  (949 352)  routing T_18_22.wire_logic_cluster/lc_3/out <X> T_18_22.lc_trk_g0_3
 (22 0)  (950 352)  (950 352)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (954 352)  (954 352)  routing T_18_22.lc_trk_g0_6 <X> T_18_22.wire_logic_cluster/lc_0/in_0
 (31 0)  (959 352)  (959 352)  routing T_18_22.lc_trk_g3_6 <X> T_18_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 352)  (960 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 352)  (961 352)  routing T_18_22.lc_trk_g3_6 <X> T_18_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 352)  (962 352)  routing T_18_22.lc_trk_g3_6 <X> T_18_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 352)  (964 352)  LC_0 Logic Functioning bit
 (38 0)  (966 352)  (966 352)  LC_0 Logic Functioning bit
 (22 1)  (950 353)  (950 353)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (951 353)  (951 353)  routing T_18_22.sp12_h_l_17 <X> T_18_22.lc_trk_g0_2
 (25 1)  (953 353)  (953 353)  routing T_18_22.sp12_h_l_17 <X> T_18_22.lc_trk_g0_2
 (26 1)  (954 353)  (954 353)  routing T_18_22.lc_trk_g0_6 <X> T_18_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 353)  (957 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 353)  (959 353)  routing T_18_22.lc_trk_g3_6 <X> T_18_22.wire_logic_cluster/lc_0/in_3
 (37 1)  (965 353)  (965 353)  LC_0 Logic Functioning bit
 (39 1)  (967 353)  (967 353)  LC_0 Logic Functioning bit
 (0 2)  (928 354)  (928 354)  routing T_18_22.glb_netwk_6 <X> T_18_22.wire_logic_cluster/lc_7/clk
 (1 2)  (929 354)  (929 354)  routing T_18_22.glb_netwk_6 <X> T_18_22.wire_logic_cluster/lc_7/clk
 (2 2)  (930 354)  (930 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 3)  (932 355)  (932 355)  routing T_18_22.sp4_v_b_7 <X> T_18_22.sp4_h_l_37
 (22 3)  (950 355)  (950 355)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (952 355)  (952 355)  routing T_18_22.top_op_6 <X> T_18_22.lc_trk_g0_6
 (25 3)  (953 355)  (953 355)  routing T_18_22.top_op_6 <X> T_18_22.lc_trk_g0_6
 (25 4)  (953 356)  (953 356)  routing T_18_22.sp4_h_l_7 <X> T_18_22.lc_trk_g1_2
 (27 4)  (955 356)  (955 356)  routing T_18_22.lc_trk_g1_4 <X> T_18_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 356)  (957 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 356)  (958 356)  routing T_18_22.lc_trk_g1_4 <X> T_18_22.wire_logic_cluster/lc_2/in_1
 (31 4)  (959 356)  (959 356)  routing T_18_22.lc_trk_g3_4 <X> T_18_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 356)  (960 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 356)  (961 356)  routing T_18_22.lc_trk_g3_4 <X> T_18_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 356)  (962 356)  routing T_18_22.lc_trk_g3_4 <X> T_18_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 356)  (964 356)  LC_2 Logic Functioning bit
 (37 4)  (965 356)  (965 356)  LC_2 Logic Functioning bit
 (38 4)  (966 356)  (966 356)  LC_2 Logic Functioning bit
 (39 4)  (967 356)  (967 356)  LC_2 Logic Functioning bit
 (40 4)  (968 356)  (968 356)  LC_2 Logic Functioning bit
 (41 4)  (969 356)  (969 356)  LC_2 Logic Functioning bit
 (42 4)  (970 356)  (970 356)  LC_2 Logic Functioning bit
 (43 4)  (971 356)  (971 356)  LC_2 Logic Functioning bit
 (53 4)  (981 356)  (981 356)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (9 5)  (937 357)  (937 357)  routing T_18_22.sp4_v_t_41 <X> T_18_22.sp4_v_b_4
 (22 5)  (950 357)  (950 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (951 357)  (951 357)  routing T_18_22.sp4_h_l_7 <X> T_18_22.lc_trk_g1_2
 (24 5)  (952 357)  (952 357)  routing T_18_22.sp4_h_l_7 <X> T_18_22.lc_trk_g1_2
 (25 5)  (953 357)  (953 357)  routing T_18_22.sp4_h_l_7 <X> T_18_22.lc_trk_g1_2
 (26 5)  (954 357)  (954 357)  routing T_18_22.lc_trk_g2_2 <X> T_18_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 357)  (956 357)  routing T_18_22.lc_trk_g2_2 <X> T_18_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 357)  (957 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (964 357)  (964 357)  LC_2 Logic Functioning bit
 (37 5)  (965 357)  (965 357)  LC_2 Logic Functioning bit
 (38 5)  (966 357)  (966 357)  LC_2 Logic Functioning bit
 (39 5)  (967 357)  (967 357)  LC_2 Logic Functioning bit
 (40 5)  (968 357)  (968 357)  LC_2 Logic Functioning bit
 (42 5)  (970 357)  (970 357)  LC_2 Logic Functioning bit
 (6 6)  (934 358)  (934 358)  routing T_18_22.sp4_v_b_0 <X> T_18_22.sp4_v_t_38
 (14 6)  (942 358)  (942 358)  routing T_18_22.sp12_h_l_3 <X> T_18_22.lc_trk_g1_4
 (17 6)  (945 358)  (945 358)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (946 358)  (946 358)  routing T_18_22.wire_logic_cluster/lc_5/out <X> T_18_22.lc_trk_g1_5
 (32 6)  (960 358)  (960 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 358)  (961 358)  routing T_18_22.lc_trk_g3_3 <X> T_18_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 358)  (962 358)  routing T_18_22.lc_trk_g3_3 <X> T_18_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 358)  (964 358)  LC_3 Logic Functioning bit
 (37 6)  (965 358)  (965 358)  LC_3 Logic Functioning bit
 (41 6)  (969 358)  (969 358)  LC_3 Logic Functioning bit
 (43 6)  (971 358)  (971 358)  LC_3 Logic Functioning bit
 (45 6)  (973 358)  (973 358)  LC_3 Logic Functioning bit
 (5 7)  (933 359)  (933 359)  routing T_18_22.sp4_v_b_0 <X> T_18_22.sp4_v_t_38
 (14 7)  (942 359)  (942 359)  routing T_18_22.sp12_h_l_3 <X> T_18_22.lc_trk_g1_4
 (15 7)  (943 359)  (943 359)  routing T_18_22.sp12_h_l_3 <X> T_18_22.lc_trk_g1_4
 (17 7)  (945 359)  (945 359)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (26 7)  (954 359)  (954 359)  routing T_18_22.lc_trk_g0_3 <X> T_18_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 359)  (957 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 359)  (959 359)  routing T_18_22.lc_trk_g3_3 <X> T_18_22.wire_logic_cluster/lc_3/in_3
 (32 7)  (960 359)  (960 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (961 359)  (961 359)  routing T_18_22.lc_trk_g2_3 <X> T_18_22.input_2_3
 (35 7)  (963 359)  (963 359)  routing T_18_22.lc_trk_g2_3 <X> T_18_22.input_2_3
 (36 7)  (964 359)  (964 359)  LC_3 Logic Functioning bit
 (37 7)  (965 359)  (965 359)  LC_3 Logic Functioning bit
 (40 7)  (968 359)  (968 359)  LC_3 Logic Functioning bit
 (42 7)  (970 359)  (970 359)  LC_3 Logic Functioning bit
 (8 8)  (936 360)  (936 360)  routing T_18_22.sp4_v_b_1 <X> T_18_22.sp4_h_r_7
 (9 8)  (937 360)  (937 360)  routing T_18_22.sp4_v_b_1 <X> T_18_22.sp4_h_r_7
 (10 8)  (938 360)  (938 360)  routing T_18_22.sp4_v_b_1 <X> T_18_22.sp4_h_r_7
 (22 8)  (950 360)  (950 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (951 360)  (951 360)  routing T_18_22.sp4_h_r_27 <X> T_18_22.lc_trk_g2_3
 (24 8)  (952 360)  (952 360)  routing T_18_22.sp4_h_r_27 <X> T_18_22.lc_trk_g2_3
 (25 8)  (953 360)  (953 360)  routing T_18_22.sp4_h_r_34 <X> T_18_22.lc_trk_g2_2
 (27 8)  (955 360)  (955 360)  routing T_18_22.lc_trk_g1_4 <X> T_18_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 360)  (957 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 360)  (958 360)  routing T_18_22.lc_trk_g1_4 <X> T_18_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 360)  (960 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (37 8)  (965 360)  (965 360)  LC_4 Logic Functioning bit
 (39 8)  (967 360)  (967 360)  LC_4 Logic Functioning bit
 (52 8)  (980 360)  (980 360)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (21 9)  (949 361)  (949 361)  routing T_18_22.sp4_h_r_27 <X> T_18_22.lc_trk_g2_3
 (22 9)  (950 361)  (950 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (951 361)  (951 361)  routing T_18_22.sp4_h_r_34 <X> T_18_22.lc_trk_g2_2
 (24 9)  (952 361)  (952 361)  routing T_18_22.sp4_h_r_34 <X> T_18_22.lc_trk_g2_2
 (31 9)  (959 361)  (959 361)  routing T_18_22.lc_trk_g0_3 <X> T_18_22.wire_logic_cluster/lc_4/in_3
 (37 9)  (965 361)  (965 361)  LC_4 Logic Functioning bit
 (39 9)  (967 361)  (967 361)  LC_4 Logic Functioning bit
 (5 10)  (933 362)  (933 362)  routing T_18_22.sp4_v_b_6 <X> T_18_22.sp4_h_l_43
 (17 10)  (945 362)  (945 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (950 362)  (950 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (951 362)  (951 362)  routing T_18_22.sp4_h_r_31 <X> T_18_22.lc_trk_g2_7
 (24 10)  (952 362)  (952 362)  routing T_18_22.sp4_h_r_31 <X> T_18_22.lc_trk_g2_7
 (25 10)  (953 362)  (953 362)  routing T_18_22.wire_logic_cluster/lc_6/out <X> T_18_22.lc_trk_g2_6
 (27 10)  (955 362)  (955 362)  routing T_18_22.lc_trk_g3_3 <X> T_18_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 362)  (956 362)  routing T_18_22.lc_trk_g3_3 <X> T_18_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 362)  (957 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 362)  (959 362)  routing T_18_22.lc_trk_g1_5 <X> T_18_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 362)  (960 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 362)  (962 362)  routing T_18_22.lc_trk_g1_5 <X> T_18_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 362)  (964 362)  LC_5 Logic Functioning bit
 (37 10)  (965 362)  (965 362)  LC_5 Logic Functioning bit
 (38 10)  (966 362)  (966 362)  LC_5 Logic Functioning bit
 (39 10)  (967 362)  (967 362)  LC_5 Logic Functioning bit
 (41 10)  (969 362)  (969 362)  LC_5 Logic Functioning bit
 (43 10)  (971 362)  (971 362)  LC_5 Logic Functioning bit
 (45 10)  (973 362)  (973 362)  LC_5 Logic Functioning bit
 (51 10)  (979 362)  (979 362)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (18 11)  (946 363)  (946 363)  routing T_18_22.sp4_r_v_b_37 <X> T_18_22.lc_trk_g2_5
 (21 11)  (949 363)  (949 363)  routing T_18_22.sp4_h_r_31 <X> T_18_22.lc_trk_g2_7
 (22 11)  (950 363)  (950 363)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (954 363)  (954 363)  routing T_18_22.lc_trk_g3_2 <X> T_18_22.wire_logic_cluster/lc_5/in_0
 (27 11)  (955 363)  (955 363)  routing T_18_22.lc_trk_g3_2 <X> T_18_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 363)  (956 363)  routing T_18_22.lc_trk_g3_2 <X> T_18_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 363)  (957 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 363)  (958 363)  routing T_18_22.lc_trk_g3_3 <X> T_18_22.wire_logic_cluster/lc_5/in_1
 (37 11)  (965 363)  (965 363)  LC_5 Logic Functioning bit
 (39 11)  (967 363)  (967 363)  LC_5 Logic Functioning bit
 (4 12)  (932 364)  (932 364)  routing T_18_22.sp4_h_l_44 <X> T_18_22.sp4_v_b_9
 (17 12)  (945 364)  (945 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (949 364)  (949 364)  routing T_18_22.sp4_v_t_22 <X> T_18_22.lc_trk_g3_3
 (22 12)  (950 364)  (950 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (951 364)  (951 364)  routing T_18_22.sp4_v_t_22 <X> T_18_22.lc_trk_g3_3
 (26 12)  (954 364)  (954 364)  routing T_18_22.lc_trk_g3_7 <X> T_18_22.wire_logic_cluster/lc_6/in_0
 (27 12)  (955 364)  (955 364)  routing T_18_22.lc_trk_g1_2 <X> T_18_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 364)  (957 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (959 364)  (959 364)  routing T_18_22.lc_trk_g2_5 <X> T_18_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 364)  (960 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 364)  (961 364)  routing T_18_22.lc_trk_g2_5 <X> T_18_22.wire_logic_cluster/lc_6/in_3
 (35 12)  (963 364)  (963 364)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.input_2_6
 (37 12)  (965 364)  (965 364)  LC_6 Logic Functioning bit
 (41 12)  (969 364)  (969 364)  LC_6 Logic Functioning bit
 (42 12)  (970 364)  (970 364)  LC_6 Logic Functioning bit
 (43 12)  (971 364)  (971 364)  LC_6 Logic Functioning bit
 (45 12)  (973 364)  (973 364)  LC_6 Logic Functioning bit
 (52 12)  (980 364)  (980 364)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (5 13)  (933 365)  (933 365)  routing T_18_22.sp4_h_l_44 <X> T_18_22.sp4_v_b_9
 (8 13)  (936 365)  (936 365)  routing T_18_22.sp4_h_l_47 <X> T_18_22.sp4_v_b_10
 (9 13)  (937 365)  (937 365)  routing T_18_22.sp4_h_l_47 <X> T_18_22.sp4_v_b_10
 (21 13)  (949 365)  (949 365)  routing T_18_22.sp4_v_t_22 <X> T_18_22.lc_trk_g3_3
 (22 13)  (950 365)  (950 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (953 365)  (953 365)  routing T_18_22.sp4_r_v_b_42 <X> T_18_22.lc_trk_g3_2
 (26 13)  (954 365)  (954 365)  routing T_18_22.lc_trk_g3_7 <X> T_18_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (955 365)  (955 365)  routing T_18_22.lc_trk_g3_7 <X> T_18_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 365)  (956 365)  routing T_18_22.lc_trk_g3_7 <X> T_18_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 365)  (957 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 365)  (958 365)  routing T_18_22.lc_trk_g1_2 <X> T_18_22.wire_logic_cluster/lc_6/in_1
 (32 13)  (960 365)  (960 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (961 365)  (961 365)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.input_2_6
 (35 13)  (963 365)  (963 365)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.input_2_6
 (37 13)  (965 365)  (965 365)  LC_6 Logic Functioning bit
 (42 13)  (970 365)  (970 365)  LC_6 Logic Functioning bit
 (47 13)  (975 365)  (975 365)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (21 14)  (949 366)  (949 366)  routing T_18_22.sp4_v_t_26 <X> T_18_22.lc_trk_g3_7
 (22 14)  (950 366)  (950 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (951 366)  (951 366)  routing T_18_22.sp4_v_t_26 <X> T_18_22.lc_trk_g3_7
 (26 14)  (954 366)  (954 366)  routing T_18_22.lc_trk_g2_7 <X> T_18_22.wire_logic_cluster/lc_7/in_0
 (29 14)  (957 366)  (957 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (960 366)  (960 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 366)  (961 366)  routing T_18_22.lc_trk_g3_1 <X> T_18_22.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 366)  (962 366)  routing T_18_22.lc_trk_g3_1 <X> T_18_22.wire_logic_cluster/lc_7/in_3
 (37 14)  (965 366)  (965 366)  LC_7 Logic Functioning bit
 (39 14)  (967 366)  (967 366)  LC_7 Logic Functioning bit
 (41 14)  (969 366)  (969 366)  LC_7 Logic Functioning bit
 (43 14)  (971 366)  (971 366)  LC_7 Logic Functioning bit
 (48 14)  (976 366)  (976 366)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (14 15)  (942 367)  (942 367)  routing T_18_22.sp4_h_l_17 <X> T_18_22.lc_trk_g3_4
 (15 15)  (943 367)  (943 367)  routing T_18_22.sp4_h_l_17 <X> T_18_22.lc_trk_g3_4
 (16 15)  (944 367)  (944 367)  routing T_18_22.sp4_h_l_17 <X> T_18_22.lc_trk_g3_4
 (17 15)  (945 367)  (945 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (21 15)  (949 367)  (949 367)  routing T_18_22.sp4_v_t_26 <X> T_18_22.lc_trk_g3_7
 (22 15)  (950 367)  (950 367)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (952 367)  (952 367)  routing T_18_22.tnr_op_6 <X> T_18_22.lc_trk_g3_6
 (26 15)  (954 367)  (954 367)  routing T_18_22.lc_trk_g2_7 <X> T_18_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 367)  (956 367)  routing T_18_22.lc_trk_g2_7 <X> T_18_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 367)  (957 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 367)  (958 367)  routing T_18_22.lc_trk_g0_2 <X> T_18_22.wire_logic_cluster/lc_7/in_1


LogicTile_19_22

 (27 0)  (1009 352)  (1009 352)  routing T_19_22.lc_trk_g3_0 <X> T_19_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 352)  (1010 352)  routing T_19_22.lc_trk_g3_0 <X> T_19_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 352)  (1011 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 352)  (1014 352)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 352)  (1018 352)  LC_0 Logic Functioning bit
 (39 0)  (1021 352)  (1021 352)  LC_0 Logic Functioning bit
 (41 0)  (1023 352)  (1023 352)  LC_0 Logic Functioning bit
 (42 0)  (1024 352)  (1024 352)  LC_0 Logic Functioning bit
 (44 0)  (1026 352)  (1026 352)  LC_0 Logic Functioning bit
 (45 0)  (1027 352)  (1027 352)  LC_0 Logic Functioning bit
 (11 1)  (993 353)  (993 353)  routing T_19_22.sp4_h_l_39 <X> T_19_22.sp4_h_r_2
 (36 1)  (1018 353)  (1018 353)  LC_0 Logic Functioning bit
 (39 1)  (1021 353)  (1021 353)  LC_0 Logic Functioning bit
 (41 1)  (1023 353)  (1023 353)  LC_0 Logic Functioning bit
 (42 1)  (1024 353)  (1024 353)  LC_0 Logic Functioning bit
 (50 1)  (1032 353)  (1032 353)  Carry_In_Mux bit 

 (0 2)  (982 354)  (982 354)  routing T_19_22.glb_netwk_3 <X> T_19_22.wire_logic_cluster/lc_7/clk
 (2 2)  (984 354)  (984 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (1009 354)  (1009 354)  routing T_19_22.lc_trk_g3_1 <X> T_19_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 354)  (1010 354)  routing T_19_22.lc_trk_g3_1 <X> T_19_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 354)  (1011 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 354)  (1014 354)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 354)  (1018 354)  LC_1 Logic Functioning bit
 (39 2)  (1021 354)  (1021 354)  LC_1 Logic Functioning bit
 (41 2)  (1023 354)  (1023 354)  LC_1 Logic Functioning bit
 (42 2)  (1024 354)  (1024 354)  LC_1 Logic Functioning bit
 (44 2)  (1026 354)  (1026 354)  LC_1 Logic Functioning bit
 (45 2)  (1027 354)  (1027 354)  LC_1 Logic Functioning bit
 (0 3)  (982 355)  (982 355)  routing T_19_22.glb_netwk_3 <X> T_19_22.wire_logic_cluster/lc_7/clk
 (3 3)  (985 355)  (985 355)  routing T_19_22.sp12_v_b_0 <X> T_19_22.sp12_h_l_23
 (36 3)  (1018 355)  (1018 355)  LC_1 Logic Functioning bit
 (39 3)  (1021 355)  (1021 355)  LC_1 Logic Functioning bit
 (41 3)  (1023 355)  (1023 355)  LC_1 Logic Functioning bit
 (42 3)  (1024 355)  (1024 355)  LC_1 Logic Functioning bit
 (53 3)  (1035 355)  (1035 355)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (21 4)  (1003 356)  (1003 356)  routing T_19_22.wire_logic_cluster/lc_3/out <X> T_19_22.lc_trk_g1_3
 (22 4)  (1004 356)  (1004 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1007 356)  (1007 356)  routing T_19_22.wire_logic_cluster/lc_2/out <X> T_19_22.lc_trk_g1_2
 (27 4)  (1009 356)  (1009 356)  routing T_19_22.lc_trk_g1_2 <X> T_19_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 356)  (1011 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 356)  (1014 356)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 356)  (1018 356)  LC_2 Logic Functioning bit
 (39 4)  (1021 356)  (1021 356)  LC_2 Logic Functioning bit
 (41 4)  (1023 356)  (1023 356)  LC_2 Logic Functioning bit
 (42 4)  (1024 356)  (1024 356)  LC_2 Logic Functioning bit
 (44 4)  (1026 356)  (1026 356)  LC_2 Logic Functioning bit
 (45 4)  (1027 356)  (1027 356)  LC_2 Logic Functioning bit
 (11 5)  (993 357)  (993 357)  routing T_19_22.sp4_h_l_44 <X> T_19_22.sp4_h_r_5
 (13 5)  (995 357)  (995 357)  routing T_19_22.sp4_h_l_44 <X> T_19_22.sp4_h_r_5
 (22 5)  (1004 357)  (1004 357)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1012 357)  (1012 357)  routing T_19_22.lc_trk_g1_2 <X> T_19_22.wire_logic_cluster/lc_2/in_1
 (36 5)  (1018 357)  (1018 357)  LC_2 Logic Functioning bit
 (39 5)  (1021 357)  (1021 357)  LC_2 Logic Functioning bit
 (41 5)  (1023 357)  (1023 357)  LC_2 Logic Functioning bit
 (42 5)  (1024 357)  (1024 357)  LC_2 Logic Functioning bit
 (48 5)  (1030 357)  (1030 357)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (996 358)  (996 358)  routing T_19_22.wire_logic_cluster/lc_4/out <X> T_19_22.lc_trk_g1_4
 (27 6)  (1009 358)  (1009 358)  routing T_19_22.lc_trk_g1_3 <X> T_19_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 358)  (1011 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 358)  (1014 358)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 358)  (1018 358)  LC_3 Logic Functioning bit
 (39 6)  (1021 358)  (1021 358)  LC_3 Logic Functioning bit
 (41 6)  (1023 358)  (1023 358)  LC_3 Logic Functioning bit
 (42 6)  (1024 358)  (1024 358)  LC_3 Logic Functioning bit
 (44 6)  (1026 358)  (1026 358)  LC_3 Logic Functioning bit
 (45 6)  (1027 358)  (1027 358)  LC_3 Logic Functioning bit
 (17 7)  (999 359)  (999 359)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (30 7)  (1012 359)  (1012 359)  routing T_19_22.lc_trk_g1_3 <X> T_19_22.wire_logic_cluster/lc_3/in_1
 (36 7)  (1018 359)  (1018 359)  LC_3 Logic Functioning bit
 (39 7)  (1021 359)  (1021 359)  LC_3 Logic Functioning bit
 (41 7)  (1023 359)  (1023 359)  LC_3 Logic Functioning bit
 (42 7)  (1024 359)  (1024 359)  LC_3 Logic Functioning bit
 (27 8)  (1009 360)  (1009 360)  routing T_19_22.lc_trk_g1_4 <X> T_19_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 360)  (1011 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 360)  (1012 360)  routing T_19_22.lc_trk_g1_4 <X> T_19_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 360)  (1014 360)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 360)  (1018 360)  LC_4 Logic Functioning bit
 (39 8)  (1021 360)  (1021 360)  LC_4 Logic Functioning bit
 (41 8)  (1023 360)  (1023 360)  LC_4 Logic Functioning bit
 (42 8)  (1024 360)  (1024 360)  LC_4 Logic Functioning bit
 (45 8)  (1027 360)  (1027 360)  LC_4 Logic Functioning bit
 (36 9)  (1018 361)  (1018 361)  LC_4 Logic Functioning bit
 (39 9)  (1021 361)  (1021 361)  LC_4 Logic Functioning bit
 (41 9)  (1023 361)  (1023 361)  LC_4 Logic Functioning bit
 (42 9)  (1024 361)  (1024 361)  LC_4 Logic Functioning bit
 (14 12)  (996 364)  (996 364)  routing T_19_22.wire_logic_cluster/lc_0/out <X> T_19_22.lc_trk_g3_0
 (17 12)  (999 364)  (999 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1000 364)  (1000 364)  routing T_19_22.wire_logic_cluster/lc_1/out <X> T_19_22.lc_trk_g3_1
 (17 13)  (999 365)  (999 365)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (0 14)  (982 366)  (982 366)  routing T_19_22.lc_trk_g3_5 <X> T_19_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 366)  (983 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (9 14)  (991 366)  (991 366)  routing T_19_22.sp4_v_b_10 <X> T_19_22.sp4_h_l_47
 (16 14)  (998 366)  (998 366)  routing T_19_22.sp12_v_b_21 <X> T_19_22.lc_trk_g3_5
 (17 14)  (999 366)  (999 366)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (0 15)  (982 367)  (982 367)  routing T_19_22.lc_trk_g3_5 <X> T_19_22.wire_logic_cluster/lc_7/s_r
 (1 15)  (983 367)  (983 367)  routing T_19_22.lc_trk_g3_5 <X> T_19_22.wire_logic_cluster/lc_7/s_r
 (18 15)  (1000 367)  (1000 367)  routing T_19_22.sp12_v_b_21 <X> T_19_22.lc_trk_g3_5


LogicTile_20_22

 (14 0)  (1050 352)  (1050 352)  routing T_20_22.sp4_h_l_5 <X> T_20_22.lc_trk_g0_0
 (27 0)  (1063 352)  (1063 352)  routing T_20_22.lc_trk_g3_2 <X> T_20_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 352)  (1064 352)  routing T_20_22.lc_trk_g3_2 <X> T_20_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 352)  (1065 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 352)  (1067 352)  routing T_20_22.lc_trk_g3_6 <X> T_20_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 352)  (1068 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 352)  (1069 352)  routing T_20_22.lc_trk_g3_6 <X> T_20_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 352)  (1070 352)  routing T_20_22.lc_trk_g3_6 <X> T_20_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 352)  (1072 352)  LC_0 Logic Functioning bit
 (37 0)  (1073 352)  (1073 352)  LC_0 Logic Functioning bit
 (38 0)  (1074 352)  (1074 352)  LC_0 Logic Functioning bit
 (41 0)  (1077 352)  (1077 352)  LC_0 Logic Functioning bit
 (42 0)  (1078 352)  (1078 352)  LC_0 Logic Functioning bit
 (43 0)  (1079 352)  (1079 352)  LC_0 Logic Functioning bit
 (14 1)  (1050 353)  (1050 353)  routing T_20_22.sp4_h_l_5 <X> T_20_22.lc_trk_g0_0
 (15 1)  (1051 353)  (1051 353)  routing T_20_22.sp4_h_l_5 <X> T_20_22.lc_trk_g0_0
 (16 1)  (1052 353)  (1052 353)  routing T_20_22.sp4_h_l_5 <X> T_20_22.lc_trk_g0_0
 (17 1)  (1053 353)  (1053 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (26 1)  (1062 353)  (1062 353)  routing T_20_22.lc_trk_g3_3 <X> T_20_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (1063 353)  (1063 353)  routing T_20_22.lc_trk_g3_3 <X> T_20_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 353)  (1064 353)  routing T_20_22.lc_trk_g3_3 <X> T_20_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 353)  (1065 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 353)  (1066 353)  routing T_20_22.lc_trk_g3_2 <X> T_20_22.wire_logic_cluster/lc_0/in_1
 (31 1)  (1067 353)  (1067 353)  routing T_20_22.lc_trk_g3_6 <X> T_20_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (1068 353)  (1068 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (37 1)  (1073 353)  (1073 353)  LC_0 Logic Functioning bit
 (39 1)  (1075 353)  (1075 353)  LC_0 Logic Functioning bit
 (0 2)  (1036 354)  (1036 354)  routing T_20_22.glb_netwk_6 <X> T_20_22.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 354)  (1037 354)  routing T_20_22.glb_netwk_6 <X> T_20_22.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 354)  (1038 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (1045 354)  (1045 354)  routing T_20_22.sp4_v_b_1 <X> T_20_22.sp4_h_l_36
 (16 2)  (1052 354)  (1052 354)  routing T_20_22.sp4_v_b_5 <X> T_20_22.lc_trk_g0_5
 (17 2)  (1053 354)  (1053 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (1054 354)  (1054 354)  routing T_20_22.sp4_v_b_5 <X> T_20_22.lc_trk_g0_5
 (22 2)  (1058 354)  (1058 354)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (1059 354)  (1059 354)  routing T_20_22.sp12_h_r_23 <X> T_20_22.lc_trk_g0_7
 (26 2)  (1062 354)  (1062 354)  routing T_20_22.lc_trk_g0_7 <X> T_20_22.wire_logic_cluster/lc_1/in_0
 (27 2)  (1063 354)  (1063 354)  routing T_20_22.lc_trk_g1_5 <X> T_20_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 354)  (1065 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 354)  (1066 354)  routing T_20_22.lc_trk_g1_5 <X> T_20_22.wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 354)  (1067 354)  routing T_20_22.lc_trk_g1_7 <X> T_20_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 354)  (1068 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 354)  (1070 354)  routing T_20_22.lc_trk_g1_7 <X> T_20_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 354)  (1072 354)  LC_1 Logic Functioning bit
 (38 2)  (1074 354)  (1074 354)  LC_1 Logic Functioning bit
 (41 2)  (1077 354)  (1077 354)  LC_1 Logic Functioning bit
 (43 2)  (1079 354)  (1079 354)  LC_1 Logic Functioning bit
 (21 3)  (1057 355)  (1057 355)  routing T_20_22.sp12_h_r_23 <X> T_20_22.lc_trk_g0_7
 (26 3)  (1062 355)  (1062 355)  routing T_20_22.lc_trk_g0_7 <X> T_20_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 355)  (1065 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (1067 355)  (1067 355)  routing T_20_22.lc_trk_g1_7 <X> T_20_22.wire_logic_cluster/lc_1/in_3
 (37 3)  (1073 355)  (1073 355)  LC_1 Logic Functioning bit
 (39 3)  (1075 355)  (1075 355)  LC_1 Logic Functioning bit
 (41 3)  (1077 355)  (1077 355)  LC_1 Logic Functioning bit
 (43 3)  (1079 355)  (1079 355)  LC_1 Logic Functioning bit
 (21 4)  (1057 356)  (1057 356)  routing T_20_22.wire_logic_cluster/lc_3/out <X> T_20_22.lc_trk_g1_3
 (22 4)  (1058 356)  (1058 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (1062 356)  (1062 356)  routing T_20_22.lc_trk_g1_7 <X> T_20_22.wire_logic_cluster/lc_2/in_0
 (27 4)  (1063 356)  (1063 356)  routing T_20_22.lc_trk_g3_2 <X> T_20_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (1064 356)  (1064 356)  routing T_20_22.lc_trk_g3_2 <X> T_20_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 356)  (1065 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 356)  (1067 356)  routing T_20_22.lc_trk_g3_4 <X> T_20_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 356)  (1068 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 356)  (1069 356)  routing T_20_22.lc_trk_g3_4 <X> T_20_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 356)  (1070 356)  routing T_20_22.lc_trk_g3_4 <X> T_20_22.wire_logic_cluster/lc_2/in_3
 (35 4)  (1071 356)  (1071 356)  routing T_20_22.lc_trk_g3_7 <X> T_20_22.input_2_2
 (37 4)  (1073 356)  (1073 356)  LC_2 Logic Functioning bit
 (39 4)  (1075 356)  (1075 356)  LC_2 Logic Functioning bit
 (51 4)  (1087 356)  (1087 356)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (22 5)  (1058 357)  (1058 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (1062 357)  (1062 357)  routing T_20_22.lc_trk_g1_7 <X> T_20_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (1063 357)  (1063 357)  routing T_20_22.lc_trk_g1_7 <X> T_20_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 357)  (1065 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 357)  (1066 357)  routing T_20_22.lc_trk_g3_2 <X> T_20_22.wire_logic_cluster/lc_2/in_1
 (32 5)  (1068 357)  (1068 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (1069 357)  (1069 357)  routing T_20_22.lc_trk_g3_7 <X> T_20_22.input_2_2
 (34 5)  (1070 357)  (1070 357)  routing T_20_22.lc_trk_g3_7 <X> T_20_22.input_2_2
 (35 5)  (1071 357)  (1071 357)  routing T_20_22.lc_trk_g3_7 <X> T_20_22.input_2_2
 (36 5)  (1072 357)  (1072 357)  LC_2 Logic Functioning bit
 (37 5)  (1073 357)  (1073 357)  LC_2 Logic Functioning bit
 (39 5)  (1075 357)  (1075 357)  LC_2 Logic Functioning bit
 (43 5)  (1079 357)  (1079 357)  LC_2 Logic Functioning bit
 (16 6)  (1052 358)  (1052 358)  routing T_20_22.sp12_h_l_18 <X> T_20_22.lc_trk_g1_5
 (17 6)  (1053 358)  (1053 358)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (21 6)  (1057 358)  (1057 358)  routing T_20_22.sp4_v_b_15 <X> T_20_22.lc_trk_g1_7
 (22 6)  (1058 358)  (1058 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (1059 358)  (1059 358)  routing T_20_22.sp4_v_b_15 <X> T_20_22.lc_trk_g1_7
 (25 6)  (1061 358)  (1061 358)  routing T_20_22.wire_logic_cluster/lc_6/out <X> T_20_22.lc_trk_g1_6
 (26 6)  (1062 358)  (1062 358)  routing T_20_22.lc_trk_g0_5 <X> T_20_22.wire_logic_cluster/lc_3/in_0
 (28 6)  (1064 358)  (1064 358)  routing T_20_22.lc_trk_g2_2 <X> T_20_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 358)  (1065 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 358)  (1068 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 358)  (1070 358)  routing T_20_22.lc_trk_g1_3 <X> T_20_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 358)  (1072 358)  LC_3 Logic Functioning bit
 (37 6)  (1073 358)  (1073 358)  LC_3 Logic Functioning bit
 (38 6)  (1074 358)  (1074 358)  LC_3 Logic Functioning bit
 (39 6)  (1075 358)  (1075 358)  LC_3 Logic Functioning bit
 (41 6)  (1077 358)  (1077 358)  LC_3 Logic Functioning bit
 (43 6)  (1079 358)  (1079 358)  LC_3 Logic Functioning bit
 (45 6)  (1081 358)  (1081 358)  LC_3 Logic Functioning bit
 (18 7)  (1054 359)  (1054 359)  routing T_20_22.sp12_h_l_18 <X> T_20_22.lc_trk_g1_5
 (21 7)  (1057 359)  (1057 359)  routing T_20_22.sp4_v_b_15 <X> T_20_22.lc_trk_g1_7
 (22 7)  (1058 359)  (1058 359)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (29 7)  (1065 359)  (1065 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 359)  (1066 359)  routing T_20_22.lc_trk_g2_2 <X> T_20_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (1067 359)  (1067 359)  routing T_20_22.lc_trk_g1_3 <X> T_20_22.wire_logic_cluster/lc_3/in_3
 (37 7)  (1073 359)  (1073 359)  LC_3 Logic Functioning bit
 (39 7)  (1075 359)  (1075 359)  LC_3 Logic Functioning bit
 (51 7)  (1087 359)  (1087 359)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (1089 359)  (1089 359)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (8 8)  (1044 360)  (1044 360)  routing T_20_22.sp4_v_b_7 <X> T_20_22.sp4_h_r_7
 (9 8)  (1045 360)  (1045 360)  routing T_20_22.sp4_v_b_7 <X> T_20_22.sp4_h_r_7
 (25 8)  (1061 360)  (1061 360)  routing T_20_22.sp4_h_r_42 <X> T_20_22.lc_trk_g2_2
 (26 8)  (1062 360)  (1062 360)  routing T_20_22.lc_trk_g2_4 <X> T_20_22.wire_logic_cluster/lc_4/in_0
 (32 8)  (1068 360)  (1068 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 360)  (1069 360)  routing T_20_22.lc_trk_g3_2 <X> T_20_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 360)  (1070 360)  routing T_20_22.lc_trk_g3_2 <X> T_20_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 360)  (1072 360)  LC_4 Logic Functioning bit
 (38 8)  (1074 360)  (1074 360)  LC_4 Logic Functioning bit
 (22 9)  (1058 361)  (1058 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1059 361)  (1059 361)  routing T_20_22.sp4_h_r_42 <X> T_20_22.lc_trk_g2_2
 (24 9)  (1060 361)  (1060 361)  routing T_20_22.sp4_h_r_42 <X> T_20_22.lc_trk_g2_2
 (25 9)  (1061 361)  (1061 361)  routing T_20_22.sp4_h_r_42 <X> T_20_22.lc_trk_g2_2
 (28 9)  (1064 361)  (1064 361)  routing T_20_22.lc_trk_g2_4 <X> T_20_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 361)  (1065 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (1067 361)  (1067 361)  routing T_20_22.lc_trk_g3_2 <X> T_20_22.wire_logic_cluster/lc_4/in_3
 (37 9)  (1073 361)  (1073 361)  LC_4 Logic Functioning bit
 (39 9)  (1075 361)  (1075 361)  LC_4 Logic Functioning bit
 (9 10)  (1045 362)  (1045 362)  routing T_20_22.sp4_v_b_7 <X> T_20_22.sp4_h_l_42
 (15 10)  (1051 362)  (1051 362)  routing T_20_22.sp4_h_l_16 <X> T_20_22.lc_trk_g2_5
 (16 10)  (1052 362)  (1052 362)  routing T_20_22.sp4_h_l_16 <X> T_20_22.lc_trk_g2_5
 (17 10)  (1053 362)  (1053 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (28 10)  (1064 362)  (1064 362)  routing T_20_22.lc_trk_g2_6 <X> T_20_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 362)  (1065 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 362)  (1066 362)  routing T_20_22.lc_trk_g2_6 <X> T_20_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 362)  (1068 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 362)  (1069 362)  routing T_20_22.lc_trk_g3_1 <X> T_20_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 362)  (1070 362)  routing T_20_22.lc_trk_g3_1 <X> T_20_22.wire_logic_cluster/lc_5/in_3
 (50 10)  (1086 362)  (1086 362)  Cascade bit: LH_LC05_inmux02_5

 (17 11)  (1053 363)  (1053 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (1054 363)  (1054 363)  routing T_20_22.sp4_h_l_16 <X> T_20_22.lc_trk_g2_5
 (22 11)  (1058 363)  (1058 363)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (1059 363)  (1059 363)  routing T_20_22.sp12_v_t_21 <X> T_20_22.lc_trk_g2_6
 (25 11)  (1061 363)  (1061 363)  routing T_20_22.sp12_v_t_21 <X> T_20_22.lc_trk_g2_6
 (26 11)  (1062 363)  (1062 363)  routing T_20_22.lc_trk_g1_2 <X> T_20_22.wire_logic_cluster/lc_5/in_0
 (27 11)  (1063 363)  (1063 363)  routing T_20_22.lc_trk_g1_2 <X> T_20_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 363)  (1065 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 363)  (1066 363)  routing T_20_22.lc_trk_g2_6 <X> T_20_22.wire_logic_cluster/lc_5/in_1
 (37 11)  (1073 363)  (1073 363)  LC_5 Logic Functioning bit
 (15 12)  (1051 364)  (1051 364)  routing T_20_22.sp4_h_r_41 <X> T_20_22.lc_trk_g3_1
 (16 12)  (1052 364)  (1052 364)  routing T_20_22.sp4_h_r_41 <X> T_20_22.lc_trk_g3_1
 (17 12)  (1053 364)  (1053 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (1054 364)  (1054 364)  routing T_20_22.sp4_h_r_41 <X> T_20_22.lc_trk_g3_1
 (22 12)  (1058 364)  (1058 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1059 364)  (1059 364)  routing T_20_22.sp4_v_t_30 <X> T_20_22.lc_trk_g3_3
 (24 12)  (1060 364)  (1060 364)  routing T_20_22.sp4_v_t_30 <X> T_20_22.lc_trk_g3_3
 (25 12)  (1061 364)  (1061 364)  routing T_20_22.sp4_v_b_26 <X> T_20_22.lc_trk_g3_2
 (26 12)  (1062 364)  (1062 364)  routing T_20_22.lc_trk_g1_7 <X> T_20_22.wire_logic_cluster/lc_6/in_0
 (28 12)  (1064 364)  (1064 364)  routing T_20_22.lc_trk_g2_5 <X> T_20_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 364)  (1065 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 364)  (1066 364)  routing T_20_22.lc_trk_g2_5 <X> T_20_22.wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 364)  (1067 364)  routing T_20_22.lc_trk_g1_6 <X> T_20_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 364)  (1068 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 364)  (1070 364)  routing T_20_22.lc_trk_g1_6 <X> T_20_22.wire_logic_cluster/lc_6/in_3
 (37 12)  (1073 364)  (1073 364)  LC_6 Logic Functioning bit
 (39 12)  (1075 364)  (1075 364)  LC_6 Logic Functioning bit
 (45 12)  (1081 364)  (1081 364)  LC_6 Logic Functioning bit
 (50 12)  (1086 364)  (1086 364)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (1054 365)  (1054 365)  routing T_20_22.sp4_h_r_41 <X> T_20_22.lc_trk_g3_1
 (22 13)  (1058 365)  (1058 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (1059 365)  (1059 365)  routing T_20_22.sp4_v_b_26 <X> T_20_22.lc_trk_g3_2
 (26 13)  (1062 365)  (1062 365)  routing T_20_22.lc_trk_g1_7 <X> T_20_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (1063 365)  (1063 365)  routing T_20_22.lc_trk_g1_7 <X> T_20_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 365)  (1065 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (1067 365)  (1067 365)  routing T_20_22.lc_trk_g1_6 <X> T_20_22.wire_logic_cluster/lc_6/in_3
 (36 13)  (1072 365)  (1072 365)  LC_6 Logic Functioning bit
 (37 13)  (1073 365)  (1073 365)  LC_6 Logic Functioning bit
 (39 13)  (1075 365)  (1075 365)  LC_6 Logic Functioning bit
 (43 13)  (1079 365)  (1079 365)  LC_6 Logic Functioning bit
 (22 14)  (1058 366)  (1058 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1059 366)  (1059 366)  routing T_20_22.sp4_h_r_31 <X> T_20_22.lc_trk_g3_7
 (24 14)  (1060 366)  (1060 366)  routing T_20_22.sp4_h_r_31 <X> T_20_22.lc_trk_g3_7
 (25 14)  (1061 366)  (1061 366)  routing T_20_22.sp4_h_r_46 <X> T_20_22.lc_trk_g3_6
 (14 15)  (1050 367)  (1050 367)  routing T_20_22.tnl_op_4 <X> T_20_22.lc_trk_g3_4
 (15 15)  (1051 367)  (1051 367)  routing T_20_22.tnl_op_4 <X> T_20_22.lc_trk_g3_4
 (17 15)  (1053 367)  (1053 367)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (21 15)  (1057 367)  (1057 367)  routing T_20_22.sp4_h_r_31 <X> T_20_22.lc_trk_g3_7
 (22 15)  (1058 367)  (1058 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1059 367)  (1059 367)  routing T_20_22.sp4_h_r_46 <X> T_20_22.lc_trk_g3_6
 (24 15)  (1060 367)  (1060 367)  routing T_20_22.sp4_h_r_46 <X> T_20_22.lc_trk_g3_6
 (25 15)  (1061 367)  (1061 367)  routing T_20_22.sp4_h_r_46 <X> T_20_22.lc_trk_g3_6


LogicTile_21_22

 (19 1)  (1109 353)  (1109 353)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (22 5)  (1112 357)  (1112 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1115 357)  (1115 357)  routing T_21_22.sp4_r_v_b_26 <X> T_21_22.lc_trk_g1_2
 (17 6)  (1107 358)  (1107 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (32 6)  (1122 358)  (1122 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 358)  (1123 358)  routing T_21_22.lc_trk_g2_2 <X> T_21_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 358)  (1126 358)  LC_3 Logic Functioning bit
 (38 6)  (1128 358)  (1128 358)  LC_3 Logic Functioning bit
 (53 6)  (1143 358)  (1143 358)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (27 7)  (1117 359)  (1117 359)  routing T_21_22.lc_trk_g3_0 <X> T_21_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (1118 359)  (1118 359)  routing T_21_22.lc_trk_g3_0 <X> T_21_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 359)  (1119 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (1121 359)  (1121 359)  routing T_21_22.lc_trk_g2_2 <X> T_21_22.wire_logic_cluster/lc_3/in_3
 (37 7)  (1127 359)  (1127 359)  LC_3 Logic Functioning bit
 (39 7)  (1129 359)  (1129 359)  LC_3 Logic Functioning bit
 (5 8)  (1095 360)  (1095 360)  routing T_21_22.sp4_h_l_38 <X> T_21_22.sp4_h_r_6
 (9 8)  (1099 360)  (1099 360)  routing T_21_22.sp4_v_t_42 <X> T_21_22.sp4_h_r_7
 (15 8)  (1105 360)  (1105 360)  routing T_21_22.sp12_v_b_1 <X> T_21_22.lc_trk_g2_1
 (17 8)  (1107 360)  (1107 360)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_b_1 lc_trk_g2_1
 (18 8)  (1108 360)  (1108 360)  routing T_21_22.sp12_v_b_1 <X> T_21_22.lc_trk_g2_1
 (26 8)  (1116 360)  (1116 360)  routing T_21_22.lc_trk_g1_5 <X> T_21_22.wire_logic_cluster/lc_4/in_0
 (28 8)  (1118 360)  (1118 360)  routing T_21_22.lc_trk_g2_1 <X> T_21_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 360)  (1119 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 360)  (1122 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 360)  (1124 360)  routing T_21_22.lc_trk_g1_2 <X> T_21_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 360)  (1126 360)  LC_4 Logic Functioning bit
 (38 8)  (1128 360)  (1128 360)  LC_4 Logic Functioning bit
 (4 9)  (1094 361)  (1094 361)  routing T_21_22.sp4_h_l_38 <X> T_21_22.sp4_h_r_6
 (18 9)  (1108 361)  (1108 361)  routing T_21_22.sp12_v_b_1 <X> T_21_22.lc_trk_g2_1
 (22 9)  (1112 361)  (1112 361)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (1113 361)  (1113 361)  routing T_21_22.sp12_v_b_18 <X> T_21_22.lc_trk_g2_2
 (25 9)  (1115 361)  (1115 361)  routing T_21_22.sp12_v_b_18 <X> T_21_22.lc_trk_g2_2
 (27 9)  (1117 361)  (1117 361)  routing T_21_22.lc_trk_g1_5 <X> T_21_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 361)  (1119 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (1121 361)  (1121 361)  routing T_21_22.lc_trk_g1_2 <X> T_21_22.wire_logic_cluster/lc_4/in_3
 (37 9)  (1127 361)  (1127 361)  LC_4 Logic Functioning bit
 (39 9)  (1129 361)  (1129 361)  LC_4 Logic Functioning bit
 (40 9)  (1130 361)  (1130 361)  LC_4 Logic Functioning bit
 (42 9)  (1132 361)  (1132 361)  LC_4 Logic Functioning bit
 (51 9)  (1141 361)  (1141 361)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (3 11)  (1093 363)  (1093 363)  routing T_21_22.sp12_v_b_1 <X> T_21_22.sp12_h_l_22
 (14 12)  (1104 364)  (1104 364)  routing T_21_22.rgt_op_0 <X> T_21_22.lc_trk_g3_0
 (15 13)  (1105 365)  (1105 365)  routing T_21_22.rgt_op_0 <X> T_21_22.lc_trk_g3_0
 (17 13)  (1107 365)  (1107 365)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0


LogicTile_22_22

 (8 0)  (1152 352)  (1152 352)  routing T_22_22.sp4_v_b_1 <X> T_22_22.sp4_h_r_1
 (9 0)  (1153 352)  (1153 352)  routing T_22_22.sp4_v_b_1 <X> T_22_22.sp4_h_r_1
 (11 0)  (1155 352)  (1155 352)  routing T_22_22.sp4_h_r_9 <X> T_22_22.sp4_v_b_2
 (26 0)  (1170 352)  (1170 352)  routing T_22_22.lc_trk_g3_7 <X> T_22_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (1171 352)  (1171 352)  routing T_22_22.lc_trk_g3_6 <X> T_22_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (1172 352)  (1172 352)  routing T_22_22.lc_trk_g3_6 <X> T_22_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 352)  (1173 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1174 352)  (1174 352)  routing T_22_22.lc_trk_g3_6 <X> T_22_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 352)  (1176 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 352)  (1177 352)  routing T_22_22.lc_trk_g3_2 <X> T_22_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 352)  (1178 352)  routing T_22_22.lc_trk_g3_2 <X> T_22_22.wire_logic_cluster/lc_0/in_3
 (37 0)  (1181 352)  (1181 352)  LC_0 Logic Functioning bit
 (39 0)  (1183 352)  (1183 352)  LC_0 Logic Functioning bit
 (40 0)  (1184 352)  (1184 352)  LC_0 Logic Functioning bit
 (42 0)  (1186 352)  (1186 352)  LC_0 Logic Functioning bit
 (45 0)  (1189 352)  (1189 352)  LC_0 Logic Functioning bit
 (48 0)  (1192 352)  (1192 352)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (51 0)  (1195 352)  (1195 352)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (53 0)  (1197 352)  (1197 352)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (26 1)  (1170 353)  (1170 353)  routing T_22_22.lc_trk_g3_7 <X> T_22_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (1171 353)  (1171 353)  routing T_22_22.lc_trk_g3_7 <X> T_22_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (1172 353)  (1172 353)  routing T_22_22.lc_trk_g3_7 <X> T_22_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 353)  (1173 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (1174 353)  (1174 353)  routing T_22_22.lc_trk_g3_6 <X> T_22_22.wire_logic_cluster/lc_0/in_1
 (31 1)  (1175 353)  (1175 353)  routing T_22_22.lc_trk_g3_2 <X> T_22_22.wire_logic_cluster/lc_0/in_3
 (36 1)  (1180 353)  (1180 353)  LC_0 Logic Functioning bit
 (37 1)  (1181 353)  (1181 353)  LC_0 Logic Functioning bit
 (38 1)  (1182 353)  (1182 353)  LC_0 Logic Functioning bit
 (39 1)  (1183 353)  (1183 353)  LC_0 Logic Functioning bit
 (41 1)  (1185 353)  (1185 353)  LC_0 Logic Functioning bit
 (43 1)  (1187 353)  (1187 353)  LC_0 Logic Functioning bit
 (48 1)  (1192 353)  (1192 353)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (53 1)  (1197 353)  (1197 353)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (1144 354)  (1144 354)  routing T_22_22.glb_netwk_6 <X> T_22_22.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 354)  (1145 354)  routing T_22_22.glb_netwk_6 <X> T_22_22.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 354)  (1146 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 3)  (1153 355)  (1153 355)  routing T_22_22.sp4_v_b_1 <X> T_22_22.sp4_v_t_36
 (1 4)  (1145 356)  (1145 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (1165 356)  (1165 356)  routing T_22_22.sp4_h_r_19 <X> T_22_22.lc_trk_g1_3
 (22 4)  (1166 356)  (1166 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1167 356)  (1167 356)  routing T_22_22.sp4_h_r_19 <X> T_22_22.lc_trk_g1_3
 (24 4)  (1168 356)  (1168 356)  routing T_22_22.sp4_h_r_19 <X> T_22_22.lc_trk_g1_3
 (0 5)  (1144 357)  (1144 357)  routing T_22_22.lc_trk_g1_3 <X> T_22_22.wire_logic_cluster/lc_7/cen
 (1 5)  (1145 357)  (1145 357)  routing T_22_22.lc_trk_g1_3 <X> T_22_22.wire_logic_cluster/lc_7/cen
 (21 5)  (1165 357)  (1165 357)  routing T_22_22.sp4_h_r_19 <X> T_22_22.lc_trk_g1_3
 (12 6)  (1156 358)  (1156 358)  routing T_22_22.sp4_v_b_5 <X> T_22_22.sp4_h_l_40
 (22 13)  (1166 365)  (1166 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (22 14)  (1166 366)  (1166 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1167 366)  (1167 366)  routing T_22_22.sp4_h_r_31 <X> T_22_22.lc_trk_g3_7
 (24 14)  (1168 366)  (1168 366)  routing T_22_22.sp4_h_r_31 <X> T_22_22.lc_trk_g3_7
 (25 14)  (1169 366)  (1169 366)  routing T_22_22.sp4_v_b_30 <X> T_22_22.lc_trk_g3_6
 (21 15)  (1165 367)  (1165 367)  routing T_22_22.sp4_h_r_31 <X> T_22_22.lc_trk_g3_7
 (22 15)  (1166 367)  (1166 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (1167 367)  (1167 367)  routing T_22_22.sp4_v_b_30 <X> T_22_22.lc_trk_g3_6


LogicTile_23_22

 (14 0)  (1212 352)  (1212 352)  routing T_23_22.wire_logic_cluster/lc_0/out <X> T_23_22.lc_trk_g0_0
 (27 0)  (1225 352)  (1225 352)  routing T_23_22.lc_trk_g1_2 <X> T_23_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 352)  (1227 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 352)  (1230 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 352)  (1232 352)  routing T_23_22.lc_trk_g1_0 <X> T_23_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 352)  (1234 352)  LC_0 Logic Functioning bit
 (38 0)  (1236 352)  (1236 352)  LC_0 Logic Functioning bit
 (41 0)  (1239 352)  (1239 352)  LC_0 Logic Functioning bit
 (43 0)  (1241 352)  (1241 352)  LC_0 Logic Functioning bit
 (17 1)  (1215 353)  (1215 353)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (1227 353)  (1227 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (1228 353)  (1228 353)  routing T_23_22.lc_trk_g1_2 <X> T_23_22.wire_logic_cluster/lc_0/in_1
 (36 1)  (1234 353)  (1234 353)  LC_0 Logic Functioning bit
 (38 1)  (1236 353)  (1236 353)  LC_0 Logic Functioning bit
 (40 1)  (1238 353)  (1238 353)  LC_0 Logic Functioning bit
 (42 1)  (1240 353)  (1240 353)  LC_0 Logic Functioning bit
 (19 2)  (1217 354)  (1217 354)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (14 4)  (1212 356)  (1212 356)  routing T_23_22.lft_op_0 <X> T_23_22.lc_trk_g1_0
 (28 4)  (1226 356)  (1226 356)  routing T_23_22.lc_trk_g2_1 <X> T_23_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 356)  (1227 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1230 356)  (1230 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1232 356)  (1232 356)  routing T_23_22.lc_trk_g1_0 <X> T_23_22.wire_logic_cluster/lc_2/in_3
 (37 4)  (1235 356)  (1235 356)  LC_2 Logic Functioning bit
 (39 4)  (1237 356)  (1237 356)  LC_2 Logic Functioning bit
 (15 5)  (1213 357)  (1213 357)  routing T_23_22.lft_op_0 <X> T_23_22.lc_trk_g1_0
 (17 5)  (1215 357)  (1215 357)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (1220 357)  (1220 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1223 357)  (1223 357)  routing T_23_22.sp4_r_v_b_26 <X> T_23_22.lc_trk_g1_2
 (37 5)  (1235 357)  (1235 357)  LC_2 Logic Functioning bit
 (39 5)  (1237 357)  (1237 357)  LC_2 Logic Functioning bit
 (47 5)  (1245 357)  (1245 357)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (16 8)  (1214 360)  (1214 360)  routing T_23_22.sp4_v_t_12 <X> T_23_22.lc_trk_g2_1
 (17 8)  (1215 360)  (1215 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (1216 360)  (1216 360)  routing T_23_22.sp4_v_t_12 <X> T_23_22.lc_trk_g2_1
 (27 8)  (1225 360)  (1225 360)  routing T_23_22.lc_trk_g3_4 <X> T_23_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (1226 360)  (1226 360)  routing T_23_22.lc_trk_g3_4 <X> T_23_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 360)  (1227 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1228 360)  (1228 360)  routing T_23_22.lc_trk_g3_4 <X> T_23_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (1230 360)  (1230 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (1232 360)  (1232 360)  routing T_23_22.lc_trk_g1_0 <X> T_23_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (1234 360)  (1234 360)  LC_4 Logic Functioning bit
 (38 8)  (1236 360)  (1236 360)  LC_4 Logic Functioning bit
 (36 9)  (1234 361)  (1234 361)  LC_4 Logic Functioning bit
 (38 9)  (1236 361)  (1236 361)  LC_4 Logic Functioning bit
 (31 10)  (1229 362)  (1229 362)  routing T_23_22.lc_trk_g3_7 <X> T_23_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (1230 362)  (1230 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1231 362)  (1231 362)  routing T_23_22.lc_trk_g3_7 <X> T_23_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (1232 362)  (1232 362)  routing T_23_22.lc_trk_g3_7 <X> T_23_22.wire_logic_cluster/lc_5/in_3
 (41 10)  (1239 362)  (1239 362)  LC_5 Logic Functioning bit
 (43 10)  (1241 362)  (1241 362)  LC_5 Logic Functioning bit
 (53 10)  (1251 362)  (1251 362)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (27 11)  (1225 363)  (1225 363)  routing T_23_22.lc_trk_g1_0 <X> T_23_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 363)  (1227 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (1229 363)  (1229 363)  routing T_23_22.lc_trk_g3_7 <X> T_23_22.wire_logic_cluster/lc_5/in_3
 (40 11)  (1238 363)  (1238 363)  LC_5 Logic Functioning bit
 (42 11)  (1240 363)  (1240 363)  LC_5 Logic Functioning bit
 (8 12)  (1206 364)  (1206 364)  routing T_23_22.sp4_h_l_39 <X> T_23_22.sp4_h_r_10
 (10 12)  (1208 364)  (1208 364)  routing T_23_22.sp4_h_l_39 <X> T_23_22.sp4_h_r_10
 (26 12)  (1224 364)  (1224 364)  routing T_23_22.lc_trk_g3_7 <X> T_23_22.wire_logic_cluster/lc_6/in_0
 (27 12)  (1225 364)  (1225 364)  routing T_23_22.lc_trk_g3_6 <X> T_23_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (1226 364)  (1226 364)  routing T_23_22.lc_trk_g3_6 <X> T_23_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 364)  (1227 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1228 364)  (1228 364)  routing T_23_22.lc_trk_g3_6 <X> T_23_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (1230 364)  (1230 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (1232 364)  (1232 364)  routing T_23_22.lc_trk_g1_0 <X> T_23_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (1234 364)  (1234 364)  LC_6 Logic Functioning bit
 (38 12)  (1236 364)  (1236 364)  LC_6 Logic Functioning bit
 (41 12)  (1239 364)  (1239 364)  LC_6 Logic Functioning bit
 (43 12)  (1241 364)  (1241 364)  LC_6 Logic Functioning bit
 (26 13)  (1224 365)  (1224 365)  routing T_23_22.lc_trk_g3_7 <X> T_23_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (1225 365)  (1225 365)  routing T_23_22.lc_trk_g3_7 <X> T_23_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (1226 365)  (1226 365)  routing T_23_22.lc_trk_g3_7 <X> T_23_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 365)  (1227 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (1228 365)  (1228 365)  routing T_23_22.lc_trk_g3_6 <X> T_23_22.wire_logic_cluster/lc_6/in_1
 (37 13)  (1235 365)  (1235 365)  LC_6 Logic Functioning bit
 (39 13)  (1237 365)  (1237 365)  LC_6 Logic Functioning bit
 (41 13)  (1239 365)  (1239 365)  LC_6 Logic Functioning bit
 (43 13)  (1241 365)  (1241 365)  LC_6 Logic Functioning bit
 (22 14)  (1220 366)  (1220 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1221 366)  (1221 366)  routing T_23_22.sp4_h_r_31 <X> T_23_22.lc_trk_g3_7
 (24 14)  (1222 366)  (1222 366)  routing T_23_22.sp4_h_r_31 <X> T_23_22.lc_trk_g3_7
 (25 14)  (1223 366)  (1223 366)  routing T_23_22.wire_logic_cluster/lc_6/out <X> T_23_22.lc_trk_g3_6
 (14 15)  (1212 367)  (1212 367)  routing T_23_22.sp4_r_v_b_44 <X> T_23_22.lc_trk_g3_4
 (17 15)  (1215 367)  (1215 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (1219 367)  (1219 367)  routing T_23_22.sp4_h_r_31 <X> T_23_22.lc_trk_g3_7
 (22 15)  (1220 367)  (1220 367)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_24_22

 (14 1)  (1266 353)  (1266 353)  routing T_24_22.top_op_0 <X> T_24_22.lc_trk_g0_0
 (15 1)  (1267 353)  (1267 353)  routing T_24_22.top_op_0 <X> T_24_22.lc_trk_g0_0
 (17 1)  (1269 353)  (1269 353)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (0 2)  (1252 354)  (1252 354)  routing T_24_22.lc_trk_g2_0 <X> T_24_22.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 354)  (1254 354)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (14 2)  (1266 354)  (1266 354)  routing T_24_22.lft_op_4 <X> T_24_22.lc_trk_g0_4
 (19 2)  (1271 354)  (1271 354)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (2 3)  (1254 355)  (1254 355)  routing T_24_22.lc_trk_g2_0 <X> T_24_22.wire_logic_cluster/lc_7/clk
 (8 3)  (1260 355)  (1260 355)  routing T_24_22.sp4_h_l_36 <X> T_24_22.sp4_v_t_36
 (15 3)  (1267 355)  (1267 355)  routing T_24_22.lft_op_4 <X> T_24_22.lc_trk_g0_4
 (17 3)  (1269 355)  (1269 355)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (25 6)  (1277 358)  (1277 358)  routing T_24_22.lft_op_6 <X> T_24_22.lc_trk_g1_6
 (9 7)  (1261 359)  (1261 359)  routing T_24_22.sp4_v_b_8 <X> T_24_22.sp4_v_t_41
 (10 7)  (1262 359)  (1262 359)  routing T_24_22.sp4_v_b_8 <X> T_24_22.sp4_v_t_41
 (22 7)  (1274 359)  (1274 359)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (1276 359)  (1276 359)  routing T_24_22.lft_op_6 <X> T_24_22.lc_trk_g1_6
 (14 8)  (1266 360)  (1266 360)  routing T_24_22.sp4_v_b_24 <X> T_24_22.lc_trk_g2_0
 (16 9)  (1268 361)  (1268 361)  routing T_24_22.sp4_v_b_24 <X> T_24_22.lc_trk_g2_0
 (17 9)  (1269 361)  (1269 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (26 10)  (1278 362)  (1278 362)  routing T_24_22.lc_trk_g1_6 <X> T_24_22.wire_logic_cluster/lc_5/in_0
 (29 10)  (1281 362)  (1281 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (1284 362)  (1284 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (1285 362)  (1285 362)  routing T_24_22.lc_trk_g3_1 <X> T_24_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (1286 362)  (1286 362)  routing T_24_22.lc_trk_g3_1 <X> T_24_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (1288 362)  (1288 362)  LC_5 Logic Functioning bit
 (37 10)  (1289 362)  (1289 362)  LC_5 Logic Functioning bit
 (38 10)  (1290 362)  (1290 362)  LC_5 Logic Functioning bit
 (39 10)  (1291 362)  (1291 362)  LC_5 Logic Functioning bit
 (41 10)  (1293 362)  (1293 362)  LC_5 Logic Functioning bit
 (43 10)  (1295 362)  (1295 362)  LC_5 Logic Functioning bit
 (45 10)  (1297 362)  (1297 362)  LC_5 Logic Functioning bit
 (52 10)  (1304 362)  (1304 362)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (26 11)  (1278 363)  (1278 363)  routing T_24_22.lc_trk_g1_6 <X> T_24_22.wire_logic_cluster/lc_5/in_0
 (27 11)  (1279 363)  (1279 363)  routing T_24_22.lc_trk_g1_6 <X> T_24_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 363)  (1281 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (36 11)  (1288 363)  (1288 363)  LC_5 Logic Functioning bit
 (38 11)  (1290 363)  (1290 363)  LC_5 Logic Functioning bit
 (44 11)  (1296 363)  (1296 363)  LC_5 Logic Functioning bit
 (45 11)  (1297 363)  (1297 363)  LC_5 Logic Functioning bit
 (15 12)  (1267 364)  (1267 364)  routing T_24_22.sp4_v_t_28 <X> T_24_22.lc_trk_g3_1
 (16 12)  (1268 364)  (1268 364)  routing T_24_22.sp4_v_t_28 <X> T_24_22.lc_trk_g3_1
 (17 12)  (1269 364)  (1269 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (1 14)  (1253 366)  (1253 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (1253 367)  (1253 367)  routing T_24_22.lc_trk_g0_4 <X> T_24_22.wire_logic_cluster/lc_7/s_r


RAM_Tile_25_22

 (0 0)  (1306 352)  (1306 352)  Negative Clock bit

 (4 0)  (1310 352)  (1310 352)  routing T_25_22.sp4_v_t_41 <X> T_25_22.sp4_v_b_0
 (6 0)  (1312 352)  (1312 352)  routing T_25_22.sp4_v_t_41 <X> T_25_22.sp4_v_b_0
 (7 0)  (1313 352)  (1313 352)  Ram config bit: MEMT_bram_cbit_1

 (0 2)  (1306 354)  (1306 354)  routing T_25_22.glb_netwk_6 <X> T_25_22.wire_bram/ram/WCLK
 (1 2)  (1307 354)  (1307 354)  routing T_25_22.glb_netwk_6 <X> T_25_22.wire_bram/ram/WCLK
 (2 2)  (1308 354)  (1308 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 354)  (1313 354)  Ram config bit: MEMT_bram_cbit_3

 (7 4)  (1313 356)  (1313 356)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_5

 (27 4)  (1333 356)  (1333 356)  routing T_25_22.lc_trk_g3_2 <X> T_25_22.wire_bram/ram/WDATA_5
 (28 4)  (1334 356)  (1334 356)  routing T_25_22.lc_trk_g3_2 <X> T_25_22.wire_bram/ram/WDATA_5
 (29 4)  (1335 356)  (1335 356)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_2 wire_bram/ram/WDATA_5
 (7 5)  (1313 357)  (1313 357)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_4

 (30 5)  (1336 357)  (1336 357)  routing T_25_22.lc_trk_g3_2 <X> T_25_22.wire_bram/ram/WDATA_5
 (39 5)  (1345 357)  (1345 357)  Enable bit of Mux _out_links/OutMux1_2 => wire_bram/ram/RDATA_5 sp4_v_b_20
 (7 6)  (1313 358)  (1313 358)  Cascade buffer Enable bit: MEMT_LC07_inmux02_bram_cbit_7

 (25 6)  (1331 358)  (1331 358)  routing T_25_22.sp4_v_b_14 <X> T_25_22.lc_trk_g1_6
 (7 7)  (1313 359)  (1313 359)  Cascade bit: MEMT_LC07_inmux02_bram_cbit_6

 (22 7)  (1328 359)  (1328 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_14 lc_trk_g1_6
 (23 7)  (1329 359)  (1329 359)  routing T_25_22.sp4_v_b_14 <X> T_25_22.lc_trk_g1_6
 (25 7)  (1331 359)  (1331 359)  routing T_25_22.sp4_v_b_14 <X> T_25_22.lc_trk_g1_6
 (4 10)  (1310 362)  (1310 362)  routing T_25_22.sp4_v_b_6 <X> T_25_22.sp4_v_t_43
 (14 10)  (1320 362)  (1320 362)  routing T_25_22.sp4_h_r_36 <X> T_25_22.lc_trk_g2_4
 (15 11)  (1321 363)  (1321 363)  routing T_25_22.sp4_h_r_36 <X> T_25_22.lc_trk_g2_4
 (16 11)  (1322 363)  (1322 363)  routing T_25_22.sp4_h_r_36 <X> T_25_22.lc_trk_g2_4
 (17 11)  (1323 363)  (1323 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (25 12)  (1331 364)  (1331 364)  routing T_25_22.sp4_h_r_34 <X> T_25_22.lc_trk_g3_2
 (27 12)  (1333 364)  (1333 364)  routing T_25_22.lc_trk_g1_6 <X> T_25_22.wire_bram/ram/WDATA_1
 (29 12)  (1335 364)  (1335 364)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g1_6 wire_bram/ram/WDATA_1
 (30 12)  (1336 364)  (1336 364)  routing T_25_22.lc_trk_g1_6 <X> T_25_22.wire_bram/ram/WDATA_1
 (36 12)  (1342 364)  (1342 364)  Enable bit of Mux _out_links/OutMux8_6 => wire_bram/ram/RDATA_1 sp4_h_r_44
 (22 13)  (1328 365)  (1328 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1329 365)  (1329 365)  routing T_25_22.sp4_h_r_34 <X> T_25_22.lc_trk_g3_2
 (24 13)  (1330 365)  (1330 365)  routing T_25_22.sp4_h_r_34 <X> T_25_22.lc_trk_g3_2
 (30 13)  (1336 365)  (1336 365)  routing T_25_22.lc_trk_g1_6 <X> T_25_22.wire_bram/ram/WDATA_1
 (0 14)  (1306 366)  (1306 366)  routing T_25_22.lc_trk_g2_4 <X> T_25_22.wire_bram/ram/WE
 (1 14)  (1307 366)  (1307 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 367)  (1307 367)  routing T_25_22.lc_trk_g2_4 <X> T_25_22.wire_bram/ram/WE


LogicTile_26_22

 (4 0)  (1352 352)  (1352 352)  routing T_26_22.sp4_v_t_37 <X> T_26_22.sp4_v_b_0
 (9 7)  (1357 359)  (1357 359)  routing T_26_22.sp4_v_b_4 <X> T_26_22.sp4_v_t_41


LogicTile_27_22

 (3 11)  (1405 363)  (1405 363)  routing T_27_22.sp12_v_b_1 <X> T_27_22.sp12_h_l_22


LogicTile_5_21

 (3 4)  (237 340)  (237 340)  routing T_5_21.sp12_v_t_23 <X> T_5_21.sp12_h_r_0


LogicTile_7_21

 (19 15)  (361 351)  (361 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_9_21

 (27 0)  (465 336)  (465 336)  routing T_9_21.lc_trk_g1_2 <X> T_9_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 336)  (467 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 336)  (470 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 336)  (471 336)  routing T_9_21.lc_trk_g2_1 <X> T_9_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 336)  (474 336)  LC_0 Logic Functioning bit
 (37 0)  (475 336)  (475 336)  LC_0 Logic Functioning bit
 (38 0)  (476 336)  (476 336)  LC_0 Logic Functioning bit
 (39 0)  (477 336)  (477 336)  LC_0 Logic Functioning bit
 (40 0)  (478 336)  (478 336)  LC_0 Logic Functioning bit
 (42 0)  (480 336)  (480 336)  LC_0 Logic Functioning bit
 (22 1)  (460 337)  (460 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (463 337)  (463 337)  routing T_9_21.sp4_r_v_b_33 <X> T_9_21.lc_trk_g0_2
 (30 1)  (468 337)  (468 337)  routing T_9_21.lc_trk_g1_2 <X> T_9_21.wire_logic_cluster/lc_0/in_1
 (36 1)  (474 337)  (474 337)  LC_0 Logic Functioning bit
 (37 1)  (475 337)  (475 337)  LC_0 Logic Functioning bit
 (38 1)  (476 337)  (476 337)  LC_0 Logic Functioning bit
 (39 1)  (477 337)  (477 337)  LC_0 Logic Functioning bit
 (40 1)  (478 337)  (478 337)  LC_0 Logic Functioning bit
 (42 1)  (480 337)  (480 337)  LC_0 Logic Functioning bit
 (53 1)  (491 337)  (491 337)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (438 338)  (438 338)  routing T_9_21.glb_netwk_6 <X> T_9_21.wire_logic_cluster/lc_7/clk
 (1 2)  (439 338)  (439 338)  routing T_9_21.glb_netwk_6 <X> T_9_21.wire_logic_cluster/lc_7/clk
 (2 2)  (440 338)  (440 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (464 338)  (464 338)  routing T_9_21.lc_trk_g2_5 <X> T_9_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (465 338)  (465 338)  routing T_9_21.lc_trk_g1_1 <X> T_9_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 338)  (467 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 338)  (469 338)  routing T_9_21.lc_trk_g1_7 <X> T_9_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 338)  (470 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (472 338)  (472 338)  routing T_9_21.lc_trk_g1_7 <X> T_9_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 338)  (474 338)  LC_1 Logic Functioning bit
 (38 2)  (476 338)  (476 338)  LC_1 Logic Functioning bit
 (39 2)  (477 338)  (477 338)  LC_1 Logic Functioning bit
 (40 2)  (478 338)  (478 338)  LC_1 Logic Functioning bit
 (41 2)  (479 338)  (479 338)  LC_1 Logic Functioning bit
 (43 2)  (481 338)  (481 338)  LC_1 Logic Functioning bit
 (28 3)  (466 339)  (466 339)  routing T_9_21.lc_trk_g2_5 <X> T_9_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 339)  (467 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (469 339)  (469 339)  routing T_9_21.lc_trk_g1_7 <X> T_9_21.wire_logic_cluster/lc_1/in_3
 (32 3)  (470 339)  (470 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (472 339)  (472 339)  routing T_9_21.lc_trk_g1_0 <X> T_9_21.input_2_1
 (37 3)  (475 339)  (475 339)  LC_1 Logic Functioning bit
 (39 3)  (477 339)  (477 339)  LC_1 Logic Functioning bit
 (40 3)  (478 339)  (478 339)  LC_1 Logic Functioning bit
 (41 3)  (479 339)  (479 339)  LC_1 Logic Functioning bit
 (42 3)  (480 339)  (480 339)  LC_1 Logic Functioning bit
 (43 3)  (481 339)  (481 339)  LC_1 Logic Functioning bit
 (1 4)  (439 340)  (439 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (15 4)  (453 340)  (453 340)  routing T_9_21.bot_op_1 <X> T_9_21.lc_trk_g1_1
 (17 4)  (455 340)  (455 340)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (26 4)  (464 340)  (464 340)  routing T_9_21.lc_trk_g2_4 <X> T_9_21.wire_logic_cluster/lc_2/in_0
 (28 4)  (466 340)  (466 340)  routing T_9_21.lc_trk_g2_3 <X> T_9_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 340)  (467 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 340)  (470 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 340)  (471 340)  routing T_9_21.lc_trk_g3_2 <X> T_9_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 340)  (472 340)  routing T_9_21.lc_trk_g3_2 <X> T_9_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 340)  (474 340)  LC_2 Logic Functioning bit
 (37 4)  (475 340)  (475 340)  LC_2 Logic Functioning bit
 (38 4)  (476 340)  (476 340)  LC_2 Logic Functioning bit
 (39 4)  (477 340)  (477 340)  LC_2 Logic Functioning bit
 (41 4)  (479 340)  (479 340)  LC_2 Logic Functioning bit
 (42 4)  (480 340)  (480 340)  LC_2 Logic Functioning bit
 (43 4)  (481 340)  (481 340)  LC_2 Logic Functioning bit
 (1 5)  (439 341)  (439 341)  routing T_9_21.lc_trk_g0_2 <X> T_9_21.wire_logic_cluster/lc_7/cen
 (16 5)  (454 341)  (454 341)  routing T_9_21.sp12_h_r_8 <X> T_9_21.lc_trk_g1_0
 (17 5)  (455 341)  (455 341)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (22 5)  (460 341)  (460 341)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (462 341)  (462 341)  routing T_9_21.bot_op_2 <X> T_9_21.lc_trk_g1_2
 (28 5)  (466 341)  (466 341)  routing T_9_21.lc_trk_g2_4 <X> T_9_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 341)  (467 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 341)  (468 341)  routing T_9_21.lc_trk_g2_3 <X> T_9_21.wire_logic_cluster/lc_2/in_1
 (31 5)  (469 341)  (469 341)  routing T_9_21.lc_trk_g3_2 <X> T_9_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (470 341)  (470 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (471 341)  (471 341)  routing T_9_21.lc_trk_g3_1 <X> T_9_21.input_2_2
 (34 5)  (472 341)  (472 341)  routing T_9_21.lc_trk_g3_1 <X> T_9_21.input_2_2
 (36 5)  (474 341)  (474 341)  LC_2 Logic Functioning bit
 (37 5)  (475 341)  (475 341)  LC_2 Logic Functioning bit
 (38 5)  (476 341)  (476 341)  LC_2 Logic Functioning bit
 (39 5)  (477 341)  (477 341)  LC_2 Logic Functioning bit
 (40 5)  (478 341)  (478 341)  LC_2 Logic Functioning bit
 (41 5)  (479 341)  (479 341)  LC_2 Logic Functioning bit
 (42 5)  (480 341)  (480 341)  LC_2 Logic Functioning bit
 (43 5)  (481 341)  (481 341)  LC_2 Logic Functioning bit
 (17 6)  (455 342)  (455 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (456 342)  (456 342)  routing T_9_21.wire_logic_cluster/lc_5/out <X> T_9_21.lc_trk_g1_5
 (21 6)  (459 342)  (459 342)  routing T_9_21.sp4_h_l_2 <X> T_9_21.lc_trk_g1_7
 (22 6)  (460 342)  (460 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (461 342)  (461 342)  routing T_9_21.sp4_h_l_2 <X> T_9_21.lc_trk_g1_7
 (24 6)  (462 342)  (462 342)  routing T_9_21.sp4_h_l_2 <X> T_9_21.lc_trk_g1_7
 (26 6)  (464 342)  (464 342)  routing T_9_21.lc_trk_g3_6 <X> T_9_21.wire_logic_cluster/lc_3/in_0
 (28 6)  (466 342)  (466 342)  routing T_9_21.lc_trk_g2_0 <X> T_9_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 342)  (467 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (469 342)  (469 342)  routing T_9_21.lc_trk_g3_7 <X> T_9_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 342)  (470 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 342)  (471 342)  routing T_9_21.lc_trk_g3_7 <X> T_9_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (472 342)  (472 342)  routing T_9_21.lc_trk_g3_7 <X> T_9_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 342)  (474 342)  LC_3 Logic Functioning bit
 (37 6)  (475 342)  (475 342)  LC_3 Logic Functioning bit
 (38 6)  (476 342)  (476 342)  LC_3 Logic Functioning bit
 (39 6)  (477 342)  (477 342)  LC_3 Logic Functioning bit
 (41 6)  (479 342)  (479 342)  LC_3 Logic Functioning bit
 (42 6)  (480 342)  (480 342)  LC_3 Logic Functioning bit
 (43 6)  (481 342)  (481 342)  LC_3 Logic Functioning bit
 (50 6)  (488 342)  (488 342)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (464 343)  (464 343)  routing T_9_21.lc_trk_g3_6 <X> T_9_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 343)  (465 343)  routing T_9_21.lc_trk_g3_6 <X> T_9_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 343)  (466 343)  routing T_9_21.lc_trk_g3_6 <X> T_9_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 343)  (467 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (469 343)  (469 343)  routing T_9_21.lc_trk_g3_7 <X> T_9_21.wire_logic_cluster/lc_3/in_3
 (36 7)  (474 343)  (474 343)  LC_3 Logic Functioning bit
 (37 7)  (475 343)  (475 343)  LC_3 Logic Functioning bit
 (38 7)  (476 343)  (476 343)  LC_3 Logic Functioning bit
 (39 7)  (477 343)  (477 343)  LC_3 Logic Functioning bit
 (40 7)  (478 343)  (478 343)  LC_3 Logic Functioning bit
 (41 7)  (479 343)  (479 343)  LC_3 Logic Functioning bit
 (42 7)  (480 343)  (480 343)  LC_3 Logic Functioning bit
 (43 7)  (481 343)  (481 343)  LC_3 Logic Functioning bit
 (14 8)  (452 344)  (452 344)  routing T_9_21.rgt_op_0 <X> T_9_21.lc_trk_g2_0
 (17 8)  (455 344)  (455 344)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (456 344)  (456 344)  routing T_9_21.wire_logic_cluster/lc_1/out <X> T_9_21.lc_trk_g2_1
 (21 8)  (459 344)  (459 344)  routing T_9_21.rgt_op_3 <X> T_9_21.lc_trk_g2_3
 (22 8)  (460 344)  (460 344)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (462 344)  (462 344)  routing T_9_21.rgt_op_3 <X> T_9_21.lc_trk_g2_3
 (26 8)  (464 344)  (464 344)  routing T_9_21.lc_trk_g3_5 <X> T_9_21.wire_logic_cluster/lc_4/in_0
 (28 8)  (466 344)  (466 344)  routing T_9_21.lc_trk_g2_5 <X> T_9_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 344)  (467 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 344)  (468 344)  routing T_9_21.lc_trk_g2_5 <X> T_9_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 344)  (470 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 344)  (472 344)  routing T_9_21.lc_trk_g1_2 <X> T_9_21.wire_logic_cluster/lc_4/in_3
 (38 8)  (476 344)  (476 344)  LC_4 Logic Functioning bit
 (50 8)  (488 344)  (488 344)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (453 345)  (453 345)  routing T_9_21.rgt_op_0 <X> T_9_21.lc_trk_g2_0
 (17 9)  (455 345)  (455 345)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (27 9)  (465 345)  (465 345)  routing T_9_21.lc_trk_g3_5 <X> T_9_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 345)  (466 345)  routing T_9_21.lc_trk_g3_5 <X> T_9_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 345)  (467 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 345)  (469 345)  routing T_9_21.lc_trk_g1_2 <X> T_9_21.wire_logic_cluster/lc_4/in_3
 (14 10)  (452 346)  (452 346)  routing T_9_21.rgt_op_4 <X> T_9_21.lc_trk_g2_4
 (17 10)  (455 346)  (455 346)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (456 346)  (456 346)  routing T_9_21.wire_logic_cluster/lc_5/out <X> T_9_21.lc_trk_g2_5
 (27 10)  (465 346)  (465 346)  routing T_9_21.lc_trk_g1_5 <X> T_9_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 346)  (467 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 346)  (468 346)  routing T_9_21.lc_trk_g1_5 <X> T_9_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 346)  (470 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 346)  (472 346)  routing T_9_21.lc_trk_g1_1 <X> T_9_21.wire_logic_cluster/lc_5/in_3
 (37 10)  (475 346)  (475 346)  LC_5 Logic Functioning bit
 (39 10)  (477 346)  (477 346)  LC_5 Logic Functioning bit
 (42 10)  (480 346)  (480 346)  LC_5 Logic Functioning bit
 (43 10)  (481 346)  (481 346)  LC_5 Logic Functioning bit
 (45 10)  (483 346)  (483 346)  LC_5 Logic Functioning bit
 (46 10)  (484 346)  (484 346)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (488 346)  (488 346)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (453 347)  (453 347)  routing T_9_21.rgt_op_4 <X> T_9_21.lc_trk_g2_4
 (17 11)  (455 347)  (455 347)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (26 11)  (464 347)  (464 347)  routing T_9_21.lc_trk_g1_2 <X> T_9_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (465 347)  (465 347)  routing T_9_21.lc_trk_g1_2 <X> T_9_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 347)  (467 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (42 11)  (480 347)  (480 347)  LC_5 Logic Functioning bit
 (43 11)  (481 347)  (481 347)  LC_5 Logic Functioning bit
 (48 11)  (486 347)  (486 347)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (489 347)  (489 347)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (53 11)  (491 347)  (491 347)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (15 12)  (453 348)  (453 348)  routing T_9_21.rgt_op_1 <X> T_9_21.lc_trk_g3_1
 (17 12)  (455 348)  (455 348)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (456 348)  (456 348)  routing T_9_21.rgt_op_1 <X> T_9_21.lc_trk_g3_1
 (25 12)  (463 348)  (463 348)  routing T_9_21.rgt_op_2 <X> T_9_21.lc_trk_g3_2
 (22 13)  (460 349)  (460 349)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (462 349)  (462 349)  routing T_9_21.rgt_op_2 <X> T_9_21.lc_trk_g3_2
 (15 14)  (453 350)  (453 350)  routing T_9_21.rgt_op_5 <X> T_9_21.lc_trk_g3_5
 (17 14)  (455 350)  (455 350)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (456 350)  (456 350)  routing T_9_21.rgt_op_5 <X> T_9_21.lc_trk_g3_5
 (21 14)  (459 350)  (459 350)  routing T_9_21.rgt_op_7 <X> T_9_21.lc_trk_g3_7
 (22 14)  (460 350)  (460 350)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (462 350)  (462 350)  routing T_9_21.rgt_op_7 <X> T_9_21.lc_trk_g3_7
 (25 14)  (463 350)  (463 350)  routing T_9_21.rgt_op_6 <X> T_9_21.lc_trk_g3_6
 (22 15)  (460 351)  (460 351)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (462 351)  (462 351)  routing T_9_21.rgt_op_6 <X> T_9_21.lc_trk_g3_6


LogicTile_10_21

 (25 0)  (517 336)  (517 336)  routing T_10_21.sp4_v_b_10 <X> T_10_21.lc_trk_g0_2
 (27 0)  (519 336)  (519 336)  routing T_10_21.lc_trk_g3_0 <X> T_10_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 336)  (520 336)  routing T_10_21.lc_trk_g3_0 <X> T_10_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 336)  (521 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 336)  (524 336)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (528 336)  (528 336)  LC_0 Logic Functioning bit
 (39 0)  (531 336)  (531 336)  LC_0 Logic Functioning bit
 (41 0)  (533 336)  (533 336)  LC_0 Logic Functioning bit
 (42 0)  (534 336)  (534 336)  LC_0 Logic Functioning bit
 (44 0)  (536 336)  (536 336)  LC_0 Logic Functioning bit
 (45 0)  (537 336)  (537 336)  LC_0 Logic Functioning bit
 (9 1)  (501 337)  (501 337)  routing T_10_21.sp4_v_t_36 <X> T_10_21.sp4_v_b_1
 (22 1)  (514 337)  (514 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (515 337)  (515 337)  routing T_10_21.sp4_v_b_10 <X> T_10_21.lc_trk_g0_2
 (25 1)  (517 337)  (517 337)  routing T_10_21.sp4_v_b_10 <X> T_10_21.lc_trk_g0_2
 (36 1)  (528 337)  (528 337)  LC_0 Logic Functioning bit
 (39 1)  (531 337)  (531 337)  LC_0 Logic Functioning bit
 (41 1)  (533 337)  (533 337)  LC_0 Logic Functioning bit
 (42 1)  (534 337)  (534 337)  LC_0 Logic Functioning bit
 (50 1)  (542 337)  (542 337)  Carry_In_Mux bit 

 (0 2)  (492 338)  (492 338)  routing T_10_21.glb_netwk_6 <X> T_10_21.wire_logic_cluster/lc_7/clk
 (1 2)  (493 338)  (493 338)  routing T_10_21.glb_netwk_6 <X> T_10_21.wire_logic_cluster/lc_7/clk
 (2 2)  (494 338)  (494 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (519 338)  (519 338)  routing T_10_21.lc_trk_g3_1 <X> T_10_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 338)  (520 338)  routing T_10_21.lc_trk_g3_1 <X> T_10_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 338)  (521 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 338)  (524 338)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (528 338)  (528 338)  LC_1 Logic Functioning bit
 (39 2)  (531 338)  (531 338)  LC_1 Logic Functioning bit
 (41 2)  (533 338)  (533 338)  LC_1 Logic Functioning bit
 (42 2)  (534 338)  (534 338)  LC_1 Logic Functioning bit
 (44 2)  (536 338)  (536 338)  LC_1 Logic Functioning bit
 (45 2)  (537 338)  (537 338)  LC_1 Logic Functioning bit
 (36 3)  (528 339)  (528 339)  LC_1 Logic Functioning bit
 (39 3)  (531 339)  (531 339)  LC_1 Logic Functioning bit
 (41 3)  (533 339)  (533 339)  LC_1 Logic Functioning bit
 (42 3)  (534 339)  (534 339)  LC_1 Logic Functioning bit
 (1 4)  (493 340)  (493 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (4 4)  (496 340)  (496 340)  routing T_10_21.sp4_h_l_38 <X> T_10_21.sp4_v_b_3
 (21 4)  (513 340)  (513 340)  routing T_10_21.wire_logic_cluster/lc_3/out <X> T_10_21.lc_trk_g1_3
 (22 4)  (514 340)  (514 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (517 340)  (517 340)  routing T_10_21.wire_logic_cluster/lc_2/out <X> T_10_21.lc_trk_g1_2
 (27 4)  (519 340)  (519 340)  routing T_10_21.lc_trk_g1_2 <X> T_10_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 340)  (521 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 340)  (524 340)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (528 340)  (528 340)  LC_2 Logic Functioning bit
 (39 4)  (531 340)  (531 340)  LC_2 Logic Functioning bit
 (41 4)  (533 340)  (533 340)  LC_2 Logic Functioning bit
 (42 4)  (534 340)  (534 340)  LC_2 Logic Functioning bit
 (44 4)  (536 340)  (536 340)  LC_2 Logic Functioning bit
 (45 4)  (537 340)  (537 340)  LC_2 Logic Functioning bit
 (1 5)  (493 341)  (493 341)  routing T_10_21.lc_trk_g0_2 <X> T_10_21.wire_logic_cluster/lc_7/cen
 (4 5)  (496 341)  (496 341)  routing T_10_21.sp4_h_l_42 <X> T_10_21.sp4_h_r_3
 (5 5)  (497 341)  (497 341)  routing T_10_21.sp4_h_l_38 <X> T_10_21.sp4_v_b_3
 (6 5)  (498 341)  (498 341)  routing T_10_21.sp4_h_l_42 <X> T_10_21.sp4_h_r_3
 (22 5)  (514 341)  (514 341)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (522 341)  (522 341)  routing T_10_21.lc_trk_g1_2 <X> T_10_21.wire_logic_cluster/lc_2/in_1
 (36 5)  (528 341)  (528 341)  LC_2 Logic Functioning bit
 (39 5)  (531 341)  (531 341)  LC_2 Logic Functioning bit
 (41 5)  (533 341)  (533 341)  LC_2 Logic Functioning bit
 (42 5)  (534 341)  (534 341)  LC_2 Logic Functioning bit
 (9 6)  (501 342)  (501 342)  routing T_10_21.sp4_v_b_4 <X> T_10_21.sp4_h_l_41
 (17 6)  (509 342)  (509 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (510 342)  (510 342)  routing T_10_21.wire_logic_cluster/lc_5/out <X> T_10_21.lc_trk_g1_5
 (21 6)  (513 342)  (513 342)  routing T_10_21.wire_logic_cluster/lc_7/out <X> T_10_21.lc_trk_g1_7
 (22 6)  (514 342)  (514 342)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (517 342)  (517 342)  routing T_10_21.wire_logic_cluster/lc_6/out <X> T_10_21.lc_trk_g1_6
 (27 6)  (519 342)  (519 342)  routing T_10_21.lc_trk_g1_3 <X> T_10_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 342)  (521 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 342)  (524 342)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (528 342)  (528 342)  LC_3 Logic Functioning bit
 (39 6)  (531 342)  (531 342)  LC_3 Logic Functioning bit
 (41 6)  (533 342)  (533 342)  LC_3 Logic Functioning bit
 (42 6)  (534 342)  (534 342)  LC_3 Logic Functioning bit
 (44 6)  (536 342)  (536 342)  LC_3 Logic Functioning bit
 (45 6)  (537 342)  (537 342)  LC_3 Logic Functioning bit
 (22 7)  (514 343)  (514 343)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (522 343)  (522 343)  routing T_10_21.lc_trk_g1_3 <X> T_10_21.wire_logic_cluster/lc_3/in_1
 (36 7)  (528 343)  (528 343)  LC_3 Logic Functioning bit
 (39 7)  (531 343)  (531 343)  LC_3 Logic Functioning bit
 (41 7)  (533 343)  (533 343)  LC_3 Logic Functioning bit
 (42 7)  (534 343)  (534 343)  LC_3 Logic Functioning bit
 (3 8)  (495 344)  (495 344)  routing T_10_21.sp12_h_r_1 <X> T_10_21.sp12_v_b_1
 (5 8)  (497 344)  (497 344)  routing T_10_21.sp4_v_b_6 <X> T_10_21.sp4_h_r_6
 (27 8)  (519 344)  (519 344)  routing T_10_21.lc_trk_g3_4 <X> T_10_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 344)  (520 344)  routing T_10_21.lc_trk_g3_4 <X> T_10_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 344)  (521 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 344)  (522 344)  routing T_10_21.lc_trk_g3_4 <X> T_10_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 344)  (524 344)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (528 344)  (528 344)  LC_4 Logic Functioning bit
 (39 8)  (531 344)  (531 344)  LC_4 Logic Functioning bit
 (41 8)  (533 344)  (533 344)  LC_4 Logic Functioning bit
 (42 8)  (534 344)  (534 344)  LC_4 Logic Functioning bit
 (44 8)  (536 344)  (536 344)  LC_4 Logic Functioning bit
 (45 8)  (537 344)  (537 344)  LC_4 Logic Functioning bit
 (3 9)  (495 345)  (495 345)  routing T_10_21.sp12_h_r_1 <X> T_10_21.sp12_v_b_1
 (6 9)  (498 345)  (498 345)  routing T_10_21.sp4_v_b_6 <X> T_10_21.sp4_h_r_6
 (36 9)  (528 345)  (528 345)  LC_4 Logic Functioning bit
 (39 9)  (531 345)  (531 345)  LC_4 Logic Functioning bit
 (41 9)  (533 345)  (533 345)  LC_4 Logic Functioning bit
 (42 9)  (534 345)  (534 345)  LC_4 Logic Functioning bit
 (8 10)  (500 346)  (500 346)  routing T_10_21.sp4_v_t_36 <X> T_10_21.sp4_h_l_42
 (9 10)  (501 346)  (501 346)  routing T_10_21.sp4_v_t_36 <X> T_10_21.sp4_h_l_42
 (10 10)  (502 346)  (502 346)  routing T_10_21.sp4_v_t_36 <X> T_10_21.sp4_h_l_42
 (27 10)  (519 346)  (519 346)  routing T_10_21.lc_trk_g1_5 <X> T_10_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 346)  (521 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 346)  (522 346)  routing T_10_21.lc_trk_g1_5 <X> T_10_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 346)  (524 346)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (528 346)  (528 346)  LC_5 Logic Functioning bit
 (39 10)  (531 346)  (531 346)  LC_5 Logic Functioning bit
 (41 10)  (533 346)  (533 346)  LC_5 Logic Functioning bit
 (42 10)  (534 346)  (534 346)  LC_5 Logic Functioning bit
 (44 10)  (536 346)  (536 346)  LC_5 Logic Functioning bit
 (45 10)  (537 346)  (537 346)  LC_5 Logic Functioning bit
 (36 11)  (528 347)  (528 347)  LC_5 Logic Functioning bit
 (39 11)  (531 347)  (531 347)  LC_5 Logic Functioning bit
 (41 11)  (533 347)  (533 347)  LC_5 Logic Functioning bit
 (42 11)  (534 347)  (534 347)  LC_5 Logic Functioning bit
 (14 12)  (506 348)  (506 348)  routing T_10_21.wire_logic_cluster/lc_0/out <X> T_10_21.lc_trk_g3_0
 (17 12)  (509 348)  (509 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 348)  (510 348)  routing T_10_21.wire_logic_cluster/lc_1/out <X> T_10_21.lc_trk_g3_1
 (27 12)  (519 348)  (519 348)  routing T_10_21.lc_trk_g1_6 <X> T_10_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 348)  (521 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 348)  (522 348)  routing T_10_21.lc_trk_g1_6 <X> T_10_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (524 348)  (524 348)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (528 348)  (528 348)  LC_6 Logic Functioning bit
 (39 12)  (531 348)  (531 348)  LC_6 Logic Functioning bit
 (41 12)  (533 348)  (533 348)  LC_6 Logic Functioning bit
 (42 12)  (534 348)  (534 348)  LC_6 Logic Functioning bit
 (44 12)  (536 348)  (536 348)  LC_6 Logic Functioning bit
 (45 12)  (537 348)  (537 348)  LC_6 Logic Functioning bit
 (8 13)  (500 349)  (500 349)  routing T_10_21.sp4_h_l_41 <X> T_10_21.sp4_v_b_10
 (9 13)  (501 349)  (501 349)  routing T_10_21.sp4_h_l_41 <X> T_10_21.sp4_v_b_10
 (10 13)  (502 349)  (502 349)  routing T_10_21.sp4_h_l_41 <X> T_10_21.sp4_v_b_10
 (17 13)  (509 349)  (509 349)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (522 349)  (522 349)  routing T_10_21.lc_trk_g1_6 <X> T_10_21.wire_logic_cluster/lc_6/in_1
 (36 13)  (528 349)  (528 349)  LC_6 Logic Functioning bit
 (39 13)  (531 349)  (531 349)  LC_6 Logic Functioning bit
 (41 13)  (533 349)  (533 349)  LC_6 Logic Functioning bit
 (42 13)  (534 349)  (534 349)  LC_6 Logic Functioning bit
 (0 14)  (492 350)  (492 350)  routing T_10_21.lc_trk_g3_5 <X> T_10_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 350)  (493 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (6 14)  (498 350)  (498 350)  routing T_10_21.sp4_v_b_6 <X> T_10_21.sp4_v_t_44
 (14 14)  (506 350)  (506 350)  routing T_10_21.wire_logic_cluster/lc_4/out <X> T_10_21.lc_trk_g3_4
 (15 14)  (507 350)  (507 350)  routing T_10_21.sp4_h_l_24 <X> T_10_21.lc_trk_g3_5
 (16 14)  (508 350)  (508 350)  routing T_10_21.sp4_h_l_24 <X> T_10_21.lc_trk_g3_5
 (17 14)  (509 350)  (509 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (510 350)  (510 350)  routing T_10_21.sp4_h_l_24 <X> T_10_21.lc_trk_g3_5
 (27 14)  (519 350)  (519 350)  routing T_10_21.lc_trk_g1_7 <X> T_10_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 350)  (521 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 350)  (522 350)  routing T_10_21.lc_trk_g1_7 <X> T_10_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 350)  (524 350)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (528 350)  (528 350)  LC_7 Logic Functioning bit
 (39 14)  (531 350)  (531 350)  LC_7 Logic Functioning bit
 (41 14)  (533 350)  (533 350)  LC_7 Logic Functioning bit
 (42 14)  (534 350)  (534 350)  LC_7 Logic Functioning bit
 (45 14)  (537 350)  (537 350)  LC_7 Logic Functioning bit
 (0 15)  (492 351)  (492 351)  routing T_10_21.lc_trk_g3_5 <X> T_10_21.wire_logic_cluster/lc_7/s_r
 (1 15)  (493 351)  (493 351)  routing T_10_21.lc_trk_g3_5 <X> T_10_21.wire_logic_cluster/lc_7/s_r
 (5 15)  (497 351)  (497 351)  routing T_10_21.sp4_v_b_6 <X> T_10_21.sp4_v_t_44
 (17 15)  (509 351)  (509 351)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (522 351)  (522 351)  routing T_10_21.lc_trk_g1_7 <X> T_10_21.wire_logic_cluster/lc_7/in_1
 (36 15)  (528 351)  (528 351)  LC_7 Logic Functioning bit
 (39 15)  (531 351)  (531 351)  LC_7 Logic Functioning bit
 (41 15)  (533 351)  (533 351)  LC_7 Logic Functioning bit
 (42 15)  (534 351)  (534 351)  LC_7 Logic Functioning bit


LogicTile_11_21

 (13 0)  (559 336)  (559 336)  routing T_11_21.sp4_h_l_39 <X> T_11_21.sp4_v_b_2
 (21 0)  (567 336)  (567 336)  routing T_11_21.sp4_v_b_3 <X> T_11_21.lc_trk_g0_3
 (22 0)  (568 336)  (568 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (569 336)  (569 336)  routing T_11_21.sp4_v_b_3 <X> T_11_21.lc_trk_g0_3
 (12 1)  (558 337)  (558 337)  routing T_11_21.sp4_h_l_39 <X> T_11_21.sp4_v_b_2
 (14 1)  (560 337)  (560 337)  routing T_11_21.sp4_h_r_0 <X> T_11_21.lc_trk_g0_0
 (15 1)  (561 337)  (561 337)  routing T_11_21.sp4_h_r_0 <X> T_11_21.lc_trk_g0_0
 (16 1)  (562 337)  (562 337)  routing T_11_21.sp4_h_r_0 <X> T_11_21.lc_trk_g0_0
 (17 1)  (563 337)  (563 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (0 2)  (546 338)  (546 338)  routing T_11_21.glb_netwk_6 <X> T_11_21.wire_logic_cluster/lc_7/clk
 (1 2)  (547 338)  (547 338)  routing T_11_21.glb_netwk_6 <X> T_11_21.wire_logic_cluster/lc_7/clk
 (2 2)  (548 338)  (548 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (551 338)  (551 338)  routing T_11_21.sp4_v_b_0 <X> T_11_21.sp4_h_l_37
 (17 2)  (563 338)  (563 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (21 2)  (567 338)  (567 338)  routing T_11_21.sp4_h_l_10 <X> T_11_21.lc_trk_g0_7
 (22 2)  (568 338)  (568 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (569 338)  (569 338)  routing T_11_21.sp4_h_l_10 <X> T_11_21.lc_trk_g0_7
 (24 2)  (570 338)  (570 338)  routing T_11_21.sp4_h_l_10 <X> T_11_21.lc_trk_g0_7
 (26 2)  (572 338)  (572 338)  routing T_11_21.lc_trk_g0_5 <X> T_11_21.wire_logic_cluster/lc_1/in_0
 (28 2)  (574 338)  (574 338)  routing T_11_21.lc_trk_g2_4 <X> T_11_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 338)  (575 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 338)  (576 338)  routing T_11_21.lc_trk_g2_4 <X> T_11_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 338)  (578 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 338)  (580 338)  routing T_11_21.lc_trk_g1_1 <X> T_11_21.wire_logic_cluster/lc_1/in_3
 (35 2)  (581 338)  (581 338)  routing T_11_21.lc_trk_g2_7 <X> T_11_21.input_2_1
 (37 2)  (583 338)  (583 338)  LC_1 Logic Functioning bit
 (39 2)  (585 338)  (585 338)  LC_1 Logic Functioning bit
 (45 2)  (591 338)  (591 338)  LC_1 Logic Functioning bit
 (18 3)  (564 339)  (564 339)  routing T_11_21.sp4_r_v_b_29 <X> T_11_21.lc_trk_g0_5
 (21 3)  (567 339)  (567 339)  routing T_11_21.sp4_h_l_10 <X> T_11_21.lc_trk_g0_7
 (29 3)  (575 339)  (575 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (578 339)  (578 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (579 339)  (579 339)  routing T_11_21.lc_trk_g2_7 <X> T_11_21.input_2_1
 (35 3)  (581 339)  (581 339)  routing T_11_21.lc_trk_g2_7 <X> T_11_21.input_2_1
 (36 3)  (582 339)  (582 339)  LC_1 Logic Functioning bit
 (37 3)  (583 339)  (583 339)  LC_1 Logic Functioning bit
 (39 3)  (585 339)  (585 339)  LC_1 Logic Functioning bit
 (43 3)  (589 339)  (589 339)  LC_1 Logic Functioning bit
 (0 4)  (546 340)  (546 340)  routing T_11_21.lc_trk_g2_2 <X> T_11_21.wire_logic_cluster/lc_7/cen
 (1 4)  (547 340)  (547 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (17 4)  (563 340)  (563 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (22 4)  (568 340)  (568 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (569 340)  (569 340)  routing T_11_21.sp4_h_r_3 <X> T_11_21.lc_trk_g1_3
 (24 4)  (570 340)  (570 340)  routing T_11_21.sp4_h_r_3 <X> T_11_21.lc_trk_g1_3
 (1 5)  (547 341)  (547 341)  routing T_11_21.lc_trk_g2_2 <X> T_11_21.wire_logic_cluster/lc_7/cen
 (18 5)  (564 341)  (564 341)  routing T_11_21.sp4_r_v_b_25 <X> T_11_21.lc_trk_g1_1
 (21 5)  (567 341)  (567 341)  routing T_11_21.sp4_h_r_3 <X> T_11_21.lc_trk_g1_3
 (17 6)  (563 342)  (563 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (564 342)  (564 342)  routing T_11_21.wire_logic_cluster/lc_5/out <X> T_11_21.lc_trk_g1_5
 (25 6)  (571 342)  (571 342)  routing T_11_21.wire_logic_cluster/lc_6/out <X> T_11_21.lc_trk_g1_6
 (22 7)  (568 343)  (568 343)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (3 8)  (549 344)  (549 344)  routing T_11_21.sp12_h_r_1 <X> T_11_21.sp12_v_b_1
 (6 8)  (552 344)  (552 344)  routing T_11_21.sp4_h_r_1 <X> T_11_21.sp4_v_b_6
 (3 9)  (549 345)  (549 345)  routing T_11_21.sp12_h_r_1 <X> T_11_21.sp12_v_b_1
 (22 9)  (568 345)  (568 345)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (570 345)  (570 345)  routing T_11_21.tnl_op_2 <X> T_11_21.lc_trk_g2_2
 (25 9)  (571 345)  (571 345)  routing T_11_21.tnl_op_2 <X> T_11_21.lc_trk_g2_2
 (21 10)  (567 346)  (567 346)  routing T_11_21.wire_logic_cluster/lc_7/out <X> T_11_21.lc_trk_g2_7
 (22 10)  (568 346)  (568 346)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (572 346)  (572 346)  routing T_11_21.lc_trk_g0_5 <X> T_11_21.wire_logic_cluster/lc_5/in_0
 (28 10)  (574 346)  (574 346)  routing T_11_21.lc_trk_g2_4 <X> T_11_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 346)  (575 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 346)  (576 346)  routing T_11_21.lc_trk_g2_4 <X> T_11_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 346)  (578 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 346)  (580 346)  routing T_11_21.lc_trk_g1_3 <X> T_11_21.wire_logic_cluster/lc_5/in_3
 (37 10)  (583 346)  (583 346)  LC_5 Logic Functioning bit
 (39 10)  (585 346)  (585 346)  LC_5 Logic Functioning bit
 (45 10)  (591 346)  (591 346)  LC_5 Logic Functioning bit
 (15 11)  (561 347)  (561 347)  routing T_11_21.sp4_v_t_33 <X> T_11_21.lc_trk_g2_4
 (16 11)  (562 347)  (562 347)  routing T_11_21.sp4_v_t_33 <X> T_11_21.lc_trk_g2_4
 (17 11)  (563 347)  (563 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (29 11)  (575 347)  (575 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 347)  (577 347)  routing T_11_21.lc_trk_g1_3 <X> T_11_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (578 347)  (578 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (581 347)  (581 347)  routing T_11_21.lc_trk_g0_3 <X> T_11_21.input_2_5
 (36 11)  (582 347)  (582 347)  LC_5 Logic Functioning bit
 (37 11)  (583 347)  (583 347)  LC_5 Logic Functioning bit
 (39 11)  (585 347)  (585 347)  LC_5 Logic Functioning bit
 (43 11)  (589 347)  (589 347)  LC_5 Logic Functioning bit
 (8 12)  (554 348)  (554 348)  routing T_11_21.sp4_h_l_39 <X> T_11_21.sp4_h_r_10
 (10 12)  (556 348)  (556 348)  routing T_11_21.sp4_h_l_39 <X> T_11_21.sp4_h_r_10
 (26 12)  (572 348)  (572 348)  routing T_11_21.lc_trk_g2_4 <X> T_11_21.wire_logic_cluster/lc_6/in_0
 (29 12)  (575 348)  (575 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 348)  (576 348)  routing T_11_21.lc_trk_g0_5 <X> T_11_21.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 348)  (577 348)  routing T_11_21.lc_trk_g0_7 <X> T_11_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 348)  (578 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (581 348)  (581 348)  routing T_11_21.lc_trk_g1_5 <X> T_11_21.input_2_6
 (37 12)  (583 348)  (583 348)  LC_6 Logic Functioning bit
 (39 12)  (585 348)  (585 348)  LC_6 Logic Functioning bit
 (45 12)  (591 348)  (591 348)  LC_6 Logic Functioning bit
 (28 13)  (574 349)  (574 349)  routing T_11_21.lc_trk_g2_4 <X> T_11_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 349)  (575 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 349)  (577 349)  routing T_11_21.lc_trk_g0_7 <X> T_11_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 349)  (578 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (580 349)  (580 349)  routing T_11_21.lc_trk_g1_5 <X> T_11_21.input_2_6
 (36 13)  (582 349)  (582 349)  LC_6 Logic Functioning bit
 (37 13)  (583 349)  (583 349)  LC_6 Logic Functioning bit
 (38 13)  (584 349)  (584 349)  LC_6 Logic Functioning bit
 (42 13)  (588 349)  (588 349)  LC_6 Logic Functioning bit
 (26 14)  (572 350)  (572 350)  routing T_11_21.lc_trk_g0_5 <X> T_11_21.wire_logic_cluster/lc_7/in_0
 (29 14)  (575 350)  (575 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 350)  (577 350)  routing T_11_21.lc_trk_g2_4 <X> T_11_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 350)  (578 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 350)  (579 350)  routing T_11_21.lc_trk_g2_4 <X> T_11_21.wire_logic_cluster/lc_7/in_3
 (35 14)  (581 350)  (581 350)  routing T_11_21.lc_trk_g1_6 <X> T_11_21.input_2_7
 (37 14)  (583 350)  (583 350)  LC_7 Logic Functioning bit
 (41 14)  (587 350)  (587 350)  LC_7 Logic Functioning bit
 (43 14)  (589 350)  (589 350)  LC_7 Logic Functioning bit
 (45 14)  (591 350)  (591 350)  LC_7 Logic Functioning bit
 (29 15)  (575 351)  (575 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (32 15)  (578 351)  (578 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (580 351)  (580 351)  routing T_11_21.lc_trk_g1_6 <X> T_11_21.input_2_7
 (35 15)  (581 351)  (581 351)  routing T_11_21.lc_trk_g1_6 <X> T_11_21.input_2_7
 (36 15)  (582 351)  (582 351)  LC_7 Logic Functioning bit
 (41 15)  (587 351)  (587 351)  LC_7 Logic Functioning bit
 (43 15)  (589 351)  (589 351)  LC_7 Logic Functioning bit


LogicTile_12_21

 (3 0)  (603 336)  (603 336)  routing T_12_21.sp12_h_r_0 <X> T_12_21.sp12_v_b_0
 (25 0)  (625 336)  (625 336)  routing T_12_21.wire_logic_cluster/lc_2/out <X> T_12_21.lc_trk_g0_2
 (26 0)  (626 336)  (626 336)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 336)  (627 336)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 336)  (628 336)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 336)  (629 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 336)  (630 336)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 336)  (632 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 336)  (633 336)  routing T_12_21.lc_trk_g2_1 <X> T_12_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 336)  (635 336)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.input_2_0
 (37 0)  (637 336)  (637 336)  LC_0 Logic Functioning bit
 (39 0)  (639 336)  (639 336)  LC_0 Logic Functioning bit
 (45 0)  (645 336)  (645 336)  LC_0 Logic Functioning bit
 (3 1)  (603 337)  (603 337)  routing T_12_21.sp12_h_r_0 <X> T_12_21.sp12_v_b_0
 (22 1)  (622 337)  (622 337)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (627 337)  (627 337)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 337)  (628 337)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 337)  (629 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 337)  (630 337)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 337)  (632 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (633 337)  (633 337)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.input_2_0
 (34 1)  (634 337)  (634 337)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.input_2_0
 (35 1)  (635 337)  (635 337)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.input_2_0
 (36 1)  (636 337)  (636 337)  LC_0 Logic Functioning bit
 (37 1)  (637 337)  (637 337)  LC_0 Logic Functioning bit
 (39 1)  (639 337)  (639 337)  LC_0 Logic Functioning bit
 (43 1)  (643 337)  (643 337)  LC_0 Logic Functioning bit
 (0 2)  (600 338)  (600 338)  routing T_12_21.glb_netwk_6 <X> T_12_21.wire_logic_cluster/lc_7/clk
 (1 2)  (601 338)  (601 338)  routing T_12_21.glb_netwk_6 <X> T_12_21.wire_logic_cluster/lc_7/clk
 (2 2)  (602 338)  (602 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (612 338)  (612 338)  routing T_12_21.sp4_h_r_11 <X> T_12_21.sp4_h_l_39
 (14 2)  (614 338)  (614 338)  routing T_12_21.wire_logic_cluster/lc_4/out <X> T_12_21.lc_trk_g0_4
 (17 2)  (617 338)  (617 338)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (618 338)  (618 338)  routing T_12_21.bnr_op_5 <X> T_12_21.lc_trk_g0_5
 (26 2)  (626 338)  (626 338)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 338)  (627 338)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 338)  (628 338)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 338)  (629 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 338)  (630 338)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 338)  (631 338)  routing T_12_21.lc_trk_g1_7 <X> T_12_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 338)  (632 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 338)  (634 338)  routing T_12_21.lc_trk_g1_7 <X> T_12_21.wire_logic_cluster/lc_1/in_3
 (37 2)  (637 338)  (637 338)  LC_1 Logic Functioning bit
 (39 2)  (639 338)  (639 338)  LC_1 Logic Functioning bit
 (45 2)  (645 338)  (645 338)  LC_1 Logic Functioning bit
 (13 3)  (613 339)  (613 339)  routing T_12_21.sp4_h_r_11 <X> T_12_21.sp4_h_l_39
 (17 3)  (617 339)  (617 339)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (618 339)  (618 339)  routing T_12_21.bnr_op_5 <X> T_12_21.lc_trk_g0_5
 (26 3)  (626 339)  (626 339)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 339)  (627 339)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 339)  (628 339)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 339)  (629 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 339)  (631 339)  routing T_12_21.lc_trk_g1_7 <X> T_12_21.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 339)  (632 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (634 339)  (634 339)  routing T_12_21.lc_trk_g1_0 <X> T_12_21.input_2_1
 (36 3)  (636 339)  (636 339)  LC_1 Logic Functioning bit
 (37 3)  (637 339)  (637 339)  LC_1 Logic Functioning bit
 (38 3)  (638 339)  (638 339)  LC_1 Logic Functioning bit
 (42 3)  (642 339)  (642 339)  LC_1 Logic Functioning bit
 (0 4)  (600 340)  (600 340)  routing T_12_21.lc_trk_g3_3 <X> T_12_21.wire_logic_cluster/lc_7/cen
 (1 4)  (601 340)  (601 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (614 340)  (614 340)  routing T_12_21.wire_logic_cluster/lc_0/out <X> T_12_21.lc_trk_g1_0
 (17 4)  (617 340)  (617 340)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (618 340)  (618 340)  routing T_12_21.wire_logic_cluster/lc_1/out <X> T_12_21.lc_trk_g1_1
 (26 4)  (626 340)  (626 340)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 340)  (627 340)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 340)  (628 340)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 340)  (629 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 340)  (630 340)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 340)  (631 340)  routing T_12_21.lc_trk_g0_5 <X> T_12_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 340)  (632 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (37 4)  (637 340)  (637 340)  LC_2 Logic Functioning bit
 (39 4)  (639 340)  (639 340)  LC_2 Logic Functioning bit
 (45 4)  (645 340)  (645 340)  LC_2 Logic Functioning bit
 (0 5)  (600 341)  (600 341)  routing T_12_21.lc_trk_g3_3 <X> T_12_21.wire_logic_cluster/lc_7/cen
 (1 5)  (601 341)  (601 341)  routing T_12_21.lc_trk_g3_3 <X> T_12_21.wire_logic_cluster/lc_7/cen
 (17 5)  (617 341)  (617 341)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (622 341)  (622 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (625 341)  (625 341)  routing T_12_21.sp4_r_v_b_26 <X> T_12_21.lc_trk_g1_2
 (27 5)  (627 341)  (627 341)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 341)  (628 341)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 341)  (629 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 341)  (630 341)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_2/in_1
 (32 5)  (632 341)  (632 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (634 341)  (634 341)  routing T_12_21.lc_trk_g1_1 <X> T_12_21.input_2_2
 (36 5)  (636 341)  (636 341)  LC_2 Logic Functioning bit
 (37 5)  (637 341)  (637 341)  LC_2 Logic Functioning bit
 (39 5)  (639 341)  (639 341)  LC_2 Logic Functioning bit
 (43 5)  (643 341)  (643 341)  LC_2 Logic Functioning bit
 (17 6)  (617 342)  (617 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 342)  (618 342)  routing T_12_21.wire_logic_cluster/lc_5/out <X> T_12_21.lc_trk_g1_5
 (22 6)  (622 342)  (622 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (623 342)  (623 342)  routing T_12_21.sp4_h_r_7 <X> T_12_21.lc_trk_g1_7
 (24 6)  (624 342)  (624 342)  routing T_12_21.sp4_h_r_7 <X> T_12_21.lc_trk_g1_7
 (17 7)  (617 343)  (617 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (21 7)  (621 343)  (621 343)  routing T_12_21.sp4_h_r_7 <X> T_12_21.lc_trk_g1_7
 (3 8)  (603 344)  (603 344)  routing T_12_21.sp12_h_r_1 <X> T_12_21.sp12_v_b_1
 (15 8)  (615 344)  (615 344)  routing T_12_21.tnr_op_1 <X> T_12_21.lc_trk_g2_1
 (17 8)  (617 344)  (617 344)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (26 8)  (626 344)  (626 344)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 344)  (627 344)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 344)  (628 344)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 344)  (629 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 344)  (630 344)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 344)  (631 344)  routing T_12_21.lc_trk_g1_4 <X> T_12_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 344)  (632 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 344)  (634 344)  routing T_12_21.lc_trk_g1_4 <X> T_12_21.wire_logic_cluster/lc_4/in_3
 (37 8)  (637 344)  (637 344)  LC_4 Logic Functioning bit
 (39 8)  (639 344)  (639 344)  LC_4 Logic Functioning bit
 (45 8)  (645 344)  (645 344)  LC_4 Logic Functioning bit
 (3 9)  (603 345)  (603 345)  routing T_12_21.sp12_h_r_1 <X> T_12_21.sp12_v_b_1
 (22 9)  (622 345)  (622 345)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (624 345)  (624 345)  routing T_12_21.tnr_op_2 <X> T_12_21.lc_trk_g2_2
 (27 9)  (627 345)  (627 345)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 345)  (628 345)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 345)  (629 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 345)  (630 345)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_4/in_1
 (32 9)  (632 345)  (632 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (635 345)  (635 345)  routing T_12_21.lc_trk_g0_2 <X> T_12_21.input_2_4
 (36 9)  (636 345)  (636 345)  LC_4 Logic Functioning bit
 (37 9)  (637 345)  (637 345)  LC_4 Logic Functioning bit
 (39 9)  (639 345)  (639 345)  LC_4 Logic Functioning bit
 (43 9)  (643 345)  (643 345)  LC_4 Logic Functioning bit
 (4 10)  (604 346)  (604 346)  routing T_12_21.sp4_h_r_0 <X> T_12_21.sp4_v_t_43
 (6 10)  (606 346)  (606 346)  routing T_12_21.sp4_h_r_0 <X> T_12_21.sp4_v_t_43
 (26 10)  (626 346)  (626 346)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 346)  (627 346)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 346)  (628 346)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 346)  (629 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 346)  (630 346)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 346)  (631 346)  routing T_12_21.lc_trk_g0_4 <X> T_12_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 346)  (632 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (37 10)  (637 346)  (637 346)  LC_5 Logic Functioning bit
 (42 10)  (642 346)  (642 346)  LC_5 Logic Functioning bit
 (45 10)  (645 346)  (645 346)  LC_5 Logic Functioning bit
 (5 11)  (605 347)  (605 347)  routing T_12_21.sp4_h_r_0 <X> T_12_21.sp4_v_t_43
 (26 11)  (626 347)  (626 347)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 347)  (627 347)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 347)  (628 347)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 347)  (629 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (632 347)  (632 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (633 347)  (633 347)  routing T_12_21.lc_trk_g3_0 <X> T_12_21.input_2_5
 (34 11)  (634 347)  (634 347)  routing T_12_21.lc_trk_g3_0 <X> T_12_21.input_2_5
 (36 11)  (636 347)  (636 347)  LC_5 Logic Functioning bit
 (37 11)  (637 347)  (637 347)  LC_5 Logic Functioning bit
 (39 11)  (639 347)  (639 347)  LC_5 Logic Functioning bit
 (43 11)  (643 347)  (643 347)  LC_5 Logic Functioning bit
 (14 12)  (614 348)  (614 348)  routing T_12_21.sp4_h_l_21 <X> T_12_21.lc_trk_g3_0
 (22 12)  (622 348)  (622 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (623 348)  (623 348)  routing T_12_21.sp4_h_r_27 <X> T_12_21.lc_trk_g3_3
 (24 12)  (624 348)  (624 348)  routing T_12_21.sp4_h_r_27 <X> T_12_21.lc_trk_g3_3
 (26 12)  (626 348)  (626 348)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 348)  (627 348)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 348)  (628 348)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 348)  (629 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 348)  (630 348)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 348)  (632 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 348)  (634 348)  routing T_12_21.lc_trk_g1_2 <X> T_12_21.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 348)  (635 348)  routing T_12_21.lc_trk_g1_5 <X> T_12_21.input_2_6
 (37 12)  (637 348)  (637 348)  LC_6 Logic Functioning bit
 (39 12)  (639 348)  (639 348)  LC_6 Logic Functioning bit
 (45 12)  (645 348)  (645 348)  LC_6 Logic Functioning bit
 (15 13)  (615 349)  (615 349)  routing T_12_21.sp4_h_l_21 <X> T_12_21.lc_trk_g3_0
 (16 13)  (616 349)  (616 349)  routing T_12_21.sp4_h_l_21 <X> T_12_21.lc_trk_g3_0
 (17 13)  (617 349)  (617 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (21 13)  (621 349)  (621 349)  routing T_12_21.sp4_h_r_27 <X> T_12_21.lc_trk_g3_3
 (27 13)  (627 349)  (627 349)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 349)  (628 349)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 349)  (629 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 349)  (630 349)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 349)  (631 349)  routing T_12_21.lc_trk_g1_2 <X> T_12_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 349)  (632 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (634 349)  (634 349)  routing T_12_21.lc_trk_g1_5 <X> T_12_21.input_2_6
 (36 13)  (636 349)  (636 349)  LC_6 Logic Functioning bit
 (37 13)  (637 349)  (637 349)  LC_6 Logic Functioning bit
 (39 13)  (639 349)  (639 349)  LC_6 Logic Functioning bit
 (43 13)  (643 349)  (643 349)  LC_6 Logic Functioning bit
 (46 13)  (646 349)  (646 349)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (16 14)  (616 350)  (616 350)  routing T_12_21.sp4_v_t_16 <X> T_12_21.lc_trk_g3_5
 (17 14)  (617 350)  (617 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (618 350)  (618 350)  routing T_12_21.sp4_v_t_16 <X> T_12_21.lc_trk_g3_5
 (21 14)  (621 350)  (621 350)  routing T_12_21.wire_logic_cluster/lc_7/out <X> T_12_21.lc_trk_g3_7
 (22 14)  (622 350)  (622 350)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (626 350)  (626 350)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 350)  (627 350)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 350)  (628 350)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 350)  (629 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 350)  (630 350)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 350)  (632 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 350)  (633 350)  routing T_12_21.lc_trk_g2_2 <X> T_12_21.wire_logic_cluster/lc_7/in_3
 (35 14)  (635 350)  (635 350)  routing T_12_21.lc_trk_g3_4 <X> T_12_21.input_2_7
 (37 14)  (637 350)  (637 350)  LC_7 Logic Functioning bit
 (39 14)  (639 350)  (639 350)  LC_7 Logic Functioning bit
 (45 14)  (645 350)  (645 350)  LC_7 Logic Functioning bit
 (14 15)  (614 351)  (614 351)  routing T_12_21.tnl_op_4 <X> T_12_21.lc_trk_g3_4
 (15 15)  (615 351)  (615 351)  routing T_12_21.tnl_op_4 <X> T_12_21.lc_trk_g3_4
 (17 15)  (617 351)  (617 351)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (22 15)  (622 351)  (622 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (623 351)  (623 351)  routing T_12_21.sp4_h_r_30 <X> T_12_21.lc_trk_g3_6
 (24 15)  (624 351)  (624 351)  routing T_12_21.sp4_h_r_30 <X> T_12_21.lc_trk_g3_6
 (25 15)  (625 351)  (625 351)  routing T_12_21.sp4_h_r_30 <X> T_12_21.lc_trk_g3_6
 (26 15)  (626 351)  (626 351)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 351)  (627 351)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 351)  (628 351)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 351)  (629 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 351)  (631 351)  routing T_12_21.lc_trk_g2_2 <X> T_12_21.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 351)  (632 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (633 351)  (633 351)  routing T_12_21.lc_trk_g3_4 <X> T_12_21.input_2_7
 (34 15)  (634 351)  (634 351)  routing T_12_21.lc_trk_g3_4 <X> T_12_21.input_2_7
 (36 15)  (636 351)  (636 351)  LC_7 Logic Functioning bit
 (37 15)  (637 351)  (637 351)  LC_7 Logic Functioning bit
 (38 15)  (638 351)  (638 351)  LC_7 Logic Functioning bit
 (42 15)  (642 351)  (642 351)  LC_7 Logic Functioning bit


LogicTile_13_21

 (3 0)  (657 336)  (657 336)  routing T_13_21.sp12_h_r_0 <X> T_13_21.sp12_v_b_0
 (22 0)  (676 336)  (676 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (677 336)  (677 336)  routing T_13_21.sp4_h_r_3 <X> T_13_21.lc_trk_g0_3
 (24 0)  (678 336)  (678 336)  routing T_13_21.sp4_h_r_3 <X> T_13_21.lc_trk_g0_3
 (26 0)  (680 336)  (680 336)  routing T_13_21.lc_trk_g2_4 <X> T_13_21.wire_logic_cluster/lc_0/in_0
 (29 0)  (683 336)  (683 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 336)  (684 336)  routing T_13_21.lc_trk_g0_5 <X> T_13_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 336)  (685 336)  routing T_13_21.lc_trk_g0_7 <X> T_13_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 336)  (686 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (37 0)  (691 336)  (691 336)  LC_0 Logic Functioning bit
 (38 0)  (692 336)  (692 336)  LC_0 Logic Functioning bit
 (39 0)  (693 336)  (693 336)  LC_0 Logic Functioning bit
 (41 0)  (695 336)  (695 336)  LC_0 Logic Functioning bit
 (45 0)  (699 336)  (699 336)  LC_0 Logic Functioning bit
 (3 1)  (657 337)  (657 337)  routing T_13_21.sp12_h_r_0 <X> T_13_21.sp12_v_b_0
 (21 1)  (675 337)  (675 337)  routing T_13_21.sp4_h_r_3 <X> T_13_21.lc_trk_g0_3
 (28 1)  (682 337)  (682 337)  routing T_13_21.lc_trk_g2_4 <X> T_13_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 337)  (683 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 337)  (685 337)  routing T_13_21.lc_trk_g0_7 <X> T_13_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 337)  (686 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (687 337)  (687 337)  routing T_13_21.lc_trk_g2_2 <X> T_13_21.input_2_0
 (35 1)  (689 337)  (689 337)  routing T_13_21.lc_trk_g2_2 <X> T_13_21.input_2_0
 (37 1)  (691 337)  (691 337)  LC_0 Logic Functioning bit
 (39 1)  (693 337)  (693 337)  LC_0 Logic Functioning bit
 (0 2)  (654 338)  (654 338)  routing T_13_21.glb_netwk_6 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (1 2)  (655 338)  (655 338)  routing T_13_21.glb_netwk_6 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (2 2)  (656 338)  (656 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (13 2)  (667 338)  (667 338)  routing T_13_21.sp4_v_b_2 <X> T_13_21.sp4_v_t_39
 (14 2)  (668 338)  (668 338)  routing T_13_21.wire_logic_cluster/lc_4/out <X> T_13_21.lc_trk_g0_4
 (15 2)  (669 338)  (669 338)  routing T_13_21.sp4_h_r_13 <X> T_13_21.lc_trk_g0_5
 (16 2)  (670 338)  (670 338)  routing T_13_21.sp4_h_r_13 <X> T_13_21.lc_trk_g0_5
 (17 2)  (671 338)  (671 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (672 338)  (672 338)  routing T_13_21.sp4_h_r_13 <X> T_13_21.lc_trk_g0_5
 (21 2)  (675 338)  (675 338)  routing T_13_21.bnr_op_7 <X> T_13_21.lc_trk_g0_7
 (22 2)  (676 338)  (676 338)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (25 2)  (679 338)  (679 338)  routing T_13_21.sp4_h_r_14 <X> T_13_21.lc_trk_g0_6
 (17 3)  (671 339)  (671 339)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (675 339)  (675 339)  routing T_13_21.bnr_op_7 <X> T_13_21.lc_trk_g0_7
 (22 3)  (676 339)  (676 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (677 339)  (677 339)  routing T_13_21.sp4_h_r_14 <X> T_13_21.lc_trk_g0_6
 (24 3)  (678 339)  (678 339)  routing T_13_21.sp4_h_r_14 <X> T_13_21.lc_trk_g0_6
 (15 4)  (669 340)  (669 340)  routing T_13_21.bot_op_1 <X> T_13_21.lc_trk_g1_1
 (17 4)  (671 340)  (671 340)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (8 5)  (662 341)  (662 341)  routing T_13_21.sp4_h_r_4 <X> T_13_21.sp4_v_b_4
 (22 5)  (676 341)  (676 341)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (678 341)  (678 341)  routing T_13_21.top_op_2 <X> T_13_21.lc_trk_g1_2
 (25 5)  (679 341)  (679 341)  routing T_13_21.top_op_2 <X> T_13_21.lc_trk_g1_2
 (17 6)  (671 342)  (671 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 342)  (672 342)  routing T_13_21.wire_logic_cluster/lc_5/out <X> T_13_21.lc_trk_g1_5
 (21 6)  (675 342)  (675 342)  routing T_13_21.sp4_v_b_15 <X> T_13_21.lc_trk_g1_7
 (22 6)  (676 342)  (676 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (677 342)  (677 342)  routing T_13_21.sp4_v_b_15 <X> T_13_21.lc_trk_g1_7
 (27 6)  (681 342)  (681 342)  routing T_13_21.lc_trk_g1_1 <X> T_13_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 342)  (683 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 342)  (685 342)  routing T_13_21.lc_trk_g2_6 <X> T_13_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 342)  (686 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 342)  (687 342)  routing T_13_21.lc_trk_g2_6 <X> T_13_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 342)  (690 342)  LC_3 Logic Functioning bit
 (38 6)  (692 342)  (692 342)  LC_3 Logic Functioning bit
 (39 6)  (693 342)  (693 342)  LC_3 Logic Functioning bit
 (41 6)  (695 342)  (695 342)  LC_3 Logic Functioning bit
 (43 6)  (697 342)  (697 342)  LC_3 Logic Functioning bit
 (21 7)  (675 343)  (675 343)  routing T_13_21.sp4_v_b_15 <X> T_13_21.lc_trk_g1_7
 (26 7)  (680 343)  (680 343)  routing T_13_21.lc_trk_g1_2 <X> T_13_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 343)  (681 343)  routing T_13_21.lc_trk_g1_2 <X> T_13_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 343)  (683 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 343)  (685 343)  routing T_13_21.lc_trk_g2_6 <X> T_13_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 343)  (686 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (689 343)  (689 343)  routing T_13_21.lc_trk_g0_3 <X> T_13_21.input_2_3
 (36 7)  (690 343)  (690 343)  LC_3 Logic Functioning bit
 (39 7)  (693 343)  (693 343)  LC_3 Logic Functioning bit
 (43 7)  (697 343)  (697 343)  LC_3 Logic Functioning bit
 (46 7)  (700 343)  (700 343)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (26 8)  (680 344)  (680 344)  routing T_13_21.lc_trk_g0_4 <X> T_13_21.wire_logic_cluster/lc_4/in_0
 (28 8)  (682 344)  (682 344)  routing T_13_21.lc_trk_g2_5 <X> T_13_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 344)  (683 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 344)  (684 344)  routing T_13_21.lc_trk_g2_5 <X> T_13_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 344)  (685 344)  routing T_13_21.lc_trk_g3_6 <X> T_13_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 344)  (686 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 344)  (687 344)  routing T_13_21.lc_trk_g3_6 <X> T_13_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 344)  (688 344)  routing T_13_21.lc_trk_g3_6 <X> T_13_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 344)  (689 344)  routing T_13_21.lc_trk_g1_7 <X> T_13_21.input_2_4
 (36 8)  (690 344)  (690 344)  LC_4 Logic Functioning bit
 (45 8)  (699 344)  (699 344)  LC_4 Logic Functioning bit
 (46 8)  (700 344)  (700 344)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (9 9)  (663 345)  (663 345)  routing T_13_21.sp4_v_t_42 <X> T_13_21.sp4_v_b_7
 (22 9)  (676 345)  (676 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (677 345)  (677 345)  routing T_13_21.sp4_h_l_15 <X> T_13_21.lc_trk_g2_2
 (24 9)  (678 345)  (678 345)  routing T_13_21.sp4_h_l_15 <X> T_13_21.lc_trk_g2_2
 (25 9)  (679 345)  (679 345)  routing T_13_21.sp4_h_l_15 <X> T_13_21.lc_trk_g2_2
 (29 9)  (683 345)  (683 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 345)  (685 345)  routing T_13_21.lc_trk_g3_6 <X> T_13_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 345)  (686 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (688 345)  (688 345)  routing T_13_21.lc_trk_g1_7 <X> T_13_21.input_2_4
 (35 9)  (689 345)  (689 345)  routing T_13_21.lc_trk_g1_7 <X> T_13_21.input_2_4
 (36 9)  (690 345)  (690 345)  LC_4 Logic Functioning bit
 (37 9)  (691 345)  (691 345)  LC_4 Logic Functioning bit
 (39 9)  (693 345)  (693 345)  LC_4 Logic Functioning bit
 (14 10)  (668 346)  (668 346)  routing T_13_21.rgt_op_4 <X> T_13_21.lc_trk_g2_4
 (15 10)  (669 346)  (669 346)  routing T_13_21.tnr_op_5 <X> T_13_21.lc_trk_g2_5
 (17 10)  (671 346)  (671 346)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (29 10)  (683 346)  (683 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 346)  (684 346)  routing T_13_21.lc_trk_g0_6 <X> T_13_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 346)  (685 346)  routing T_13_21.lc_trk_g3_7 <X> T_13_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 346)  (686 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 346)  (687 346)  routing T_13_21.lc_trk_g3_7 <X> T_13_21.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 346)  (688 346)  routing T_13_21.lc_trk_g3_7 <X> T_13_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 346)  (690 346)  LC_5 Logic Functioning bit
 (38 10)  (692 346)  (692 346)  LC_5 Logic Functioning bit
 (41 10)  (695 346)  (695 346)  LC_5 Logic Functioning bit
 (43 10)  (697 346)  (697 346)  LC_5 Logic Functioning bit
 (15 11)  (669 347)  (669 347)  routing T_13_21.rgt_op_4 <X> T_13_21.lc_trk_g2_4
 (17 11)  (671 347)  (671 347)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (676 347)  (676 347)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (678 347)  (678 347)  routing T_13_21.tnl_op_6 <X> T_13_21.lc_trk_g2_6
 (25 11)  (679 347)  (679 347)  routing T_13_21.tnl_op_6 <X> T_13_21.lc_trk_g2_6
 (26 11)  (680 347)  (680 347)  routing T_13_21.lc_trk_g3_2 <X> T_13_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 347)  (681 347)  routing T_13_21.lc_trk_g3_2 <X> T_13_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 347)  (682 347)  routing T_13_21.lc_trk_g3_2 <X> T_13_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 347)  (683 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 347)  (684 347)  routing T_13_21.lc_trk_g0_6 <X> T_13_21.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 347)  (685 347)  routing T_13_21.lc_trk_g3_7 <X> T_13_21.wire_logic_cluster/lc_5/in_3
 (36 11)  (690 347)  (690 347)  LC_5 Logic Functioning bit
 (38 11)  (692 347)  (692 347)  LC_5 Logic Functioning bit
 (40 11)  (694 347)  (694 347)  LC_5 Logic Functioning bit
 (42 11)  (696 347)  (696 347)  LC_5 Logic Functioning bit
 (14 12)  (668 348)  (668 348)  routing T_13_21.rgt_op_0 <X> T_13_21.lc_trk_g3_0
 (29 12)  (683 348)  (683 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 348)  (684 348)  routing T_13_21.lc_trk_g0_5 <X> T_13_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 348)  (686 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 348)  (687 348)  routing T_13_21.lc_trk_g3_0 <X> T_13_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 348)  (688 348)  routing T_13_21.lc_trk_g3_0 <X> T_13_21.wire_logic_cluster/lc_6/in_3
 (37 12)  (691 348)  (691 348)  LC_6 Logic Functioning bit
 (39 12)  (693 348)  (693 348)  LC_6 Logic Functioning bit
 (48 12)  (702 348)  (702 348)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (50 12)  (704 348)  (704 348)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (706 348)  (706 348)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (10 13)  (664 349)  (664 349)  routing T_13_21.sp4_h_r_5 <X> T_13_21.sp4_v_b_10
 (15 13)  (669 349)  (669 349)  routing T_13_21.rgt_op_0 <X> T_13_21.lc_trk_g3_0
 (17 13)  (671 349)  (671 349)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (676 349)  (676 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (680 349)  (680 349)  routing T_13_21.lc_trk_g2_2 <X> T_13_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 349)  (682 349)  routing T_13_21.lc_trk_g2_2 <X> T_13_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 349)  (683 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (36 13)  (690 349)  (690 349)  LC_6 Logic Functioning bit
 (37 13)  (691 349)  (691 349)  LC_6 Logic Functioning bit
 (39 13)  (693 349)  (693 349)  LC_6 Logic Functioning bit
 (43 13)  (697 349)  (697 349)  LC_6 Logic Functioning bit
 (21 14)  (675 350)  (675 350)  routing T_13_21.sp4_h_r_39 <X> T_13_21.lc_trk_g3_7
 (22 14)  (676 350)  (676 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (677 350)  (677 350)  routing T_13_21.sp4_h_r_39 <X> T_13_21.lc_trk_g3_7
 (24 14)  (678 350)  (678 350)  routing T_13_21.sp4_h_r_39 <X> T_13_21.lc_trk_g3_7
 (28 14)  (682 350)  (682 350)  routing T_13_21.lc_trk_g2_2 <X> T_13_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 350)  (683 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 350)  (685 350)  routing T_13_21.lc_trk_g1_5 <X> T_13_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 350)  (686 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 350)  (688 350)  routing T_13_21.lc_trk_g1_5 <X> T_13_21.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 350)  (689 350)  routing T_13_21.lc_trk_g0_5 <X> T_13_21.input_2_7
 (37 14)  (691 350)  (691 350)  LC_7 Logic Functioning bit
 (38 14)  (692 350)  (692 350)  LC_7 Logic Functioning bit
 (41 14)  (695 350)  (695 350)  LC_7 Logic Functioning bit
 (45 14)  (699 350)  (699 350)  LC_7 Logic Functioning bit
 (22 15)  (676 351)  (676 351)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (678 351)  (678 351)  routing T_13_21.tnr_op_6 <X> T_13_21.lc_trk_g3_6
 (27 15)  (681 351)  (681 351)  routing T_13_21.lc_trk_g3_0 <X> T_13_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 351)  (682 351)  routing T_13_21.lc_trk_g3_0 <X> T_13_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 351)  (683 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 351)  (684 351)  routing T_13_21.lc_trk_g2_2 <X> T_13_21.wire_logic_cluster/lc_7/in_1
 (32 15)  (686 351)  (686 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (37 15)  (691 351)  (691 351)  LC_7 Logic Functioning bit
 (39 15)  (693 351)  (693 351)  LC_7 Logic Functioning bit
 (40 15)  (694 351)  (694 351)  LC_7 Logic Functioning bit
 (46 15)  (700 351)  (700 351)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_14_21

 (8 0)  (716 336)  (716 336)  routing T_14_21.sp4_v_b_7 <X> T_14_21.sp4_h_r_1
 (9 0)  (717 336)  (717 336)  routing T_14_21.sp4_v_b_7 <X> T_14_21.sp4_h_r_1
 (10 0)  (718 336)  (718 336)  routing T_14_21.sp4_v_b_7 <X> T_14_21.sp4_h_r_1
 (12 0)  (720 336)  (720 336)  routing T_14_21.sp4_v_b_2 <X> T_14_21.sp4_h_r_2
 (21 0)  (729 336)  (729 336)  routing T_14_21.wire_logic_cluster/lc_3/out <X> T_14_21.lc_trk_g0_3
 (22 0)  (730 336)  (730 336)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (733 336)  (733 336)  routing T_14_21.sp4_h_l_7 <X> T_14_21.lc_trk_g0_2
 (29 0)  (737 336)  (737 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 336)  (738 336)  routing T_14_21.lc_trk_g0_7 <X> T_14_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 336)  (740 336)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (744 336)  (744 336)  LC_0 Logic Functioning bit
 (39 0)  (747 336)  (747 336)  LC_0 Logic Functioning bit
 (41 0)  (749 336)  (749 336)  LC_0 Logic Functioning bit
 (43 0)  (751 336)  (751 336)  LC_0 Logic Functioning bit
 (44 0)  (752 336)  (752 336)  LC_0 Logic Functioning bit
 (11 1)  (719 337)  (719 337)  routing T_14_21.sp4_v_b_2 <X> T_14_21.sp4_h_r_2
 (22 1)  (730 337)  (730 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (731 337)  (731 337)  routing T_14_21.sp4_h_l_7 <X> T_14_21.lc_trk_g0_2
 (24 1)  (732 337)  (732 337)  routing T_14_21.sp4_h_l_7 <X> T_14_21.lc_trk_g0_2
 (25 1)  (733 337)  (733 337)  routing T_14_21.sp4_h_l_7 <X> T_14_21.lc_trk_g0_2
 (26 1)  (734 337)  (734 337)  routing T_14_21.lc_trk_g3_3 <X> T_14_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 337)  (735 337)  routing T_14_21.lc_trk_g3_3 <X> T_14_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 337)  (736 337)  routing T_14_21.lc_trk_g3_3 <X> T_14_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 337)  (737 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 337)  (738 337)  routing T_14_21.lc_trk_g0_7 <X> T_14_21.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 337)  (740 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (741 337)  (741 337)  routing T_14_21.lc_trk_g2_2 <X> T_14_21.input_2_0
 (35 1)  (743 337)  (743 337)  routing T_14_21.lc_trk_g2_2 <X> T_14_21.input_2_0
 (37 1)  (745 337)  (745 337)  LC_0 Logic Functioning bit
 (39 1)  (747 337)  (747 337)  LC_0 Logic Functioning bit
 (41 1)  (749 337)  (749 337)  LC_0 Logic Functioning bit
 (42 1)  (750 337)  (750 337)  LC_0 Logic Functioning bit
 (49 1)  (757 337)  (757 337)  Carry_In_Mux bit 

 (0 2)  (708 338)  (708 338)  routing T_14_21.glb_netwk_6 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (1 2)  (709 338)  (709 338)  routing T_14_21.glb_netwk_6 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (2 2)  (710 338)  (710 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (720 338)  (720 338)  routing T_14_21.sp4_h_r_11 <X> T_14_21.sp4_h_l_39
 (21 2)  (729 338)  (729 338)  routing T_14_21.lft_op_7 <X> T_14_21.lc_trk_g0_7
 (22 2)  (730 338)  (730 338)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (732 338)  (732 338)  routing T_14_21.lft_op_7 <X> T_14_21.lc_trk_g0_7
 (26 2)  (734 338)  (734 338)  routing T_14_21.lc_trk_g2_7 <X> T_14_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 338)  (735 338)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 338)  (736 338)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 338)  (737 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 338)  (738 338)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 338)  (740 338)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (744 338)  (744 338)  LC_1 Logic Functioning bit
 (39 2)  (747 338)  (747 338)  LC_1 Logic Functioning bit
 (41 2)  (749 338)  (749 338)  LC_1 Logic Functioning bit
 (43 2)  (751 338)  (751 338)  LC_1 Logic Functioning bit
 (52 2)  (760 338)  (760 338)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (13 3)  (721 339)  (721 339)  routing T_14_21.sp4_h_r_11 <X> T_14_21.sp4_h_l_39
 (19 3)  (727 339)  (727 339)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (22 3)  (730 339)  (730 339)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (732 339)  (732 339)  routing T_14_21.top_op_6 <X> T_14_21.lc_trk_g0_6
 (25 3)  (733 339)  (733 339)  routing T_14_21.top_op_6 <X> T_14_21.lc_trk_g0_6
 (26 3)  (734 339)  (734 339)  routing T_14_21.lc_trk_g2_7 <X> T_14_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 339)  (736 339)  routing T_14_21.lc_trk_g2_7 <X> T_14_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 339)  (737 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 339)  (738 339)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_1/in_1
 (32 3)  (740 339)  (740 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (741 339)  (741 339)  routing T_14_21.lc_trk_g3_0 <X> T_14_21.input_2_1
 (34 3)  (742 339)  (742 339)  routing T_14_21.lc_trk_g3_0 <X> T_14_21.input_2_1
 (37 3)  (745 339)  (745 339)  LC_1 Logic Functioning bit
 (39 3)  (747 339)  (747 339)  LC_1 Logic Functioning bit
 (41 3)  (749 339)  (749 339)  LC_1 Logic Functioning bit
 (42 3)  (750 339)  (750 339)  LC_1 Logic Functioning bit
 (14 4)  (722 340)  (722 340)  routing T_14_21.lft_op_0 <X> T_14_21.lc_trk_g1_0
 (21 4)  (729 340)  (729 340)  routing T_14_21.wire_logic_cluster/lc_3/out <X> T_14_21.lc_trk_g1_3
 (22 4)  (730 340)  (730 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (736 340)  (736 340)  routing T_14_21.lc_trk_g2_1 <X> T_14_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 340)  (737 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 340)  (739 340)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 340)  (740 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 340)  (741 340)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 340)  (742 340)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 340)  (744 340)  LC_2 Logic Functioning bit
 (38 4)  (746 340)  (746 340)  LC_2 Logic Functioning bit
 (41 4)  (749 340)  (749 340)  LC_2 Logic Functioning bit
 (43 4)  (751 340)  (751 340)  LC_2 Logic Functioning bit
 (48 4)  (756 340)  (756 340)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (5 5)  (713 341)  (713 341)  routing T_14_21.sp4_h_r_3 <X> T_14_21.sp4_v_b_3
 (15 5)  (723 341)  (723 341)  routing T_14_21.lft_op_0 <X> T_14_21.lc_trk_g1_0
 (17 5)  (725 341)  (725 341)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (730 341)  (730 341)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (731 341)  (731 341)  routing T_14_21.sp12_h_r_10 <X> T_14_21.lc_trk_g1_2
 (26 5)  (734 341)  (734 341)  routing T_14_21.lc_trk_g1_3 <X> T_14_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 341)  (735 341)  routing T_14_21.lc_trk_g1_3 <X> T_14_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 341)  (737 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (37 5)  (745 341)  (745 341)  LC_2 Logic Functioning bit
 (39 5)  (747 341)  (747 341)  LC_2 Logic Functioning bit
 (41 5)  (749 341)  (749 341)  LC_2 Logic Functioning bit
 (43 5)  (751 341)  (751 341)  LC_2 Logic Functioning bit
 (15 6)  (723 342)  (723 342)  routing T_14_21.top_op_5 <X> T_14_21.lc_trk_g1_5
 (17 6)  (725 342)  (725 342)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (730 342)  (730 342)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (732 342)  (732 342)  routing T_14_21.bot_op_7 <X> T_14_21.lc_trk_g1_7
 (27 6)  (735 342)  (735 342)  routing T_14_21.lc_trk_g1_5 <X> T_14_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 342)  (737 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 342)  (738 342)  routing T_14_21.lc_trk_g1_5 <X> T_14_21.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 342)  (739 342)  routing T_14_21.lc_trk_g0_6 <X> T_14_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 342)  (740 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (744 342)  (744 342)  LC_3 Logic Functioning bit
 (45 6)  (753 342)  (753 342)  LC_3 Logic Functioning bit
 (18 7)  (726 343)  (726 343)  routing T_14_21.top_op_5 <X> T_14_21.lc_trk_g1_5
 (26 7)  (734 343)  (734 343)  routing T_14_21.lc_trk_g0_3 <X> T_14_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 343)  (737 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 343)  (739 343)  routing T_14_21.lc_trk_g0_6 <X> T_14_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 343)  (740 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (742 343)  (742 343)  routing T_14_21.lc_trk_g1_2 <X> T_14_21.input_2_3
 (35 7)  (743 343)  (743 343)  routing T_14_21.lc_trk_g1_2 <X> T_14_21.input_2_3
 (36 7)  (744 343)  (744 343)  LC_3 Logic Functioning bit
 (37 7)  (745 343)  (745 343)  LC_3 Logic Functioning bit
 (39 7)  (747 343)  (747 343)  LC_3 Logic Functioning bit
 (47 7)  (755 343)  (755 343)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (16 8)  (724 344)  (724 344)  routing T_14_21.sp4_v_b_33 <X> T_14_21.lc_trk_g2_1
 (17 8)  (725 344)  (725 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (726 344)  (726 344)  routing T_14_21.sp4_v_b_33 <X> T_14_21.lc_trk_g2_1
 (21 8)  (729 344)  (729 344)  routing T_14_21.rgt_op_3 <X> T_14_21.lc_trk_g2_3
 (22 8)  (730 344)  (730 344)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (732 344)  (732 344)  routing T_14_21.rgt_op_3 <X> T_14_21.lc_trk_g2_3
 (25 8)  (733 344)  (733 344)  routing T_14_21.sp12_v_t_1 <X> T_14_21.lc_trk_g2_2
 (27 8)  (735 344)  (735 344)  routing T_14_21.lc_trk_g1_0 <X> T_14_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 344)  (737 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 344)  (740 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 344)  (741 344)  routing T_14_21.lc_trk_g2_3 <X> T_14_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 344)  (744 344)  LC_4 Logic Functioning bit
 (38 8)  (746 344)  (746 344)  LC_4 Logic Functioning bit
 (41 8)  (749 344)  (749 344)  LC_4 Logic Functioning bit
 (43 8)  (751 344)  (751 344)  LC_4 Logic Functioning bit
 (14 9)  (722 345)  (722 345)  routing T_14_21.sp4_h_r_24 <X> T_14_21.lc_trk_g2_0
 (15 9)  (723 345)  (723 345)  routing T_14_21.sp4_h_r_24 <X> T_14_21.lc_trk_g2_0
 (16 9)  (724 345)  (724 345)  routing T_14_21.sp4_h_r_24 <X> T_14_21.lc_trk_g2_0
 (17 9)  (725 345)  (725 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (726 345)  (726 345)  routing T_14_21.sp4_v_b_33 <X> T_14_21.lc_trk_g2_1
 (22 9)  (730 345)  (730 345)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (732 345)  (732 345)  routing T_14_21.sp12_v_t_1 <X> T_14_21.lc_trk_g2_2
 (25 9)  (733 345)  (733 345)  routing T_14_21.sp12_v_t_1 <X> T_14_21.lc_trk_g2_2
 (26 9)  (734 345)  (734 345)  routing T_14_21.lc_trk_g0_2 <X> T_14_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 345)  (737 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 345)  (739 345)  routing T_14_21.lc_trk_g2_3 <X> T_14_21.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 345)  (744 345)  LC_4 Logic Functioning bit
 (38 9)  (746 345)  (746 345)  LC_4 Logic Functioning bit
 (40 9)  (748 345)  (748 345)  LC_4 Logic Functioning bit
 (42 9)  (750 345)  (750 345)  LC_4 Logic Functioning bit
 (12 10)  (720 346)  (720 346)  routing T_14_21.sp4_v_b_8 <X> T_14_21.sp4_h_l_45
 (14 10)  (722 346)  (722 346)  routing T_14_21.sp12_v_t_3 <X> T_14_21.lc_trk_g2_4
 (21 10)  (729 346)  (729 346)  routing T_14_21.wire_logic_cluster/lc_7/out <X> T_14_21.lc_trk_g2_7
 (22 10)  (730 346)  (730 346)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (28 10)  (736 346)  (736 346)  routing T_14_21.lc_trk_g2_0 <X> T_14_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 346)  (737 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 346)  (739 346)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 346)  (740 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 346)  (742 346)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.wire_logic_cluster/lc_5/in_3
 (37 10)  (745 346)  (745 346)  LC_5 Logic Functioning bit
 (39 10)  (747 346)  (747 346)  LC_5 Logic Functioning bit
 (47 10)  (755 346)  (755 346)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (48 10)  (756 346)  (756 346)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (50 10)  (758 346)  (758 346)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (722 347)  (722 347)  routing T_14_21.sp12_v_t_3 <X> T_14_21.lc_trk_g2_4
 (15 11)  (723 347)  (723 347)  routing T_14_21.sp12_v_t_3 <X> T_14_21.lc_trk_g2_4
 (17 11)  (725 347)  (725 347)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (26 11)  (734 347)  (734 347)  routing T_14_21.lc_trk_g3_2 <X> T_14_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 347)  (735 347)  routing T_14_21.lc_trk_g3_2 <X> T_14_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 347)  (736 347)  routing T_14_21.lc_trk_g3_2 <X> T_14_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 347)  (737 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 347)  (739 347)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.wire_logic_cluster/lc_5/in_3
 (36 11)  (744 347)  (744 347)  LC_5 Logic Functioning bit
 (37 11)  (745 347)  (745 347)  LC_5 Logic Functioning bit
 (39 11)  (747 347)  (747 347)  LC_5 Logic Functioning bit
 (43 11)  (751 347)  (751 347)  LC_5 Logic Functioning bit
 (5 12)  (713 348)  (713 348)  routing T_14_21.sp4_v_b_9 <X> T_14_21.sp4_h_r_9
 (14 12)  (722 348)  (722 348)  routing T_14_21.sp4_v_b_24 <X> T_14_21.lc_trk_g3_0
 (17 12)  (725 348)  (725 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 348)  (726 348)  routing T_14_21.wire_logic_cluster/lc_1/out <X> T_14_21.lc_trk_g3_1
 (22 12)  (730 348)  (730 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (731 348)  (731 348)  routing T_14_21.sp4_h_r_27 <X> T_14_21.lc_trk_g3_3
 (24 12)  (732 348)  (732 348)  routing T_14_21.sp4_h_r_27 <X> T_14_21.lc_trk_g3_3
 (25 12)  (733 348)  (733 348)  routing T_14_21.sp4_h_r_42 <X> T_14_21.lc_trk_g3_2
 (26 12)  (734 348)  (734 348)  routing T_14_21.lc_trk_g2_4 <X> T_14_21.wire_logic_cluster/lc_6/in_0
 (28 12)  (736 348)  (736 348)  routing T_14_21.lc_trk_g2_7 <X> T_14_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 348)  (737 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 348)  (738 348)  routing T_14_21.lc_trk_g2_7 <X> T_14_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 348)  (740 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 348)  (741 348)  routing T_14_21.lc_trk_g2_3 <X> T_14_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 348)  (744 348)  LC_6 Logic Functioning bit
 (38 12)  (746 348)  (746 348)  LC_6 Logic Functioning bit
 (41 12)  (749 348)  (749 348)  LC_6 Logic Functioning bit
 (43 12)  (751 348)  (751 348)  LC_6 Logic Functioning bit
 (52 12)  (760 348)  (760 348)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (6 13)  (714 349)  (714 349)  routing T_14_21.sp4_v_b_9 <X> T_14_21.sp4_h_r_9
 (16 13)  (724 349)  (724 349)  routing T_14_21.sp4_v_b_24 <X> T_14_21.lc_trk_g3_0
 (17 13)  (725 349)  (725 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (21 13)  (729 349)  (729 349)  routing T_14_21.sp4_h_r_27 <X> T_14_21.lc_trk_g3_3
 (22 13)  (730 349)  (730 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (731 349)  (731 349)  routing T_14_21.sp4_h_r_42 <X> T_14_21.lc_trk_g3_2
 (24 13)  (732 349)  (732 349)  routing T_14_21.sp4_h_r_42 <X> T_14_21.lc_trk_g3_2
 (25 13)  (733 349)  (733 349)  routing T_14_21.sp4_h_r_42 <X> T_14_21.lc_trk_g3_2
 (28 13)  (736 349)  (736 349)  routing T_14_21.lc_trk_g2_4 <X> T_14_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 349)  (737 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 349)  (738 349)  routing T_14_21.lc_trk_g2_7 <X> T_14_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 349)  (739 349)  routing T_14_21.lc_trk_g2_3 <X> T_14_21.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 349)  (744 349)  LC_6 Logic Functioning bit
 (38 13)  (746 349)  (746 349)  LC_6 Logic Functioning bit
 (40 13)  (748 349)  (748 349)  LC_6 Logic Functioning bit
 (42 13)  (750 349)  (750 349)  LC_6 Logic Functioning bit
 (10 14)  (718 350)  (718 350)  routing T_14_21.sp4_v_b_5 <X> T_14_21.sp4_h_l_47
 (21 14)  (729 350)  (729 350)  routing T_14_21.wire_logic_cluster/lc_7/out <X> T_14_21.lc_trk_g3_7
 (22 14)  (730 350)  (730 350)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (28 14)  (736 350)  (736 350)  routing T_14_21.lc_trk_g2_0 <X> T_14_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 350)  (737 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 350)  (740 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 350)  (741 350)  routing T_14_21.lc_trk_g3_1 <X> T_14_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 350)  (742 350)  routing T_14_21.lc_trk_g3_1 <X> T_14_21.wire_logic_cluster/lc_7/in_3
 (37 14)  (745 350)  (745 350)  LC_7 Logic Functioning bit
 (39 14)  (747 350)  (747 350)  LC_7 Logic Functioning bit
 (45 14)  (753 350)  (753 350)  LC_7 Logic Functioning bit
 (50 14)  (758 350)  (758 350)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (722 351)  (722 351)  routing T_14_21.sp4_r_v_b_44 <X> T_14_21.lc_trk_g3_4
 (17 15)  (725 351)  (725 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (26 15)  (734 351)  (734 351)  routing T_14_21.lc_trk_g3_2 <X> T_14_21.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 351)  (735 351)  routing T_14_21.lc_trk_g3_2 <X> T_14_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 351)  (736 351)  routing T_14_21.lc_trk_g3_2 <X> T_14_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 351)  (737 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (36 15)  (744 351)  (744 351)  LC_7 Logic Functioning bit
 (37 15)  (745 351)  (745 351)  LC_7 Logic Functioning bit
 (39 15)  (747 351)  (747 351)  LC_7 Logic Functioning bit
 (43 15)  (751 351)  (751 351)  LC_7 Logic Functioning bit


LogicTile_15_21

 (5 0)  (767 336)  (767 336)  routing T_15_21.sp4_v_b_6 <X> T_15_21.sp4_h_r_0
 (15 0)  (777 336)  (777 336)  routing T_15_21.sp4_v_b_17 <X> T_15_21.lc_trk_g0_1
 (16 0)  (778 336)  (778 336)  routing T_15_21.sp4_v_b_17 <X> T_15_21.lc_trk_g0_1
 (17 0)  (779 336)  (779 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (21 0)  (783 336)  (783 336)  routing T_15_21.wire_logic_cluster/lc_3/out <X> T_15_21.lc_trk_g0_3
 (22 0)  (784 336)  (784 336)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (789 336)  (789 336)  routing T_15_21.lc_trk_g3_2 <X> T_15_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 336)  (790 336)  routing T_15_21.lc_trk_g3_2 <X> T_15_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 336)  (791 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 336)  (794 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (798 336)  (798 336)  LC_0 Logic Functioning bit
 (38 0)  (800 336)  (800 336)  LC_0 Logic Functioning bit
 (41 0)  (803 336)  (803 336)  LC_0 Logic Functioning bit
 (43 0)  (805 336)  (805 336)  LC_0 Logic Functioning bit
 (3 1)  (765 337)  (765 337)  routing T_15_21.sp12_h_l_23 <X> T_15_21.sp12_v_b_0
 (4 1)  (766 337)  (766 337)  routing T_15_21.sp4_v_b_6 <X> T_15_21.sp4_h_r_0
 (6 1)  (768 337)  (768 337)  routing T_15_21.sp4_v_b_6 <X> T_15_21.sp4_h_r_0
 (15 1)  (777 337)  (777 337)  routing T_15_21.sp4_v_t_5 <X> T_15_21.lc_trk_g0_0
 (16 1)  (778 337)  (778 337)  routing T_15_21.sp4_v_t_5 <X> T_15_21.lc_trk_g0_0
 (17 1)  (779 337)  (779 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (29 1)  (791 337)  (791 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 337)  (792 337)  routing T_15_21.lc_trk_g3_2 <X> T_15_21.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 337)  (793 337)  routing T_15_21.lc_trk_g0_3 <X> T_15_21.wire_logic_cluster/lc_0/in_3
 (36 1)  (798 337)  (798 337)  LC_0 Logic Functioning bit
 (38 1)  (800 337)  (800 337)  LC_0 Logic Functioning bit
 (40 1)  (802 337)  (802 337)  LC_0 Logic Functioning bit
 (42 1)  (804 337)  (804 337)  LC_0 Logic Functioning bit
 (0 2)  (762 338)  (762 338)  routing T_15_21.glb_netwk_6 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (1 2)  (763 338)  (763 338)  routing T_15_21.glb_netwk_6 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (2 2)  (764 338)  (764 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 2)  (778 338)  (778 338)  routing T_15_21.sp4_v_b_5 <X> T_15_21.lc_trk_g0_5
 (17 2)  (779 338)  (779 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (780 338)  (780 338)  routing T_15_21.sp4_v_b_5 <X> T_15_21.lc_trk_g0_5
 (27 2)  (789 338)  (789 338)  routing T_15_21.lc_trk_g1_1 <X> T_15_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 338)  (791 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 338)  (793 338)  routing T_15_21.lc_trk_g3_5 <X> T_15_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 338)  (794 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 338)  (795 338)  routing T_15_21.lc_trk_g3_5 <X> T_15_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 338)  (796 338)  routing T_15_21.lc_trk_g3_5 <X> T_15_21.wire_logic_cluster/lc_1/in_3
 (37 2)  (799 338)  (799 338)  LC_1 Logic Functioning bit
 (39 2)  (801 338)  (801 338)  LC_1 Logic Functioning bit
 (47 2)  (809 338)  (809 338)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (812 338)  (812 338)  Cascade bit: LH_LC01_inmux02_5

 (8 3)  (770 339)  (770 339)  routing T_15_21.sp4_h_r_1 <X> T_15_21.sp4_v_t_36
 (9 3)  (771 339)  (771 339)  routing T_15_21.sp4_h_r_1 <X> T_15_21.sp4_v_t_36
 (11 3)  (773 339)  (773 339)  routing T_15_21.sp4_h_r_6 <X> T_15_21.sp4_h_l_39
 (13 3)  (775 339)  (775 339)  routing T_15_21.sp4_h_r_6 <X> T_15_21.sp4_h_l_39
 (27 3)  (789 339)  (789 339)  routing T_15_21.lc_trk_g1_0 <X> T_15_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 339)  (791 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (36 3)  (798 339)  (798 339)  LC_1 Logic Functioning bit
 (37 3)  (799 339)  (799 339)  LC_1 Logic Functioning bit
 (38 3)  (800 339)  (800 339)  LC_1 Logic Functioning bit
 (42 3)  (804 339)  (804 339)  LC_1 Logic Functioning bit
 (46 3)  (808 339)  (808 339)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (5 4)  (767 340)  (767 340)  routing T_15_21.sp4_v_b_9 <X> T_15_21.sp4_h_r_3
 (6 4)  (768 340)  (768 340)  routing T_15_21.sp4_h_r_10 <X> T_15_21.sp4_v_b_3
 (15 4)  (777 340)  (777 340)  routing T_15_21.sp4_h_r_1 <X> T_15_21.lc_trk_g1_1
 (16 4)  (778 340)  (778 340)  routing T_15_21.sp4_h_r_1 <X> T_15_21.lc_trk_g1_1
 (17 4)  (779 340)  (779 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (22 4)  (784 340)  (784 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (25 4)  (787 340)  (787 340)  routing T_15_21.sp4_h_l_7 <X> T_15_21.lc_trk_g1_2
 (26 4)  (788 340)  (788 340)  routing T_15_21.lc_trk_g3_5 <X> T_15_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 340)  (789 340)  routing T_15_21.lc_trk_g3_0 <X> T_15_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 340)  (790 340)  routing T_15_21.lc_trk_g3_0 <X> T_15_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 340)  (791 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 340)  (794 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 340)  (796 340)  routing T_15_21.lc_trk_g1_0 <X> T_15_21.wire_logic_cluster/lc_2/in_3
 (38 4)  (800 340)  (800 340)  LC_2 Logic Functioning bit
 (41 4)  (803 340)  (803 340)  LC_2 Logic Functioning bit
 (43 4)  (805 340)  (805 340)  LC_2 Logic Functioning bit
 (45 4)  (807 340)  (807 340)  LC_2 Logic Functioning bit
 (4 5)  (766 341)  (766 341)  routing T_15_21.sp4_v_b_9 <X> T_15_21.sp4_h_r_3
 (6 5)  (768 341)  (768 341)  routing T_15_21.sp4_v_b_9 <X> T_15_21.sp4_h_r_3
 (17 5)  (779 341)  (779 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (18 5)  (780 341)  (780 341)  routing T_15_21.sp4_h_r_1 <X> T_15_21.lc_trk_g1_1
 (22 5)  (784 341)  (784 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (785 341)  (785 341)  routing T_15_21.sp4_h_l_7 <X> T_15_21.lc_trk_g1_2
 (24 5)  (786 341)  (786 341)  routing T_15_21.sp4_h_l_7 <X> T_15_21.lc_trk_g1_2
 (25 5)  (787 341)  (787 341)  routing T_15_21.sp4_h_l_7 <X> T_15_21.lc_trk_g1_2
 (27 5)  (789 341)  (789 341)  routing T_15_21.lc_trk_g3_5 <X> T_15_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 341)  (790 341)  routing T_15_21.lc_trk_g3_5 <X> T_15_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 341)  (791 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (794 341)  (794 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (796 341)  (796 341)  routing T_15_21.lc_trk_g1_1 <X> T_15_21.input_2_2
 (38 5)  (800 341)  (800 341)  LC_2 Logic Functioning bit
 (40 5)  (802 341)  (802 341)  LC_2 Logic Functioning bit
 (42 5)  (804 341)  (804 341)  LC_2 Logic Functioning bit
 (13 6)  (775 342)  (775 342)  routing T_15_21.sp4_h_r_5 <X> T_15_21.sp4_v_t_40
 (17 6)  (779 342)  (779 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 342)  (780 342)  routing T_15_21.wire_logic_cluster/lc_5/out <X> T_15_21.lc_trk_g1_5
 (27 6)  (789 342)  (789 342)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 342)  (790 342)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 342)  (791 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 342)  (792 342)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 342)  (794 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 342)  (795 342)  routing T_15_21.lc_trk_g3_1 <X> T_15_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 342)  (796 342)  routing T_15_21.lc_trk_g3_1 <X> T_15_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 342)  (798 342)  LC_3 Logic Functioning bit
 (37 6)  (799 342)  (799 342)  LC_3 Logic Functioning bit
 (38 6)  (800 342)  (800 342)  LC_3 Logic Functioning bit
 (40 6)  (802 342)  (802 342)  LC_3 Logic Functioning bit
 (41 6)  (803 342)  (803 342)  LC_3 Logic Functioning bit
 (42 6)  (804 342)  (804 342)  LC_3 Logic Functioning bit
 (43 6)  (805 342)  (805 342)  LC_3 Logic Functioning bit
 (46 6)  (808 342)  (808 342)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (12 7)  (774 343)  (774 343)  routing T_15_21.sp4_h_r_5 <X> T_15_21.sp4_v_t_40
 (15 7)  (777 343)  (777 343)  routing T_15_21.bot_op_4 <X> T_15_21.lc_trk_g1_4
 (17 7)  (779 343)  (779 343)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (26 7)  (788 343)  (788 343)  routing T_15_21.lc_trk_g2_3 <X> T_15_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 343)  (790 343)  routing T_15_21.lc_trk_g2_3 <X> T_15_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 343)  (791 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 343)  (792 343)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_3/in_1
 (32 7)  (794 343)  (794 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (798 343)  (798 343)  LC_3 Logic Functioning bit
 (37 7)  (799 343)  (799 343)  LC_3 Logic Functioning bit
 (38 7)  (800 343)  (800 343)  LC_3 Logic Functioning bit
 (39 7)  (801 343)  (801 343)  LC_3 Logic Functioning bit
 (40 7)  (802 343)  (802 343)  LC_3 Logic Functioning bit
 (41 7)  (803 343)  (803 343)  LC_3 Logic Functioning bit
 (42 7)  (804 343)  (804 343)  LC_3 Logic Functioning bit
 (43 7)  (805 343)  (805 343)  LC_3 Logic Functioning bit
 (12 8)  (774 344)  (774 344)  routing T_15_21.sp4_v_b_8 <X> T_15_21.sp4_h_r_8
 (15 8)  (777 344)  (777 344)  routing T_15_21.sp4_h_r_33 <X> T_15_21.lc_trk_g2_1
 (16 8)  (778 344)  (778 344)  routing T_15_21.sp4_h_r_33 <X> T_15_21.lc_trk_g2_1
 (17 8)  (779 344)  (779 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (780 344)  (780 344)  routing T_15_21.sp4_h_r_33 <X> T_15_21.lc_trk_g2_1
 (21 8)  (783 344)  (783 344)  routing T_15_21.sp4_v_t_14 <X> T_15_21.lc_trk_g2_3
 (22 8)  (784 344)  (784 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (785 344)  (785 344)  routing T_15_21.sp4_v_t_14 <X> T_15_21.lc_trk_g2_3
 (25 8)  (787 344)  (787 344)  routing T_15_21.bnl_op_2 <X> T_15_21.lc_trk_g2_2
 (28 8)  (790 344)  (790 344)  routing T_15_21.lc_trk_g2_1 <X> T_15_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 344)  (791 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 344)  (793 344)  routing T_15_21.lc_trk_g1_4 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 344)  (794 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 344)  (796 344)  routing T_15_21.lc_trk_g1_4 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 344)  (798 344)  LC_4 Logic Functioning bit
 (37 8)  (799 344)  (799 344)  LC_4 Logic Functioning bit
 (38 8)  (800 344)  (800 344)  LC_4 Logic Functioning bit
 (41 8)  (803 344)  (803 344)  LC_4 Logic Functioning bit
 (50 8)  (812 344)  (812 344)  Cascade bit: LH_LC04_inmux02_5

 (11 9)  (773 345)  (773 345)  routing T_15_21.sp4_v_b_8 <X> T_15_21.sp4_h_r_8
 (22 9)  (784 345)  (784 345)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (787 345)  (787 345)  routing T_15_21.bnl_op_2 <X> T_15_21.lc_trk_g2_2
 (36 9)  (798 345)  (798 345)  LC_4 Logic Functioning bit
 (37 9)  (799 345)  (799 345)  LC_4 Logic Functioning bit
 (38 9)  (800 345)  (800 345)  LC_4 Logic Functioning bit
 (41 9)  (803 345)  (803 345)  LC_4 Logic Functioning bit
 (52 9)  (814 345)  (814 345)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (8 10)  (770 346)  (770 346)  routing T_15_21.sp4_v_t_36 <X> T_15_21.sp4_h_l_42
 (9 10)  (771 346)  (771 346)  routing T_15_21.sp4_v_t_36 <X> T_15_21.sp4_h_l_42
 (10 10)  (772 346)  (772 346)  routing T_15_21.sp4_v_t_36 <X> T_15_21.sp4_h_l_42
 (15 10)  (777 346)  (777 346)  routing T_15_21.tnl_op_5 <X> T_15_21.lc_trk_g2_5
 (17 10)  (779 346)  (779 346)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (26 10)  (788 346)  (788 346)  routing T_15_21.lc_trk_g2_5 <X> T_15_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 346)  (789 346)  routing T_15_21.lc_trk_g1_5 <X> T_15_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 346)  (791 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 346)  (792 346)  routing T_15_21.lc_trk_g1_5 <X> T_15_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 346)  (793 346)  routing T_15_21.lc_trk_g2_6 <X> T_15_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 346)  (794 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 346)  (795 346)  routing T_15_21.lc_trk_g2_6 <X> T_15_21.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 346)  (797 346)  routing T_15_21.lc_trk_g0_5 <X> T_15_21.input_2_5
 (36 10)  (798 346)  (798 346)  LC_5 Logic Functioning bit
 (45 10)  (807 346)  (807 346)  LC_5 Logic Functioning bit
 (52 10)  (814 346)  (814 346)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (14 11)  (776 347)  (776 347)  routing T_15_21.sp4_h_l_17 <X> T_15_21.lc_trk_g2_4
 (15 11)  (777 347)  (777 347)  routing T_15_21.sp4_h_l_17 <X> T_15_21.lc_trk_g2_4
 (16 11)  (778 347)  (778 347)  routing T_15_21.sp4_h_l_17 <X> T_15_21.lc_trk_g2_4
 (17 11)  (779 347)  (779 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (18 11)  (780 347)  (780 347)  routing T_15_21.tnl_op_5 <X> T_15_21.lc_trk_g2_5
 (22 11)  (784 347)  (784 347)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (786 347)  (786 347)  routing T_15_21.tnl_op_6 <X> T_15_21.lc_trk_g2_6
 (25 11)  (787 347)  (787 347)  routing T_15_21.tnl_op_6 <X> T_15_21.lc_trk_g2_6
 (28 11)  (790 347)  (790 347)  routing T_15_21.lc_trk_g2_5 <X> T_15_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 347)  (791 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 347)  (793 347)  routing T_15_21.lc_trk_g2_6 <X> T_15_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 347)  (794 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (798 347)  (798 347)  LC_5 Logic Functioning bit
 (37 11)  (799 347)  (799 347)  LC_5 Logic Functioning bit
 (38 11)  (800 347)  (800 347)  LC_5 Logic Functioning bit
 (47 11)  (809 347)  (809 347)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (3 12)  (765 348)  (765 348)  routing T_15_21.sp12_v_b_1 <X> T_15_21.sp12_h_r_1
 (8 12)  (770 348)  (770 348)  routing T_15_21.sp4_h_l_47 <X> T_15_21.sp4_h_r_10
 (14 12)  (776 348)  (776 348)  routing T_15_21.wire_logic_cluster/lc_0/out <X> T_15_21.lc_trk_g3_0
 (17 12)  (779 348)  (779 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (25 12)  (787 348)  (787 348)  routing T_15_21.wire_logic_cluster/lc_2/out <X> T_15_21.lc_trk_g3_2
 (26 12)  (788 348)  (788 348)  routing T_15_21.lc_trk_g2_4 <X> T_15_21.wire_logic_cluster/lc_6/in_0
 (28 12)  (790 348)  (790 348)  routing T_15_21.lc_trk_g2_5 <X> T_15_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 348)  (791 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 348)  (792 348)  routing T_15_21.lc_trk_g2_5 <X> T_15_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 348)  (794 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 348)  (796 348)  routing T_15_21.lc_trk_g1_0 <X> T_15_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 348)  (798 348)  LC_6 Logic Functioning bit
 (41 12)  (803 348)  (803 348)  LC_6 Logic Functioning bit
 (43 12)  (805 348)  (805 348)  LC_6 Logic Functioning bit
 (45 12)  (807 348)  (807 348)  LC_6 Logic Functioning bit
 (46 12)  (808 348)  (808 348)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (3 13)  (765 349)  (765 349)  routing T_15_21.sp12_v_b_1 <X> T_15_21.sp12_h_r_1
 (8 13)  (770 349)  (770 349)  routing T_15_21.sp4_h_l_47 <X> T_15_21.sp4_v_b_10
 (9 13)  (771 349)  (771 349)  routing T_15_21.sp4_h_l_47 <X> T_15_21.sp4_v_b_10
 (17 13)  (779 349)  (779 349)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (784 349)  (784 349)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (790 349)  (790 349)  routing T_15_21.lc_trk_g2_4 <X> T_15_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 349)  (791 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (794 349)  (794 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (796 349)  (796 349)  routing T_15_21.lc_trk_g1_3 <X> T_15_21.input_2_6
 (35 13)  (797 349)  (797 349)  routing T_15_21.lc_trk_g1_3 <X> T_15_21.input_2_6
 (36 13)  (798 349)  (798 349)  LC_6 Logic Functioning bit
 (37 13)  (799 349)  (799 349)  LC_6 Logic Functioning bit
 (39 13)  (801 349)  (801 349)  LC_6 Logic Functioning bit
 (40 13)  (802 349)  (802 349)  LC_6 Logic Functioning bit
 (41 13)  (803 349)  (803 349)  LC_6 Logic Functioning bit
 (42 13)  (804 349)  (804 349)  LC_6 Logic Functioning bit
 (43 13)  (805 349)  (805 349)  LC_6 Logic Functioning bit
 (17 14)  (779 350)  (779 350)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (780 350)  (780 350)  routing T_15_21.bnl_op_5 <X> T_15_21.lc_trk_g3_5
 (22 14)  (784 350)  (784 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (28 14)  (790 350)  (790 350)  routing T_15_21.lc_trk_g2_2 <X> T_15_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 350)  (791 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (794 350)  (794 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 350)  (796 350)  routing T_15_21.lc_trk_g1_1 <X> T_15_21.wire_logic_cluster/lc_7/in_3
 (43 14)  (805 350)  (805 350)  LC_7 Logic Functioning bit
 (45 14)  (807 350)  (807 350)  LC_7 Logic Functioning bit
 (18 15)  (780 351)  (780 351)  routing T_15_21.bnl_op_5 <X> T_15_21.lc_trk_g3_5
 (27 15)  (789 351)  (789 351)  routing T_15_21.lc_trk_g1_0 <X> T_15_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 351)  (791 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 351)  (792 351)  routing T_15_21.lc_trk_g2_2 <X> T_15_21.wire_logic_cluster/lc_7/in_1
 (32 15)  (794 351)  (794 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (796 351)  (796 351)  routing T_15_21.lc_trk_g1_2 <X> T_15_21.input_2_7
 (35 15)  (797 351)  (797 351)  routing T_15_21.lc_trk_g1_2 <X> T_15_21.input_2_7
 (36 15)  (798 351)  (798 351)  LC_7 Logic Functioning bit
 (38 15)  (800 351)  (800 351)  LC_7 Logic Functioning bit
 (41 15)  (803 351)  (803 351)  LC_7 Logic Functioning bit
 (42 15)  (804 351)  (804 351)  LC_7 Logic Functioning bit
 (43 15)  (805 351)  (805 351)  LC_7 Logic Functioning bit
 (46 15)  (808 351)  (808 351)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_16_21

 (9 0)  (825 336)  (825 336)  routing T_16_21.sp4_v_t_36 <X> T_16_21.sp4_h_r_1
 (22 0)  (838 336)  (838 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (25 0)  (841 336)  (841 336)  routing T_16_21.wire_logic_cluster/lc_2/out <X> T_16_21.lc_trk_g0_2
 (28 0)  (844 336)  (844 336)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 336)  (845 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 336)  (846 336)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 336)  (847 336)  routing T_16_21.lc_trk_g1_4 <X> T_16_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 336)  (848 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 336)  (850 336)  routing T_16_21.lc_trk_g1_4 <X> T_16_21.wire_logic_cluster/lc_0/in_3
 (37 0)  (853 336)  (853 336)  LC_0 Logic Functioning bit
 (38 0)  (854 336)  (854 336)  LC_0 Logic Functioning bit
 (39 0)  (855 336)  (855 336)  LC_0 Logic Functioning bit
 (41 0)  (857 336)  (857 336)  LC_0 Logic Functioning bit
 (42 0)  (858 336)  (858 336)  LC_0 Logic Functioning bit
 (43 0)  (859 336)  (859 336)  LC_0 Logic Functioning bit
 (14 1)  (830 337)  (830 337)  routing T_16_21.sp4_r_v_b_35 <X> T_16_21.lc_trk_g0_0
 (17 1)  (833 337)  (833 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (838 337)  (838 337)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (842 337)  (842 337)  routing T_16_21.lc_trk_g3_3 <X> T_16_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 337)  (843 337)  routing T_16_21.lc_trk_g3_3 <X> T_16_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 337)  (844 337)  routing T_16_21.lc_trk_g3_3 <X> T_16_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 337)  (845 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 337)  (846 337)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_0/in_1
 (32 1)  (848 337)  (848 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (851 337)  (851 337)  routing T_16_21.lc_trk_g0_2 <X> T_16_21.input_2_0
 (36 1)  (852 337)  (852 337)  LC_0 Logic Functioning bit
 (37 1)  (853 337)  (853 337)  LC_0 Logic Functioning bit
 (39 1)  (855 337)  (855 337)  LC_0 Logic Functioning bit
 (40 1)  (856 337)  (856 337)  LC_0 Logic Functioning bit
 (41 1)  (857 337)  (857 337)  LC_0 Logic Functioning bit
 (43 1)  (859 337)  (859 337)  LC_0 Logic Functioning bit
 (0 2)  (816 338)  (816 338)  routing T_16_21.glb_netwk_6 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (1 2)  (817 338)  (817 338)  routing T_16_21.glb_netwk_6 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (2 2)  (818 338)  (818 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (830 338)  (830 338)  routing T_16_21.sp4_h_l_1 <X> T_16_21.lc_trk_g0_4
 (15 2)  (831 338)  (831 338)  routing T_16_21.sp4_h_r_5 <X> T_16_21.lc_trk_g0_5
 (16 2)  (832 338)  (832 338)  routing T_16_21.sp4_h_r_5 <X> T_16_21.lc_trk_g0_5
 (17 2)  (833 338)  (833 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (21 2)  (837 338)  (837 338)  routing T_16_21.wire_logic_cluster/lc_7/out <X> T_16_21.lc_trk_g0_7
 (22 2)  (838 338)  (838 338)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (29 2)  (845 338)  (845 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 338)  (846 338)  routing T_16_21.lc_trk_g0_4 <X> T_16_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 338)  (848 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 338)  (849 338)  routing T_16_21.lc_trk_g2_0 <X> T_16_21.wire_logic_cluster/lc_1/in_3
 (35 2)  (851 338)  (851 338)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.input_2_1
 (37 2)  (853 338)  (853 338)  LC_1 Logic Functioning bit
 (41 2)  (857 338)  (857 338)  LC_1 Logic Functioning bit
 (43 2)  (859 338)  (859 338)  LC_1 Logic Functioning bit
 (45 2)  (861 338)  (861 338)  LC_1 Logic Functioning bit
 (48 2)  (864 338)  (864 338)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (6 3)  (822 339)  (822 339)  routing T_16_21.sp4_h_r_0 <X> T_16_21.sp4_h_l_37
 (15 3)  (831 339)  (831 339)  routing T_16_21.sp4_h_l_1 <X> T_16_21.lc_trk_g0_4
 (16 3)  (832 339)  (832 339)  routing T_16_21.sp4_h_l_1 <X> T_16_21.lc_trk_g0_4
 (17 3)  (833 339)  (833 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (834 339)  (834 339)  routing T_16_21.sp4_h_r_5 <X> T_16_21.lc_trk_g0_5
 (28 3)  (844 339)  (844 339)  routing T_16_21.lc_trk_g2_1 <X> T_16_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 339)  (845 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (848 339)  (848 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (849 339)  (849 339)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.input_2_1
 (34 3)  (850 339)  (850 339)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.input_2_1
 (37 3)  (853 339)  (853 339)  LC_1 Logic Functioning bit
 (40 3)  (856 339)  (856 339)  LC_1 Logic Functioning bit
 (42 3)  (858 339)  (858 339)  LC_1 Logic Functioning bit
 (22 4)  (838 340)  (838 340)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (839 340)  (839 340)  routing T_16_21.sp12_h_r_11 <X> T_16_21.lc_trk_g1_3
 (27 4)  (843 340)  (843 340)  routing T_16_21.lc_trk_g1_2 <X> T_16_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 340)  (845 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 340)  (848 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 340)  (849 340)  routing T_16_21.lc_trk_g3_2 <X> T_16_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 340)  (850 340)  routing T_16_21.lc_trk_g3_2 <X> T_16_21.wire_logic_cluster/lc_2/in_3
 (35 4)  (851 340)  (851 340)  routing T_16_21.lc_trk_g0_4 <X> T_16_21.input_2_2
 (37 4)  (853 340)  (853 340)  LC_2 Logic Functioning bit
 (38 4)  (854 340)  (854 340)  LC_2 Logic Functioning bit
 (39 4)  (855 340)  (855 340)  LC_2 Logic Functioning bit
 (41 4)  (857 340)  (857 340)  LC_2 Logic Functioning bit
 (45 4)  (861 340)  (861 340)  LC_2 Logic Functioning bit
 (14 5)  (830 341)  (830 341)  routing T_16_21.top_op_0 <X> T_16_21.lc_trk_g1_0
 (15 5)  (831 341)  (831 341)  routing T_16_21.top_op_0 <X> T_16_21.lc_trk_g1_0
 (17 5)  (833 341)  (833 341)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 5)  (838 341)  (838 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (839 341)  (839 341)  routing T_16_21.sp4_h_r_2 <X> T_16_21.lc_trk_g1_2
 (24 5)  (840 341)  (840 341)  routing T_16_21.sp4_h_r_2 <X> T_16_21.lc_trk_g1_2
 (25 5)  (841 341)  (841 341)  routing T_16_21.sp4_h_r_2 <X> T_16_21.lc_trk_g1_2
 (28 5)  (844 341)  (844 341)  routing T_16_21.lc_trk_g2_0 <X> T_16_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 341)  (845 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 341)  (846 341)  routing T_16_21.lc_trk_g1_2 <X> T_16_21.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 341)  (847 341)  routing T_16_21.lc_trk_g3_2 <X> T_16_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 341)  (848 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (852 341)  (852 341)  LC_2 Logic Functioning bit
 (38 5)  (854 341)  (854 341)  LC_2 Logic Functioning bit
 (51 5)  (867 341)  (867 341)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (9 6)  (825 342)  (825 342)  routing T_16_21.sp4_v_b_4 <X> T_16_21.sp4_h_l_41
 (14 6)  (830 342)  (830 342)  routing T_16_21.wire_logic_cluster/lc_4/out <X> T_16_21.lc_trk_g1_4
 (25 6)  (841 342)  (841 342)  routing T_16_21.sp4_h_r_14 <X> T_16_21.lc_trk_g1_6
 (26 6)  (842 342)  (842 342)  routing T_16_21.lc_trk_g3_6 <X> T_16_21.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 342)  (843 342)  routing T_16_21.lc_trk_g3_1 <X> T_16_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 342)  (844 342)  routing T_16_21.lc_trk_g3_1 <X> T_16_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 342)  (845 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 342)  (847 342)  routing T_16_21.lc_trk_g3_7 <X> T_16_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 342)  (848 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 342)  (849 342)  routing T_16_21.lc_trk_g3_7 <X> T_16_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 342)  (850 342)  routing T_16_21.lc_trk_g3_7 <X> T_16_21.wire_logic_cluster/lc_3/in_3
 (35 6)  (851 342)  (851 342)  routing T_16_21.lc_trk_g2_5 <X> T_16_21.input_2_3
 (37 6)  (853 342)  (853 342)  LC_3 Logic Functioning bit
 (38 6)  (854 342)  (854 342)  LC_3 Logic Functioning bit
 (39 6)  (855 342)  (855 342)  LC_3 Logic Functioning bit
 (41 6)  (857 342)  (857 342)  LC_3 Logic Functioning bit
 (42 6)  (858 342)  (858 342)  LC_3 Logic Functioning bit
 (43 6)  (859 342)  (859 342)  LC_3 Logic Functioning bit
 (17 7)  (833 343)  (833 343)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (838 343)  (838 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (839 343)  (839 343)  routing T_16_21.sp4_h_r_14 <X> T_16_21.lc_trk_g1_6
 (24 7)  (840 343)  (840 343)  routing T_16_21.sp4_h_r_14 <X> T_16_21.lc_trk_g1_6
 (26 7)  (842 343)  (842 343)  routing T_16_21.lc_trk_g3_6 <X> T_16_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 343)  (843 343)  routing T_16_21.lc_trk_g3_6 <X> T_16_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 343)  (844 343)  routing T_16_21.lc_trk_g3_6 <X> T_16_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 343)  (845 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 343)  (847 343)  routing T_16_21.lc_trk_g3_7 <X> T_16_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 343)  (848 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (849 343)  (849 343)  routing T_16_21.lc_trk_g2_5 <X> T_16_21.input_2_3
 (36 7)  (852 343)  (852 343)  LC_3 Logic Functioning bit
 (37 7)  (853 343)  (853 343)  LC_3 Logic Functioning bit
 (38 7)  (854 343)  (854 343)  LC_3 Logic Functioning bit
 (40 7)  (856 343)  (856 343)  LC_3 Logic Functioning bit
 (41 7)  (857 343)  (857 343)  LC_3 Logic Functioning bit
 (42 7)  (858 343)  (858 343)  LC_3 Logic Functioning bit
 (9 8)  (825 344)  (825 344)  routing T_16_21.sp4_h_l_41 <X> T_16_21.sp4_h_r_7
 (10 8)  (826 344)  (826 344)  routing T_16_21.sp4_h_l_41 <X> T_16_21.sp4_h_r_7
 (12 8)  (828 344)  (828 344)  routing T_16_21.sp4_v_t_45 <X> T_16_21.sp4_h_r_8
 (14 8)  (830 344)  (830 344)  routing T_16_21.sp4_h_l_21 <X> T_16_21.lc_trk_g2_0
 (17 8)  (833 344)  (833 344)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (834 344)  (834 344)  routing T_16_21.wire_logic_cluster/lc_1/out <X> T_16_21.lc_trk_g2_1
 (29 8)  (845 344)  (845 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 344)  (847 344)  routing T_16_21.lc_trk_g1_4 <X> T_16_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 344)  (848 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 344)  (850 344)  routing T_16_21.lc_trk_g1_4 <X> T_16_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (851 344)  (851 344)  routing T_16_21.lc_trk_g0_4 <X> T_16_21.input_2_4
 (37 8)  (853 344)  (853 344)  LC_4 Logic Functioning bit
 (38 8)  (854 344)  (854 344)  LC_4 Logic Functioning bit
 (39 8)  (855 344)  (855 344)  LC_4 Logic Functioning bit
 (41 8)  (857 344)  (857 344)  LC_4 Logic Functioning bit
 (45 8)  (861 344)  (861 344)  LC_4 Logic Functioning bit
 (15 9)  (831 345)  (831 345)  routing T_16_21.sp4_h_l_21 <X> T_16_21.lc_trk_g2_0
 (16 9)  (832 345)  (832 345)  routing T_16_21.sp4_h_l_21 <X> T_16_21.lc_trk_g2_0
 (17 9)  (833 345)  (833 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (28 9)  (844 345)  (844 345)  routing T_16_21.lc_trk_g2_0 <X> T_16_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 345)  (845 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 345)  (846 345)  routing T_16_21.lc_trk_g0_3 <X> T_16_21.wire_logic_cluster/lc_4/in_1
 (32 9)  (848 345)  (848 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (852 345)  (852 345)  LC_4 Logic Functioning bit
 (38 9)  (854 345)  (854 345)  LC_4 Logic Functioning bit
 (47 9)  (863 345)  (863 345)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (17 10)  (833 346)  (833 346)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (834 346)  (834 346)  routing T_16_21.wire_logic_cluster/lc_5/out <X> T_16_21.lc_trk_g2_5
 (21 10)  (837 346)  (837 346)  routing T_16_21.sp4_v_t_26 <X> T_16_21.lc_trk_g2_7
 (22 10)  (838 346)  (838 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (839 346)  (839 346)  routing T_16_21.sp4_v_t_26 <X> T_16_21.lc_trk_g2_7
 (26 10)  (842 346)  (842 346)  routing T_16_21.lc_trk_g1_6 <X> T_16_21.wire_logic_cluster/lc_5/in_0
 (28 10)  (844 346)  (844 346)  routing T_16_21.lc_trk_g2_0 <X> T_16_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 346)  (845 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 346)  (847 346)  routing T_16_21.lc_trk_g0_4 <X> T_16_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 346)  (848 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (851 346)  (851 346)  routing T_16_21.lc_trk_g2_5 <X> T_16_21.input_2_5
 (37 10)  (853 346)  (853 346)  LC_5 Logic Functioning bit
 (41 10)  (857 346)  (857 346)  LC_5 Logic Functioning bit
 (42 10)  (858 346)  (858 346)  LC_5 Logic Functioning bit
 (43 10)  (859 346)  (859 346)  LC_5 Logic Functioning bit
 (45 10)  (861 346)  (861 346)  LC_5 Logic Functioning bit
 (21 11)  (837 347)  (837 347)  routing T_16_21.sp4_v_t_26 <X> T_16_21.lc_trk_g2_7
 (26 11)  (842 347)  (842 347)  routing T_16_21.lc_trk_g1_6 <X> T_16_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 347)  (843 347)  routing T_16_21.lc_trk_g1_6 <X> T_16_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 347)  (845 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (848 347)  (848 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (849 347)  (849 347)  routing T_16_21.lc_trk_g2_5 <X> T_16_21.input_2_5
 (37 11)  (853 347)  (853 347)  LC_5 Logic Functioning bit
 (42 11)  (858 347)  (858 347)  LC_5 Logic Functioning bit
 (51 11)  (867 347)  (867 347)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (3 12)  (819 348)  (819 348)  routing T_16_21.sp12_v_b_1 <X> T_16_21.sp12_h_r_1
 (9 12)  (825 348)  (825 348)  routing T_16_21.sp4_v_t_47 <X> T_16_21.sp4_h_r_10
 (15 12)  (831 348)  (831 348)  routing T_16_21.sp4_v_t_28 <X> T_16_21.lc_trk_g3_1
 (16 12)  (832 348)  (832 348)  routing T_16_21.sp4_v_t_28 <X> T_16_21.lc_trk_g3_1
 (17 12)  (833 348)  (833 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (838 348)  (838 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (839 348)  (839 348)  routing T_16_21.sp4_v_t_30 <X> T_16_21.lc_trk_g3_3
 (24 12)  (840 348)  (840 348)  routing T_16_21.sp4_v_t_30 <X> T_16_21.lc_trk_g3_3
 (25 12)  (841 348)  (841 348)  routing T_16_21.wire_logic_cluster/lc_2/out <X> T_16_21.lc_trk_g3_2
 (27 12)  (843 348)  (843 348)  routing T_16_21.lc_trk_g1_0 <X> T_16_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 348)  (845 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 348)  (848 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 348)  (849 348)  routing T_16_21.lc_trk_g2_1 <X> T_16_21.wire_logic_cluster/lc_6/in_3
 (37 12)  (853 348)  (853 348)  LC_6 Logic Functioning bit
 (38 12)  (854 348)  (854 348)  LC_6 Logic Functioning bit
 (39 12)  (855 348)  (855 348)  LC_6 Logic Functioning bit
 (41 12)  (857 348)  (857 348)  LC_6 Logic Functioning bit
 (42 12)  (858 348)  (858 348)  LC_6 Logic Functioning bit
 (43 12)  (859 348)  (859 348)  LC_6 Logic Functioning bit
 (3 13)  (819 349)  (819 349)  routing T_16_21.sp12_v_b_1 <X> T_16_21.sp12_h_r_1
 (4 13)  (820 349)  (820 349)  routing T_16_21.sp4_v_t_41 <X> T_16_21.sp4_h_r_9
 (22 13)  (838 349)  (838 349)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (842 349)  (842 349)  routing T_16_21.lc_trk_g1_3 <X> T_16_21.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 349)  (843 349)  routing T_16_21.lc_trk_g1_3 <X> T_16_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 349)  (845 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (32 13)  (848 349)  (848 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (852 349)  (852 349)  LC_6 Logic Functioning bit
 (37 13)  (853 349)  (853 349)  LC_6 Logic Functioning bit
 (39 13)  (855 349)  (855 349)  LC_6 Logic Functioning bit
 (40 13)  (856 349)  (856 349)  LC_6 Logic Functioning bit
 (41 13)  (857 349)  (857 349)  LC_6 Logic Functioning bit
 (43 13)  (859 349)  (859 349)  LC_6 Logic Functioning bit
 (14 14)  (830 350)  (830 350)  routing T_16_21.sp4_h_r_44 <X> T_16_21.lc_trk_g3_4
 (22 14)  (838 350)  (838 350)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (840 350)  (840 350)  routing T_16_21.tnl_op_7 <X> T_16_21.lc_trk_g3_7
 (26 14)  (842 350)  (842 350)  routing T_16_21.lc_trk_g0_5 <X> T_16_21.wire_logic_cluster/lc_7/in_0
 (28 14)  (844 350)  (844 350)  routing T_16_21.lc_trk_g2_0 <X> T_16_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 350)  (845 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 350)  (847 350)  routing T_16_21.lc_trk_g0_4 <X> T_16_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 350)  (848 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (851 350)  (851 350)  routing T_16_21.lc_trk_g0_7 <X> T_16_21.input_2_7
 (37 14)  (853 350)  (853 350)  LC_7 Logic Functioning bit
 (41 14)  (857 350)  (857 350)  LC_7 Logic Functioning bit
 (42 14)  (858 350)  (858 350)  LC_7 Logic Functioning bit
 (43 14)  (859 350)  (859 350)  LC_7 Logic Functioning bit
 (45 14)  (861 350)  (861 350)  LC_7 Logic Functioning bit
 (13 15)  (829 351)  (829 351)  routing T_16_21.sp4_v_b_6 <X> T_16_21.sp4_h_l_46
 (14 15)  (830 351)  (830 351)  routing T_16_21.sp4_h_r_44 <X> T_16_21.lc_trk_g3_4
 (15 15)  (831 351)  (831 351)  routing T_16_21.sp4_h_r_44 <X> T_16_21.lc_trk_g3_4
 (16 15)  (832 351)  (832 351)  routing T_16_21.sp4_h_r_44 <X> T_16_21.lc_trk_g3_4
 (17 15)  (833 351)  (833 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (21 15)  (837 351)  (837 351)  routing T_16_21.tnl_op_7 <X> T_16_21.lc_trk_g3_7
 (22 15)  (838 351)  (838 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (841 351)  (841 351)  routing T_16_21.sp4_r_v_b_46 <X> T_16_21.lc_trk_g3_6
 (29 15)  (845 351)  (845 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (32 15)  (848 351)  (848 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (851 351)  (851 351)  routing T_16_21.lc_trk_g0_7 <X> T_16_21.input_2_7
 (37 15)  (853 351)  (853 351)  LC_7 Logic Functioning bit
 (42 15)  (858 351)  (858 351)  LC_7 Logic Functioning bit
 (52 15)  (868 351)  (868 351)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_17_21

 (14 0)  (888 336)  (888 336)  routing T_17_21.lft_op_0 <X> T_17_21.lc_trk_g0_0
 (21 0)  (895 336)  (895 336)  routing T_17_21.wire_logic_cluster/lc_3/out <X> T_17_21.lc_trk_g0_3
 (22 0)  (896 336)  (896 336)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (15 1)  (889 337)  (889 337)  routing T_17_21.lft_op_0 <X> T_17_21.lc_trk_g0_0
 (17 1)  (891 337)  (891 337)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (0 2)  (874 338)  (874 338)  routing T_17_21.glb_netwk_6 <X> T_17_21.wire_logic_cluster/lc_7/clk
 (1 2)  (875 338)  (875 338)  routing T_17_21.glb_netwk_6 <X> T_17_21.wire_logic_cluster/lc_7/clk
 (2 2)  (876 338)  (876 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (888 338)  (888 338)  routing T_17_21.sp4_h_l_1 <X> T_17_21.lc_trk_g0_4
 (27 2)  (901 338)  (901 338)  routing T_17_21.lc_trk_g3_1 <X> T_17_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 338)  (902 338)  routing T_17_21.lc_trk_g3_1 <X> T_17_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 338)  (903 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 338)  (905 338)  routing T_17_21.lc_trk_g2_6 <X> T_17_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 338)  (906 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 338)  (907 338)  routing T_17_21.lc_trk_g2_6 <X> T_17_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 338)  (910 338)  LC_1 Logic Functioning bit
 (38 2)  (912 338)  (912 338)  LC_1 Logic Functioning bit
 (41 2)  (915 338)  (915 338)  LC_1 Logic Functioning bit
 (43 2)  (917 338)  (917 338)  LC_1 Logic Functioning bit
 (15 3)  (889 339)  (889 339)  routing T_17_21.sp4_h_l_1 <X> T_17_21.lc_trk_g0_4
 (16 3)  (890 339)  (890 339)  routing T_17_21.sp4_h_l_1 <X> T_17_21.lc_trk_g0_4
 (17 3)  (891 339)  (891 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (27 3)  (901 339)  (901 339)  routing T_17_21.lc_trk_g1_0 <X> T_17_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 339)  (903 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 339)  (905 339)  routing T_17_21.lc_trk_g2_6 <X> T_17_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (910 339)  (910 339)  LC_1 Logic Functioning bit
 (38 3)  (912 339)  (912 339)  LC_1 Logic Functioning bit
 (40 3)  (914 339)  (914 339)  LC_1 Logic Functioning bit
 (42 3)  (916 339)  (916 339)  LC_1 Logic Functioning bit
 (5 4)  (879 340)  (879 340)  routing T_17_21.sp4_v_b_9 <X> T_17_21.sp4_h_r_3
 (21 4)  (895 340)  (895 340)  routing T_17_21.lft_op_3 <X> T_17_21.lc_trk_g1_3
 (22 4)  (896 340)  (896 340)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (898 340)  (898 340)  routing T_17_21.lft_op_3 <X> T_17_21.lc_trk_g1_3
 (28 4)  (902 340)  (902 340)  routing T_17_21.lc_trk_g2_1 <X> T_17_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 340)  (903 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 340)  (906 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 340)  (907 340)  routing T_17_21.lc_trk_g3_2 <X> T_17_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 340)  (908 340)  routing T_17_21.lc_trk_g3_2 <X> T_17_21.wire_logic_cluster/lc_2/in_3
 (35 4)  (909 340)  (909 340)  routing T_17_21.lc_trk_g1_5 <X> T_17_21.input_2_2
 (37 4)  (911 340)  (911 340)  LC_2 Logic Functioning bit
 (39 4)  (913 340)  (913 340)  LC_2 Logic Functioning bit
 (45 4)  (919 340)  (919 340)  LC_2 Logic Functioning bit
 (47 4)  (921 340)  (921 340)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (53 4)  (927 340)  (927 340)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (4 5)  (878 341)  (878 341)  routing T_17_21.sp4_v_b_9 <X> T_17_21.sp4_h_r_3
 (6 5)  (880 341)  (880 341)  routing T_17_21.sp4_v_b_9 <X> T_17_21.sp4_h_r_3
 (15 5)  (889 341)  (889 341)  routing T_17_21.sp4_v_t_5 <X> T_17_21.lc_trk_g1_0
 (16 5)  (890 341)  (890 341)  routing T_17_21.sp4_v_t_5 <X> T_17_21.lc_trk_g1_0
 (17 5)  (891 341)  (891 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (28 5)  (902 341)  (902 341)  routing T_17_21.lc_trk_g2_0 <X> T_17_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 341)  (903 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 341)  (905 341)  routing T_17_21.lc_trk_g3_2 <X> T_17_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 341)  (906 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (908 341)  (908 341)  routing T_17_21.lc_trk_g1_5 <X> T_17_21.input_2_2
 (36 5)  (910 341)  (910 341)  LC_2 Logic Functioning bit
 (37 5)  (911 341)  (911 341)  LC_2 Logic Functioning bit
 (38 5)  (912 341)  (912 341)  LC_2 Logic Functioning bit
 (42 5)  (916 341)  (916 341)  LC_2 Logic Functioning bit
 (14 6)  (888 342)  (888 342)  routing T_17_21.wire_logic_cluster/lc_4/out <X> T_17_21.lc_trk_g1_4
 (17 6)  (891 342)  (891 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (22 6)  (896 342)  (896 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (897 342)  (897 342)  routing T_17_21.sp4_h_r_7 <X> T_17_21.lc_trk_g1_7
 (24 6)  (898 342)  (898 342)  routing T_17_21.sp4_h_r_7 <X> T_17_21.lc_trk_g1_7
 (27 6)  (901 342)  (901 342)  routing T_17_21.lc_trk_g3_7 <X> T_17_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 342)  (902 342)  routing T_17_21.lc_trk_g3_7 <X> T_17_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 342)  (903 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 342)  (904 342)  routing T_17_21.lc_trk_g3_7 <X> T_17_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 342)  (906 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 342)  (907 342)  routing T_17_21.lc_trk_g2_0 <X> T_17_21.wire_logic_cluster/lc_3/in_3
 (38 6)  (912 342)  (912 342)  LC_3 Logic Functioning bit
 (41 6)  (915 342)  (915 342)  LC_3 Logic Functioning bit
 (43 6)  (917 342)  (917 342)  LC_3 Logic Functioning bit
 (45 6)  (919 342)  (919 342)  LC_3 Logic Functioning bit
 (6 7)  (880 343)  (880 343)  routing T_17_21.sp4_h_r_3 <X> T_17_21.sp4_h_l_38
 (9 7)  (883 343)  (883 343)  routing T_17_21.sp4_v_b_8 <X> T_17_21.sp4_v_t_41
 (10 7)  (884 343)  (884 343)  routing T_17_21.sp4_v_b_8 <X> T_17_21.sp4_v_t_41
 (17 7)  (891 343)  (891 343)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (892 343)  (892 343)  routing T_17_21.sp4_r_v_b_29 <X> T_17_21.lc_trk_g1_5
 (21 7)  (895 343)  (895 343)  routing T_17_21.sp4_h_r_7 <X> T_17_21.lc_trk_g1_7
 (26 7)  (900 343)  (900 343)  routing T_17_21.lc_trk_g0_3 <X> T_17_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 343)  (903 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 343)  (904 343)  routing T_17_21.lc_trk_g3_7 <X> T_17_21.wire_logic_cluster/lc_3/in_1
 (32 7)  (906 343)  (906 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (907 343)  (907 343)  routing T_17_21.lc_trk_g2_1 <X> T_17_21.input_2_3
 (38 7)  (912 343)  (912 343)  LC_3 Logic Functioning bit
 (40 7)  (914 343)  (914 343)  LC_3 Logic Functioning bit
 (42 7)  (916 343)  (916 343)  LC_3 Logic Functioning bit
 (48 7)  (922 343)  (922 343)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (15 8)  (889 344)  (889 344)  routing T_17_21.sp4_h_r_25 <X> T_17_21.lc_trk_g2_1
 (16 8)  (890 344)  (890 344)  routing T_17_21.sp4_h_r_25 <X> T_17_21.lc_trk_g2_1
 (17 8)  (891 344)  (891 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (28 8)  (902 344)  (902 344)  routing T_17_21.lc_trk_g2_1 <X> T_17_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 344)  (903 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 344)  (905 344)  routing T_17_21.lc_trk_g1_4 <X> T_17_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 344)  (906 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 344)  (908 344)  routing T_17_21.lc_trk_g1_4 <X> T_17_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (909 344)  (909 344)  routing T_17_21.lc_trk_g1_7 <X> T_17_21.input_2_4
 (37 8)  (911 344)  (911 344)  LC_4 Logic Functioning bit
 (39 8)  (913 344)  (913 344)  LC_4 Logic Functioning bit
 (45 8)  (919 344)  (919 344)  LC_4 Logic Functioning bit
 (47 8)  (921 344)  (921 344)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (3 9)  (877 345)  (877 345)  routing T_17_21.sp12_h_l_22 <X> T_17_21.sp12_v_b_1
 (6 9)  (880 345)  (880 345)  routing T_17_21.sp4_h_l_43 <X> T_17_21.sp4_h_r_6
 (17 9)  (891 345)  (891 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (18 9)  (892 345)  (892 345)  routing T_17_21.sp4_h_r_25 <X> T_17_21.lc_trk_g2_1
 (28 9)  (902 345)  (902 345)  routing T_17_21.lc_trk_g2_0 <X> T_17_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 345)  (903 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (906 345)  (906 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (908 345)  (908 345)  routing T_17_21.lc_trk_g1_7 <X> T_17_21.input_2_4
 (35 9)  (909 345)  (909 345)  routing T_17_21.lc_trk_g1_7 <X> T_17_21.input_2_4
 (36 9)  (910 345)  (910 345)  LC_4 Logic Functioning bit
 (37 9)  (911 345)  (911 345)  LC_4 Logic Functioning bit
 (38 9)  (912 345)  (912 345)  LC_4 Logic Functioning bit
 (42 9)  (916 345)  (916 345)  LC_4 Logic Functioning bit
 (4 10)  (878 346)  (878 346)  routing T_17_21.sp4_v_b_6 <X> T_17_21.sp4_v_t_43
 (8 10)  (882 346)  (882 346)  routing T_17_21.sp4_h_r_7 <X> T_17_21.sp4_h_l_42
 (21 10)  (895 346)  (895 346)  routing T_17_21.rgt_op_7 <X> T_17_21.lc_trk_g2_7
 (22 10)  (896 346)  (896 346)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (898 346)  (898 346)  routing T_17_21.rgt_op_7 <X> T_17_21.lc_trk_g2_7
 (25 10)  (899 346)  (899 346)  routing T_17_21.sp4_h_r_46 <X> T_17_21.lc_trk_g2_6
 (26 10)  (900 346)  (900 346)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (901 346)  (901 346)  routing T_17_21.lc_trk_g3_3 <X> T_17_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 346)  (902 346)  routing T_17_21.lc_trk_g3_3 <X> T_17_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 346)  (903 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 346)  (905 346)  routing T_17_21.lc_trk_g2_6 <X> T_17_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 346)  (906 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 346)  (907 346)  routing T_17_21.lc_trk_g2_6 <X> T_17_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 346)  (910 346)  LC_5 Logic Functioning bit
 (38 10)  (912 346)  (912 346)  LC_5 Logic Functioning bit
 (41 10)  (915 346)  (915 346)  LC_5 Logic Functioning bit
 (43 10)  (917 346)  (917 346)  LC_5 Logic Functioning bit
 (8 11)  (882 347)  (882 347)  routing T_17_21.sp4_h_r_7 <X> T_17_21.sp4_v_t_42
 (9 11)  (883 347)  (883 347)  routing T_17_21.sp4_h_r_7 <X> T_17_21.sp4_v_t_42
 (22 11)  (896 347)  (896 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (897 347)  (897 347)  routing T_17_21.sp4_h_r_46 <X> T_17_21.lc_trk_g2_6
 (24 11)  (898 347)  (898 347)  routing T_17_21.sp4_h_r_46 <X> T_17_21.lc_trk_g2_6
 (25 11)  (899 347)  (899 347)  routing T_17_21.sp4_h_r_46 <X> T_17_21.lc_trk_g2_6
 (26 11)  (900 347)  (900 347)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (901 347)  (901 347)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 347)  (902 347)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 347)  (903 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 347)  (904 347)  routing T_17_21.lc_trk_g3_3 <X> T_17_21.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 347)  (905 347)  routing T_17_21.lc_trk_g2_6 <X> T_17_21.wire_logic_cluster/lc_5/in_3
 (37 11)  (911 347)  (911 347)  LC_5 Logic Functioning bit
 (39 11)  (913 347)  (913 347)  LC_5 Logic Functioning bit
 (41 11)  (915 347)  (915 347)  LC_5 Logic Functioning bit
 (43 11)  (917 347)  (917 347)  LC_5 Logic Functioning bit
 (47 11)  (921 347)  (921 347)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (15 12)  (889 348)  (889 348)  routing T_17_21.rgt_op_1 <X> T_17_21.lc_trk_g3_1
 (17 12)  (891 348)  (891 348)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (892 348)  (892 348)  routing T_17_21.rgt_op_1 <X> T_17_21.lc_trk_g3_1
 (22 12)  (896 348)  (896 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (899 348)  (899 348)  routing T_17_21.wire_logic_cluster/lc_2/out <X> T_17_21.lc_trk_g3_2
 (26 12)  (900 348)  (900 348)  routing T_17_21.lc_trk_g0_4 <X> T_17_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 348)  (901 348)  routing T_17_21.lc_trk_g3_4 <X> T_17_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 348)  (902 348)  routing T_17_21.lc_trk_g3_4 <X> T_17_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 348)  (903 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 348)  (904 348)  routing T_17_21.lc_trk_g3_4 <X> T_17_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 348)  (906 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (909 348)  (909 348)  routing T_17_21.lc_trk_g3_5 <X> T_17_21.input_2_6
 (37 12)  (911 348)  (911 348)  LC_6 Logic Functioning bit
 (38 12)  (912 348)  (912 348)  LC_6 Logic Functioning bit
 (39 12)  (913 348)  (913 348)  LC_6 Logic Functioning bit
 (41 12)  (915 348)  (915 348)  LC_6 Logic Functioning bit
 (42 12)  (916 348)  (916 348)  LC_6 Logic Functioning bit
 (43 12)  (917 348)  (917 348)  LC_6 Logic Functioning bit
 (22 13)  (896 349)  (896 349)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (903 349)  (903 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 349)  (905 349)  routing T_17_21.lc_trk_g0_3 <X> T_17_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (906 349)  (906 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (907 349)  (907 349)  routing T_17_21.lc_trk_g3_5 <X> T_17_21.input_2_6
 (34 13)  (908 349)  (908 349)  routing T_17_21.lc_trk_g3_5 <X> T_17_21.input_2_6
 (36 13)  (910 349)  (910 349)  LC_6 Logic Functioning bit
 (37 13)  (911 349)  (911 349)  LC_6 Logic Functioning bit
 (39 13)  (913 349)  (913 349)  LC_6 Logic Functioning bit
 (40 13)  (914 349)  (914 349)  LC_6 Logic Functioning bit
 (41 13)  (915 349)  (915 349)  LC_6 Logic Functioning bit
 (43 13)  (917 349)  (917 349)  LC_6 Logic Functioning bit
 (14 14)  (888 350)  (888 350)  routing T_17_21.sp4_v_b_36 <X> T_17_21.lc_trk_g3_4
 (15 14)  (889 350)  (889 350)  routing T_17_21.rgt_op_5 <X> T_17_21.lc_trk_g3_5
 (17 14)  (891 350)  (891 350)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (892 350)  (892 350)  routing T_17_21.rgt_op_5 <X> T_17_21.lc_trk_g3_5
 (21 14)  (895 350)  (895 350)  routing T_17_21.sp4_h_r_39 <X> T_17_21.lc_trk_g3_7
 (22 14)  (896 350)  (896 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (897 350)  (897 350)  routing T_17_21.sp4_h_r_39 <X> T_17_21.lc_trk_g3_7
 (24 14)  (898 350)  (898 350)  routing T_17_21.sp4_h_r_39 <X> T_17_21.lc_trk_g3_7
 (25 14)  (899 350)  (899 350)  routing T_17_21.sp4_h_r_38 <X> T_17_21.lc_trk_g3_6
 (26 14)  (900 350)  (900 350)  routing T_17_21.lc_trk_g2_7 <X> T_17_21.wire_logic_cluster/lc_7/in_0
 (29 14)  (903 350)  (903 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (906 350)  (906 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 350)  (908 350)  routing T_17_21.lc_trk_g1_3 <X> T_17_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 350)  (910 350)  LC_7 Logic Functioning bit
 (37 14)  (911 350)  (911 350)  LC_7 Logic Functioning bit
 (38 14)  (912 350)  (912 350)  LC_7 Logic Functioning bit
 (39 14)  (913 350)  (913 350)  LC_7 Logic Functioning bit
 (41 14)  (915 350)  (915 350)  LC_7 Logic Functioning bit
 (42 14)  (916 350)  (916 350)  LC_7 Logic Functioning bit
 (43 14)  (917 350)  (917 350)  LC_7 Logic Functioning bit
 (50 14)  (924 350)  (924 350)  Cascade bit: LH_LC07_inmux02_5

 (4 15)  (878 351)  (878 351)  routing T_17_21.sp4_v_b_4 <X> T_17_21.sp4_h_l_44
 (8 15)  (882 351)  (882 351)  routing T_17_21.sp4_v_b_7 <X> T_17_21.sp4_v_t_47
 (10 15)  (884 351)  (884 351)  routing T_17_21.sp4_v_b_7 <X> T_17_21.sp4_v_t_47
 (14 15)  (888 351)  (888 351)  routing T_17_21.sp4_v_b_36 <X> T_17_21.lc_trk_g3_4
 (16 15)  (890 351)  (890 351)  routing T_17_21.sp4_v_b_36 <X> T_17_21.lc_trk_g3_4
 (17 15)  (891 351)  (891 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (896 351)  (896 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (897 351)  (897 351)  routing T_17_21.sp4_h_r_38 <X> T_17_21.lc_trk_g3_6
 (24 15)  (898 351)  (898 351)  routing T_17_21.sp4_h_r_38 <X> T_17_21.lc_trk_g3_6
 (26 15)  (900 351)  (900 351)  routing T_17_21.lc_trk_g2_7 <X> T_17_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 351)  (902 351)  routing T_17_21.lc_trk_g2_7 <X> T_17_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 351)  (903 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 351)  (905 351)  routing T_17_21.lc_trk_g1_3 <X> T_17_21.wire_logic_cluster/lc_7/in_3
 (36 15)  (910 351)  (910 351)  LC_7 Logic Functioning bit
 (37 15)  (911 351)  (911 351)  LC_7 Logic Functioning bit
 (38 15)  (912 351)  (912 351)  LC_7 Logic Functioning bit
 (39 15)  (913 351)  (913 351)  LC_7 Logic Functioning bit
 (40 15)  (914 351)  (914 351)  LC_7 Logic Functioning bit
 (41 15)  (915 351)  (915 351)  LC_7 Logic Functioning bit
 (42 15)  (916 351)  (916 351)  LC_7 Logic Functioning bit
 (43 15)  (917 351)  (917 351)  LC_7 Logic Functioning bit


LogicTile_18_21

 (5 0)  (933 336)  (933 336)  routing T_18_21.sp4_h_l_44 <X> T_18_21.sp4_h_r_0
 (12 0)  (940 336)  (940 336)  routing T_18_21.sp4_h_l_46 <X> T_18_21.sp4_h_r_2
 (21 0)  (949 336)  (949 336)  routing T_18_21.sp12_h_r_3 <X> T_18_21.lc_trk_g0_3
 (22 0)  (950 336)  (950 336)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (952 336)  (952 336)  routing T_18_21.sp12_h_r_3 <X> T_18_21.lc_trk_g0_3
 (25 0)  (953 336)  (953 336)  routing T_18_21.sp4_v_b_2 <X> T_18_21.lc_trk_g0_2
 (29 0)  (957 336)  (957 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 336)  (958 336)  routing T_18_21.lc_trk_g0_5 <X> T_18_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 336)  (960 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 336)  (962 336)  routing T_18_21.lc_trk_g1_2 <X> T_18_21.wire_logic_cluster/lc_0/in_3
 (37 0)  (965 336)  (965 336)  LC_0 Logic Functioning bit
 (38 0)  (966 336)  (966 336)  LC_0 Logic Functioning bit
 (39 0)  (967 336)  (967 336)  LC_0 Logic Functioning bit
 (41 0)  (969 336)  (969 336)  LC_0 Logic Functioning bit
 (42 0)  (970 336)  (970 336)  LC_0 Logic Functioning bit
 (43 0)  (971 336)  (971 336)  LC_0 Logic Functioning bit
 (4 1)  (932 337)  (932 337)  routing T_18_21.sp4_h_l_44 <X> T_18_21.sp4_h_r_0
 (8 1)  (936 337)  (936 337)  routing T_18_21.sp4_h_l_36 <X> T_18_21.sp4_v_b_1
 (9 1)  (937 337)  (937 337)  routing T_18_21.sp4_h_l_36 <X> T_18_21.sp4_v_b_1
 (13 1)  (941 337)  (941 337)  routing T_18_21.sp4_h_l_46 <X> T_18_21.sp4_h_r_2
 (14 1)  (942 337)  (942 337)  routing T_18_21.sp4_r_v_b_35 <X> T_18_21.lc_trk_g0_0
 (17 1)  (945 337)  (945 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (21 1)  (949 337)  (949 337)  routing T_18_21.sp12_h_r_3 <X> T_18_21.lc_trk_g0_3
 (22 1)  (950 337)  (950 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (951 337)  (951 337)  routing T_18_21.sp4_v_b_2 <X> T_18_21.lc_trk_g0_2
 (28 1)  (956 337)  (956 337)  routing T_18_21.lc_trk_g2_0 <X> T_18_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 337)  (957 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 337)  (959 337)  routing T_18_21.lc_trk_g1_2 <X> T_18_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 337)  (960 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (964 337)  (964 337)  LC_0 Logic Functioning bit
 (37 1)  (965 337)  (965 337)  LC_0 Logic Functioning bit
 (38 1)  (966 337)  (966 337)  LC_0 Logic Functioning bit
 (40 1)  (968 337)  (968 337)  LC_0 Logic Functioning bit
 (41 1)  (969 337)  (969 337)  LC_0 Logic Functioning bit
 (42 1)  (970 337)  (970 337)  LC_0 Logic Functioning bit
 (0 2)  (928 338)  (928 338)  routing T_18_21.glb_netwk_6 <X> T_18_21.wire_logic_cluster/lc_7/clk
 (1 2)  (929 338)  (929 338)  routing T_18_21.glb_netwk_6 <X> T_18_21.wire_logic_cluster/lc_7/clk
 (2 2)  (930 338)  (930 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (943 338)  (943 338)  routing T_18_21.sp4_h_r_21 <X> T_18_21.lc_trk_g0_5
 (16 2)  (944 338)  (944 338)  routing T_18_21.sp4_h_r_21 <X> T_18_21.lc_trk_g0_5
 (17 2)  (945 338)  (945 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (946 338)  (946 338)  routing T_18_21.sp4_h_r_21 <X> T_18_21.lc_trk_g0_5
 (21 2)  (949 338)  (949 338)  routing T_18_21.sp4_h_l_10 <X> T_18_21.lc_trk_g0_7
 (22 2)  (950 338)  (950 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (951 338)  (951 338)  routing T_18_21.sp4_h_l_10 <X> T_18_21.lc_trk_g0_7
 (24 2)  (952 338)  (952 338)  routing T_18_21.sp4_h_l_10 <X> T_18_21.lc_trk_g0_7
 (26 2)  (954 338)  (954 338)  routing T_18_21.lc_trk_g2_5 <X> T_18_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (955 338)  (955 338)  routing T_18_21.lc_trk_g3_1 <X> T_18_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 338)  (956 338)  routing T_18_21.lc_trk_g3_1 <X> T_18_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 338)  (957 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 338)  (960 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 338)  (962 338)  routing T_18_21.lc_trk_g1_1 <X> T_18_21.wire_logic_cluster/lc_1/in_3
 (35 2)  (963 338)  (963 338)  routing T_18_21.lc_trk_g3_4 <X> T_18_21.input_2_1
 (38 2)  (966 338)  (966 338)  LC_1 Logic Functioning bit
 (45 2)  (973 338)  (973 338)  LC_1 Logic Functioning bit
 (12 3)  (940 339)  (940 339)  routing T_18_21.sp4_h_l_39 <X> T_18_21.sp4_v_t_39
 (18 3)  (946 339)  (946 339)  routing T_18_21.sp4_h_r_21 <X> T_18_21.lc_trk_g0_5
 (21 3)  (949 339)  (949 339)  routing T_18_21.sp4_h_l_10 <X> T_18_21.lc_trk_g0_7
 (28 3)  (956 339)  (956 339)  routing T_18_21.lc_trk_g2_5 <X> T_18_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 339)  (957 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (960 339)  (960 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (961 339)  (961 339)  routing T_18_21.lc_trk_g3_4 <X> T_18_21.input_2_1
 (34 3)  (962 339)  (962 339)  routing T_18_21.lc_trk_g3_4 <X> T_18_21.input_2_1
 (37 3)  (965 339)  (965 339)  LC_1 Logic Functioning bit
 (38 3)  (966 339)  (966 339)  LC_1 Logic Functioning bit
 (39 3)  (967 339)  (967 339)  LC_1 Logic Functioning bit
 (40 3)  (968 339)  (968 339)  LC_1 Logic Functioning bit
 (42 3)  (970 339)  (970 339)  LC_1 Logic Functioning bit
 (51 3)  (979 339)  (979 339)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (9 4)  (937 340)  (937 340)  routing T_18_21.sp4_h_l_36 <X> T_18_21.sp4_h_r_4
 (10 4)  (938 340)  (938 340)  routing T_18_21.sp4_h_l_36 <X> T_18_21.sp4_h_r_4
 (12 4)  (940 340)  (940 340)  routing T_18_21.sp4_v_b_5 <X> T_18_21.sp4_h_r_5
 (14 4)  (942 340)  (942 340)  routing T_18_21.sp4_v_b_8 <X> T_18_21.lc_trk_g1_0
 (15 4)  (943 340)  (943 340)  routing T_18_21.lft_op_1 <X> T_18_21.lc_trk_g1_1
 (17 4)  (945 340)  (945 340)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (946 340)  (946 340)  routing T_18_21.lft_op_1 <X> T_18_21.lc_trk_g1_1
 (25 4)  (953 340)  (953 340)  routing T_18_21.sp4_v_b_10 <X> T_18_21.lc_trk_g1_2
 (28 4)  (956 340)  (956 340)  routing T_18_21.lc_trk_g2_5 <X> T_18_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 340)  (957 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 340)  (958 340)  routing T_18_21.lc_trk_g2_5 <X> T_18_21.wire_logic_cluster/lc_2/in_1
 (31 4)  (959 340)  (959 340)  routing T_18_21.lc_trk_g3_4 <X> T_18_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 340)  (960 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 340)  (961 340)  routing T_18_21.lc_trk_g3_4 <X> T_18_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 340)  (962 340)  routing T_18_21.lc_trk_g3_4 <X> T_18_21.wire_logic_cluster/lc_2/in_3
 (43 4)  (971 340)  (971 340)  LC_2 Logic Functioning bit
 (46 4)  (974 340)  (974 340)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (47 4)  (975 340)  (975 340)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (11 5)  (939 341)  (939 341)  routing T_18_21.sp4_v_b_5 <X> T_18_21.sp4_h_r_5
 (14 5)  (942 341)  (942 341)  routing T_18_21.sp4_v_b_8 <X> T_18_21.lc_trk_g1_0
 (16 5)  (944 341)  (944 341)  routing T_18_21.sp4_v_b_8 <X> T_18_21.lc_trk_g1_0
 (17 5)  (945 341)  (945 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (22 5)  (950 341)  (950 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (951 341)  (951 341)  routing T_18_21.sp4_v_b_10 <X> T_18_21.lc_trk_g1_2
 (25 5)  (953 341)  (953 341)  routing T_18_21.sp4_v_b_10 <X> T_18_21.lc_trk_g1_2
 (27 5)  (955 341)  (955 341)  routing T_18_21.lc_trk_g3_1 <X> T_18_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 341)  (956 341)  routing T_18_21.lc_trk_g3_1 <X> T_18_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 341)  (957 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (960 341)  (960 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (962 341)  (962 341)  routing T_18_21.lc_trk_g1_1 <X> T_18_21.input_2_2
 (36 5)  (964 341)  (964 341)  LC_2 Logic Functioning bit
 (38 5)  (966 341)  (966 341)  LC_2 Logic Functioning bit
 (41 5)  (969 341)  (969 341)  LC_2 Logic Functioning bit
 (42 5)  (970 341)  (970 341)  LC_2 Logic Functioning bit
 (43 5)  (971 341)  (971 341)  LC_2 Logic Functioning bit
 (14 6)  (942 342)  (942 342)  routing T_18_21.wire_logic_cluster/lc_4/out <X> T_18_21.lc_trk_g1_4
 (15 6)  (943 342)  (943 342)  routing T_18_21.lft_op_5 <X> T_18_21.lc_trk_g1_5
 (17 6)  (945 342)  (945 342)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (946 342)  (946 342)  routing T_18_21.lft_op_5 <X> T_18_21.lc_trk_g1_5
 (22 6)  (950 342)  (950 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (27 6)  (955 342)  (955 342)  routing T_18_21.lc_trk_g1_5 <X> T_18_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 342)  (957 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 342)  (958 342)  routing T_18_21.lc_trk_g1_5 <X> T_18_21.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 342)  (959 342)  routing T_18_21.lc_trk_g3_5 <X> T_18_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 342)  (960 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 342)  (961 342)  routing T_18_21.lc_trk_g3_5 <X> T_18_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 342)  (962 342)  routing T_18_21.lc_trk_g3_5 <X> T_18_21.wire_logic_cluster/lc_3/in_3
 (35 6)  (963 342)  (963 342)  routing T_18_21.lc_trk_g3_4 <X> T_18_21.input_2_3
 (37 6)  (965 342)  (965 342)  LC_3 Logic Functioning bit
 (38 6)  (966 342)  (966 342)  LC_3 Logic Functioning bit
 (39 6)  (967 342)  (967 342)  LC_3 Logic Functioning bit
 (41 6)  (969 342)  (969 342)  LC_3 Logic Functioning bit
 (46 6)  (974 342)  (974 342)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (975 342)  (975 342)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (17 7)  (945 343)  (945 343)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (949 343)  (949 343)  routing T_18_21.sp4_r_v_b_31 <X> T_18_21.lc_trk_g1_7
 (27 7)  (955 343)  (955 343)  routing T_18_21.lc_trk_g3_0 <X> T_18_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 343)  (956 343)  routing T_18_21.lc_trk_g3_0 <X> T_18_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 343)  (957 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (32 7)  (960 343)  (960 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (961 343)  (961 343)  routing T_18_21.lc_trk_g3_4 <X> T_18_21.input_2_3
 (34 7)  (962 343)  (962 343)  routing T_18_21.lc_trk_g3_4 <X> T_18_21.input_2_3
 (36 7)  (964 343)  (964 343)  LC_3 Logic Functioning bit
 (38 7)  (966 343)  (966 343)  LC_3 Logic Functioning bit
 (14 8)  (942 344)  (942 344)  routing T_18_21.sp4_h_l_21 <X> T_18_21.lc_trk_g2_0
 (15 8)  (943 344)  (943 344)  routing T_18_21.sp4_h_r_33 <X> T_18_21.lc_trk_g2_1
 (16 8)  (944 344)  (944 344)  routing T_18_21.sp4_h_r_33 <X> T_18_21.lc_trk_g2_1
 (17 8)  (945 344)  (945 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (946 344)  (946 344)  routing T_18_21.sp4_h_r_33 <X> T_18_21.lc_trk_g2_1
 (25 8)  (953 344)  (953 344)  routing T_18_21.sp4_h_r_34 <X> T_18_21.lc_trk_g2_2
 (29 8)  (957 344)  (957 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 344)  (958 344)  routing T_18_21.lc_trk_g0_7 <X> T_18_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (959 344)  (959 344)  routing T_18_21.lc_trk_g1_4 <X> T_18_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 344)  (960 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 344)  (962 344)  routing T_18_21.lc_trk_g1_4 <X> T_18_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 344)  (964 344)  LC_4 Logic Functioning bit
 (37 8)  (965 344)  (965 344)  LC_4 Logic Functioning bit
 (38 8)  (966 344)  (966 344)  LC_4 Logic Functioning bit
 (39 8)  (967 344)  (967 344)  LC_4 Logic Functioning bit
 (41 8)  (969 344)  (969 344)  LC_4 Logic Functioning bit
 (43 8)  (971 344)  (971 344)  LC_4 Logic Functioning bit
 (45 8)  (973 344)  (973 344)  LC_4 Logic Functioning bit
 (15 9)  (943 345)  (943 345)  routing T_18_21.sp4_h_l_21 <X> T_18_21.lc_trk_g2_0
 (16 9)  (944 345)  (944 345)  routing T_18_21.sp4_h_l_21 <X> T_18_21.lc_trk_g2_0
 (17 9)  (945 345)  (945 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (950 345)  (950 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (951 345)  (951 345)  routing T_18_21.sp4_h_r_34 <X> T_18_21.lc_trk_g2_2
 (24 9)  (952 345)  (952 345)  routing T_18_21.sp4_h_r_34 <X> T_18_21.lc_trk_g2_2
 (26 9)  (954 345)  (954 345)  routing T_18_21.lc_trk_g0_2 <X> T_18_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 345)  (957 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 345)  (958 345)  routing T_18_21.lc_trk_g0_7 <X> T_18_21.wire_logic_cluster/lc_4/in_1
 (37 9)  (965 345)  (965 345)  LC_4 Logic Functioning bit
 (39 9)  (967 345)  (967 345)  LC_4 Logic Functioning bit
 (51 9)  (979 345)  (979 345)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (12 10)  (940 346)  (940 346)  routing T_18_21.sp4_v_b_8 <X> T_18_21.sp4_h_l_45
 (14 10)  (942 346)  (942 346)  routing T_18_21.rgt_op_4 <X> T_18_21.lc_trk_g2_4
 (15 10)  (943 346)  (943 346)  routing T_18_21.sp4_v_t_32 <X> T_18_21.lc_trk_g2_5
 (16 10)  (944 346)  (944 346)  routing T_18_21.sp4_v_t_32 <X> T_18_21.lc_trk_g2_5
 (17 10)  (945 346)  (945 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (27 10)  (955 346)  (955 346)  routing T_18_21.lc_trk_g3_3 <X> T_18_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 346)  (956 346)  routing T_18_21.lc_trk_g3_3 <X> T_18_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 346)  (957 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 346)  (959 346)  routing T_18_21.lc_trk_g1_7 <X> T_18_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 346)  (960 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 346)  (962 346)  routing T_18_21.lc_trk_g1_7 <X> T_18_21.wire_logic_cluster/lc_5/in_3
 (37 10)  (965 346)  (965 346)  LC_5 Logic Functioning bit
 (42 10)  (970 346)  (970 346)  LC_5 Logic Functioning bit
 (45 10)  (973 346)  (973 346)  LC_5 Logic Functioning bit
 (15 11)  (943 347)  (943 347)  routing T_18_21.rgt_op_4 <X> T_18_21.lc_trk_g2_4
 (17 11)  (945 347)  (945 347)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (27 11)  (955 347)  (955 347)  routing T_18_21.lc_trk_g1_0 <X> T_18_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 347)  (957 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 347)  (958 347)  routing T_18_21.lc_trk_g3_3 <X> T_18_21.wire_logic_cluster/lc_5/in_1
 (31 11)  (959 347)  (959 347)  routing T_18_21.lc_trk_g1_7 <X> T_18_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (960 347)  (960 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (961 347)  (961 347)  routing T_18_21.lc_trk_g3_2 <X> T_18_21.input_2_5
 (34 11)  (962 347)  (962 347)  routing T_18_21.lc_trk_g3_2 <X> T_18_21.input_2_5
 (35 11)  (963 347)  (963 347)  routing T_18_21.lc_trk_g3_2 <X> T_18_21.input_2_5
 (36 11)  (964 347)  (964 347)  LC_5 Logic Functioning bit
 (37 11)  (965 347)  (965 347)  LC_5 Logic Functioning bit
 (39 11)  (967 347)  (967 347)  LC_5 Logic Functioning bit
 (43 11)  (971 347)  (971 347)  LC_5 Logic Functioning bit
 (51 11)  (979 347)  (979 347)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (13 12)  (941 348)  (941 348)  routing T_18_21.sp4_h_l_46 <X> T_18_21.sp4_v_b_11
 (17 12)  (945 348)  (945 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (949 348)  (949 348)  routing T_18_21.sp4_h_r_43 <X> T_18_21.lc_trk_g3_3
 (22 12)  (950 348)  (950 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (951 348)  (951 348)  routing T_18_21.sp4_h_r_43 <X> T_18_21.lc_trk_g3_3
 (24 12)  (952 348)  (952 348)  routing T_18_21.sp4_h_r_43 <X> T_18_21.lc_trk_g3_3
 (25 12)  (953 348)  (953 348)  routing T_18_21.sp4_v_b_26 <X> T_18_21.lc_trk_g3_2
 (26 12)  (954 348)  (954 348)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_6/in_0
 (29 12)  (957 348)  (957 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 348)  (958 348)  routing T_18_21.lc_trk_g0_7 <X> T_18_21.wire_logic_cluster/lc_6/in_1
 (31 12)  (959 348)  (959 348)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 348)  (960 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 348)  (961 348)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 348)  (962 348)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 348)  (964 348)  LC_6 Logic Functioning bit
 (37 12)  (965 348)  (965 348)  LC_6 Logic Functioning bit
 (38 12)  (966 348)  (966 348)  LC_6 Logic Functioning bit
 (39 12)  (967 348)  (967 348)  LC_6 Logic Functioning bit
 (41 12)  (969 348)  (969 348)  LC_6 Logic Functioning bit
 (43 12)  (971 348)  (971 348)  LC_6 Logic Functioning bit
 (45 12)  (973 348)  (973 348)  LC_6 Logic Functioning bit
 (12 13)  (940 349)  (940 349)  routing T_18_21.sp4_h_l_46 <X> T_18_21.sp4_v_b_11
 (14 13)  (942 349)  (942 349)  routing T_18_21.sp4_h_r_24 <X> T_18_21.lc_trk_g3_0
 (15 13)  (943 349)  (943 349)  routing T_18_21.sp4_h_r_24 <X> T_18_21.lc_trk_g3_0
 (16 13)  (944 349)  (944 349)  routing T_18_21.sp4_h_r_24 <X> T_18_21.lc_trk_g3_0
 (17 13)  (945 349)  (945 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (18 13)  (946 349)  (946 349)  routing T_18_21.sp4_r_v_b_41 <X> T_18_21.lc_trk_g3_1
 (21 13)  (949 349)  (949 349)  routing T_18_21.sp4_h_r_43 <X> T_18_21.lc_trk_g3_3
 (22 13)  (950 349)  (950 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (951 349)  (951 349)  routing T_18_21.sp4_v_b_26 <X> T_18_21.lc_trk_g3_2
 (26 13)  (954 349)  (954 349)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_6/in_0
 (27 13)  (955 349)  (955 349)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 349)  (956 349)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 349)  (957 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 349)  (958 349)  routing T_18_21.lc_trk_g0_7 <X> T_18_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (959 349)  (959 349)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_6/in_3
 (37 13)  (965 349)  (965 349)  LC_6 Logic Functioning bit
 (39 13)  (967 349)  (967 349)  LC_6 Logic Functioning bit
 (48 13)  (976 349)  (976 349)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (53 13)  (981 349)  (981 349)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (4 14)  (932 350)  (932 350)  routing T_18_21.sp4_h_r_3 <X> T_18_21.sp4_v_t_44
 (6 14)  (934 350)  (934 350)  routing T_18_21.sp4_h_r_3 <X> T_18_21.sp4_v_t_44
 (14 14)  (942 350)  (942 350)  routing T_18_21.sp4_h_r_36 <X> T_18_21.lc_trk_g3_4
 (15 14)  (943 350)  (943 350)  routing T_18_21.sp4_h_r_45 <X> T_18_21.lc_trk_g3_5
 (16 14)  (944 350)  (944 350)  routing T_18_21.sp4_h_r_45 <X> T_18_21.lc_trk_g3_5
 (17 14)  (945 350)  (945 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (946 350)  (946 350)  routing T_18_21.sp4_h_r_45 <X> T_18_21.lc_trk_g3_5
 (22 14)  (950 350)  (950 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (951 350)  (951 350)  routing T_18_21.sp4_h_r_31 <X> T_18_21.lc_trk_g3_7
 (24 14)  (952 350)  (952 350)  routing T_18_21.sp4_h_r_31 <X> T_18_21.lc_trk_g3_7
 (25 14)  (953 350)  (953 350)  routing T_18_21.wire_logic_cluster/lc_6/out <X> T_18_21.lc_trk_g3_6
 (28 14)  (956 350)  (956 350)  routing T_18_21.lc_trk_g2_2 <X> T_18_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 350)  (957 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (959 350)  (959 350)  routing T_18_21.lc_trk_g2_4 <X> T_18_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 350)  (960 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 350)  (961 350)  routing T_18_21.lc_trk_g2_4 <X> T_18_21.wire_logic_cluster/lc_7/in_3
 (37 14)  (965 350)  (965 350)  LC_7 Logic Functioning bit
 (38 14)  (966 350)  (966 350)  LC_7 Logic Functioning bit
 (39 14)  (967 350)  (967 350)  LC_7 Logic Functioning bit
 (41 14)  (969 350)  (969 350)  LC_7 Logic Functioning bit
 (42 14)  (970 350)  (970 350)  LC_7 Logic Functioning bit
 (43 14)  (971 350)  (971 350)  LC_7 Logic Functioning bit
 (5 15)  (933 351)  (933 351)  routing T_18_21.sp4_h_r_3 <X> T_18_21.sp4_v_t_44
 (15 15)  (943 351)  (943 351)  routing T_18_21.sp4_h_r_36 <X> T_18_21.lc_trk_g3_4
 (16 15)  (944 351)  (944 351)  routing T_18_21.sp4_h_r_36 <X> T_18_21.lc_trk_g3_4
 (17 15)  (945 351)  (945 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (18 15)  (946 351)  (946 351)  routing T_18_21.sp4_h_r_45 <X> T_18_21.lc_trk_g3_5
 (21 15)  (949 351)  (949 351)  routing T_18_21.sp4_h_r_31 <X> T_18_21.lc_trk_g3_7
 (22 15)  (950 351)  (950 351)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (28 15)  (956 351)  (956 351)  routing T_18_21.lc_trk_g2_1 <X> T_18_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 351)  (957 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 351)  (958 351)  routing T_18_21.lc_trk_g2_2 <X> T_18_21.wire_logic_cluster/lc_7/in_1
 (32 15)  (960 351)  (960 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (963 351)  (963 351)  routing T_18_21.lc_trk_g0_3 <X> T_18_21.input_2_7
 (36 15)  (964 351)  (964 351)  LC_7 Logic Functioning bit
 (37 15)  (965 351)  (965 351)  LC_7 Logic Functioning bit
 (39 15)  (967 351)  (967 351)  LC_7 Logic Functioning bit
 (40 15)  (968 351)  (968 351)  LC_7 Logic Functioning bit
 (41 15)  (969 351)  (969 351)  LC_7 Logic Functioning bit
 (43 15)  (971 351)  (971 351)  LC_7 Logic Functioning bit


LogicTile_19_21

 (3 0)  (985 336)  (985 336)  routing T_19_21.sp12_h_r_0 <X> T_19_21.sp12_v_b_0
 (14 0)  (996 336)  (996 336)  routing T_19_21.sp4_h_l_5 <X> T_19_21.lc_trk_g0_0
 (16 0)  (998 336)  (998 336)  routing T_19_21.sp4_v_b_9 <X> T_19_21.lc_trk_g0_1
 (17 0)  (999 336)  (999 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (1000 336)  (1000 336)  routing T_19_21.sp4_v_b_9 <X> T_19_21.lc_trk_g0_1
 (22 0)  (1004 336)  (1004 336)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (1006 336)  (1006 336)  routing T_19_21.bot_op_3 <X> T_19_21.lc_trk_g0_3
 (26 0)  (1008 336)  (1008 336)  routing T_19_21.lc_trk_g0_6 <X> T_19_21.wire_logic_cluster/lc_0/in_0
 (29 0)  (1011 336)  (1011 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 336)  (1014 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 336)  (1015 336)  routing T_19_21.lc_trk_g2_3 <X> T_19_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 336)  (1017 336)  routing T_19_21.lc_trk_g3_5 <X> T_19_21.input_2_0
 (37 0)  (1019 336)  (1019 336)  LC_0 Logic Functioning bit
 (38 0)  (1020 336)  (1020 336)  LC_0 Logic Functioning bit
 (39 0)  (1021 336)  (1021 336)  LC_0 Logic Functioning bit
 (41 0)  (1023 336)  (1023 336)  LC_0 Logic Functioning bit
 (42 0)  (1024 336)  (1024 336)  LC_0 Logic Functioning bit
 (43 0)  (1025 336)  (1025 336)  LC_0 Logic Functioning bit
 (3 1)  (985 337)  (985 337)  routing T_19_21.sp12_h_r_0 <X> T_19_21.sp12_v_b_0
 (11 1)  (993 337)  (993 337)  routing T_19_21.sp4_h_l_43 <X> T_19_21.sp4_h_r_2
 (13 1)  (995 337)  (995 337)  routing T_19_21.sp4_h_l_43 <X> T_19_21.sp4_h_r_2
 (14 1)  (996 337)  (996 337)  routing T_19_21.sp4_h_l_5 <X> T_19_21.lc_trk_g0_0
 (15 1)  (997 337)  (997 337)  routing T_19_21.sp4_h_l_5 <X> T_19_21.lc_trk_g0_0
 (16 1)  (998 337)  (998 337)  routing T_19_21.sp4_h_l_5 <X> T_19_21.lc_trk_g0_0
 (17 1)  (999 337)  (999 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (18 1)  (1000 337)  (1000 337)  routing T_19_21.sp4_v_b_9 <X> T_19_21.lc_trk_g0_1
 (22 1)  (1004 337)  (1004 337)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (1006 337)  (1006 337)  routing T_19_21.bot_op_2 <X> T_19_21.lc_trk_g0_2
 (26 1)  (1008 337)  (1008 337)  routing T_19_21.lc_trk_g0_6 <X> T_19_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 337)  (1011 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 337)  (1012 337)  routing T_19_21.lc_trk_g0_3 <X> T_19_21.wire_logic_cluster/lc_0/in_1
 (31 1)  (1013 337)  (1013 337)  routing T_19_21.lc_trk_g2_3 <X> T_19_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 337)  (1014 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (1015 337)  (1015 337)  routing T_19_21.lc_trk_g3_5 <X> T_19_21.input_2_0
 (34 1)  (1016 337)  (1016 337)  routing T_19_21.lc_trk_g3_5 <X> T_19_21.input_2_0
 (36 1)  (1018 337)  (1018 337)  LC_0 Logic Functioning bit
 (37 1)  (1019 337)  (1019 337)  LC_0 Logic Functioning bit
 (38 1)  (1020 337)  (1020 337)  LC_0 Logic Functioning bit
 (40 1)  (1022 337)  (1022 337)  LC_0 Logic Functioning bit
 (41 1)  (1023 337)  (1023 337)  LC_0 Logic Functioning bit
 (42 1)  (1024 337)  (1024 337)  LC_0 Logic Functioning bit
 (0 2)  (982 338)  (982 338)  routing T_19_21.glb_netwk_6 <X> T_19_21.wire_logic_cluster/lc_7/clk
 (1 2)  (983 338)  (983 338)  routing T_19_21.glb_netwk_6 <X> T_19_21.wire_logic_cluster/lc_7/clk
 (2 2)  (984 338)  (984 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (986 338)  (986 338)  routing T_19_21.sp4_v_b_4 <X> T_19_21.sp4_v_t_37
 (6 2)  (988 338)  (988 338)  routing T_19_21.sp4_v_b_4 <X> T_19_21.sp4_v_t_37
 (9 2)  (991 338)  (991 338)  routing T_19_21.sp4_v_b_1 <X> T_19_21.sp4_h_l_36
 (14 2)  (996 338)  (996 338)  routing T_19_21.lft_op_4 <X> T_19_21.lc_trk_g0_4
 (28 2)  (1010 338)  (1010 338)  routing T_19_21.lc_trk_g2_6 <X> T_19_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 338)  (1011 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 338)  (1012 338)  routing T_19_21.lc_trk_g2_6 <X> T_19_21.wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 338)  (1013 338)  routing T_19_21.lc_trk_g1_7 <X> T_19_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 338)  (1014 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 338)  (1016 338)  routing T_19_21.lc_trk_g1_7 <X> T_19_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 338)  (1018 338)  LC_1 Logic Functioning bit
 (38 2)  (1020 338)  (1020 338)  LC_1 Logic Functioning bit
 (41 2)  (1023 338)  (1023 338)  LC_1 Logic Functioning bit
 (43 2)  (1025 338)  (1025 338)  LC_1 Logic Functioning bit
 (12 3)  (994 339)  (994 339)  routing T_19_21.sp4_h_l_39 <X> T_19_21.sp4_v_t_39
 (15 3)  (997 339)  (997 339)  routing T_19_21.lft_op_4 <X> T_19_21.lc_trk_g0_4
 (17 3)  (999 339)  (999 339)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (1004 339)  (1004 339)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (1006 339)  (1006 339)  routing T_19_21.bot_op_6 <X> T_19_21.lc_trk_g0_6
 (27 3)  (1009 339)  (1009 339)  routing T_19_21.lc_trk_g3_0 <X> T_19_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 339)  (1010 339)  routing T_19_21.lc_trk_g3_0 <X> T_19_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 339)  (1011 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 339)  (1012 339)  routing T_19_21.lc_trk_g2_6 <X> T_19_21.wire_logic_cluster/lc_1/in_1
 (31 3)  (1013 339)  (1013 339)  routing T_19_21.lc_trk_g1_7 <X> T_19_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (1018 339)  (1018 339)  LC_1 Logic Functioning bit
 (38 3)  (1020 339)  (1020 339)  LC_1 Logic Functioning bit
 (40 3)  (1022 339)  (1022 339)  LC_1 Logic Functioning bit
 (42 3)  (1024 339)  (1024 339)  LC_1 Logic Functioning bit
 (5 4)  (987 340)  (987 340)  routing T_19_21.sp4_v_b_3 <X> T_19_21.sp4_h_r_3
 (15 4)  (997 340)  (997 340)  routing T_19_21.sp4_h_l_4 <X> T_19_21.lc_trk_g1_1
 (16 4)  (998 340)  (998 340)  routing T_19_21.sp4_h_l_4 <X> T_19_21.lc_trk_g1_1
 (17 4)  (999 340)  (999 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (1000 340)  (1000 340)  routing T_19_21.sp4_h_l_4 <X> T_19_21.lc_trk_g1_1
 (19 4)  (1001 340)  (1001 340)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (26 4)  (1008 340)  (1008 340)  routing T_19_21.lc_trk_g3_7 <X> T_19_21.wire_logic_cluster/lc_2/in_0
 (28 4)  (1010 340)  (1010 340)  routing T_19_21.lc_trk_g2_1 <X> T_19_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 340)  (1011 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 340)  (1013 340)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 340)  (1014 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 340)  (1015 340)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 340)  (1016 340)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.wire_logic_cluster/lc_2/in_3
 (43 4)  (1025 340)  (1025 340)  LC_2 Logic Functioning bit
 (47 4)  (1029 340)  (1029 340)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (1032 340)  (1032 340)  Cascade bit: LH_LC02_inmux02_5

 (6 5)  (988 341)  (988 341)  routing T_19_21.sp4_v_b_3 <X> T_19_21.sp4_h_r_3
 (18 5)  (1000 341)  (1000 341)  routing T_19_21.sp4_h_l_4 <X> T_19_21.lc_trk_g1_1
 (26 5)  (1008 341)  (1008 341)  routing T_19_21.lc_trk_g3_7 <X> T_19_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (1009 341)  (1009 341)  routing T_19_21.lc_trk_g3_7 <X> T_19_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 341)  (1010 341)  routing T_19_21.lc_trk_g3_7 <X> T_19_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 341)  (1011 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 341)  (1013 341)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.wire_logic_cluster/lc_2/in_3
 (37 5)  (1019 341)  (1019 341)  LC_2 Logic Functioning bit
 (39 5)  (1021 341)  (1021 341)  LC_2 Logic Functioning bit
 (40 5)  (1022 341)  (1022 341)  LC_2 Logic Functioning bit
 (42 5)  (1024 341)  (1024 341)  LC_2 Logic Functioning bit
 (43 5)  (1025 341)  (1025 341)  LC_2 Logic Functioning bit
 (16 6)  (998 342)  (998 342)  routing T_19_21.sp12_h_l_18 <X> T_19_21.lc_trk_g1_5
 (17 6)  (999 342)  (999 342)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (21 6)  (1003 342)  (1003 342)  routing T_19_21.sp4_h_l_2 <X> T_19_21.lc_trk_g1_7
 (22 6)  (1004 342)  (1004 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (1005 342)  (1005 342)  routing T_19_21.sp4_h_l_2 <X> T_19_21.lc_trk_g1_7
 (24 6)  (1006 342)  (1006 342)  routing T_19_21.sp4_h_l_2 <X> T_19_21.lc_trk_g1_7
 (27 6)  (1009 342)  (1009 342)  routing T_19_21.lc_trk_g3_3 <X> T_19_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (1010 342)  (1010 342)  routing T_19_21.lc_trk_g3_3 <X> T_19_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 342)  (1011 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 342)  (1014 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 342)  (1016 342)  routing T_19_21.lc_trk_g1_1 <X> T_19_21.wire_logic_cluster/lc_3/in_3
 (35 6)  (1017 342)  (1017 342)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.input_2_3
 (37 6)  (1019 342)  (1019 342)  LC_3 Logic Functioning bit
 (38 6)  (1020 342)  (1020 342)  LC_3 Logic Functioning bit
 (39 6)  (1021 342)  (1021 342)  LC_3 Logic Functioning bit
 (41 6)  (1023 342)  (1023 342)  LC_3 Logic Functioning bit
 (46 6)  (1028 342)  (1028 342)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (1029 342)  (1029 342)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (13 7)  (995 343)  (995 343)  routing T_19_21.sp4_v_b_0 <X> T_19_21.sp4_h_l_40
 (15 7)  (997 343)  (997 343)  routing T_19_21.bot_op_4 <X> T_19_21.lc_trk_g1_4
 (17 7)  (999 343)  (999 343)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (18 7)  (1000 343)  (1000 343)  routing T_19_21.sp12_h_l_18 <X> T_19_21.lc_trk_g1_5
 (28 7)  (1010 343)  (1010 343)  routing T_19_21.lc_trk_g2_1 <X> T_19_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 343)  (1011 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 343)  (1012 343)  routing T_19_21.lc_trk_g3_3 <X> T_19_21.wire_logic_cluster/lc_3/in_1
 (32 7)  (1014 343)  (1014 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (1015 343)  (1015 343)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.input_2_3
 (34 7)  (1016 343)  (1016 343)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.input_2_3
 (35 7)  (1017 343)  (1017 343)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.input_2_3
 (36 7)  (1018 343)  (1018 343)  LC_3 Logic Functioning bit
 (38 7)  (1020 343)  (1020 343)  LC_3 Logic Functioning bit
 (5 8)  (987 344)  (987 344)  routing T_19_21.sp4_v_b_6 <X> T_19_21.sp4_h_r_6
 (15 8)  (997 344)  (997 344)  routing T_19_21.sp4_v_t_28 <X> T_19_21.lc_trk_g2_1
 (16 8)  (998 344)  (998 344)  routing T_19_21.sp4_v_t_28 <X> T_19_21.lc_trk_g2_1
 (17 8)  (999 344)  (999 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 8)  (1004 344)  (1004 344)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (1006 344)  (1006 344)  routing T_19_21.tnl_op_3 <X> T_19_21.lc_trk_g2_3
 (26 8)  (1008 344)  (1008 344)  routing T_19_21.lc_trk_g1_5 <X> T_19_21.wire_logic_cluster/lc_4/in_0
 (29 8)  (1011 344)  (1011 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 344)  (1013 344)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 344)  (1014 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 344)  (1015 344)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 344)  (1016 344)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (1017 344)  (1017 344)  routing T_19_21.lc_trk_g2_4 <X> T_19_21.input_2_4
 (37 8)  (1019 344)  (1019 344)  LC_4 Logic Functioning bit
 (41 8)  (1023 344)  (1023 344)  LC_4 Logic Functioning bit
 (42 8)  (1024 344)  (1024 344)  LC_4 Logic Functioning bit
 (43 8)  (1025 344)  (1025 344)  LC_4 Logic Functioning bit
 (45 8)  (1027 344)  (1027 344)  LC_4 Logic Functioning bit
 (46 8)  (1028 344)  (1028 344)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (6 9)  (988 345)  (988 345)  routing T_19_21.sp4_v_b_6 <X> T_19_21.sp4_h_r_6
 (11 9)  (993 345)  (993 345)  routing T_19_21.sp4_h_l_37 <X> T_19_21.sp4_h_r_8
 (13 9)  (995 345)  (995 345)  routing T_19_21.sp4_h_l_37 <X> T_19_21.sp4_h_r_8
 (21 9)  (1003 345)  (1003 345)  routing T_19_21.tnl_op_3 <X> T_19_21.lc_trk_g2_3
 (27 9)  (1009 345)  (1009 345)  routing T_19_21.lc_trk_g1_5 <X> T_19_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 345)  (1011 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (1013 345)  (1013 345)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (1014 345)  (1014 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (1015 345)  (1015 345)  routing T_19_21.lc_trk_g2_4 <X> T_19_21.input_2_4
 (37 9)  (1019 345)  (1019 345)  LC_4 Logic Functioning bit
 (42 9)  (1024 345)  (1024 345)  LC_4 Logic Functioning bit
 (14 10)  (996 346)  (996 346)  routing T_19_21.wire_logic_cluster/lc_4/out <X> T_19_21.lc_trk_g2_4
 (15 10)  (997 346)  (997 346)  routing T_19_21.tnl_op_5 <X> T_19_21.lc_trk_g2_5
 (17 10)  (999 346)  (999 346)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (25 10)  (1007 346)  (1007 346)  routing T_19_21.wire_logic_cluster/lc_6/out <X> T_19_21.lc_trk_g2_6
 (26 10)  (1008 346)  (1008 346)  routing T_19_21.lc_trk_g1_4 <X> T_19_21.wire_logic_cluster/lc_5/in_0
 (29 10)  (1011 346)  (1011 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 346)  (1013 346)  routing T_19_21.lc_trk_g0_4 <X> T_19_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 346)  (1014 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (1017 346)  (1017 346)  routing T_19_21.lc_trk_g2_5 <X> T_19_21.input_2_5
 (37 10)  (1019 346)  (1019 346)  LC_5 Logic Functioning bit
 (38 10)  (1020 346)  (1020 346)  LC_5 Logic Functioning bit
 (39 10)  (1021 346)  (1021 346)  LC_5 Logic Functioning bit
 (41 10)  (1023 346)  (1023 346)  LC_5 Logic Functioning bit
 (42 10)  (1024 346)  (1024 346)  LC_5 Logic Functioning bit
 (43 10)  (1025 346)  (1025 346)  LC_5 Logic Functioning bit
 (4 11)  (986 347)  (986 347)  routing T_19_21.sp4_v_b_1 <X> T_19_21.sp4_h_l_43
 (8 11)  (990 347)  (990 347)  routing T_19_21.sp4_h_r_7 <X> T_19_21.sp4_v_t_42
 (9 11)  (991 347)  (991 347)  routing T_19_21.sp4_h_r_7 <X> T_19_21.sp4_v_t_42
 (17 11)  (999 347)  (999 347)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (18 11)  (1000 347)  (1000 347)  routing T_19_21.tnl_op_5 <X> T_19_21.lc_trk_g2_5
 (22 11)  (1004 347)  (1004 347)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (1009 347)  (1009 347)  routing T_19_21.lc_trk_g1_4 <X> T_19_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 347)  (1011 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 347)  (1012 347)  routing T_19_21.lc_trk_g0_2 <X> T_19_21.wire_logic_cluster/lc_5/in_1
 (32 11)  (1014 347)  (1014 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (1015 347)  (1015 347)  routing T_19_21.lc_trk_g2_5 <X> T_19_21.input_2_5
 (36 11)  (1018 347)  (1018 347)  LC_5 Logic Functioning bit
 (37 11)  (1019 347)  (1019 347)  LC_5 Logic Functioning bit
 (39 11)  (1021 347)  (1021 347)  LC_5 Logic Functioning bit
 (40 11)  (1022 347)  (1022 347)  LC_5 Logic Functioning bit
 (41 11)  (1023 347)  (1023 347)  LC_5 Logic Functioning bit
 (43 11)  (1025 347)  (1025 347)  LC_5 Logic Functioning bit
 (8 12)  (990 348)  (990 348)  routing T_19_21.sp4_h_l_47 <X> T_19_21.sp4_h_r_10
 (14 12)  (996 348)  (996 348)  routing T_19_21.sp4_v_b_24 <X> T_19_21.lc_trk_g3_0
 (17 12)  (999 348)  (999 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1000 348)  (1000 348)  routing T_19_21.wire_logic_cluster/lc_1/out <X> T_19_21.lc_trk_g3_1
 (21 12)  (1003 348)  (1003 348)  routing T_19_21.sp4_v_t_14 <X> T_19_21.lc_trk_g3_3
 (22 12)  (1004 348)  (1004 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1005 348)  (1005 348)  routing T_19_21.sp4_v_t_14 <X> T_19_21.lc_trk_g3_3
 (28 12)  (1010 348)  (1010 348)  routing T_19_21.lc_trk_g2_1 <X> T_19_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 348)  (1011 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 348)  (1013 348)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 348)  (1014 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 348)  (1015 348)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 348)  (1016 348)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.wire_logic_cluster/lc_6/in_3
 (35 12)  (1017 348)  (1017 348)  routing T_19_21.lc_trk_g3_7 <X> T_19_21.input_2_6
 (37 12)  (1019 348)  (1019 348)  LC_6 Logic Functioning bit
 (41 12)  (1023 348)  (1023 348)  LC_6 Logic Functioning bit
 (42 12)  (1024 348)  (1024 348)  LC_6 Logic Functioning bit
 (43 12)  (1025 348)  (1025 348)  LC_6 Logic Functioning bit
 (45 12)  (1027 348)  (1027 348)  LC_6 Logic Functioning bit
 (16 13)  (998 349)  (998 349)  routing T_19_21.sp4_v_b_24 <X> T_19_21.lc_trk_g3_0
 (17 13)  (999 349)  (999 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (27 13)  (1009 349)  (1009 349)  routing T_19_21.lc_trk_g3_1 <X> T_19_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 349)  (1010 349)  routing T_19_21.lc_trk_g3_1 <X> T_19_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 349)  (1011 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 349)  (1013 349)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (1014 349)  (1014 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (1015 349)  (1015 349)  routing T_19_21.lc_trk_g3_7 <X> T_19_21.input_2_6
 (34 13)  (1016 349)  (1016 349)  routing T_19_21.lc_trk_g3_7 <X> T_19_21.input_2_6
 (35 13)  (1017 349)  (1017 349)  routing T_19_21.lc_trk_g3_7 <X> T_19_21.input_2_6
 (37 13)  (1019 349)  (1019 349)  LC_6 Logic Functioning bit
 (42 13)  (1024 349)  (1024 349)  LC_6 Logic Functioning bit
 (53 13)  (1035 349)  (1035 349)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (15 14)  (997 350)  (997 350)  routing T_19_21.sp4_v_t_32 <X> T_19_21.lc_trk_g3_5
 (16 14)  (998 350)  (998 350)  routing T_19_21.sp4_v_t_32 <X> T_19_21.lc_trk_g3_5
 (17 14)  (999 350)  (999 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 14)  (1004 350)  (1004 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (1007 350)  (1007 350)  routing T_19_21.sp12_v_b_6 <X> T_19_21.lc_trk_g3_6
 (26 14)  (1008 350)  (1008 350)  routing T_19_21.lc_trk_g3_4 <X> T_19_21.wire_logic_cluster/lc_7/in_0
 (29 14)  (1011 350)  (1011 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (36 14)  (1018 350)  (1018 350)  LC_7 Logic Functioning bit
 (38 14)  (1020 350)  (1020 350)  LC_7 Logic Functioning bit
 (41 14)  (1023 350)  (1023 350)  LC_7 Logic Functioning bit
 (43 14)  (1025 350)  (1025 350)  LC_7 Logic Functioning bit
 (53 14)  (1035 350)  (1035 350)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (15 15)  (997 351)  (997 351)  routing T_19_21.sp4_v_t_33 <X> T_19_21.lc_trk_g3_4
 (16 15)  (998 351)  (998 351)  routing T_19_21.sp4_v_t_33 <X> T_19_21.lc_trk_g3_4
 (17 15)  (999 351)  (999 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (21 15)  (1003 351)  (1003 351)  routing T_19_21.sp4_r_v_b_47 <X> T_19_21.lc_trk_g3_7
 (22 15)  (1004 351)  (1004 351)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (1006 351)  (1006 351)  routing T_19_21.sp12_v_b_6 <X> T_19_21.lc_trk_g3_6
 (25 15)  (1007 351)  (1007 351)  routing T_19_21.sp12_v_b_6 <X> T_19_21.lc_trk_g3_6
 (27 15)  (1009 351)  (1009 351)  routing T_19_21.lc_trk_g3_4 <X> T_19_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 351)  (1010 351)  routing T_19_21.lc_trk_g3_4 <X> T_19_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 351)  (1011 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0


LogicTile_20_21

 (3 0)  (1039 336)  (1039 336)  routing T_20_21.sp12_h_r_0 <X> T_20_21.sp12_v_b_0
 (16 0)  (1052 336)  (1052 336)  routing T_20_21.sp12_h_r_9 <X> T_20_21.lc_trk_g0_1
 (17 0)  (1053 336)  (1053 336)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (25 0)  (1061 336)  (1061 336)  routing T_20_21.sp4_v_b_2 <X> T_20_21.lc_trk_g0_2
 (26 0)  (1062 336)  (1062 336)  routing T_20_21.lc_trk_g1_7 <X> T_20_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (1063 336)  (1063 336)  routing T_20_21.lc_trk_g3_0 <X> T_20_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 336)  (1064 336)  routing T_20_21.lc_trk_g3_0 <X> T_20_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 336)  (1065 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 336)  (1068 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 336)  (1070 336)  routing T_20_21.lc_trk_g1_0 <X> T_20_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (1071 336)  (1071 336)  routing T_20_21.lc_trk_g0_4 <X> T_20_21.input_2_0
 (37 0)  (1073 336)  (1073 336)  LC_0 Logic Functioning bit
 (39 0)  (1075 336)  (1075 336)  LC_0 Logic Functioning bit
 (45 0)  (1081 336)  (1081 336)  LC_0 Logic Functioning bit
 (52 0)  (1088 336)  (1088 336)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (3 1)  (1039 337)  (1039 337)  routing T_20_21.sp12_h_r_0 <X> T_20_21.sp12_v_b_0
 (14 1)  (1050 337)  (1050 337)  routing T_20_21.top_op_0 <X> T_20_21.lc_trk_g0_0
 (15 1)  (1051 337)  (1051 337)  routing T_20_21.top_op_0 <X> T_20_21.lc_trk_g0_0
 (17 1)  (1053 337)  (1053 337)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (19 1)  (1055 337)  (1055 337)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (22 1)  (1058 337)  (1058 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (1059 337)  (1059 337)  routing T_20_21.sp4_v_b_2 <X> T_20_21.lc_trk_g0_2
 (26 1)  (1062 337)  (1062 337)  routing T_20_21.lc_trk_g1_7 <X> T_20_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (1063 337)  (1063 337)  routing T_20_21.lc_trk_g1_7 <X> T_20_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 337)  (1065 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (1068 337)  (1068 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (1072 337)  (1072 337)  LC_0 Logic Functioning bit
 (37 1)  (1073 337)  (1073 337)  LC_0 Logic Functioning bit
 (39 1)  (1075 337)  (1075 337)  LC_0 Logic Functioning bit
 (43 1)  (1079 337)  (1079 337)  LC_0 Logic Functioning bit
 (51 1)  (1087 337)  (1087 337)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (1036 338)  (1036 338)  routing T_20_21.glb_netwk_6 <X> T_20_21.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 338)  (1037 338)  routing T_20_21.glb_netwk_6 <X> T_20_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 338)  (1038 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (1048 338)  (1048 338)  routing T_20_21.sp4_v_b_2 <X> T_20_21.sp4_h_l_39
 (14 2)  (1050 338)  (1050 338)  routing T_20_21.sp4_v_b_4 <X> T_20_21.lc_trk_g0_4
 (29 2)  (1065 338)  (1065 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 338)  (1068 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 338)  (1070 338)  routing T_20_21.lc_trk_g1_1 <X> T_20_21.wire_logic_cluster/lc_1/in_3
 (46 2)  (1082 338)  (1082 338)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (52 2)  (1088 338)  (1088 338)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (4 3)  (1040 339)  (1040 339)  routing T_20_21.sp4_v_b_7 <X> T_20_21.sp4_h_l_37
 (16 3)  (1052 339)  (1052 339)  routing T_20_21.sp4_v_b_4 <X> T_20_21.lc_trk_g0_4
 (17 3)  (1053 339)  (1053 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (22 3)  (1058 339)  (1058 339)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (1060 339)  (1060 339)  routing T_20_21.bot_op_6 <X> T_20_21.lc_trk_g0_6
 (26 3)  (1062 339)  (1062 339)  routing T_20_21.lc_trk_g1_2 <X> T_20_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (1063 339)  (1063 339)  routing T_20_21.lc_trk_g1_2 <X> T_20_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 339)  (1065 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 339)  (1066 339)  routing T_20_21.lc_trk_g0_2 <X> T_20_21.wire_logic_cluster/lc_1/in_1
 (41 3)  (1077 339)  (1077 339)  LC_1 Logic Functioning bit
 (43 3)  (1079 339)  (1079 339)  LC_1 Logic Functioning bit
 (14 4)  (1050 340)  (1050 340)  routing T_20_21.wire_logic_cluster/lc_0/out <X> T_20_21.lc_trk_g1_0
 (17 4)  (1053 340)  (1053 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (27 4)  (1063 340)  (1063 340)  routing T_20_21.lc_trk_g1_6 <X> T_20_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 340)  (1065 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 340)  (1066 340)  routing T_20_21.lc_trk_g1_6 <X> T_20_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 340)  (1068 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 340)  (1070 340)  routing T_20_21.lc_trk_g1_2 <X> T_20_21.wire_logic_cluster/lc_2/in_3
 (46 4)  (1082 340)  (1082 340)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (17 5)  (1053 341)  (1053 341)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (1054 341)  (1054 341)  routing T_20_21.sp4_r_v_b_25 <X> T_20_21.lc_trk_g1_1
 (22 5)  (1058 341)  (1058 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (1059 341)  (1059 341)  routing T_20_21.sp4_v_b_18 <X> T_20_21.lc_trk_g1_2
 (24 5)  (1060 341)  (1060 341)  routing T_20_21.sp4_v_b_18 <X> T_20_21.lc_trk_g1_2
 (27 5)  (1063 341)  (1063 341)  routing T_20_21.lc_trk_g1_1 <X> T_20_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 341)  (1065 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 341)  (1066 341)  routing T_20_21.lc_trk_g1_6 <X> T_20_21.wire_logic_cluster/lc_2/in_1
 (31 5)  (1067 341)  (1067 341)  routing T_20_21.lc_trk_g1_2 <X> T_20_21.wire_logic_cluster/lc_2/in_3
 (41 5)  (1077 341)  (1077 341)  LC_2 Logic Functioning bit
 (43 5)  (1079 341)  (1079 341)  LC_2 Logic Functioning bit
 (47 5)  (1083 341)  (1083 341)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (12 6)  (1048 342)  (1048 342)  routing T_20_21.sp4_v_b_5 <X> T_20_21.sp4_h_l_40
 (15 6)  (1051 342)  (1051 342)  routing T_20_21.sp4_h_r_21 <X> T_20_21.lc_trk_g1_5
 (16 6)  (1052 342)  (1052 342)  routing T_20_21.sp4_h_r_21 <X> T_20_21.lc_trk_g1_5
 (17 6)  (1053 342)  (1053 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (1054 342)  (1054 342)  routing T_20_21.sp4_h_r_21 <X> T_20_21.lc_trk_g1_5
 (21 6)  (1057 342)  (1057 342)  routing T_20_21.sp4_h_l_2 <X> T_20_21.lc_trk_g1_7
 (22 6)  (1058 342)  (1058 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (1059 342)  (1059 342)  routing T_20_21.sp4_h_l_2 <X> T_20_21.lc_trk_g1_7
 (24 6)  (1060 342)  (1060 342)  routing T_20_21.sp4_h_l_2 <X> T_20_21.lc_trk_g1_7
 (26 6)  (1062 342)  (1062 342)  routing T_20_21.lc_trk_g2_7 <X> T_20_21.wire_logic_cluster/lc_3/in_0
 (29 6)  (1065 342)  (1065 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 342)  (1067 342)  routing T_20_21.lc_trk_g0_6 <X> T_20_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 342)  (1068 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 342)  (1072 342)  LC_3 Logic Functioning bit
 (38 6)  (1074 342)  (1074 342)  LC_3 Logic Functioning bit
 (41 6)  (1077 342)  (1077 342)  LC_3 Logic Functioning bit
 (18 7)  (1054 343)  (1054 343)  routing T_20_21.sp4_h_r_21 <X> T_20_21.lc_trk_g1_5
 (22 7)  (1058 343)  (1058 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (1059 343)  (1059 343)  routing T_20_21.sp4_v_b_22 <X> T_20_21.lc_trk_g1_6
 (24 7)  (1060 343)  (1060 343)  routing T_20_21.sp4_v_b_22 <X> T_20_21.lc_trk_g1_6
 (26 7)  (1062 343)  (1062 343)  routing T_20_21.lc_trk_g2_7 <X> T_20_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 343)  (1064 343)  routing T_20_21.lc_trk_g2_7 <X> T_20_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 343)  (1065 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (1067 343)  (1067 343)  routing T_20_21.lc_trk_g0_6 <X> T_20_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (1068 343)  (1068 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (1069 343)  (1069 343)  routing T_20_21.lc_trk_g3_2 <X> T_20_21.input_2_3
 (34 7)  (1070 343)  (1070 343)  routing T_20_21.lc_trk_g3_2 <X> T_20_21.input_2_3
 (35 7)  (1071 343)  (1071 343)  routing T_20_21.lc_trk_g3_2 <X> T_20_21.input_2_3
 (36 7)  (1072 343)  (1072 343)  LC_3 Logic Functioning bit
 (37 7)  (1073 343)  (1073 343)  LC_3 Logic Functioning bit
 (39 7)  (1075 343)  (1075 343)  LC_3 Logic Functioning bit
 (40 7)  (1076 343)  (1076 343)  LC_3 Logic Functioning bit
 (43 7)  (1079 343)  (1079 343)  LC_3 Logic Functioning bit
 (5 8)  (1041 344)  (1041 344)  routing T_20_21.sp4_v_b_6 <X> T_20_21.sp4_h_r_6
 (25 8)  (1061 344)  (1061 344)  routing T_20_21.sp4_v_t_23 <X> T_20_21.lc_trk_g2_2
 (28 8)  (1064 344)  (1064 344)  routing T_20_21.lc_trk_g2_5 <X> T_20_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 344)  (1065 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 344)  (1066 344)  routing T_20_21.lc_trk_g2_5 <X> T_20_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 344)  (1068 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 344)  (1069 344)  routing T_20_21.lc_trk_g3_2 <X> T_20_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 344)  (1070 344)  routing T_20_21.lc_trk_g3_2 <X> T_20_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 344)  (1072 344)  LC_4 Logic Functioning bit
 (37 8)  (1073 344)  (1073 344)  LC_4 Logic Functioning bit
 (41 8)  (1077 344)  (1077 344)  LC_4 Logic Functioning bit
 (43 8)  (1079 344)  (1079 344)  LC_4 Logic Functioning bit
 (47 8)  (1083 344)  (1083 344)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (1086 344)  (1086 344)  Cascade bit: LH_LC04_inmux02_5

 (6 9)  (1042 345)  (1042 345)  routing T_20_21.sp4_v_b_6 <X> T_20_21.sp4_h_r_6
 (22 9)  (1058 345)  (1058 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1059 345)  (1059 345)  routing T_20_21.sp4_v_t_23 <X> T_20_21.lc_trk_g2_2
 (25 9)  (1061 345)  (1061 345)  routing T_20_21.sp4_v_t_23 <X> T_20_21.lc_trk_g2_2
 (26 9)  (1062 345)  (1062 345)  routing T_20_21.lc_trk_g3_3 <X> T_20_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (1063 345)  (1063 345)  routing T_20_21.lc_trk_g3_3 <X> T_20_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 345)  (1064 345)  routing T_20_21.lc_trk_g3_3 <X> T_20_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 345)  (1065 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (1067 345)  (1067 345)  routing T_20_21.lc_trk_g3_2 <X> T_20_21.wire_logic_cluster/lc_4/in_3
 (36 9)  (1072 345)  (1072 345)  LC_4 Logic Functioning bit
 (37 9)  (1073 345)  (1073 345)  LC_4 Logic Functioning bit
 (40 9)  (1076 345)  (1076 345)  LC_4 Logic Functioning bit
 (43 9)  (1079 345)  (1079 345)  LC_4 Logic Functioning bit
 (17 10)  (1053 346)  (1053 346)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1054 346)  (1054 346)  routing T_20_21.wire_logic_cluster/lc_5/out <X> T_20_21.lc_trk_g2_5
 (22 10)  (1058 346)  (1058 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (1062 346)  (1062 346)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.wire_logic_cluster/lc_5/in_0
 (28 10)  (1064 346)  (1064 346)  routing T_20_21.lc_trk_g2_2 <X> T_20_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 346)  (1065 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 346)  (1067 346)  routing T_20_21.lc_trk_g1_5 <X> T_20_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 346)  (1068 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 346)  (1070 346)  routing T_20_21.lc_trk_g1_5 <X> T_20_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 346)  (1072 346)  LC_5 Logic Functioning bit
 (38 10)  (1074 346)  (1074 346)  LC_5 Logic Functioning bit
 (42 10)  (1078 346)  (1078 346)  LC_5 Logic Functioning bit
 (26 11)  (1062 347)  (1062 347)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (1063 347)  (1063 347)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 347)  (1064 347)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 347)  (1065 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 347)  (1066 347)  routing T_20_21.lc_trk_g2_2 <X> T_20_21.wire_logic_cluster/lc_5/in_1
 (32 11)  (1068 347)  (1068 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (1072 347)  (1072 347)  LC_5 Logic Functioning bit
 (37 11)  (1073 347)  (1073 347)  LC_5 Logic Functioning bit
 (38 11)  (1074 347)  (1074 347)  LC_5 Logic Functioning bit
 (39 11)  (1075 347)  (1075 347)  LC_5 Logic Functioning bit
 (43 11)  (1079 347)  (1079 347)  LC_5 Logic Functioning bit
 (11 12)  (1047 348)  (1047 348)  routing T_20_21.sp4_v_t_38 <X> T_20_21.sp4_v_b_11
 (13 12)  (1049 348)  (1049 348)  routing T_20_21.sp4_v_t_38 <X> T_20_21.sp4_v_b_11
 (21 12)  (1057 348)  (1057 348)  routing T_20_21.sp4_h_r_43 <X> T_20_21.lc_trk_g3_3
 (22 12)  (1058 348)  (1058 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1059 348)  (1059 348)  routing T_20_21.sp4_h_r_43 <X> T_20_21.lc_trk_g3_3
 (24 12)  (1060 348)  (1060 348)  routing T_20_21.sp4_h_r_43 <X> T_20_21.lc_trk_g3_3
 (14 13)  (1050 349)  (1050 349)  routing T_20_21.sp4_h_r_24 <X> T_20_21.lc_trk_g3_0
 (15 13)  (1051 349)  (1051 349)  routing T_20_21.sp4_h_r_24 <X> T_20_21.lc_trk_g3_0
 (16 13)  (1052 349)  (1052 349)  routing T_20_21.sp4_h_r_24 <X> T_20_21.lc_trk_g3_0
 (17 13)  (1053 349)  (1053 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (21 13)  (1057 349)  (1057 349)  routing T_20_21.sp4_h_r_43 <X> T_20_21.lc_trk_g3_3
 (22 13)  (1058 349)  (1058 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (3 14)  (1039 350)  (1039 350)  routing T_20_21.sp12_v_b_1 <X> T_20_21.sp12_v_t_22
 (25 14)  (1061 350)  (1061 350)  routing T_20_21.sp4_h_r_38 <X> T_20_21.lc_trk_g3_6
 (22 15)  (1058 351)  (1058 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (1059 351)  (1059 351)  routing T_20_21.sp4_h_r_38 <X> T_20_21.lc_trk_g3_6
 (24 15)  (1060 351)  (1060 351)  routing T_20_21.sp4_h_r_38 <X> T_20_21.lc_trk_g3_6


LogicTile_21_21

 (21 0)  (1111 336)  (1111 336)  routing T_21_21.sp4_h_r_19 <X> T_21_21.lc_trk_g0_3
 (22 0)  (1112 336)  (1112 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (1113 336)  (1113 336)  routing T_21_21.sp4_h_r_19 <X> T_21_21.lc_trk_g0_3
 (24 0)  (1114 336)  (1114 336)  routing T_21_21.sp4_h_r_19 <X> T_21_21.lc_trk_g0_3
 (29 0)  (1119 336)  (1119 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 336)  (1121 336)  routing T_21_21.lc_trk_g3_6 <X> T_21_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 336)  (1122 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 336)  (1123 336)  routing T_21_21.lc_trk_g3_6 <X> T_21_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 336)  (1124 336)  routing T_21_21.lc_trk_g3_6 <X> T_21_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 336)  (1126 336)  LC_0 Logic Functioning bit
 (37 0)  (1127 336)  (1127 336)  LC_0 Logic Functioning bit
 (38 0)  (1128 336)  (1128 336)  LC_0 Logic Functioning bit
 (39 0)  (1129 336)  (1129 336)  LC_0 Logic Functioning bit
 (41 0)  (1131 336)  (1131 336)  LC_0 Logic Functioning bit
 (43 0)  (1133 336)  (1133 336)  LC_0 Logic Functioning bit
 (8 1)  (1098 337)  (1098 337)  routing T_21_21.sp4_h_l_36 <X> T_21_21.sp4_v_b_1
 (9 1)  (1099 337)  (1099 337)  routing T_21_21.sp4_h_l_36 <X> T_21_21.sp4_v_b_1
 (16 1)  (1106 337)  (1106 337)  routing T_21_21.sp12_h_r_8 <X> T_21_21.lc_trk_g0_0
 (17 1)  (1107 337)  (1107 337)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (21 1)  (1111 337)  (1111 337)  routing T_21_21.sp4_h_r_19 <X> T_21_21.lc_trk_g0_3
 (22 1)  (1112 337)  (1112 337)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (1114 337)  (1114 337)  routing T_21_21.bot_op_2 <X> T_21_21.lc_trk_g0_2
 (26 1)  (1116 337)  (1116 337)  routing T_21_21.lc_trk_g3_3 <X> T_21_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (1117 337)  (1117 337)  routing T_21_21.lc_trk_g3_3 <X> T_21_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 337)  (1118 337)  routing T_21_21.lc_trk_g3_3 <X> T_21_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 337)  (1119 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (1120 337)  (1120 337)  routing T_21_21.lc_trk_g0_3 <X> T_21_21.wire_logic_cluster/lc_0/in_1
 (31 1)  (1121 337)  (1121 337)  routing T_21_21.lc_trk_g3_6 <X> T_21_21.wire_logic_cluster/lc_0/in_3
 (37 1)  (1127 337)  (1127 337)  LC_0 Logic Functioning bit
 (39 1)  (1129 337)  (1129 337)  LC_0 Logic Functioning bit
 (0 2)  (1090 338)  (1090 338)  routing T_21_21.glb_netwk_6 <X> T_21_21.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 338)  (1091 338)  routing T_21_21.glb_netwk_6 <X> T_21_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 338)  (1092 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1104 338)  (1104 338)  routing T_21_21.wire_logic_cluster/lc_4/out <X> T_21_21.lc_trk_g0_4
 (16 2)  (1106 338)  (1106 338)  routing T_21_21.sp4_v_b_5 <X> T_21_21.lc_trk_g0_5
 (17 2)  (1107 338)  (1107 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (1108 338)  (1108 338)  routing T_21_21.sp4_v_b_5 <X> T_21_21.lc_trk_g0_5
 (21 2)  (1111 338)  (1111 338)  routing T_21_21.sp4_v_b_15 <X> T_21_21.lc_trk_g0_7
 (22 2)  (1112 338)  (1112 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (1113 338)  (1113 338)  routing T_21_21.sp4_v_b_15 <X> T_21_21.lc_trk_g0_7
 (27 2)  (1117 338)  (1117 338)  routing T_21_21.lc_trk_g1_7 <X> T_21_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 338)  (1119 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 338)  (1120 338)  routing T_21_21.lc_trk_g1_7 <X> T_21_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 338)  (1122 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 338)  (1124 338)  routing T_21_21.lc_trk_g1_1 <X> T_21_21.wire_logic_cluster/lc_1/in_3
 (42 2)  (1132 338)  (1132 338)  LC_1 Logic Functioning bit
 (43 2)  (1133 338)  (1133 338)  LC_1 Logic Functioning bit
 (50 2)  (1140 338)  (1140 338)  Cascade bit: LH_LC01_inmux02_5

 (1 3)  (1091 339)  (1091 339)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (17 3)  (1107 339)  (1107 339)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (1111 339)  (1111 339)  routing T_21_21.sp4_v_b_15 <X> T_21_21.lc_trk_g0_7
 (26 3)  (1116 339)  (1116 339)  routing T_21_21.lc_trk_g0_3 <X> T_21_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 339)  (1119 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (1120 339)  (1120 339)  routing T_21_21.lc_trk_g1_7 <X> T_21_21.wire_logic_cluster/lc_1/in_1
 (36 3)  (1126 339)  (1126 339)  LC_1 Logic Functioning bit
 (38 3)  (1128 339)  (1128 339)  LC_1 Logic Functioning bit
 (42 3)  (1132 339)  (1132 339)  LC_1 Logic Functioning bit
 (43 3)  (1133 339)  (1133 339)  LC_1 Logic Functioning bit
 (0 4)  (1090 340)  (1090 340)  routing T_21_21.lc_trk_g2_2 <X> T_21_21.wire_logic_cluster/lc_7/cen
 (1 4)  (1091 340)  (1091 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (16 4)  (1106 340)  (1106 340)  routing T_21_21.sp4_v_b_9 <X> T_21_21.lc_trk_g1_1
 (17 4)  (1107 340)  (1107 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (1108 340)  (1108 340)  routing T_21_21.sp4_v_b_9 <X> T_21_21.lc_trk_g1_1
 (21 4)  (1111 340)  (1111 340)  routing T_21_21.wire_logic_cluster/lc_3/out <X> T_21_21.lc_trk_g1_3
 (22 4)  (1112 340)  (1112 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (1117 340)  (1117 340)  routing T_21_21.lc_trk_g1_2 <X> T_21_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 340)  (1119 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1121 340)  (1121 340)  routing T_21_21.lc_trk_g0_7 <X> T_21_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 340)  (1122 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 340)  (1126 340)  LC_2 Logic Functioning bit
 (37 4)  (1127 340)  (1127 340)  LC_2 Logic Functioning bit
 (39 4)  (1129 340)  (1129 340)  LC_2 Logic Functioning bit
 (41 4)  (1131 340)  (1131 340)  LC_2 Logic Functioning bit
 (43 4)  (1133 340)  (1133 340)  LC_2 Logic Functioning bit
 (50 4)  (1140 340)  (1140 340)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (1091 341)  (1091 341)  routing T_21_21.lc_trk_g2_2 <X> T_21_21.wire_logic_cluster/lc_7/cen
 (11 5)  (1101 341)  (1101 341)  routing T_21_21.sp4_h_l_44 <X> T_21_21.sp4_h_r_5
 (13 5)  (1103 341)  (1103 341)  routing T_21_21.sp4_h_l_44 <X> T_21_21.sp4_h_r_5
 (18 5)  (1108 341)  (1108 341)  routing T_21_21.sp4_v_b_9 <X> T_21_21.lc_trk_g1_1
 (22 5)  (1112 341)  (1112 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (1113 341)  (1113 341)  routing T_21_21.sp4_v_b_18 <X> T_21_21.lc_trk_g1_2
 (24 5)  (1114 341)  (1114 341)  routing T_21_21.sp4_v_b_18 <X> T_21_21.lc_trk_g1_2
 (26 5)  (1116 341)  (1116 341)  routing T_21_21.lc_trk_g1_3 <X> T_21_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (1117 341)  (1117 341)  routing T_21_21.lc_trk_g1_3 <X> T_21_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 341)  (1119 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (1120 341)  (1120 341)  routing T_21_21.lc_trk_g1_2 <X> T_21_21.wire_logic_cluster/lc_2/in_1
 (31 5)  (1121 341)  (1121 341)  routing T_21_21.lc_trk_g0_7 <X> T_21_21.wire_logic_cluster/lc_2/in_3
 (36 5)  (1126 341)  (1126 341)  LC_2 Logic Functioning bit
 (37 5)  (1127 341)  (1127 341)  LC_2 Logic Functioning bit
 (39 5)  (1129 341)  (1129 341)  LC_2 Logic Functioning bit
 (22 6)  (1112 342)  (1112 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (26 6)  (1116 342)  (1116 342)  routing T_21_21.lc_trk_g1_6 <X> T_21_21.wire_logic_cluster/lc_3/in_0
 (29 6)  (1119 342)  (1119 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 342)  (1122 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 342)  (1126 342)  LC_3 Logic Functioning bit
 (38 6)  (1128 342)  (1128 342)  LC_3 Logic Functioning bit
 (21 7)  (1111 343)  (1111 343)  routing T_21_21.sp4_r_v_b_31 <X> T_21_21.lc_trk_g1_7
 (22 7)  (1112 343)  (1112 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (1113 343)  (1113 343)  routing T_21_21.sp4_h_r_6 <X> T_21_21.lc_trk_g1_6
 (24 7)  (1114 343)  (1114 343)  routing T_21_21.sp4_h_r_6 <X> T_21_21.lc_trk_g1_6
 (25 7)  (1115 343)  (1115 343)  routing T_21_21.sp4_h_r_6 <X> T_21_21.lc_trk_g1_6
 (26 7)  (1116 343)  (1116 343)  routing T_21_21.lc_trk_g1_6 <X> T_21_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (1117 343)  (1117 343)  routing T_21_21.lc_trk_g1_6 <X> T_21_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 343)  (1119 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (1121 343)  (1121 343)  routing T_21_21.lc_trk_g0_2 <X> T_21_21.wire_logic_cluster/lc_3/in_3
 (36 7)  (1126 343)  (1126 343)  LC_3 Logic Functioning bit
 (37 7)  (1127 343)  (1127 343)  LC_3 Logic Functioning bit
 (38 7)  (1128 343)  (1128 343)  LC_3 Logic Functioning bit
 (39 7)  (1129 343)  (1129 343)  LC_3 Logic Functioning bit
 (41 7)  (1131 343)  (1131 343)  LC_3 Logic Functioning bit
 (43 7)  (1133 343)  (1133 343)  LC_3 Logic Functioning bit
 (4 8)  (1094 344)  (1094 344)  routing T_21_21.sp4_h_l_37 <X> T_21_21.sp4_v_b_6
 (5 8)  (1095 344)  (1095 344)  routing T_21_21.sp4_h_l_38 <X> T_21_21.sp4_h_r_6
 (6 8)  (1096 344)  (1096 344)  routing T_21_21.sp4_h_l_37 <X> T_21_21.sp4_v_b_6
 (8 8)  (1098 344)  (1098 344)  routing T_21_21.sp4_h_l_46 <X> T_21_21.sp4_h_r_7
 (10 8)  (1100 344)  (1100 344)  routing T_21_21.sp4_h_l_46 <X> T_21_21.sp4_h_r_7
 (25 8)  (1115 344)  (1115 344)  routing T_21_21.sp4_h_r_42 <X> T_21_21.lc_trk_g2_2
 (29 8)  (1119 344)  (1119 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 344)  (1121 344)  routing T_21_21.lc_trk_g0_7 <X> T_21_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 344)  (1122 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (39 8)  (1129 344)  (1129 344)  LC_4 Logic Functioning bit
 (41 8)  (1131 344)  (1131 344)  LC_4 Logic Functioning bit
 (42 8)  (1132 344)  (1132 344)  LC_4 Logic Functioning bit
 (43 8)  (1133 344)  (1133 344)  LC_4 Logic Functioning bit
 (45 8)  (1135 344)  (1135 344)  LC_4 Logic Functioning bit
 (4 9)  (1094 345)  (1094 345)  routing T_21_21.sp4_h_l_38 <X> T_21_21.sp4_h_r_6
 (5 9)  (1095 345)  (1095 345)  routing T_21_21.sp4_h_l_37 <X> T_21_21.sp4_v_b_6
 (14 9)  (1104 345)  (1104 345)  routing T_21_21.sp12_v_b_16 <X> T_21_21.lc_trk_g2_0
 (16 9)  (1106 345)  (1106 345)  routing T_21_21.sp12_v_b_16 <X> T_21_21.lc_trk_g2_0
 (17 9)  (1107 345)  (1107 345)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (22 9)  (1112 345)  (1112 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1113 345)  (1113 345)  routing T_21_21.sp4_h_r_42 <X> T_21_21.lc_trk_g2_2
 (24 9)  (1114 345)  (1114 345)  routing T_21_21.sp4_h_r_42 <X> T_21_21.lc_trk_g2_2
 (25 9)  (1115 345)  (1115 345)  routing T_21_21.sp4_h_r_42 <X> T_21_21.lc_trk_g2_2
 (27 9)  (1117 345)  (1117 345)  routing T_21_21.lc_trk_g1_1 <X> T_21_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 345)  (1119 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (1120 345)  (1120 345)  routing T_21_21.lc_trk_g0_3 <X> T_21_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (1121 345)  (1121 345)  routing T_21_21.lc_trk_g0_7 <X> T_21_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (1122 345)  (1122 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (1123 345)  (1123 345)  routing T_21_21.lc_trk_g2_0 <X> T_21_21.input_2_4
 (38 9)  (1128 345)  (1128 345)  LC_4 Logic Functioning bit
 (39 9)  (1129 345)  (1129 345)  LC_4 Logic Functioning bit
 (40 9)  (1130 345)  (1130 345)  LC_4 Logic Functioning bit
 (9 10)  (1099 346)  (1099 346)  routing T_21_21.sp4_v_b_7 <X> T_21_21.sp4_h_l_42
 (26 10)  (1116 346)  (1116 346)  routing T_21_21.lc_trk_g0_7 <X> T_21_21.wire_logic_cluster/lc_5/in_0
 (28 10)  (1118 346)  (1118 346)  routing T_21_21.lc_trk_g2_0 <X> T_21_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 346)  (1119 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 346)  (1122 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 346)  (1124 346)  routing T_21_21.lc_trk_g1_1 <X> T_21_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 346)  (1126 346)  LC_5 Logic Functioning bit
 (37 10)  (1127 346)  (1127 346)  LC_5 Logic Functioning bit
 (38 10)  (1128 346)  (1128 346)  LC_5 Logic Functioning bit
 (40 10)  (1130 346)  (1130 346)  LC_5 Logic Functioning bit
 (41 10)  (1131 346)  (1131 346)  LC_5 Logic Functioning bit
 (42 10)  (1132 346)  (1132 346)  LC_5 Logic Functioning bit
 (43 10)  (1133 346)  (1133 346)  LC_5 Logic Functioning bit
 (45 10)  (1135 346)  (1135 346)  LC_5 Logic Functioning bit
 (51 10)  (1141 346)  (1141 346)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (3 11)  (1093 347)  (1093 347)  routing T_21_21.sp12_v_b_1 <X> T_21_21.sp12_h_l_22
 (13 11)  (1103 347)  (1103 347)  routing T_21_21.sp4_v_b_3 <X> T_21_21.sp4_h_l_45
 (22 11)  (1112 347)  (1112 347)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (1114 347)  (1114 347)  routing T_21_21.tnl_op_6 <X> T_21_21.lc_trk_g2_6
 (25 11)  (1115 347)  (1115 347)  routing T_21_21.tnl_op_6 <X> T_21_21.lc_trk_g2_6
 (26 11)  (1116 347)  (1116 347)  routing T_21_21.lc_trk_g0_7 <X> T_21_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 347)  (1119 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (1122 347)  (1122 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (1125 347)  (1125 347)  routing T_21_21.lc_trk_g0_3 <X> T_21_21.input_2_5
 (37 11)  (1127 347)  (1127 347)  LC_5 Logic Functioning bit
 (38 11)  (1128 347)  (1128 347)  LC_5 Logic Functioning bit
 (40 11)  (1130 347)  (1130 347)  LC_5 Logic Functioning bit
 (42 11)  (1132 347)  (1132 347)  LC_5 Logic Functioning bit
 (43 11)  (1133 347)  (1133 347)  LC_5 Logic Functioning bit
 (4 12)  (1094 348)  (1094 348)  routing T_21_21.sp4_h_l_38 <X> T_21_21.sp4_v_b_9
 (5 12)  (1095 348)  (1095 348)  routing T_21_21.sp4_v_t_44 <X> T_21_21.sp4_h_r_9
 (6 12)  (1096 348)  (1096 348)  routing T_21_21.sp4_h_l_38 <X> T_21_21.sp4_v_b_9
 (8 12)  (1098 348)  (1098 348)  routing T_21_21.sp4_v_b_4 <X> T_21_21.sp4_h_r_10
 (9 12)  (1099 348)  (1099 348)  routing T_21_21.sp4_v_b_4 <X> T_21_21.sp4_h_r_10
 (10 12)  (1100 348)  (1100 348)  routing T_21_21.sp4_v_b_4 <X> T_21_21.sp4_h_r_10
 (22 12)  (1112 348)  (1112 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1113 348)  (1113 348)  routing T_21_21.sp4_h_r_27 <X> T_21_21.lc_trk_g3_3
 (24 12)  (1114 348)  (1114 348)  routing T_21_21.sp4_h_r_27 <X> T_21_21.lc_trk_g3_3
 (26 12)  (1116 348)  (1116 348)  routing T_21_21.lc_trk_g2_6 <X> T_21_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (1117 348)  (1117 348)  routing T_21_21.lc_trk_g3_0 <X> T_21_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (1118 348)  (1118 348)  routing T_21_21.lc_trk_g3_0 <X> T_21_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 348)  (1119 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (1121 348)  (1121 348)  routing T_21_21.lc_trk_g0_5 <X> T_21_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 348)  (1122 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (1125 348)  (1125 348)  routing T_21_21.lc_trk_g0_4 <X> T_21_21.input_2_6
 (37 12)  (1127 348)  (1127 348)  LC_6 Logic Functioning bit
 (38 12)  (1128 348)  (1128 348)  LC_6 Logic Functioning bit
 (39 12)  (1129 348)  (1129 348)  LC_6 Logic Functioning bit
 (41 12)  (1131 348)  (1131 348)  LC_6 Logic Functioning bit
 (42 12)  (1132 348)  (1132 348)  LC_6 Logic Functioning bit
 (43 12)  (1133 348)  (1133 348)  LC_6 Logic Functioning bit
 (47 12)  (1137 348)  (1137 348)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (5 13)  (1095 349)  (1095 349)  routing T_21_21.sp4_h_l_38 <X> T_21_21.sp4_v_b_9
 (16 13)  (1106 349)  (1106 349)  routing T_21_21.sp12_v_b_8 <X> T_21_21.lc_trk_g3_0
 (17 13)  (1107 349)  (1107 349)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (21 13)  (1111 349)  (1111 349)  routing T_21_21.sp4_h_r_27 <X> T_21_21.lc_trk_g3_3
 (26 13)  (1116 349)  (1116 349)  routing T_21_21.lc_trk_g2_6 <X> T_21_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 349)  (1118 349)  routing T_21_21.lc_trk_g2_6 <X> T_21_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 349)  (1119 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (1122 349)  (1122 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (1126 349)  (1126 349)  LC_6 Logic Functioning bit
 (37 13)  (1127 349)  (1127 349)  LC_6 Logic Functioning bit
 (38 13)  (1128 349)  (1128 349)  LC_6 Logic Functioning bit
 (40 13)  (1130 349)  (1130 349)  LC_6 Logic Functioning bit
 (41 13)  (1131 349)  (1131 349)  LC_6 Logic Functioning bit
 (42 13)  (1132 349)  (1132 349)  LC_6 Logic Functioning bit
 (48 13)  (1138 349)  (1138 349)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (1090 350)  (1090 350)  routing T_21_21.lc_trk_g3_5 <X> T_21_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 350)  (1091 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (4 14)  (1094 350)  (1094 350)  routing T_21_21.sp4_h_r_3 <X> T_21_21.sp4_v_t_44
 (6 14)  (1096 350)  (1096 350)  routing T_21_21.sp4_h_r_3 <X> T_21_21.sp4_v_t_44
 (8 14)  (1098 350)  (1098 350)  routing T_21_21.sp4_h_r_10 <X> T_21_21.sp4_h_l_47
 (16 14)  (1106 350)  (1106 350)  routing T_21_21.sp4_v_b_37 <X> T_21_21.lc_trk_g3_5
 (17 14)  (1107 350)  (1107 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1108 350)  (1108 350)  routing T_21_21.sp4_v_b_37 <X> T_21_21.lc_trk_g3_5
 (0 15)  (1090 351)  (1090 351)  routing T_21_21.lc_trk_g3_5 <X> T_21_21.wire_logic_cluster/lc_7/s_r
 (1 15)  (1091 351)  (1091 351)  routing T_21_21.lc_trk_g3_5 <X> T_21_21.wire_logic_cluster/lc_7/s_r
 (5 15)  (1095 351)  (1095 351)  routing T_21_21.sp4_h_r_3 <X> T_21_21.sp4_v_t_44
 (18 15)  (1108 351)  (1108 351)  routing T_21_21.sp4_v_b_37 <X> T_21_21.lc_trk_g3_5
 (22 15)  (1112 351)  (1112 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (1113 351)  (1113 351)  routing T_21_21.sp4_h_r_30 <X> T_21_21.lc_trk_g3_6
 (24 15)  (1114 351)  (1114 351)  routing T_21_21.sp4_h_r_30 <X> T_21_21.lc_trk_g3_6
 (25 15)  (1115 351)  (1115 351)  routing T_21_21.sp4_h_r_30 <X> T_21_21.lc_trk_g3_6


LogicTile_22_21

 (14 0)  (1158 336)  (1158 336)  routing T_22_21.wire_logic_cluster/lc_0/out <X> T_22_21.lc_trk_g0_0
 (27 0)  (1171 336)  (1171 336)  routing T_22_21.lc_trk_g3_4 <X> T_22_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (1172 336)  (1172 336)  routing T_22_21.lc_trk_g3_4 <X> T_22_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 336)  (1173 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1174 336)  (1174 336)  routing T_22_21.lc_trk_g3_4 <X> T_22_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 336)  (1176 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 336)  (1178 336)  routing T_22_21.lc_trk_g1_0 <X> T_22_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 336)  (1180 336)  LC_0 Logic Functioning bit
 (38 0)  (1182 336)  (1182 336)  LC_0 Logic Functioning bit
 (41 0)  (1185 336)  (1185 336)  LC_0 Logic Functioning bit
 (43 0)  (1187 336)  (1187 336)  LC_0 Logic Functioning bit
 (17 1)  (1161 337)  (1161 337)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (1173 337)  (1173 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (36 1)  (1180 337)  (1180 337)  LC_0 Logic Functioning bit
 (38 1)  (1182 337)  (1182 337)  LC_0 Logic Functioning bit
 (40 1)  (1184 337)  (1184 337)  LC_0 Logic Functioning bit
 (42 1)  (1186 337)  (1186 337)  LC_0 Logic Functioning bit
 (46 1)  (1190 337)  (1190 337)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (12 4)  (1156 340)  (1156 340)  routing T_22_21.sp4_v_b_11 <X> T_22_21.sp4_h_r_5
 (13 4)  (1157 340)  (1157 340)  routing T_22_21.sp4_h_l_40 <X> T_22_21.sp4_v_b_5
 (11 5)  (1155 341)  (1155 341)  routing T_22_21.sp4_v_b_11 <X> T_22_21.sp4_h_r_5
 (12 5)  (1156 341)  (1156 341)  routing T_22_21.sp4_h_l_40 <X> T_22_21.sp4_v_b_5
 (13 5)  (1157 341)  (1157 341)  routing T_22_21.sp4_v_b_11 <X> T_22_21.sp4_h_r_5
 (14 5)  (1158 341)  (1158 341)  routing T_22_21.top_op_0 <X> T_22_21.lc_trk_g1_0
 (15 5)  (1159 341)  (1159 341)  routing T_22_21.top_op_0 <X> T_22_21.lc_trk_g1_0
 (17 5)  (1161 341)  (1161 341)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (5 6)  (1149 342)  (1149 342)  routing T_22_21.sp4_h_r_0 <X> T_22_21.sp4_h_l_38
 (16 6)  (1160 342)  (1160 342)  routing T_22_21.sp4_v_b_5 <X> T_22_21.lc_trk_g1_5
 (17 6)  (1161 342)  (1161 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (1162 342)  (1162 342)  routing T_22_21.sp4_v_b_5 <X> T_22_21.lc_trk_g1_5
 (4 7)  (1148 343)  (1148 343)  routing T_22_21.sp4_h_r_0 <X> T_22_21.sp4_h_l_38
 (26 8)  (1170 344)  (1170 344)  routing T_22_21.lc_trk_g1_5 <X> T_22_21.wire_logic_cluster/lc_4/in_0
 (32 8)  (1176 344)  (1176 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 344)  (1178 344)  routing T_22_21.lc_trk_g1_0 <X> T_22_21.wire_logic_cluster/lc_4/in_3
 (37 8)  (1181 344)  (1181 344)  LC_4 Logic Functioning bit
 (39 8)  (1183 344)  (1183 344)  LC_4 Logic Functioning bit
 (27 9)  (1171 345)  (1171 345)  routing T_22_21.lc_trk_g1_5 <X> T_22_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 345)  (1173 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (36 9)  (1180 345)  (1180 345)  LC_4 Logic Functioning bit
 (38 9)  (1182 345)  (1182 345)  LC_4 Logic Functioning bit
 (9 10)  (1153 346)  (1153 346)  routing T_22_21.sp4_v_b_7 <X> T_22_21.sp4_h_l_42
 (13 10)  (1157 346)  (1157 346)  routing T_22_21.sp4_v_b_8 <X> T_22_21.sp4_v_t_45
 (14 11)  (1158 347)  (1158 347)  routing T_22_21.sp4_r_v_b_36 <X> T_22_21.lc_trk_g2_4
 (17 11)  (1161 347)  (1161 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 12)  (1165 348)  (1165 348)  routing T_22_21.sp4_h_r_35 <X> T_22_21.lc_trk_g3_3
 (22 12)  (1166 348)  (1166 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1167 348)  (1167 348)  routing T_22_21.sp4_h_r_35 <X> T_22_21.lc_trk_g3_3
 (24 12)  (1168 348)  (1168 348)  routing T_22_21.sp4_h_r_35 <X> T_22_21.lc_trk_g3_3
 (26 12)  (1170 348)  (1170 348)  routing T_22_21.lc_trk_g2_4 <X> T_22_21.wire_logic_cluster/lc_6/in_0
 (32 12)  (1176 348)  (1176 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 348)  (1178 348)  routing T_22_21.lc_trk_g1_0 <X> T_22_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 348)  (1180 348)  LC_6 Logic Functioning bit
 (38 12)  (1182 348)  (1182 348)  LC_6 Logic Functioning bit
 (51 12)  (1195 348)  (1195 348)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (28 13)  (1172 349)  (1172 349)  routing T_22_21.lc_trk_g2_4 <X> T_22_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 349)  (1173 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (37 13)  (1181 349)  (1181 349)  LC_6 Logic Functioning bit
 (39 13)  (1183 349)  (1183 349)  LC_6 Logic Functioning bit
 (32 14)  (1176 350)  (1176 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 350)  (1177 350)  routing T_22_21.lc_trk_g3_3 <X> T_22_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (1178 350)  (1178 350)  routing T_22_21.lc_trk_g3_3 <X> T_22_21.wire_logic_cluster/lc_7/in_3
 (41 14)  (1185 350)  (1185 350)  LC_7 Logic Functioning bit
 (43 14)  (1187 350)  (1187 350)  LC_7 Logic Functioning bit
 (12 15)  (1156 351)  (1156 351)  routing T_22_21.sp4_h_l_46 <X> T_22_21.sp4_v_t_46
 (17 15)  (1161 351)  (1161 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (27 15)  (1171 351)  (1171 351)  routing T_22_21.lc_trk_g1_0 <X> T_22_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 351)  (1173 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (1175 351)  (1175 351)  routing T_22_21.lc_trk_g3_3 <X> T_22_21.wire_logic_cluster/lc_7/in_3
 (40 15)  (1184 351)  (1184 351)  LC_7 Logic Functioning bit
 (42 15)  (1186 351)  (1186 351)  LC_7 Logic Functioning bit
 (46 15)  (1190 351)  (1190 351)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_23_21

 (14 0)  (1212 336)  (1212 336)  routing T_23_21.bnr_op_0 <X> T_23_21.lc_trk_g0_0
 (26 0)  (1224 336)  (1224 336)  routing T_23_21.lc_trk_g1_5 <X> T_23_21.wire_logic_cluster/lc_0/in_0
 (29 0)  (1227 336)  (1227 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1228 336)  (1228 336)  routing T_23_21.lc_trk_g0_7 <X> T_23_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 336)  (1230 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 336)  (1231 336)  routing T_23_21.lc_trk_g3_0 <X> T_23_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 336)  (1232 336)  routing T_23_21.lc_trk_g3_0 <X> T_23_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 336)  (1234 336)  LC_0 Logic Functioning bit
 (37 0)  (1235 336)  (1235 336)  LC_0 Logic Functioning bit
 (38 0)  (1236 336)  (1236 336)  LC_0 Logic Functioning bit
 (39 0)  (1237 336)  (1237 336)  LC_0 Logic Functioning bit
 (41 0)  (1239 336)  (1239 336)  LC_0 Logic Functioning bit
 (43 0)  (1241 336)  (1241 336)  LC_0 Logic Functioning bit
 (45 0)  (1243 336)  (1243 336)  LC_0 Logic Functioning bit
 (14 1)  (1212 337)  (1212 337)  routing T_23_21.bnr_op_0 <X> T_23_21.lc_trk_g0_0
 (17 1)  (1215 337)  (1215 337)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (27 1)  (1225 337)  (1225 337)  routing T_23_21.lc_trk_g1_5 <X> T_23_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 337)  (1227 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (1228 337)  (1228 337)  routing T_23_21.lc_trk_g0_7 <X> T_23_21.wire_logic_cluster/lc_0/in_1
 (36 1)  (1234 337)  (1234 337)  LC_0 Logic Functioning bit
 (38 1)  (1236 337)  (1236 337)  LC_0 Logic Functioning bit
 (45 1)  (1243 337)  (1243 337)  LC_0 Logic Functioning bit
 (51 1)  (1249 337)  (1249 337)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (2 2)  (1200 338)  (1200 338)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (14 2)  (1212 338)  (1212 338)  routing T_23_21.lft_op_4 <X> T_23_21.lc_trk_g0_4
 (21 2)  (1219 338)  (1219 338)  routing T_23_21.sp4_v_b_7 <X> T_23_21.lc_trk_g0_7
 (22 2)  (1220 338)  (1220 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (1221 338)  (1221 338)  routing T_23_21.sp4_v_b_7 <X> T_23_21.lc_trk_g0_7
 (2 3)  (1200 339)  (1200 339)  routing T_23_21.lc_trk_g0_0 <X> T_23_21.wire_logic_cluster/lc_7/clk
 (15 3)  (1213 339)  (1213 339)  routing T_23_21.lft_op_4 <X> T_23_21.lc_trk_g0_4
 (17 3)  (1215 339)  (1215 339)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (15 6)  (1213 342)  (1213 342)  routing T_23_21.sp4_h_r_13 <X> T_23_21.lc_trk_g1_5
 (16 6)  (1214 342)  (1214 342)  routing T_23_21.sp4_h_r_13 <X> T_23_21.lc_trk_g1_5
 (17 6)  (1215 342)  (1215 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (1216 342)  (1216 342)  routing T_23_21.sp4_h_r_13 <X> T_23_21.lc_trk_g1_5
 (4 12)  (1202 348)  (1202 348)  routing T_23_21.sp4_h_l_44 <X> T_23_21.sp4_v_b_9
 (5 13)  (1203 349)  (1203 349)  routing T_23_21.sp4_h_l_44 <X> T_23_21.sp4_v_b_9
 (8 13)  (1206 349)  (1206 349)  routing T_23_21.sp4_h_l_47 <X> T_23_21.sp4_v_b_10
 (9 13)  (1207 349)  (1207 349)  routing T_23_21.sp4_h_l_47 <X> T_23_21.sp4_v_b_10
 (16 13)  (1214 349)  (1214 349)  routing T_23_21.sp12_v_b_8 <X> T_23_21.lc_trk_g3_0
 (17 13)  (1215 349)  (1215 349)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (1 14)  (1199 350)  (1199 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (11 14)  (1209 350)  (1209 350)  routing T_23_21.sp4_v_b_8 <X> T_23_21.sp4_v_t_46
 (1 15)  (1199 351)  (1199 351)  routing T_23_21.lc_trk_g0_4 <X> T_23_21.wire_logic_cluster/lc_7/s_r
 (12 15)  (1210 351)  (1210 351)  routing T_23_21.sp4_v_b_8 <X> T_23_21.sp4_v_t_46


LogicTile_24_21

 (26 0)  (1278 336)  (1278 336)  routing T_24_21.lc_trk_g2_6 <X> T_24_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (1279 336)  (1279 336)  routing T_24_21.lc_trk_g3_0 <X> T_24_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (1280 336)  (1280 336)  routing T_24_21.lc_trk_g3_0 <X> T_24_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 336)  (1281 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1283 336)  (1283 336)  routing T_24_21.lc_trk_g3_4 <X> T_24_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (1284 336)  (1284 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 336)  (1285 336)  routing T_24_21.lc_trk_g3_4 <X> T_24_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 336)  (1286 336)  routing T_24_21.lc_trk_g3_4 <X> T_24_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 336)  (1288 336)  LC_0 Logic Functioning bit
 (37 0)  (1289 336)  (1289 336)  LC_0 Logic Functioning bit
 (38 0)  (1290 336)  (1290 336)  LC_0 Logic Functioning bit
 (39 0)  (1291 336)  (1291 336)  LC_0 Logic Functioning bit
 (41 0)  (1293 336)  (1293 336)  LC_0 Logic Functioning bit
 (43 0)  (1295 336)  (1295 336)  LC_0 Logic Functioning bit
 (45 0)  (1297 336)  (1297 336)  LC_0 Logic Functioning bit
 (51 0)  (1303 336)  (1303 336)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (15 1)  (1267 337)  (1267 337)  routing T_24_21.bot_op_0 <X> T_24_21.lc_trk_g0_0
 (17 1)  (1269 337)  (1269 337)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (26 1)  (1278 337)  (1278 337)  routing T_24_21.lc_trk_g2_6 <X> T_24_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (1280 337)  (1280 337)  routing T_24_21.lc_trk_g2_6 <X> T_24_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 337)  (1281 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (36 1)  (1288 337)  (1288 337)  LC_0 Logic Functioning bit
 (38 1)  (1290 337)  (1290 337)  LC_0 Logic Functioning bit
 (45 1)  (1297 337)  (1297 337)  LC_0 Logic Functioning bit
 (2 2)  (1254 338)  (1254 338)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (2 3)  (1254 339)  (1254 339)  routing T_24_21.lc_trk_g0_0 <X> T_24_21.wire_logic_cluster/lc_7/clk
 (8 5)  (1260 341)  (1260 341)  routing T_24_21.sp4_h_l_41 <X> T_24_21.sp4_v_b_4
 (9 5)  (1261 341)  (1261 341)  routing T_24_21.sp4_h_l_41 <X> T_24_21.sp4_v_b_4
 (14 10)  (1266 346)  (1266 346)  routing T_24_21.sp4_h_r_44 <X> T_24_21.lc_trk_g2_4
 (14 11)  (1266 347)  (1266 347)  routing T_24_21.sp4_h_r_44 <X> T_24_21.lc_trk_g2_4
 (15 11)  (1267 347)  (1267 347)  routing T_24_21.sp4_h_r_44 <X> T_24_21.lc_trk_g2_4
 (16 11)  (1268 347)  (1268 347)  routing T_24_21.sp4_h_r_44 <X> T_24_21.lc_trk_g2_4
 (17 11)  (1269 347)  (1269 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (1274 347)  (1274 347)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (1276 347)  (1276 347)  routing T_24_21.tnl_op_6 <X> T_24_21.lc_trk_g2_6
 (25 11)  (1277 347)  (1277 347)  routing T_24_21.tnl_op_6 <X> T_24_21.lc_trk_g2_6
 (15 13)  (1267 349)  (1267 349)  routing T_24_21.sp4_v_t_29 <X> T_24_21.lc_trk_g3_0
 (16 13)  (1268 349)  (1268 349)  routing T_24_21.sp4_v_t_29 <X> T_24_21.lc_trk_g3_0
 (17 13)  (1269 349)  (1269 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (0 14)  (1252 350)  (1252 350)  routing T_24_21.lc_trk_g2_4 <X> T_24_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (1253 350)  (1253 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (6 14)  (1258 350)  (1258 350)  routing T_24_21.sp4_v_b_6 <X> T_24_21.sp4_v_t_44
 (14 14)  (1266 350)  (1266 350)  routing T_24_21.sp4_v_b_36 <X> T_24_21.lc_trk_g3_4
 (1 15)  (1253 351)  (1253 351)  routing T_24_21.lc_trk_g2_4 <X> T_24_21.wire_logic_cluster/lc_7/s_r
 (5 15)  (1257 351)  (1257 351)  routing T_24_21.sp4_v_b_6 <X> T_24_21.sp4_v_t_44
 (13 15)  (1265 351)  (1265 351)  routing T_24_21.sp4_v_b_6 <X> T_24_21.sp4_h_l_46
 (14 15)  (1266 351)  (1266 351)  routing T_24_21.sp4_v_b_36 <X> T_24_21.lc_trk_g3_4
 (16 15)  (1268 351)  (1268 351)  routing T_24_21.sp4_v_b_36 <X> T_24_21.lc_trk_g3_4
 (17 15)  (1269 351)  (1269 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


RAM_Tile_25_21

 (22 0)  (1328 336)  (1328 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (7 1)  (1313 337)  (1313 337)  Ram config bit: MEMB_Power_Up_Control

 (21 1)  (1327 337)  (1327 337)  routing T_25_21.sp4_r_v_b_32 <X> T_25_21.lc_trk_g0_3
 (0 2)  (1306 338)  (1306 338)  routing T_25_21.glb_netwk_6 <X> T_25_21.wire_bram/ram/RCLK
 (1 2)  (1307 338)  (1307 338)  routing T_25_21.glb_netwk_6 <X> T_25_21.wire_bram/ram/RCLK
 (2 2)  (1308 338)  (1308 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (6 2)  (1312 338)  (1312 338)  routing T_25_21.sp4_h_l_42 <X> T_25_21.sp4_v_t_37
 (16 2)  (1322 338)  (1322 338)  routing T_25_21.sp12_h_r_21 <X> T_25_21.lc_trk_g0_5
 (17 2)  (1323 338)  (1323 338)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_21 lc_trk_g0_5
 (18 3)  (1324 339)  (1324 339)  routing T_25_21.sp12_h_r_21 <X> T_25_21.lc_trk_g0_5
 (29 4)  (1335 340)  (1335 340)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_5 wire_bram/ram/WDATA_13
 (30 4)  (1336 340)  (1336 340)  routing T_25_21.lc_trk_g0_5 <X> T_25_21.wire_bram/ram/WDATA_13
 (38 4)  (1344 340)  (1344 340)  Enable bit of Mux _out_links/OutMux2_2 => wire_bram/ram/RDATA_13 sp4_v_t_25
 (19 5)  (1325 341)  (1325 341)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_b_9 sp4_v_b_16
 (3 7)  (1309 343)  (1309 343)  routing T_25_21.sp12_h_l_23 <X> T_25_21.sp12_v_t_23
 (8 9)  (1314 345)  (1314 345)  routing T_25_21.sp4_v_t_41 <X> T_25_21.sp4_v_b_7
 (10 9)  (1316 345)  (1316 345)  routing T_25_21.sp4_v_t_41 <X> T_25_21.sp4_v_b_7
 (14 11)  (1320 347)  (1320 347)  routing T_25_21.sp4_r_v_b_36 <X> T_25_21.lc_trk_g2_4
 (17 11)  (1323 347)  (1323 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (29 12)  (1335 348)  (1335 348)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g0_3 wire_bram/ram/WDATA_9
 (30 13)  (1336 349)  (1336 349)  routing T_25_21.lc_trk_g0_3 <X> T_25_21.wire_bram/ram/WDATA_9
 (39 13)  (1345 349)  (1345 349)  Enable bit of Mux _out_links/OutMux0_6 => wire_bram/ram/RDATA_9 sp4_v_b_12
 (0 14)  (1306 350)  (1306 350)  routing T_25_21.lc_trk_g2_4 <X> T_25_21.wire_bram/ram/RE
 (1 14)  (1307 350)  (1307 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 351)  (1307 351)  routing T_25_21.lc_trk_g2_4 <X> T_25_21.wire_bram/ram/RE
 (3 15)  (1309 351)  (1309 351)  routing T_25_21.sp12_h_l_22 <X> T_25_21.sp12_v_t_22
 (10 15)  (1316 351)  (1316 351)  routing T_25_21.sp4_h_l_40 <X> T_25_21.sp4_v_t_47


LogicTile_26_21

 (13 2)  (1361 338)  (1361 338)  routing T_26_21.sp4_v_b_2 <X> T_26_21.sp4_v_t_39
 (12 7)  (1360 343)  (1360 343)  routing T_26_21.sp4_h_l_40 <X> T_26_21.sp4_v_t_40


IO_Tile_33_21

 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit


IO_Tile_0_20

 (1 1)  (16 321)  (16 321)  Enable bit of Mux _out_links/OutMux1_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_8
 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (0 9)  (17 329)  (17 329)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_4
 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_4_20

 (3 0)  (183 320)  (183 320)  routing T_4_20.sp12_h_r_0 <X> T_4_20.sp12_v_b_0
 (3 1)  (183 321)  (183 321)  routing T_4_20.sp12_h_r_0 <X> T_4_20.sp12_v_b_0
 (8 5)  (188 325)  (188 325)  routing T_4_20.sp4_h_l_41 <X> T_4_20.sp4_v_b_4
 (9 5)  (189 325)  (189 325)  routing T_4_20.sp4_h_l_41 <X> T_4_20.sp4_v_b_4
 (3 8)  (183 328)  (183 328)  routing T_4_20.sp12_h_r_1 <X> T_4_20.sp12_v_b_1
 (3 9)  (183 329)  (183 329)  routing T_4_20.sp12_h_r_1 <X> T_4_20.sp12_v_b_1
 (12 12)  (192 332)  (192 332)  routing T_4_20.sp4_h_l_45 <X> T_4_20.sp4_h_r_11
 (13 13)  (193 333)  (193 333)  routing T_4_20.sp4_h_l_45 <X> T_4_20.sp4_h_r_11


LogicTile_7_20

 (5 12)  (347 332)  (347 332)  routing T_7_20.sp4_v_b_9 <X> T_7_20.sp4_h_r_9
 (6 13)  (348 333)  (348 333)  routing T_7_20.sp4_v_b_9 <X> T_7_20.sp4_h_r_9


RAM_Tile_8_20

 (11 4)  (407 324)  (407 324)  routing T_8_20.sp4_h_l_46 <X> T_8_20.sp4_v_b_5
 (13 4)  (409 324)  (409 324)  routing T_8_20.sp4_h_l_46 <X> T_8_20.sp4_v_b_5
 (12 5)  (408 325)  (408 325)  routing T_8_20.sp4_h_l_46 <X> T_8_20.sp4_v_b_5


LogicTile_9_20

 (25 0)  (463 320)  (463 320)  routing T_9_20.wire_logic_cluster/lc_2/out <X> T_9_20.lc_trk_g0_2
 (26 0)  (464 320)  (464 320)  routing T_9_20.lc_trk_g2_6 <X> T_9_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (465 320)  (465 320)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 320)  (466 320)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 320)  (467 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (469 320)  (469 320)  routing T_9_20.lc_trk_g0_5 <X> T_9_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 320)  (470 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (42 0)  (480 320)  (480 320)  LC_0 Logic Functioning bit
 (53 0)  (491 320)  (491 320)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (22 1)  (460 321)  (460 321)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (464 321)  (464 321)  routing T_9_20.lc_trk_g2_6 <X> T_9_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 321)  (466 321)  routing T_9_20.lc_trk_g2_6 <X> T_9_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 321)  (467 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 321)  (468 321)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (470 321)  (470 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (471 321)  (471 321)  routing T_9_20.lc_trk_g3_1 <X> T_9_20.input_2_0
 (34 1)  (472 321)  (472 321)  routing T_9_20.lc_trk_g3_1 <X> T_9_20.input_2_0
 (41 1)  (479 321)  (479 321)  LC_0 Logic Functioning bit
 (42 1)  (480 321)  (480 321)  LC_0 Logic Functioning bit
 (0 2)  (438 322)  (438 322)  routing T_9_20.glb_netwk_6 <X> T_9_20.wire_logic_cluster/lc_7/clk
 (1 2)  (439 322)  (439 322)  routing T_9_20.glb_netwk_6 <X> T_9_20.wire_logic_cluster/lc_7/clk
 (2 2)  (440 322)  (440 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (453 322)  (453 322)  routing T_9_20.top_op_5 <X> T_9_20.lc_trk_g0_5
 (17 2)  (455 322)  (455 322)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (26 2)  (464 322)  (464 322)  routing T_9_20.lc_trk_g0_5 <X> T_9_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (465 322)  (465 322)  routing T_9_20.lc_trk_g3_1 <X> T_9_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 322)  (466 322)  routing T_9_20.lc_trk_g3_1 <X> T_9_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 322)  (467 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 322)  (470 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (475 322)  (475 322)  LC_1 Logic Functioning bit
 (39 2)  (477 322)  (477 322)  LC_1 Logic Functioning bit
 (41 2)  (479 322)  (479 322)  LC_1 Logic Functioning bit
 (43 2)  (481 322)  (481 322)  LC_1 Logic Functioning bit
 (45 2)  (483 322)  (483 322)  LC_1 Logic Functioning bit
 (18 3)  (456 323)  (456 323)  routing T_9_20.top_op_5 <X> T_9_20.lc_trk_g0_5
 (29 3)  (467 323)  (467 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (469 323)  (469 323)  routing T_9_20.lc_trk_g0_2 <X> T_9_20.wire_logic_cluster/lc_1/in_3
 (37 3)  (475 323)  (475 323)  LC_1 Logic Functioning bit
 (39 3)  (477 323)  (477 323)  LC_1 Logic Functioning bit
 (51 3)  (489 323)  (489 323)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (53 3)  (491 323)  (491 323)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (438 324)  (438 324)  routing T_9_20.lc_trk_g3_3 <X> T_9_20.wire_logic_cluster/lc_7/cen
 (1 4)  (439 324)  (439 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (27 4)  (465 324)  (465 324)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (466 324)  (466 324)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 324)  (467 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (469 324)  (469 324)  routing T_9_20.lc_trk_g0_5 <X> T_9_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 324)  (470 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (37 4)  (475 324)  (475 324)  LC_2 Logic Functioning bit
 (40 4)  (478 324)  (478 324)  LC_2 Logic Functioning bit
 (42 4)  (480 324)  (480 324)  LC_2 Logic Functioning bit
 (45 4)  (483 324)  (483 324)  LC_2 Logic Functioning bit
 (52 4)  (490 324)  (490 324)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (0 5)  (438 325)  (438 325)  routing T_9_20.lc_trk_g3_3 <X> T_9_20.wire_logic_cluster/lc_7/cen
 (1 5)  (439 325)  (439 325)  routing T_9_20.lc_trk_g3_3 <X> T_9_20.wire_logic_cluster/lc_7/cen
 (30 5)  (468 325)  (468 325)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_2/in_1
 (32 5)  (470 325)  (470 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (471 325)  (471 325)  routing T_9_20.lc_trk_g3_1 <X> T_9_20.input_2_2
 (34 5)  (472 325)  (472 325)  routing T_9_20.lc_trk_g3_1 <X> T_9_20.input_2_2
 (37 5)  (475 325)  (475 325)  LC_2 Logic Functioning bit
 (40 5)  (478 325)  (478 325)  LC_2 Logic Functioning bit
 (42 5)  (480 325)  (480 325)  LC_2 Logic Functioning bit
 (27 6)  (465 326)  (465 326)  routing T_9_20.lc_trk_g3_1 <X> T_9_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 326)  (466 326)  routing T_9_20.lc_trk_g3_1 <X> T_9_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 326)  (467 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 326)  (470 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (37 6)  (475 326)  (475 326)  LC_3 Logic Functioning bit
 (39 6)  (477 326)  (477 326)  LC_3 Logic Functioning bit
 (31 7)  (469 327)  (469 327)  routing T_9_20.lc_trk_g0_2 <X> T_9_20.wire_logic_cluster/lc_3/in_3
 (37 7)  (475 327)  (475 327)  LC_3 Logic Functioning bit
 (39 7)  (477 327)  (477 327)  LC_3 Logic Functioning bit
 (26 8)  (464 328)  (464 328)  routing T_9_20.lc_trk_g2_6 <X> T_9_20.wire_logic_cluster/lc_4/in_0
 (31 8)  (469 328)  (469 328)  routing T_9_20.lc_trk_g0_5 <X> T_9_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 328)  (470 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (474 328)  (474 328)  LC_4 Logic Functioning bit
 (37 8)  (475 328)  (475 328)  LC_4 Logic Functioning bit
 (42 8)  (480 328)  (480 328)  LC_4 Logic Functioning bit
 (48 8)  (486 328)  (486 328)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (488 328)  (488 328)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (489 328)  (489 328)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (490 328)  (490 328)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (26 9)  (464 329)  (464 329)  routing T_9_20.lc_trk_g2_6 <X> T_9_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 329)  (466 329)  routing T_9_20.lc_trk_g2_6 <X> T_9_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 329)  (467 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (474 329)  (474 329)  LC_4 Logic Functioning bit
 (37 9)  (475 329)  (475 329)  LC_4 Logic Functioning bit
 (43 9)  (481 329)  (481 329)  LC_4 Logic Functioning bit
 (53 9)  (491 329)  (491 329)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (22 11)  (460 331)  (460 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (17 12)  (455 332)  (455 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 332)  (456 332)  routing T_9_20.wire_logic_cluster/lc_1/out <X> T_9_20.lc_trk_g3_1
 (21 12)  (459 332)  (459 332)  routing T_9_20.sp4_v_t_22 <X> T_9_20.lc_trk_g3_3
 (22 12)  (460 332)  (460 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (461 332)  (461 332)  routing T_9_20.sp4_v_t_22 <X> T_9_20.lc_trk_g3_3
 (25 12)  (463 332)  (463 332)  routing T_9_20.wire_logic_cluster/lc_2/out <X> T_9_20.lc_trk_g3_2
 (21 13)  (459 333)  (459 333)  routing T_9_20.sp4_v_t_22 <X> T_9_20.lc_trk_g3_3
 (22 13)  (460 333)  (460 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (3 14)  (441 334)  (441 334)  routing T_9_20.sp12_h_r_1 <X> T_9_20.sp12_v_t_22
 (27 14)  (465 334)  (465 334)  routing T_9_20.lc_trk_g3_1 <X> T_9_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 334)  (466 334)  routing T_9_20.lc_trk_g3_1 <X> T_9_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 334)  (467 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (470 334)  (470 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (41 14)  (479 334)  (479 334)  LC_7 Logic Functioning bit
 (43 14)  (481 334)  (481 334)  LC_7 Logic Functioning bit
 (48 14)  (486 334)  (486 334)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (51 14)  (489 334)  (489 334)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (3 15)  (441 335)  (441 335)  routing T_9_20.sp12_h_r_1 <X> T_9_20.sp12_v_t_22
 (31 15)  (469 335)  (469 335)  routing T_9_20.lc_trk_g0_2 <X> T_9_20.wire_logic_cluster/lc_7/in_3
 (41 15)  (479 335)  (479 335)  LC_7 Logic Functioning bit
 (43 15)  (481 335)  (481 335)  LC_7 Logic Functioning bit
 (46 15)  (484 335)  (484 335)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (51 15)  (489 335)  (489 335)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_10_20

 (14 0)  (506 320)  (506 320)  routing T_10_20.wire_logic_cluster/lc_0/out <X> T_10_20.lc_trk_g0_0
 (15 0)  (507 320)  (507 320)  routing T_10_20.lft_op_1 <X> T_10_20.lc_trk_g0_1
 (17 0)  (509 320)  (509 320)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (510 320)  (510 320)  routing T_10_20.lft_op_1 <X> T_10_20.lc_trk_g0_1
 (26 0)  (518 320)  (518 320)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (519 320)  (519 320)  routing T_10_20.lc_trk_g3_0 <X> T_10_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 320)  (520 320)  routing T_10_20.lc_trk_g3_0 <X> T_10_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 320)  (521 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 320)  (523 320)  routing T_10_20.lc_trk_g1_4 <X> T_10_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 320)  (524 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 320)  (526 320)  routing T_10_20.lc_trk_g1_4 <X> T_10_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 320)  (528 320)  LC_0 Logic Functioning bit
 (38 0)  (530 320)  (530 320)  LC_0 Logic Functioning bit
 (42 0)  (534 320)  (534 320)  LC_0 Logic Functioning bit
 (43 0)  (535 320)  (535 320)  LC_0 Logic Functioning bit
 (45 0)  (537 320)  (537 320)  LC_0 Logic Functioning bit
 (17 1)  (509 321)  (509 321)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (27 1)  (519 321)  (519 321)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 321)  (520 321)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 321)  (521 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (524 321)  (524 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (42 1)  (534 321)  (534 321)  LC_0 Logic Functioning bit
 (43 1)  (535 321)  (535 321)  LC_0 Logic Functioning bit
 (52 1)  (544 321)  (544 321)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (492 322)  (492 322)  routing T_10_20.glb_netwk_6 <X> T_10_20.wire_logic_cluster/lc_7/clk
 (1 2)  (493 322)  (493 322)  routing T_10_20.glb_netwk_6 <X> T_10_20.wire_logic_cluster/lc_7/clk
 (2 2)  (494 322)  (494 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (518 322)  (518 322)  routing T_10_20.lc_trk_g1_4 <X> T_10_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (519 322)  (519 322)  routing T_10_20.lc_trk_g3_1 <X> T_10_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 322)  (520 322)  routing T_10_20.lc_trk_g3_1 <X> T_10_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 322)  (521 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 322)  (523 322)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 322)  (524 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 322)  (525 322)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 322)  (526 322)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 322)  (528 322)  LC_1 Logic Functioning bit
 (45 2)  (537 322)  (537 322)  LC_1 Logic Functioning bit
 (27 3)  (519 323)  (519 323)  routing T_10_20.lc_trk_g1_4 <X> T_10_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 323)  (521 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (524 323)  (524 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (525 323)  (525 323)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.input_2_1
 (34 3)  (526 323)  (526 323)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.input_2_1
 (35 3)  (527 323)  (527 323)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.input_2_1
 (36 3)  (528 323)  (528 323)  LC_1 Logic Functioning bit
 (37 3)  (529 323)  (529 323)  LC_1 Logic Functioning bit
 (38 3)  (530 323)  (530 323)  LC_1 Logic Functioning bit
 (41 3)  (533 323)  (533 323)  LC_1 Logic Functioning bit
 (43 3)  (535 323)  (535 323)  LC_1 Logic Functioning bit
 (14 4)  (506 324)  (506 324)  routing T_10_20.lft_op_0 <X> T_10_20.lc_trk_g1_0
 (21 4)  (513 324)  (513 324)  routing T_10_20.lft_op_3 <X> T_10_20.lc_trk_g1_3
 (22 4)  (514 324)  (514 324)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (516 324)  (516 324)  routing T_10_20.lft_op_3 <X> T_10_20.lc_trk_g1_3
 (25 4)  (517 324)  (517 324)  routing T_10_20.lft_op_2 <X> T_10_20.lc_trk_g1_2
 (26 4)  (518 324)  (518 324)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (519 324)  (519 324)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 324)  (520 324)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 324)  (521 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 324)  (523 324)  routing T_10_20.lc_trk_g1_4 <X> T_10_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 324)  (524 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 324)  (526 324)  routing T_10_20.lc_trk_g1_4 <X> T_10_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 324)  (528 324)  LC_2 Logic Functioning bit
 (41 4)  (533 324)  (533 324)  LC_2 Logic Functioning bit
 (43 4)  (535 324)  (535 324)  LC_2 Logic Functioning bit
 (45 4)  (537 324)  (537 324)  LC_2 Logic Functioning bit
 (15 5)  (507 325)  (507 325)  routing T_10_20.lft_op_0 <X> T_10_20.lc_trk_g1_0
 (17 5)  (509 325)  (509 325)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (514 325)  (514 325)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (516 325)  (516 325)  routing T_10_20.lft_op_2 <X> T_10_20.lc_trk_g1_2
 (27 5)  (519 325)  (519 325)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 325)  (520 325)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 325)  (521 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 325)  (522 325)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.wire_logic_cluster/lc_2/in_1
 (32 5)  (524 325)  (524 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (525 325)  (525 325)  routing T_10_20.lc_trk_g3_3 <X> T_10_20.input_2_2
 (34 5)  (526 325)  (526 325)  routing T_10_20.lc_trk_g3_3 <X> T_10_20.input_2_2
 (35 5)  (527 325)  (527 325)  routing T_10_20.lc_trk_g3_3 <X> T_10_20.input_2_2
 (37 5)  (529 325)  (529 325)  LC_2 Logic Functioning bit
 (41 5)  (533 325)  (533 325)  LC_2 Logic Functioning bit
 (43 5)  (535 325)  (535 325)  LC_2 Logic Functioning bit
 (14 6)  (506 326)  (506 326)  routing T_10_20.lft_op_4 <X> T_10_20.lc_trk_g1_4
 (17 6)  (509 326)  (509 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (510 326)  (510 326)  routing T_10_20.wire_logic_cluster/lc_5/out <X> T_10_20.lc_trk_g1_5
 (25 6)  (517 326)  (517 326)  routing T_10_20.sp4_v_t_3 <X> T_10_20.lc_trk_g1_6
 (26 6)  (518 326)  (518 326)  routing T_10_20.lc_trk_g1_4 <X> T_10_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (519 326)  (519 326)  routing T_10_20.lc_trk_g3_3 <X> T_10_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 326)  (520 326)  routing T_10_20.lc_trk_g3_3 <X> T_10_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 326)  (521 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (523 326)  (523 326)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 326)  (524 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 326)  (525 326)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 326)  (526 326)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_3/in_3
 (35 6)  (527 326)  (527 326)  routing T_10_20.lc_trk_g2_5 <X> T_10_20.input_2_3
 (36 6)  (528 326)  (528 326)  LC_3 Logic Functioning bit
 (45 6)  (537 326)  (537 326)  LC_3 Logic Functioning bit
 (15 7)  (507 327)  (507 327)  routing T_10_20.lft_op_4 <X> T_10_20.lc_trk_g1_4
 (17 7)  (509 327)  (509 327)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (514 327)  (514 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (515 327)  (515 327)  routing T_10_20.sp4_v_t_3 <X> T_10_20.lc_trk_g1_6
 (25 7)  (517 327)  (517 327)  routing T_10_20.sp4_v_t_3 <X> T_10_20.lc_trk_g1_6
 (27 7)  (519 327)  (519 327)  routing T_10_20.lc_trk_g1_4 <X> T_10_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 327)  (521 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 327)  (522 327)  routing T_10_20.lc_trk_g3_3 <X> T_10_20.wire_logic_cluster/lc_3/in_1
 (32 7)  (524 327)  (524 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (525 327)  (525 327)  routing T_10_20.lc_trk_g2_5 <X> T_10_20.input_2_3
 (36 7)  (528 327)  (528 327)  LC_3 Logic Functioning bit
 (37 7)  (529 327)  (529 327)  LC_3 Logic Functioning bit
 (38 7)  (530 327)  (530 327)  LC_3 Logic Functioning bit
 (41 7)  (533 327)  (533 327)  LC_3 Logic Functioning bit
 (43 7)  (535 327)  (535 327)  LC_3 Logic Functioning bit
 (3 8)  (495 328)  (495 328)  routing T_10_20.sp12_h_r_1 <X> T_10_20.sp12_v_b_1
 (26 8)  (518 328)  (518 328)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_4/in_0
 (29 8)  (521 328)  (521 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (524 328)  (524 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 328)  (526 328)  routing T_10_20.lc_trk_g1_2 <X> T_10_20.wire_logic_cluster/lc_4/in_3
 (35 8)  (527 328)  (527 328)  routing T_10_20.lc_trk_g1_5 <X> T_10_20.input_2_4
 (38 8)  (530 328)  (530 328)  LC_4 Logic Functioning bit
 (39 8)  (531 328)  (531 328)  LC_4 Logic Functioning bit
 (3 9)  (495 329)  (495 329)  routing T_10_20.sp12_h_r_1 <X> T_10_20.sp12_v_b_1
 (27 9)  (519 329)  (519 329)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 329)  (520 329)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 329)  (521 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 329)  (523 329)  routing T_10_20.lc_trk_g1_2 <X> T_10_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (524 329)  (524 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (526 329)  (526 329)  routing T_10_20.lc_trk_g1_5 <X> T_10_20.input_2_4
 (38 9)  (530 329)  (530 329)  LC_4 Logic Functioning bit
 (39 9)  (531 329)  (531 329)  LC_4 Logic Functioning bit
 (40 9)  (532 329)  (532 329)  LC_4 Logic Functioning bit
 (41 9)  (533 329)  (533 329)  LC_4 Logic Functioning bit
 (16 10)  (508 330)  (508 330)  routing T_10_20.sp12_v_b_21 <X> T_10_20.lc_trk_g2_5
 (17 10)  (509 330)  (509 330)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (26 10)  (518 330)  (518 330)  routing T_10_20.lc_trk_g1_6 <X> T_10_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (519 330)  (519 330)  routing T_10_20.lc_trk_g1_3 <X> T_10_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 330)  (521 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 330)  (523 330)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 330)  (524 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 330)  (525 330)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (526 330)  (526 330)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_5/in_3
 (38 10)  (530 330)  (530 330)  LC_5 Logic Functioning bit
 (39 10)  (531 330)  (531 330)  LC_5 Logic Functioning bit
 (40 10)  (532 330)  (532 330)  LC_5 Logic Functioning bit
 (41 10)  (533 330)  (533 330)  LC_5 Logic Functioning bit
 (45 10)  (537 330)  (537 330)  LC_5 Logic Functioning bit
 (47 10)  (539 330)  (539 330)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (542 330)  (542 330)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (510 331)  (510 331)  routing T_10_20.sp12_v_b_21 <X> T_10_20.lc_trk_g2_5
 (26 11)  (518 331)  (518 331)  routing T_10_20.lc_trk_g1_6 <X> T_10_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 331)  (519 331)  routing T_10_20.lc_trk_g1_6 <X> T_10_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 331)  (521 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 331)  (522 331)  routing T_10_20.lc_trk_g1_3 <X> T_10_20.wire_logic_cluster/lc_5/in_1
 (38 11)  (530 331)  (530 331)  LC_5 Logic Functioning bit
 (39 11)  (531 331)  (531 331)  LC_5 Logic Functioning bit
 (40 11)  (532 331)  (532 331)  LC_5 Logic Functioning bit
 (14 12)  (506 332)  (506 332)  routing T_10_20.rgt_op_0 <X> T_10_20.lc_trk_g3_0
 (17 12)  (509 332)  (509 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 332)  (510 332)  routing T_10_20.wire_logic_cluster/lc_1/out <X> T_10_20.lc_trk_g3_1
 (21 12)  (513 332)  (513 332)  routing T_10_20.wire_logic_cluster/lc_3/out <X> T_10_20.lc_trk_g3_3
 (22 12)  (514 332)  (514 332)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (517 332)  (517 332)  routing T_10_20.wire_logic_cluster/lc_2/out <X> T_10_20.lc_trk_g3_2
 (29 12)  (521 332)  (521 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (524 332)  (524 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 332)  (526 332)  routing T_10_20.lc_trk_g1_0 <X> T_10_20.wire_logic_cluster/lc_6/in_3
 (37 12)  (529 332)  (529 332)  LC_6 Logic Functioning bit
 (39 12)  (531 332)  (531 332)  LC_6 Logic Functioning bit
 (3 13)  (495 333)  (495 333)  routing T_10_20.sp12_h_l_22 <X> T_10_20.sp12_h_r_1
 (15 13)  (507 333)  (507 333)  routing T_10_20.rgt_op_0 <X> T_10_20.lc_trk_g3_0
 (17 13)  (509 333)  (509 333)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (514 333)  (514 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (37 13)  (529 333)  (529 333)  LC_6 Logic Functioning bit
 (39 13)  (531 333)  (531 333)  LC_6 Logic Functioning bit
 (52 13)  (544 333)  (544 333)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (15 14)  (507 334)  (507 334)  routing T_10_20.tnl_op_5 <X> T_10_20.lc_trk_g3_5
 (17 14)  (509 334)  (509 334)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (18 15)  (510 335)  (510 335)  routing T_10_20.tnl_op_5 <X> T_10_20.lc_trk_g3_5


LogicTile_11_20

 (21 0)  (567 320)  (567 320)  routing T_11_20.wire_logic_cluster/lc_3/out <X> T_11_20.lc_trk_g0_3
 (22 0)  (568 320)  (568 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (572 320)  (572 320)  routing T_11_20.lc_trk_g1_7 <X> T_11_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 320)  (573 320)  routing T_11_20.lc_trk_g1_0 <X> T_11_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 320)  (575 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 320)  (577 320)  routing T_11_20.lc_trk_g1_4 <X> T_11_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 320)  (578 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 320)  (580 320)  routing T_11_20.lc_trk_g1_4 <X> T_11_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 320)  (582 320)  LC_0 Logic Functioning bit
 (41 0)  (587 320)  (587 320)  LC_0 Logic Functioning bit
 (43 0)  (589 320)  (589 320)  LC_0 Logic Functioning bit
 (45 0)  (591 320)  (591 320)  LC_0 Logic Functioning bit
 (46 0)  (592 320)  (592 320)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (572 321)  (572 321)  routing T_11_20.lc_trk_g1_7 <X> T_11_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 321)  (573 321)  routing T_11_20.lc_trk_g1_7 <X> T_11_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 321)  (575 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (578 321)  (578 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (580 321)  (580 321)  routing T_11_20.lc_trk_g1_1 <X> T_11_20.input_2_0
 (37 1)  (583 321)  (583 321)  LC_0 Logic Functioning bit
 (41 1)  (587 321)  (587 321)  LC_0 Logic Functioning bit
 (43 1)  (589 321)  (589 321)  LC_0 Logic Functioning bit
 (0 2)  (546 322)  (546 322)  routing T_11_20.glb_netwk_6 <X> T_11_20.wire_logic_cluster/lc_7/clk
 (1 2)  (547 322)  (547 322)  routing T_11_20.glb_netwk_6 <X> T_11_20.wire_logic_cluster/lc_7/clk
 (2 2)  (548 322)  (548 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (567 322)  (567 322)  routing T_11_20.wire_logic_cluster/lc_7/out <X> T_11_20.lc_trk_g0_7
 (22 2)  (568 322)  (568 322)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (26 2)  (572 322)  (572 322)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 322)  (573 322)  routing T_11_20.lc_trk_g1_7 <X> T_11_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 322)  (575 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 322)  (576 322)  routing T_11_20.lc_trk_g1_7 <X> T_11_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 322)  (578 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 322)  (579 322)  routing T_11_20.lc_trk_g3_1 <X> T_11_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 322)  (580 322)  routing T_11_20.lc_trk_g3_1 <X> T_11_20.wire_logic_cluster/lc_1/in_3
 (35 2)  (581 322)  (581 322)  routing T_11_20.lc_trk_g2_5 <X> T_11_20.input_2_1
 (36 2)  (582 322)  (582 322)  LC_1 Logic Functioning bit
 (37 2)  (583 322)  (583 322)  LC_1 Logic Functioning bit
 (39 2)  (585 322)  (585 322)  LC_1 Logic Functioning bit
 (43 2)  (589 322)  (589 322)  LC_1 Logic Functioning bit
 (45 2)  (591 322)  (591 322)  LC_1 Logic Functioning bit
 (47 2)  (593 322)  (593 322)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (14 3)  (560 323)  (560 323)  routing T_11_20.sp12_h_r_20 <X> T_11_20.lc_trk_g0_4
 (16 3)  (562 323)  (562 323)  routing T_11_20.sp12_h_r_20 <X> T_11_20.lc_trk_g0_4
 (17 3)  (563 323)  (563 323)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (26 3)  (572 323)  (572 323)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 323)  (573 323)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 323)  (574 323)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 323)  (575 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 323)  (576 323)  routing T_11_20.lc_trk_g1_7 <X> T_11_20.wire_logic_cluster/lc_1/in_1
 (32 3)  (578 323)  (578 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (579 323)  (579 323)  routing T_11_20.lc_trk_g2_5 <X> T_11_20.input_2_1
 (36 3)  (582 323)  (582 323)  LC_1 Logic Functioning bit
 (37 3)  (583 323)  (583 323)  LC_1 Logic Functioning bit
 (38 3)  (584 323)  (584 323)  LC_1 Logic Functioning bit
 (39 3)  (585 323)  (585 323)  LC_1 Logic Functioning bit
 (14 4)  (560 324)  (560 324)  routing T_11_20.wire_logic_cluster/lc_0/out <X> T_11_20.lc_trk_g1_0
 (15 4)  (561 324)  (561 324)  routing T_11_20.bot_op_1 <X> T_11_20.lc_trk_g1_1
 (17 4)  (563 324)  (563 324)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (568 324)  (568 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (569 324)  (569 324)  routing T_11_20.sp4_v_b_19 <X> T_11_20.lc_trk_g1_3
 (24 4)  (570 324)  (570 324)  routing T_11_20.sp4_v_b_19 <X> T_11_20.lc_trk_g1_3
 (27 4)  (573 324)  (573 324)  routing T_11_20.lc_trk_g3_2 <X> T_11_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 324)  (574 324)  routing T_11_20.lc_trk_g3_2 <X> T_11_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 324)  (575 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 324)  (578 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 324)  (579 324)  routing T_11_20.lc_trk_g3_0 <X> T_11_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 324)  (580 324)  routing T_11_20.lc_trk_g3_0 <X> T_11_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 324)  (582 324)  LC_2 Logic Functioning bit
 (38 4)  (584 324)  (584 324)  LC_2 Logic Functioning bit
 (41 4)  (587 324)  (587 324)  LC_2 Logic Functioning bit
 (43 4)  (589 324)  (589 324)  LC_2 Logic Functioning bit
 (45 4)  (591 324)  (591 324)  LC_2 Logic Functioning bit
 (51 4)  (597 324)  (597 324)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (17 5)  (563 325)  (563 325)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (572 325)  (572 325)  routing T_11_20.lc_trk_g1_3 <X> T_11_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 325)  (573 325)  routing T_11_20.lc_trk_g1_3 <X> T_11_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 325)  (575 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 325)  (576 325)  routing T_11_20.lc_trk_g3_2 <X> T_11_20.wire_logic_cluster/lc_2/in_1
 (37 5)  (583 325)  (583 325)  LC_2 Logic Functioning bit
 (39 5)  (585 325)  (585 325)  LC_2 Logic Functioning bit
 (41 5)  (587 325)  (587 325)  LC_2 Logic Functioning bit
 (43 5)  (589 325)  (589 325)  LC_2 Logic Functioning bit
 (21 6)  (567 326)  (567 326)  routing T_11_20.sp4_v_b_15 <X> T_11_20.lc_trk_g1_7
 (22 6)  (568 326)  (568 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (569 326)  (569 326)  routing T_11_20.sp4_v_b_15 <X> T_11_20.lc_trk_g1_7
 (25 6)  (571 326)  (571 326)  routing T_11_20.sp12_h_l_5 <X> T_11_20.lc_trk_g1_6
 (27 6)  (573 326)  (573 326)  routing T_11_20.lc_trk_g1_7 <X> T_11_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 326)  (575 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 326)  (576 326)  routing T_11_20.lc_trk_g1_7 <X> T_11_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 326)  (577 326)  routing T_11_20.lc_trk_g0_4 <X> T_11_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 326)  (578 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (581 326)  (581 326)  routing T_11_20.lc_trk_g1_6 <X> T_11_20.input_2_3
 (36 6)  (582 326)  (582 326)  LC_3 Logic Functioning bit
 (41 6)  (587 326)  (587 326)  LC_3 Logic Functioning bit
 (43 6)  (589 326)  (589 326)  LC_3 Logic Functioning bit
 (45 6)  (591 326)  (591 326)  LC_3 Logic Functioning bit
 (14 7)  (560 327)  (560 327)  routing T_11_20.sp12_h_r_20 <X> T_11_20.lc_trk_g1_4
 (16 7)  (562 327)  (562 327)  routing T_11_20.sp12_h_r_20 <X> T_11_20.lc_trk_g1_4
 (17 7)  (563 327)  (563 327)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (21 7)  (567 327)  (567 327)  routing T_11_20.sp4_v_b_15 <X> T_11_20.lc_trk_g1_7
 (22 7)  (568 327)  (568 327)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (570 327)  (570 327)  routing T_11_20.sp12_h_l_5 <X> T_11_20.lc_trk_g1_6
 (25 7)  (571 327)  (571 327)  routing T_11_20.sp12_h_l_5 <X> T_11_20.lc_trk_g1_6
 (26 7)  (572 327)  (572 327)  routing T_11_20.lc_trk_g0_3 <X> T_11_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 327)  (575 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 327)  (576 327)  routing T_11_20.lc_trk_g1_7 <X> T_11_20.wire_logic_cluster/lc_3/in_1
 (32 7)  (578 327)  (578 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (580 327)  (580 327)  routing T_11_20.lc_trk_g1_6 <X> T_11_20.input_2_3
 (35 7)  (581 327)  (581 327)  routing T_11_20.lc_trk_g1_6 <X> T_11_20.input_2_3
 (36 7)  (582 327)  (582 327)  LC_3 Logic Functioning bit
 (40 7)  (586 327)  (586 327)  LC_3 Logic Functioning bit
 (42 7)  (588 327)  (588 327)  LC_3 Logic Functioning bit
 (3 8)  (549 328)  (549 328)  routing T_11_20.sp12_h_r_1 <X> T_11_20.sp12_v_b_1
 (3 9)  (549 329)  (549 329)  routing T_11_20.sp12_h_r_1 <X> T_11_20.sp12_v_b_1
 (17 10)  (563 330)  (563 330)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (564 330)  (564 330)  routing T_11_20.wire_logic_cluster/lc_5/out <X> T_11_20.lc_trk_g2_5
 (25 10)  (571 330)  (571 330)  routing T_11_20.wire_logic_cluster/lc_6/out <X> T_11_20.lc_trk_g2_6
 (27 10)  (573 330)  (573 330)  routing T_11_20.lc_trk_g1_7 <X> T_11_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 330)  (575 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 330)  (576 330)  routing T_11_20.lc_trk_g1_7 <X> T_11_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 330)  (577 330)  routing T_11_20.lc_trk_g0_4 <X> T_11_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 330)  (578 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (581 330)  (581 330)  routing T_11_20.lc_trk_g2_5 <X> T_11_20.input_2_5
 (36 10)  (582 330)  (582 330)  LC_5 Logic Functioning bit
 (38 10)  (584 330)  (584 330)  LC_5 Logic Functioning bit
 (42 10)  (588 330)  (588 330)  LC_5 Logic Functioning bit
 (43 10)  (589 330)  (589 330)  LC_5 Logic Functioning bit
 (45 10)  (591 330)  (591 330)  LC_5 Logic Functioning bit
 (22 11)  (568 331)  (568 331)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (572 331)  (572 331)  routing T_11_20.lc_trk_g0_3 <X> T_11_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 331)  (575 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 331)  (576 331)  routing T_11_20.lc_trk_g1_7 <X> T_11_20.wire_logic_cluster/lc_5/in_1
 (32 11)  (578 331)  (578 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (579 331)  (579 331)  routing T_11_20.lc_trk_g2_5 <X> T_11_20.input_2_5
 (42 11)  (588 331)  (588 331)  LC_5 Logic Functioning bit
 (43 11)  (589 331)  (589 331)  LC_5 Logic Functioning bit
 (17 12)  (563 332)  (563 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 332)  (564 332)  routing T_11_20.wire_logic_cluster/lc_1/out <X> T_11_20.lc_trk_g3_1
 (25 12)  (571 332)  (571 332)  routing T_11_20.wire_logic_cluster/lc_2/out <X> T_11_20.lc_trk_g3_2
 (26 12)  (572 332)  (572 332)  routing T_11_20.lc_trk_g1_7 <X> T_11_20.wire_logic_cluster/lc_6/in_0
 (28 12)  (574 332)  (574 332)  routing T_11_20.lc_trk_g2_5 <X> T_11_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 332)  (575 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 332)  (576 332)  routing T_11_20.lc_trk_g2_5 <X> T_11_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 332)  (577 332)  routing T_11_20.lc_trk_g1_4 <X> T_11_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 332)  (578 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 332)  (580 332)  routing T_11_20.lc_trk_g1_4 <X> T_11_20.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 332)  (581 332)  routing T_11_20.lc_trk_g2_6 <X> T_11_20.input_2_6
 (36 12)  (582 332)  (582 332)  LC_6 Logic Functioning bit
 (38 12)  (584 332)  (584 332)  LC_6 Logic Functioning bit
 (42 12)  (588 332)  (588 332)  LC_6 Logic Functioning bit
 (43 12)  (589 332)  (589 332)  LC_6 Logic Functioning bit
 (45 12)  (591 332)  (591 332)  LC_6 Logic Functioning bit
 (14 13)  (560 333)  (560 333)  routing T_11_20.sp4_r_v_b_40 <X> T_11_20.lc_trk_g3_0
 (17 13)  (563 333)  (563 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (568 333)  (568 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (572 333)  (572 333)  routing T_11_20.lc_trk_g1_7 <X> T_11_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 333)  (573 333)  routing T_11_20.lc_trk_g1_7 <X> T_11_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 333)  (575 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (578 333)  (578 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (579 333)  (579 333)  routing T_11_20.lc_trk_g2_6 <X> T_11_20.input_2_6
 (35 13)  (581 333)  (581 333)  routing T_11_20.lc_trk_g2_6 <X> T_11_20.input_2_6
 (42 13)  (588 333)  (588 333)  LC_6 Logic Functioning bit
 (43 13)  (589 333)  (589 333)  LC_6 Logic Functioning bit
 (25 14)  (571 334)  (571 334)  routing T_11_20.sp4_h_r_38 <X> T_11_20.lc_trk_g3_6
 (26 14)  (572 334)  (572 334)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 334)  (573 334)  routing T_11_20.lc_trk_g1_7 <X> T_11_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 334)  (575 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 334)  (576 334)  routing T_11_20.lc_trk_g1_7 <X> T_11_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 334)  (578 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 334)  (580 334)  routing T_11_20.lc_trk_g1_1 <X> T_11_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (581 334)  (581 334)  routing T_11_20.lc_trk_g0_7 <X> T_11_20.input_2_7
 (36 14)  (582 334)  (582 334)  LC_7 Logic Functioning bit
 (37 14)  (583 334)  (583 334)  LC_7 Logic Functioning bit
 (38 14)  (584 334)  (584 334)  LC_7 Logic Functioning bit
 (42 14)  (588 334)  (588 334)  LC_7 Logic Functioning bit
 (45 14)  (591 334)  (591 334)  LC_7 Logic Functioning bit
 (52 14)  (598 334)  (598 334)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (5 15)  (551 335)  (551 335)  routing T_11_20.sp4_h_l_44 <X> T_11_20.sp4_v_t_44
 (22 15)  (568 335)  (568 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (569 335)  (569 335)  routing T_11_20.sp4_h_r_38 <X> T_11_20.lc_trk_g3_6
 (24 15)  (570 335)  (570 335)  routing T_11_20.sp4_h_r_38 <X> T_11_20.lc_trk_g3_6
 (26 15)  (572 335)  (572 335)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (573 335)  (573 335)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 335)  (574 335)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 335)  (575 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 335)  (576 335)  routing T_11_20.lc_trk_g1_7 <X> T_11_20.wire_logic_cluster/lc_7/in_1
 (32 15)  (578 335)  (578 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (581 335)  (581 335)  routing T_11_20.lc_trk_g0_7 <X> T_11_20.input_2_7
 (36 15)  (582 335)  (582 335)  LC_7 Logic Functioning bit
 (37 15)  (583 335)  (583 335)  LC_7 Logic Functioning bit
 (42 15)  (588 335)  (588 335)  LC_7 Logic Functioning bit
 (43 15)  (589 335)  (589 335)  LC_7 Logic Functioning bit
 (52 15)  (598 335)  (598 335)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_12_20

 (17 0)  (617 320)  (617 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (27 0)  (627 320)  (627 320)  routing T_12_20.lc_trk_g3_4 <X> T_12_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 320)  (628 320)  routing T_12_20.lc_trk_g3_4 <X> T_12_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 320)  (629 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 320)  (630 320)  routing T_12_20.lc_trk_g3_4 <X> T_12_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 320)  (631 320)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 320)  (632 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 320)  (634 320)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 320)  (636 320)  LC_0 Logic Functioning bit
 (37 0)  (637 320)  (637 320)  LC_0 Logic Functioning bit
 (39 0)  (639 320)  (639 320)  LC_0 Logic Functioning bit
 (41 0)  (641 320)  (641 320)  LC_0 Logic Functioning bit
 (43 0)  (643 320)  (643 320)  LC_0 Logic Functioning bit
 (5 1)  (605 321)  (605 321)  routing T_12_20.sp4_h_r_0 <X> T_12_20.sp4_v_b_0
 (26 1)  (626 321)  (626 321)  routing T_12_20.lc_trk_g2_2 <X> T_12_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 321)  (628 321)  routing T_12_20.lc_trk_g2_2 <X> T_12_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 321)  (629 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 321)  (632 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (634 321)  (634 321)  routing T_12_20.lc_trk_g1_1 <X> T_12_20.input_2_0
 (36 1)  (636 321)  (636 321)  LC_0 Logic Functioning bit
 (37 1)  (637 321)  (637 321)  LC_0 Logic Functioning bit
 (39 1)  (639 321)  (639 321)  LC_0 Logic Functioning bit
 (53 1)  (653 321)  (653 321)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (600 322)  (600 322)  routing T_12_20.glb_netwk_6 <X> T_12_20.wire_logic_cluster/lc_7/clk
 (1 2)  (601 322)  (601 322)  routing T_12_20.glb_netwk_6 <X> T_12_20.wire_logic_cluster/lc_7/clk
 (2 2)  (602 322)  (602 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (614 322)  (614 322)  routing T_12_20.wire_logic_cluster/lc_4/out <X> T_12_20.lc_trk_g0_4
 (15 2)  (615 322)  (615 322)  routing T_12_20.bot_op_5 <X> T_12_20.lc_trk_g0_5
 (17 2)  (617 322)  (617 322)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (21 2)  (621 322)  (621 322)  routing T_12_20.sp4_v_b_7 <X> T_12_20.lc_trk_g0_7
 (22 2)  (622 322)  (622 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (623 322)  (623 322)  routing T_12_20.sp4_v_b_7 <X> T_12_20.lc_trk_g0_7
 (9 3)  (609 323)  (609 323)  routing T_12_20.sp4_v_b_5 <X> T_12_20.sp4_v_t_36
 (10 3)  (610 323)  (610 323)  routing T_12_20.sp4_v_b_5 <X> T_12_20.sp4_v_t_36
 (17 3)  (617 323)  (617 323)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (4 4)  (604 324)  (604 324)  routing T_12_20.sp4_h_l_38 <X> T_12_20.sp4_v_b_3
 (15 4)  (615 324)  (615 324)  routing T_12_20.lft_op_1 <X> T_12_20.lc_trk_g1_1
 (17 4)  (617 324)  (617 324)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (618 324)  (618 324)  routing T_12_20.lft_op_1 <X> T_12_20.lc_trk_g1_1
 (25 4)  (625 324)  (625 324)  routing T_12_20.sp4_v_b_10 <X> T_12_20.lc_trk_g1_2
 (27 4)  (627 324)  (627 324)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 324)  (629 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 324)  (631 324)  routing T_12_20.lc_trk_g2_5 <X> T_12_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 324)  (632 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 324)  (633 324)  routing T_12_20.lc_trk_g2_5 <X> T_12_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 324)  (636 324)  LC_2 Logic Functioning bit
 (38 4)  (638 324)  (638 324)  LC_2 Logic Functioning bit
 (41 4)  (641 324)  (641 324)  LC_2 Logic Functioning bit
 (43 4)  (643 324)  (643 324)  LC_2 Logic Functioning bit
 (45 4)  (645 324)  (645 324)  LC_2 Logic Functioning bit
 (52 4)  (652 324)  (652 324)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (5 5)  (605 325)  (605 325)  routing T_12_20.sp4_h_l_38 <X> T_12_20.sp4_v_b_3
 (6 5)  (606 325)  (606 325)  routing T_12_20.sp4_h_l_38 <X> T_12_20.sp4_h_r_3
 (22 5)  (622 325)  (622 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (623 325)  (623 325)  routing T_12_20.sp4_v_b_10 <X> T_12_20.lc_trk_g1_2
 (25 5)  (625 325)  (625 325)  routing T_12_20.sp4_v_b_10 <X> T_12_20.lc_trk_g1_2
 (26 5)  (626 325)  (626 325)  routing T_12_20.lc_trk_g2_2 <X> T_12_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 325)  (628 325)  routing T_12_20.lc_trk_g2_2 <X> T_12_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 325)  (629 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 325)  (630 325)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_2/in_1
 (36 5)  (636 325)  (636 325)  LC_2 Logic Functioning bit
 (38 5)  (638 325)  (638 325)  LC_2 Logic Functioning bit
 (40 5)  (640 325)  (640 325)  LC_2 Logic Functioning bit
 (42 5)  (642 325)  (642 325)  LC_2 Logic Functioning bit
 (14 6)  (614 326)  (614 326)  routing T_12_20.sp4_h_l_1 <X> T_12_20.lc_trk_g1_4
 (17 6)  (617 326)  (617 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 326)  (618 326)  routing T_12_20.wire_logic_cluster/lc_5/out <X> T_12_20.lc_trk_g1_5
 (26 6)  (626 326)  (626 326)  routing T_12_20.lc_trk_g3_4 <X> T_12_20.wire_logic_cluster/lc_3/in_0
 (28 6)  (628 326)  (628 326)  routing T_12_20.lc_trk_g2_6 <X> T_12_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 326)  (629 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 326)  (630 326)  routing T_12_20.lc_trk_g2_6 <X> T_12_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 326)  (632 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 326)  (633 326)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 326)  (634 326)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_3/in_3
 (35 6)  (635 326)  (635 326)  routing T_12_20.lc_trk_g0_5 <X> T_12_20.input_2_3
 (36 6)  (636 326)  (636 326)  LC_3 Logic Functioning bit
 (37 6)  (637 326)  (637 326)  LC_3 Logic Functioning bit
 (43 6)  (643 326)  (643 326)  LC_3 Logic Functioning bit
 (15 7)  (615 327)  (615 327)  routing T_12_20.sp4_h_l_1 <X> T_12_20.lc_trk_g1_4
 (16 7)  (616 327)  (616 327)  routing T_12_20.sp4_h_l_1 <X> T_12_20.lc_trk_g1_4
 (17 7)  (617 327)  (617 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (27 7)  (627 327)  (627 327)  routing T_12_20.lc_trk_g3_4 <X> T_12_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 327)  (628 327)  routing T_12_20.lc_trk_g3_4 <X> T_12_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 327)  (629 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 327)  (630 327)  routing T_12_20.lc_trk_g2_6 <X> T_12_20.wire_logic_cluster/lc_3/in_1
 (32 7)  (632 327)  (632 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (636 327)  (636 327)  LC_3 Logic Functioning bit
 (37 7)  (637 327)  (637 327)  LC_3 Logic Functioning bit
 (38 7)  (638 327)  (638 327)  LC_3 Logic Functioning bit
 (41 7)  (641 327)  (641 327)  LC_3 Logic Functioning bit
 (42 7)  (642 327)  (642 327)  LC_3 Logic Functioning bit
 (5 8)  (605 328)  (605 328)  routing T_12_20.sp4_h_l_38 <X> T_12_20.sp4_h_r_6
 (14 8)  (614 328)  (614 328)  routing T_12_20.sp4_v_t_21 <X> T_12_20.lc_trk_g2_0
 (25 8)  (625 328)  (625 328)  routing T_12_20.wire_logic_cluster/lc_2/out <X> T_12_20.lc_trk_g2_2
 (26 8)  (626 328)  (626 328)  routing T_12_20.lc_trk_g0_4 <X> T_12_20.wire_logic_cluster/lc_4/in_0
 (29 8)  (629 328)  (629 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 328)  (631 328)  routing T_12_20.lc_trk_g2_7 <X> T_12_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 328)  (632 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 328)  (633 328)  routing T_12_20.lc_trk_g2_7 <X> T_12_20.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 328)  (635 328)  routing T_12_20.lc_trk_g3_5 <X> T_12_20.input_2_4
 (38 8)  (638 328)  (638 328)  LC_4 Logic Functioning bit
 (45 8)  (645 328)  (645 328)  LC_4 Logic Functioning bit
 (48 8)  (648 328)  (648 328)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (4 9)  (604 329)  (604 329)  routing T_12_20.sp4_h_l_38 <X> T_12_20.sp4_h_r_6
 (14 9)  (614 329)  (614 329)  routing T_12_20.sp4_v_t_21 <X> T_12_20.lc_trk_g2_0
 (16 9)  (616 329)  (616 329)  routing T_12_20.sp4_v_t_21 <X> T_12_20.lc_trk_g2_0
 (17 9)  (617 329)  (617 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 9)  (622 329)  (622 329)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (29 9)  (629 329)  (629 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 329)  (631 329)  routing T_12_20.lc_trk_g2_7 <X> T_12_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 329)  (632 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (633 329)  (633 329)  routing T_12_20.lc_trk_g3_5 <X> T_12_20.input_2_4
 (34 9)  (634 329)  (634 329)  routing T_12_20.lc_trk_g3_5 <X> T_12_20.input_2_4
 (37 9)  (637 329)  (637 329)  LC_4 Logic Functioning bit
 (38 9)  (638 329)  (638 329)  LC_4 Logic Functioning bit
 (39 9)  (639 329)  (639 329)  LC_4 Logic Functioning bit
 (40 9)  (640 329)  (640 329)  LC_4 Logic Functioning bit
 (42 9)  (642 329)  (642 329)  LC_4 Logic Functioning bit
 (46 9)  (646 329)  (646 329)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (15 10)  (615 330)  (615 330)  routing T_12_20.sp4_h_r_45 <X> T_12_20.lc_trk_g2_5
 (16 10)  (616 330)  (616 330)  routing T_12_20.sp4_h_r_45 <X> T_12_20.lc_trk_g2_5
 (17 10)  (617 330)  (617 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (618 330)  (618 330)  routing T_12_20.sp4_h_r_45 <X> T_12_20.lc_trk_g2_5
 (22 10)  (622 330)  (622 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (27 10)  (627 330)  (627 330)  routing T_12_20.lc_trk_g3_5 <X> T_12_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 330)  (628 330)  routing T_12_20.lc_trk_g3_5 <X> T_12_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 330)  (629 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 330)  (630 330)  routing T_12_20.lc_trk_g3_5 <X> T_12_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 330)  (631 330)  routing T_12_20.lc_trk_g1_5 <X> T_12_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 330)  (632 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 330)  (634 330)  routing T_12_20.lc_trk_g1_5 <X> T_12_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (635 330)  (635 330)  routing T_12_20.lc_trk_g0_7 <X> T_12_20.input_2_5
 (37 10)  (637 330)  (637 330)  LC_5 Logic Functioning bit
 (39 10)  (639 330)  (639 330)  LC_5 Logic Functioning bit
 (45 10)  (645 330)  (645 330)  LC_5 Logic Functioning bit
 (47 10)  (647 330)  (647 330)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (53 10)  (653 330)  (653 330)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (15 11)  (615 331)  (615 331)  routing T_12_20.tnr_op_4 <X> T_12_20.lc_trk_g2_4
 (17 11)  (617 331)  (617 331)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (18 11)  (618 331)  (618 331)  routing T_12_20.sp4_h_r_45 <X> T_12_20.lc_trk_g2_5
 (22 11)  (622 331)  (622 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (623 331)  (623 331)  routing T_12_20.sp4_v_b_46 <X> T_12_20.lc_trk_g2_6
 (24 11)  (624 331)  (624 331)  routing T_12_20.sp4_v_b_46 <X> T_12_20.lc_trk_g2_6
 (26 11)  (626 331)  (626 331)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 331)  (627 331)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 331)  (628 331)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 331)  (629 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (632 331)  (632 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (635 331)  (635 331)  routing T_12_20.lc_trk_g0_7 <X> T_12_20.input_2_5
 (36 11)  (636 331)  (636 331)  LC_5 Logic Functioning bit
 (37 11)  (637 331)  (637 331)  LC_5 Logic Functioning bit
 (38 11)  (638 331)  (638 331)  LC_5 Logic Functioning bit
 (42 11)  (642 331)  (642 331)  LC_5 Logic Functioning bit
 (17 12)  (617 332)  (617 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (622 332)  (622 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (626 332)  (626 332)  routing T_12_20.lc_trk_g3_5 <X> T_12_20.wire_logic_cluster/lc_6/in_0
 (29 12)  (629 332)  (629 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 332)  (631 332)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 332)  (632 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 332)  (633 332)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 332)  (634 332)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_6/in_3
 (37 12)  (637 332)  (637 332)  LC_6 Logic Functioning bit
 (39 12)  (639 332)  (639 332)  LC_6 Logic Functioning bit
 (45 12)  (645 332)  (645 332)  LC_6 Logic Functioning bit
 (47 12)  (647 332)  (647 332)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (21 13)  (621 333)  (621 333)  routing T_12_20.sp4_r_v_b_43 <X> T_12_20.lc_trk_g3_3
 (22 13)  (622 333)  (622 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (623 333)  (623 333)  routing T_12_20.sp4_v_b_42 <X> T_12_20.lc_trk_g3_2
 (24 13)  (624 333)  (624 333)  routing T_12_20.sp4_v_b_42 <X> T_12_20.lc_trk_g3_2
 (27 13)  (627 333)  (627 333)  routing T_12_20.lc_trk_g3_5 <X> T_12_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 333)  (628 333)  routing T_12_20.lc_trk_g3_5 <X> T_12_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 333)  (629 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 333)  (631 333)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 333)  (632 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (633 333)  (633 333)  routing T_12_20.lc_trk_g3_3 <X> T_12_20.input_2_6
 (34 13)  (634 333)  (634 333)  routing T_12_20.lc_trk_g3_3 <X> T_12_20.input_2_6
 (35 13)  (635 333)  (635 333)  routing T_12_20.lc_trk_g3_3 <X> T_12_20.input_2_6
 (36 13)  (636 333)  (636 333)  LC_6 Logic Functioning bit
 (37 13)  (637 333)  (637 333)  LC_6 Logic Functioning bit
 (39 13)  (639 333)  (639 333)  LC_6 Logic Functioning bit
 (43 13)  (643 333)  (643 333)  LC_6 Logic Functioning bit
 (48 13)  (648 333)  (648 333)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (17 14)  (617 334)  (617 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (25 14)  (625 334)  (625 334)  routing T_12_20.wire_logic_cluster/lc_6/out <X> T_12_20.lc_trk_g3_6
 (26 14)  (626 334)  (626 334)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_7/in_0
 (28 14)  (628 334)  (628 334)  routing T_12_20.lc_trk_g2_4 <X> T_12_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 334)  (629 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 334)  (630 334)  routing T_12_20.lc_trk_g2_4 <X> T_12_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 334)  (632 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 334)  (633 334)  routing T_12_20.lc_trk_g2_0 <X> T_12_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 334)  (636 334)  LC_7 Logic Functioning bit
 (37 14)  (637 334)  (637 334)  LC_7 Logic Functioning bit
 (38 14)  (638 334)  (638 334)  LC_7 Logic Functioning bit
 (39 14)  (639 334)  (639 334)  LC_7 Logic Functioning bit
 (41 14)  (641 334)  (641 334)  LC_7 Logic Functioning bit
 (43 14)  (643 334)  (643 334)  LC_7 Logic Functioning bit
 (53 14)  (653 334)  (653 334)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (14 15)  (614 335)  (614 335)  routing T_12_20.sp4_h_l_17 <X> T_12_20.lc_trk_g3_4
 (15 15)  (615 335)  (615 335)  routing T_12_20.sp4_h_l_17 <X> T_12_20.lc_trk_g3_4
 (16 15)  (616 335)  (616 335)  routing T_12_20.sp4_h_l_17 <X> T_12_20.lc_trk_g3_4
 (17 15)  (617 335)  (617 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (18 15)  (618 335)  (618 335)  routing T_12_20.sp4_r_v_b_45 <X> T_12_20.lc_trk_g3_5
 (22 15)  (622 335)  (622 335)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (627 335)  (627 335)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 335)  (629 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (36 15)  (636 335)  (636 335)  LC_7 Logic Functioning bit
 (38 15)  (638 335)  (638 335)  LC_7 Logic Functioning bit


LogicTile_13_20

 (3 0)  (657 320)  (657 320)  routing T_13_20.sp12_h_r_0 <X> T_13_20.sp12_v_b_0
 (11 0)  (665 320)  (665 320)  routing T_13_20.sp4_v_t_46 <X> T_13_20.sp4_v_b_2
 (15 0)  (669 320)  (669 320)  routing T_13_20.sp4_h_r_9 <X> T_13_20.lc_trk_g0_1
 (16 0)  (670 320)  (670 320)  routing T_13_20.sp4_h_r_9 <X> T_13_20.lc_trk_g0_1
 (17 0)  (671 320)  (671 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (672 320)  (672 320)  routing T_13_20.sp4_h_r_9 <X> T_13_20.lc_trk_g0_1
 (3 1)  (657 321)  (657 321)  routing T_13_20.sp12_h_r_0 <X> T_13_20.sp12_v_b_0
 (12 1)  (666 321)  (666 321)  routing T_13_20.sp4_v_t_46 <X> T_13_20.sp4_v_b_2
 (0 2)  (654 322)  (654 322)  routing T_13_20.glb_netwk_6 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (1 2)  (655 322)  (655 322)  routing T_13_20.glb_netwk_6 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (2 2)  (656 322)  (656 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (671 322)  (671 322)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (672 322)  (672 322)  routing T_13_20.wire_logic_cluster/lc_5/out <X> T_13_20.lc_trk_g0_5
 (21 2)  (675 322)  (675 322)  routing T_13_20.sp4_h_l_2 <X> T_13_20.lc_trk_g0_7
 (22 2)  (676 322)  (676 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (677 322)  (677 322)  routing T_13_20.sp4_h_l_2 <X> T_13_20.lc_trk_g0_7
 (24 2)  (678 322)  (678 322)  routing T_13_20.sp4_h_l_2 <X> T_13_20.lc_trk_g0_7
 (26 2)  (680 322)  (680 322)  routing T_13_20.lc_trk_g1_4 <X> T_13_20.wire_logic_cluster/lc_1/in_0
 (28 2)  (682 322)  (682 322)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 322)  (683 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 322)  (684 322)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 322)  (686 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 322)  (687 322)  routing T_13_20.lc_trk_g3_1 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 322)  (688 322)  routing T_13_20.lc_trk_g3_1 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 322)  (690 322)  LC_1 Logic Functioning bit
 (37 2)  (691 322)  (691 322)  LC_1 Logic Functioning bit
 (39 2)  (693 322)  (693 322)  LC_1 Logic Functioning bit
 (41 2)  (695 322)  (695 322)  LC_1 Logic Functioning bit
 (43 2)  (697 322)  (697 322)  LC_1 Logic Functioning bit
 (22 3)  (676 323)  (676 323)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (677 323)  (677 323)  routing T_13_20.sp12_h_l_21 <X> T_13_20.lc_trk_g0_6
 (25 3)  (679 323)  (679 323)  routing T_13_20.sp12_h_l_21 <X> T_13_20.lc_trk_g0_6
 (27 3)  (681 323)  (681 323)  routing T_13_20.lc_trk_g1_4 <X> T_13_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 323)  (683 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 323)  (684 323)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.wire_logic_cluster/lc_1/in_1
 (32 3)  (686 323)  (686 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (687 323)  (687 323)  routing T_13_20.lc_trk_g2_1 <X> T_13_20.input_2_1
 (36 3)  (690 323)  (690 323)  LC_1 Logic Functioning bit
 (37 3)  (691 323)  (691 323)  LC_1 Logic Functioning bit
 (38 3)  (692 323)  (692 323)  LC_1 Logic Functioning bit
 (3 5)  (657 325)  (657 325)  routing T_13_20.sp12_h_l_23 <X> T_13_20.sp12_h_r_0
 (16 5)  (670 325)  (670 325)  routing T_13_20.sp12_h_r_8 <X> T_13_20.lc_trk_g1_0
 (17 5)  (671 325)  (671 325)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (22 5)  (676 325)  (676 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (21 6)  (675 326)  (675 326)  routing T_13_20.wire_logic_cluster/lc_7/out <X> T_13_20.lc_trk_g1_7
 (22 6)  (676 326)  (676 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (680 326)  (680 326)  routing T_13_20.lc_trk_g1_4 <X> T_13_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 326)  (681 326)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 326)  (682 326)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 326)  (683 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 326)  (684 326)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 326)  (686 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 326)  (687 326)  routing T_13_20.lc_trk_g3_1 <X> T_13_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 326)  (688 326)  routing T_13_20.lc_trk_g3_1 <X> T_13_20.wire_logic_cluster/lc_3/in_3
 (35 6)  (689 326)  (689 326)  routing T_13_20.lc_trk_g0_7 <X> T_13_20.input_2_3
 (37 6)  (691 326)  (691 326)  LC_3 Logic Functioning bit
 (41 6)  (695 326)  (695 326)  LC_3 Logic Functioning bit
 (43 6)  (697 326)  (697 326)  LC_3 Logic Functioning bit
 (17 7)  (671 327)  (671 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (27 7)  (681 327)  (681 327)  routing T_13_20.lc_trk_g1_4 <X> T_13_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 327)  (683 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 327)  (684 327)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_3/in_1
 (32 7)  (686 327)  (686 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (689 327)  (689 327)  routing T_13_20.lc_trk_g0_7 <X> T_13_20.input_2_3
 (36 7)  (690 327)  (690 327)  LC_3 Logic Functioning bit
 (17 8)  (671 328)  (671 328)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (672 328)  (672 328)  routing T_13_20.bnl_op_1 <X> T_13_20.lc_trk_g2_1
 (22 8)  (676 328)  (676 328)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (677 328)  (677 328)  routing T_13_20.sp12_v_b_11 <X> T_13_20.lc_trk_g2_3
 (26 8)  (680 328)  (680 328)  routing T_13_20.lc_trk_g1_7 <X> T_13_20.wire_logic_cluster/lc_4/in_0
 (28 8)  (682 328)  (682 328)  routing T_13_20.lc_trk_g2_3 <X> T_13_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 328)  (683 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 328)  (686 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 328)  (688 328)  routing T_13_20.lc_trk_g1_2 <X> T_13_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 328)  (690 328)  LC_4 Logic Functioning bit
 (37 8)  (691 328)  (691 328)  LC_4 Logic Functioning bit
 (39 8)  (693 328)  (693 328)  LC_4 Logic Functioning bit
 (41 8)  (695 328)  (695 328)  LC_4 Logic Functioning bit
 (43 8)  (697 328)  (697 328)  LC_4 Logic Functioning bit
 (50 8)  (704 328)  (704 328)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (672 329)  (672 329)  routing T_13_20.bnl_op_1 <X> T_13_20.lc_trk_g2_1
 (22 9)  (676 329)  (676 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (679 329)  (679 329)  routing T_13_20.sp4_r_v_b_34 <X> T_13_20.lc_trk_g2_2
 (26 9)  (680 329)  (680 329)  routing T_13_20.lc_trk_g1_7 <X> T_13_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 329)  (681 329)  routing T_13_20.lc_trk_g1_7 <X> T_13_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 329)  (683 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 329)  (684 329)  routing T_13_20.lc_trk_g2_3 <X> T_13_20.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 329)  (685 329)  routing T_13_20.lc_trk_g1_2 <X> T_13_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 329)  (690 329)  LC_4 Logic Functioning bit
 (37 9)  (691 329)  (691 329)  LC_4 Logic Functioning bit
 (39 9)  (693 329)  (693 329)  LC_4 Logic Functioning bit
 (4 10)  (658 330)  (658 330)  routing T_13_20.sp4_h_r_0 <X> T_13_20.sp4_v_t_43
 (6 10)  (660 330)  (660 330)  routing T_13_20.sp4_h_r_0 <X> T_13_20.sp4_v_t_43
 (12 10)  (666 330)  (666 330)  routing T_13_20.sp4_v_b_8 <X> T_13_20.sp4_h_l_45
 (15 10)  (669 330)  (669 330)  routing T_13_20.sp4_h_l_16 <X> T_13_20.lc_trk_g2_5
 (16 10)  (670 330)  (670 330)  routing T_13_20.sp4_h_l_16 <X> T_13_20.lc_trk_g2_5
 (17 10)  (671 330)  (671 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (25 10)  (679 330)  (679 330)  routing T_13_20.sp4_h_r_38 <X> T_13_20.lc_trk_g2_6
 (26 10)  (680 330)  (680 330)  routing T_13_20.lc_trk_g0_5 <X> T_13_20.wire_logic_cluster/lc_5/in_0
 (28 10)  (682 330)  (682 330)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 330)  (683 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 330)  (685 330)  routing T_13_20.lc_trk_g2_4 <X> T_13_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 330)  (686 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 330)  (687 330)  routing T_13_20.lc_trk_g2_4 <X> T_13_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 330)  (690 330)  LC_5 Logic Functioning bit
 (45 10)  (699 330)  (699 330)  LC_5 Logic Functioning bit
 (5 11)  (659 331)  (659 331)  routing T_13_20.sp4_h_r_0 <X> T_13_20.sp4_v_t_43
 (14 11)  (668 331)  (668 331)  routing T_13_20.sp4_r_v_b_36 <X> T_13_20.lc_trk_g2_4
 (17 11)  (671 331)  (671 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (672 331)  (672 331)  routing T_13_20.sp4_h_l_16 <X> T_13_20.lc_trk_g2_5
 (22 11)  (676 331)  (676 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (677 331)  (677 331)  routing T_13_20.sp4_h_r_38 <X> T_13_20.lc_trk_g2_6
 (24 11)  (678 331)  (678 331)  routing T_13_20.sp4_h_r_38 <X> T_13_20.lc_trk_g2_6
 (29 11)  (683 331)  (683 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 331)  (684 331)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.wire_logic_cluster/lc_5/in_1
 (32 11)  (686 331)  (686 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (690 331)  (690 331)  LC_5 Logic Functioning bit
 (37 11)  (691 331)  (691 331)  LC_5 Logic Functioning bit
 (39 11)  (693 331)  (693 331)  LC_5 Logic Functioning bit
 (48 11)  (702 331)  (702 331)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (4 12)  (658 332)  (658 332)  routing T_13_20.sp4_v_t_44 <X> T_13_20.sp4_v_b_9
 (14 12)  (668 332)  (668 332)  routing T_13_20.sp4_v_t_21 <X> T_13_20.lc_trk_g3_0
 (15 12)  (669 332)  (669 332)  routing T_13_20.sp4_h_r_25 <X> T_13_20.lc_trk_g3_1
 (16 12)  (670 332)  (670 332)  routing T_13_20.sp4_h_r_25 <X> T_13_20.lc_trk_g3_1
 (17 12)  (671 332)  (671 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (28 12)  (682 332)  (682 332)  routing T_13_20.lc_trk_g2_5 <X> T_13_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 332)  (683 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 332)  (684 332)  routing T_13_20.lc_trk_g2_5 <X> T_13_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 332)  (686 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 332)  (687 332)  routing T_13_20.lc_trk_g3_0 <X> T_13_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 332)  (688 332)  routing T_13_20.lc_trk_g3_0 <X> T_13_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 332)  (690 332)  LC_6 Logic Functioning bit
 (37 12)  (691 332)  (691 332)  LC_6 Logic Functioning bit
 (38 12)  (692 332)  (692 332)  LC_6 Logic Functioning bit
 (39 12)  (693 332)  (693 332)  LC_6 Logic Functioning bit
 (41 12)  (695 332)  (695 332)  LC_6 Logic Functioning bit
 (43 12)  (697 332)  (697 332)  LC_6 Logic Functioning bit
 (14 13)  (668 333)  (668 333)  routing T_13_20.sp4_v_t_21 <X> T_13_20.lc_trk_g3_0
 (16 13)  (670 333)  (670 333)  routing T_13_20.sp4_v_t_21 <X> T_13_20.lc_trk_g3_0
 (17 13)  (671 333)  (671 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (18 13)  (672 333)  (672 333)  routing T_13_20.sp4_h_r_25 <X> T_13_20.lc_trk_g3_1
 (27 13)  (681 333)  (681 333)  routing T_13_20.lc_trk_g3_1 <X> T_13_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 333)  (682 333)  routing T_13_20.lc_trk_g3_1 <X> T_13_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 333)  (683 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (36 13)  (690 333)  (690 333)  LC_6 Logic Functioning bit
 (38 13)  (692 333)  (692 333)  LC_6 Logic Functioning bit
 (48 13)  (702 333)  (702 333)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (21 14)  (675 334)  (675 334)  routing T_13_20.sp12_v_b_7 <X> T_13_20.lc_trk_g3_7
 (22 14)  (676 334)  (676 334)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (678 334)  (678 334)  routing T_13_20.sp12_v_b_7 <X> T_13_20.lc_trk_g3_7
 (26 14)  (680 334)  (680 334)  routing T_13_20.lc_trk_g1_4 <X> T_13_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 334)  (681 334)  routing T_13_20.lc_trk_g3_1 <X> T_13_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 334)  (682 334)  routing T_13_20.lc_trk_g3_1 <X> T_13_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 334)  (683 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 334)  (685 334)  routing T_13_20.lc_trk_g0_6 <X> T_13_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 334)  (686 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (37 14)  (691 334)  (691 334)  LC_7 Logic Functioning bit
 (42 14)  (696 334)  (696 334)  LC_7 Logic Functioning bit
 (21 15)  (675 335)  (675 335)  routing T_13_20.sp12_v_b_7 <X> T_13_20.lc_trk_g3_7
 (27 15)  (681 335)  (681 335)  routing T_13_20.lc_trk_g1_4 <X> T_13_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 335)  (683 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 335)  (685 335)  routing T_13_20.lc_trk_g0_6 <X> T_13_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 335)  (686 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (688 335)  (688 335)  routing T_13_20.lc_trk_g1_0 <X> T_13_20.input_2_7
 (36 15)  (690 335)  (690 335)  LC_7 Logic Functioning bit
 (37 15)  (691 335)  (691 335)  LC_7 Logic Functioning bit
 (39 15)  (693 335)  (693 335)  LC_7 Logic Functioning bit
 (43 15)  (697 335)  (697 335)  LC_7 Logic Functioning bit


LogicTile_14_20

 (3 0)  (711 320)  (711 320)  routing T_14_20.sp12_h_r_0 <X> T_14_20.sp12_v_b_0
 (8 0)  (716 320)  (716 320)  routing T_14_20.sp4_h_l_40 <X> T_14_20.sp4_h_r_1
 (10 0)  (718 320)  (718 320)  routing T_14_20.sp4_h_l_40 <X> T_14_20.sp4_h_r_1
 (22 0)  (730 320)  (730 320)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (732 320)  (732 320)  routing T_14_20.bot_op_3 <X> T_14_20.lc_trk_g0_3
 (26 0)  (734 320)  (734 320)  routing T_14_20.lc_trk_g2_4 <X> T_14_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 320)  (735 320)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 320)  (736 320)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 320)  (737 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 320)  (738 320)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 320)  (740 320)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (744 320)  (744 320)  LC_0 Logic Functioning bit
 (39 0)  (747 320)  (747 320)  LC_0 Logic Functioning bit
 (41 0)  (749 320)  (749 320)  LC_0 Logic Functioning bit
 (43 0)  (751 320)  (751 320)  LC_0 Logic Functioning bit
 (44 0)  (752 320)  (752 320)  LC_0 Logic Functioning bit
 (48 0)  (756 320)  (756 320)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (3 1)  (711 321)  (711 321)  routing T_14_20.sp12_h_r_0 <X> T_14_20.sp12_v_b_0
 (28 1)  (736 321)  (736 321)  routing T_14_20.lc_trk_g2_4 <X> T_14_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 321)  (737 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 321)  (740 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (742 321)  (742 321)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.input_2_0
 (35 1)  (743 321)  (743 321)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.input_2_0
 (37 1)  (745 321)  (745 321)  LC_0 Logic Functioning bit
 (39 1)  (747 321)  (747 321)  LC_0 Logic Functioning bit
 (41 1)  (749 321)  (749 321)  LC_0 Logic Functioning bit
 (42 1)  (750 321)  (750 321)  LC_0 Logic Functioning bit
 (50 1)  (758 321)  (758 321)  Carry_In_Mux bit 

 (19 2)  (727 322)  (727 322)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (25 2)  (733 322)  (733 322)  routing T_14_20.sp4_v_t_3 <X> T_14_20.lc_trk_g0_6
 (26 2)  (734 322)  (734 322)  routing T_14_20.lc_trk_g2_7 <X> T_14_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 322)  (735 322)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 322)  (736 322)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 322)  (737 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 322)  (738 322)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 322)  (740 322)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (744 322)  (744 322)  LC_1 Logic Functioning bit
 (39 2)  (747 322)  (747 322)  LC_1 Logic Functioning bit
 (41 2)  (749 322)  (749 322)  LC_1 Logic Functioning bit
 (43 2)  (751 322)  (751 322)  LC_1 Logic Functioning bit
 (44 2)  (752 322)  (752 322)  LC_1 Logic Functioning bit
 (22 3)  (730 323)  (730 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (731 323)  (731 323)  routing T_14_20.sp4_v_t_3 <X> T_14_20.lc_trk_g0_6
 (25 3)  (733 323)  (733 323)  routing T_14_20.sp4_v_t_3 <X> T_14_20.lc_trk_g0_6
 (26 3)  (734 323)  (734 323)  routing T_14_20.lc_trk_g2_7 <X> T_14_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 323)  (736 323)  routing T_14_20.lc_trk_g2_7 <X> T_14_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 323)  (737 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 323)  (738 323)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_1/in_1
 (32 3)  (740 323)  (740 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (743 323)  (743 323)  routing T_14_20.lc_trk_g0_3 <X> T_14_20.input_2_1
 (37 3)  (745 323)  (745 323)  LC_1 Logic Functioning bit
 (39 3)  (747 323)  (747 323)  LC_1 Logic Functioning bit
 (41 3)  (749 323)  (749 323)  LC_1 Logic Functioning bit
 (42 3)  (750 323)  (750 323)  LC_1 Logic Functioning bit
 (48 3)  (756 323)  (756 323)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (4 4)  (712 324)  (712 324)  routing T_14_20.sp4_h_l_44 <X> T_14_20.sp4_v_b_3
 (6 4)  (714 324)  (714 324)  routing T_14_20.sp4_h_l_44 <X> T_14_20.sp4_v_b_3
 (12 4)  (720 324)  (720 324)  routing T_14_20.sp4_v_t_40 <X> T_14_20.sp4_h_r_5
 (22 4)  (730 324)  (730 324)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (732 324)  (732 324)  routing T_14_20.bot_op_3 <X> T_14_20.lc_trk_g1_3
 (26 4)  (734 324)  (734 324)  routing T_14_20.lc_trk_g0_6 <X> T_14_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 324)  (735 324)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 324)  (737 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 324)  (738 324)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 324)  (740 324)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (744 324)  (744 324)  LC_2 Logic Functioning bit
 (39 4)  (747 324)  (747 324)  LC_2 Logic Functioning bit
 (41 4)  (749 324)  (749 324)  LC_2 Logic Functioning bit
 (43 4)  (751 324)  (751 324)  LC_2 Logic Functioning bit
 (44 4)  (752 324)  (752 324)  LC_2 Logic Functioning bit
 (53 4)  (761 324)  (761 324)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (5 5)  (713 325)  (713 325)  routing T_14_20.sp4_h_l_44 <X> T_14_20.sp4_v_b_3
 (26 5)  (734 325)  (734 325)  routing T_14_20.lc_trk_g0_6 <X> T_14_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 325)  (737 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 325)  (738 325)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_2/in_1
 (32 5)  (740 325)  (740 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (742 325)  (742 325)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.input_2_2
 (35 5)  (743 325)  (743 325)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.input_2_2
 (37 5)  (745 325)  (745 325)  LC_2 Logic Functioning bit
 (39 5)  (747 325)  (747 325)  LC_2 Logic Functioning bit
 (41 5)  (749 325)  (749 325)  LC_2 Logic Functioning bit
 (42 5)  (750 325)  (750 325)  LC_2 Logic Functioning bit
 (9 6)  (717 326)  (717 326)  routing T_14_20.sp4_v_b_4 <X> T_14_20.sp4_h_l_41
 (25 6)  (733 326)  (733 326)  routing T_14_20.sp4_v_t_3 <X> T_14_20.lc_trk_g1_6
 (27 6)  (735 326)  (735 326)  routing T_14_20.lc_trk_g3_1 <X> T_14_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 326)  (736 326)  routing T_14_20.lc_trk_g3_1 <X> T_14_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 326)  (737 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 326)  (740 326)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (744 326)  (744 326)  LC_3 Logic Functioning bit
 (39 6)  (747 326)  (747 326)  LC_3 Logic Functioning bit
 (41 6)  (749 326)  (749 326)  LC_3 Logic Functioning bit
 (43 6)  (751 326)  (751 326)  LC_3 Logic Functioning bit
 (44 6)  (752 326)  (752 326)  LC_3 Logic Functioning bit
 (4 7)  (712 327)  (712 327)  routing T_14_20.sp4_v_b_10 <X> T_14_20.sp4_h_l_38
 (9 7)  (717 327)  (717 327)  routing T_14_20.sp4_v_b_4 <X> T_14_20.sp4_v_t_41
 (22 7)  (730 327)  (730 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (731 327)  (731 327)  routing T_14_20.sp4_v_t_3 <X> T_14_20.lc_trk_g1_6
 (25 7)  (733 327)  (733 327)  routing T_14_20.sp4_v_t_3 <X> T_14_20.lc_trk_g1_6
 (28 7)  (736 327)  (736 327)  routing T_14_20.lc_trk_g2_1 <X> T_14_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 327)  (737 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (740 327)  (740 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (743 327)  (743 327)  routing T_14_20.lc_trk_g0_3 <X> T_14_20.input_2_3
 (37 7)  (745 327)  (745 327)  LC_3 Logic Functioning bit
 (39 7)  (747 327)  (747 327)  LC_3 Logic Functioning bit
 (41 7)  (749 327)  (749 327)  LC_3 Logic Functioning bit
 (42 7)  (750 327)  (750 327)  LC_3 Logic Functioning bit
 (46 7)  (754 327)  (754 327)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (11 8)  (719 328)  (719 328)  routing T_14_20.sp4_v_t_40 <X> T_14_20.sp4_v_b_8
 (15 8)  (723 328)  (723 328)  routing T_14_20.sp4_h_r_25 <X> T_14_20.lc_trk_g2_1
 (16 8)  (724 328)  (724 328)  routing T_14_20.sp4_h_r_25 <X> T_14_20.lc_trk_g2_1
 (17 8)  (725 328)  (725 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (21 8)  (729 328)  (729 328)  routing T_14_20.sp4_h_r_35 <X> T_14_20.lc_trk_g2_3
 (22 8)  (730 328)  (730 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (731 328)  (731 328)  routing T_14_20.sp4_h_r_35 <X> T_14_20.lc_trk_g2_3
 (24 8)  (732 328)  (732 328)  routing T_14_20.sp4_h_r_35 <X> T_14_20.lc_trk_g2_3
 (26 8)  (734 328)  (734 328)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 328)  (735 328)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 328)  (736 328)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 328)  (737 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 328)  (738 328)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 328)  (740 328)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (744 328)  (744 328)  LC_4 Logic Functioning bit
 (39 8)  (747 328)  (747 328)  LC_4 Logic Functioning bit
 (41 8)  (749 328)  (749 328)  LC_4 Logic Functioning bit
 (43 8)  (751 328)  (751 328)  LC_4 Logic Functioning bit
 (44 8)  (752 328)  (752 328)  LC_4 Logic Functioning bit
 (12 9)  (720 329)  (720 329)  routing T_14_20.sp4_v_t_40 <X> T_14_20.sp4_v_b_8
 (14 9)  (722 329)  (722 329)  routing T_14_20.tnl_op_0 <X> T_14_20.lc_trk_g2_0
 (15 9)  (723 329)  (723 329)  routing T_14_20.tnl_op_0 <X> T_14_20.lc_trk_g2_0
 (17 9)  (725 329)  (725 329)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (18 9)  (726 329)  (726 329)  routing T_14_20.sp4_h_r_25 <X> T_14_20.lc_trk_g2_1
 (22 9)  (730 329)  (730 329)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (732 329)  (732 329)  routing T_14_20.tnr_op_2 <X> T_14_20.lc_trk_g2_2
 (26 9)  (734 329)  (734 329)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 329)  (736 329)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 329)  (737 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 329)  (738 329)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (32 9)  (740 329)  (740 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (742 329)  (742 329)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.input_2_4
 (35 9)  (743 329)  (743 329)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.input_2_4
 (37 9)  (745 329)  (745 329)  LC_4 Logic Functioning bit
 (39 9)  (747 329)  (747 329)  LC_4 Logic Functioning bit
 (41 9)  (749 329)  (749 329)  LC_4 Logic Functioning bit
 (42 9)  (750 329)  (750 329)  LC_4 Logic Functioning bit
 (46 9)  (754 329)  (754 329)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (3 10)  (711 330)  (711 330)  routing T_14_20.sp12_h_r_1 <X> T_14_20.sp12_h_l_22
 (14 10)  (722 330)  (722 330)  routing T_14_20.rgt_op_4 <X> T_14_20.lc_trk_g2_4
 (22 10)  (730 330)  (730 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (731 330)  (731 330)  routing T_14_20.sp4_v_b_47 <X> T_14_20.lc_trk_g2_7
 (24 10)  (732 330)  (732 330)  routing T_14_20.sp4_v_b_47 <X> T_14_20.lc_trk_g2_7
 (25 10)  (733 330)  (733 330)  routing T_14_20.sp4_v_b_38 <X> T_14_20.lc_trk_g2_6
 (28 10)  (736 330)  (736 330)  routing T_14_20.lc_trk_g2_2 <X> T_14_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 330)  (737 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 330)  (740 330)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (744 330)  (744 330)  LC_5 Logic Functioning bit
 (39 10)  (747 330)  (747 330)  LC_5 Logic Functioning bit
 (41 10)  (749 330)  (749 330)  LC_5 Logic Functioning bit
 (43 10)  (751 330)  (751 330)  LC_5 Logic Functioning bit
 (44 10)  (752 330)  (752 330)  LC_5 Logic Functioning bit
 (3 11)  (711 331)  (711 331)  routing T_14_20.sp12_h_r_1 <X> T_14_20.sp12_h_l_22
 (15 11)  (723 331)  (723 331)  routing T_14_20.rgt_op_4 <X> T_14_20.lc_trk_g2_4
 (17 11)  (725 331)  (725 331)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (730 331)  (730 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (731 331)  (731 331)  routing T_14_20.sp4_v_b_38 <X> T_14_20.lc_trk_g2_6
 (25 11)  (733 331)  (733 331)  routing T_14_20.sp4_v_b_38 <X> T_14_20.lc_trk_g2_6
 (26 11)  (734 331)  (734 331)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 331)  (735 331)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 331)  (736 331)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 331)  (737 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 331)  (738 331)  routing T_14_20.lc_trk_g2_2 <X> T_14_20.wire_logic_cluster/lc_5/in_1
 (32 11)  (740 331)  (740 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (743 331)  (743 331)  routing T_14_20.lc_trk_g0_3 <X> T_14_20.input_2_5
 (37 11)  (745 331)  (745 331)  LC_5 Logic Functioning bit
 (39 11)  (747 331)  (747 331)  LC_5 Logic Functioning bit
 (41 11)  (749 331)  (749 331)  LC_5 Logic Functioning bit
 (42 11)  (750 331)  (750 331)  LC_5 Logic Functioning bit
 (15 12)  (723 332)  (723 332)  routing T_14_20.sp4_h_r_25 <X> T_14_20.lc_trk_g3_1
 (16 12)  (724 332)  (724 332)  routing T_14_20.sp4_h_r_25 <X> T_14_20.lc_trk_g3_1
 (17 12)  (725 332)  (725 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (26 12)  (734 332)  (734 332)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_6/in_0
 (28 12)  (736 332)  (736 332)  routing T_14_20.lc_trk_g2_3 <X> T_14_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 332)  (737 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 332)  (740 332)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (744 332)  (744 332)  LC_6 Logic Functioning bit
 (39 12)  (747 332)  (747 332)  LC_6 Logic Functioning bit
 (41 12)  (749 332)  (749 332)  LC_6 Logic Functioning bit
 (43 12)  (751 332)  (751 332)  LC_6 Logic Functioning bit
 (44 12)  (752 332)  (752 332)  LC_6 Logic Functioning bit
 (46 12)  (754 332)  (754 332)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (14 13)  (722 333)  (722 333)  routing T_14_20.tnl_op_0 <X> T_14_20.lc_trk_g3_0
 (15 13)  (723 333)  (723 333)  routing T_14_20.tnl_op_0 <X> T_14_20.lc_trk_g3_0
 (17 13)  (725 333)  (725 333)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (726 333)  (726 333)  routing T_14_20.sp4_h_r_25 <X> T_14_20.lc_trk_g3_1
 (22 13)  (730 333)  (730 333)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (732 333)  (732 333)  routing T_14_20.tnr_op_2 <X> T_14_20.lc_trk_g3_2
 (27 13)  (735 333)  (735 333)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 333)  (736 333)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 333)  (737 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 333)  (738 333)  routing T_14_20.lc_trk_g2_3 <X> T_14_20.wire_logic_cluster/lc_6/in_1
 (32 13)  (740 333)  (740 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (742 333)  (742 333)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.input_2_6
 (35 13)  (743 333)  (743 333)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.input_2_6
 (37 13)  (745 333)  (745 333)  LC_6 Logic Functioning bit
 (39 13)  (747 333)  (747 333)  LC_6 Logic Functioning bit
 (41 13)  (749 333)  (749 333)  LC_6 Logic Functioning bit
 (42 13)  (750 333)  (750 333)  LC_6 Logic Functioning bit
 (4 14)  (712 334)  (712 334)  routing T_14_20.sp4_v_b_9 <X> T_14_20.sp4_v_t_44
 (14 14)  (722 334)  (722 334)  routing T_14_20.rgt_op_4 <X> T_14_20.lc_trk_g3_4
 (15 14)  (723 334)  (723 334)  routing T_14_20.sp4_h_l_16 <X> T_14_20.lc_trk_g3_5
 (16 14)  (724 334)  (724 334)  routing T_14_20.sp4_h_l_16 <X> T_14_20.lc_trk_g3_5
 (17 14)  (725 334)  (725 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (730 334)  (730 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (731 334)  (731 334)  routing T_14_20.sp4_v_b_47 <X> T_14_20.lc_trk_g3_7
 (24 14)  (732 334)  (732 334)  routing T_14_20.sp4_v_b_47 <X> T_14_20.lc_trk_g3_7
 (25 14)  (733 334)  (733 334)  routing T_14_20.sp4_v_b_38 <X> T_14_20.lc_trk_g3_6
 (28 14)  (736 334)  (736 334)  routing T_14_20.lc_trk_g2_0 <X> T_14_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 334)  (737 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 334)  (740 334)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (744 334)  (744 334)  LC_7 Logic Functioning bit
 (39 14)  (747 334)  (747 334)  LC_7 Logic Functioning bit
 (41 14)  (749 334)  (749 334)  LC_7 Logic Functioning bit
 (43 14)  (751 334)  (751 334)  LC_7 Logic Functioning bit
 (44 14)  (752 334)  (752 334)  LC_7 Logic Functioning bit
 (4 15)  (712 335)  (712 335)  routing T_14_20.sp4_h_r_1 <X> T_14_20.sp4_h_l_44
 (6 15)  (714 335)  (714 335)  routing T_14_20.sp4_h_r_1 <X> T_14_20.sp4_h_l_44
 (15 15)  (723 335)  (723 335)  routing T_14_20.rgt_op_4 <X> T_14_20.lc_trk_g3_4
 (17 15)  (725 335)  (725 335)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (18 15)  (726 335)  (726 335)  routing T_14_20.sp4_h_l_16 <X> T_14_20.lc_trk_g3_5
 (22 15)  (730 335)  (730 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (731 335)  (731 335)  routing T_14_20.sp4_v_b_38 <X> T_14_20.lc_trk_g3_6
 (25 15)  (733 335)  (733 335)  routing T_14_20.sp4_v_b_38 <X> T_14_20.lc_trk_g3_6
 (27 15)  (735 335)  (735 335)  routing T_14_20.lc_trk_g3_0 <X> T_14_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 335)  (736 335)  routing T_14_20.lc_trk_g3_0 <X> T_14_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 335)  (737 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (32 15)  (740 335)  (740 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (743 335)  (743 335)  routing T_14_20.lc_trk_g0_3 <X> T_14_20.input_2_7
 (37 15)  (745 335)  (745 335)  LC_7 Logic Functioning bit
 (39 15)  (747 335)  (747 335)  LC_7 Logic Functioning bit
 (41 15)  (749 335)  (749 335)  LC_7 Logic Functioning bit
 (42 15)  (750 335)  (750 335)  LC_7 Logic Functioning bit


LogicTile_15_20

 (14 0)  (776 320)  (776 320)  routing T_15_20.wire_logic_cluster/lc_0/out <X> T_15_20.lc_trk_g0_0
 (15 0)  (777 320)  (777 320)  routing T_15_20.sp4_h_l_4 <X> T_15_20.lc_trk_g0_1
 (16 0)  (778 320)  (778 320)  routing T_15_20.sp4_h_l_4 <X> T_15_20.lc_trk_g0_1
 (17 0)  (779 320)  (779 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (780 320)  (780 320)  routing T_15_20.sp4_h_l_4 <X> T_15_20.lc_trk_g0_1
 (21 0)  (783 320)  (783 320)  routing T_15_20.wire_logic_cluster/lc_3/out <X> T_15_20.lc_trk_g0_3
 (22 0)  (784 320)  (784 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (28 0)  (790 320)  (790 320)  routing T_15_20.lc_trk_g2_5 <X> T_15_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 320)  (791 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 320)  (792 320)  routing T_15_20.lc_trk_g2_5 <X> T_15_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 320)  (793 320)  routing T_15_20.lc_trk_g0_7 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 320)  (794 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (798 320)  (798 320)  LC_0 Logic Functioning bit
 (38 0)  (800 320)  (800 320)  LC_0 Logic Functioning bit
 (41 0)  (803 320)  (803 320)  LC_0 Logic Functioning bit
 (43 0)  (805 320)  (805 320)  LC_0 Logic Functioning bit
 (45 0)  (807 320)  (807 320)  LC_0 Logic Functioning bit
 (17 1)  (779 321)  (779 321)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (780 321)  (780 321)  routing T_15_20.sp4_h_l_4 <X> T_15_20.lc_trk_g0_1
 (22 1)  (784 321)  (784 321)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (786 321)  (786 321)  routing T_15_20.bot_op_2 <X> T_15_20.lc_trk_g0_2
 (29 1)  (791 321)  (791 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 321)  (793 321)  routing T_15_20.lc_trk_g0_7 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 321)  (794 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (795 321)  (795 321)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.input_2_0
 (34 1)  (796 321)  (796 321)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.input_2_0
 (35 1)  (797 321)  (797 321)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.input_2_0
 (36 1)  (798 321)  (798 321)  LC_0 Logic Functioning bit
 (39 1)  (801 321)  (801 321)  LC_0 Logic Functioning bit
 (40 1)  (802 321)  (802 321)  LC_0 Logic Functioning bit
 (42 1)  (804 321)  (804 321)  LC_0 Logic Functioning bit
 (46 1)  (808 321)  (808 321)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (51 1)  (813 321)  (813 321)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (762 322)  (762 322)  routing T_15_20.glb_netwk_6 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (1 2)  (763 322)  (763 322)  routing T_15_20.glb_netwk_6 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (2 2)  (764 322)  (764 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (771 322)  (771 322)  routing T_15_20.sp4_v_b_1 <X> T_15_20.sp4_h_l_36
 (14 2)  (776 322)  (776 322)  routing T_15_20.sp4_v_t_1 <X> T_15_20.lc_trk_g0_4
 (22 2)  (784 322)  (784 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (785 322)  (785 322)  routing T_15_20.sp4_v_b_23 <X> T_15_20.lc_trk_g0_7
 (24 2)  (786 322)  (786 322)  routing T_15_20.sp4_v_b_23 <X> T_15_20.lc_trk_g0_7
 (25 2)  (787 322)  (787 322)  routing T_15_20.sp4_h_r_14 <X> T_15_20.lc_trk_g0_6
 (26 2)  (788 322)  (788 322)  routing T_15_20.lc_trk_g0_7 <X> T_15_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 322)  (789 322)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 322)  (790 322)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 322)  (791 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 322)  (794 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 322)  (796 322)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 322)  (798 322)  LC_1 Logic Functioning bit
 (37 2)  (799 322)  (799 322)  LC_1 Logic Functioning bit
 (38 2)  (800 322)  (800 322)  LC_1 Logic Functioning bit
 (42 2)  (804 322)  (804 322)  LC_1 Logic Functioning bit
 (45 2)  (807 322)  (807 322)  LC_1 Logic Functioning bit
 (51 2)  (813 322)  (813 322)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (9 3)  (771 323)  (771 323)  routing T_15_20.sp4_v_b_1 <X> T_15_20.sp4_v_t_36
 (14 3)  (776 323)  (776 323)  routing T_15_20.sp4_v_t_1 <X> T_15_20.lc_trk_g0_4
 (16 3)  (778 323)  (778 323)  routing T_15_20.sp4_v_t_1 <X> T_15_20.lc_trk_g0_4
 (17 3)  (779 323)  (779 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (784 323)  (784 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (785 323)  (785 323)  routing T_15_20.sp4_h_r_14 <X> T_15_20.lc_trk_g0_6
 (24 3)  (786 323)  (786 323)  routing T_15_20.sp4_h_r_14 <X> T_15_20.lc_trk_g0_6
 (26 3)  (788 323)  (788 323)  routing T_15_20.lc_trk_g0_7 <X> T_15_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 323)  (791 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 323)  (792 323)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 323)  (793 323)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 323)  (794 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (795 323)  (795 323)  routing T_15_20.lc_trk_g2_1 <X> T_15_20.input_2_1
 (36 3)  (798 323)  (798 323)  LC_1 Logic Functioning bit
 (37 3)  (799 323)  (799 323)  LC_1 Logic Functioning bit
 (42 3)  (804 323)  (804 323)  LC_1 Logic Functioning bit
 (43 3)  (805 323)  (805 323)  LC_1 Logic Functioning bit
 (51 3)  (813 323)  (813 323)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (776 324)  (776 324)  routing T_15_20.lft_op_0 <X> T_15_20.lc_trk_g1_0
 (16 4)  (778 324)  (778 324)  routing T_15_20.sp4_v_b_9 <X> T_15_20.lc_trk_g1_1
 (17 4)  (779 324)  (779 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (780 324)  (780 324)  routing T_15_20.sp4_v_b_9 <X> T_15_20.lc_trk_g1_1
 (22 4)  (784 324)  (784 324)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (786 324)  (786 324)  routing T_15_20.bot_op_3 <X> T_15_20.lc_trk_g1_3
 (26 4)  (788 324)  (788 324)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 324)  (789 324)  routing T_15_20.lc_trk_g3_0 <X> T_15_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 324)  (790 324)  routing T_15_20.lc_trk_g3_0 <X> T_15_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 324)  (791 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 324)  (793 324)  routing T_15_20.lc_trk_g3_4 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 324)  (794 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 324)  (795 324)  routing T_15_20.lc_trk_g3_4 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 324)  (796 324)  routing T_15_20.lc_trk_g3_4 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 324)  (798 324)  LC_2 Logic Functioning bit
 (38 4)  (800 324)  (800 324)  LC_2 Logic Functioning bit
 (47 4)  (809 324)  (809 324)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (15 5)  (777 325)  (777 325)  routing T_15_20.lft_op_0 <X> T_15_20.lc_trk_g1_0
 (17 5)  (779 325)  (779 325)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (18 5)  (780 325)  (780 325)  routing T_15_20.sp4_v_b_9 <X> T_15_20.lc_trk_g1_1
 (27 5)  (789 325)  (789 325)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 325)  (790 325)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 325)  (791 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (36 5)  (798 325)  (798 325)  LC_2 Logic Functioning bit
 (37 5)  (799 325)  (799 325)  LC_2 Logic Functioning bit
 (38 5)  (800 325)  (800 325)  LC_2 Logic Functioning bit
 (39 5)  (801 325)  (801 325)  LC_2 Logic Functioning bit
 (40 5)  (802 325)  (802 325)  LC_2 Logic Functioning bit
 (42 5)  (804 325)  (804 325)  LC_2 Logic Functioning bit
 (11 6)  (773 326)  (773 326)  routing T_15_20.sp4_v_b_9 <X> T_15_20.sp4_v_t_40
 (13 6)  (775 326)  (775 326)  routing T_15_20.sp4_v_b_9 <X> T_15_20.sp4_v_t_40
 (17 6)  (779 326)  (779 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 326)  (780 326)  routing T_15_20.wire_logic_cluster/lc_5/out <X> T_15_20.lc_trk_g1_5
 (21 6)  (783 326)  (783 326)  routing T_15_20.sp4_v_b_15 <X> T_15_20.lc_trk_g1_7
 (22 6)  (784 326)  (784 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (785 326)  (785 326)  routing T_15_20.sp4_v_b_15 <X> T_15_20.lc_trk_g1_7
 (26 6)  (788 326)  (788 326)  routing T_15_20.lc_trk_g0_7 <X> T_15_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 326)  (789 326)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 326)  (791 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 326)  (793 326)  routing T_15_20.lc_trk_g0_6 <X> T_15_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 326)  (794 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (798 326)  (798 326)  LC_3 Logic Functioning bit
 (38 6)  (800 326)  (800 326)  LC_3 Logic Functioning bit
 (42 6)  (804 326)  (804 326)  LC_3 Logic Functioning bit
 (43 6)  (805 326)  (805 326)  LC_3 Logic Functioning bit
 (45 6)  (807 326)  (807 326)  LC_3 Logic Functioning bit
 (47 6)  (809 326)  (809 326)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (11 7)  (773 327)  (773 327)  routing T_15_20.sp4_h_r_5 <X> T_15_20.sp4_h_l_40
 (14 7)  (776 327)  (776 327)  routing T_15_20.top_op_4 <X> T_15_20.lc_trk_g1_4
 (15 7)  (777 327)  (777 327)  routing T_15_20.top_op_4 <X> T_15_20.lc_trk_g1_4
 (17 7)  (779 327)  (779 327)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (783 327)  (783 327)  routing T_15_20.sp4_v_b_15 <X> T_15_20.lc_trk_g1_7
 (26 7)  (788 327)  (788 327)  routing T_15_20.lc_trk_g0_7 <X> T_15_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 327)  (791 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 327)  (792 327)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 327)  (793 327)  routing T_15_20.lc_trk_g0_6 <X> T_15_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 327)  (794 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (797 327)  (797 327)  routing T_15_20.lc_trk_g0_3 <X> T_15_20.input_2_3
 (42 7)  (804 327)  (804 327)  LC_3 Logic Functioning bit
 (43 7)  (805 327)  (805 327)  LC_3 Logic Functioning bit
 (11 8)  (773 328)  (773 328)  routing T_15_20.sp4_h_r_3 <X> T_15_20.sp4_v_b_8
 (12 8)  (774 328)  (774 328)  routing T_15_20.sp4_v_t_45 <X> T_15_20.sp4_h_r_8
 (17 8)  (779 328)  (779 328)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (780 328)  (780 328)  routing T_15_20.wire_logic_cluster/lc_1/out <X> T_15_20.lc_trk_g2_1
 (27 8)  (789 328)  (789 328)  routing T_15_20.lc_trk_g1_4 <X> T_15_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 328)  (791 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 328)  (792 328)  routing T_15_20.lc_trk_g1_4 <X> T_15_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 328)  (794 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 328)  (796 328)  routing T_15_20.lc_trk_g1_0 <X> T_15_20.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 328)  (797 328)  routing T_15_20.lc_trk_g0_4 <X> T_15_20.input_2_4
 (37 8)  (799 328)  (799 328)  LC_4 Logic Functioning bit
 (38 8)  (800 328)  (800 328)  LC_4 Logic Functioning bit
 (39 8)  (801 328)  (801 328)  LC_4 Logic Functioning bit
 (41 8)  (803 328)  (803 328)  LC_4 Logic Functioning bit
 (45 8)  (807 328)  (807 328)  LC_4 Logic Functioning bit
 (27 9)  (789 329)  (789 329)  routing T_15_20.lc_trk_g1_1 <X> T_15_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 329)  (791 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (794 329)  (794 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (798 329)  (798 329)  LC_4 Logic Functioning bit
 (38 9)  (800 329)  (800 329)  LC_4 Logic Functioning bit
 (15 10)  (777 330)  (777 330)  routing T_15_20.sp4_v_t_32 <X> T_15_20.lc_trk_g2_5
 (16 10)  (778 330)  (778 330)  routing T_15_20.sp4_v_t_32 <X> T_15_20.lc_trk_g2_5
 (17 10)  (779 330)  (779 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (26 10)  (788 330)  (788 330)  routing T_15_20.lc_trk_g0_7 <X> T_15_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 330)  (789 330)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 330)  (790 330)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 330)  (791 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 330)  (793 330)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 330)  (794 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 330)  (796 330)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 330)  (798 330)  LC_5 Logic Functioning bit
 (37 10)  (799 330)  (799 330)  LC_5 Logic Functioning bit
 (39 10)  (801 330)  (801 330)  LC_5 Logic Functioning bit
 (43 10)  (805 330)  (805 330)  LC_5 Logic Functioning bit
 (45 10)  (807 330)  (807 330)  LC_5 Logic Functioning bit
 (26 11)  (788 331)  (788 331)  routing T_15_20.lc_trk_g0_7 <X> T_15_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 331)  (791 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 331)  (792 331)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_5/in_1
 (32 11)  (794 331)  (794 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (797 331)  (797 331)  routing T_15_20.lc_trk_g0_3 <X> T_15_20.input_2_5
 (36 11)  (798 331)  (798 331)  LC_5 Logic Functioning bit
 (37 11)  (799 331)  (799 331)  LC_5 Logic Functioning bit
 (38 11)  (800 331)  (800 331)  LC_5 Logic Functioning bit
 (39 11)  (801 331)  (801 331)  LC_5 Logic Functioning bit
 (47 11)  (809 331)  (809 331)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (5 12)  (767 332)  (767 332)  routing T_15_20.sp4_v_b_9 <X> T_15_20.sp4_h_r_9
 (8 12)  (770 332)  (770 332)  routing T_15_20.sp4_v_b_10 <X> T_15_20.sp4_h_r_10
 (9 12)  (771 332)  (771 332)  routing T_15_20.sp4_v_b_10 <X> T_15_20.sp4_h_r_10
 (12 12)  (774 332)  (774 332)  routing T_15_20.sp4_v_b_5 <X> T_15_20.sp4_h_r_11
 (15 12)  (777 332)  (777 332)  routing T_15_20.sp4_h_r_33 <X> T_15_20.lc_trk_g3_1
 (16 12)  (778 332)  (778 332)  routing T_15_20.sp4_h_r_33 <X> T_15_20.lc_trk_g3_1
 (17 12)  (779 332)  (779 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (780 332)  (780 332)  routing T_15_20.sp4_h_r_33 <X> T_15_20.lc_trk_g3_1
 (21 12)  (783 332)  (783 332)  routing T_15_20.sp4_h_r_43 <X> T_15_20.lc_trk_g3_3
 (22 12)  (784 332)  (784 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (785 332)  (785 332)  routing T_15_20.sp4_h_r_43 <X> T_15_20.lc_trk_g3_3
 (24 12)  (786 332)  (786 332)  routing T_15_20.sp4_h_r_43 <X> T_15_20.lc_trk_g3_3
 (26 12)  (788 332)  (788 332)  routing T_15_20.lc_trk_g0_4 <X> T_15_20.wire_logic_cluster/lc_6/in_0
 (29 12)  (791 332)  (791 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 332)  (793 332)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 332)  (794 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 332)  (795 332)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 332)  (796 332)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_6/in_3
 (37 12)  (799 332)  (799 332)  LC_6 Logic Functioning bit
 (39 12)  (801 332)  (801 332)  LC_6 Logic Functioning bit
 (45 12)  (807 332)  (807 332)  LC_6 Logic Functioning bit
 (46 12)  (808 332)  (808 332)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (51 12)  (813 332)  (813 332)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (6 13)  (768 333)  (768 333)  routing T_15_20.sp4_v_b_9 <X> T_15_20.sp4_h_r_9
 (11 13)  (773 333)  (773 333)  routing T_15_20.sp4_v_b_5 <X> T_15_20.sp4_h_r_11
 (13 13)  (775 333)  (775 333)  routing T_15_20.sp4_v_b_5 <X> T_15_20.sp4_h_r_11
 (14 13)  (776 333)  (776 333)  routing T_15_20.sp4_r_v_b_40 <X> T_15_20.lc_trk_g3_0
 (17 13)  (779 333)  (779 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (783 333)  (783 333)  routing T_15_20.sp4_h_r_43 <X> T_15_20.lc_trk_g3_3
 (29 13)  (791 333)  (791 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 333)  (793 333)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 333)  (794 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (795 333)  (795 333)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.input_2_6
 (34 13)  (796 333)  (796 333)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.input_2_6
 (36 13)  (798 333)  (798 333)  LC_6 Logic Functioning bit
 (37 13)  (799 333)  (799 333)  LC_6 Logic Functioning bit
 (39 13)  (801 333)  (801 333)  LC_6 Logic Functioning bit
 (43 13)  (805 333)  (805 333)  LC_6 Logic Functioning bit
 (4 14)  (766 334)  (766 334)  routing T_15_20.sp4_v_b_1 <X> T_15_20.sp4_v_t_44
 (6 14)  (768 334)  (768 334)  routing T_15_20.sp4_v_b_1 <X> T_15_20.sp4_v_t_44
 (13 14)  (775 334)  (775 334)  routing T_15_20.sp4_v_b_11 <X> T_15_20.sp4_v_t_46
 (14 14)  (776 334)  (776 334)  routing T_15_20.sp4_v_b_36 <X> T_15_20.lc_trk_g3_4
 (15 14)  (777 334)  (777 334)  routing T_15_20.sp4_h_r_45 <X> T_15_20.lc_trk_g3_5
 (16 14)  (778 334)  (778 334)  routing T_15_20.sp4_h_r_45 <X> T_15_20.lc_trk_g3_5
 (17 14)  (779 334)  (779 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (780 334)  (780 334)  routing T_15_20.sp4_h_r_45 <X> T_15_20.lc_trk_g3_5
 (25 14)  (787 334)  (787 334)  routing T_15_20.wire_logic_cluster/lc_6/out <X> T_15_20.lc_trk_g3_6
 (27 14)  (789 334)  (789 334)  routing T_15_20.lc_trk_g1_7 <X> T_15_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 334)  (791 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 334)  (792 334)  routing T_15_20.lc_trk_g1_7 <X> T_15_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 334)  (794 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (798 334)  (798 334)  LC_7 Logic Functioning bit
 (37 14)  (799 334)  (799 334)  LC_7 Logic Functioning bit
 (38 14)  (800 334)  (800 334)  LC_7 Logic Functioning bit
 (39 14)  (801 334)  (801 334)  LC_7 Logic Functioning bit
 (41 14)  (803 334)  (803 334)  LC_7 Logic Functioning bit
 (43 14)  (805 334)  (805 334)  LC_7 Logic Functioning bit
 (46 14)  (808 334)  (808 334)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (14 15)  (776 335)  (776 335)  routing T_15_20.sp4_v_b_36 <X> T_15_20.lc_trk_g3_4
 (16 15)  (778 335)  (778 335)  routing T_15_20.sp4_v_b_36 <X> T_15_20.lc_trk_g3_4
 (17 15)  (779 335)  (779 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (780 335)  (780 335)  routing T_15_20.sp4_h_r_45 <X> T_15_20.lc_trk_g3_5
 (19 15)  (781 335)  (781 335)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (22 15)  (784 335)  (784 335)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (789 335)  (789 335)  routing T_15_20.lc_trk_g3_0 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 335)  (790 335)  routing T_15_20.lc_trk_g3_0 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 335)  (791 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 335)  (792 335)  routing T_15_20.lc_trk_g1_7 <X> T_15_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 335)  (793 335)  routing T_15_20.lc_trk_g0_2 <X> T_15_20.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 335)  (798 335)  LC_7 Logic Functioning bit
 (38 15)  (800 335)  (800 335)  LC_7 Logic Functioning bit


LogicTile_16_20

 (0 0)  (816 320)  (816 320)  Negative Clock bit

 (10 0)  (826 320)  (826 320)  routing T_16_20.sp4_v_t_45 <X> T_16_20.sp4_h_r_1
 (17 0)  (833 320)  (833 320)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (834 320)  (834 320)  routing T_16_20.wire_logic_cluster/lc_1/out <X> T_16_20.lc_trk_g0_1
 (25 0)  (841 320)  (841 320)  routing T_16_20.wire_logic_cluster/lc_2/out <X> T_16_20.lc_trk_g0_2
 (26 0)  (842 320)  (842 320)  routing T_16_20.lc_trk_g1_7 <X> T_16_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 320)  (843 320)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 320)  (844 320)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 320)  (845 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 320)  (847 320)  routing T_16_20.lc_trk_g2_7 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 320)  (848 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 320)  (849 320)  routing T_16_20.lc_trk_g2_7 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 320)  (851 320)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.input_2_0
 (36 0)  (852 320)  (852 320)  LC_0 Logic Functioning bit
 (39 0)  (855 320)  (855 320)  LC_0 Logic Functioning bit
 (40 0)  (856 320)  (856 320)  LC_0 Logic Functioning bit
 (41 0)  (857 320)  (857 320)  LC_0 Logic Functioning bit
 (43 0)  (859 320)  (859 320)  LC_0 Logic Functioning bit
 (22 1)  (838 321)  (838 321)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (842 321)  (842 321)  routing T_16_20.lc_trk_g1_7 <X> T_16_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 321)  (843 321)  routing T_16_20.lc_trk_g1_7 <X> T_16_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 321)  (845 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 321)  (846 321)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 321)  (847 321)  routing T_16_20.lc_trk_g2_7 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 321)  (848 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (849 321)  (849 321)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.input_2_0
 (35 1)  (851 321)  (851 321)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.input_2_0
 (36 1)  (852 321)  (852 321)  LC_0 Logic Functioning bit
 (38 1)  (854 321)  (854 321)  LC_0 Logic Functioning bit
 (40 1)  (856 321)  (856 321)  LC_0 Logic Functioning bit
 (41 1)  (857 321)  (857 321)  LC_0 Logic Functioning bit
 (43 1)  (859 321)  (859 321)  LC_0 Logic Functioning bit
 (0 2)  (816 322)  (816 322)  routing T_16_20.glb_netwk_6 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (1 2)  (817 322)  (817 322)  routing T_16_20.glb_netwk_6 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (2 2)  (818 322)  (818 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (824 322)  (824 322)  routing T_16_20.sp4_h_r_5 <X> T_16_20.sp4_h_l_36
 (10 2)  (826 322)  (826 322)  routing T_16_20.sp4_h_r_5 <X> T_16_20.sp4_h_l_36
 (12 2)  (828 322)  (828 322)  routing T_16_20.sp4_v_b_2 <X> T_16_20.sp4_h_l_39
 (14 2)  (830 322)  (830 322)  routing T_16_20.wire_logic_cluster/lc_4/out <X> T_16_20.lc_trk_g0_4
 (28 2)  (844 322)  (844 322)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 322)  (845 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 322)  (846 322)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 322)  (848 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (852 322)  (852 322)  LC_1 Logic Functioning bit
 (37 2)  (853 322)  (853 322)  LC_1 Logic Functioning bit
 (38 2)  (854 322)  (854 322)  LC_1 Logic Functioning bit
 (40 2)  (856 322)  (856 322)  LC_1 Logic Functioning bit
 (42 2)  (858 322)  (858 322)  LC_1 Logic Functioning bit
 (45 2)  (861 322)  (861 322)  LC_1 Logic Functioning bit
 (50 2)  (866 322)  (866 322)  Cascade bit: LH_LC01_inmux02_5

 (53 2)  (869 322)  (869 322)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (6 3)  (822 323)  (822 323)  routing T_16_20.sp4_h_r_0 <X> T_16_20.sp4_h_l_37
 (17 3)  (833 323)  (833 323)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (29 3)  (845 323)  (845 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 323)  (846 323)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (847 323)  (847 323)  routing T_16_20.lc_trk_g0_2 <X> T_16_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 323)  (852 323)  LC_1 Logic Functioning bit
 (37 3)  (853 323)  (853 323)  LC_1 Logic Functioning bit
 (39 3)  (855 323)  (855 323)  LC_1 Logic Functioning bit
 (45 3)  (861 323)  (861 323)  LC_1 Logic Functioning bit
 (0 4)  (816 324)  (816 324)  routing T_16_20.lc_trk_g2_2 <X> T_16_20.wire_logic_cluster/lc_7/cen
 (1 4)  (817 324)  (817 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (4 4)  (820 324)  (820 324)  routing T_16_20.sp4_h_l_38 <X> T_16_20.sp4_v_b_3
 (5 4)  (821 324)  (821 324)  routing T_16_20.sp4_v_t_38 <X> T_16_20.sp4_h_r_3
 (8 4)  (824 324)  (824 324)  routing T_16_20.sp4_h_l_41 <X> T_16_20.sp4_h_r_4
 (19 4)  (835 324)  (835 324)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (22 4)  (838 324)  (838 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (26 4)  (842 324)  (842 324)  routing T_16_20.lc_trk_g2_4 <X> T_16_20.wire_logic_cluster/lc_2/in_0
 (29 4)  (845 324)  (845 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 324)  (847 324)  routing T_16_20.lc_trk_g2_5 <X> T_16_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 324)  (848 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 324)  (849 324)  routing T_16_20.lc_trk_g2_5 <X> T_16_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 324)  (852 324)  LC_2 Logic Functioning bit
 (37 4)  (853 324)  (853 324)  LC_2 Logic Functioning bit
 (39 4)  (855 324)  (855 324)  LC_2 Logic Functioning bit
 (41 4)  (857 324)  (857 324)  LC_2 Logic Functioning bit
 (43 4)  (859 324)  (859 324)  LC_2 Logic Functioning bit
 (1 5)  (817 325)  (817 325)  routing T_16_20.lc_trk_g2_2 <X> T_16_20.wire_logic_cluster/lc_7/cen
 (5 5)  (821 325)  (821 325)  routing T_16_20.sp4_h_l_38 <X> T_16_20.sp4_v_b_3
 (28 5)  (844 325)  (844 325)  routing T_16_20.lc_trk_g2_4 <X> T_16_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 325)  (845 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (848 325)  (848 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (849 325)  (849 325)  routing T_16_20.lc_trk_g2_0 <X> T_16_20.input_2_2
 (36 5)  (852 325)  (852 325)  LC_2 Logic Functioning bit
 (37 5)  (853 325)  (853 325)  LC_2 Logic Functioning bit
 (39 5)  (855 325)  (855 325)  LC_2 Logic Functioning bit
 (12 6)  (828 326)  (828 326)  routing T_16_20.sp4_h_r_2 <X> T_16_20.sp4_h_l_40
 (17 6)  (833 326)  (833 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (834 326)  (834 326)  routing T_16_20.wire_logic_cluster/lc_5/out <X> T_16_20.lc_trk_g1_5
 (22 6)  (838 326)  (838 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (13 7)  (829 327)  (829 327)  routing T_16_20.sp4_h_r_2 <X> T_16_20.sp4_h_l_40
 (3 8)  (819 328)  (819 328)  routing T_16_20.sp12_h_r_1 <X> T_16_20.sp12_v_b_1
 (26 8)  (842 328)  (842 328)  routing T_16_20.lc_trk_g1_7 <X> T_16_20.wire_logic_cluster/lc_4/in_0
 (31 8)  (847 328)  (847 328)  routing T_16_20.lc_trk_g2_7 <X> T_16_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 328)  (848 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 328)  (849 328)  routing T_16_20.lc_trk_g2_7 <X> T_16_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 328)  (852 328)  LC_4 Logic Functioning bit
 (37 8)  (853 328)  (853 328)  LC_4 Logic Functioning bit
 (38 8)  (854 328)  (854 328)  LC_4 Logic Functioning bit
 (39 8)  (855 328)  (855 328)  LC_4 Logic Functioning bit
 (40 8)  (856 328)  (856 328)  LC_4 Logic Functioning bit
 (42 8)  (858 328)  (858 328)  LC_4 Logic Functioning bit
 (3 9)  (819 329)  (819 329)  routing T_16_20.sp12_h_r_1 <X> T_16_20.sp12_v_b_1
 (4 9)  (820 329)  (820 329)  routing T_16_20.sp4_v_t_36 <X> T_16_20.sp4_h_r_6
 (17 9)  (833 329)  (833 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 9)  (838 329)  (838 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (839 329)  (839 329)  routing T_16_20.sp4_v_b_42 <X> T_16_20.lc_trk_g2_2
 (24 9)  (840 329)  (840 329)  routing T_16_20.sp4_v_b_42 <X> T_16_20.lc_trk_g2_2
 (26 9)  (842 329)  (842 329)  routing T_16_20.lc_trk_g1_7 <X> T_16_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 329)  (843 329)  routing T_16_20.lc_trk_g1_7 <X> T_16_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 329)  (845 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 329)  (847 329)  routing T_16_20.lc_trk_g2_7 <X> T_16_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 329)  (852 329)  LC_4 Logic Functioning bit
 (37 9)  (853 329)  (853 329)  LC_4 Logic Functioning bit
 (38 9)  (854 329)  (854 329)  LC_4 Logic Functioning bit
 (39 9)  (855 329)  (855 329)  LC_4 Logic Functioning bit
 (41 9)  (857 329)  (857 329)  LC_4 Logic Functioning bit
 (43 9)  (859 329)  (859 329)  LC_4 Logic Functioning bit
 (3 10)  (819 330)  (819 330)  routing T_16_20.sp12_v_t_22 <X> T_16_20.sp12_h_l_22
 (17 10)  (833 330)  (833 330)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (834 330)  (834 330)  routing T_16_20.wire_logic_cluster/lc_5/out <X> T_16_20.lc_trk_g2_5
 (21 10)  (837 330)  (837 330)  routing T_16_20.rgt_op_7 <X> T_16_20.lc_trk_g2_7
 (22 10)  (838 330)  (838 330)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (840 330)  (840 330)  routing T_16_20.rgt_op_7 <X> T_16_20.lc_trk_g2_7
 (27 10)  (843 330)  (843 330)  routing T_16_20.lc_trk_g1_5 <X> T_16_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 330)  (845 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 330)  (846 330)  routing T_16_20.lc_trk_g1_5 <X> T_16_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 330)  (848 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 330)  (850 330)  routing T_16_20.lc_trk_g1_3 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 330)  (852 330)  LC_5 Logic Functioning bit
 (37 10)  (853 330)  (853 330)  LC_5 Logic Functioning bit
 (38 10)  (854 330)  (854 330)  LC_5 Logic Functioning bit
 (39 10)  (855 330)  (855 330)  LC_5 Logic Functioning bit
 (45 10)  (861 330)  (861 330)  LC_5 Logic Functioning bit
 (50 10)  (866 330)  (866 330)  Cascade bit: LH_LC05_inmux02_5

 (17 11)  (833 331)  (833 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (838 331)  (838 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (839 331)  (839 331)  routing T_16_20.sp4_v_b_46 <X> T_16_20.lc_trk_g2_6
 (24 11)  (840 331)  (840 331)  routing T_16_20.sp4_v_b_46 <X> T_16_20.lc_trk_g2_6
 (29 11)  (845 331)  (845 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 331)  (847 331)  routing T_16_20.lc_trk_g1_3 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 331)  (852 331)  LC_5 Logic Functioning bit
 (37 11)  (853 331)  (853 331)  LC_5 Logic Functioning bit
 (38 11)  (854 331)  (854 331)  LC_5 Logic Functioning bit
 (39 11)  (855 331)  (855 331)  LC_5 Logic Functioning bit
 (41 11)  (857 331)  (857 331)  LC_5 Logic Functioning bit
 (45 11)  (861 331)  (861 331)  LC_5 Logic Functioning bit
 (48 11)  (864 331)  (864 331)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (867 331)  (867 331)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (53 11)  (869 331)  (869 331)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (5 12)  (821 332)  (821 332)  routing T_16_20.sp4_v_t_44 <X> T_16_20.sp4_h_r_9
 (9 12)  (825 332)  (825 332)  routing T_16_20.sp4_h_l_42 <X> T_16_20.sp4_h_r_10
 (10 12)  (826 332)  (826 332)  routing T_16_20.sp4_h_l_42 <X> T_16_20.sp4_h_r_10
 (22 13)  (838 333)  (838 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (841 333)  (841 333)  routing T_16_20.sp4_r_v_b_42 <X> T_16_20.lc_trk_g3_2
 (0 14)  (816 334)  (816 334)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 334)  (817 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (12 14)  (828 334)  (828 334)  routing T_16_20.sp4_h_r_8 <X> T_16_20.sp4_h_l_46
 (15 14)  (831 334)  (831 334)  routing T_16_20.sp4_h_l_24 <X> T_16_20.lc_trk_g3_5
 (16 14)  (832 334)  (832 334)  routing T_16_20.sp4_h_l_24 <X> T_16_20.lc_trk_g3_5
 (17 14)  (833 334)  (833 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (834 334)  (834 334)  routing T_16_20.sp4_h_l_24 <X> T_16_20.lc_trk_g3_5
 (21 14)  (837 334)  (837 334)  routing T_16_20.sp4_v_t_18 <X> T_16_20.lc_trk_g3_7
 (22 14)  (838 334)  (838 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (839 334)  (839 334)  routing T_16_20.sp4_v_t_18 <X> T_16_20.lc_trk_g3_7
 (27 14)  (843 334)  (843 334)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 334)  (844 334)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 334)  (845 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 334)  (846 334)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 334)  (847 334)  routing T_16_20.lc_trk_g0_4 <X> T_16_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 334)  (848 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (852 334)  (852 334)  LC_7 Logic Functioning bit
 (37 14)  (853 334)  (853 334)  LC_7 Logic Functioning bit
 (38 14)  (854 334)  (854 334)  LC_7 Logic Functioning bit
 (39 14)  (855 334)  (855 334)  LC_7 Logic Functioning bit
 (41 14)  (857 334)  (857 334)  LC_7 Logic Functioning bit
 (43 14)  (859 334)  (859 334)  LC_7 Logic Functioning bit
 (0 15)  (816 335)  (816 335)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 335)  (817 335)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_7/s_r
 (13 15)  (829 335)  (829 335)  routing T_16_20.sp4_h_r_8 <X> T_16_20.sp4_h_l_46
 (29 15)  (845 335)  (845 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 335)  (846 335)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.wire_logic_cluster/lc_7/in_1
 (36 15)  (852 335)  (852 335)  LC_7 Logic Functioning bit
 (38 15)  (854 335)  (854 335)  LC_7 Logic Functioning bit


LogicTile_17_20

 (5 0)  (879 320)  (879 320)  routing T_17_20.sp4_v_b_6 <X> T_17_20.sp4_h_r_0
 (21 0)  (895 320)  (895 320)  routing T_17_20.wire_logic_cluster/lc_3/out <X> T_17_20.lc_trk_g0_3
 (22 0)  (896 320)  (896 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (28 0)  (902 320)  (902 320)  routing T_17_20.lc_trk_g2_1 <X> T_17_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 320)  (903 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 320)  (906 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 320)  (907 320)  routing T_17_20.lc_trk_g2_3 <X> T_17_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (909 320)  (909 320)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.input_2_0
 (37 0)  (911 320)  (911 320)  LC_0 Logic Functioning bit
 (38 0)  (912 320)  (912 320)  LC_0 Logic Functioning bit
 (39 0)  (913 320)  (913 320)  LC_0 Logic Functioning bit
 (41 0)  (915 320)  (915 320)  LC_0 Logic Functioning bit
 (45 0)  (919 320)  (919 320)  LC_0 Logic Functioning bit
 (46 0)  (920 320)  (920 320)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (4 1)  (878 321)  (878 321)  routing T_17_20.sp4_v_b_6 <X> T_17_20.sp4_h_r_0
 (6 1)  (880 321)  (880 321)  routing T_17_20.sp4_v_b_6 <X> T_17_20.sp4_h_r_0
 (11 1)  (885 321)  (885 321)  routing T_17_20.sp4_h_l_39 <X> T_17_20.sp4_h_r_2
 (27 1)  (901 321)  (901 321)  routing T_17_20.lc_trk_g3_1 <X> T_17_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 321)  (902 321)  routing T_17_20.lc_trk_g3_1 <X> T_17_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 321)  (903 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 321)  (905 321)  routing T_17_20.lc_trk_g2_3 <X> T_17_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 321)  (906 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (907 321)  (907 321)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.input_2_0
 (34 1)  (908 321)  (908 321)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.input_2_0
 (35 1)  (909 321)  (909 321)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.input_2_0
 (37 1)  (911 321)  (911 321)  LC_0 Logic Functioning bit
 (39 1)  (913 321)  (913 321)  LC_0 Logic Functioning bit
 (0 2)  (874 322)  (874 322)  routing T_17_20.glb_netwk_6 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (1 2)  (875 322)  (875 322)  routing T_17_20.glb_netwk_6 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (2 2)  (876 322)  (876 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (879 322)  (879 322)  routing T_17_20.sp4_v_b_0 <X> T_17_20.sp4_h_l_37
 (14 2)  (888 322)  (888 322)  routing T_17_20.sp4_h_l_9 <X> T_17_20.lc_trk_g0_4
 (22 2)  (896 322)  (896 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (25 2)  (899 322)  (899 322)  routing T_17_20.sp4_h_r_14 <X> T_17_20.lc_trk_g0_6
 (26 2)  (900 322)  (900 322)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (901 322)  (901 322)  routing T_17_20.lc_trk_g3_5 <X> T_17_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 322)  (902 322)  routing T_17_20.lc_trk_g3_5 <X> T_17_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 322)  (903 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 322)  (904 322)  routing T_17_20.lc_trk_g3_5 <X> T_17_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 322)  (906 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 322)  (907 322)  routing T_17_20.lc_trk_g2_0 <X> T_17_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 322)  (910 322)  LC_1 Logic Functioning bit
 (38 2)  (912 322)  (912 322)  LC_1 Logic Functioning bit
 (13 3)  (887 323)  (887 323)  routing T_17_20.sp4_v_b_9 <X> T_17_20.sp4_h_l_39
 (14 3)  (888 323)  (888 323)  routing T_17_20.sp4_h_l_9 <X> T_17_20.lc_trk_g0_4
 (15 3)  (889 323)  (889 323)  routing T_17_20.sp4_h_l_9 <X> T_17_20.lc_trk_g0_4
 (16 3)  (890 323)  (890 323)  routing T_17_20.sp4_h_l_9 <X> T_17_20.lc_trk_g0_4
 (17 3)  (891 323)  (891 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (21 3)  (895 323)  (895 323)  routing T_17_20.sp4_r_v_b_31 <X> T_17_20.lc_trk_g0_7
 (22 3)  (896 323)  (896 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (897 323)  (897 323)  routing T_17_20.sp4_h_r_14 <X> T_17_20.lc_trk_g0_6
 (24 3)  (898 323)  (898 323)  routing T_17_20.sp4_h_r_14 <X> T_17_20.lc_trk_g0_6
 (26 3)  (900 323)  (900 323)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (901 323)  (901 323)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 323)  (902 323)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 323)  (903 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (36 3)  (910 323)  (910 323)  LC_1 Logic Functioning bit
 (37 3)  (911 323)  (911 323)  LC_1 Logic Functioning bit
 (38 3)  (912 323)  (912 323)  LC_1 Logic Functioning bit
 (39 3)  (913 323)  (913 323)  LC_1 Logic Functioning bit
 (41 3)  (915 323)  (915 323)  LC_1 Logic Functioning bit
 (43 3)  (917 323)  (917 323)  LC_1 Logic Functioning bit
 (14 4)  (888 324)  (888 324)  routing T_17_20.bnr_op_0 <X> T_17_20.lc_trk_g1_0
 (26 4)  (900 324)  (900 324)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_2/in_0
 (28 4)  (902 324)  (902 324)  routing T_17_20.lc_trk_g2_1 <X> T_17_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 324)  (903 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 324)  (906 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 324)  (907 324)  routing T_17_20.lc_trk_g2_3 <X> T_17_20.wire_logic_cluster/lc_2/in_3
 (37 4)  (911 324)  (911 324)  LC_2 Logic Functioning bit
 (39 4)  (913 324)  (913 324)  LC_2 Logic Functioning bit
 (48 4)  (922 324)  (922 324)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (50 4)  (924 324)  (924 324)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (888 325)  (888 325)  routing T_17_20.bnr_op_0 <X> T_17_20.lc_trk_g1_0
 (17 5)  (891 325)  (891 325)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (26 5)  (900 325)  (900 325)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 325)  (901 325)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 325)  (902 325)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 325)  (903 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 325)  (905 325)  routing T_17_20.lc_trk_g2_3 <X> T_17_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 325)  (910 325)  LC_2 Logic Functioning bit
 (37 5)  (911 325)  (911 325)  LC_2 Logic Functioning bit
 (39 5)  (913 325)  (913 325)  LC_2 Logic Functioning bit
 (43 5)  (917 325)  (917 325)  LC_2 Logic Functioning bit
 (51 5)  (925 325)  (925 325)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (888 326)  (888 326)  routing T_17_20.wire_logic_cluster/lc_4/out <X> T_17_20.lc_trk_g1_4
 (22 6)  (896 326)  (896 326)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (898 326)  (898 326)  routing T_17_20.top_op_7 <X> T_17_20.lc_trk_g1_7
 (27 6)  (901 326)  (901 326)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 326)  (902 326)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 326)  (903 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 326)  (904 326)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 326)  (905 326)  routing T_17_20.lc_trk_g3_5 <X> T_17_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 326)  (906 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 326)  (907 326)  routing T_17_20.lc_trk_g3_5 <X> T_17_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 326)  (908 326)  routing T_17_20.lc_trk_g3_5 <X> T_17_20.wire_logic_cluster/lc_3/in_3
 (37 6)  (911 326)  (911 326)  LC_3 Logic Functioning bit
 (42 6)  (916 326)  (916 326)  LC_3 Logic Functioning bit
 (45 6)  (919 326)  (919 326)  LC_3 Logic Functioning bit
 (17 7)  (891 327)  (891 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (895 327)  (895 327)  routing T_17_20.top_op_7 <X> T_17_20.lc_trk_g1_7
 (27 7)  (901 327)  (901 327)  routing T_17_20.lc_trk_g1_0 <X> T_17_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 327)  (903 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 327)  (904 327)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_3/in_1
 (32 7)  (906 327)  (906 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (909 327)  (909 327)  routing T_17_20.lc_trk_g0_3 <X> T_17_20.input_2_3
 (36 7)  (910 327)  (910 327)  LC_3 Logic Functioning bit
 (37 7)  (911 327)  (911 327)  LC_3 Logic Functioning bit
 (39 7)  (913 327)  (913 327)  LC_3 Logic Functioning bit
 (43 7)  (917 327)  (917 327)  LC_3 Logic Functioning bit
 (52 7)  (926 327)  (926 327)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (14 8)  (888 328)  (888 328)  routing T_17_20.wire_logic_cluster/lc_0/out <X> T_17_20.lc_trk_g2_0
 (15 8)  (889 328)  (889 328)  routing T_17_20.sp4_h_r_33 <X> T_17_20.lc_trk_g2_1
 (16 8)  (890 328)  (890 328)  routing T_17_20.sp4_h_r_33 <X> T_17_20.lc_trk_g2_1
 (17 8)  (891 328)  (891 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (892 328)  (892 328)  routing T_17_20.sp4_h_r_33 <X> T_17_20.lc_trk_g2_1
 (21 8)  (895 328)  (895 328)  routing T_17_20.sp4_h_r_43 <X> T_17_20.lc_trk_g2_3
 (22 8)  (896 328)  (896 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (897 328)  (897 328)  routing T_17_20.sp4_h_r_43 <X> T_17_20.lc_trk_g2_3
 (24 8)  (898 328)  (898 328)  routing T_17_20.sp4_h_r_43 <X> T_17_20.lc_trk_g2_3
 (25 8)  (899 328)  (899 328)  routing T_17_20.sp4_v_b_26 <X> T_17_20.lc_trk_g2_2
 (26 8)  (900 328)  (900 328)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 328)  (901 328)  routing T_17_20.lc_trk_g1_0 <X> T_17_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 328)  (903 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 328)  (905 328)  routing T_17_20.lc_trk_g0_7 <X> T_17_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 328)  (906 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (909 328)  (909 328)  routing T_17_20.lc_trk_g2_4 <X> T_17_20.input_2_4
 (37 8)  (911 328)  (911 328)  LC_4 Logic Functioning bit
 (42 8)  (916 328)  (916 328)  LC_4 Logic Functioning bit
 (45 8)  (919 328)  (919 328)  LC_4 Logic Functioning bit
 (6 9)  (880 329)  (880 329)  routing T_17_20.sp4_h_l_43 <X> T_17_20.sp4_h_r_6
 (17 9)  (891 329)  (891 329)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (21 9)  (895 329)  (895 329)  routing T_17_20.sp4_h_r_43 <X> T_17_20.lc_trk_g2_3
 (22 9)  (896 329)  (896 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (897 329)  (897 329)  routing T_17_20.sp4_v_b_26 <X> T_17_20.lc_trk_g2_2
 (26 9)  (900 329)  (900 329)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 329)  (901 329)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 329)  (902 329)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 329)  (903 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 329)  (905 329)  routing T_17_20.lc_trk_g0_7 <X> T_17_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (906 329)  (906 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (907 329)  (907 329)  routing T_17_20.lc_trk_g2_4 <X> T_17_20.input_2_4
 (36 9)  (910 329)  (910 329)  LC_4 Logic Functioning bit
 (37 9)  (911 329)  (911 329)  LC_4 Logic Functioning bit
 (38 9)  (912 329)  (912 329)  LC_4 Logic Functioning bit
 (42 9)  (916 329)  (916 329)  LC_4 Logic Functioning bit
 (51 9)  (925 329)  (925 329)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (14 10)  (888 330)  (888 330)  routing T_17_20.wire_logic_cluster/lc_4/out <X> T_17_20.lc_trk_g2_4
 (21 10)  (895 330)  (895 330)  routing T_17_20.rgt_op_7 <X> T_17_20.lc_trk_g2_7
 (22 10)  (896 330)  (896 330)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (898 330)  (898 330)  routing T_17_20.rgt_op_7 <X> T_17_20.lc_trk_g2_7
 (26 10)  (900 330)  (900 330)  routing T_17_20.lc_trk_g3_4 <X> T_17_20.wire_logic_cluster/lc_5/in_0
 (29 10)  (903 330)  (903 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 330)  (904 330)  routing T_17_20.lc_trk_g0_4 <X> T_17_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 330)  (906 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 330)  (907 330)  routing T_17_20.lc_trk_g2_2 <X> T_17_20.wire_logic_cluster/lc_5/in_3
 (37 10)  (911 330)  (911 330)  LC_5 Logic Functioning bit
 (38 10)  (912 330)  (912 330)  LC_5 Logic Functioning bit
 (39 10)  (913 330)  (913 330)  LC_5 Logic Functioning bit
 (41 10)  (915 330)  (915 330)  LC_5 Logic Functioning bit
 (42 10)  (916 330)  (916 330)  LC_5 Logic Functioning bit
 (43 10)  (917 330)  (917 330)  LC_5 Logic Functioning bit
 (17 11)  (891 331)  (891 331)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (896 331)  (896 331)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (898 331)  (898 331)  routing T_17_20.tnl_op_6 <X> T_17_20.lc_trk_g2_6
 (25 11)  (899 331)  (899 331)  routing T_17_20.tnl_op_6 <X> T_17_20.lc_trk_g2_6
 (27 11)  (901 331)  (901 331)  routing T_17_20.lc_trk_g3_4 <X> T_17_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 331)  (902 331)  routing T_17_20.lc_trk_g3_4 <X> T_17_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 331)  (903 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 331)  (905 331)  routing T_17_20.lc_trk_g2_2 <X> T_17_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (906 331)  (906 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (909 331)  (909 331)  routing T_17_20.lc_trk_g0_3 <X> T_17_20.input_2_5
 (36 11)  (910 331)  (910 331)  LC_5 Logic Functioning bit
 (37 11)  (911 331)  (911 331)  LC_5 Logic Functioning bit
 (38 11)  (912 331)  (912 331)  LC_5 Logic Functioning bit
 (40 11)  (914 331)  (914 331)  LC_5 Logic Functioning bit
 (41 11)  (915 331)  (915 331)  LC_5 Logic Functioning bit
 (42 11)  (916 331)  (916 331)  LC_5 Logic Functioning bit
 (12 12)  (886 332)  (886 332)  routing T_17_20.sp4_v_b_11 <X> T_17_20.sp4_h_r_11
 (17 12)  (891 332)  (891 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 332)  (892 332)  routing T_17_20.wire_logic_cluster/lc_1/out <X> T_17_20.lc_trk_g3_1
 (26 12)  (900 332)  (900 332)  routing T_17_20.lc_trk_g0_6 <X> T_17_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 332)  (901 332)  routing T_17_20.lc_trk_g1_4 <X> T_17_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 332)  (903 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 332)  (904 332)  routing T_17_20.lc_trk_g1_4 <X> T_17_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 332)  (905 332)  routing T_17_20.lc_trk_g2_7 <X> T_17_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 332)  (906 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 332)  (907 332)  routing T_17_20.lc_trk_g2_7 <X> T_17_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 332)  (910 332)  LC_6 Logic Functioning bit
 (37 12)  (911 332)  (911 332)  LC_6 Logic Functioning bit
 (38 12)  (912 332)  (912 332)  LC_6 Logic Functioning bit
 (39 12)  (913 332)  (913 332)  LC_6 Logic Functioning bit
 (42 12)  (916 332)  (916 332)  LC_6 Logic Functioning bit
 (43 12)  (917 332)  (917 332)  LC_6 Logic Functioning bit
 (50 12)  (924 332)  (924 332)  Cascade bit: LH_LC06_inmux02_5

 (8 13)  (882 333)  (882 333)  routing T_17_20.sp4_h_l_41 <X> T_17_20.sp4_v_b_10
 (9 13)  (883 333)  (883 333)  routing T_17_20.sp4_h_l_41 <X> T_17_20.sp4_v_b_10
 (10 13)  (884 333)  (884 333)  routing T_17_20.sp4_h_l_41 <X> T_17_20.sp4_v_b_10
 (11 13)  (885 333)  (885 333)  routing T_17_20.sp4_v_b_11 <X> T_17_20.sp4_h_r_11
 (15 13)  (889 333)  (889 333)  routing T_17_20.tnr_op_0 <X> T_17_20.lc_trk_g3_0
 (17 13)  (891 333)  (891 333)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (26 13)  (900 333)  (900 333)  routing T_17_20.lc_trk_g0_6 <X> T_17_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 333)  (903 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 333)  (905 333)  routing T_17_20.lc_trk_g2_7 <X> T_17_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (910 333)  (910 333)  LC_6 Logic Functioning bit
 (37 13)  (911 333)  (911 333)  LC_6 Logic Functioning bit
 (38 13)  (912 333)  (912 333)  LC_6 Logic Functioning bit
 (39 13)  (913 333)  (913 333)  LC_6 Logic Functioning bit
 (40 13)  (914 333)  (914 333)  LC_6 Logic Functioning bit
 (41 13)  (915 333)  (915 333)  LC_6 Logic Functioning bit
 (42 13)  (916 333)  (916 333)  LC_6 Logic Functioning bit
 (43 13)  (917 333)  (917 333)  LC_6 Logic Functioning bit
 (5 14)  (879 334)  (879 334)  routing T_17_20.sp4_v_b_9 <X> T_17_20.sp4_h_l_44
 (17 14)  (891 334)  (891 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (896 334)  (896 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (897 334)  (897 334)  routing T_17_20.sp4_v_b_47 <X> T_17_20.lc_trk_g3_7
 (24 14)  (898 334)  (898 334)  routing T_17_20.sp4_v_b_47 <X> T_17_20.lc_trk_g3_7
 (28 14)  (902 334)  (902 334)  routing T_17_20.lc_trk_g2_6 <X> T_17_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 334)  (903 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 334)  (904 334)  routing T_17_20.lc_trk_g2_6 <X> T_17_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (905 334)  (905 334)  routing T_17_20.lc_trk_g1_7 <X> T_17_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 334)  (906 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 334)  (908 334)  routing T_17_20.lc_trk_g1_7 <X> T_17_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 334)  (910 334)  LC_7 Logic Functioning bit
 (37 14)  (911 334)  (911 334)  LC_7 Logic Functioning bit
 (38 14)  (912 334)  (912 334)  LC_7 Logic Functioning bit
 (39 14)  (913 334)  (913 334)  LC_7 Logic Functioning bit
 (41 14)  (915 334)  (915 334)  LC_7 Logic Functioning bit
 (42 14)  (916 334)  (916 334)  LC_7 Logic Functioning bit
 (43 14)  (917 334)  (917 334)  LC_7 Logic Functioning bit
 (50 14)  (924 334)  (924 334)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (889 335)  (889 335)  routing T_17_20.sp4_v_t_33 <X> T_17_20.lc_trk_g3_4
 (16 15)  (890 335)  (890 335)  routing T_17_20.sp4_v_t_33 <X> T_17_20.lc_trk_g3_4
 (17 15)  (891 335)  (891 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (18 15)  (892 335)  (892 335)  routing T_17_20.sp4_r_v_b_45 <X> T_17_20.lc_trk_g3_5
 (22 15)  (896 335)  (896 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (27 15)  (901 335)  (901 335)  routing T_17_20.lc_trk_g3_0 <X> T_17_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 335)  (902 335)  routing T_17_20.lc_trk_g3_0 <X> T_17_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 335)  (903 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 335)  (904 335)  routing T_17_20.lc_trk_g2_6 <X> T_17_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (905 335)  (905 335)  routing T_17_20.lc_trk_g1_7 <X> T_17_20.wire_logic_cluster/lc_7/in_3
 (36 15)  (910 335)  (910 335)  LC_7 Logic Functioning bit
 (37 15)  (911 335)  (911 335)  LC_7 Logic Functioning bit
 (38 15)  (912 335)  (912 335)  LC_7 Logic Functioning bit
 (39 15)  (913 335)  (913 335)  LC_7 Logic Functioning bit
 (40 15)  (914 335)  (914 335)  LC_7 Logic Functioning bit
 (41 15)  (915 335)  (915 335)  LC_7 Logic Functioning bit
 (42 15)  (916 335)  (916 335)  LC_7 Logic Functioning bit
 (43 15)  (917 335)  (917 335)  LC_7 Logic Functioning bit


LogicTile_18_20

 (14 0)  (942 320)  (942 320)  routing T_18_20.wire_logic_cluster/lc_0/out <X> T_18_20.lc_trk_g0_0
 (25 0)  (953 320)  (953 320)  routing T_18_20.sp4_v_b_10 <X> T_18_20.lc_trk_g0_2
 (26 0)  (954 320)  (954 320)  routing T_18_20.lc_trk_g2_4 <X> T_18_20.wire_logic_cluster/lc_0/in_0
 (29 0)  (957 320)  (957 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 320)  (958 320)  routing T_18_20.lc_trk_g0_7 <X> T_18_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 320)  (960 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 320)  (961 320)  routing T_18_20.lc_trk_g3_0 <X> T_18_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 320)  (962 320)  routing T_18_20.lc_trk_g3_0 <X> T_18_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (963 320)  (963 320)  routing T_18_20.lc_trk_g2_6 <X> T_18_20.input_2_0
 (38 0)  (966 320)  (966 320)  LC_0 Logic Functioning bit
 (39 0)  (967 320)  (967 320)  LC_0 Logic Functioning bit
 (45 0)  (973 320)  (973 320)  LC_0 Logic Functioning bit
 (47 0)  (975 320)  (975 320)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (5 1)  (933 321)  (933 321)  routing T_18_20.sp4_h_r_0 <X> T_18_20.sp4_v_b_0
 (17 1)  (945 321)  (945 321)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (950 321)  (950 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (951 321)  (951 321)  routing T_18_20.sp4_v_b_10 <X> T_18_20.lc_trk_g0_2
 (25 1)  (953 321)  (953 321)  routing T_18_20.sp4_v_b_10 <X> T_18_20.lc_trk_g0_2
 (28 1)  (956 321)  (956 321)  routing T_18_20.lc_trk_g2_4 <X> T_18_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 321)  (957 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 321)  (958 321)  routing T_18_20.lc_trk_g0_7 <X> T_18_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (960 321)  (960 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (961 321)  (961 321)  routing T_18_20.lc_trk_g2_6 <X> T_18_20.input_2_0
 (35 1)  (963 321)  (963 321)  routing T_18_20.lc_trk_g2_6 <X> T_18_20.input_2_0
 (36 1)  (964 321)  (964 321)  LC_0 Logic Functioning bit
 (38 1)  (966 321)  (966 321)  LC_0 Logic Functioning bit
 (39 1)  (967 321)  (967 321)  LC_0 Logic Functioning bit
 (43 1)  (971 321)  (971 321)  LC_0 Logic Functioning bit
 (0 2)  (928 322)  (928 322)  routing T_18_20.glb_netwk_6 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (1 2)  (929 322)  (929 322)  routing T_18_20.glb_netwk_6 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (2 2)  (930 322)  (930 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (949 322)  (949 322)  routing T_18_20.sp4_h_l_2 <X> T_18_20.lc_trk_g0_7
 (22 2)  (950 322)  (950 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (951 322)  (951 322)  routing T_18_20.sp4_h_l_2 <X> T_18_20.lc_trk_g0_7
 (24 2)  (952 322)  (952 322)  routing T_18_20.sp4_h_l_2 <X> T_18_20.lc_trk_g0_7
 (27 2)  (955 322)  (955 322)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 322)  (956 322)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 322)  (957 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 322)  (958 322)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (960 322)  (960 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (964 322)  (964 322)  LC_1 Logic Functioning bit
 (38 2)  (966 322)  (966 322)  LC_1 Logic Functioning bit
 (41 2)  (969 322)  (969 322)  LC_1 Logic Functioning bit
 (43 2)  (971 322)  (971 322)  LC_1 Logic Functioning bit
 (51 2)  (979 322)  (979 322)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (22 3)  (950 323)  (950 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (951 323)  (951 323)  routing T_18_20.sp4_v_b_22 <X> T_18_20.lc_trk_g0_6
 (24 3)  (952 323)  (952 323)  routing T_18_20.sp4_v_b_22 <X> T_18_20.lc_trk_g0_6
 (26 3)  (954 323)  (954 323)  routing T_18_20.lc_trk_g3_2 <X> T_18_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 323)  (955 323)  routing T_18_20.lc_trk_g3_2 <X> T_18_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 323)  (956 323)  routing T_18_20.lc_trk_g3_2 <X> T_18_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 323)  (957 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 323)  (959 323)  routing T_18_20.lc_trk_g0_2 <X> T_18_20.wire_logic_cluster/lc_1/in_3
 (37 3)  (965 323)  (965 323)  LC_1 Logic Functioning bit
 (39 3)  (967 323)  (967 323)  LC_1 Logic Functioning bit
 (41 3)  (969 323)  (969 323)  LC_1 Logic Functioning bit
 (43 3)  (971 323)  (971 323)  LC_1 Logic Functioning bit
 (6 4)  (934 324)  (934 324)  routing T_18_20.sp4_v_t_37 <X> T_18_20.sp4_v_b_3
 (14 4)  (942 324)  (942 324)  routing T_18_20.sp4_h_r_8 <X> T_18_20.lc_trk_g1_0
 (26 4)  (954 324)  (954 324)  routing T_18_20.lc_trk_g0_6 <X> T_18_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (955 324)  (955 324)  routing T_18_20.lc_trk_g1_4 <X> T_18_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 324)  (957 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 324)  (958 324)  routing T_18_20.lc_trk_g1_4 <X> T_18_20.wire_logic_cluster/lc_2/in_1
 (31 4)  (959 324)  (959 324)  routing T_18_20.lc_trk_g2_7 <X> T_18_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 324)  (960 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 324)  (961 324)  routing T_18_20.lc_trk_g2_7 <X> T_18_20.wire_logic_cluster/lc_2/in_3
 (35 4)  (963 324)  (963 324)  routing T_18_20.lc_trk_g2_4 <X> T_18_20.input_2_2
 (36 4)  (964 324)  (964 324)  LC_2 Logic Functioning bit
 (40 4)  (968 324)  (968 324)  LC_2 Logic Functioning bit
 (42 4)  (970 324)  (970 324)  LC_2 Logic Functioning bit
 (43 4)  (971 324)  (971 324)  LC_2 Logic Functioning bit
 (52 4)  (980 324)  (980 324)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (5 5)  (933 325)  (933 325)  routing T_18_20.sp4_v_t_37 <X> T_18_20.sp4_v_b_3
 (8 5)  (936 325)  (936 325)  routing T_18_20.sp4_h_l_47 <X> T_18_20.sp4_v_b_4
 (9 5)  (937 325)  (937 325)  routing T_18_20.sp4_h_l_47 <X> T_18_20.sp4_v_b_4
 (10 5)  (938 325)  (938 325)  routing T_18_20.sp4_h_l_47 <X> T_18_20.sp4_v_b_4
 (15 5)  (943 325)  (943 325)  routing T_18_20.sp4_h_r_8 <X> T_18_20.lc_trk_g1_0
 (16 5)  (944 325)  (944 325)  routing T_18_20.sp4_h_r_8 <X> T_18_20.lc_trk_g1_0
 (17 5)  (945 325)  (945 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (19 5)  (947 325)  (947 325)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (22 5)  (950 325)  (950 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (951 325)  (951 325)  routing T_18_20.sp4_v_b_18 <X> T_18_20.lc_trk_g1_2
 (24 5)  (952 325)  (952 325)  routing T_18_20.sp4_v_b_18 <X> T_18_20.lc_trk_g1_2
 (26 5)  (954 325)  (954 325)  routing T_18_20.lc_trk_g0_6 <X> T_18_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 325)  (957 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 325)  (959 325)  routing T_18_20.lc_trk_g2_7 <X> T_18_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (960 325)  (960 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (961 325)  (961 325)  routing T_18_20.lc_trk_g2_4 <X> T_18_20.input_2_2
 (36 5)  (964 325)  (964 325)  LC_2 Logic Functioning bit
 (38 5)  (966 325)  (966 325)  LC_2 Logic Functioning bit
 (40 5)  (968 325)  (968 325)  LC_2 Logic Functioning bit
 (41 5)  (969 325)  (969 325)  LC_2 Logic Functioning bit
 (42 5)  (970 325)  (970 325)  LC_2 Logic Functioning bit
 (43 5)  (971 325)  (971 325)  LC_2 Logic Functioning bit
 (48 5)  (976 325)  (976 325)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (8 6)  (936 326)  (936 326)  routing T_18_20.sp4_h_r_8 <X> T_18_20.sp4_h_l_41
 (10 6)  (938 326)  (938 326)  routing T_18_20.sp4_h_r_8 <X> T_18_20.sp4_h_l_41
 (15 6)  (943 326)  (943 326)  routing T_18_20.bot_op_5 <X> T_18_20.lc_trk_g1_5
 (17 6)  (945 326)  (945 326)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (950 326)  (950 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (28 6)  (956 326)  (956 326)  routing T_18_20.lc_trk_g2_6 <X> T_18_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 326)  (957 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 326)  (958 326)  routing T_18_20.lc_trk_g2_6 <X> T_18_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 326)  (959 326)  routing T_18_20.lc_trk_g2_4 <X> T_18_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 326)  (960 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 326)  (961 326)  routing T_18_20.lc_trk_g2_4 <X> T_18_20.wire_logic_cluster/lc_3/in_3
 (37 6)  (965 326)  (965 326)  LC_3 Logic Functioning bit
 (41 6)  (969 326)  (969 326)  LC_3 Logic Functioning bit
 (42 6)  (970 326)  (970 326)  LC_3 Logic Functioning bit
 (43 6)  (971 326)  (971 326)  LC_3 Logic Functioning bit
 (45 6)  (973 326)  (973 326)  LC_3 Logic Functioning bit
 (51 6)  (979 326)  (979 326)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (8 7)  (936 327)  (936 327)  routing T_18_20.sp4_h_r_4 <X> T_18_20.sp4_v_t_41
 (9 7)  (937 327)  (937 327)  routing T_18_20.sp4_h_r_4 <X> T_18_20.sp4_v_t_41
 (17 7)  (945 327)  (945 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (22 7)  (950 327)  (950 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (26 7)  (954 327)  (954 327)  routing T_18_20.lc_trk_g1_2 <X> T_18_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 327)  (955 327)  routing T_18_20.lc_trk_g1_2 <X> T_18_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 327)  (957 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 327)  (958 327)  routing T_18_20.lc_trk_g2_6 <X> T_18_20.wire_logic_cluster/lc_3/in_1
 (32 7)  (960 327)  (960 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (961 327)  (961 327)  routing T_18_20.lc_trk_g2_3 <X> T_18_20.input_2_3
 (35 7)  (963 327)  (963 327)  routing T_18_20.lc_trk_g2_3 <X> T_18_20.input_2_3
 (37 7)  (965 327)  (965 327)  LC_3 Logic Functioning bit
 (42 7)  (970 327)  (970 327)  LC_3 Logic Functioning bit
 (12 8)  (940 328)  (940 328)  routing T_18_20.sp4_h_l_40 <X> T_18_20.sp4_h_r_8
 (21 8)  (949 328)  (949 328)  routing T_18_20.wire_logic_cluster/lc_3/out <X> T_18_20.lc_trk_g2_3
 (22 8)  (950 328)  (950 328)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (27 8)  (955 328)  (955 328)  routing T_18_20.lc_trk_g1_6 <X> T_18_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 328)  (957 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 328)  (958 328)  routing T_18_20.lc_trk_g1_6 <X> T_18_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (959 328)  (959 328)  routing T_18_20.lc_trk_g3_6 <X> T_18_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 328)  (960 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 328)  (961 328)  routing T_18_20.lc_trk_g3_6 <X> T_18_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 328)  (962 328)  routing T_18_20.lc_trk_g3_6 <X> T_18_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 328)  (964 328)  LC_4 Logic Functioning bit
 (38 8)  (966 328)  (966 328)  LC_4 Logic Functioning bit
 (13 9)  (941 329)  (941 329)  routing T_18_20.sp4_h_l_40 <X> T_18_20.sp4_h_r_8
 (29 9)  (957 329)  (957 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 329)  (958 329)  routing T_18_20.lc_trk_g1_6 <X> T_18_20.wire_logic_cluster/lc_4/in_1
 (31 9)  (959 329)  (959 329)  routing T_18_20.lc_trk_g3_6 <X> T_18_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (964 329)  (964 329)  LC_4 Logic Functioning bit
 (37 9)  (965 329)  (965 329)  LC_4 Logic Functioning bit
 (38 9)  (966 329)  (966 329)  LC_4 Logic Functioning bit
 (39 9)  (967 329)  (967 329)  LC_4 Logic Functioning bit
 (40 9)  (968 329)  (968 329)  LC_4 Logic Functioning bit
 (42 9)  (970 329)  (970 329)  LC_4 Logic Functioning bit
 (48 9)  (976 329)  (976 329)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (17 10)  (945 330)  (945 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (949 330)  (949 330)  routing T_18_20.sp4_h_l_34 <X> T_18_20.lc_trk_g2_7
 (22 10)  (950 330)  (950 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (951 330)  (951 330)  routing T_18_20.sp4_h_l_34 <X> T_18_20.lc_trk_g2_7
 (24 10)  (952 330)  (952 330)  routing T_18_20.sp4_h_l_34 <X> T_18_20.lc_trk_g2_7
 (25 10)  (953 330)  (953 330)  routing T_18_20.sp4_h_r_46 <X> T_18_20.lc_trk_g2_6
 (12 11)  (940 331)  (940 331)  routing T_18_20.sp4_h_l_45 <X> T_18_20.sp4_v_t_45
 (17 11)  (945 331)  (945 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (949 331)  (949 331)  routing T_18_20.sp4_h_l_34 <X> T_18_20.lc_trk_g2_7
 (22 11)  (950 331)  (950 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (951 331)  (951 331)  routing T_18_20.sp4_h_r_46 <X> T_18_20.lc_trk_g2_6
 (24 11)  (952 331)  (952 331)  routing T_18_20.sp4_h_r_46 <X> T_18_20.lc_trk_g2_6
 (25 11)  (953 331)  (953 331)  routing T_18_20.sp4_h_r_46 <X> T_18_20.lc_trk_g2_6
 (14 12)  (942 332)  (942 332)  routing T_18_20.wire_logic_cluster/lc_0/out <X> T_18_20.lc_trk_g3_0
 (15 12)  (943 332)  (943 332)  routing T_18_20.sp4_h_r_25 <X> T_18_20.lc_trk_g3_1
 (16 12)  (944 332)  (944 332)  routing T_18_20.sp4_h_r_25 <X> T_18_20.lc_trk_g3_1
 (17 12)  (945 332)  (945 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (25 12)  (953 332)  (953 332)  routing T_18_20.sp4_h_r_34 <X> T_18_20.lc_trk_g3_2
 (26 12)  (954 332)  (954 332)  routing T_18_20.lc_trk_g2_4 <X> T_18_20.wire_logic_cluster/lc_6/in_0
 (28 12)  (956 332)  (956 332)  routing T_18_20.lc_trk_g2_5 <X> T_18_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 332)  (957 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 332)  (958 332)  routing T_18_20.lc_trk_g2_5 <X> T_18_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 332)  (960 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (962 332)  (962 332)  routing T_18_20.lc_trk_g1_0 <X> T_18_20.wire_logic_cluster/lc_6/in_3
 (35 12)  (963 332)  (963 332)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.input_2_6
 (37 12)  (965 332)  (965 332)  LC_6 Logic Functioning bit
 (41 12)  (969 332)  (969 332)  LC_6 Logic Functioning bit
 (43 12)  (971 332)  (971 332)  LC_6 Logic Functioning bit
 (45 12)  (973 332)  (973 332)  LC_6 Logic Functioning bit
 (3 13)  (931 333)  (931 333)  routing T_18_20.sp12_h_l_22 <X> T_18_20.sp12_h_r_1
 (17 13)  (945 333)  (945 333)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (18 13)  (946 333)  (946 333)  routing T_18_20.sp4_h_r_25 <X> T_18_20.lc_trk_g3_1
 (22 13)  (950 333)  (950 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (951 333)  (951 333)  routing T_18_20.sp4_h_r_34 <X> T_18_20.lc_trk_g3_2
 (24 13)  (952 333)  (952 333)  routing T_18_20.sp4_h_r_34 <X> T_18_20.lc_trk_g3_2
 (28 13)  (956 333)  (956 333)  routing T_18_20.lc_trk_g2_4 <X> T_18_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 333)  (957 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (960 333)  (960 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (962 333)  (962 333)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.input_2_6
 (35 13)  (963 333)  (963 333)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.input_2_6
 (36 13)  (964 333)  (964 333)  LC_6 Logic Functioning bit
 (41 13)  (969 333)  (969 333)  LC_6 Logic Functioning bit
 (43 13)  (971 333)  (971 333)  LC_6 Logic Functioning bit
 (52 13)  (980 333)  (980 333)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (8 14)  (936 334)  (936 334)  routing T_18_20.sp4_h_r_10 <X> T_18_20.sp4_h_l_47
 (11 14)  (939 334)  (939 334)  routing T_18_20.sp4_h_r_5 <X> T_18_20.sp4_v_t_46
 (13 14)  (941 334)  (941 334)  routing T_18_20.sp4_h_r_5 <X> T_18_20.sp4_v_t_46
 (15 14)  (943 334)  (943 334)  routing T_18_20.sp4_h_r_45 <X> T_18_20.lc_trk_g3_5
 (16 14)  (944 334)  (944 334)  routing T_18_20.sp4_h_r_45 <X> T_18_20.lc_trk_g3_5
 (17 14)  (945 334)  (945 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (946 334)  (946 334)  routing T_18_20.sp4_h_r_45 <X> T_18_20.lc_trk_g3_5
 (27 14)  (955 334)  (955 334)  routing T_18_20.lc_trk_g3_1 <X> T_18_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 334)  (956 334)  routing T_18_20.lc_trk_g3_1 <X> T_18_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 334)  (957 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (959 334)  (959 334)  routing T_18_20.lc_trk_g1_5 <X> T_18_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 334)  (960 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 334)  (962 334)  routing T_18_20.lc_trk_g1_5 <X> T_18_20.wire_logic_cluster/lc_7/in_3
 (37 14)  (965 334)  (965 334)  LC_7 Logic Functioning bit
 (39 14)  (967 334)  (967 334)  LC_7 Logic Functioning bit
 (41 14)  (969 334)  (969 334)  LC_7 Logic Functioning bit
 (43 14)  (971 334)  (971 334)  LC_7 Logic Functioning bit
 (12 15)  (940 335)  (940 335)  routing T_18_20.sp4_h_r_5 <X> T_18_20.sp4_v_t_46
 (18 15)  (946 335)  (946 335)  routing T_18_20.sp4_h_r_45 <X> T_18_20.lc_trk_g3_5
 (22 15)  (950 335)  (950 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (951 335)  (951 335)  routing T_18_20.sp4_h_r_30 <X> T_18_20.lc_trk_g3_6
 (24 15)  (952 335)  (952 335)  routing T_18_20.sp4_h_r_30 <X> T_18_20.lc_trk_g3_6
 (25 15)  (953 335)  (953 335)  routing T_18_20.sp4_h_r_30 <X> T_18_20.lc_trk_g3_6
 (37 15)  (965 335)  (965 335)  LC_7 Logic Functioning bit
 (39 15)  (967 335)  (967 335)  LC_7 Logic Functioning bit
 (41 15)  (969 335)  (969 335)  LC_7 Logic Functioning bit
 (43 15)  (971 335)  (971 335)  LC_7 Logic Functioning bit


LogicTile_19_20

 (0 0)  (982 320)  (982 320)  Negative Clock bit

 (27 0)  (1009 320)  (1009 320)  routing T_19_20.lc_trk_g3_0 <X> T_19_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 320)  (1010 320)  routing T_19_20.lc_trk_g3_0 <X> T_19_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 320)  (1011 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 320)  (1014 320)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 320)  (1018 320)  LC_0 Logic Functioning bit
 (39 0)  (1021 320)  (1021 320)  LC_0 Logic Functioning bit
 (41 0)  (1023 320)  (1023 320)  LC_0 Logic Functioning bit
 (42 0)  (1024 320)  (1024 320)  LC_0 Logic Functioning bit
 (44 0)  (1026 320)  (1026 320)  LC_0 Logic Functioning bit
 (45 0)  (1027 320)  (1027 320)  LC_0 Logic Functioning bit
 (12 1)  (994 321)  (994 321)  routing T_19_20.sp4_h_r_2 <X> T_19_20.sp4_v_b_2
 (36 1)  (1018 321)  (1018 321)  LC_0 Logic Functioning bit
 (39 1)  (1021 321)  (1021 321)  LC_0 Logic Functioning bit
 (41 1)  (1023 321)  (1023 321)  LC_0 Logic Functioning bit
 (42 1)  (1024 321)  (1024 321)  LC_0 Logic Functioning bit
 (48 1)  (1030 321)  (1030 321)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (1031 321)  (1031 321)  Carry_In_Mux bit 

 (0 2)  (982 322)  (982 322)  routing T_19_20.glb_netwk_6 <X> T_19_20.wire_logic_cluster/lc_7/clk
 (1 2)  (983 322)  (983 322)  routing T_19_20.glb_netwk_6 <X> T_19_20.wire_logic_cluster/lc_7/clk
 (2 2)  (984 322)  (984 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (1007 322)  (1007 322)  routing T_19_20.sp4_h_r_14 <X> T_19_20.lc_trk_g0_6
 (27 2)  (1009 322)  (1009 322)  routing T_19_20.lc_trk_g3_1 <X> T_19_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 322)  (1010 322)  routing T_19_20.lc_trk_g3_1 <X> T_19_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 322)  (1011 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 322)  (1014 322)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 322)  (1018 322)  LC_1 Logic Functioning bit
 (39 2)  (1021 322)  (1021 322)  LC_1 Logic Functioning bit
 (41 2)  (1023 322)  (1023 322)  LC_1 Logic Functioning bit
 (42 2)  (1024 322)  (1024 322)  LC_1 Logic Functioning bit
 (44 2)  (1026 322)  (1026 322)  LC_1 Logic Functioning bit
 (45 2)  (1027 322)  (1027 322)  LC_1 Logic Functioning bit
 (46 2)  (1028 322)  (1028 322)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (22 3)  (1004 323)  (1004 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (1005 323)  (1005 323)  routing T_19_20.sp4_h_r_14 <X> T_19_20.lc_trk_g0_6
 (24 3)  (1006 323)  (1006 323)  routing T_19_20.sp4_h_r_14 <X> T_19_20.lc_trk_g0_6
 (36 3)  (1018 323)  (1018 323)  LC_1 Logic Functioning bit
 (39 3)  (1021 323)  (1021 323)  LC_1 Logic Functioning bit
 (41 3)  (1023 323)  (1023 323)  LC_1 Logic Functioning bit
 (42 3)  (1024 323)  (1024 323)  LC_1 Logic Functioning bit
 (0 4)  (982 324)  (982 324)  routing T_19_20.lc_trk_g2_2 <X> T_19_20.wire_logic_cluster/lc_7/cen
 (1 4)  (983 324)  (983 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (5 4)  (987 324)  (987 324)  routing T_19_20.sp4_h_l_37 <X> T_19_20.sp4_h_r_3
 (21 4)  (1003 324)  (1003 324)  routing T_19_20.wire_logic_cluster/lc_3/out <X> T_19_20.lc_trk_g1_3
 (22 4)  (1004 324)  (1004 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1007 324)  (1007 324)  routing T_19_20.wire_logic_cluster/lc_2/out <X> T_19_20.lc_trk_g1_2
 (27 4)  (1009 324)  (1009 324)  routing T_19_20.lc_trk_g1_2 <X> T_19_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 324)  (1011 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 324)  (1014 324)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 324)  (1018 324)  LC_2 Logic Functioning bit
 (39 4)  (1021 324)  (1021 324)  LC_2 Logic Functioning bit
 (41 4)  (1023 324)  (1023 324)  LC_2 Logic Functioning bit
 (42 4)  (1024 324)  (1024 324)  LC_2 Logic Functioning bit
 (44 4)  (1026 324)  (1026 324)  LC_2 Logic Functioning bit
 (45 4)  (1027 324)  (1027 324)  LC_2 Logic Functioning bit
 (1 5)  (983 325)  (983 325)  routing T_19_20.lc_trk_g2_2 <X> T_19_20.wire_logic_cluster/lc_7/cen
 (4 5)  (986 325)  (986 325)  routing T_19_20.sp4_h_l_37 <X> T_19_20.sp4_h_r_3
 (5 5)  (987 325)  (987 325)  routing T_19_20.sp4_h_r_3 <X> T_19_20.sp4_v_b_3
 (22 5)  (1004 325)  (1004 325)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1012 325)  (1012 325)  routing T_19_20.lc_trk_g1_2 <X> T_19_20.wire_logic_cluster/lc_2/in_1
 (36 5)  (1018 325)  (1018 325)  LC_2 Logic Functioning bit
 (39 5)  (1021 325)  (1021 325)  LC_2 Logic Functioning bit
 (41 5)  (1023 325)  (1023 325)  LC_2 Logic Functioning bit
 (42 5)  (1024 325)  (1024 325)  LC_2 Logic Functioning bit
 (51 5)  (1033 325)  (1033 325)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (999 326)  (999 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1000 326)  (1000 326)  routing T_19_20.wire_logic_cluster/lc_5/out <X> T_19_20.lc_trk_g1_5
 (25 6)  (1007 326)  (1007 326)  routing T_19_20.wire_logic_cluster/lc_6/out <X> T_19_20.lc_trk_g1_6
 (27 6)  (1009 326)  (1009 326)  routing T_19_20.lc_trk_g1_3 <X> T_19_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 326)  (1011 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 326)  (1014 326)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 326)  (1018 326)  LC_3 Logic Functioning bit
 (39 6)  (1021 326)  (1021 326)  LC_3 Logic Functioning bit
 (41 6)  (1023 326)  (1023 326)  LC_3 Logic Functioning bit
 (42 6)  (1024 326)  (1024 326)  LC_3 Logic Functioning bit
 (44 6)  (1026 326)  (1026 326)  LC_3 Logic Functioning bit
 (45 6)  (1027 326)  (1027 326)  LC_3 Logic Functioning bit
 (51 6)  (1033 326)  (1033 326)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (4 7)  (986 327)  (986 327)  routing T_19_20.sp4_v_b_10 <X> T_19_20.sp4_h_l_38
 (9 7)  (991 327)  (991 327)  routing T_19_20.sp4_v_b_4 <X> T_19_20.sp4_v_t_41
 (13 7)  (995 327)  (995 327)  routing T_19_20.sp4_v_b_0 <X> T_19_20.sp4_h_l_40
 (22 7)  (1004 327)  (1004 327)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (1012 327)  (1012 327)  routing T_19_20.lc_trk_g1_3 <X> T_19_20.wire_logic_cluster/lc_3/in_1
 (36 7)  (1018 327)  (1018 327)  LC_3 Logic Functioning bit
 (39 7)  (1021 327)  (1021 327)  LC_3 Logic Functioning bit
 (41 7)  (1023 327)  (1023 327)  LC_3 Logic Functioning bit
 (42 7)  (1024 327)  (1024 327)  LC_3 Logic Functioning bit
 (25 8)  (1007 328)  (1007 328)  routing T_19_20.sp4_v_b_26 <X> T_19_20.lc_trk_g2_2
 (27 8)  (1009 328)  (1009 328)  routing T_19_20.lc_trk_g3_4 <X> T_19_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (1010 328)  (1010 328)  routing T_19_20.lc_trk_g3_4 <X> T_19_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 328)  (1011 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 328)  (1012 328)  routing T_19_20.lc_trk_g3_4 <X> T_19_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 328)  (1014 328)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 328)  (1018 328)  LC_4 Logic Functioning bit
 (39 8)  (1021 328)  (1021 328)  LC_4 Logic Functioning bit
 (41 8)  (1023 328)  (1023 328)  LC_4 Logic Functioning bit
 (42 8)  (1024 328)  (1024 328)  LC_4 Logic Functioning bit
 (44 8)  (1026 328)  (1026 328)  LC_4 Logic Functioning bit
 (45 8)  (1027 328)  (1027 328)  LC_4 Logic Functioning bit
 (22 9)  (1004 329)  (1004 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1005 329)  (1005 329)  routing T_19_20.sp4_v_b_26 <X> T_19_20.lc_trk_g2_2
 (36 9)  (1018 329)  (1018 329)  LC_4 Logic Functioning bit
 (39 9)  (1021 329)  (1021 329)  LC_4 Logic Functioning bit
 (41 9)  (1023 329)  (1023 329)  LC_4 Logic Functioning bit
 (42 9)  (1024 329)  (1024 329)  LC_4 Logic Functioning bit
 (27 10)  (1009 330)  (1009 330)  routing T_19_20.lc_trk_g1_5 <X> T_19_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 330)  (1011 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 330)  (1012 330)  routing T_19_20.lc_trk_g1_5 <X> T_19_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 330)  (1014 330)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 330)  (1018 330)  LC_5 Logic Functioning bit
 (39 10)  (1021 330)  (1021 330)  LC_5 Logic Functioning bit
 (41 10)  (1023 330)  (1023 330)  LC_5 Logic Functioning bit
 (42 10)  (1024 330)  (1024 330)  LC_5 Logic Functioning bit
 (44 10)  (1026 330)  (1026 330)  LC_5 Logic Functioning bit
 (45 10)  (1027 330)  (1027 330)  LC_5 Logic Functioning bit
 (16 11)  (998 331)  (998 331)  routing T_19_20.sp12_v_b_12 <X> T_19_20.lc_trk_g2_4
 (17 11)  (999 331)  (999 331)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (36 11)  (1018 331)  (1018 331)  LC_5 Logic Functioning bit
 (39 11)  (1021 331)  (1021 331)  LC_5 Logic Functioning bit
 (41 11)  (1023 331)  (1023 331)  LC_5 Logic Functioning bit
 (42 11)  (1024 331)  (1024 331)  LC_5 Logic Functioning bit
 (14 12)  (996 332)  (996 332)  routing T_19_20.wire_logic_cluster/lc_0/out <X> T_19_20.lc_trk_g3_0
 (17 12)  (999 332)  (999 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1000 332)  (1000 332)  routing T_19_20.wire_logic_cluster/lc_1/out <X> T_19_20.lc_trk_g3_1
 (27 12)  (1009 332)  (1009 332)  routing T_19_20.lc_trk_g1_6 <X> T_19_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 332)  (1011 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 332)  (1012 332)  routing T_19_20.lc_trk_g1_6 <X> T_19_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 332)  (1014 332)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 332)  (1018 332)  LC_6 Logic Functioning bit
 (39 12)  (1021 332)  (1021 332)  LC_6 Logic Functioning bit
 (41 12)  (1023 332)  (1023 332)  LC_6 Logic Functioning bit
 (42 12)  (1024 332)  (1024 332)  LC_6 Logic Functioning bit
 (44 12)  (1026 332)  (1026 332)  LC_6 Logic Functioning bit
 (45 12)  (1027 332)  (1027 332)  LC_6 Logic Functioning bit
 (5 13)  (987 333)  (987 333)  routing T_19_20.sp4_h_r_9 <X> T_19_20.sp4_v_b_9
 (17 13)  (999 333)  (999 333)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (1012 333)  (1012 333)  routing T_19_20.lc_trk_g1_6 <X> T_19_20.wire_logic_cluster/lc_6/in_1
 (36 13)  (1018 333)  (1018 333)  LC_6 Logic Functioning bit
 (39 13)  (1021 333)  (1021 333)  LC_6 Logic Functioning bit
 (41 13)  (1023 333)  (1023 333)  LC_6 Logic Functioning bit
 (42 13)  (1024 333)  (1024 333)  LC_6 Logic Functioning bit
 (0 14)  (982 334)  (982 334)  routing T_19_20.lc_trk_g2_4 <X> T_19_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 334)  (983 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (986 334)  (986 334)  routing T_19_20.sp4_h_r_9 <X> T_19_20.sp4_v_t_44
 (14 14)  (996 334)  (996 334)  routing T_19_20.wire_logic_cluster/lc_4/out <X> T_19_20.lc_trk_g3_4
 (29 14)  (1011 334)  (1011 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 334)  (1012 334)  routing T_19_20.lc_trk_g0_6 <X> T_19_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 334)  (1014 334)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 334)  (1018 334)  LC_7 Logic Functioning bit
 (39 14)  (1021 334)  (1021 334)  LC_7 Logic Functioning bit
 (41 14)  (1023 334)  (1023 334)  LC_7 Logic Functioning bit
 (42 14)  (1024 334)  (1024 334)  LC_7 Logic Functioning bit
 (45 14)  (1027 334)  (1027 334)  LC_7 Logic Functioning bit
 (1 15)  (983 335)  (983 335)  routing T_19_20.lc_trk_g2_4 <X> T_19_20.wire_logic_cluster/lc_7/s_r
 (5 15)  (987 335)  (987 335)  routing T_19_20.sp4_h_r_9 <X> T_19_20.sp4_v_t_44
 (17 15)  (999 335)  (999 335)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (1012 335)  (1012 335)  routing T_19_20.lc_trk_g0_6 <X> T_19_20.wire_logic_cluster/lc_7/in_1
 (36 15)  (1018 335)  (1018 335)  LC_7 Logic Functioning bit
 (39 15)  (1021 335)  (1021 335)  LC_7 Logic Functioning bit
 (41 15)  (1023 335)  (1023 335)  LC_7 Logic Functioning bit
 (42 15)  (1024 335)  (1024 335)  LC_7 Logic Functioning bit
 (46 15)  (1028 335)  (1028 335)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_20_20

 (15 0)  (1051 320)  (1051 320)  routing T_20_20.sp4_h_r_9 <X> T_20_20.lc_trk_g0_1
 (16 0)  (1052 320)  (1052 320)  routing T_20_20.sp4_h_r_9 <X> T_20_20.lc_trk_g0_1
 (17 0)  (1053 320)  (1053 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (1054 320)  (1054 320)  routing T_20_20.sp4_h_r_9 <X> T_20_20.lc_trk_g0_1
 (25 0)  (1061 320)  (1061 320)  routing T_20_20.wire_logic_cluster/lc_2/out <X> T_20_20.lc_trk_g0_2
 (26 0)  (1062 320)  (1062 320)  routing T_20_20.lc_trk_g3_5 <X> T_20_20.wire_logic_cluster/lc_0/in_0
 (29 0)  (1065 320)  (1065 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 320)  (1066 320)  routing T_20_20.lc_trk_g0_7 <X> T_20_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 320)  (1068 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 320)  (1069 320)  routing T_20_20.lc_trk_g3_2 <X> T_20_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 320)  (1070 320)  routing T_20_20.lc_trk_g3_2 <X> T_20_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (1071 320)  (1071 320)  routing T_20_20.lc_trk_g0_6 <X> T_20_20.input_2_0
 (36 0)  (1072 320)  (1072 320)  LC_0 Logic Functioning bit
 (38 0)  (1074 320)  (1074 320)  LC_0 Logic Functioning bit
 (42 0)  (1078 320)  (1078 320)  LC_0 Logic Functioning bit
 (48 0)  (1084 320)  (1084 320)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (22 1)  (1058 321)  (1058 321)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (1063 321)  (1063 321)  routing T_20_20.lc_trk_g3_5 <X> T_20_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 321)  (1064 321)  routing T_20_20.lc_trk_g3_5 <X> T_20_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 321)  (1065 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 321)  (1066 321)  routing T_20_20.lc_trk_g0_7 <X> T_20_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (1067 321)  (1067 321)  routing T_20_20.lc_trk_g3_2 <X> T_20_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (1068 321)  (1068 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (1071 321)  (1071 321)  routing T_20_20.lc_trk_g0_6 <X> T_20_20.input_2_0
 (36 1)  (1072 321)  (1072 321)  LC_0 Logic Functioning bit
 (37 1)  (1073 321)  (1073 321)  LC_0 Logic Functioning bit
 (38 1)  (1074 321)  (1074 321)  LC_0 Logic Functioning bit
 (39 1)  (1075 321)  (1075 321)  LC_0 Logic Functioning bit
 (42 1)  (1078 321)  (1078 321)  LC_0 Logic Functioning bit
 (0 2)  (1036 322)  (1036 322)  routing T_20_20.glb_netwk_3 <X> T_20_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 322)  (1038 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (12 2)  (1048 322)  (1048 322)  routing T_20_20.sp4_v_t_45 <X> T_20_20.sp4_h_l_39
 (13 2)  (1049 322)  (1049 322)  routing T_20_20.sp4_v_b_2 <X> T_20_20.sp4_v_t_39
 (22 2)  (1058 322)  (1058 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (0 3)  (1036 323)  (1036 323)  routing T_20_20.glb_netwk_3 <X> T_20_20.wire_logic_cluster/lc_7/clk
 (4 3)  (1040 323)  (1040 323)  routing T_20_20.sp4_h_r_4 <X> T_20_20.sp4_h_l_37
 (6 3)  (1042 323)  (1042 323)  routing T_20_20.sp4_h_r_4 <X> T_20_20.sp4_h_l_37
 (11 3)  (1047 323)  (1047 323)  routing T_20_20.sp4_v_t_45 <X> T_20_20.sp4_h_l_39
 (13 3)  (1049 323)  (1049 323)  routing T_20_20.sp4_v_t_45 <X> T_20_20.sp4_h_l_39
 (21 3)  (1057 323)  (1057 323)  routing T_20_20.sp4_r_v_b_31 <X> T_20_20.lc_trk_g0_7
 (22 3)  (1058 323)  (1058 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (1059 323)  (1059 323)  routing T_20_20.sp4_h_r_6 <X> T_20_20.lc_trk_g0_6
 (24 3)  (1060 323)  (1060 323)  routing T_20_20.sp4_h_r_6 <X> T_20_20.lc_trk_g0_6
 (25 3)  (1061 323)  (1061 323)  routing T_20_20.sp4_h_r_6 <X> T_20_20.lc_trk_g0_6
 (4 4)  (1040 324)  (1040 324)  routing T_20_20.sp4_v_t_42 <X> T_20_20.sp4_v_b_3
 (6 4)  (1042 324)  (1042 324)  routing T_20_20.sp4_v_t_42 <X> T_20_20.sp4_v_b_3
 (14 4)  (1050 324)  (1050 324)  routing T_20_20.sp4_v_b_8 <X> T_20_20.lc_trk_g1_0
 (15 4)  (1051 324)  (1051 324)  routing T_20_20.lft_op_1 <X> T_20_20.lc_trk_g1_1
 (17 4)  (1053 324)  (1053 324)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (1054 324)  (1054 324)  routing T_20_20.lft_op_1 <X> T_20_20.lc_trk_g1_1
 (25 4)  (1061 324)  (1061 324)  routing T_20_20.sp4_v_b_2 <X> T_20_20.lc_trk_g1_2
 (31 4)  (1067 324)  (1067 324)  routing T_20_20.lc_trk_g3_6 <X> T_20_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 324)  (1068 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 324)  (1069 324)  routing T_20_20.lc_trk_g3_6 <X> T_20_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 324)  (1070 324)  routing T_20_20.lc_trk_g3_6 <X> T_20_20.wire_logic_cluster/lc_2/in_3
 (37 4)  (1073 324)  (1073 324)  LC_2 Logic Functioning bit
 (39 4)  (1075 324)  (1075 324)  LC_2 Logic Functioning bit
 (41 4)  (1077 324)  (1077 324)  LC_2 Logic Functioning bit
 (43 4)  (1079 324)  (1079 324)  LC_2 Logic Functioning bit
 (45 4)  (1081 324)  (1081 324)  LC_2 Logic Functioning bit
 (48 4)  (1084 324)  (1084 324)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (52 4)  (1088 324)  (1088 324)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (53 4)  (1089 324)  (1089 324)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (14 5)  (1050 325)  (1050 325)  routing T_20_20.sp4_v_b_8 <X> T_20_20.lc_trk_g1_0
 (16 5)  (1052 325)  (1052 325)  routing T_20_20.sp4_v_b_8 <X> T_20_20.lc_trk_g1_0
 (17 5)  (1053 325)  (1053 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (22 5)  (1058 325)  (1058 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (1059 325)  (1059 325)  routing T_20_20.sp4_v_b_2 <X> T_20_20.lc_trk_g1_2
 (26 5)  (1062 325)  (1062 325)  routing T_20_20.lc_trk_g0_2 <X> T_20_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 325)  (1065 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (1067 325)  (1067 325)  routing T_20_20.lc_trk_g3_6 <X> T_20_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (1072 325)  (1072 325)  LC_2 Logic Functioning bit
 (38 5)  (1074 325)  (1074 325)  LC_2 Logic Functioning bit
 (40 5)  (1076 325)  (1076 325)  LC_2 Logic Functioning bit
 (42 5)  (1078 325)  (1078 325)  LC_2 Logic Functioning bit
 (46 5)  (1082 325)  (1082 325)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (51 5)  (1087 325)  (1087 325)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (22 6)  (1058 326)  (1058 326)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (1060 326)  (1060 326)  routing T_20_20.bot_op_7 <X> T_20_20.lc_trk_g1_7
 (27 6)  (1063 326)  (1063 326)  routing T_20_20.lc_trk_g3_7 <X> T_20_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (1064 326)  (1064 326)  routing T_20_20.lc_trk_g3_7 <X> T_20_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 326)  (1065 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 326)  (1066 326)  routing T_20_20.lc_trk_g3_7 <X> T_20_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 326)  (1067 326)  routing T_20_20.lc_trk_g1_7 <X> T_20_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 326)  (1068 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 326)  (1070 326)  routing T_20_20.lc_trk_g1_7 <X> T_20_20.wire_logic_cluster/lc_3/in_3
 (37 6)  (1073 326)  (1073 326)  LC_3 Logic Functioning bit
 (38 6)  (1074 326)  (1074 326)  LC_3 Logic Functioning bit
 (39 6)  (1075 326)  (1075 326)  LC_3 Logic Functioning bit
 (41 6)  (1077 326)  (1077 326)  LC_3 Logic Functioning bit
 (42 6)  (1078 326)  (1078 326)  LC_3 Logic Functioning bit
 (43 6)  (1079 326)  (1079 326)  LC_3 Logic Functioning bit
 (27 7)  (1063 327)  (1063 327)  routing T_20_20.lc_trk_g1_0 <X> T_20_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 327)  (1065 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 327)  (1066 327)  routing T_20_20.lc_trk_g3_7 <X> T_20_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (1067 327)  (1067 327)  routing T_20_20.lc_trk_g1_7 <X> T_20_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (1068 327)  (1068 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (1072 327)  (1072 327)  LC_3 Logic Functioning bit
 (37 7)  (1073 327)  (1073 327)  LC_3 Logic Functioning bit
 (38 7)  (1074 327)  (1074 327)  LC_3 Logic Functioning bit
 (40 7)  (1076 327)  (1076 327)  LC_3 Logic Functioning bit
 (41 7)  (1077 327)  (1077 327)  LC_3 Logic Functioning bit
 (42 7)  (1078 327)  (1078 327)  LC_3 Logic Functioning bit
 (28 8)  (1064 328)  (1064 328)  routing T_20_20.lc_trk_g2_5 <X> T_20_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 328)  (1065 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 328)  (1066 328)  routing T_20_20.lc_trk_g2_5 <X> T_20_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 328)  (1067 328)  routing T_20_20.lc_trk_g3_4 <X> T_20_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 328)  (1068 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 328)  (1069 328)  routing T_20_20.lc_trk_g3_4 <X> T_20_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 328)  (1070 328)  routing T_20_20.lc_trk_g3_4 <X> T_20_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 328)  (1072 328)  LC_4 Logic Functioning bit
 (37 8)  (1073 328)  (1073 328)  LC_4 Logic Functioning bit
 (38 8)  (1074 328)  (1074 328)  LC_4 Logic Functioning bit
 (39 8)  (1075 328)  (1075 328)  LC_4 Logic Functioning bit
 (41 8)  (1077 328)  (1077 328)  LC_4 Logic Functioning bit
 (42 8)  (1078 328)  (1078 328)  LC_4 Logic Functioning bit
 (43 8)  (1079 328)  (1079 328)  LC_4 Logic Functioning bit
 (50 8)  (1086 328)  (1086 328)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (1040 329)  (1040 329)  routing T_20_20.sp4_v_t_36 <X> T_20_20.sp4_h_r_6
 (14 9)  (1050 329)  (1050 329)  routing T_20_20.tnl_op_0 <X> T_20_20.lc_trk_g2_0
 (15 9)  (1051 329)  (1051 329)  routing T_20_20.tnl_op_0 <X> T_20_20.lc_trk_g2_0
 (17 9)  (1053 329)  (1053 329)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (28 9)  (1064 329)  (1064 329)  routing T_20_20.lc_trk_g2_0 <X> T_20_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 329)  (1065 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (36 9)  (1072 329)  (1072 329)  LC_4 Logic Functioning bit
 (37 9)  (1073 329)  (1073 329)  LC_4 Logic Functioning bit
 (38 9)  (1074 329)  (1074 329)  LC_4 Logic Functioning bit
 (39 9)  (1075 329)  (1075 329)  LC_4 Logic Functioning bit
 (40 9)  (1076 329)  (1076 329)  LC_4 Logic Functioning bit
 (41 9)  (1077 329)  (1077 329)  LC_4 Logic Functioning bit
 (42 9)  (1078 329)  (1078 329)  LC_4 Logic Functioning bit
 (43 9)  (1079 329)  (1079 329)  LC_4 Logic Functioning bit
 (12 10)  (1048 330)  (1048 330)  routing T_20_20.sp4_v_t_45 <X> T_20_20.sp4_h_l_45
 (15 10)  (1051 330)  (1051 330)  routing T_20_20.tnl_op_5 <X> T_20_20.lc_trk_g2_5
 (17 10)  (1053 330)  (1053 330)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (21 10)  (1057 330)  (1057 330)  routing T_20_20.sp4_v_t_26 <X> T_20_20.lc_trk_g2_7
 (22 10)  (1058 330)  (1058 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1059 330)  (1059 330)  routing T_20_20.sp4_v_t_26 <X> T_20_20.lc_trk_g2_7
 (25 10)  (1061 330)  (1061 330)  routing T_20_20.sp4_h_r_46 <X> T_20_20.lc_trk_g2_6
 (26 10)  (1062 330)  (1062 330)  routing T_20_20.lc_trk_g2_7 <X> T_20_20.wire_logic_cluster/lc_5/in_0
 (28 10)  (1064 330)  (1064 330)  routing T_20_20.lc_trk_g2_6 <X> T_20_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 330)  (1065 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 330)  (1066 330)  routing T_20_20.lc_trk_g2_6 <X> T_20_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 330)  (1068 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 330)  (1070 330)  routing T_20_20.lc_trk_g1_1 <X> T_20_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 330)  (1072 330)  LC_5 Logic Functioning bit
 (37 10)  (1073 330)  (1073 330)  LC_5 Logic Functioning bit
 (38 10)  (1074 330)  (1074 330)  LC_5 Logic Functioning bit
 (39 10)  (1075 330)  (1075 330)  LC_5 Logic Functioning bit
 (41 10)  (1077 330)  (1077 330)  LC_5 Logic Functioning bit
 (43 10)  (1079 330)  (1079 330)  LC_5 Logic Functioning bit
 (8 11)  (1044 331)  (1044 331)  routing T_20_20.sp4_h_r_1 <X> T_20_20.sp4_v_t_42
 (9 11)  (1045 331)  (1045 331)  routing T_20_20.sp4_h_r_1 <X> T_20_20.sp4_v_t_42
 (10 11)  (1046 331)  (1046 331)  routing T_20_20.sp4_h_r_1 <X> T_20_20.sp4_v_t_42
 (11 11)  (1047 331)  (1047 331)  routing T_20_20.sp4_v_t_45 <X> T_20_20.sp4_h_l_45
 (18 11)  (1054 331)  (1054 331)  routing T_20_20.tnl_op_5 <X> T_20_20.lc_trk_g2_5
 (21 11)  (1057 331)  (1057 331)  routing T_20_20.sp4_v_t_26 <X> T_20_20.lc_trk_g2_7
 (22 11)  (1058 331)  (1058 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1059 331)  (1059 331)  routing T_20_20.sp4_h_r_46 <X> T_20_20.lc_trk_g2_6
 (24 11)  (1060 331)  (1060 331)  routing T_20_20.sp4_h_r_46 <X> T_20_20.lc_trk_g2_6
 (25 11)  (1061 331)  (1061 331)  routing T_20_20.sp4_h_r_46 <X> T_20_20.lc_trk_g2_6
 (26 11)  (1062 331)  (1062 331)  routing T_20_20.lc_trk_g2_7 <X> T_20_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 331)  (1064 331)  routing T_20_20.lc_trk_g2_7 <X> T_20_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 331)  (1065 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 331)  (1066 331)  routing T_20_20.lc_trk_g2_6 <X> T_20_20.wire_logic_cluster/lc_5/in_1
 (36 11)  (1072 331)  (1072 331)  LC_5 Logic Functioning bit
 (38 11)  (1074 331)  (1074 331)  LC_5 Logic Functioning bit
 (8 12)  (1044 332)  (1044 332)  routing T_20_20.sp4_h_l_47 <X> T_20_20.sp4_h_r_10
 (15 12)  (1051 332)  (1051 332)  routing T_20_20.sp4_h_r_41 <X> T_20_20.lc_trk_g3_1
 (16 12)  (1052 332)  (1052 332)  routing T_20_20.sp4_h_r_41 <X> T_20_20.lc_trk_g3_1
 (17 12)  (1053 332)  (1053 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (1054 332)  (1054 332)  routing T_20_20.sp4_h_r_41 <X> T_20_20.lc_trk_g3_1
 (27 12)  (1063 332)  (1063 332)  routing T_20_20.lc_trk_g1_2 <X> T_20_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 332)  (1065 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 332)  (1067 332)  routing T_20_20.lc_trk_g2_7 <X> T_20_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 332)  (1068 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 332)  (1069 332)  routing T_20_20.lc_trk_g2_7 <X> T_20_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 332)  (1072 332)  LC_6 Logic Functioning bit
 (37 12)  (1073 332)  (1073 332)  LC_6 Logic Functioning bit
 (38 12)  (1074 332)  (1074 332)  LC_6 Logic Functioning bit
 (41 12)  (1077 332)  (1077 332)  LC_6 Logic Functioning bit
 (42 12)  (1078 332)  (1078 332)  LC_6 Logic Functioning bit
 (43 12)  (1079 332)  (1079 332)  LC_6 Logic Functioning bit
 (50 12)  (1086 332)  (1086 332)  Cascade bit: LH_LC06_inmux02_5

 (8 13)  (1044 333)  (1044 333)  routing T_20_20.sp4_h_l_41 <X> T_20_20.sp4_v_b_10
 (9 13)  (1045 333)  (1045 333)  routing T_20_20.sp4_h_l_41 <X> T_20_20.sp4_v_b_10
 (10 13)  (1046 333)  (1046 333)  routing T_20_20.sp4_h_l_41 <X> T_20_20.sp4_v_b_10
 (18 13)  (1054 333)  (1054 333)  routing T_20_20.sp4_h_r_41 <X> T_20_20.lc_trk_g3_1
 (22 13)  (1058 333)  (1058 333)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (1060 333)  (1060 333)  routing T_20_20.tnr_op_2 <X> T_20_20.lc_trk_g3_2
 (27 13)  (1063 333)  (1063 333)  routing T_20_20.lc_trk_g3_1 <X> T_20_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 333)  (1064 333)  routing T_20_20.lc_trk_g3_1 <X> T_20_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 333)  (1065 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (1066 333)  (1066 333)  routing T_20_20.lc_trk_g1_2 <X> T_20_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (1067 333)  (1067 333)  routing T_20_20.lc_trk_g2_7 <X> T_20_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (1072 333)  (1072 333)  LC_6 Logic Functioning bit
 (37 13)  (1073 333)  (1073 333)  LC_6 Logic Functioning bit
 (38 13)  (1074 333)  (1074 333)  LC_6 Logic Functioning bit
 (42 13)  (1078 333)  (1078 333)  LC_6 Logic Functioning bit
 (14 14)  (1050 334)  (1050 334)  routing T_20_20.rgt_op_4 <X> T_20_20.lc_trk_g3_4
 (15 14)  (1051 334)  (1051 334)  routing T_20_20.sp4_h_l_24 <X> T_20_20.lc_trk_g3_5
 (16 14)  (1052 334)  (1052 334)  routing T_20_20.sp4_h_l_24 <X> T_20_20.lc_trk_g3_5
 (17 14)  (1053 334)  (1053 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (1054 334)  (1054 334)  routing T_20_20.sp4_h_l_24 <X> T_20_20.lc_trk_g3_5
 (21 14)  (1057 334)  (1057 334)  routing T_20_20.bnl_op_7 <X> T_20_20.lc_trk_g3_7
 (22 14)  (1058 334)  (1058 334)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (1061 334)  (1061 334)  routing T_20_20.sp4_v_b_38 <X> T_20_20.lc_trk_g3_6
 (9 15)  (1045 335)  (1045 335)  routing T_20_20.sp4_v_b_10 <X> T_20_20.sp4_v_t_47
 (15 15)  (1051 335)  (1051 335)  routing T_20_20.rgt_op_4 <X> T_20_20.lc_trk_g3_4
 (17 15)  (1053 335)  (1053 335)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (21 15)  (1057 335)  (1057 335)  routing T_20_20.bnl_op_7 <X> T_20_20.lc_trk_g3_7
 (22 15)  (1058 335)  (1058 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1059 335)  (1059 335)  routing T_20_20.sp4_v_b_38 <X> T_20_20.lc_trk_g3_6
 (25 15)  (1061 335)  (1061 335)  routing T_20_20.sp4_v_b_38 <X> T_20_20.lc_trk_g3_6


LogicTile_21_20

 (4 0)  (1094 320)  (1094 320)  routing T_21_20.sp4_h_l_43 <X> T_21_20.sp4_v_b_0
 (6 0)  (1096 320)  (1096 320)  routing T_21_20.sp4_h_l_43 <X> T_21_20.sp4_v_b_0
 (5 1)  (1095 321)  (1095 321)  routing T_21_20.sp4_h_l_43 <X> T_21_20.sp4_v_b_0
 (8 1)  (1098 321)  (1098 321)  routing T_21_20.sp4_h_l_42 <X> T_21_20.sp4_v_b_1
 (9 1)  (1099 321)  (1099 321)  routing T_21_20.sp4_h_l_42 <X> T_21_20.sp4_v_b_1
 (10 1)  (1100 321)  (1100 321)  routing T_21_20.sp4_h_l_42 <X> T_21_20.sp4_v_b_1
 (0 2)  (1090 322)  (1090 322)  routing T_21_20.glb_netwk_6 <X> T_21_20.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 322)  (1091 322)  routing T_21_20.glb_netwk_6 <X> T_21_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 322)  (1092 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 2)  (1106 322)  (1106 322)  routing T_21_20.sp4_v_b_13 <X> T_21_20.lc_trk_g0_5
 (17 2)  (1107 322)  (1107 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (1108 322)  (1108 322)  routing T_21_20.sp4_v_b_13 <X> T_21_20.lc_trk_g0_5
 (26 2)  (1116 322)  (1116 322)  routing T_21_20.lc_trk_g0_5 <X> T_21_20.wire_logic_cluster/lc_1/in_0
 (29 2)  (1119 322)  (1119 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 322)  (1120 322)  routing T_21_20.lc_trk_g0_6 <X> T_21_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 322)  (1121 322)  routing T_21_20.lc_trk_g3_5 <X> T_21_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 322)  (1122 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 322)  (1123 322)  routing T_21_20.lc_trk_g3_5 <X> T_21_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 322)  (1124 322)  routing T_21_20.lc_trk_g3_5 <X> T_21_20.wire_logic_cluster/lc_1/in_3
 (47 2)  (1137 322)  (1137 322)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (18 3)  (1108 323)  (1108 323)  routing T_21_20.sp4_v_b_13 <X> T_21_20.lc_trk_g0_5
 (22 3)  (1112 323)  (1112 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (1113 323)  (1113 323)  routing T_21_20.sp4_v_b_22 <X> T_21_20.lc_trk_g0_6
 (24 3)  (1114 323)  (1114 323)  routing T_21_20.sp4_v_b_22 <X> T_21_20.lc_trk_g0_6
 (29 3)  (1119 323)  (1119 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (1120 323)  (1120 323)  routing T_21_20.lc_trk_g0_6 <X> T_21_20.wire_logic_cluster/lc_1/in_1
 (40 3)  (1130 323)  (1130 323)  LC_1 Logic Functioning bit
 (42 3)  (1132 323)  (1132 323)  LC_1 Logic Functioning bit
 (21 4)  (1111 324)  (1111 324)  routing T_21_20.wire_logic_cluster/lc_3/out <X> T_21_20.lc_trk_g1_3
 (22 4)  (1112 324)  (1112 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (1116 324)  (1116 324)  routing T_21_20.lc_trk_g3_7 <X> T_21_20.wire_logic_cluster/lc_2/in_0
 (32 4)  (1122 324)  (1122 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 324)  (1123 324)  routing T_21_20.lc_trk_g3_2 <X> T_21_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 324)  (1124 324)  routing T_21_20.lc_trk_g3_2 <X> T_21_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 324)  (1126 324)  LC_2 Logic Functioning bit
 (37 4)  (1127 324)  (1127 324)  LC_2 Logic Functioning bit
 (39 4)  (1129 324)  (1129 324)  LC_2 Logic Functioning bit
 (43 4)  (1133 324)  (1133 324)  LC_2 Logic Functioning bit
 (45 4)  (1135 324)  (1135 324)  LC_2 Logic Functioning bit
 (46 4)  (1136 324)  (1136 324)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (1140 324)  (1140 324)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (1112 325)  (1112 325)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (1114 325)  (1114 325)  routing T_21_20.bot_op_2 <X> T_21_20.lc_trk_g1_2
 (26 5)  (1116 325)  (1116 325)  routing T_21_20.lc_trk_g3_7 <X> T_21_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (1117 325)  (1117 325)  routing T_21_20.lc_trk_g3_7 <X> T_21_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (1118 325)  (1118 325)  routing T_21_20.lc_trk_g3_7 <X> T_21_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 325)  (1119 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (1121 325)  (1121 325)  routing T_21_20.lc_trk_g3_2 <X> T_21_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (1126 325)  (1126 325)  LC_2 Logic Functioning bit
 (37 5)  (1127 325)  (1127 325)  LC_2 Logic Functioning bit
 (38 5)  (1128 325)  (1128 325)  LC_2 Logic Functioning bit
 (42 5)  (1132 325)  (1132 325)  LC_2 Logic Functioning bit
 (9 6)  (1099 326)  (1099 326)  routing T_21_20.sp4_h_r_1 <X> T_21_20.sp4_h_l_41
 (10 6)  (1100 326)  (1100 326)  routing T_21_20.sp4_h_r_1 <X> T_21_20.sp4_h_l_41
 (14 6)  (1104 326)  (1104 326)  routing T_21_20.sp4_h_l_1 <X> T_21_20.lc_trk_g1_4
 (21 6)  (1111 326)  (1111 326)  routing T_21_20.wire_logic_cluster/lc_7/out <X> T_21_20.lc_trk_g1_7
 (22 6)  (1112 326)  (1112 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (1116 326)  (1116 326)  routing T_21_20.lc_trk_g2_7 <X> T_21_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (1117 326)  (1117 326)  routing T_21_20.lc_trk_g3_7 <X> T_21_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (1118 326)  (1118 326)  routing T_21_20.lc_trk_g3_7 <X> T_21_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 326)  (1119 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1120 326)  (1120 326)  routing T_21_20.lc_trk_g3_7 <X> T_21_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 326)  (1122 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 326)  (1124 326)  routing T_21_20.lc_trk_g1_3 <X> T_21_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 326)  (1126 326)  LC_3 Logic Functioning bit
 (37 6)  (1127 326)  (1127 326)  LC_3 Logic Functioning bit
 (38 6)  (1128 326)  (1128 326)  LC_3 Logic Functioning bit
 (39 6)  (1129 326)  (1129 326)  LC_3 Logic Functioning bit
 (41 6)  (1131 326)  (1131 326)  LC_3 Logic Functioning bit
 (43 6)  (1133 326)  (1133 326)  LC_3 Logic Functioning bit
 (45 6)  (1135 326)  (1135 326)  LC_3 Logic Functioning bit
 (47 6)  (1137 326)  (1137 326)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (15 7)  (1105 327)  (1105 327)  routing T_21_20.sp4_h_l_1 <X> T_21_20.lc_trk_g1_4
 (16 7)  (1106 327)  (1106 327)  routing T_21_20.sp4_h_l_1 <X> T_21_20.lc_trk_g1_4
 (17 7)  (1107 327)  (1107 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (26 7)  (1116 327)  (1116 327)  routing T_21_20.lc_trk_g2_7 <X> T_21_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (1118 327)  (1118 327)  routing T_21_20.lc_trk_g2_7 <X> T_21_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 327)  (1119 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (1120 327)  (1120 327)  routing T_21_20.lc_trk_g3_7 <X> T_21_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (1121 327)  (1121 327)  routing T_21_20.lc_trk_g1_3 <X> T_21_20.wire_logic_cluster/lc_3/in_3
 (37 7)  (1127 327)  (1127 327)  LC_3 Logic Functioning bit
 (39 7)  (1129 327)  (1129 327)  LC_3 Logic Functioning bit
 (15 8)  (1105 328)  (1105 328)  routing T_21_20.sp4_v_t_28 <X> T_21_20.lc_trk_g2_1
 (16 8)  (1106 328)  (1106 328)  routing T_21_20.sp4_v_t_28 <X> T_21_20.lc_trk_g2_1
 (17 8)  (1107 328)  (1107 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (21 8)  (1111 328)  (1111 328)  routing T_21_20.sp4_v_t_22 <X> T_21_20.lc_trk_g2_3
 (22 8)  (1112 328)  (1112 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (1113 328)  (1113 328)  routing T_21_20.sp4_v_t_22 <X> T_21_20.lc_trk_g2_3
 (25 8)  (1115 328)  (1115 328)  routing T_21_20.sp4_h_r_42 <X> T_21_20.lc_trk_g2_2
 (27 8)  (1117 328)  (1117 328)  routing T_21_20.lc_trk_g1_2 <X> T_21_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 328)  (1119 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 328)  (1121 328)  routing T_21_20.lc_trk_g2_5 <X> T_21_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 328)  (1122 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 328)  (1123 328)  routing T_21_20.lc_trk_g2_5 <X> T_21_20.wire_logic_cluster/lc_4/in_3
 (35 8)  (1125 328)  (1125 328)  routing T_21_20.lc_trk_g2_6 <X> T_21_20.input_2_4
 (37 8)  (1127 328)  (1127 328)  LC_4 Logic Functioning bit
 (38 8)  (1128 328)  (1128 328)  LC_4 Logic Functioning bit
 (39 8)  (1129 328)  (1129 328)  LC_4 Logic Functioning bit
 (41 8)  (1131 328)  (1131 328)  LC_4 Logic Functioning bit
 (42 8)  (1132 328)  (1132 328)  LC_4 Logic Functioning bit
 (43 8)  (1133 328)  (1133 328)  LC_4 Logic Functioning bit
 (15 9)  (1105 329)  (1105 329)  routing T_21_20.sp4_v_t_29 <X> T_21_20.lc_trk_g2_0
 (16 9)  (1106 329)  (1106 329)  routing T_21_20.sp4_v_t_29 <X> T_21_20.lc_trk_g2_0
 (17 9)  (1107 329)  (1107 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (21 9)  (1111 329)  (1111 329)  routing T_21_20.sp4_v_t_22 <X> T_21_20.lc_trk_g2_3
 (22 9)  (1112 329)  (1112 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1113 329)  (1113 329)  routing T_21_20.sp4_h_r_42 <X> T_21_20.lc_trk_g2_2
 (24 9)  (1114 329)  (1114 329)  routing T_21_20.sp4_h_r_42 <X> T_21_20.lc_trk_g2_2
 (25 9)  (1115 329)  (1115 329)  routing T_21_20.sp4_h_r_42 <X> T_21_20.lc_trk_g2_2
 (26 9)  (1116 329)  (1116 329)  routing T_21_20.lc_trk_g2_2 <X> T_21_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (1118 329)  (1118 329)  routing T_21_20.lc_trk_g2_2 <X> T_21_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 329)  (1119 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (1120 329)  (1120 329)  routing T_21_20.lc_trk_g1_2 <X> T_21_20.wire_logic_cluster/lc_4/in_1
 (32 9)  (1122 329)  (1122 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (1123 329)  (1123 329)  routing T_21_20.lc_trk_g2_6 <X> T_21_20.input_2_4
 (35 9)  (1125 329)  (1125 329)  routing T_21_20.lc_trk_g2_6 <X> T_21_20.input_2_4
 (36 9)  (1126 329)  (1126 329)  LC_4 Logic Functioning bit
 (37 9)  (1127 329)  (1127 329)  LC_4 Logic Functioning bit
 (38 9)  (1128 329)  (1128 329)  LC_4 Logic Functioning bit
 (40 9)  (1130 329)  (1130 329)  LC_4 Logic Functioning bit
 (41 9)  (1131 329)  (1131 329)  LC_4 Logic Functioning bit
 (42 9)  (1132 329)  (1132 329)  LC_4 Logic Functioning bit
 (8 10)  (1098 330)  (1098 330)  routing T_21_20.sp4_h_r_11 <X> T_21_20.sp4_h_l_42
 (10 10)  (1100 330)  (1100 330)  routing T_21_20.sp4_h_r_11 <X> T_21_20.sp4_h_l_42
 (17 10)  (1107 330)  (1107 330)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1108 330)  (1108 330)  routing T_21_20.wire_logic_cluster/lc_5/out <X> T_21_20.lc_trk_g2_5
 (21 10)  (1111 330)  (1111 330)  routing T_21_20.sp12_v_b_7 <X> T_21_20.lc_trk_g2_7
 (22 10)  (1112 330)  (1112 330)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (1114 330)  (1114 330)  routing T_21_20.sp12_v_b_7 <X> T_21_20.lc_trk_g2_7
 (25 10)  (1115 330)  (1115 330)  routing T_21_20.sp4_h_r_38 <X> T_21_20.lc_trk_g2_6
 (26 10)  (1116 330)  (1116 330)  routing T_21_20.lc_trk_g2_5 <X> T_21_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (1117 330)  (1117 330)  routing T_21_20.lc_trk_g3_1 <X> T_21_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (1118 330)  (1118 330)  routing T_21_20.lc_trk_g3_1 <X> T_21_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 330)  (1119 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 330)  (1121 330)  routing T_21_20.lc_trk_g3_7 <X> T_21_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 330)  (1122 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 330)  (1123 330)  routing T_21_20.lc_trk_g3_7 <X> T_21_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 330)  (1124 330)  routing T_21_20.lc_trk_g3_7 <X> T_21_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 330)  (1126 330)  LC_5 Logic Functioning bit
 (38 10)  (1128 330)  (1128 330)  LC_5 Logic Functioning bit
 (41 10)  (1131 330)  (1131 330)  LC_5 Logic Functioning bit
 (43 10)  (1133 330)  (1133 330)  LC_5 Logic Functioning bit
 (45 10)  (1135 330)  (1135 330)  LC_5 Logic Functioning bit
 (51 10)  (1141 330)  (1141 330)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (21 11)  (1111 331)  (1111 331)  routing T_21_20.sp12_v_b_7 <X> T_21_20.lc_trk_g2_7
 (22 11)  (1112 331)  (1112 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (1113 331)  (1113 331)  routing T_21_20.sp4_h_r_38 <X> T_21_20.lc_trk_g2_6
 (24 11)  (1114 331)  (1114 331)  routing T_21_20.sp4_h_r_38 <X> T_21_20.lc_trk_g2_6
 (28 11)  (1118 331)  (1118 331)  routing T_21_20.lc_trk_g2_5 <X> T_21_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 331)  (1119 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (1121 331)  (1121 331)  routing T_21_20.lc_trk_g3_7 <X> T_21_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (1126 331)  (1126 331)  LC_5 Logic Functioning bit
 (38 11)  (1128 331)  (1128 331)  LC_5 Logic Functioning bit
 (40 11)  (1130 331)  (1130 331)  LC_5 Logic Functioning bit
 (42 11)  (1132 331)  (1132 331)  LC_5 Logic Functioning bit
 (17 12)  (1107 332)  (1107 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (25 12)  (1115 332)  (1115 332)  routing T_21_20.wire_logic_cluster/lc_2/out <X> T_21_20.lc_trk_g3_2
 (26 12)  (1116 332)  (1116 332)  routing T_21_20.lc_trk_g3_7 <X> T_21_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (1117 332)  (1117 332)  routing T_21_20.lc_trk_g3_4 <X> T_21_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (1118 332)  (1118 332)  routing T_21_20.lc_trk_g3_4 <X> T_21_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 332)  (1119 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 332)  (1120 332)  routing T_21_20.lc_trk_g3_4 <X> T_21_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (1121 332)  (1121 332)  routing T_21_20.lc_trk_g1_4 <X> T_21_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 332)  (1122 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 332)  (1124 332)  routing T_21_20.lc_trk_g1_4 <X> T_21_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 332)  (1126 332)  LC_6 Logic Functioning bit
 (37 12)  (1127 332)  (1127 332)  LC_6 Logic Functioning bit
 (38 12)  (1128 332)  (1128 332)  LC_6 Logic Functioning bit
 (39 12)  (1129 332)  (1129 332)  LC_6 Logic Functioning bit
 (41 12)  (1131 332)  (1131 332)  LC_6 Logic Functioning bit
 (43 12)  (1133 332)  (1133 332)  LC_6 Logic Functioning bit
 (45 12)  (1135 332)  (1135 332)  LC_6 Logic Functioning bit
 (8 13)  (1098 333)  (1098 333)  routing T_21_20.sp4_v_t_42 <X> T_21_20.sp4_v_b_10
 (10 13)  (1100 333)  (1100 333)  routing T_21_20.sp4_v_t_42 <X> T_21_20.sp4_v_b_10
 (22 13)  (1112 333)  (1112 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (1116 333)  (1116 333)  routing T_21_20.lc_trk_g3_7 <X> T_21_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (1117 333)  (1117 333)  routing T_21_20.lc_trk_g3_7 <X> T_21_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 333)  (1118 333)  routing T_21_20.lc_trk_g3_7 <X> T_21_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 333)  (1119 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (36 13)  (1126 333)  (1126 333)  LC_6 Logic Functioning bit
 (38 13)  (1128 333)  (1128 333)  LC_6 Logic Functioning bit
 (46 13)  (1136 333)  (1136 333)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (52 13)  (1142 333)  (1142 333)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (15 14)  (1105 334)  (1105 334)  routing T_21_20.sp12_v_t_2 <X> T_21_20.lc_trk_g3_5
 (17 14)  (1107 334)  (1107 334)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (1108 334)  (1108 334)  routing T_21_20.sp12_v_t_2 <X> T_21_20.lc_trk_g3_5
 (22 14)  (1112 334)  (1112 334)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (1113 334)  (1113 334)  routing T_21_20.sp12_v_t_12 <X> T_21_20.lc_trk_g3_7
 (28 14)  (1118 334)  (1118 334)  routing T_21_20.lc_trk_g2_0 <X> T_21_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 334)  (1119 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (1121 334)  (1121 334)  routing T_21_20.lc_trk_g1_7 <X> T_21_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 334)  (1122 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 334)  (1124 334)  routing T_21_20.lc_trk_g1_7 <X> T_21_20.wire_logic_cluster/lc_7/in_3
 (37 14)  (1127 334)  (1127 334)  LC_7 Logic Functioning bit
 (39 14)  (1129 334)  (1129 334)  LC_7 Logic Functioning bit
 (45 14)  (1135 334)  (1135 334)  LC_7 Logic Functioning bit
 (14 15)  (1104 335)  (1104 335)  routing T_21_20.sp4_r_v_b_44 <X> T_21_20.lc_trk_g3_4
 (17 15)  (1107 335)  (1107 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (1108 335)  (1108 335)  routing T_21_20.sp12_v_t_2 <X> T_21_20.lc_trk_g3_5
 (28 15)  (1118 335)  (1118 335)  routing T_21_20.lc_trk_g2_1 <X> T_21_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 335)  (1119 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (1121 335)  (1121 335)  routing T_21_20.lc_trk_g1_7 <X> T_21_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (1122 335)  (1122 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (1123 335)  (1123 335)  routing T_21_20.lc_trk_g2_3 <X> T_21_20.input_2_7
 (35 15)  (1125 335)  (1125 335)  routing T_21_20.lc_trk_g2_3 <X> T_21_20.input_2_7
 (36 15)  (1126 335)  (1126 335)  LC_7 Logic Functioning bit
 (37 15)  (1127 335)  (1127 335)  LC_7 Logic Functioning bit
 (39 15)  (1129 335)  (1129 335)  LC_7 Logic Functioning bit
 (43 15)  (1133 335)  (1133 335)  LC_7 Logic Functioning bit
 (48 15)  (1138 335)  (1138 335)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (1141 335)  (1141 335)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_22_20

 (25 0)  (1169 320)  (1169 320)  routing T_22_20.sp4_h_l_7 <X> T_22_20.lc_trk_g0_2
 (22 1)  (1166 321)  (1166 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1167 321)  (1167 321)  routing T_22_20.sp4_h_l_7 <X> T_22_20.lc_trk_g0_2
 (24 1)  (1168 321)  (1168 321)  routing T_22_20.sp4_h_l_7 <X> T_22_20.lc_trk_g0_2
 (25 1)  (1169 321)  (1169 321)  routing T_22_20.sp4_h_l_7 <X> T_22_20.lc_trk_g0_2
 (11 2)  (1155 322)  (1155 322)  routing T_22_20.sp4_v_b_6 <X> T_22_20.sp4_v_t_39
 (13 2)  (1157 322)  (1157 322)  routing T_22_20.sp4_v_b_6 <X> T_22_20.sp4_v_t_39
 (6 3)  (1150 323)  (1150 323)  routing T_22_20.sp4_h_r_0 <X> T_22_20.sp4_h_l_37
 (5 4)  (1149 324)  (1149 324)  routing T_22_20.sp4_v_b_9 <X> T_22_20.sp4_h_r_3
 (19 4)  (1163 324)  (1163 324)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (22 4)  (1166 324)  (1166 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (4 5)  (1148 325)  (1148 325)  routing T_22_20.sp4_v_b_9 <X> T_22_20.sp4_h_r_3
 (6 5)  (1150 325)  (1150 325)  routing T_22_20.sp4_v_b_9 <X> T_22_20.sp4_h_r_3
 (21 5)  (1165 325)  (1165 325)  routing T_22_20.sp4_r_v_b_27 <X> T_22_20.lc_trk_g1_3
 (22 5)  (1166 325)  (1166 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (8 6)  (1152 326)  (1152 326)  routing T_22_20.sp4_h_r_8 <X> T_22_20.sp4_h_l_41
 (10 6)  (1154 326)  (1154 326)  routing T_22_20.sp4_h_r_8 <X> T_22_20.sp4_h_l_41
 (29 6)  (1173 326)  (1173 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (36 6)  (1180 326)  (1180 326)  LC_3 Logic Functioning bit
 (38 6)  (1182 326)  (1182 326)  LC_3 Logic Functioning bit
 (41 6)  (1185 326)  (1185 326)  LC_3 Logic Functioning bit
 (43 6)  (1187 326)  (1187 326)  LC_3 Logic Functioning bit
 (46 6)  (1190 326)  (1190 326)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (3 7)  (1147 327)  (1147 327)  routing T_22_20.sp12_h_l_23 <X> T_22_20.sp12_v_t_23
 (13 7)  (1157 327)  (1157 327)  routing T_22_20.sp4_v_b_0 <X> T_22_20.sp4_h_l_40
 (26 7)  (1170 327)  (1170 327)  routing T_22_20.lc_trk_g1_2 <X> T_22_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (1171 327)  (1171 327)  routing T_22_20.lc_trk_g1_2 <X> T_22_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 327)  (1173 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (1174 327)  (1174 327)  routing T_22_20.lc_trk_g0_2 <X> T_22_20.wire_logic_cluster/lc_3/in_1
 (36 7)  (1180 327)  (1180 327)  LC_3 Logic Functioning bit
 (37 7)  (1181 327)  (1181 327)  LC_3 Logic Functioning bit
 (38 7)  (1182 327)  (1182 327)  LC_3 Logic Functioning bit
 (39 7)  (1183 327)  (1183 327)  LC_3 Logic Functioning bit
 (40 7)  (1184 327)  (1184 327)  LC_3 Logic Functioning bit
 (41 7)  (1185 327)  (1185 327)  LC_3 Logic Functioning bit
 (42 7)  (1186 327)  (1186 327)  LC_3 Logic Functioning bit
 (43 7)  (1187 327)  (1187 327)  LC_3 Logic Functioning bit
 (3 9)  (1147 329)  (1147 329)  routing T_22_20.sp12_h_l_22 <X> T_22_20.sp12_v_b_1
 (4 10)  (1148 330)  (1148 330)  routing T_22_20.sp4_v_b_6 <X> T_22_20.sp4_v_t_43
 (32 10)  (1176 330)  (1176 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 330)  (1178 330)  routing T_22_20.lc_trk_g1_3 <X> T_22_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 330)  (1180 330)  LC_5 Logic Functioning bit
 (38 10)  (1182 330)  (1182 330)  LC_5 Logic Functioning bit
 (27 11)  (1171 331)  (1171 331)  routing T_22_20.lc_trk_g3_0 <X> T_22_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (1172 331)  (1172 331)  routing T_22_20.lc_trk_g3_0 <X> T_22_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 331)  (1173 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (1175 331)  (1175 331)  routing T_22_20.lc_trk_g1_3 <X> T_22_20.wire_logic_cluster/lc_5/in_3
 (37 11)  (1181 331)  (1181 331)  LC_5 Logic Functioning bit
 (39 11)  (1183 331)  (1183 331)  LC_5 Logic Functioning bit
 (52 11)  (1196 331)  (1196 331)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (12 13)  (1156 333)  (1156 333)  routing T_22_20.sp4_h_r_11 <X> T_22_20.sp4_v_b_11
 (15 13)  (1159 333)  (1159 333)  routing T_22_20.sp4_v_t_29 <X> T_22_20.lc_trk_g3_0
 (16 13)  (1160 333)  (1160 333)  routing T_22_20.sp4_v_t_29 <X> T_22_20.lc_trk_g3_0
 (17 13)  (1161 333)  (1161 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (8 14)  (1152 334)  (1152 334)  routing T_22_20.sp4_h_r_2 <X> T_22_20.sp4_h_l_47
 (10 14)  (1154 334)  (1154 334)  routing T_22_20.sp4_h_r_2 <X> T_22_20.sp4_h_l_47


LogicTile_23_20

 (31 0)  (1229 320)  (1229 320)  routing T_23_20.lc_trk_g2_7 <X> T_23_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (1230 320)  (1230 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 320)  (1231 320)  routing T_23_20.lc_trk_g2_7 <X> T_23_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 320)  (1234 320)  LC_0 Logic Functioning bit
 (37 0)  (1235 320)  (1235 320)  LC_0 Logic Functioning bit
 (38 0)  (1236 320)  (1236 320)  LC_0 Logic Functioning bit
 (39 0)  (1237 320)  (1237 320)  LC_0 Logic Functioning bit
 (45 0)  (1243 320)  (1243 320)  LC_0 Logic Functioning bit
 (13 1)  (1211 321)  (1211 321)  routing T_23_20.sp4_v_t_44 <X> T_23_20.sp4_h_r_2
 (31 1)  (1229 321)  (1229 321)  routing T_23_20.lc_trk_g2_7 <X> T_23_20.wire_logic_cluster/lc_0/in_3
 (36 1)  (1234 321)  (1234 321)  LC_0 Logic Functioning bit
 (37 1)  (1235 321)  (1235 321)  LC_0 Logic Functioning bit
 (38 1)  (1236 321)  (1236 321)  LC_0 Logic Functioning bit
 (39 1)  (1237 321)  (1237 321)  LC_0 Logic Functioning bit
 (44 1)  (1242 321)  (1242 321)  LC_0 Logic Functioning bit
 (45 1)  (1243 321)  (1243 321)  LC_0 Logic Functioning bit
 (0 2)  (1198 322)  (1198 322)  routing T_23_20.glb_netwk_6 <X> T_23_20.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 322)  (1199 322)  routing T_23_20.glb_netwk_6 <X> T_23_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 322)  (1200 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 3)  (1199 323)  (1199 323)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (9 3)  (1207 323)  (1207 323)  routing T_23_20.sp4_v_b_1 <X> T_23_20.sp4_v_t_36
 (13 3)  (1211 323)  (1211 323)  routing T_23_20.sp4_v_b_9 <X> T_23_20.sp4_h_l_39
 (14 3)  (1212 323)  (1212 323)  routing T_23_20.sp4_h_r_4 <X> T_23_20.lc_trk_g0_4
 (15 3)  (1213 323)  (1213 323)  routing T_23_20.sp4_h_r_4 <X> T_23_20.lc_trk_g0_4
 (16 3)  (1214 323)  (1214 323)  routing T_23_20.sp4_h_r_4 <X> T_23_20.lc_trk_g0_4
 (17 3)  (1215 323)  (1215 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (12 5)  (1210 325)  (1210 325)  routing T_23_20.sp4_h_r_5 <X> T_23_20.sp4_v_b_5
 (13 6)  (1211 326)  (1211 326)  routing T_23_20.sp4_h_r_5 <X> T_23_20.sp4_v_t_40
 (8 7)  (1206 327)  (1206 327)  routing T_23_20.sp4_h_r_10 <X> T_23_20.sp4_v_t_41
 (9 7)  (1207 327)  (1207 327)  routing T_23_20.sp4_h_r_10 <X> T_23_20.sp4_v_t_41
 (10 7)  (1208 327)  (1208 327)  routing T_23_20.sp4_h_r_10 <X> T_23_20.sp4_v_t_41
 (12 7)  (1210 327)  (1210 327)  routing T_23_20.sp4_h_r_5 <X> T_23_20.sp4_v_t_40
 (12 8)  (1210 328)  (1210 328)  routing T_23_20.sp4_v_b_2 <X> T_23_20.sp4_h_r_8
 (11 9)  (1209 329)  (1209 329)  routing T_23_20.sp4_v_b_2 <X> T_23_20.sp4_h_r_8
 (13 9)  (1211 329)  (1211 329)  routing T_23_20.sp4_v_b_2 <X> T_23_20.sp4_h_r_8
 (22 10)  (1220 330)  (1220 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (21 11)  (1219 331)  (1219 331)  routing T_23_20.sp4_r_v_b_39 <X> T_23_20.lc_trk_g2_7
 (2 12)  (1200 332)  (1200 332)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (5 12)  (1203 332)  (1203 332)  routing T_23_20.sp4_v_b_3 <X> T_23_20.sp4_h_r_9
 (10 12)  (1208 332)  (1208 332)  routing T_23_20.sp4_v_t_40 <X> T_23_20.sp4_h_r_10
 (4 13)  (1202 333)  (1202 333)  routing T_23_20.sp4_v_b_3 <X> T_23_20.sp4_h_r_9
 (6 13)  (1204 333)  (1204 333)  routing T_23_20.sp4_v_b_3 <X> T_23_20.sp4_h_r_9
 (1 14)  (1199 334)  (1199 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (1203 334)  (1203 334)  routing T_23_20.sp4_v_t_44 <X> T_23_20.sp4_h_l_44
 (1 15)  (1199 335)  (1199 335)  routing T_23_20.lc_trk_g0_4 <X> T_23_20.wire_logic_cluster/lc_7/s_r
 (6 15)  (1204 335)  (1204 335)  routing T_23_20.sp4_v_t_44 <X> T_23_20.sp4_h_l_44


LogicTile_24_20

 (28 0)  (1280 320)  (1280 320)  routing T_24_20.lc_trk_g2_3 <X> T_24_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 320)  (1281 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (1284 320)  (1284 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 320)  (1286 320)  routing T_24_20.lc_trk_g1_0 <X> T_24_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 320)  (1288 320)  LC_0 Logic Functioning bit
 (38 0)  (1290 320)  (1290 320)  LC_0 Logic Functioning bit
 (46 0)  (1298 320)  (1298 320)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (51 0)  (1303 320)  (1303 320)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (26 1)  (1278 321)  (1278 321)  routing T_24_20.lc_trk_g2_2 <X> T_24_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (1280 321)  (1280 321)  routing T_24_20.lc_trk_g2_2 <X> T_24_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 321)  (1281 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (1282 321)  (1282 321)  routing T_24_20.lc_trk_g2_3 <X> T_24_20.wire_logic_cluster/lc_0/in_1
 (36 1)  (1288 321)  (1288 321)  LC_0 Logic Functioning bit
 (37 1)  (1289 321)  (1289 321)  LC_0 Logic Functioning bit
 (38 1)  (1290 321)  (1290 321)  LC_0 Logic Functioning bit
 (39 1)  (1291 321)  (1291 321)  LC_0 Logic Functioning bit
 (40 1)  (1292 321)  (1292 321)  LC_0 Logic Functioning bit
 (42 1)  (1294 321)  (1294 321)  LC_0 Logic Functioning bit
 (46 1)  (1298 321)  (1298 321)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (47 1)  (1299 321)  (1299 321)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (1303 321)  (1303 321)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (4 2)  (1256 322)  (1256 322)  routing T_24_20.sp4_h_r_0 <X> T_24_20.sp4_v_t_37
 (17 2)  (1269 322)  (1269 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (27 2)  (1279 322)  (1279 322)  routing T_24_20.lc_trk_g3_3 <X> T_24_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (1280 322)  (1280 322)  routing T_24_20.lc_trk_g3_3 <X> T_24_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (1281 322)  (1281 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1283 322)  (1283 322)  routing T_24_20.lc_trk_g1_7 <X> T_24_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (1284 322)  (1284 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1286 322)  (1286 322)  routing T_24_20.lc_trk_g1_7 <X> T_24_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (1288 322)  (1288 322)  LC_1 Logic Functioning bit
 (38 2)  (1290 322)  (1290 322)  LC_1 Logic Functioning bit
 (47 2)  (1299 322)  (1299 322)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (1 3)  (1253 323)  (1253 323)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (5 3)  (1257 323)  (1257 323)  routing T_24_20.sp4_h_r_0 <X> T_24_20.sp4_v_t_37
 (18 3)  (1270 323)  (1270 323)  routing T_24_20.sp4_r_v_b_29 <X> T_24_20.lc_trk_g0_5
 (30 3)  (1282 323)  (1282 323)  routing T_24_20.lc_trk_g3_3 <X> T_24_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (1283 323)  (1283 323)  routing T_24_20.lc_trk_g1_7 <X> T_24_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (1288 323)  (1288 323)  LC_1 Logic Functioning bit
 (38 3)  (1290 323)  (1290 323)  LC_1 Logic Functioning bit
 (14 4)  (1266 324)  (1266 324)  routing T_24_20.lft_op_0 <X> T_24_20.lc_trk_g1_0
 (21 4)  (1273 324)  (1273 324)  routing T_24_20.wire_logic_cluster/lc_3/out <X> T_24_20.lc_trk_g1_3
 (22 4)  (1274 324)  (1274 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (15 5)  (1267 325)  (1267 325)  routing T_24_20.lft_op_0 <X> T_24_20.lc_trk_g1_0
 (17 5)  (1269 325)  (1269 325)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (15 6)  (1267 326)  (1267 326)  routing T_24_20.sp4_h_r_21 <X> T_24_20.lc_trk_g1_5
 (16 6)  (1268 326)  (1268 326)  routing T_24_20.sp4_h_r_21 <X> T_24_20.lc_trk_g1_5
 (17 6)  (1269 326)  (1269 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (1270 326)  (1270 326)  routing T_24_20.sp4_h_r_21 <X> T_24_20.lc_trk_g1_5
 (21 6)  (1273 326)  (1273 326)  routing T_24_20.sp4_h_l_2 <X> T_24_20.lc_trk_g1_7
 (22 6)  (1274 326)  (1274 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (1275 326)  (1275 326)  routing T_24_20.sp4_h_l_2 <X> T_24_20.lc_trk_g1_7
 (24 6)  (1276 326)  (1276 326)  routing T_24_20.sp4_h_l_2 <X> T_24_20.lc_trk_g1_7
 (26 6)  (1278 326)  (1278 326)  routing T_24_20.lc_trk_g0_5 <X> T_24_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (1279 326)  (1279 326)  routing T_24_20.lc_trk_g1_3 <X> T_24_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 326)  (1281 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (1283 326)  (1283 326)  routing T_24_20.lc_trk_g1_7 <X> T_24_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (1284 326)  (1284 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (1286 326)  (1286 326)  routing T_24_20.lc_trk_g1_7 <X> T_24_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 326)  (1288 326)  LC_3 Logic Functioning bit
 (38 6)  (1290 326)  (1290 326)  LC_3 Logic Functioning bit
 (41 6)  (1293 326)  (1293 326)  LC_3 Logic Functioning bit
 (43 6)  (1295 326)  (1295 326)  LC_3 Logic Functioning bit
 (18 7)  (1270 327)  (1270 327)  routing T_24_20.sp4_h_r_21 <X> T_24_20.lc_trk_g1_5
 (29 7)  (1281 327)  (1281 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (1282 327)  (1282 327)  routing T_24_20.lc_trk_g1_3 <X> T_24_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (1283 327)  (1283 327)  routing T_24_20.lc_trk_g1_7 <X> T_24_20.wire_logic_cluster/lc_3/in_3
 (37 7)  (1289 327)  (1289 327)  LC_3 Logic Functioning bit
 (39 7)  (1291 327)  (1291 327)  LC_3 Logic Functioning bit
 (41 7)  (1293 327)  (1293 327)  LC_3 Logic Functioning bit
 (43 7)  (1295 327)  (1295 327)  LC_3 Logic Functioning bit
 (15 8)  (1267 328)  (1267 328)  routing T_24_20.sp4_h_r_41 <X> T_24_20.lc_trk_g2_1
 (16 8)  (1268 328)  (1268 328)  routing T_24_20.sp4_h_r_41 <X> T_24_20.lc_trk_g2_1
 (17 8)  (1269 328)  (1269 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (1270 328)  (1270 328)  routing T_24_20.sp4_h_r_41 <X> T_24_20.lc_trk_g2_1
 (22 8)  (1274 328)  (1274 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (1275 328)  (1275 328)  routing T_24_20.sp4_h_r_27 <X> T_24_20.lc_trk_g2_3
 (24 8)  (1276 328)  (1276 328)  routing T_24_20.sp4_h_r_27 <X> T_24_20.lc_trk_g2_3
 (25 8)  (1277 328)  (1277 328)  routing T_24_20.sp4_v_b_26 <X> T_24_20.lc_trk_g2_2
 (26 8)  (1278 328)  (1278 328)  routing T_24_20.lc_trk_g1_5 <X> T_24_20.wire_logic_cluster/lc_4/in_0
 (28 8)  (1280 328)  (1280 328)  routing T_24_20.lc_trk_g2_1 <X> T_24_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 328)  (1281 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (18 9)  (1270 329)  (1270 329)  routing T_24_20.sp4_h_r_41 <X> T_24_20.lc_trk_g2_1
 (21 9)  (1273 329)  (1273 329)  routing T_24_20.sp4_h_r_27 <X> T_24_20.lc_trk_g2_3
 (22 9)  (1274 329)  (1274 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1275 329)  (1275 329)  routing T_24_20.sp4_v_b_26 <X> T_24_20.lc_trk_g2_2
 (27 9)  (1279 329)  (1279 329)  routing T_24_20.lc_trk_g1_5 <X> T_24_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 329)  (1281 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (36 9)  (1288 329)  (1288 329)  LC_4 Logic Functioning bit
 (38 9)  (1290 329)  (1290 329)  LC_4 Logic Functioning bit
 (41 9)  (1293 329)  (1293 329)  LC_4 Logic Functioning bit
 (43 9)  (1295 329)  (1295 329)  LC_4 Logic Functioning bit
 (51 9)  (1303 329)  (1303 329)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (8 12)  (1260 332)  (1260 332)  routing T_24_20.sp4_h_l_47 <X> T_24_20.sp4_h_r_10
 (22 12)  (1274 332)  (1274 332)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (1275 332)  (1275 332)  routing T_24_20.sp12_v_b_11 <X> T_24_20.lc_trk_g3_3


RAM_Tile_25_20

 (0 0)  (1306 320)  (1306 320)  Negative Clock bit

 (7 0)  (1313 320)  (1313 320)  Ram config bit: MEMT_bram_cbit_1

 (0 2)  (1306 322)  (1306 322)  routing T_25_20.glb_netwk_6 <X> T_25_20.wire_bram/ram/WCLK
 (1 2)  (1307 322)  (1307 322)  routing T_25_20.glb_netwk_6 <X> T_25_20.wire_bram/ram/WCLK
 (2 2)  (1308 322)  (1308 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 322)  (1313 322)  Ram config bit: MEMT_bram_cbit_3

 (9 2)  (1315 322)  (1315 322)  routing T_25_20.sp4_v_b_1 <X> T_25_20.sp4_h_l_36
 (21 2)  (1327 322)  (1327 322)  routing T_25_20.sp4_h_l_10 <X> T_25_20.lc_trk_g0_7
 (22 2)  (1328 322)  (1328 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (1329 322)  (1329 322)  routing T_25_20.sp4_h_l_10 <X> T_25_20.lc_trk_g0_7
 (24 2)  (1330 322)  (1330 322)  routing T_25_20.sp4_h_l_10 <X> T_25_20.lc_trk_g0_7
 (14 3)  (1320 323)  (1320 323)  routing T_25_20.sp4_r_v_b_28 <X> T_25_20.lc_trk_g0_4
 (17 3)  (1323 323)  (1323 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (21 3)  (1327 323)  (1327 323)  routing T_25_20.sp4_h_l_10 <X> T_25_20.lc_trk_g0_7
 (7 4)  (1313 324)  (1313 324)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_5

 (29 4)  (1335 324)  (1335 324)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_7 wire_bram/ram/WDATA_5
 (30 4)  (1336 324)  (1336 324)  routing T_25_20.lc_trk_g0_7 <X> T_25_20.wire_bram/ram/WDATA_5
 (7 5)  (1313 325)  (1313 325)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_4

 (30 5)  (1336 325)  (1336 325)  routing T_25_20.lc_trk_g0_7 <X> T_25_20.wire_bram/ram/WDATA_5
 (38 5)  (1344 325)  (1344 325)  Enable bit of Mux _out_links/OutMux0_2 => wire_bram/ram/RDATA_5 sp4_v_b_4
 (7 6)  (1313 326)  (1313 326)  Cascade buffer Enable bit: MEMT_LC07_inmux02_bram_cbit_7

 (8 6)  (1314 326)  (1314 326)  routing T_25_20.sp4_v_t_41 <X> T_25_20.sp4_h_l_41
 (9 6)  (1315 326)  (1315 326)  routing T_25_20.sp4_v_t_41 <X> T_25_20.sp4_h_l_41
 (7 7)  (1313 327)  (1313 327)  Cascade bit: MEMT_LC07_inmux02_bram_cbit_6

 (15 8)  (1321 328)  (1321 328)  routing T_25_20.sp4_h_l_20 <X> T_25_20.lc_trk_g2_1
 (16 8)  (1322 328)  (1322 328)  routing T_25_20.sp4_h_l_20 <X> T_25_20.lc_trk_g2_1
 (17 8)  (1323 328)  (1323 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_l_20 lc_trk_g2_1
 (18 8)  (1324 328)  (1324 328)  routing T_25_20.sp4_h_l_20 <X> T_25_20.lc_trk_g2_1
 (8 10)  (1314 330)  (1314 330)  routing T_25_20.sp4_v_t_36 <X> T_25_20.sp4_h_l_42
 (9 10)  (1315 330)  (1315 330)  routing T_25_20.sp4_v_t_36 <X> T_25_20.sp4_h_l_42
 (10 10)  (1316 330)  (1316 330)  routing T_25_20.sp4_v_t_36 <X> T_25_20.sp4_h_l_42
 (28 12)  (1334 332)  (1334 332)  routing T_25_20.lc_trk_g2_1 <X> T_25_20.wire_bram/ram/WDATA_1
 (29 12)  (1335 332)  (1335 332)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_1 wire_bram/ram/WDATA_1
 (40 13)  (1346 333)  (1346 333)  Enable bit of Mux _out_links/OutMux3_6 => wire_bram/ram/RDATA_1 sp12_v_b_12
 (1 14)  (1307 334)  (1307 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (1307 335)  (1307 335)  routing T_25_20.lc_trk_g0_4 <X> T_25_20.wire_bram/ram/WE


LogicTile_26_20

 (5 2)  (1353 322)  (1353 322)  routing T_26_20.sp4_v_t_37 <X> T_26_20.sp4_h_l_37
 (12 2)  (1360 322)  (1360 322)  routing T_26_20.sp4_v_t_45 <X> T_26_20.sp4_h_l_39
 (6 3)  (1354 323)  (1354 323)  routing T_26_20.sp4_v_t_37 <X> T_26_20.sp4_h_l_37
 (9 3)  (1357 323)  (1357 323)  routing T_26_20.sp4_v_b_1 <X> T_26_20.sp4_v_t_36
 (11 3)  (1359 323)  (1359 323)  routing T_26_20.sp4_v_t_45 <X> T_26_20.sp4_h_l_39
 (13 3)  (1361 323)  (1361 323)  routing T_26_20.sp4_v_t_45 <X> T_26_20.sp4_h_l_39
 (8 5)  (1356 325)  (1356 325)  routing T_26_20.sp4_h_l_41 <X> T_26_20.sp4_v_b_4
 (9 5)  (1357 325)  (1357 325)  routing T_26_20.sp4_h_l_41 <X> T_26_20.sp4_v_b_4
 (21 10)  (1369 330)  (1369 330)  routing T_26_20.sp4_h_r_39 <X> T_26_20.lc_trk_g2_7
 (22 10)  (1370 330)  (1370 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (1371 330)  (1371 330)  routing T_26_20.sp4_h_r_39 <X> T_26_20.lc_trk_g2_7
 (24 10)  (1372 330)  (1372 330)  routing T_26_20.sp4_h_r_39 <X> T_26_20.lc_trk_g2_7
 (22 11)  (1370 331)  (1370 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 14)  (1374 334)  (1374 334)  routing T_26_20.lc_trk_g2_7 <X> T_26_20.wire_logic_cluster/lc_7/in_0
 (31 14)  (1379 334)  (1379 334)  routing T_26_20.lc_trk_g2_6 <X> T_26_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (1380 334)  (1380 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1381 334)  (1381 334)  routing T_26_20.lc_trk_g2_6 <X> T_26_20.wire_logic_cluster/lc_7/in_3
 (41 14)  (1389 334)  (1389 334)  LC_7 Logic Functioning bit
 (43 14)  (1391 334)  (1391 334)  LC_7 Logic Functioning bit
 (51 14)  (1399 334)  (1399 334)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (26 15)  (1374 335)  (1374 335)  routing T_26_20.lc_trk_g2_7 <X> T_26_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (1376 335)  (1376 335)  routing T_26_20.lc_trk_g2_7 <X> T_26_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (1377 335)  (1377 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (1379 335)  (1379 335)  routing T_26_20.lc_trk_g2_6 <X> T_26_20.wire_logic_cluster/lc_7/in_3
 (40 15)  (1388 335)  (1388 335)  LC_7 Logic Functioning bit
 (42 15)  (1390 335)  (1390 335)  LC_7 Logic Functioning bit


LogicTile_27_20

 (8 5)  (1410 325)  (1410 325)  routing T_27_20.sp4_h_l_47 <X> T_27_20.sp4_v_b_4
 (9 5)  (1411 325)  (1411 325)  routing T_27_20.sp4_h_l_47 <X> T_27_20.sp4_v_b_4
 (10 5)  (1412 325)  (1412 325)  routing T_27_20.sp4_h_l_47 <X> T_27_20.sp4_v_b_4


IO_Tile_33_20

 (17 13)  (1743 333)  (1743 333)  IOB_1 IO Functioning bit


IO_Tile_0_19

 (11 12)  (6 316)  (6 316)  routing T_0_19.span4_horz_19 <X> T_0_19.span4_vert_t_15
 (12 12)  (5 316)  (5 316)  routing T_0_19.span4_horz_19 <X> T_0_19.span4_vert_t_15


LogicTile_3_19

 (6 11)  (132 315)  (132 315)  routing T_3_19.sp4_h_r_6 <X> T_3_19.sp4_h_l_43


LogicTile_7_19

 (15 3)  (357 307)  (357 307)  routing T_7_19.sp4_v_t_9 <X> T_7_19.lc_trk_g0_4
 (16 3)  (358 307)  (358 307)  routing T_7_19.sp4_v_t_9 <X> T_7_19.lc_trk_g0_4
 (17 3)  (359 307)  (359 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (29 6)  (371 310)  (371 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 310)  (372 310)  routing T_7_19.lc_trk_g0_4 <X> T_7_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (373 310)  (373 310)  routing T_7_19.lc_trk_g3_7 <X> T_7_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 310)  (374 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 310)  (375 310)  routing T_7_19.lc_trk_g3_7 <X> T_7_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (376 310)  (376 310)  routing T_7_19.lc_trk_g3_7 <X> T_7_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 310)  (378 310)  LC_3 Logic Functioning bit
 (38 6)  (380 310)  (380 310)  LC_3 Logic Functioning bit
 (41 6)  (383 310)  (383 310)  LC_3 Logic Functioning bit
 (43 6)  (385 310)  (385 310)  LC_3 Logic Functioning bit
 (27 7)  (369 311)  (369 311)  routing T_7_19.lc_trk_g3_0 <X> T_7_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (370 311)  (370 311)  routing T_7_19.lc_trk_g3_0 <X> T_7_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 311)  (371 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (373 311)  (373 311)  routing T_7_19.lc_trk_g3_7 <X> T_7_19.wire_logic_cluster/lc_3/in_3
 (40 7)  (382 311)  (382 311)  LC_3 Logic Functioning bit
 (42 7)  (384 311)  (384 311)  LC_3 Logic Functioning bit
 (53 7)  (395 311)  (395 311)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (4 11)  (346 315)  (346 315)  routing T_7_19.sp4_v_b_1 <X> T_7_19.sp4_h_l_43
 (14 13)  (356 317)  (356 317)  routing T_7_19.sp4_h_r_24 <X> T_7_19.lc_trk_g3_0
 (15 13)  (357 317)  (357 317)  routing T_7_19.sp4_h_r_24 <X> T_7_19.lc_trk_g3_0
 (16 13)  (358 317)  (358 317)  routing T_7_19.sp4_h_r_24 <X> T_7_19.lc_trk_g3_0
 (17 13)  (359 317)  (359 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 14)  (364 318)  (364 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (21 15)  (363 319)  (363 319)  routing T_7_19.sp4_r_v_b_47 <X> T_7_19.lc_trk_g3_7


RAM_Tile_8_19

 (4 8)  (400 312)  (400 312)  routing T_8_19.sp4_v_t_47 <X> T_8_19.sp4_v_b_6
 (6 8)  (402 312)  (402 312)  routing T_8_19.sp4_v_t_47 <X> T_8_19.sp4_v_b_6


LogicTile_9_19

 (14 0)  (452 304)  (452 304)  routing T_9_19.wire_logic_cluster/lc_0/out <X> T_9_19.lc_trk_g0_0
 (15 0)  (453 304)  (453 304)  routing T_9_19.top_op_1 <X> T_9_19.lc_trk_g0_1
 (17 0)  (455 304)  (455 304)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (460 304)  (460 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (27 0)  (465 304)  (465 304)  routing T_9_19.lc_trk_g3_2 <X> T_9_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 304)  (466 304)  routing T_9_19.lc_trk_g3_2 <X> T_9_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 304)  (467 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (469 304)  (469 304)  routing T_9_19.lc_trk_g1_4 <X> T_9_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 304)  (470 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 304)  (472 304)  routing T_9_19.lc_trk_g1_4 <X> T_9_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 304)  (474 304)  LC_0 Logic Functioning bit
 (38 0)  (476 304)  (476 304)  LC_0 Logic Functioning bit
 (42 0)  (480 304)  (480 304)  LC_0 Logic Functioning bit
 (43 0)  (481 304)  (481 304)  LC_0 Logic Functioning bit
 (45 0)  (483 304)  (483 304)  LC_0 Logic Functioning bit
 (17 1)  (455 305)  (455 305)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (456 305)  (456 305)  routing T_9_19.top_op_1 <X> T_9_19.lc_trk_g0_1
 (22 1)  (460 305)  (460 305)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (462 305)  (462 305)  routing T_9_19.top_op_2 <X> T_9_19.lc_trk_g0_2
 (25 1)  (463 305)  (463 305)  routing T_9_19.top_op_2 <X> T_9_19.lc_trk_g0_2
 (27 1)  (465 305)  (465 305)  routing T_9_19.lc_trk_g3_1 <X> T_9_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 305)  (466 305)  routing T_9_19.lc_trk_g3_1 <X> T_9_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 305)  (467 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 305)  (468 305)  routing T_9_19.lc_trk_g3_2 <X> T_9_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (470 305)  (470 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (42 1)  (480 305)  (480 305)  LC_0 Logic Functioning bit
 (43 1)  (481 305)  (481 305)  LC_0 Logic Functioning bit
 (0 2)  (438 306)  (438 306)  routing T_9_19.glb_netwk_6 <X> T_9_19.wire_logic_cluster/lc_7/clk
 (1 2)  (439 306)  (439 306)  routing T_9_19.glb_netwk_6 <X> T_9_19.wire_logic_cluster/lc_7/clk
 (2 2)  (440 306)  (440 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (443 306)  (443 306)  routing T_9_19.sp4_v_t_37 <X> T_9_19.sp4_h_l_37
 (6 3)  (444 307)  (444 307)  routing T_9_19.sp4_v_t_37 <X> T_9_19.sp4_h_l_37
 (22 3)  (460 307)  (460 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (463 307)  (463 307)  routing T_9_19.sp4_r_v_b_30 <X> T_9_19.lc_trk_g0_6
 (10 4)  (448 308)  (448 308)  routing T_9_19.sp4_v_t_46 <X> T_9_19.sp4_h_r_4
 (16 4)  (454 308)  (454 308)  routing T_9_19.sp12_h_r_9 <X> T_9_19.lc_trk_g1_1
 (17 4)  (455 308)  (455 308)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (21 6)  (459 310)  (459 310)  routing T_9_19.sp4_h_l_10 <X> T_9_19.lc_trk_g1_7
 (22 6)  (460 310)  (460 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (461 310)  (461 310)  routing T_9_19.sp4_h_l_10 <X> T_9_19.lc_trk_g1_7
 (24 6)  (462 310)  (462 310)  routing T_9_19.sp4_h_l_10 <X> T_9_19.lc_trk_g1_7
 (29 6)  (467 310)  (467 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 310)  (470 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 310)  (472 310)  routing T_9_19.lc_trk_g1_1 <X> T_9_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 310)  (474 310)  LC_3 Logic Functioning bit
 (38 6)  (476 310)  (476 310)  LC_3 Logic Functioning bit
 (40 6)  (478 310)  (478 310)  LC_3 Logic Functioning bit
 (42 6)  (480 310)  (480 310)  LC_3 Logic Functioning bit
 (14 7)  (452 311)  (452 311)  routing T_9_19.top_op_4 <X> T_9_19.lc_trk_g1_4
 (15 7)  (453 311)  (453 311)  routing T_9_19.top_op_4 <X> T_9_19.lc_trk_g1_4
 (17 7)  (455 311)  (455 311)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (459 311)  (459 311)  routing T_9_19.sp4_h_l_10 <X> T_9_19.lc_trk_g1_7
 (29 7)  (467 311)  (467 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 311)  (468 311)  routing T_9_19.lc_trk_g0_2 <X> T_9_19.wire_logic_cluster/lc_3/in_1
 (32 7)  (470 311)  (470 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (473 311)  (473 311)  routing T_9_19.lc_trk_g0_3 <X> T_9_19.input_2_3
 (36 7)  (474 311)  (474 311)  LC_3 Logic Functioning bit
 (43 7)  (481 311)  (481 311)  LC_3 Logic Functioning bit
 (3 8)  (441 312)  (441 312)  routing T_9_19.sp12_h_r_1 <X> T_9_19.sp12_v_b_1
 (10 8)  (448 312)  (448 312)  routing T_9_19.sp4_v_t_39 <X> T_9_19.sp4_h_r_7
 (32 8)  (470 312)  (470 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 312)  (471 312)  routing T_9_19.lc_trk_g3_2 <X> T_9_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 312)  (472 312)  routing T_9_19.lc_trk_g3_2 <X> T_9_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 312)  (474 312)  LC_4 Logic Functioning bit
 (37 8)  (475 312)  (475 312)  LC_4 Logic Functioning bit
 (38 8)  (476 312)  (476 312)  LC_4 Logic Functioning bit
 (39 8)  (477 312)  (477 312)  LC_4 Logic Functioning bit
 (40 8)  (478 312)  (478 312)  LC_4 Logic Functioning bit
 (41 8)  (479 312)  (479 312)  LC_4 Logic Functioning bit
 (50 8)  (488 312)  (488 312)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (489 312)  (489 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (3 9)  (441 313)  (441 313)  routing T_9_19.sp12_h_r_1 <X> T_9_19.sp12_v_b_1
 (31 9)  (469 313)  (469 313)  routing T_9_19.lc_trk_g3_2 <X> T_9_19.wire_logic_cluster/lc_4/in_3
 (36 9)  (474 313)  (474 313)  LC_4 Logic Functioning bit
 (37 9)  (475 313)  (475 313)  LC_4 Logic Functioning bit
 (38 9)  (476 313)  (476 313)  LC_4 Logic Functioning bit
 (39 9)  (477 313)  (477 313)  LC_4 Logic Functioning bit
 (40 9)  (478 313)  (478 313)  LC_4 Logic Functioning bit
 (41 9)  (479 313)  (479 313)  LC_4 Logic Functioning bit
 (17 10)  (455 314)  (455 314)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (456 314)  (456 314)  routing T_9_19.wire_logic_cluster/lc_5/out <X> T_9_19.lc_trk_g2_5
 (25 10)  (463 314)  (463 314)  routing T_9_19.wire_logic_cluster/lc_6/out <X> T_9_19.lc_trk_g2_6
 (29 10)  (467 314)  (467 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 314)  (468 314)  routing T_9_19.lc_trk_g0_6 <X> T_9_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (469 314)  (469 314)  routing T_9_19.lc_trk_g1_7 <X> T_9_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 314)  (470 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 314)  (472 314)  routing T_9_19.lc_trk_g1_7 <X> T_9_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (473 314)  (473 314)  routing T_9_19.lc_trk_g2_5 <X> T_9_19.input_2_5
 (37 10)  (475 314)  (475 314)  LC_5 Logic Functioning bit
 (40 10)  (478 314)  (478 314)  LC_5 Logic Functioning bit
 (42 10)  (480 314)  (480 314)  LC_5 Logic Functioning bit
 (45 10)  (483 314)  (483 314)  LC_5 Logic Functioning bit
 (52 10)  (490 314)  (490 314)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (22 11)  (460 315)  (460 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (465 315)  (465 315)  routing T_9_19.lc_trk_g3_0 <X> T_9_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 315)  (466 315)  routing T_9_19.lc_trk_g3_0 <X> T_9_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 315)  (467 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 315)  (468 315)  routing T_9_19.lc_trk_g0_6 <X> T_9_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (469 315)  (469 315)  routing T_9_19.lc_trk_g1_7 <X> T_9_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (470 315)  (470 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (471 315)  (471 315)  routing T_9_19.lc_trk_g2_5 <X> T_9_19.input_2_5
 (36 11)  (474 315)  (474 315)  LC_5 Logic Functioning bit
 (37 11)  (475 315)  (475 315)  LC_5 Logic Functioning bit
 (39 11)  (477 315)  (477 315)  LC_5 Logic Functioning bit
 (42 11)  (480 315)  (480 315)  LC_5 Logic Functioning bit
 (10 12)  (448 316)  (448 316)  routing T_9_19.sp4_v_t_40 <X> T_9_19.sp4_h_r_10
 (15 12)  (453 316)  (453 316)  routing T_9_19.tnr_op_1 <X> T_9_19.lc_trk_g3_1
 (17 12)  (455 316)  (455 316)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (25 12)  (463 316)  (463 316)  routing T_9_19.sp4_v_t_23 <X> T_9_19.lc_trk_g3_2
 (27 12)  (465 316)  (465 316)  routing T_9_19.lc_trk_g3_2 <X> T_9_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (466 316)  (466 316)  routing T_9_19.lc_trk_g3_2 <X> T_9_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 316)  (467 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (469 316)  (469 316)  routing T_9_19.lc_trk_g1_4 <X> T_9_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 316)  (470 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (472 316)  (472 316)  routing T_9_19.lc_trk_g1_4 <X> T_9_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (473 316)  (473 316)  routing T_9_19.lc_trk_g2_6 <X> T_9_19.input_2_6
 (36 12)  (474 316)  (474 316)  LC_6 Logic Functioning bit
 (38 12)  (476 316)  (476 316)  LC_6 Logic Functioning bit
 (42 12)  (480 316)  (480 316)  LC_6 Logic Functioning bit
 (43 12)  (481 316)  (481 316)  LC_6 Logic Functioning bit
 (45 12)  (483 316)  (483 316)  LC_6 Logic Functioning bit
 (53 12)  (491 316)  (491 316)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (16 13)  (454 317)  (454 317)  routing T_9_19.sp12_v_b_8 <X> T_9_19.lc_trk_g3_0
 (17 13)  (455 317)  (455 317)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (22 13)  (460 317)  (460 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (461 317)  (461 317)  routing T_9_19.sp4_v_t_23 <X> T_9_19.lc_trk_g3_2
 (25 13)  (463 317)  (463 317)  routing T_9_19.sp4_v_t_23 <X> T_9_19.lc_trk_g3_2
 (29 13)  (467 317)  (467 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 317)  (468 317)  routing T_9_19.lc_trk_g3_2 <X> T_9_19.wire_logic_cluster/lc_6/in_1
 (32 13)  (470 317)  (470 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (471 317)  (471 317)  routing T_9_19.lc_trk_g2_6 <X> T_9_19.input_2_6
 (35 13)  (473 317)  (473 317)  routing T_9_19.lc_trk_g2_6 <X> T_9_19.input_2_6
 (42 13)  (480 317)  (480 317)  LC_6 Logic Functioning bit
 (43 13)  (481 317)  (481 317)  LC_6 Logic Functioning bit


LogicTile_10_19

 (25 0)  (517 304)  (517 304)  routing T_10_19.sp4_h_l_7 <X> T_10_19.lc_trk_g0_2
 (26 0)  (518 304)  (518 304)  routing T_10_19.lc_trk_g2_4 <X> T_10_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (519 304)  (519 304)  routing T_10_19.lc_trk_g3_0 <X> T_10_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 304)  (520 304)  routing T_10_19.lc_trk_g3_0 <X> T_10_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 304)  (521 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 304)  (523 304)  routing T_10_19.lc_trk_g2_5 <X> T_10_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 304)  (524 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 304)  (525 304)  routing T_10_19.lc_trk_g2_5 <X> T_10_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 304)  (528 304)  LC_0 Logic Functioning bit
 (45 0)  (537 304)  (537 304)  LC_0 Logic Functioning bit
 (22 1)  (514 305)  (514 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (515 305)  (515 305)  routing T_10_19.sp4_h_l_7 <X> T_10_19.lc_trk_g0_2
 (24 1)  (516 305)  (516 305)  routing T_10_19.sp4_h_l_7 <X> T_10_19.lc_trk_g0_2
 (25 1)  (517 305)  (517 305)  routing T_10_19.sp4_h_l_7 <X> T_10_19.lc_trk_g0_2
 (28 1)  (520 305)  (520 305)  routing T_10_19.lc_trk_g2_4 <X> T_10_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 305)  (521 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (524 305)  (524 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (527 305)  (527 305)  routing T_10_19.lc_trk_g0_2 <X> T_10_19.input_2_0
 (36 1)  (528 305)  (528 305)  LC_0 Logic Functioning bit
 (37 1)  (529 305)  (529 305)  LC_0 Logic Functioning bit
 (38 1)  (530 305)  (530 305)  LC_0 Logic Functioning bit
 (41 1)  (533 305)  (533 305)  LC_0 Logic Functioning bit
 (43 1)  (535 305)  (535 305)  LC_0 Logic Functioning bit
 (0 2)  (492 306)  (492 306)  routing T_10_19.glb_netwk_6 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (1 2)  (493 306)  (493 306)  routing T_10_19.glb_netwk_6 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (2 2)  (494 306)  (494 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 5)  (506 309)  (506 309)  routing T_10_19.top_op_0 <X> T_10_19.lc_trk_g1_0
 (15 5)  (507 309)  (507 309)  routing T_10_19.top_op_0 <X> T_10_19.lc_trk_g1_0
 (17 5)  (509 309)  (509 309)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (17 10)  (509 314)  (509 314)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (510 314)  (510 314)  routing T_10_19.wire_logic_cluster/lc_5/out <X> T_10_19.lc_trk_g2_5
 (29 10)  (521 314)  (521 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 314)  (523 314)  routing T_10_19.lc_trk_g2_4 <X> T_10_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 314)  (524 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 314)  (525 314)  routing T_10_19.lc_trk_g2_4 <X> T_10_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (527 314)  (527 314)  routing T_10_19.lc_trk_g2_5 <X> T_10_19.input_2_5
 (36 10)  (528 314)  (528 314)  LC_5 Logic Functioning bit
 (38 10)  (530 314)  (530 314)  LC_5 Logic Functioning bit
 (42 10)  (534 314)  (534 314)  LC_5 Logic Functioning bit
 (43 10)  (535 314)  (535 314)  LC_5 Logic Functioning bit
 (45 10)  (537 314)  (537 314)  LC_5 Logic Functioning bit
 (14 11)  (506 315)  (506 315)  routing T_10_19.tnl_op_4 <X> T_10_19.lc_trk_g2_4
 (15 11)  (507 315)  (507 315)  routing T_10_19.tnl_op_4 <X> T_10_19.lc_trk_g2_4
 (17 11)  (509 315)  (509 315)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (27 11)  (519 315)  (519 315)  routing T_10_19.lc_trk_g1_0 <X> T_10_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 315)  (521 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 315)  (522 315)  routing T_10_19.lc_trk_g0_2 <X> T_10_19.wire_logic_cluster/lc_5/in_1
 (32 11)  (524 315)  (524 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (525 315)  (525 315)  routing T_10_19.lc_trk_g2_5 <X> T_10_19.input_2_5
 (42 11)  (534 315)  (534 315)  LC_5 Logic Functioning bit
 (43 11)  (535 315)  (535 315)  LC_5 Logic Functioning bit
 (14 12)  (506 316)  (506 316)  routing T_10_19.wire_logic_cluster/lc_0/out <X> T_10_19.lc_trk_g3_0
 (17 13)  (509 317)  (509 317)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (19 15)  (511 319)  (511 319)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_11_19

 (17 0)  (563 304)  (563 304)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (564 304)  (564 304)  routing T_11_19.wire_logic_cluster/lc_1/out <X> T_11_19.lc_trk_g0_1
 (22 0)  (568 304)  (568 304)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (570 304)  (570 304)  routing T_11_19.top_op_3 <X> T_11_19.lc_trk_g0_3
 (21 1)  (567 305)  (567 305)  routing T_11_19.top_op_3 <X> T_11_19.lc_trk_g0_3
 (0 2)  (546 306)  (546 306)  routing T_11_19.glb_netwk_6 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (1 2)  (547 306)  (547 306)  routing T_11_19.glb_netwk_6 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (2 2)  (548 306)  (548 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (561 306)  (561 306)  routing T_11_19.lft_op_5 <X> T_11_19.lc_trk_g0_5
 (17 2)  (563 306)  (563 306)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (564 306)  (564 306)  routing T_11_19.lft_op_5 <X> T_11_19.lc_trk_g0_5
 (26 2)  (572 306)  (572 306)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 306)  (573 306)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 306)  (574 306)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 306)  (575 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 306)  (576 306)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 306)  (578 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 306)  (579 306)  routing T_11_19.lc_trk_g2_2 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 306)  (582 306)  LC_1 Logic Functioning bit
 (38 2)  (584 306)  (584 306)  LC_1 Logic Functioning bit
 (42 2)  (588 306)  (588 306)  LC_1 Logic Functioning bit
 (43 2)  (589 306)  (589 306)  LC_1 Logic Functioning bit
 (45 2)  (591 306)  (591 306)  LC_1 Logic Functioning bit
 (26 3)  (572 307)  (572 307)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 307)  (573 307)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 307)  (575 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 307)  (576 307)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 307)  (577 307)  routing T_11_19.lc_trk_g2_2 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 307)  (578 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (42 3)  (588 307)  (588 307)  LC_1 Logic Functioning bit
 (43 3)  (589 307)  (589 307)  LC_1 Logic Functioning bit
 (14 4)  (560 308)  (560 308)  routing T_11_19.lft_op_0 <X> T_11_19.lc_trk_g1_0
 (21 4)  (567 308)  (567 308)  routing T_11_19.wire_logic_cluster/lc_3/out <X> T_11_19.lc_trk_g1_3
 (22 4)  (568 308)  (568 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (8 5)  (554 309)  (554 309)  routing T_11_19.sp4_v_t_36 <X> T_11_19.sp4_v_b_4
 (10 5)  (556 309)  (556 309)  routing T_11_19.sp4_v_t_36 <X> T_11_19.sp4_v_b_4
 (15 5)  (561 309)  (561 309)  routing T_11_19.lft_op_0 <X> T_11_19.lc_trk_g1_0
 (17 5)  (563 309)  (563 309)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (17 6)  (563 310)  (563 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (564 310)  (564 310)  routing T_11_19.wire_logic_cluster/lc_5/out <X> T_11_19.lc_trk_g1_5
 (21 6)  (567 310)  (567 310)  routing T_11_19.wire_logic_cluster/lc_7/out <X> T_11_19.lc_trk_g1_7
 (22 6)  (568 310)  (568 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (572 310)  (572 310)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 310)  (573 310)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 310)  (574 310)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 310)  (575 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 310)  (576 310)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 310)  (578 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 310)  (580 310)  routing T_11_19.lc_trk_g1_3 <X> T_11_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 310)  (582 310)  LC_3 Logic Functioning bit
 (37 6)  (583 310)  (583 310)  LC_3 Logic Functioning bit
 (39 6)  (585 310)  (585 310)  LC_3 Logic Functioning bit
 (43 6)  (589 310)  (589 310)  LC_3 Logic Functioning bit
 (45 6)  (591 310)  (591 310)  LC_3 Logic Functioning bit
 (46 6)  (592 310)  (592 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (593 310)  (593 310)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (22 7)  (568 311)  (568 311)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (570 311)  (570 311)  routing T_11_19.top_op_6 <X> T_11_19.lc_trk_g1_6
 (25 7)  (571 311)  (571 311)  routing T_11_19.top_op_6 <X> T_11_19.lc_trk_g1_6
 (27 7)  (573 311)  (573 311)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 311)  (574 311)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 311)  (575 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 311)  (576 311)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 311)  (577 311)  routing T_11_19.lc_trk_g1_3 <X> T_11_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 311)  (578 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (581 311)  (581 311)  routing T_11_19.lc_trk_g0_3 <X> T_11_19.input_2_3
 (36 7)  (582 311)  (582 311)  LC_3 Logic Functioning bit
 (37 7)  (583 311)  (583 311)  LC_3 Logic Functioning bit
 (38 7)  (584 311)  (584 311)  LC_3 Logic Functioning bit
 (39 7)  (585 311)  (585 311)  LC_3 Logic Functioning bit
 (25 8)  (571 312)  (571 312)  routing T_11_19.sp4_h_r_34 <X> T_11_19.lc_trk_g2_2
 (22 9)  (568 313)  (568 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (569 313)  (569 313)  routing T_11_19.sp4_h_r_34 <X> T_11_19.lc_trk_g2_2
 (24 9)  (570 313)  (570 313)  routing T_11_19.sp4_h_r_34 <X> T_11_19.lc_trk_g2_2
 (22 10)  (568 314)  (568 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (569 314)  (569 314)  routing T_11_19.sp4_h_r_31 <X> T_11_19.lc_trk_g2_7
 (24 10)  (570 314)  (570 314)  routing T_11_19.sp4_h_r_31 <X> T_11_19.lc_trk_g2_7
 (25 10)  (571 314)  (571 314)  routing T_11_19.wire_logic_cluster/lc_6/out <X> T_11_19.lc_trk_g2_6
 (26 10)  (572 314)  (572 314)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (573 314)  (573 314)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 314)  (574 314)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 314)  (575 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 314)  (576 314)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 314)  (577 314)  routing T_11_19.lc_trk_g1_5 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 314)  (578 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 314)  (580 314)  routing T_11_19.lc_trk_g1_5 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (581 314)  (581 314)  routing T_11_19.lc_trk_g0_5 <X> T_11_19.input_2_5
 (36 10)  (582 314)  (582 314)  LC_5 Logic Functioning bit
 (37 10)  (583 314)  (583 314)  LC_5 Logic Functioning bit
 (39 10)  (585 314)  (585 314)  LC_5 Logic Functioning bit
 (43 10)  (589 314)  (589 314)  LC_5 Logic Functioning bit
 (45 10)  (591 314)  (591 314)  LC_5 Logic Functioning bit
 (52 10)  (598 314)  (598 314)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (21 11)  (567 315)  (567 315)  routing T_11_19.sp4_h_r_31 <X> T_11_19.lc_trk_g2_7
 (22 11)  (568 315)  (568 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (573 315)  (573 315)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 315)  (574 315)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 315)  (575 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 315)  (576 315)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (32 11)  (578 315)  (578 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (582 315)  (582 315)  LC_5 Logic Functioning bit
 (37 11)  (583 315)  (583 315)  LC_5 Logic Functioning bit
 (38 11)  (584 315)  (584 315)  LC_5 Logic Functioning bit
 (39 11)  (585 315)  (585 315)  LC_5 Logic Functioning bit
 (27 12)  (573 316)  (573 316)  routing T_11_19.lc_trk_g1_0 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 316)  (575 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 316)  (577 316)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 316)  (578 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 316)  (579 316)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 316)  (581 316)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.input_2_6
 (36 12)  (582 316)  (582 316)  LC_6 Logic Functioning bit
 (37 12)  (583 316)  (583 316)  LC_6 Logic Functioning bit
 (38 12)  (584 316)  (584 316)  LC_6 Logic Functioning bit
 (42 12)  (588 316)  (588 316)  LC_6 Logic Functioning bit
 (45 12)  (591 316)  (591 316)  LC_6 Logic Functioning bit
 (26 13)  (572 317)  (572 317)  routing T_11_19.lc_trk_g2_2 <X> T_11_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 317)  (574 317)  routing T_11_19.lc_trk_g2_2 <X> T_11_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 317)  (575 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 317)  (577 317)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 317)  (578 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (579 317)  (579 317)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.input_2_6
 (35 13)  (581 317)  (581 317)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.input_2_6
 (36 13)  (582 317)  (582 317)  LC_6 Logic Functioning bit
 (43 13)  (589 317)  (589 317)  LC_6 Logic Functioning bit
 (22 14)  (568 318)  (568 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (569 318)  (569 318)  routing T_11_19.sp4_h_r_31 <X> T_11_19.lc_trk_g3_7
 (24 14)  (570 318)  (570 318)  routing T_11_19.sp4_h_r_31 <X> T_11_19.lc_trk_g3_7
 (26 14)  (572 318)  (572 318)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 318)  (573 318)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 318)  (574 318)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 318)  (575 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 318)  (576 318)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 318)  (577 318)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 318)  (578 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 318)  (580 318)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 318)  (582 318)  LC_7 Logic Functioning bit
 (37 14)  (583 318)  (583 318)  LC_7 Logic Functioning bit
 (39 14)  (585 318)  (585 318)  LC_7 Logic Functioning bit
 (43 14)  (589 318)  (589 318)  LC_7 Logic Functioning bit
 (45 14)  (591 318)  (591 318)  LC_7 Logic Functioning bit
 (52 14)  (598 318)  (598 318)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (14 15)  (560 319)  (560 319)  routing T_11_19.sp4_h_l_17 <X> T_11_19.lc_trk_g3_4
 (15 15)  (561 319)  (561 319)  routing T_11_19.sp4_h_l_17 <X> T_11_19.lc_trk_g3_4
 (16 15)  (562 319)  (562 319)  routing T_11_19.sp4_h_l_17 <X> T_11_19.lc_trk_g3_4
 (17 15)  (563 319)  (563 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (21 15)  (567 319)  (567 319)  routing T_11_19.sp4_h_r_31 <X> T_11_19.lc_trk_g3_7
 (27 15)  (573 319)  (573 319)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 319)  (574 319)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 319)  (575 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 319)  (576 319)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 319)  (577 319)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (578 319)  (578 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (580 319)  (580 319)  routing T_11_19.lc_trk_g1_0 <X> T_11_19.input_2_7
 (36 15)  (582 319)  (582 319)  LC_7 Logic Functioning bit
 (37 15)  (583 319)  (583 319)  LC_7 Logic Functioning bit
 (38 15)  (584 319)  (584 319)  LC_7 Logic Functioning bit
 (39 15)  (585 319)  (585 319)  LC_7 Logic Functioning bit


LogicTile_12_19

 (13 0)  (613 304)  (613 304)  routing T_12_19.sp4_v_t_39 <X> T_12_19.sp4_v_b_2
 (14 0)  (614 304)  (614 304)  routing T_12_19.bnr_op_0 <X> T_12_19.lc_trk_g0_0
 (15 0)  (615 304)  (615 304)  routing T_12_19.sp4_h_l_4 <X> T_12_19.lc_trk_g0_1
 (16 0)  (616 304)  (616 304)  routing T_12_19.sp4_h_l_4 <X> T_12_19.lc_trk_g0_1
 (17 0)  (617 304)  (617 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (618 304)  (618 304)  routing T_12_19.sp4_h_l_4 <X> T_12_19.lc_trk_g0_1
 (21 0)  (621 304)  (621 304)  routing T_12_19.wire_logic_cluster/lc_3/out <X> T_12_19.lc_trk_g0_3
 (22 0)  (622 304)  (622 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (626 304)  (626 304)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 304)  (627 304)  routing T_12_19.lc_trk_g1_0 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 304)  (629 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 304)  (631 304)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 304)  (632 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 304)  (633 304)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 304)  (634 304)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (37 0)  (637 304)  (637 304)  LC_0 Logic Functioning bit
 (41 0)  (641 304)  (641 304)  LC_0 Logic Functioning bit
 (43 0)  (643 304)  (643 304)  LC_0 Logic Functioning bit
 (45 0)  (645 304)  (645 304)  LC_0 Logic Functioning bit
 (4 1)  (604 305)  (604 305)  routing T_12_19.sp4_v_t_42 <X> T_12_19.sp4_h_r_0
 (14 1)  (614 305)  (614 305)  routing T_12_19.bnr_op_0 <X> T_12_19.lc_trk_g0_0
 (17 1)  (617 305)  (617 305)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (18 1)  (618 305)  (618 305)  routing T_12_19.sp4_h_l_4 <X> T_12_19.lc_trk_g0_1
 (22 1)  (622 305)  (622 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (623 305)  (623 305)  routing T_12_19.sp4_h_r_2 <X> T_12_19.lc_trk_g0_2
 (24 1)  (624 305)  (624 305)  routing T_12_19.sp4_h_r_2 <X> T_12_19.lc_trk_g0_2
 (25 1)  (625 305)  (625 305)  routing T_12_19.sp4_h_r_2 <X> T_12_19.lc_trk_g0_2
 (27 1)  (627 305)  (627 305)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 305)  (629 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 305)  (632 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (633 305)  (633 305)  routing T_12_19.lc_trk_g2_0 <X> T_12_19.input_2_0
 (36 1)  (636 305)  (636 305)  LC_0 Logic Functioning bit
 (41 1)  (641 305)  (641 305)  LC_0 Logic Functioning bit
 (43 1)  (643 305)  (643 305)  LC_0 Logic Functioning bit
 (48 1)  (648 305)  (648 305)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (600 306)  (600 306)  routing T_12_19.glb_netwk_6 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (1 2)  (601 306)  (601 306)  routing T_12_19.glb_netwk_6 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (2 2)  (602 306)  (602 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (615 306)  (615 306)  routing T_12_19.lft_op_5 <X> T_12_19.lc_trk_g0_5
 (17 2)  (617 306)  (617 306)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (618 306)  (618 306)  routing T_12_19.lft_op_5 <X> T_12_19.lc_trk_g0_5
 (21 2)  (621 306)  (621 306)  routing T_12_19.sp4_h_l_2 <X> T_12_19.lc_trk_g0_7
 (22 2)  (622 306)  (622 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (623 306)  (623 306)  routing T_12_19.sp4_h_l_2 <X> T_12_19.lc_trk_g0_7
 (24 2)  (624 306)  (624 306)  routing T_12_19.sp4_h_l_2 <X> T_12_19.lc_trk_g0_7
 (25 2)  (625 306)  (625 306)  routing T_12_19.lft_op_6 <X> T_12_19.lc_trk_g0_6
 (28 2)  (628 306)  (628 306)  routing T_12_19.lc_trk_g2_2 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 306)  (629 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 306)  (632 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 306)  (634 306)  routing T_12_19.lc_trk_g1_1 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (635 306)  (635 306)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.input_2_1
 (36 2)  (636 306)  (636 306)  LC_1 Logic Functioning bit
 (37 2)  (637 306)  (637 306)  LC_1 Logic Functioning bit
 (39 2)  (639 306)  (639 306)  LC_1 Logic Functioning bit
 (43 2)  (643 306)  (643 306)  LC_1 Logic Functioning bit
 (45 2)  (645 306)  (645 306)  LC_1 Logic Functioning bit
 (47 2)  (647 306)  (647 306)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (22 3)  (622 307)  (622 307)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (624 307)  (624 307)  routing T_12_19.lft_op_6 <X> T_12_19.lc_trk_g0_6
 (28 3)  (628 307)  (628 307)  routing T_12_19.lc_trk_g2_1 <X> T_12_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 307)  (629 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 307)  (630 307)  routing T_12_19.lc_trk_g2_2 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (32 3)  (632 307)  (632 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (633 307)  (633 307)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.input_2_1
 (34 3)  (634 307)  (634 307)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.input_2_1
 (35 3)  (635 307)  (635 307)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.input_2_1
 (36 3)  (636 307)  (636 307)  LC_1 Logic Functioning bit
 (37 3)  (637 307)  (637 307)  LC_1 Logic Functioning bit
 (38 3)  (638 307)  (638 307)  LC_1 Logic Functioning bit
 (39 3)  (639 307)  (639 307)  LC_1 Logic Functioning bit
 (14 4)  (614 308)  (614 308)  routing T_12_19.wire_logic_cluster/lc_0/out <X> T_12_19.lc_trk_g1_0
 (17 4)  (617 308)  (617 308)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (618 308)  (618 308)  routing T_12_19.wire_logic_cluster/lc_1/out <X> T_12_19.lc_trk_g1_1
 (29 4)  (629 308)  (629 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 308)  (632 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 308)  (633 308)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 308)  (634 308)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 308)  (635 308)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.input_2_2
 (37 4)  (637 308)  (637 308)  LC_2 Logic Functioning bit
 (38 4)  (638 308)  (638 308)  LC_2 Logic Functioning bit
 (39 4)  (639 308)  (639 308)  LC_2 Logic Functioning bit
 (41 4)  (641 308)  (641 308)  LC_2 Logic Functioning bit
 (45 4)  (645 308)  (645 308)  LC_2 Logic Functioning bit
 (52 4)  (652 308)  (652 308)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (12 5)  (612 309)  (612 309)  routing T_12_19.sp4_h_r_5 <X> T_12_19.sp4_v_b_5
 (17 5)  (617 309)  (617 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (29 5)  (629 309)  (629 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 309)  (631 309)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 309)  (632 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (634 309)  (634 309)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.input_2_2
 (36 5)  (636 309)  (636 309)  LC_2 Logic Functioning bit
 (38 5)  (638 309)  (638 309)  LC_2 Logic Functioning bit
 (4 6)  (604 310)  (604 310)  routing T_12_19.sp4_h_r_3 <X> T_12_19.sp4_v_t_38
 (14 6)  (614 310)  (614 310)  routing T_12_19.wire_logic_cluster/lc_4/out <X> T_12_19.lc_trk_g1_4
 (17 6)  (617 310)  (617 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (21 6)  (621 310)  (621 310)  routing T_12_19.sp4_v_b_15 <X> T_12_19.lc_trk_g1_7
 (22 6)  (622 310)  (622 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (623 310)  (623 310)  routing T_12_19.sp4_v_b_15 <X> T_12_19.lc_trk_g1_7
 (29 6)  (629 310)  (629 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 310)  (631 310)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 310)  (632 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 310)  (634 310)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (635 310)  (635 310)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.input_2_3
 (43 6)  (643 310)  (643 310)  LC_3 Logic Functioning bit
 (45 6)  (645 310)  (645 310)  LC_3 Logic Functioning bit
 (52 6)  (652 310)  (652 310)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (5 7)  (605 311)  (605 311)  routing T_12_19.sp4_h_r_3 <X> T_12_19.sp4_v_t_38
 (17 7)  (617 311)  (617 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (621 311)  (621 311)  routing T_12_19.sp4_v_b_15 <X> T_12_19.lc_trk_g1_7
 (26 7)  (626 311)  (626 311)  routing T_12_19.lc_trk_g0_3 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 311)  (629 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (632 311)  (632 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (635 311)  (635 311)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.input_2_3
 (37 7)  (637 311)  (637 311)  LC_3 Logic Functioning bit
 (39 7)  (639 311)  (639 311)  LC_3 Logic Functioning bit
 (40 7)  (640 311)  (640 311)  LC_3 Logic Functioning bit
 (42 7)  (642 311)  (642 311)  LC_3 Logic Functioning bit
 (43 7)  (643 311)  (643 311)  LC_3 Logic Functioning bit
 (8 8)  (608 312)  (608 312)  routing T_12_19.sp4_v_b_1 <X> T_12_19.sp4_h_r_7
 (9 8)  (609 312)  (609 312)  routing T_12_19.sp4_v_b_1 <X> T_12_19.sp4_h_r_7
 (10 8)  (610 312)  (610 312)  routing T_12_19.sp4_v_b_1 <X> T_12_19.sp4_h_r_7
 (11 8)  (611 312)  (611 312)  routing T_12_19.sp4_v_t_40 <X> T_12_19.sp4_v_b_8
 (14 8)  (614 312)  (614 312)  routing T_12_19.sp4_h_l_21 <X> T_12_19.lc_trk_g2_0
 (15 8)  (615 312)  (615 312)  routing T_12_19.sp4_h_r_41 <X> T_12_19.lc_trk_g2_1
 (16 8)  (616 312)  (616 312)  routing T_12_19.sp4_h_r_41 <X> T_12_19.lc_trk_g2_1
 (17 8)  (617 312)  (617 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (618 312)  (618 312)  routing T_12_19.sp4_h_r_41 <X> T_12_19.lc_trk_g2_1
 (25 8)  (625 312)  (625 312)  routing T_12_19.sp4_h_r_42 <X> T_12_19.lc_trk_g2_2
 (28 8)  (628 312)  (628 312)  routing T_12_19.lc_trk_g2_1 <X> T_12_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 312)  (629 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 312)  (631 312)  routing T_12_19.lc_trk_g1_4 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 312)  (632 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 312)  (634 312)  routing T_12_19.lc_trk_g1_4 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 312)  (635 312)  routing T_12_19.lc_trk_g0_6 <X> T_12_19.input_2_4
 (36 8)  (636 312)  (636 312)  LC_4 Logic Functioning bit
 (37 8)  (637 312)  (637 312)  LC_4 Logic Functioning bit
 (39 8)  (639 312)  (639 312)  LC_4 Logic Functioning bit
 (43 8)  (643 312)  (643 312)  LC_4 Logic Functioning bit
 (45 8)  (645 312)  (645 312)  LC_4 Logic Functioning bit
 (48 8)  (648 312)  (648 312)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (12 9)  (612 313)  (612 313)  routing T_12_19.sp4_v_t_40 <X> T_12_19.sp4_v_b_8
 (15 9)  (615 313)  (615 313)  routing T_12_19.sp4_h_l_21 <X> T_12_19.lc_trk_g2_0
 (16 9)  (616 313)  (616 313)  routing T_12_19.sp4_h_l_21 <X> T_12_19.lc_trk_g2_0
 (17 9)  (617 313)  (617 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (618 313)  (618 313)  routing T_12_19.sp4_h_r_41 <X> T_12_19.lc_trk_g2_1
 (22 9)  (622 313)  (622 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (623 313)  (623 313)  routing T_12_19.sp4_h_r_42 <X> T_12_19.lc_trk_g2_2
 (24 9)  (624 313)  (624 313)  routing T_12_19.sp4_h_r_42 <X> T_12_19.lc_trk_g2_2
 (25 9)  (625 313)  (625 313)  routing T_12_19.sp4_h_r_42 <X> T_12_19.lc_trk_g2_2
 (26 9)  (626 313)  (626 313)  routing T_12_19.lc_trk_g2_2 <X> T_12_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 313)  (628 313)  routing T_12_19.lc_trk_g2_2 <X> T_12_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 313)  (629 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (632 313)  (632 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (635 313)  (635 313)  routing T_12_19.lc_trk_g0_6 <X> T_12_19.input_2_4
 (36 9)  (636 313)  (636 313)  LC_4 Logic Functioning bit
 (37 9)  (637 313)  (637 313)  LC_4 Logic Functioning bit
 (38 9)  (638 313)  (638 313)  LC_4 Logic Functioning bit
 (39 9)  (639 313)  (639 313)  LC_4 Logic Functioning bit
 (27 10)  (627 314)  (627 314)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 314)  (629 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 314)  (630 314)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 314)  (632 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (635 314)  (635 314)  routing T_12_19.lc_trk_g0_5 <X> T_12_19.input_2_5
 (36 10)  (636 314)  (636 314)  LC_5 Logic Functioning bit
 (37 10)  (637 314)  (637 314)  LC_5 Logic Functioning bit
 (39 10)  (639 314)  (639 314)  LC_5 Logic Functioning bit
 (41 10)  (641 314)  (641 314)  LC_5 Logic Functioning bit
 (43 10)  (643 314)  (643 314)  LC_5 Logic Functioning bit
 (26 11)  (626 315)  (626 315)  routing T_12_19.lc_trk_g0_3 <X> T_12_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 315)  (629 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 315)  (630 315)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 315)  (631 315)  routing T_12_19.lc_trk_g0_2 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 315)  (632 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (636 315)  (636 315)  LC_5 Logic Functioning bit
 (37 11)  (637 315)  (637 315)  LC_5 Logic Functioning bit
 (39 11)  (639 315)  (639 315)  LC_5 Logic Functioning bit
 (25 12)  (625 316)  (625 316)  routing T_12_19.wire_logic_cluster/lc_2/out <X> T_12_19.lc_trk_g3_2
 (27 12)  (627 316)  (627 316)  routing T_12_19.lc_trk_g1_4 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 316)  (629 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 316)  (630 316)  routing T_12_19.lc_trk_g1_4 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 316)  (632 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 316)  (633 316)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 316)  (634 316)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 316)  (636 316)  LC_6 Logic Functioning bit
 (37 12)  (637 316)  (637 316)  LC_6 Logic Functioning bit
 (38 12)  (638 316)  (638 316)  LC_6 Logic Functioning bit
 (39 12)  (639 316)  (639 316)  LC_6 Logic Functioning bit
 (41 12)  (641 316)  (641 316)  LC_6 Logic Functioning bit
 (43 12)  (643 316)  (643 316)  LC_6 Logic Functioning bit
 (51 12)  (651 316)  (651 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (622 317)  (622 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (626 317)  (626 317)  routing T_12_19.lc_trk_g0_2 <X> T_12_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 317)  (629 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 317)  (631 317)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 317)  (636 317)  LC_6 Logic Functioning bit
 (38 13)  (638 317)  (638 317)  LC_6 Logic Functioning bit
 (3 14)  (603 318)  (603 318)  routing T_12_19.sp12_h_r_1 <X> T_12_19.sp12_v_t_22
 (8 14)  (608 318)  (608 318)  routing T_12_19.sp4_v_t_47 <X> T_12_19.sp4_h_l_47
 (9 14)  (609 318)  (609 318)  routing T_12_19.sp4_v_t_47 <X> T_12_19.sp4_h_l_47
 (14 14)  (614 318)  (614 318)  routing T_12_19.sp4_h_r_36 <X> T_12_19.lc_trk_g3_4
 (3 15)  (603 319)  (603 319)  routing T_12_19.sp12_h_r_1 <X> T_12_19.sp12_v_t_22
 (9 15)  (609 319)  (609 319)  routing T_12_19.sp4_v_b_10 <X> T_12_19.sp4_v_t_47
 (15 15)  (615 319)  (615 319)  routing T_12_19.sp4_h_r_36 <X> T_12_19.lc_trk_g3_4
 (16 15)  (616 319)  (616 319)  routing T_12_19.sp4_h_r_36 <X> T_12_19.lc_trk_g3_4
 (17 15)  (617 319)  (617 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (22 15)  (622 319)  (622 319)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (624 319)  (624 319)  routing T_12_19.tnl_op_6 <X> T_12_19.lc_trk_g3_6
 (25 15)  (625 319)  (625 319)  routing T_12_19.tnl_op_6 <X> T_12_19.lc_trk_g3_6


LogicTile_13_19

 (4 0)  (658 304)  (658 304)  routing T_13_19.sp4_v_t_41 <X> T_13_19.sp4_v_b_0
 (6 0)  (660 304)  (660 304)  routing T_13_19.sp4_v_t_41 <X> T_13_19.sp4_v_b_0
 (11 0)  (665 304)  (665 304)  routing T_13_19.sp4_v_t_43 <X> T_13_19.sp4_v_b_2
 (13 0)  (667 304)  (667 304)  routing T_13_19.sp4_v_t_43 <X> T_13_19.sp4_v_b_2
 (19 0)  (673 304)  (673 304)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (21 0)  (675 304)  (675 304)  routing T_13_19.wire_logic_cluster/lc_3/out <X> T_13_19.lc_trk_g0_3
 (22 0)  (676 304)  (676 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (679 304)  (679 304)  routing T_13_19.sp4_v_b_10 <X> T_13_19.lc_trk_g0_2
 (29 0)  (683 304)  (683 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 304)  (684 304)  routing T_13_19.lc_trk_g0_5 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 304)  (686 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 304)  (688 304)  routing T_13_19.lc_trk_g1_0 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 304)  (690 304)  LC_0 Logic Functioning bit
 (37 0)  (691 304)  (691 304)  LC_0 Logic Functioning bit
 (38 0)  (692 304)  (692 304)  LC_0 Logic Functioning bit
 (39 0)  (693 304)  (693 304)  LC_0 Logic Functioning bit
 (41 0)  (695 304)  (695 304)  LC_0 Logic Functioning bit
 (43 0)  (697 304)  (697 304)  LC_0 Logic Functioning bit
 (45 0)  (699 304)  (699 304)  LC_0 Logic Functioning bit
 (46 0)  (700 304)  (700 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (15 1)  (669 305)  (669 305)  routing T_13_19.bot_op_0 <X> T_13_19.lc_trk_g0_0
 (17 1)  (671 305)  (671 305)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (676 305)  (676 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (677 305)  (677 305)  routing T_13_19.sp4_v_b_10 <X> T_13_19.lc_trk_g0_2
 (25 1)  (679 305)  (679 305)  routing T_13_19.sp4_v_b_10 <X> T_13_19.lc_trk_g0_2
 (27 1)  (681 305)  (681 305)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 305)  (682 305)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 305)  (683 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (37 1)  (691 305)  (691 305)  LC_0 Logic Functioning bit
 (39 1)  (693 305)  (693 305)  LC_0 Logic Functioning bit
 (51 1)  (705 305)  (705 305)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (654 306)  (654 306)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (1 2)  (655 306)  (655 306)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (2 2)  (656 306)  (656 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (662 306)  (662 306)  routing T_13_19.sp4_v_t_36 <X> T_13_19.sp4_h_l_36
 (9 2)  (663 306)  (663 306)  routing T_13_19.sp4_v_t_36 <X> T_13_19.sp4_h_l_36
 (11 2)  (665 306)  (665 306)  routing T_13_19.sp4_v_b_6 <X> T_13_19.sp4_v_t_39
 (13 2)  (667 306)  (667 306)  routing T_13_19.sp4_v_b_6 <X> T_13_19.sp4_v_t_39
 (15 2)  (669 306)  (669 306)  routing T_13_19.sp4_h_r_13 <X> T_13_19.lc_trk_g0_5
 (16 2)  (670 306)  (670 306)  routing T_13_19.sp4_h_r_13 <X> T_13_19.lc_trk_g0_5
 (17 2)  (671 306)  (671 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (672 306)  (672 306)  routing T_13_19.sp4_h_r_13 <X> T_13_19.lc_trk_g0_5
 (22 2)  (676 306)  (676 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (677 306)  (677 306)  routing T_13_19.sp4_h_r_7 <X> T_13_19.lc_trk_g0_7
 (24 2)  (678 306)  (678 306)  routing T_13_19.sp4_h_r_7 <X> T_13_19.lc_trk_g0_7
 (25 2)  (679 306)  (679 306)  routing T_13_19.sp4_v_t_3 <X> T_13_19.lc_trk_g0_6
 (15 3)  (669 307)  (669 307)  routing T_13_19.bot_op_4 <X> T_13_19.lc_trk_g0_4
 (17 3)  (671 307)  (671 307)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (21 3)  (675 307)  (675 307)  routing T_13_19.sp4_h_r_7 <X> T_13_19.lc_trk_g0_7
 (22 3)  (676 307)  (676 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (677 307)  (677 307)  routing T_13_19.sp4_v_t_3 <X> T_13_19.lc_trk_g0_6
 (25 3)  (679 307)  (679 307)  routing T_13_19.sp4_v_t_3 <X> T_13_19.lc_trk_g0_6
 (14 4)  (668 308)  (668 308)  routing T_13_19.wire_logic_cluster/lc_0/out <X> T_13_19.lc_trk_g1_0
 (21 4)  (675 308)  (675 308)  routing T_13_19.sp4_h_r_11 <X> T_13_19.lc_trk_g1_3
 (22 4)  (676 308)  (676 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (677 308)  (677 308)  routing T_13_19.sp4_h_r_11 <X> T_13_19.lc_trk_g1_3
 (24 4)  (678 308)  (678 308)  routing T_13_19.sp4_h_r_11 <X> T_13_19.lc_trk_g1_3
 (25 4)  (679 308)  (679 308)  routing T_13_19.sp4_v_b_2 <X> T_13_19.lc_trk_g1_2
 (29 4)  (683 308)  (683 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 308)  (684 308)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 308)  (686 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 308)  (687 308)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 308)  (688 308)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 308)  (689 308)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.input_2_2
 (36 4)  (690 308)  (690 308)  LC_2 Logic Functioning bit
 (37 4)  (691 308)  (691 308)  LC_2 Logic Functioning bit
 (39 4)  (693 308)  (693 308)  LC_2 Logic Functioning bit
 (43 4)  (697 308)  (697 308)  LC_2 Logic Functioning bit
 (45 4)  (699 308)  (699 308)  LC_2 Logic Functioning bit
 (46 4)  (700 308)  (700 308)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (47 4)  (701 308)  (701 308)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (17 5)  (671 309)  (671 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (676 309)  (676 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (677 309)  (677 309)  routing T_13_19.sp4_v_b_2 <X> T_13_19.lc_trk_g1_2
 (26 5)  (680 309)  (680 309)  routing T_13_19.lc_trk_g0_2 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 309)  (683 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 309)  (684 309)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 309)  (685 309)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 309)  (686 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (687 309)  (687 309)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.input_2_2
 (35 5)  (689 309)  (689 309)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.input_2_2
 (36 5)  (690 309)  (690 309)  LC_2 Logic Functioning bit
 (37 5)  (691 309)  (691 309)  LC_2 Logic Functioning bit
 (38 5)  (692 309)  (692 309)  LC_2 Logic Functioning bit
 (39 5)  (693 309)  (693 309)  LC_2 Logic Functioning bit
 (13 6)  (667 310)  (667 310)  routing T_13_19.sp4_v_b_5 <X> T_13_19.sp4_v_t_40
 (27 6)  (681 310)  (681 310)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 310)  (682 310)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 310)  (683 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 310)  (684 310)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 310)  (685 310)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 310)  (686 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 310)  (687 310)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (689 310)  (689 310)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.input_2_3
 (36 6)  (690 310)  (690 310)  LC_3 Logic Functioning bit
 (45 6)  (699 310)  (699 310)  LC_3 Logic Functioning bit
 (48 6)  (702 310)  (702 310)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (5 7)  (659 311)  (659 311)  routing T_13_19.sp4_h_l_38 <X> T_13_19.sp4_v_t_38
 (8 7)  (662 311)  (662 311)  routing T_13_19.sp4_v_b_1 <X> T_13_19.sp4_v_t_41
 (10 7)  (664 311)  (664 311)  routing T_13_19.sp4_v_b_1 <X> T_13_19.sp4_v_t_41
 (14 7)  (668 311)  (668 311)  routing T_13_19.top_op_4 <X> T_13_19.lc_trk_g1_4
 (15 7)  (669 311)  (669 311)  routing T_13_19.top_op_4 <X> T_13_19.lc_trk_g1_4
 (17 7)  (671 311)  (671 311)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (26 7)  (680 311)  (680 311)  routing T_13_19.lc_trk_g0_3 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 311)  (683 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 311)  (684 311)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (32 7)  (686 311)  (686 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (687 311)  (687 311)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.input_2_3
 (35 7)  (689 311)  (689 311)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.input_2_3
 (36 7)  (690 311)  (690 311)  LC_3 Logic Functioning bit
 (37 7)  (691 311)  (691 311)  LC_3 Logic Functioning bit
 (39 7)  (693 311)  (693 311)  LC_3 Logic Functioning bit
 (8 8)  (662 312)  (662 312)  routing T_13_19.sp4_h_l_42 <X> T_13_19.sp4_h_r_7
 (17 8)  (671 312)  (671 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (29 8)  (683 312)  (683 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 312)  (684 312)  routing T_13_19.lc_trk_g0_5 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 312)  (685 312)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 312)  (686 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 312)  (687 312)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 312)  (688 312)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 312)  (689 312)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.input_2_4
 (37 8)  (691 312)  (691 312)  LC_4 Logic Functioning bit
 (39 8)  (693 312)  (693 312)  LC_4 Logic Functioning bit
 (45 8)  (699 312)  (699 312)  LC_4 Logic Functioning bit
 (53 8)  (707 312)  (707 312)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (8 9)  (662 313)  (662 313)  routing T_13_19.sp4_h_l_42 <X> T_13_19.sp4_v_b_7
 (9 9)  (663 313)  (663 313)  routing T_13_19.sp4_h_l_42 <X> T_13_19.sp4_v_b_7
 (26 9)  (680 313)  (680 313)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 313)  (681 313)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 313)  (683 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (686 313)  (686 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (689 313)  (689 313)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.input_2_4
 (36 9)  (690 313)  (690 313)  LC_4 Logic Functioning bit
 (37 9)  (691 313)  (691 313)  LC_4 Logic Functioning bit
 (39 9)  (693 313)  (693 313)  LC_4 Logic Functioning bit
 (43 9)  (697 313)  (697 313)  LC_4 Logic Functioning bit
 (48 9)  (702 313)  (702 313)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (4 10)  (658 314)  (658 314)  routing T_13_19.sp4_h_r_0 <X> T_13_19.sp4_v_t_43
 (6 10)  (660 314)  (660 314)  routing T_13_19.sp4_h_r_0 <X> T_13_19.sp4_v_t_43
 (11 10)  (665 314)  (665 314)  routing T_13_19.sp4_v_b_5 <X> T_13_19.sp4_v_t_45
 (14 10)  (668 314)  (668 314)  routing T_13_19.sp4_h_r_36 <X> T_13_19.lc_trk_g2_4
 (17 10)  (671 314)  (671 314)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (672 314)  (672 314)  routing T_13_19.wire_logic_cluster/lc_5/out <X> T_13_19.lc_trk_g2_5
 (22 10)  (676 314)  (676 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (677 314)  (677 314)  routing T_13_19.sp4_h_r_31 <X> T_13_19.lc_trk_g2_7
 (24 10)  (678 314)  (678 314)  routing T_13_19.sp4_h_r_31 <X> T_13_19.lc_trk_g2_7
 (26 10)  (680 314)  (680 314)  routing T_13_19.lc_trk_g2_5 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (29 10)  (683 314)  (683 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 314)  (686 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 314)  (688 314)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (43 10)  (697 314)  (697 314)  LC_5 Logic Functioning bit
 (45 10)  (699 314)  (699 314)  LC_5 Logic Functioning bit
 (47 10)  (701 314)  (701 314)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (5 11)  (659 315)  (659 315)  routing T_13_19.sp4_h_r_0 <X> T_13_19.sp4_v_t_43
 (12 11)  (666 315)  (666 315)  routing T_13_19.sp4_v_b_5 <X> T_13_19.sp4_v_t_45
 (15 11)  (669 315)  (669 315)  routing T_13_19.sp4_h_r_36 <X> T_13_19.lc_trk_g2_4
 (16 11)  (670 315)  (670 315)  routing T_13_19.sp4_h_r_36 <X> T_13_19.lc_trk_g2_4
 (17 11)  (671 315)  (671 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (21 11)  (675 315)  (675 315)  routing T_13_19.sp4_h_r_31 <X> T_13_19.lc_trk_g2_7
 (22 11)  (676 315)  (676 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (28 11)  (682 315)  (682 315)  routing T_13_19.lc_trk_g2_5 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 315)  (683 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 315)  (685 315)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 315)  (686 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (688 315)  (688 315)  routing T_13_19.lc_trk_g1_2 <X> T_13_19.input_2_5
 (35 11)  (689 315)  (689 315)  routing T_13_19.lc_trk_g1_2 <X> T_13_19.input_2_5
 (37 11)  (691 315)  (691 315)  LC_5 Logic Functioning bit
 (39 11)  (693 315)  (693 315)  LC_5 Logic Functioning bit
 (40 11)  (694 315)  (694 315)  LC_5 Logic Functioning bit
 (42 11)  (696 315)  (696 315)  LC_5 Logic Functioning bit
 (43 11)  (697 315)  (697 315)  LC_5 Logic Functioning bit
 (52 11)  (706 315)  (706 315)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (8 12)  (662 316)  (662 316)  routing T_13_19.sp4_h_l_47 <X> T_13_19.sp4_h_r_10
 (12 12)  (666 316)  (666 316)  routing T_13_19.sp4_v_b_5 <X> T_13_19.sp4_h_r_11
 (17 12)  (671 316)  (671 316)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (672 316)  (672 316)  routing T_13_19.bnl_op_1 <X> T_13_19.lc_trk_g3_1
 (22 12)  (676 316)  (676 316)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (678 316)  (678 316)  routing T_13_19.tnl_op_3 <X> T_13_19.lc_trk_g3_3
 (25 12)  (679 316)  (679 316)  routing T_13_19.wire_logic_cluster/lc_2/out <X> T_13_19.lc_trk_g3_2
 (26 12)  (680 316)  (680 316)  routing T_13_19.lc_trk_g0_4 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 316)  (681 316)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 316)  (683 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 316)  (684 316)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 316)  (686 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 316)  (687 316)  routing T_13_19.lc_trk_g2_1 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 316)  (690 316)  LC_6 Logic Functioning bit
 (38 12)  (692 316)  (692 316)  LC_6 Logic Functioning bit
 (41 12)  (695 316)  (695 316)  LC_6 Logic Functioning bit
 (42 12)  (696 316)  (696 316)  LC_6 Logic Functioning bit
 (43 12)  (697 316)  (697 316)  LC_6 Logic Functioning bit
 (8 13)  (662 317)  (662 317)  routing T_13_19.sp4_h_l_41 <X> T_13_19.sp4_v_b_10
 (9 13)  (663 317)  (663 317)  routing T_13_19.sp4_h_l_41 <X> T_13_19.sp4_v_b_10
 (10 13)  (664 317)  (664 317)  routing T_13_19.sp4_h_l_41 <X> T_13_19.sp4_v_b_10
 (11 13)  (665 317)  (665 317)  routing T_13_19.sp4_v_b_5 <X> T_13_19.sp4_h_r_11
 (13 13)  (667 317)  (667 317)  routing T_13_19.sp4_v_b_5 <X> T_13_19.sp4_h_r_11
 (18 13)  (672 317)  (672 317)  routing T_13_19.bnl_op_1 <X> T_13_19.lc_trk_g3_1
 (21 13)  (675 317)  (675 317)  routing T_13_19.tnl_op_3 <X> T_13_19.lc_trk_g3_3
 (22 13)  (676 317)  (676 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (683 317)  (683 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (686 317)  (686 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (687 317)  (687 317)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.input_2_6
 (34 13)  (688 317)  (688 317)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.input_2_6
 (35 13)  (689 317)  (689 317)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.input_2_6
 (36 13)  (690 317)  (690 317)  LC_6 Logic Functioning bit
 (38 13)  (692 317)  (692 317)  LC_6 Logic Functioning bit
 (42 13)  (696 317)  (696 317)  LC_6 Logic Functioning bit
 (46 13)  (700 317)  (700 317)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (14 14)  (668 318)  (668 318)  routing T_13_19.wire_logic_cluster/lc_4/out <X> T_13_19.lc_trk_g3_4
 (22 14)  (676 318)  (676 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (17 15)  (671 319)  (671 319)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (21 15)  (675 319)  (675 319)  routing T_13_19.sp4_r_v_b_47 <X> T_13_19.lc_trk_g3_7


LogicTile_14_19

 (14 0)  (722 304)  (722 304)  routing T_14_19.wire_logic_cluster/lc_0/out <X> T_14_19.lc_trk_g0_0
 (16 0)  (724 304)  (724 304)  routing T_14_19.sp4_v_b_9 <X> T_14_19.lc_trk_g0_1
 (17 0)  (725 304)  (725 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (726 304)  (726 304)  routing T_14_19.sp4_v_b_9 <X> T_14_19.lc_trk_g0_1
 (26 0)  (734 304)  (734 304)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (28 0)  (736 304)  (736 304)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 304)  (737 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 304)  (738 304)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 304)  (740 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 304)  (741 304)  routing T_14_19.lc_trk_g2_3 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 304)  (744 304)  LC_0 Logic Functioning bit
 (37 0)  (745 304)  (745 304)  LC_0 Logic Functioning bit
 (38 0)  (746 304)  (746 304)  LC_0 Logic Functioning bit
 (45 0)  (753 304)  (753 304)  LC_0 Logic Functioning bit
 (17 1)  (725 305)  (725 305)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (726 305)  (726 305)  routing T_14_19.sp4_v_b_9 <X> T_14_19.lc_trk_g0_1
 (26 1)  (734 305)  (734 305)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 305)  (735 305)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 305)  (736 305)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 305)  (737 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 305)  (739 305)  routing T_14_19.lc_trk_g2_3 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 305)  (740 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (744 305)  (744 305)  LC_0 Logic Functioning bit
 (51 1)  (759 305)  (759 305)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (708 306)  (708 306)  routing T_14_19.glb_netwk_6 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (1 2)  (709 306)  (709 306)  routing T_14_19.glb_netwk_6 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (2 2)  (710 306)  (710 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (712 306)  (712 306)  routing T_14_19.sp4_h_r_6 <X> T_14_19.sp4_v_t_37
 (6 2)  (714 306)  (714 306)  routing T_14_19.sp4_h_r_6 <X> T_14_19.sp4_v_t_37
 (8 2)  (716 306)  (716 306)  routing T_14_19.sp4_v_t_36 <X> T_14_19.sp4_h_l_36
 (9 2)  (717 306)  (717 306)  routing T_14_19.sp4_v_t_36 <X> T_14_19.sp4_h_l_36
 (15 2)  (723 306)  (723 306)  routing T_14_19.sp4_v_b_21 <X> T_14_19.lc_trk_g0_5
 (16 2)  (724 306)  (724 306)  routing T_14_19.sp4_v_b_21 <X> T_14_19.lc_trk_g0_5
 (17 2)  (725 306)  (725 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (28 2)  (736 306)  (736 306)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 306)  (737 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 306)  (739 306)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 306)  (740 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 306)  (741 306)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 306)  (742 306)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 306)  (744 306)  LC_1 Logic Functioning bit
 (38 2)  (746 306)  (746 306)  LC_1 Logic Functioning bit
 (43 2)  (751 306)  (751 306)  LC_1 Logic Functioning bit
 (45 2)  (753 306)  (753 306)  LC_1 Logic Functioning bit
 (47 2)  (755 306)  (755 306)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (5 3)  (713 307)  (713 307)  routing T_14_19.sp4_h_r_6 <X> T_14_19.sp4_v_t_37
 (26 3)  (734 307)  (734 307)  routing T_14_19.lc_trk_g2_3 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 307)  (736 307)  routing T_14_19.lc_trk_g2_3 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 307)  (737 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 307)  (738 307)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 307)  (739 307)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 307)  (740 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (741 307)  (741 307)  routing T_14_19.lc_trk_g2_1 <X> T_14_19.input_2_1
 (42 3)  (750 307)  (750 307)  LC_1 Logic Functioning bit
 (48 3)  (756 307)  (756 307)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (17 4)  (725 308)  (725 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (22 4)  (730 308)  (730 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (29 4)  (737 308)  (737 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 308)  (740 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 308)  (741 308)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 308)  (742 308)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 308)  (744 308)  LC_2 Logic Functioning bit
 (37 4)  (745 308)  (745 308)  LC_2 Logic Functioning bit
 (38 4)  (746 308)  (746 308)  LC_2 Logic Functioning bit
 (39 4)  (747 308)  (747 308)  LC_2 Logic Functioning bit
 (40 4)  (748 308)  (748 308)  LC_2 Logic Functioning bit
 (41 4)  (749 308)  (749 308)  LC_2 Logic Functioning bit
 (42 4)  (750 308)  (750 308)  LC_2 Logic Functioning bit
 (43 4)  (751 308)  (751 308)  LC_2 Logic Functioning bit
 (46 4)  (754 308)  (754 308)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (18 5)  (726 309)  (726 309)  routing T_14_19.sp4_r_v_b_25 <X> T_14_19.lc_trk_g1_1
 (26 5)  (734 309)  (734 309)  routing T_14_19.lc_trk_g1_3 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 309)  (735 309)  routing T_14_19.lc_trk_g1_3 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 309)  (737 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 309)  (739 309)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 309)  (744 309)  LC_2 Logic Functioning bit
 (37 5)  (745 309)  (745 309)  LC_2 Logic Functioning bit
 (38 5)  (746 309)  (746 309)  LC_2 Logic Functioning bit
 (39 5)  (747 309)  (747 309)  LC_2 Logic Functioning bit
 (40 5)  (748 309)  (748 309)  LC_2 Logic Functioning bit
 (42 5)  (750 309)  (750 309)  LC_2 Logic Functioning bit
 (25 6)  (733 310)  (733 310)  routing T_14_19.wire_logic_cluster/lc_6/out <X> T_14_19.lc_trk_g1_6
 (26 6)  (734 310)  (734 310)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 310)  (735 310)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 310)  (736 310)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 310)  (737 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 310)  (740 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 310)  (741 310)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 310)  (742 310)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 310)  (744 310)  LC_3 Logic Functioning bit
 (37 6)  (745 310)  (745 310)  LC_3 Logic Functioning bit
 (38 6)  (746 310)  (746 310)  LC_3 Logic Functioning bit
 (39 6)  (747 310)  (747 310)  LC_3 Logic Functioning bit
 (40 6)  (748 310)  (748 310)  LC_3 Logic Functioning bit
 (41 6)  (749 310)  (749 310)  LC_3 Logic Functioning bit
 (42 6)  (750 310)  (750 310)  LC_3 Logic Functioning bit
 (43 6)  (751 310)  (751 310)  LC_3 Logic Functioning bit
 (50 6)  (758 310)  (758 310)  Cascade bit: LH_LC03_inmux02_5

 (51 6)  (759 310)  (759 310)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (53 6)  (761 310)  (761 310)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (16 7)  (724 311)  (724 311)  routing T_14_19.sp12_h_r_12 <X> T_14_19.lc_trk_g1_4
 (17 7)  (725 311)  (725 311)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (22 7)  (730 311)  (730 311)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (734 311)  (734 311)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 311)  (735 311)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 311)  (736 311)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 311)  (737 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 311)  (739 311)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 311)  (744 311)  LC_3 Logic Functioning bit
 (37 7)  (745 311)  (745 311)  LC_3 Logic Functioning bit
 (38 7)  (746 311)  (746 311)  LC_3 Logic Functioning bit
 (39 7)  (747 311)  (747 311)  LC_3 Logic Functioning bit
 (40 7)  (748 311)  (748 311)  LC_3 Logic Functioning bit
 (42 7)  (750 311)  (750 311)  LC_3 Logic Functioning bit
 (43 7)  (751 311)  (751 311)  LC_3 Logic Functioning bit
 (46 7)  (754 311)  (754 311)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (17 8)  (725 312)  (725 312)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (726 312)  (726 312)  routing T_14_19.wire_logic_cluster/lc_1/out <X> T_14_19.lc_trk_g2_1
 (22 8)  (730 312)  (730 312)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (731 312)  (731 312)  routing T_14_19.sp12_v_b_19 <X> T_14_19.lc_trk_g2_3
 (25 8)  (733 312)  (733 312)  routing T_14_19.sp4_h_r_34 <X> T_14_19.lc_trk_g2_2
 (26 8)  (734 312)  (734 312)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (29 8)  (737 312)  (737 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 312)  (740 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 312)  (741 312)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 312)  (742 312)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 312)  (744 312)  LC_4 Logic Functioning bit
 (37 8)  (745 312)  (745 312)  LC_4 Logic Functioning bit
 (38 8)  (746 312)  (746 312)  LC_4 Logic Functioning bit
 (39 8)  (747 312)  (747 312)  LC_4 Logic Functioning bit
 (40 8)  (748 312)  (748 312)  LC_4 Logic Functioning bit
 (42 8)  (750 312)  (750 312)  LC_4 Logic Functioning bit
 (21 9)  (729 313)  (729 313)  routing T_14_19.sp12_v_b_19 <X> T_14_19.lc_trk_g2_3
 (22 9)  (730 313)  (730 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (731 313)  (731 313)  routing T_14_19.sp4_h_r_34 <X> T_14_19.lc_trk_g2_2
 (24 9)  (732 313)  (732 313)  routing T_14_19.sp4_h_r_34 <X> T_14_19.lc_trk_g2_2
 (28 9)  (736 313)  (736 313)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 313)  (737 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 313)  (739 313)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 313)  (744 313)  LC_4 Logic Functioning bit
 (37 9)  (745 313)  (745 313)  LC_4 Logic Functioning bit
 (38 9)  (746 313)  (746 313)  LC_4 Logic Functioning bit
 (39 9)  (747 313)  (747 313)  LC_4 Logic Functioning bit
 (40 9)  (748 313)  (748 313)  LC_4 Logic Functioning bit
 (41 9)  (749 313)  (749 313)  LC_4 Logic Functioning bit
 (42 9)  (750 313)  (750 313)  LC_4 Logic Functioning bit
 (43 9)  (751 313)  (751 313)  LC_4 Logic Functioning bit
 (51 9)  (759 313)  (759 313)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (53 9)  (761 313)  (761 313)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (4 10)  (712 314)  (712 314)  routing T_14_19.sp4_v_b_10 <X> T_14_19.sp4_v_t_43
 (6 10)  (714 314)  (714 314)  routing T_14_19.sp4_v_b_10 <X> T_14_19.sp4_v_t_43
 (17 10)  (725 314)  (725 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (26 10)  (734 314)  (734 314)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (32 10)  (740 314)  (740 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 314)  (741 314)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 314)  (742 314)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 314)  (743 314)  routing T_14_19.lc_trk_g1_4 <X> T_14_19.input_2_5
 (42 10)  (750 314)  (750 314)  LC_5 Logic Functioning bit
 (8 11)  (716 315)  (716 315)  routing T_14_19.sp4_v_b_4 <X> T_14_19.sp4_v_t_42
 (10 11)  (718 315)  (718 315)  routing T_14_19.sp4_v_b_4 <X> T_14_19.sp4_v_t_42
 (11 11)  (719 315)  (719 315)  routing T_14_19.sp4_h_r_8 <X> T_14_19.sp4_h_l_45
 (17 11)  (725 315)  (725 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (726 315)  (726 315)  routing T_14_19.sp4_r_v_b_37 <X> T_14_19.lc_trk_g2_5
 (26 11)  (734 315)  (734 315)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 315)  (735 315)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 315)  (736 315)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 315)  (737 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (740 315)  (740 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (742 315)  (742 315)  routing T_14_19.lc_trk_g1_4 <X> T_14_19.input_2_5
 (43 11)  (751 315)  (751 315)  LC_5 Logic Functioning bit
 (46 11)  (754 315)  (754 315)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (53 11)  (761 315)  (761 315)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (16 12)  (724 316)  (724 316)  routing T_14_19.sp12_v_t_6 <X> T_14_19.lc_trk_g3_1
 (17 12)  (725 316)  (725 316)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_6 lc_trk_g3_1
 (22 12)  (730 316)  (730 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (731 316)  (731 316)  routing T_14_19.sp4_h_r_27 <X> T_14_19.lc_trk_g3_3
 (24 12)  (732 316)  (732 316)  routing T_14_19.sp4_h_r_27 <X> T_14_19.lc_trk_g3_3
 (25 12)  (733 316)  (733 316)  routing T_14_19.bnl_op_2 <X> T_14_19.lc_trk_g3_2
 (27 12)  (735 316)  (735 316)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 316)  (737 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 316)  (738 316)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 316)  (739 316)  routing T_14_19.lc_trk_g0_5 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 316)  (740 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (37 12)  (745 316)  (745 316)  LC_6 Logic Functioning bit
 (41 12)  (749 316)  (749 316)  LC_6 Logic Functioning bit
 (43 12)  (751 316)  (751 316)  LC_6 Logic Functioning bit
 (45 12)  (753 316)  (753 316)  LC_6 Logic Functioning bit
 (52 12)  (760 316)  (760 316)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (21 13)  (729 317)  (729 317)  routing T_14_19.sp4_h_r_27 <X> T_14_19.lc_trk_g3_3
 (22 13)  (730 317)  (730 317)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (733 317)  (733 317)  routing T_14_19.bnl_op_2 <X> T_14_19.lc_trk_g3_2
 (27 13)  (735 317)  (735 317)  routing T_14_19.lc_trk_g1_1 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 317)  (737 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 317)  (738 317)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (32 13)  (740 317)  (740 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (741 317)  (741 317)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.input_2_6
 (35 13)  (743 317)  (743 317)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.input_2_6
 (36 13)  (744 317)  (744 317)  LC_6 Logic Functioning bit
 (41 13)  (749 317)  (749 317)  LC_6 Logic Functioning bit
 (43 13)  (751 317)  (751 317)  LC_6 Logic Functioning bit
 (22 14)  (730 318)  (730 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (731 318)  (731 318)  routing T_14_19.sp4_v_b_47 <X> T_14_19.lc_trk_g3_7
 (24 14)  (732 318)  (732 318)  routing T_14_19.sp4_v_b_47 <X> T_14_19.lc_trk_g3_7
 (26 14)  (734 318)  (734 318)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_7/in_0
 (28 14)  (736 318)  (736 318)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 318)  (737 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 318)  (740 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 318)  (741 318)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 318)  (742 318)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (8 15)  (716 319)  (716 319)  routing T_14_19.sp4_h_r_4 <X> T_14_19.sp4_v_t_47
 (9 15)  (717 319)  (717 319)  routing T_14_19.sp4_h_r_4 <X> T_14_19.sp4_v_t_47
 (10 15)  (718 319)  (718 319)  routing T_14_19.sp4_h_r_4 <X> T_14_19.sp4_v_t_47
 (12 15)  (720 319)  (720 319)  routing T_14_19.sp4_h_l_46 <X> T_14_19.sp4_v_t_46
 (22 15)  (730 319)  (730 319)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (731 319)  (731 319)  routing T_14_19.sp12_v_b_14 <X> T_14_19.lc_trk_g3_6
 (26 15)  (734 319)  (734 319)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 319)  (735 319)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 319)  (736 319)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 319)  (737 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 319)  (738 319)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (41 15)  (749 319)  (749 319)  LC_7 Logic Functioning bit
 (43 15)  (751 319)  (751 319)  LC_7 Logic Functioning bit
 (51 15)  (759 319)  (759 319)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_15_19

 (5 0)  (767 304)  (767 304)  routing T_15_19.sp4_v_b_6 <X> T_15_19.sp4_h_r_0
 (16 0)  (778 304)  (778 304)  routing T_15_19.sp4_v_b_9 <X> T_15_19.lc_trk_g0_1
 (17 0)  (779 304)  (779 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (780 304)  (780 304)  routing T_15_19.sp4_v_b_9 <X> T_15_19.lc_trk_g0_1
 (21 0)  (783 304)  (783 304)  routing T_15_19.wire_logic_cluster/lc_3/out <X> T_15_19.lc_trk_g0_3
 (22 0)  (784 304)  (784 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (791 304)  (791 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 304)  (793 304)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 304)  (794 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 304)  (795 304)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 304)  (796 304)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 304)  (797 304)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.input_2_0
 (36 0)  (798 304)  (798 304)  LC_0 Logic Functioning bit
 (38 0)  (800 304)  (800 304)  LC_0 Logic Functioning bit
 (41 0)  (803 304)  (803 304)  LC_0 Logic Functioning bit
 (45 0)  (807 304)  (807 304)  LC_0 Logic Functioning bit
 (52 0)  (814 304)  (814 304)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (4 1)  (766 305)  (766 305)  routing T_15_19.sp4_v_b_6 <X> T_15_19.sp4_h_r_0
 (6 1)  (768 305)  (768 305)  routing T_15_19.sp4_v_b_6 <X> T_15_19.sp4_h_r_0
 (18 1)  (780 305)  (780 305)  routing T_15_19.sp4_v_b_9 <X> T_15_19.lc_trk_g0_1
 (28 1)  (790 305)  (790 305)  routing T_15_19.lc_trk_g2_0 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 305)  (791 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 305)  (793 305)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 305)  (794 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (795 305)  (795 305)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.input_2_0
 (36 1)  (798 305)  (798 305)  LC_0 Logic Functioning bit
 (37 1)  (799 305)  (799 305)  LC_0 Logic Functioning bit
 (39 1)  (801 305)  (801 305)  LC_0 Logic Functioning bit
 (40 1)  (802 305)  (802 305)  LC_0 Logic Functioning bit
 (42 1)  (804 305)  (804 305)  LC_0 Logic Functioning bit
 (0 2)  (762 306)  (762 306)  routing T_15_19.glb_netwk_6 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (1 2)  (763 306)  (763 306)  routing T_15_19.glb_netwk_6 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (2 2)  (764 306)  (764 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (774 306)  (774 306)  routing T_15_19.sp4_h_r_11 <X> T_15_19.sp4_h_l_39
 (14 2)  (776 306)  (776 306)  routing T_15_19.wire_logic_cluster/lc_4/out <X> T_15_19.lc_trk_g0_4
 (16 2)  (778 306)  (778 306)  routing T_15_19.sp4_v_b_13 <X> T_15_19.lc_trk_g0_5
 (17 2)  (779 306)  (779 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (780 306)  (780 306)  routing T_15_19.sp4_v_b_13 <X> T_15_19.lc_trk_g0_5
 (27 2)  (789 306)  (789 306)  routing T_15_19.lc_trk_g1_3 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 306)  (791 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 306)  (794 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 306)  (795 306)  routing T_15_19.lc_trk_g2_0 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 306)  (798 306)  LC_1 Logic Functioning bit
 (37 2)  (799 306)  (799 306)  LC_1 Logic Functioning bit
 (38 2)  (800 306)  (800 306)  LC_1 Logic Functioning bit
 (39 2)  (801 306)  (801 306)  LC_1 Logic Functioning bit
 (41 2)  (803 306)  (803 306)  LC_1 Logic Functioning bit
 (43 2)  (805 306)  (805 306)  LC_1 Logic Functioning bit
 (8 3)  (770 307)  (770 307)  routing T_15_19.sp4_h_r_7 <X> T_15_19.sp4_v_t_36
 (9 3)  (771 307)  (771 307)  routing T_15_19.sp4_h_r_7 <X> T_15_19.sp4_v_t_36
 (10 3)  (772 307)  (772 307)  routing T_15_19.sp4_h_r_7 <X> T_15_19.sp4_v_t_36
 (13 3)  (775 307)  (775 307)  routing T_15_19.sp4_h_r_11 <X> T_15_19.sp4_h_l_39
 (17 3)  (779 307)  (779 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (780 307)  (780 307)  routing T_15_19.sp4_v_b_13 <X> T_15_19.lc_trk_g0_5
 (28 3)  (790 307)  (790 307)  routing T_15_19.lc_trk_g2_1 <X> T_15_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 307)  (791 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 307)  (792 307)  routing T_15_19.lc_trk_g1_3 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (36 3)  (798 307)  (798 307)  LC_1 Logic Functioning bit
 (38 3)  (800 307)  (800 307)  LC_1 Logic Functioning bit
 (53 3)  (815 307)  (815 307)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (16 4)  (778 308)  (778 308)  routing T_15_19.sp4_v_b_9 <X> T_15_19.lc_trk_g1_1
 (17 4)  (779 308)  (779 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (780 308)  (780 308)  routing T_15_19.sp4_v_b_9 <X> T_15_19.lc_trk_g1_1
 (22 4)  (784 308)  (784 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (785 308)  (785 308)  routing T_15_19.sp4_v_b_19 <X> T_15_19.lc_trk_g1_3
 (24 4)  (786 308)  (786 308)  routing T_15_19.sp4_v_b_19 <X> T_15_19.lc_trk_g1_3
 (27 4)  (789 308)  (789 308)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 308)  (790 308)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 308)  (791 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 308)  (792 308)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 308)  (793 308)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 308)  (794 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 308)  (796 308)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (35 4)  (797 308)  (797 308)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.input_2_2
 (36 4)  (798 308)  (798 308)  LC_2 Logic Functioning bit
 (37 4)  (799 308)  (799 308)  LC_2 Logic Functioning bit
 (39 4)  (801 308)  (801 308)  LC_2 Logic Functioning bit
 (43 4)  (805 308)  (805 308)  LC_2 Logic Functioning bit
 (45 4)  (807 308)  (807 308)  LC_2 Logic Functioning bit
 (46 4)  (808 308)  (808 308)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (13 5)  (775 309)  (775 309)  routing T_15_19.sp4_v_t_37 <X> T_15_19.sp4_h_r_5
 (18 5)  (780 309)  (780 309)  routing T_15_19.sp4_v_b_9 <X> T_15_19.lc_trk_g1_1
 (22 5)  (784 309)  (784 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (785 309)  (785 309)  routing T_15_19.sp4_h_r_2 <X> T_15_19.lc_trk_g1_2
 (24 5)  (786 309)  (786 309)  routing T_15_19.sp4_h_r_2 <X> T_15_19.lc_trk_g1_2
 (25 5)  (787 309)  (787 309)  routing T_15_19.sp4_h_r_2 <X> T_15_19.lc_trk_g1_2
 (27 5)  (789 309)  (789 309)  routing T_15_19.lc_trk_g1_1 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 309)  (791 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (794 309)  (794 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (795 309)  (795 309)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.input_2_2
 (34 5)  (796 309)  (796 309)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.input_2_2
 (35 5)  (797 309)  (797 309)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.input_2_2
 (36 5)  (798 309)  (798 309)  LC_2 Logic Functioning bit
 (37 5)  (799 309)  (799 309)  LC_2 Logic Functioning bit
 (38 5)  (800 309)  (800 309)  LC_2 Logic Functioning bit
 (39 5)  (801 309)  (801 309)  LC_2 Logic Functioning bit
 (3 6)  (765 310)  (765 310)  routing T_15_19.sp12_v_b_0 <X> T_15_19.sp12_v_t_23
 (4 6)  (766 310)  (766 310)  routing T_15_19.sp4_v_b_3 <X> T_15_19.sp4_v_t_38
 (8 6)  (770 310)  (770 310)  routing T_15_19.sp4_h_r_4 <X> T_15_19.sp4_h_l_41
 (14 6)  (776 310)  (776 310)  routing T_15_19.sp4_h_l_9 <X> T_15_19.lc_trk_g1_4
 (16 6)  (778 310)  (778 310)  routing T_15_19.sp4_v_b_13 <X> T_15_19.lc_trk_g1_5
 (17 6)  (779 310)  (779 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (780 310)  (780 310)  routing T_15_19.sp4_v_b_13 <X> T_15_19.lc_trk_g1_5
 (27 6)  (789 310)  (789 310)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 310)  (790 310)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 310)  (791 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 310)  (794 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 310)  (795 310)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 310)  (798 310)  LC_3 Logic Functioning bit
 (41 6)  (803 310)  (803 310)  LC_3 Logic Functioning bit
 (43 6)  (805 310)  (805 310)  LC_3 Logic Functioning bit
 (45 6)  (807 310)  (807 310)  LC_3 Logic Functioning bit
 (14 7)  (776 311)  (776 311)  routing T_15_19.sp4_h_l_9 <X> T_15_19.lc_trk_g1_4
 (15 7)  (777 311)  (777 311)  routing T_15_19.sp4_h_l_9 <X> T_15_19.lc_trk_g1_4
 (16 7)  (778 311)  (778 311)  routing T_15_19.sp4_h_l_9 <X> T_15_19.lc_trk_g1_4
 (17 7)  (779 311)  (779 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (18 7)  (780 311)  (780 311)  routing T_15_19.sp4_v_b_13 <X> T_15_19.lc_trk_g1_5
 (26 7)  (788 311)  (788 311)  routing T_15_19.lc_trk_g0_3 <X> T_15_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 311)  (791 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 311)  (792 311)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 311)  (793 311)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 311)  (794 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (796 311)  (796 311)  routing T_15_19.lc_trk_g1_2 <X> T_15_19.input_2_3
 (35 7)  (797 311)  (797 311)  routing T_15_19.lc_trk_g1_2 <X> T_15_19.input_2_3
 (36 7)  (798 311)  (798 311)  LC_3 Logic Functioning bit
 (40 7)  (802 311)  (802 311)  LC_3 Logic Functioning bit
 (42 7)  (804 311)  (804 311)  LC_3 Logic Functioning bit
 (14 8)  (776 312)  (776 312)  routing T_15_19.wire_logic_cluster/lc_0/out <X> T_15_19.lc_trk_g2_0
 (17 8)  (779 312)  (779 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (25 8)  (787 312)  (787 312)  routing T_15_19.sp4_h_r_34 <X> T_15_19.lc_trk_g2_2
 (26 8)  (788 312)  (788 312)  routing T_15_19.lc_trk_g0_4 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (29 8)  (791 312)  (791 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 312)  (793 312)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 312)  (794 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 312)  (795 312)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 312)  (796 312)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 312)  (797 312)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.input_2_4
 (36 8)  (798 312)  (798 312)  LC_4 Logic Functioning bit
 (41 8)  (803 312)  (803 312)  LC_4 Logic Functioning bit
 (43 8)  (805 312)  (805 312)  LC_4 Logic Functioning bit
 (45 8)  (807 312)  (807 312)  LC_4 Logic Functioning bit
 (47 8)  (809 312)  (809 312)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (17 9)  (779 313)  (779 313)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (784 313)  (784 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (785 313)  (785 313)  routing T_15_19.sp4_h_r_34 <X> T_15_19.lc_trk_g2_2
 (24 9)  (786 313)  (786 313)  routing T_15_19.sp4_h_r_34 <X> T_15_19.lc_trk_g2_2
 (29 9)  (791 313)  (791 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (794 313)  (794 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (795 313)  (795 313)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.input_2_4
 (35 9)  (797 313)  (797 313)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.input_2_4
 (36 9)  (798 313)  (798 313)  LC_4 Logic Functioning bit
 (37 9)  (799 313)  (799 313)  LC_4 Logic Functioning bit
 (39 9)  (801 313)  (801 313)  LC_4 Logic Functioning bit
 (40 9)  (802 313)  (802 313)  LC_4 Logic Functioning bit
 (42 9)  (804 313)  (804 313)  LC_4 Logic Functioning bit
 (9 10)  (771 314)  (771 314)  routing T_15_19.sp4_h_r_4 <X> T_15_19.sp4_h_l_42
 (10 10)  (772 314)  (772 314)  routing T_15_19.sp4_h_r_4 <X> T_15_19.sp4_h_l_42
 (11 10)  (773 314)  (773 314)  routing T_15_19.sp4_h_r_2 <X> T_15_19.sp4_v_t_45
 (13 10)  (775 314)  (775 314)  routing T_15_19.sp4_h_r_2 <X> T_15_19.sp4_v_t_45
 (21 10)  (783 314)  (783 314)  routing T_15_19.wire_logic_cluster/lc_7/out <X> T_15_19.lc_trk_g2_7
 (22 10)  (784 314)  (784 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (787 314)  (787 314)  routing T_15_19.wire_logic_cluster/lc_6/out <X> T_15_19.lc_trk_g2_6
 (27 10)  (789 314)  (789 314)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 314)  (790 314)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 314)  (791 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 314)  (792 314)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 314)  (793 314)  routing T_15_19.lc_trk_g0_4 <X> T_15_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 314)  (794 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (798 314)  (798 314)  LC_5 Logic Functioning bit
 (37 10)  (799 314)  (799 314)  LC_5 Logic Functioning bit
 (38 10)  (800 314)  (800 314)  LC_5 Logic Functioning bit
 (39 10)  (801 314)  (801 314)  LC_5 Logic Functioning bit
 (41 10)  (803 314)  (803 314)  LC_5 Logic Functioning bit
 (43 10)  (805 314)  (805 314)  LC_5 Logic Functioning bit
 (51 10)  (813 314)  (813 314)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (12 11)  (774 315)  (774 315)  routing T_15_19.sp4_h_r_2 <X> T_15_19.sp4_v_t_45
 (15 11)  (777 315)  (777 315)  routing T_15_19.sp4_v_t_33 <X> T_15_19.lc_trk_g2_4
 (16 11)  (778 315)  (778 315)  routing T_15_19.sp4_v_t_33 <X> T_15_19.lc_trk_g2_4
 (17 11)  (779 315)  (779 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (784 315)  (784 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (790 315)  (790 315)  routing T_15_19.lc_trk_g2_1 <X> T_15_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 315)  (791 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (36 11)  (798 315)  (798 315)  LC_5 Logic Functioning bit
 (38 11)  (800 315)  (800 315)  LC_5 Logic Functioning bit
 (9 12)  (771 316)  (771 316)  routing T_15_19.sp4_v_t_47 <X> T_15_19.sp4_h_r_10
 (21 12)  (783 316)  (783 316)  routing T_15_19.sp4_v_t_14 <X> T_15_19.lc_trk_g3_3
 (22 12)  (784 316)  (784 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (785 316)  (785 316)  routing T_15_19.sp4_v_t_14 <X> T_15_19.lc_trk_g3_3
 (26 12)  (788 316)  (788 316)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_6/in_0
 (29 12)  (791 316)  (791 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 316)  (792 316)  routing T_15_19.lc_trk_g0_5 <X> T_15_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 316)  (793 316)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 316)  (794 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 316)  (795 316)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 316)  (796 316)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 316)  (797 316)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.input_2_6
 (36 12)  (798 316)  (798 316)  LC_6 Logic Functioning bit
 (45 12)  (807 316)  (807 316)  LC_6 Logic Functioning bit
 (26 13)  (788 317)  (788 317)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 317)  (790 317)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 317)  (791 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (794 317)  (794 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (795 317)  (795 317)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.input_2_6
 (34 13)  (796 317)  (796 317)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.input_2_6
 (35 13)  (797 317)  (797 317)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.input_2_6
 (36 13)  (798 317)  (798 317)  LC_6 Logic Functioning bit
 (37 13)  (799 317)  (799 317)  LC_6 Logic Functioning bit
 (39 13)  (801 317)  (801 317)  LC_6 Logic Functioning bit
 (40 13)  (802 317)  (802 317)  LC_6 Logic Functioning bit
 (42 13)  (804 317)  (804 317)  LC_6 Logic Functioning bit
 (11 14)  (773 318)  (773 318)  routing T_15_19.sp4_v_b_3 <X> T_15_19.sp4_v_t_46
 (13 14)  (775 318)  (775 318)  routing T_15_19.sp4_v_b_3 <X> T_15_19.sp4_v_t_46
 (17 14)  (779 318)  (779 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (783 318)  (783 318)  routing T_15_19.sp4_v_t_26 <X> T_15_19.lc_trk_g3_7
 (22 14)  (784 318)  (784 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (785 318)  (785 318)  routing T_15_19.sp4_v_t_26 <X> T_15_19.lc_trk_g3_7
 (26 14)  (788 318)  (788 318)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_7/in_0
 (28 14)  (790 318)  (790 318)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 318)  (791 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 318)  (792 318)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 318)  (793 318)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 318)  (794 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 318)  (796 318)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 318)  (797 318)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.input_2_7
 (36 14)  (798 318)  (798 318)  LC_7 Logic Functioning bit
 (38 14)  (800 318)  (800 318)  LC_7 Logic Functioning bit
 (42 14)  (804 318)  (804 318)  LC_7 Logic Functioning bit
 (43 14)  (805 318)  (805 318)  LC_7 Logic Functioning bit
 (45 14)  (807 318)  (807 318)  LC_7 Logic Functioning bit
 (53 14)  (815 318)  (815 318)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (15 15)  (777 319)  (777 319)  routing T_15_19.sp4_v_t_33 <X> T_15_19.lc_trk_g3_4
 (16 15)  (778 319)  (778 319)  routing T_15_19.sp4_v_t_33 <X> T_15_19.lc_trk_g3_4
 (17 15)  (779 319)  (779 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (21 15)  (783 319)  (783 319)  routing T_15_19.sp4_v_t_26 <X> T_15_19.lc_trk_g3_7
 (22 15)  (784 319)  (784 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (27 15)  (789 319)  (789 319)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 319)  (790 319)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 319)  (791 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 319)  (792 319)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_7/in_1
 (32 15)  (794 319)  (794 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (795 319)  (795 319)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.input_2_7
 (35 15)  (797 319)  (797 319)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.input_2_7
 (42 15)  (804 319)  (804 319)  LC_7 Logic Functioning bit
 (43 15)  (805 319)  (805 319)  LC_7 Logic Functioning bit
 (46 15)  (808 319)  (808 319)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_16_19

 (0 0)  (816 304)  (816 304)  Negative Clock bit

 (15 0)  (831 304)  (831 304)  routing T_16_19.top_op_1 <X> T_16_19.lc_trk_g0_1
 (17 0)  (833 304)  (833 304)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (838 304)  (838 304)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (839 304)  (839 304)  routing T_16_19.sp12_h_r_11 <X> T_16_19.lc_trk_g0_3
 (29 0)  (845 304)  (845 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 304)  (847 304)  routing T_16_19.lc_trk_g1_4 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 304)  (848 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 304)  (850 304)  routing T_16_19.lc_trk_g1_4 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 304)  (851 304)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.input_2_0
 (36 0)  (852 304)  (852 304)  LC_0 Logic Functioning bit
 (37 0)  (853 304)  (853 304)  LC_0 Logic Functioning bit
 (38 0)  (854 304)  (854 304)  LC_0 Logic Functioning bit
 (39 0)  (855 304)  (855 304)  LC_0 Logic Functioning bit
 (41 0)  (857 304)  (857 304)  LC_0 Logic Functioning bit
 (43 0)  (859 304)  (859 304)  LC_0 Logic Functioning bit
 (3 1)  (819 305)  (819 305)  routing T_16_19.sp12_h_l_23 <X> T_16_19.sp12_v_b_0
 (15 1)  (831 305)  (831 305)  routing T_16_19.sp4_v_t_5 <X> T_16_19.lc_trk_g0_0
 (16 1)  (832 305)  (832 305)  routing T_16_19.sp4_v_t_5 <X> T_16_19.lc_trk_g0_0
 (17 1)  (833 305)  (833 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (18 1)  (834 305)  (834 305)  routing T_16_19.top_op_1 <X> T_16_19.lc_trk_g0_1
 (26 1)  (842 305)  (842 305)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 305)  (843 305)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 305)  (845 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 305)  (848 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (849 305)  (849 305)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.input_2_0
 (34 1)  (850 305)  (850 305)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.input_2_0
 (35 1)  (851 305)  (851 305)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.input_2_0
 (36 1)  (852 305)  (852 305)  LC_0 Logic Functioning bit
 (37 1)  (853 305)  (853 305)  LC_0 Logic Functioning bit
 (38 1)  (854 305)  (854 305)  LC_0 Logic Functioning bit
 (39 1)  (855 305)  (855 305)  LC_0 Logic Functioning bit
 (40 1)  (856 305)  (856 305)  LC_0 Logic Functioning bit
 (43 1)  (859 305)  (859 305)  LC_0 Logic Functioning bit
 (0 2)  (816 306)  (816 306)  routing T_16_19.glb_netwk_6 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (1 2)  (817 306)  (817 306)  routing T_16_19.glb_netwk_6 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (2 2)  (818 306)  (818 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (830 306)  (830 306)  routing T_16_19.wire_logic_cluster/lc_4/out <X> T_16_19.lc_trk_g0_4
 (15 2)  (831 306)  (831 306)  routing T_16_19.sp4_h_r_13 <X> T_16_19.lc_trk_g0_5
 (16 2)  (832 306)  (832 306)  routing T_16_19.sp4_h_r_13 <X> T_16_19.lc_trk_g0_5
 (17 2)  (833 306)  (833 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (834 306)  (834 306)  routing T_16_19.sp4_h_r_13 <X> T_16_19.lc_trk_g0_5
 (22 2)  (838 306)  (838 306)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (840 306)  (840 306)  routing T_16_19.bot_op_7 <X> T_16_19.lc_trk_g0_7
 (25 2)  (841 306)  (841 306)  routing T_16_19.wire_logic_cluster/lc_6/out <X> T_16_19.lc_trk_g0_6
 (29 2)  (845 306)  (845 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 306)  (847 306)  routing T_16_19.lc_trk_g0_6 <X> T_16_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 306)  (848 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (852 306)  (852 306)  LC_1 Logic Functioning bit
 (38 2)  (854 306)  (854 306)  LC_1 Logic Functioning bit
 (42 2)  (858 306)  (858 306)  LC_1 Logic Functioning bit
 (13 3)  (829 307)  (829 307)  routing T_16_19.sp4_v_b_9 <X> T_16_19.sp4_h_l_39
 (17 3)  (833 307)  (833 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (838 307)  (838 307)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (28 3)  (844 307)  (844 307)  routing T_16_19.lc_trk_g2_1 <X> T_16_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 307)  (845 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 307)  (847 307)  routing T_16_19.lc_trk_g0_6 <X> T_16_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 307)  (848 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (851 307)  (851 307)  routing T_16_19.lc_trk_g0_3 <X> T_16_19.input_2_1
 (36 3)  (852 307)  (852 307)  LC_1 Logic Functioning bit
 (37 3)  (853 307)  (853 307)  LC_1 Logic Functioning bit
 (38 3)  (854 307)  (854 307)  LC_1 Logic Functioning bit
 (39 3)  (855 307)  (855 307)  LC_1 Logic Functioning bit
 (43 3)  (859 307)  (859 307)  LC_1 Logic Functioning bit
 (9 4)  (825 308)  (825 308)  routing T_16_19.sp4_h_l_36 <X> T_16_19.sp4_h_r_4
 (10 4)  (826 308)  (826 308)  routing T_16_19.sp4_h_l_36 <X> T_16_19.sp4_h_r_4
 (11 4)  (827 308)  (827 308)  routing T_16_19.sp4_h_r_0 <X> T_16_19.sp4_v_b_5
 (16 4)  (832 308)  (832 308)  routing T_16_19.sp4_v_b_9 <X> T_16_19.lc_trk_g1_1
 (17 4)  (833 308)  (833 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (834 308)  (834 308)  routing T_16_19.sp4_v_b_9 <X> T_16_19.lc_trk_g1_1
 (21 4)  (837 308)  (837 308)  routing T_16_19.sp4_h_r_11 <X> T_16_19.lc_trk_g1_3
 (22 4)  (838 308)  (838 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (839 308)  (839 308)  routing T_16_19.sp4_h_r_11 <X> T_16_19.lc_trk_g1_3
 (24 4)  (840 308)  (840 308)  routing T_16_19.sp4_h_r_11 <X> T_16_19.lc_trk_g1_3
 (31 4)  (847 308)  (847 308)  routing T_16_19.lc_trk_g0_5 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 308)  (848 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (852 308)  (852 308)  LC_2 Logic Functioning bit
 (37 4)  (853 308)  (853 308)  LC_2 Logic Functioning bit
 (39 4)  (855 308)  (855 308)  LC_2 Logic Functioning bit
 (43 4)  (859 308)  (859 308)  LC_2 Logic Functioning bit
 (50 4)  (866 308)  (866 308)  Cascade bit: LH_LC02_inmux02_5

 (4 5)  (820 309)  (820 309)  routing T_16_19.sp4_h_l_42 <X> T_16_19.sp4_h_r_3
 (6 5)  (822 309)  (822 309)  routing T_16_19.sp4_h_l_42 <X> T_16_19.sp4_h_r_3
 (11 5)  (827 309)  (827 309)  routing T_16_19.sp4_h_l_44 <X> T_16_19.sp4_h_r_5
 (13 5)  (829 309)  (829 309)  routing T_16_19.sp4_h_l_44 <X> T_16_19.sp4_h_r_5
 (18 5)  (834 309)  (834 309)  routing T_16_19.sp4_v_b_9 <X> T_16_19.lc_trk_g1_1
 (27 5)  (843 309)  (843 309)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 309)  (844 309)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 309)  (845 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (36 5)  (852 309)  (852 309)  LC_2 Logic Functioning bit
 (37 5)  (853 309)  (853 309)  LC_2 Logic Functioning bit
 (38 5)  (854 309)  (854 309)  LC_2 Logic Functioning bit
 (42 5)  (858 309)  (858 309)  LC_2 Logic Functioning bit
 (52 5)  (868 309)  (868 309)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (5 6)  (821 310)  (821 310)  routing T_16_19.sp4_v_b_3 <X> T_16_19.sp4_h_l_38
 (11 6)  (827 310)  (827 310)  routing T_16_19.sp4_v_b_9 <X> T_16_19.sp4_v_t_40
 (13 6)  (829 310)  (829 310)  routing T_16_19.sp4_v_b_9 <X> T_16_19.sp4_v_t_40
 (14 6)  (830 310)  (830 310)  routing T_16_19.bnr_op_4 <X> T_16_19.lc_trk_g1_4
 (16 6)  (832 310)  (832 310)  routing T_16_19.sp4_v_b_13 <X> T_16_19.lc_trk_g1_5
 (17 6)  (833 310)  (833 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (834 310)  (834 310)  routing T_16_19.sp4_v_b_13 <X> T_16_19.lc_trk_g1_5
 (25 6)  (841 310)  (841 310)  routing T_16_19.sp4_v_b_6 <X> T_16_19.lc_trk_g1_6
 (27 6)  (843 310)  (843 310)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 310)  (845 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 310)  (847 310)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 310)  (848 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 310)  (849 310)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 310)  (850 310)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (851 310)  (851 310)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.input_2_3
 (37 6)  (853 310)  (853 310)  LC_3 Logic Functioning bit
 (39 6)  (855 310)  (855 310)  LC_3 Logic Functioning bit
 (40 6)  (856 310)  (856 310)  LC_3 Logic Functioning bit
 (42 6)  (858 310)  (858 310)  LC_3 Logic Functioning bit
 (14 7)  (830 311)  (830 311)  routing T_16_19.bnr_op_4 <X> T_16_19.lc_trk_g1_4
 (17 7)  (833 311)  (833 311)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (18 7)  (834 311)  (834 311)  routing T_16_19.sp4_v_b_13 <X> T_16_19.lc_trk_g1_5
 (22 7)  (838 311)  (838 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (839 311)  (839 311)  routing T_16_19.sp4_v_b_6 <X> T_16_19.lc_trk_g1_6
 (29 7)  (845 311)  (845 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 311)  (846 311)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 311)  (847 311)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 311)  (848 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (850 311)  (850 311)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.input_2_3
 (35 7)  (851 311)  (851 311)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.input_2_3
 (36 7)  (852 311)  (852 311)  LC_3 Logic Functioning bit
 (40 7)  (856 311)  (856 311)  LC_3 Logic Functioning bit
 (42 7)  (858 311)  (858 311)  LC_3 Logic Functioning bit
 (6 8)  (822 312)  (822 312)  routing T_16_19.sp4_h_r_1 <X> T_16_19.sp4_v_b_6
 (11 8)  (827 312)  (827 312)  routing T_16_19.sp4_h_r_3 <X> T_16_19.sp4_v_b_8
 (14 8)  (830 312)  (830 312)  routing T_16_19.wire_logic_cluster/lc_0/out <X> T_16_19.lc_trk_g2_0
 (15 8)  (831 312)  (831 312)  routing T_16_19.sp4_v_t_28 <X> T_16_19.lc_trk_g2_1
 (16 8)  (832 312)  (832 312)  routing T_16_19.sp4_v_t_28 <X> T_16_19.lc_trk_g2_1
 (17 8)  (833 312)  (833 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (27 8)  (843 312)  (843 312)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 312)  (844 312)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 312)  (845 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 312)  (846 312)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 312)  (847 312)  routing T_16_19.lc_trk_g1_4 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 312)  (848 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 312)  (850 312)  routing T_16_19.lc_trk_g1_4 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 312)  (852 312)  LC_4 Logic Functioning bit
 (38 8)  (854 312)  (854 312)  LC_4 Logic Functioning bit
 (41 8)  (857 312)  (857 312)  LC_4 Logic Functioning bit
 (43 8)  (859 312)  (859 312)  LC_4 Logic Functioning bit
 (45 8)  (861 312)  (861 312)  LC_4 Logic Functioning bit
 (50 8)  (866 312)  (866 312)  Cascade bit: LH_LC04_inmux02_5

 (17 9)  (833 313)  (833 313)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (26 9)  (842 313)  (842 313)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 313)  (843 313)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 313)  (845 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (852 313)  (852 313)  LC_4 Logic Functioning bit
 (38 9)  (854 313)  (854 313)  LC_4 Logic Functioning bit
 (41 9)  (857 313)  (857 313)  LC_4 Logic Functioning bit
 (42 9)  (858 313)  (858 313)  LC_4 Logic Functioning bit
 (13 10)  (829 314)  (829 314)  routing T_16_19.sp4_h_r_8 <X> T_16_19.sp4_v_t_45
 (16 10)  (832 314)  (832 314)  routing T_16_19.sp12_v_t_10 <X> T_16_19.lc_trk_g2_5
 (17 10)  (833 314)  (833 314)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (21 10)  (837 314)  (837 314)  routing T_16_19.sp4_v_t_26 <X> T_16_19.lc_trk_g2_7
 (22 10)  (838 314)  (838 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (839 314)  (839 314)  routing T_16_19.sp4_v_t_26 <X> T_16_19.lc_trk_g2_7
 (26 10)  (842 314)  (842 314)  routing T_16_19.lc_trk_g0_7 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 314)  (843 314)  routing T_16_19.lc_trk_g1_1 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 314)  (845 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 314)  (847 314)  routing T_16_19.lc_trk_g0_4 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 314)  (848 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (852 314)  (852 314)  LC_5 Logic Functioning bit
 (37 10)  (853 314)  (853 314)  LC_5 Logic Functioning bit
 (38 10)  (854 314)  (854 314)  LC_5 Logic Functioning bit
 (39 10)  (855 314)  (855 314)  LC_5 Logic Functioning bit
 (41 10)  (857 314)  (857 314)  LC_5 Logic Functioning bit
 (43 10)  (859 314)  (859 314)  LC_5 Logic Functioning bit
 (8 11)  (824 315)  (824 315)  routing T_16_19.sp4_h_r_7 <X> T_16_19.sp4_v_t_42
 (9 11)  (825 315)  (825 315)  routing T_16_19.sp4_h_r_7 <X> T_16_19.sp4_v_t_42
 (12 11)  (828 315)  (828 315)  routing T_16_19.sp4_h_r_8 <X> T_16_19.sp4_v_t_45
 (21 11)  (837 315)  (837 315)  routing T_16_19.sp4_v_t_26 <X> T_16_19.lc_trk_g2_7
 (26 11)  (842 315)  (842 315)  routing T_16_19.lc_trk_g0_7 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 315)  (845 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (37 11)  (853 315)  (853 315)  LC_5 Logic Functioning bit
 (39 11)  (855 315)  (855 315)  LC_5 Logic Functioning bit
 (5 12)  (821 316)  (821 316)  routing T_16_19.sp4_v_b_9 <X> T_16_19.sp4_h_r_9
 (11 12)  (827 316)  (827 316)  routing T_16_19.sp4_h_r_6 <X> T_16_19.sp4_v_b_11
 (17 12)  (833 316)  (833 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (26 12)  (842 316)  (842 316)  routing T_16_19.lc_trk_g1_5 <X> T_16_19.wire_logic_cluster/lc_6/in_0
 (28 12)  (844 316)  (844 316)  routing T_16_19.lc_trk_g2_5 <X> T_16_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 316)  (845 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 316)  (846 316)  routing T_16_19.lc_trk_g2_5 <X> T_16_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 316)  (848 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 316)  (849 316)  routing T_16_19.lc_trk_g2_1 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 316)  (852 316)  LC_6 Logic Functioning bit
 (37 12)  (853 316)  (853 316)  LC_6 Logic Functioning bit
 (38 12)  (854 316)  (854 316)  LC_6 Logic Functioning bit
 (41 12)  (857 316)  (857 316)  LC_6 Logic Functioning bit
 (43 12)  (859 316)  (859 316)  LC_6 Logic Functioning bit
 (50 12)  (866 316)  (866 316)  Cascade bit: LH_LC06_inmux02_5

 (3 13)  (819 317)  (819 317)  routing T_16_19.sp12_h_l_22 <X> T_16_19.sp12_h_r_1
 (6 13)  (822 317)  (822 317)  routing T_16_19.sp4_v_b_9 <X> T_16_19.sp4_h_r_9
 (18 13)  (834 317)  (834 317)  routing T_16_19.sp4_r_v_b_41 <X> T_16_19.lc_trk_g3_1
 (27 13)  (843 317)  (843 317)  routing T_16_19.lc_trk_g1_5 <X> T_16_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 317)  (845 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (37 13)  (853 317)  (853 317)  LC_6 Logic Functioning bit
 (41 13)  (857 317)  (857 317)  LC_6 Logic Functioning bit
 (43 13)  (859 317)  (859 317)  LC_6 Logic Functioning bit
 (8 14)  (824 318)  (824 318)  routing T_16_19.sp4_h_r_10 <X> T_16_19.sp4_h_l_47
 (13 14)  (829 318)  (829 318)  routing T_16_19.sp4_h_r_11 <X> T_16_19.sp4_v_t_46
 (14 14)  (830 318)  (830 318)  routing T_16_19.wire_logic_cluster/lc_4/out <X> T_16_19.lc_trk_g3_4
 (21 14)  (837 318)  (837 318)  routing T_16_19.sp4_v_t_26 <X> T_16_19.lc_trk_g3_7
 (22 14)  (838 318)  (838 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (839 318)  (839 318)  routing T_16_19.sp4_v_t_26 <X> T_16_19.lc_trk_g3_7
 (26 14)  (842 318)  (842 318)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 318)  (843 318)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 318)  (845 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 318)  (848 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 318)  (849 318)  routing T_16_19.lc_trk_g2_0 <X> T_16_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (851 318)  (851 318)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.input_2_7
 (36 14)  (852 318)  (852 318)  LC_7 Logic Functioning bit
 (37 14)  (853 318)  (853 318)  LC_7 Logic Functioning bit
 (45 14)  (861 318)  (861 318)  LC_7 Logic Functioning bit
 (48 14)  (864 318)  (864 318)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (51 14)  (867 318)  (867 318)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (12 15)  (828 319)  (828 319)  routing T_16_19.sp4_h_r_11 <X> T_16_19.sp4_v_t_46
 (17 15)  (833 319)  (833 319)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (21 15)  (837 319)  (837 319)  routing T_16_19.sp4_v_t_26 <X> T_16_19.lc_trk_g3_7
 (22 15)  (838 319)  (838 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (839 319)  (839 319)  routing T_16_19.sp4_v_b_46 <X> T_16_19.lc_trk_g3_6
 (24 15)  (840 319)  (840 319)  routing T_16_19.sp4_v_b_46 <X> T_16_19.lc_trk_g3_6
 (26 15)  (842 319)  (842 319)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 319)  (844 319)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 319)  (845 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 319)  (846 319)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_7/in_1
 (32 15)  (848 319)  (848 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (849 319)  (849 319)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.input_2_7
 (34 15)  (850 319)  (850 319)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.input_2_7
 (35 15)  (851 319)  (851 319)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.input_2_7
 (36 15)  (852 319)  (852 319)  LC_7 Logic Functioning bit
 (37 15)  (853 319)  (853 319)  LC_7 Logic Functioning bit
 (40 15)  (856 319)  (856 319)  LC_7 Logic Functioning bit
 (42 15)  (858 319)  (858 319)  LC_7 Logic Functioning bit
 (51 15)  (867 319)  (867 319)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_17_19

 (0 0)  (874 304)  (874 304)  Negative Clock bit

 (5 0)  (879 304)  (879 304)  routing T_17_19.sp4_h_l_44 <X> T_17_19.sp4_h_r_0
 (22 0)  (896 304)  (896 304)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (898 304)  (898 304)  routing T_17_19.bot_op_3 <X> T_17_19.lc_trk_g0_3
 (25 0)  (899 304)  (899 304)  routing T_17_19.sp4_h_l_7 <X> T_17_19.lc_trk_g0_2
 (27 0)  (901 304)  (901 304)  routing T_17_19.lc_trk_g1_4 <X> T_17_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 304)  (903 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 304)  (904 304)  routing T_17_19.lc_trk_g1_4 <X> T_17_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (905 304)  (905 304)  routing T_17_19.lc_trk_g0_7 <X> T_17_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 304)  (906 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (910 304)  (910 304)  LC_0 Logic Functioning bit
 (37 0)  (911 304)  (911 304)  LC_0 Logic Functioning bit
 (38 0)  (912 304)  (912 304)  LC_0 Logic Functioning bit
 (41 0)  (915 304)  (915 304)  LC_0 Logic Functioning bit
 (43 0)  (917 304)  (917 304)  LC_0 Logic Functioning bit
 (4 1)  (878 305)  (878 305)  routing T_17_19.sp4_h_l_44 <X> T_17_19.sp4_h_r_0
 (22 1)  (896 305)  (896 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (897 305)  (897 305)  routing T_17_19.sp4_h_l_7 <X> T_17_19.lc_trk_g0_2
 (24 1)  (898 305)  (898 305)  routing T_17_19.sp4_h_l_7 <X> T_17_19.lc_trk_g0_2
 (25 1)  (899 305)  (899 305)  routing T_17_19.sp4_h_l_7 <X> T_17_19.lc_trk_g0_2
 (26 1)  (900 305)  (900 305)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 305)  (901 305)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 305)  (902 305)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 305)  (903 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 305)  (905 305)  routing T_17_19.lc_trk_g0_7 <X> T_17_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 305)  (906 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (907 305)  (907 305)  routing T_17_19.lc_trk_g3_1 <X> T_17_19.input_2_0
 (34 1)  (908 305)  (908 305)  routing T_17_19.lc_trk_g3_1 <X> T_17_19.input_2_0
 (36 1)  (910 305)  (910 305)  LC_0 Logic Functioning bit
 (37 1)  (911 305)  (911 305)  LC_0 Logic Functioning bit
 (38 1)  (912 305)  (912 305)  LC_0 Logic Functioning bit
 (41 1)  (915 305)  (915 305)  LC_0 Logic Functioning bit
 (42 1)  (916 305)  (916 305)  LC_0 Logic Functioning bit
 (0 2)  (874 306)  (874 306)  routing T_17_19.glb_netwk_6 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (1 2)  (875 306)  (875 306)  routing T_17_19.glb_netwk_6 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (2 2)  (876 306)  (876 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (879 306)  (879 306)  routing T_17_19.sp4_v_b_0 <X> T_17_19.sp4_h_l_37
 (11 2)  (885 306)  (885 306)  routing T_17_19.sp4_h_l_44 <X> T_17_19.sp4_v_t_39
 (22 2)  (896 306)  (896 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (897 306)  (897 306)  routing T_17_19.sp4_h_r_7 <X> T_17_19.lc_trk_g0_7
 (24 2)  (898 306)  (898 306)  routing T_17_19.sp4_h_r_7 <X> T_17_19.lc_trk_g0_7
 (27 2)  (901 306)  (901 306)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 306)  (902 306)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 306)  (903 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 306)  (904 306)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 306)  (906 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 306)  (908 306)  routing T_17_19.lc_trk_g1_3 <X> T_17_19.wire_logic_cluster/lc_1/in_3
 (37 2)  (911 306)  (911 306)  LC_1 Logic Functioning bit
 (38 2)  (912 306)  (912 306)  LC_1 Logic Functioning bit
 (39 2)  (913 306)  (913 306)  LC_1 Logic Functioning bit
 (40 2)  (914 306)  (914 306)  LC_1 Logic Functioning bit
 (41 2)  (915 306)  (915 306)  LC_1 Logic Functioning bit
 (42 2)  (916 306)  (916 306)  LC_1 Logic Functioning bit
 (43 2)  (917 306)  (917 306)  LC_1 Logic Functioning bit
 (46 2)  (920 306)  (920 306)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (924 306)  (924 306)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (889 307)  (889 307)  routing T_17_19.bot_op_4 <X> T_17_19.lc_trk_g0_4
 (17 3)  (891 307)  (891 307)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (21 3)  (895 307)  (895 307)  routing T_17_19.sp4_h_r_7 <X> T_17_19.lc_trk_g0_7
 (31 3)  (905 307)  (905 307)  routing T_17_19.lc_trk_g1_3 <X> T_17_19.wire_logic_cluster/lc_1/in_3
 (37 3)  (911 307)  (911 307)  LC_1 Logic Functioning bit
 (38 3)  (912 307)  (912 307)  LC_1 Logic Functioning bit
 (39 3)  (913 307)  (913 307)  LC_1 Logic Functioning bit
 (40 3)  (914 307)  (914 307)  LC_1 Logic Functioning bit
 (41 3)  (915 307)  (915 307)  LC_1 Logic Functioning bit
 (42 3)  (916 307)  (916 307)  LC_1 Logic Functioning bit
 (43 3)  (917 307)  (917 307)  LC_1 Logic Functioning bit
 (1 4)  (875 308)  (875 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (5 4)  (879 308)  (879 308)  routing T_17_19.sp4_v_b_3 <X> T_17_19.sp4_h_r_3
 (8 4)  (882 308)  (882 308)  routing T_17_19.sp4_v_b_4 <X> T_17_19.sp4_h_r_4
 (9 4)  (883 308)  (883 308)  routing T_17_19.sp4_v_b_4 <X> T_17_19.sp4_h_r_4
 (15 4)  (889 308)  (889 308)  routing T_17_19.sp4_h_r_1 <X> T_17_19.lc_trk_g1_1
 (16 4)  (890 308)  (890 308)  routing T_17_19.sp4_h_r_1 <X> T_17_19.lc_trk_g1_1
 (17 4)  (891 308)  (891 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (895 308)  (895 308)  routing T_17_19.wire_logic_cluster/lc_3/out <X> T_17_19.lc_trk_g1_3
 (22 4)  (896 308)  (896 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (32 4)  (906 308)  (906 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 308)  (907 308)  routing T_17_19.lc_trk_g2_1 <X> T_17_19.wire_logic_cluster/lc_2/in_3
 (41 4)  (915 308)  (915 308)  LC_2 Logic Functioning bit
 (43 4)  (917 308)  (917 308)  LC_2 Logic Functioning bit
 (1 5)  (875 309)  (875 309)  routing T_17_19.lc_trk_g0_2 <X> T_17_19.wire_logic_cluster/lc_7/cen
 (6 5)  (880 309)  (880 309)  routing T_17_19.sp4_v_b_3 <X> T_17_19.sp4_h_r_3
 (15 5)  (889 309)  (889 309)  routing T_17_19.sp4_v_t_5 <X> T_17_19.lc_trk_g1_0
 (16 5)  (890 309)  (890 309)  routing T_17_19.sp4_v_t_5 <X> T_17_19.lc_trk_g1_0
 (17 5)  (891 309)  (891 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (18 5)  (892 309)  (892 309)  routing T_17_19.sp4_h_r_1 <X> T_17_19.lc_trk_g1_1
 (27 5)  (901 309)  (901 309)  routing T_17_19.lc_trk_g1_1 <X> T_17_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 309)  (903 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (40 5)  (914 309)  (914 309)  LC_2 Logic Functioning bit
 (42 5)  (916 309)  (916 309)  LC_2 Logic Functioning bit
 (6 6)  (880 310)  (880 310)  routing T_17_19.sp4_v_b_0 <X> T_17_19.sp4_v_t_38
 (11 6)  (885 310)  (885 310)  routing T_17_19.sp4_v_b_2 <X> T_17_19.sp4_v_t_40
 (14 6)  (888 310)  (888 310)  routing T_17_19.wire_logic_cluster/lc_4/out <X> T_17_19.lc_trk_g1_4
 (26 6)  (900 310)  (900 310)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (901 310)  (901 310)  routing T_17_19.lc_trk_g1_3 <X> T_17_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 310)  (903 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (905 310)  (905 310)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 310)  (906 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 310)  (907 310)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 310)  (908 310)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 310)  (910 310)  LC_3 Logic Functioning bit
 (43 6)  (917 310)  (917 310)  LC_3 Logic Functioning bit
 (45 6)  (919 310)  (919 310)  LC_3 Logic Functioning bit
 (46 6)  (920 310)  (920 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (924 310)  (924 310)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (926 310)  (926 310)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (5 7)  (879 311)  (879 311)  routing T_17_19.sp4_v_b_0 <X> T_17_19.sp4_v_t_38
 (12 7)  (886 311)  (886 311)  routing T_17_19.sp4_v_b_2 <X> T_17_19.sp4_v_t_40
 (17 7)  (891 311)  (891 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (28 7)  (902 311)  (902 311)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 311)  (903 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 311)  (904 311)  routing T_17_19.lc_trk_g1_3 <X> T_17_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 311)  (905 311)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 311)  (910 311)  LC_3 Logic Functioning bit
 (37 7)  (911 311)  (911 311)  LC_3 Logic Functioning bit
 (38 7)  (912 311)  (912 311)  LC_3 Logic Functioning bit
 (39 7)  (913 311)  (913 311)  LC_3 Logic Functioning bit
 (41 7)  (915 311)  (915 311)  LC_3 Logic Functioning bit
 (43 7)  (917 311)  (917 311)  LC_3 Logic Functioning bit
 (45 7)  (919 311)  (919 311)  LC_3 Logic Functioning bit
 (51 7)  (925 311)  (925 311)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (927 311)  (927 311)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (15 8)  (889 312)  (889 312)  routing T_17_19.tnl_op_1 <X> T_17_19.lc_trk_g2_1
 (17 8)  (891 312)  (891 312)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (27 8)  (901 312)  (901 312)  routing T_17_19.lc_trk_g1_0 <X> T_17_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 312)  (903 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (906 312)  (906 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (910 312)  (910 312)  LC_4 Logic Functioning bit
 (37 8)  (911 312)  (911 312)  LC_4 Logic Functioning bit
 (38 8)  (912 312)  (912 312)  LC_4 Logic Functioning bit
 (39 8)  (913 312)  (913 312)  LC_4 Logic Functioning bit
 (41 8)  (915 312)  (915 312)  LC_4 Logic Functioning bit
 (43 8)  (917 312)  (917 312)  LC_4 Logic Functioning bit
 (8 9)  (882 313)  (882 313)  routing T_17_19.sp4_h_l_42 <X> T_17_19.sp4_v_b_7
 (9 9)  (883 313)  (883 313)  routing T_17_19.sp4_h_l_42 <X> T_17_19.sp4_v_b_7
 (18 9)  (892 313)  (892 313)  routing T_17_19.tnl_op_1 <X> T_17_19.lc_trk_g2_1
 (31 9)  (905 313)  (905 313)  routing T_17_19.lc_trk_g0_3 <X> T_17_19.wire_logic_cluster/lc_4/in_3
 (36 9)  (910 313)  (910 313)  LC_4 Logic Functioning bit
 (37 9)  (911 313)  (911 313)  LC_4 Logic Functioning bit
 (38 9)  (912 313)  (912 313)  LC_4 Logic Functioning bit
 (39 9)  (913 313)  (913 313)  LC_4 Logic Functioning bit
 (41 9)  (915 313)  (915 313)  LC_4 Logic Functioning bit
 (43 9)  (917 313)  (917 313)  LC_4 Logic Functioning bit
 (15 10)  (889 314)  (889 314)  routing T_17_19.tnl_op_5 <X> T_17_19.lc_trk_g2_5
 (17 10)  (891 314)  (891 314)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (8 11)  (882 315)  (882 315)  routing T_17_19.sp4_h_r_1 <X> T_17_19.sp4_v_t_42
 (9 11)  (883 315)  (883 315)  routing T_17_19.sp4_h_r_1 <X> T_17_19.sp4_v_t_42
 (10 11)  (884 315)  (884 315)  routing T_17_19.sp4_h_r_1 <X> T_17_19.sp4_v_t_42
 (18 11)  (892 315)  (892 315)  routing T_17_19.tnl_op_5 <X> T_17_19.lc_trk_g2_5
 (6 12)  (880 316)  (880 316)  routing T_17_19.sp4_v_t_43 <X> T_17_19.sp4_v_b_9
 (15 12)  (889 316)  (889 316)  routing T_17_19.tnl_op_1 <X> T_17_19.lc_trk_g3_1
 (17 12)  (891 316)  (891 316)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (22 12)  (896 316)  (896 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (27 12)  (901 316)  (901 316)  routing T_17_19.lc_trk_g1_0 <X> T_17_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 316)  (903 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (906 316)  (906 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (42 12)  (916 316)  (916 316)  LC_6 Logic Functioning bit
 (5 13)  (879 317)  (879 317)  routing T_17_19.sp4_v_t_43 <X> T_17_19.sp4_v_b_9
 (18 13)  (892 317)  (892 317)  routing T_17_19.tnl_op_1 <X> T_17_19.lc_trk_g3_1
 (31 13)  (905 317)  (905 317)  routing T_17_19.lc_trk_g0_3 <X> T_17_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (906 317)  (906 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (908 317)  (908 317)  routing T_17_19.lc_trk_g1_1 <X> T_17_19.input_2_6
 (42 13)  (916 317)  (916 317)  LC_6 Logic Functioning bit
 (46 13)  (920 317)  (920 317)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (1 14)  (875 318)  (875 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (889 318)  (889 318)  routing T_17_19.tnl_op_5 <X> T_17_19.lc_trk_g3_5
 (17 14)  (891 318)  (891 318)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (22 14)  (896 318)  (896 318)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (898 318)  (898 318)  routing T_17_19.tnl_op_7 <X> T_17_19.lc_trk_g3_7
 (1 15)  (875 319)  (875 319)  routing T_17_19.lc_trk_g0_4 <X> T_17_19.wire_logic_cluster/lc_7/s_r
 (9 15)  (883 319)  (883 319)  routing T_17_19.sp4_v_b_10 <X> T_17_19.sp4_v_t_47
 (18 15)  (892 319)  (892 319)  routing T_17_19.tnl_op_5 <X> T_17_19.lc_trk_g3_5
 (21 15)  (895 319)  (895 319)  routing T_17_19.tnl_op_7 <X> T_17_19.lc_trk_g3_7


LogicTile_18_19

 (5 0)  (933 304)  (933 304)  routing T_18_19.sp4_v_b_0 <X> T_18_19.sp4_h_r_0
 (12 0)  (940 304)  (940 304)  routing T_18_19.sp4_v_t_39 <X> T_18_19.sp4_h_r_2
 (14 0)  (942 304)  (942 304)  routing T_18_19.wire_logic_cluster/lc_0/out <X> T_18_19.lc_trk_g0_0
 (17 0)  (945 304)  (945 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (29 0)  (957 304)  (957 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 304)  (959 304)  routing T_18_19.lc_trk_g0_5 <X> T_18_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 304)  (960 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (963 304)  (963 304)  routing T_18_19.lc_trk_g3_5 <X> T_18_19.input_2_0
 (36 0)  (964 304)  (964 304)  LC_0 Logic Functioning bit
 (38 0)  (966 304)  (966 304)  LC_0 Logic Functioning bit
 (41 0)  (969 304)  (969 304)  LC_0 Logic Functioning bit
 (43 0)  (971 304)  (971 304)  LC_0 Logic Functioning bit
 (46 0)  (974 304)  (974 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (6 1)  (934 305)  (934 305)  routing T_18_19.sp4_v_b_0 <X> T_18_19.sp4_h_r_0
 (8 1)  (936 305)  (936 305)  routing T_18_19.sp4_h_r_1 <X> T_18_19.sp4_v_b_1
 (17 1)  (945 305)  (945 305)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (27 1)  (955 305)  (955 305)  routing T_18_19.lc_trk_g3_1 <X> T_18_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 305)  (956 305)  routing T_18_19.lc_trk_g3_1 <X> T_18_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 305)  (957 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (960 305)  (960 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (961 305)  (961 305)  routing T_18_19.lc_trk_g3_5 <X> T_18_19.input_2_0
 (34 1)  (962 305)  (962 305)  routing T_18_19.lc_trk_g3_5 <X> T_18_19.input_2_0
 (40 1)  (968 305)  (968 305)  LC_0 Logic Functioning bit
 (47 1)  (975 305)  (975 305)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (979 305)  (979 305)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (53 1)  (981 305)  (981 305)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (928 306)  (928 306)  routing T_18_19.glb_netwk_6 <X> T_18_19.wire_logic_cluster/lc_7/clk
 (1 2)  (929 306)  (929 306)  routing T_18_19.glb_netwk_6 <X> T_18_19.wire_logic_cluster/lc_7/clk
 (2 2)  (930 306)  (930 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (942 306)  (942 306)  routing T_18_19.wire_logic_cluster/lc_4/out <X> T_18_19.lc_trk_g0_4
 (15 2)  (943 306)  (943 306)  routing T_18_19.sp4_h_r_13 <X> T_18_19.lc_trk_g0_5
 (16 2)  (944 306)  (944 306)  routing T_18_19.sp4_h_r_13 <X> T_18_19.lc_trk_g0_5
 (17 2)  (945 306)  (945 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (946 306)  (946 306)  routing T_18_19.sp4_h_r_13 <X> T_18_19.lc_trk_g0_5
 (25 2)  (953 306)  (953 306)  routing T_18_19.sp4_h_l_11 <X> T_18_19.lc_trk_g0_6
 (26 2)  (954 306)  (954 306)  routing T_18_19.lc_trk_g1_4 <X> T_18_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (955 306)  (955 306)  routing T_18_19.lc_trk_g1_7 <X> T_18_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 306)  (957 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 306)  (958 306)  routing T_18_19.lc_trk_g1_7 <X> T_18_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (960 306)  (960 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 306)  (962 306)  routing T_18_19.lc_trk_g1_1 <X> T_18_19.wire_logic_cluster/lc_1/in_3
 (38 2)  (966 306)  (966 306)  LC_1 Logic Functioning bit
 (39 2)  (967 306)  (967 306)  LC_1 Logic Functioning bit
 (45 2)  (973 306)  (973 306)  LC_1 Logic Functioning bit
 (50 2)  (978 306)  (978 306)  Cascade bit: LH_LC01_inmux02_5

 (17 3)  (945 307)  (945 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (950 307)  (950 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (951 307)  (951 307)  routing T_18_19.sp4_h_l_11 <X> T_18_19.lc_trk_g0_6
 (24 3)  (952 307)  (952 307)  routing T_18_19.sp4_h_l_11 <X> T_18_19.lc_trk_g0_6
 (25 3)  (953 307)  (953 307)  routing T_18_19.sp4_h_l_11 <X> T_18_19.lc_trk_g0_6
 (27 3)  (955 307)  (955 307)  routing T_18_19.lc_trk_g1_4 <X> T_18_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 307)  (957 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 307)  (958 307)  routing T_18_19.lc_trk_g1_7 <X> T_18_19.wire_logic_cluster/lc_1/in_1
 (37 3)  (965 307)  (965 307)  LC_1 Logic Functioning bit
 (38 3)  (966 307)  (966 307)  LC_1 Logic Functioning bit
 (39 3)  (967 307)  (967 307)  LC_1 Logic Functioning bit
 (42 3)  (970 307)  (970 307)  LC_1 Logic Functioning bit
 (51 3)  (979 307)  (979 307)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (6 4)  (934 308)  (934 308)  routing T_18_19.sp4_v_t_37 <X> T_18_19.sp4_v_b_3
 (17 4)  (945 308)  (945 308)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (946 308)  (946 308)  routing T_18_19.wire_logic_cluster/lc_1/out <X> T_18_19.lc_trk_g1_1
 (5 5)  (933 309)  (933 309)  routing T_18_19.sp4_v_t_37 <X> T_18_19.sp4_v_b_3
 (8 6)  (936 310)  (936 310)  routing T_18_19.sp4_h_r_8 <X> T_18_19.sp4_h_l_41
 (10 6)  (938 310)  (938 310)  routing T_18_19.sp4_h_r_8 <X> T_18_19.sp4_h_l_41
 (13 6)  (941 310)  (941 310)  routing T_18_19.sp4_v_b_5 <X> T_18_19.sp4_v_t_40
 (14 6)  (942 310)  (942 310)  routing T_18_19.sp4_h_l_9 <X> T_18_19.lc_trk_g1_4
 (17 6)  (945 310)  (945 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (946 310)  (946 310)  routing T_18_19.wire_logic_cluster/lc_5/out <X> T_18_19.lc_trk_g1_5
 (22 6)  (950 310)  (950 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (26 6)  (954 310)  (954 310)  routing T_18_19.lc_trk_g1_4 <X> T_18_19.wire_logic_cluster/lc_3/in_0
 (29 6)  (957 310)  (957 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 310)  (958 310)  routing T_18_19.lc_trk_g0_4 <X> T_18_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 310)  (960 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 310)  (961 310)  routing T_18_19.lc_trk_g3_3 <X> T_18_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 310)  (962 310)  routing T_18_19.lc_trk_g3_3 <X> T_18_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 310)  (964 310)  LC_3 Logic Functioning bit
 (38 6)  (966 310)  (966 310)  LC_3 Logic Functioning bit
 (41 6)  (969 310)  (969 310)  LC_3 Logic Functioning bit
 (43 6)  (971 310)  (971 310)  LC_3 Logic Functioning bit
 (9 7)  (937 311)  (937 311)  routing T_18_19.sp4_v_b_4 <X> T_18_19.sp4_v_t_41
 (14 7)  (942 311)  (942 311)  routing T_18_19.sp4_h_l_9 <X> T_18_19.lc_trk_g1_4
 (15 7)  (943 311)  (943 311)  routing T_18_19.sp4_h_l_9 <X> T_18_19.lc_trk_g1_4
 (16 7)  (944 311)  (944 311)  routing T_18_19.sp4_h_l_9 <X> T_18_19.lc_trk_g1_4
 (17 7)  (945 311)  (945 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (27 7)  (955 311)  (955 311)  routing T_18_19.lc_trk_g1_4 <X> T_18_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 311)  (957 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 311)  (959 311)  routing T_18_19.lc_trk_g3_3 <X> T_18_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (964 311)  (964 311)  LC_3 Logic Functioning bit
 (38 7)  (966 311)  (966 311)  LC_3 Logic Functioning bit
 (40 7)  (968 311)  (968 311)  LC_3 Logic Functioning bit
 (42 7)  (970 311)  (970 311)  LC_3 Logic Functioning bit
 (47 7)  (975 311)  (975 311)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (16 8)  (944 312)  (944 312)  routing T_18_19.sp4_v_t_12 <X> T_18_19.lc_trk_g2_1
 (17 8)  (945 312)  (945 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (946 312)  (946 312)  routing T_18_19.sp4_v_t_12 <X> T_18_19.lc_trk_g2_1
 (22 8)  (950 312)  (950 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (29 8)  (957 312)  (957 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (960 312)  (960 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 312)  (961 312)  routing T_18_19.lc_trk_g2_1 <X> T_18_19.wire_logic_cluster/lc_4/in_3
 (37 8)  (965 312)  (965 312)  LC_4 Logic Functioning bit
 (39 8)  (967 312)  (967 312)  LC_4 Logic Functioning bit
 (45 8)  (973 312)  (973 312)  LC_4 Logic Functioning bit
 (50 8)  (978 312)  (978 312)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (932 313)  (932 313)  routing T_18_19.sp4_h_l_47 <X> T_18_19.sp4_h_r_6
 (6 9)  (934 313)  (934 313)  routing T_18_19.sp4_h_l_47 <X> T_18_19.sp4_h_r_6
 (9 9)  (937 313)  (937 313)  routing T_18_19.sp4_v_t_42 <X> T_18_19.sp4_v_b_7
 (22 9)  (950 313)  (950 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (951 313)  (951 313)  routing T_18_19.sp4_h_l_15 <X> T_18_19.lc_trk_g2_2
 (24 9)  (952 313)  (952 313)  routing T_18_19.sp4_h_l_15 <X> T_18_19.lc_trk_g2_2
 (25 9)  (953 313)  (953 313)  routing T_18_19.sp4_h_l_15 <X> T_18_19.lc_trk_g2_2
 (27 9)  (955 313)  (955 313)  routing T_18_19.lc_trk_g3_1 <X> T_18_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 313)  (956 313)  routing T_18_19.lc_trk_g3_1 <X> T_18_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 313)  (957 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (964 313)  (964 313)  LC_4 Logic Functioning bit
 (37 9)  (965 313)  (965 313)  LC_4 Logic Functioning bit
 (38 9)  (966 313)  (966 313)  LC_4 Logic Functioning bit
 (42 9)  (970 313)  (970 313)  LC_4 Logic Functioning bit
 (46 9)  (974 313)  (974 313)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (12 10)  (940 314)  (940 314)  routing T_18_19.sp4_v_t_45 <X> T_18_19.sp4_h_l_45
 (13 10)  (941 314)  (941 314)  routing T_18_19.sp4_v_b_8 <X> T_18_19.sp4_v_t_45
 (25 10)  (953 314)  (953 314)  routing T_18_19.wire_logic_cluster/lc_6/out <X> T_18_19.lc_trk_g2_6
 (29 10)  (957 314)  (957 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 314)  (959 314)  routing T_18_19.lc_trk_g1_5 <X> T_18_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 314)  (960 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 314)  (962 314)  routing T_18_19.lc_trk_g1_5 <X> T_18_19.wire_logic_cluster/lc_5/in_3
 (37 10)  (965 314)  (965 314)  LC_5 Logic Functioning bit
 (39 10)  (967 314)  (967 314)  LC_5 Logic Functioning bit
 (45 10)  (973 314)  (973 314)  LC_5 Logic Functioning bit
 (11 11)  (939 315)  (939 315)  routing T_18_19.sp4_v_t_45 <X> T_18_19.sp4_h_l_45
 (22 11)  (950 315)  (950 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (29 11)  (957 315)  (957 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (960 315)  (960 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (961 315)  (961 315)  routing T_18_19.lc_trk_g2_3 <X> T_18_19.input_2_5
 (35 11)  (963 315)  (963 315)  routing T_18_19.lc_trk_g2_3 <X> T_18_19.input_2_5
 (36 11)  (964 315)  (964 315)  LC_5 Logic Functioning bit
 (37 11)  (965 315)  (965 315)  LC_5 Logic Functioning bit
 (39 11)  (967 315)  (967 315)  LC_5 Logic Functioning bit
 (43 11)  (971 315)  (971 315)  LC_5 Logic Functioning bit
 (47 11)  (975 315)  (975 315)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (4 12)  (932 316)  (932 316)  routing T_18_19.sp4_h_l_38 <X> T_18_19.sp4_v_b_9
 (6 12)  (934 316)  (934 316)  routing T_18_19.sp4_h_l_38 <X> T_18_19.sp4_v_b_9
 (14 12)  (942 316)  (942 316)  routing T_18_19.sp4_h_r_40 <X> T_18_19.lc_trk_g3_0
 (17 12)  (945 316)  (945 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (949 316)  (949 316)  routing T_18_19.sp4_v_t_22 <X> T_18_19.lc_trk_g3_3
 (22 12)  (950 316)  (950 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (951 316)  (951 316)  routing T_18_19.sp4_v_t_22 <X> T_18_19.lc_trk_g3_3
 (26 12)  (954 316)  (954 316)  routing T_18_19.lc_trk_g2_6 <X> T_18_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (955 316)  (955 316)  routing T_18_19.lc_trk_g1_4 <X> T_18_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 316)  (957 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 316)  (958 316)  routing T_18_19.lc_trk_g1_4 <X> T_18_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 316)  (960 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 316)  (961 316)  routing T_18_19.lc_trk_g3_0 <X> T_18_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 316)  (962 316)  routing T_18_19.lc_trk_g3_0 <X> T_18_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (963 316)  (963 316)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.input_2_6
 (36 12)  (964 316)  (964 316)  LC_6 Logic Functioning bit
 (38 12)  (966 316)  (966 316)  LC_6 Logic Functioning bit
 (45 12)  (973 316)  (973 316)  LC_6 Logic Functioning bit
 (52 12)  (980 316)  (980 316)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (5 13)  (933 317)  (933 317)  routing T_18_19.sp4_h_l_38 <X> T_18_19.sp4_v_b_9
 (14 13)  (942 317)  (942 317)  routing T_18_19.sp4_h_r_40 <X> T_18_19.lc_trk_g3_0
 (15 13)  (943 317)  (943 317)  routing T_18_19.sp4_h_r_40 <X> T_18_19.lc_trk_g3_0
 (16 13)  (944 317)  (944 317)  routing T_18_19.sp4_h_r_40 <X> T_18_19.lc_trk_g3_0
 (17 13)  (945 317)  (945 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (21 13)  (949 317)  (949 317)  routing T_18_19.sp4_v_t_22 <X> T_18_19.lc_trk_g3_3
 (26 13)  (954 317)  (954 317)  routing T_18_19.lc_trk_g2_6 <X> T_18_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 317)  (956 317)  routing T_18_19.lc_trk_g2_6 <X> T_18_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 317)  (957 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (960 317)  (960 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (961 317)  (961 317)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.input_2_6
 (34 13)  (962 317)  (962 317)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.input_2_6
 (35 13)  (963 317)  (963 317)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.input_2_6
 (36 13)  (964 317)  (964 317)  LC_6 Logic Functioning bit
 (39 13)  (967 317)  (967 317)  LC_6 Logic Functioning bit
 (52 13)  (980 317)  (980 317)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (15 14)  (943 318)  (943 318)  routing T_18_19.sp4_h_r_45 <X> T_18_19.lc_trk_g3_5
 (16 14)  (944 318)  (944 318)  routing T_18_19.sp4_h_r_45 <X> T_18_19.lc_trk_g3_5
 (17 14)  (945 318)  (945 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (946 318)  (946 318)  routing T_18_19.sp4_h_r_45 <X> T_18_19.lc_trk_g3_5
 (22 14)  (950 318)  (950 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (951 318)  (951 318)  routing T_18_19.sp4_v_b_47 <X> T_18_19.lc_trk_g3_7
 (24 14)  (952 318)  (952 318)  routing T_18_19.sp4_v_b_47 <X> T_18_19.lc_trk_g3_7
 (26 14)  (954 318)  (954 318)  routing T_18_19.lc_trk_g1_4 <X> T_18_19.wire_logic_cluster/lc_7/in_0
 (29 14)  (957 318)  (957 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 318)  (958 318)  routing T_18_19.lc_trk_g0_6 <X> T_18_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 318)  (960 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 318)  (961 318)  routing T_18_19.lc_trk_g2_2 <X> T_18_19.wire_logic_cluster/lc_7/in_3
 (46 14)  (974 318)  (974 318)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (5 15)  (933 319)  (933 319)  routing T_18_19.sp4_h_l_44 <X> T_18_19.sp4_v_t_44
 (18 15)  (946 319)  (946 319)  routing T_18_19.sp4_h_r_45 <X> T_18_19.lc_trk_g3_5
 (27 15)  (955 319)  (955 319)  routing T_18_19.lc_trk_g1_4 <X> T_18_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 319)  (957 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 319)  (958 319)  routing T_18_19.lc_trk_g0_6 <X> T_18_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (959 319)  (959 319)  routing T_18_19.lc_trk_g2_2 <X> T_18_19.wire_logic_cluster/lc_7/in_3
 (40 15)  (968 319)  (968 319)  LC_7 Logic Functioning bit
 (42 15)  (970 319)  (970 319)  LC_7 Logic Functioning bit


LogicTile_19_19

 (0 0)  (982 304)  (982 304)  Negative Clock bit

 (25 0)  (1007 304)  (1007 304)  routing T_19_19.sp12_h_r_2 <X> T_19_19.lc_trk_g0_2
 (27 0)  (1009 304)  (1009 304)  routing T_19_19.lc_trk_g3_0 <X> T_19_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 304)  (1010 304)  routing T_19_19.lc_trk_g3_0 <X> T_19_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 304)  (1011 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (35 0)  (1017 304)  (1017 304)  routing T_19_19.lc_trk_g2_6 <X> T_19_19.input_2_0
 (36 0)  (1018 304)  (1018 304)  LC_0 Logic Functioning bit
 (39 0)  (1021 304)  (1021 304)  LC_0 Logic Functioning bit
 (41 0)  (1023 304)  (1023 304)  LC_0 Logic Functioning bit
 (42 0)  (1024 304)  (1024 304)  LC_0 Logic Functioning bit
 (44 0)  (1026 304)  (1026 304)  LC_0 Logic Functioning bit
 (45 0)  (1027 304)  (1027 304)  LC_0 Logic Functioning bit
 (3 1)  (985 305)  (985 305)  routing T_19_19.sp12_h_l_23 <X> T_19_19.sp12_v_b_0
 (22 1)  (1004 305)  (1004 305)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (1006 305)  (1006 305)  routing T_19_19.sp12_h_r_2 <X> T_19_19.lc_trk_g0_2
 (25 1)  (1007 305)  (1007 305)  routing T_19_19.sp12_h_r_2 <X> T_19_19.lc_trk_g0_2
 (32 1)  (1014 305)  (1014 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (1015 305)  (1015 305)  routing T_19_19.lc_trk_g2_6 <X> T_19_19.input_2_0
 (35 1)  (1017 305)  (1017 305)  routing T_19_19.lc_trk_g2_6 <X> T_19_19.input_2_0
 (36 1)  (1018 305)  (1018 305)  LC_0 Logic Functioning bit
 (39 1)  (1021 305)  (1021 305)  LC_0 Logic Functioning bit
 (41 1)  (1023 305)  (1023 305)  LC_0 Logic Functioning bit
 (42 1)  (1024 305)  (1024 305)  LC_0 Logic Functioning bit
 (48 1)  (1030 305)  (1030 305)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (1033 305)  (1033 305)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (982 306)  (982 306)  routing T_19_19.glb_netwk_6 <X> T_19_19.wire_logic_cluster/lc_7/clk
 (1 2)  (983 306)  (983 306)  routing T_19_19.glb_netwk_6 <X> T_19_19.wire_logic_cluster/lc_7/clk
 (2 2)  (984 306)  (984 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (986 306)  (986 306)  routing T_19_19.sp4_v_b_4 <X> T_19_19.sp4_v_t_37
 (6 2)  (988 306)  (988 306)  routing T_19_19.sp4_v_b_4 <X> T_19_19.sp4_v_t_37
 (12 2)  (994 306)  (994 306)  routing T_19_19.sp4_h_r_11 <X> T_19_19.sp4_h_l_39
 (27 2)  (1009 306)  (1009 306)  routing T_19_19.lc_trk_g3_1 <X> T_19_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 306)  (1010 306)  routing T_19_19.lc_trk_g3_1 <X> T_19_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 306)  (1011 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 306)  (1014 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 306)  (1018 306)  LC_1 Logic Functioning bit
 (39 2)  (1021 306)  (1021 306)  LC_1 Logic Functioning bit
 (41 2)  (1023 306)  (1023 306)  LC_1 Logic Functioning bit
 (42 2)  (1024 306)  (1024 306)  LC_1 Logic Functioning bit
 (44 2)  (1026 306)  (1026 306)  LC_1 Logic Functioning bit
 (45 2)  (1027 306)  (1027 306)  LC_1 Logic Functioning bit
 (53 2)  (1035 306)  (1035 306)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (13 3)  (995 307)  (995 307)  routing T_19_19.sp4_h_r_11 <X> T_19_19.sp4_h_l_39
 (36 3)  (1018 307)  (1018 307)  LC_1 Logic Functioning bit
 (39 3)  (1021 307)  (1021 307)  LC_1 Logic Functioning bit
 (41 3)  (1023 307)  (1023 307)  LC_1 Logic Functioning bit
 (42 3)  (1024 307)  (1024 307)  LC_1 Logic Functioning bit
 (47 3)  (1029 307)  (1029 307)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (0 4)  (982 308)  (982 308)  routing T_19_19.lc_trk_g2_2 <X> T_19_19.wire_logic_cluster/lc_7/cen
 (1 4)  (983 308)  (983 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (1003 308)  (1003 308)  routing T_19_19.wire_logic_cluster/lc_3/out <X> T_19_19.lc_trk_g1_3
 (22 4)  (1004 308)  (1004 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1007 308)  (1007 308)  routing T_19_19.wire_logic_cluster/lc_2/out <X> T_19_19.lc_trk_g1_2
 (27 4)  (1009 308)  (1009 308)  routing T_19_19.lc_trk_g1_2 <X> T_19_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 308)  (1011 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 308)  (1014 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 308)  (1018 308)  LC_2 Logic Functioning bit
 (39 4)  (1021 308)  (1021 308)  LC_2 Logic Functioning bit
 (41 4)  (1023 308)  (1023 308)  LC_2 Logic Functioning bit
 (42 4)  (1024 308)  (1024 308)  LC_2 Logic Functioning bit
 (44 4)  (1026 308)  (1026 308)  LC_2 Logic Functioning bit
 (45 4)  (1027 308)  (1027 308)  LC_2 Logic Functioning bit
 (53 4)  (1035 308)  (1035 308)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (1 5)  (983 309)  (983 309)  routing T_19_19.lc_trk_g2_2 <X> T_19_19.wire_logic_cluster/lc_7/cen
 (22 5)  (1004 309)  (1004 309)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1012 309)  (1012 309)  routing T_19_19.lc_trk_g1_2 <X> T_19_19.wire_logic_cluster/lc_2/in_1
 (36 5)  (1018 309)  (1018 309)  LC_2 Logic Functioning bit
 (39 5)  (1021 309)  (1021 309)  LC_2 Logic Functioning bit
 (41 5)  (1023 309)  (1023 309)  LC_2 Logic Functioning bit
 (42 5)  (1024 309)  (1024 309)  LC_2 Logic Functioning bit
 (51 5)  (1033 309)  (1033 309)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (9 6)  (991 310)  (991 310)  routing T_19_19.sp4_h_r_1 <X> T_19_19.sp4_h_l_41
 (10 6)  (992 310)  (992 310)  routing T_19_19.sp4_h_r_1 <X> T_19_19.sp4_h_l_41
 (14 6)  (996 310)  (996 310)  routing T_19_19.sp4_h_l_1 <X> T_19_19.lc_trk_g1_4
 (27 6)  (1009 310)  (1009 310)  routing T_19_19.lc_trk_g1_3 <X> T_19_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 310)  (1011 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 310)  (1014 310)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 310)  (1018 310)  LC_3 Logic Functioning bit
 (39 6)  (1021 310)  (1021 310)  LC_3 Logic Functioning bit
 (41 6)  (1023 310)  (1023 310)  LC_3 Logic Functioning bit
 (42 6)  (1024 310)  (1024 310)  LC_3 Logic Functioning bit
 (44 6)  (1026 310)  (1026 310)  LC_3 Logic Functioning bit
 (45 6)  (1027 310)  (1027 310)  LC_3 Logic Functioning bit
 (46 6)  (1028 310)  (1028 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (48 6)  (1030 310)  (1030 310)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (5 7)  (987 311)  (987 311)  routing T_19_19.sp4_h_l_38 <X> T_19_19.sp4_v_t_38
 (8 7)  (990 311)  (990 311)  routing T_19_19.sp4_v_b_1 <X> T_19_19.sp4_v_t_41
 (10 7)  (992 311)  (992 311)  routing T_19_19.sp4_v_b_1 <X> T_19_19.sp4_v_t_41
 (15 7)  (997 311)  (997 311)  routing T_19_19.sp4_h_l_1 <X> T_19_19.lc_trk_g1_4
 (16 7)  (998 311)  (998 311)  routing T_19_19.sp4_h_l_1 <X> T_19_19.lc_trk_g1_4
 (17 7)  (999 311)  (999 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (30 7)  (1012 311)  (1012 311)  routing T_19_19.lc_trk_g1_3 <X> T_19_19.wire_logic_cluster/lc_3/in_1
 (36 7)  (1018 311)  (1018 311)  LC_3 Logic Functioning bit
 (39 7)  (1021 311)  (1021 311)  LC_3 Logic Functioning bit
 (41 7)  (1023 311)  (1023 311)  LC_3 Logic Functioning bit
 (42 7)  (1024 311)  (1024 311)  LC_3 Logic Functioning bit
 (27 8)  (1009 312)  (1009 312)  routing T_19_19.lc_trk_g3_4 <X> T_19_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (1010 312)  (1010 312)  routing T_19_19.lc_trk_g3_4 <X> T_19_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 312)  (1011 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 312)  (1012 312)  routing T_19_19.lc_trk_g3_4 <X> T_19_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 312)  (1014 312)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 312)  (1018 312)  LC_4 Logic Functioning bit
 (39 8)  (1021 312)  (1021 312)  LC_4 Logic Functioning bit
 (41 8)  (1023 312)  (1023 312)  LC_4 Logic Functioning bit
 (42 8)  (1024 312)  (1024 312)  LC_4 Logic Functioning bit
 (44 8)  (1026 312)  (1026 312)  LC_4 Logic Functioning bit
 (45 8)  (1027 312)  (1027 312)  LC_4 Logic Functioning bit
 (22 9)  (1004 313)  (1004 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (1005 313)  (1005 313)  routing T_19_19.sp4_v_b_42 <X> T_19_19.lc_trk_g2_2
 (24 9)  (1006 313)  (1006 313)  routing T_19_19.sp4_v_b_42 <X> T_19_19.lc_trk_g2_2
 (36 9)  (1018 313)  (1018 313)  LC_4 Logic Functioning bit
 (39 9)  (1021 313)  (1021 313)  LC_4 Logic Functioning bit
 (41 9)  (1023 313)  (1023 313)  LC_4 Logic Functioning bit
 (42 9)  (1024 313)  (1024 313)  LC_4 Logic Functioning bit
 (46 9)  (1028 313)  (1028 313)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (12 10)  (994 314)  (994 314)  routing T_19_19.sp4_v_t_45 <X> T_19_19.sp4_h_l_45
 (29 10)  (1011 314)  (1011 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 314)  (1014 314)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 314)  (1018 314)  LC_5 Logic Functioning bit
 (39 10)  (1021 314)  (1021 314)  LC_5 Logic Functioning bit
 (41 10)  (1023 314)  (1023 314)  LC_5 Logic Functioning bit
 (42 10)  (1024 314)  (1024 314)  LC_5 Logic Functioning bit
 (44 10)  (1026 314)  (1026 314)  LC_5 Logic Functioning bit
 (45 10)  (1027 314)  (1027 314)  LC_5 Logic Functioning bit
 (47 10)  (1029 314)  (1029 314)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (8 11)  (990 315)  (990 315)  routing T_19_19.sp4_h_r_1 <X> T_19_19.sp4_v_t_42
 (9 11)  (991 315)  (991 315)  routing T_19_19.sp4_h_r_1 <X> T_19_19.sp4_v_t_42
 (10 11)  (992 315)  (992 315)  routing T_19_19.sp4_h_r_1 <X> T_19_19.sp4_v_t_42
 (11 11)  (993 315)  (993 315)  routing T_19_19.sp4_v_t_45 <X> T_19_19.sp4_h_l_45
 (22 11)  (1004 315)  (1004 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1007 315)  (1007 315)  routing T_19_19.sp4_r_v_b_38 <X> T_19_19.lc_trk_g2_6
 (30 11)  (1012 315)  (1012 315)  routing T_19_19.lc_trk_g0_2 <X> T_19_19.wire_logic_cluster/lc_5/in_1
 (36 11)  (1018 315)  (1018 315)  LC_5 Logic Functioning bit
 (39 11)  (1021 315)  (1021 315)  LC_5 Logic Functioning bit
 (41 11)  (1023 315)  (1023 315)  LC_5 Logic Functioning bit
 (42 11)  (1024 315)  (1024 315)  LC_5 Logic Functioning bit
 (4 12)  (986 316)  (986 316)  routing T_19_19.sp4_v_t_36 <X> T_19_19.sp4_v_b_9
 (6 12)  (988 316)  (988 316)  routing T_19_19.sp4_v_t_36 <X> T_19_19.sp4_v_b_9
 (14 12)  (996 316)  (996 316)  routing T_19_19.wire_logic_cluster/lc_0/out <X> T_19_19.lc_trk_g3_0
 (17 12)  (999 316)  (999 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1000 316)  (1000 316)  routing T_19_19.wire_logic_cluster/lc_1/out <X> T_19_19.lc_trk_g3_1
 (27 12)  (1009 316)  (1009 316)  routing T_19_19.lc_trk_g1_4 <X> T_19_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 316)  (1011 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 316)  (1012 316)  routing T_19_19.lc_trk_g1_4 <X> T_19_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 316)  (1014 316)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 316)  (1018 316)  LC_6 Logic Functioning bit
 (39 12)  (1021 316)  (1021 316)  LC_6 Logic Functioning bit
 (41 12)  (1023 316)  (1023 316)  LC_6 Logic Functioning bit
 (42 12)  (1024 316)  (1024 316)  LC_6 Logic Functioning bit
 (44 12)  (1026 316)  (1026 316)  LC_6 Logic Functioning bit
 (45 12)  (1027 316)  (1027 316)  LC_6 Logic Functioning bit
 (3 13)  (985 317)  (985 317)  routing T_19_19.sp12_h_l_22 <X> T_19_19.sp12_h_r_1
 (8 13)  (990 317)  (990 317)  routing T_19_19.sp4_h_l_47 <X> T_19_19.sp4_v_b_10
 (9 13)  (991 317)  (991 317)  routing T_19_19.sp4_h_l_47 <X> T_19_19.sp4_v_b_10
 (17 13)  (999 317)  (999 317)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (36 13)  (1018 317)  (1018 317)  LC_6 Logic Functioning bit
 (39 13)  (1021 317)  (1021 317)  LC_6 Logic Functioning bit
 (41 13)  (1023 317)  (1023 317)  LC_6 Logic Functioning bit
 (42 13)  (1024 317)  (1024 317)  LC_6 Logic Functioning bit
 (46 13)  (1028 317)  (1028 317)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (982 318)  (982 318)  routing T_19_19.lc_trk_g3_5 <X> T_19_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 318)  (983 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (12 14)  (994 318)  (994 318)  routing T_19_19.sp4_v_b_11 <X> T_19_19.sp4_h_l_46
 (14 14)  (996 318)  (996 318)  routing T_19_19.wire_logic_cluster/lc_4/out <X> T_19_19.lc_trk_g3_4
 (15 14)  (997 318)  (997 318)  routing T_19_19.sp4_h_l_24 <X> T_19_19.lc_trk_g3_5
 (16 14)  (998 318)  (998 318)  routing T_19_19.sp4_h_l_24 <X> T_19_19.lc_trk_g3_5
 (17 14)  (999 318)  (999 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (1000 318)  (1000 318)  routing T_19_19.sp4_h_l_24 <X> T_19_19.lc_trk_g3_5
 (21 14)  (1003 318)  (1003 318)  routing T_19_19.wire_logic_cluster/lc_7/out <X> T_19_19.lc_trk_g3_7
 (22 14)  (1004 318)  (1004 318)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (1009 318)  (1009 318)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 318)  (1010 318)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 318)  (1011 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 318)  (1012 318)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 318)  (1014 318)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 318)  (1018 318)  LC_7 Logic Functioning bit
 (39 14)  (1021 318)  (1021 318)  LC_7 Logic Functioning bit
 (41 14)  (1023 318)  (1023 318)  LC_7 Logic Functioning bit
 (42 14)  (1024 318)  (1024 318)  LC_7 Logic Functioning bit
 (44 14)  (1026 318)  (1026 318)  LC_7 Logic Functioning bit
 (45 14)  (1027 318)  (1027 318)  LC_7 Logic Functioning bit
 (0 15)  (982 319)  (982 319)  routing T_19_19.lc_trk_g3_5 <X> T_19_19.wire_logic_cluster/lc_7/s_r
 (1 15)  (983 319)  (983 319)  routing T_19_19.lc_trk_g3_5 <X> T_19_19.wire_logic_cluster/lc_7/s_r
 (17 15)  (999 319)  (999 319)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (1012 319)  (1012 319)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_7/in_1
 (36 15)  (1018 319)  (1018 319)  LC_7 Logic Functioning bit
 (39 15)  (1021 319)  (1021 319)  LC_7 Logic Functioning bit
 (41 15)  (1023 319)  (1023 319)  LC_7 Logic Functioning bit
 (42 15)  (1024 319)  (1024 319)  LC_7 Logic Functioning bit
 (51 15)  (1033 319)  (1033 319)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_20_19

 (5 0)  (1041 304)  (1041 304)  routing T_20_19.sp4_h_l_44 <X> T_20_19.sp4_h_r_0
 (17 0)  (1053 304)  (1053 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (21 0)  (1057 304)  (1057 304)  routing T_20_19.wire_logic_cluster/lc_3/out <X> T_20_19.lc_trk_g0_3
 (22 0)  (1058 304)  (1058 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (28 0)  (1064 304)  (1064 304)  routing T_20_19.lc_trk_g2_3 <X> T_20_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 304)  (1065 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 304)  (1068 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (1071 304)  (1071 304)  routing T_20_19.lc_trk_g3_5 <X> T_20_19.input_2_0
 (37 0)  (1073 304)  (1073 304)  LC_0 Logic Functioning bit
 (38 0)  (1074 304)  (1074 304)  LC_0 Logic Functioning bit
 (39 0)  (1075 304)  (1075 304)  LC_0 Logic Functioning bit
 (41 0)  (1077 304)  (1077 304)  LC_0 Logic Functioning bit
 (42 0)  (1078 304)  (1078 304)  LC_0 Logic Functioning bit
 (43 0)  (1079 304)  (1079 304)  LC_0 Logic Functioning bit
 (4 1)  (1040 305)  (1040 305)  routing T_20_19.sp4_h_l_44 <X> T_20_19.sp4_h_r_0
 (9 1)  (1045 305)  (1045 305)  routing T_20_19.sp4_v_t_36 <X> T_20_19.sp4_v_b_1
 (28 1)  (1064 305)  (1064 305)  routing T_20_19.lc_trk_g2_0 <X> T_20_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 305)  (1065 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 305)  (1066 305)  routing T_20_19.lc_trk_g2_3 <X> T_20_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (1067 305)  (1067 305)  routing T_20_19.lc_trk_g0_3 <X> T_20_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (1068 305)  (1068 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (1069 305)  (1069 305)  routing T_20_19.lc_trk_g3_5 <X> T_20_19.input_2_0
 (34 1)  (1070 305)  (1070 305)  routing T_20_19.lc_trk_g3_5 <X> T_20_19.input_2_0
 (36 1)  (1072 305)  (1072 305)  LC_0 Logic Functioning bit
 (37 1)  (1073 305)  (1073 305)  LC_0 Logic Functioning bit
 (38 1)  (1074 305)  (1074 305)  LC_0 Logic Functioning bit
 (40 1)  (1076 305)  (1076 305)  LC_0 Logic Functioning bit
 (41 1)  (1077 305)  (1077 305)  LC_0 Logic Functioning bit
 (42 1)  (1078 305)  (1078 305)  LC_0 Logic Functioning bit
 (0 2)  (1036 306)  (1036 306)  routing T_20_19.glb_netwk_6 <X> T_20_19.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 306)  (1037 306)  routing T_20_19.glb_netwk_6 <X> T_20_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 306)  (1038 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (1041 306)  (1041 306)  routing T_20_19.sp4_v_b_0 <X> T_20_19.sp4_h_l_37
 (11 2)  (1047 306)  (1047 306)  routing T_20_19.sp4_h_l_44 <X> T_20_19.sp4_v_t_39
 (12 2)  (1048 306)  (1048 306)  routing T_20_19.sp4_v_b_2 <X> T_20_19.sp4_h_l_39
 (21 2)  (1057 306)  (1057 306)  routing T_20_19.sp4_h_l_2 <X> T_20_19.lc_trk_g0_7
 (22 2)  (1058 306)  (1058 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (1059 306)  (1059 306)  routing T_20_19.sp4_h_l_2 <X> T_20_19.lc_trk_g0_7
 (24 2)  (1060 306)  (1060 306)  routing T_20_19.sp4_h_l_2 <X> T_20_19.lc_trk_g0_7
 (27 2)  (1063 306)  (1063 306)  routing T_20_19.lc_trk_g3_7 <X> T_20_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (1064 306)  (1064 306)  routing T_20_19.lc_trk_g3_7 <X> T_20_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 306)  (1065 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 306)  (1066 306)  routing T_20_19.lc_trk_g3_7 <X> T_20_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 306)  (1068 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 306)  (1069 306)  routing T_20_19.lc_trk_g3_3 <X> T_20_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 306)  (1070 306)  routing T_20_19.lc_trk_g3_3 <X> T_20_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 306)  (1072 306)  LC_1 Logic Functioning bit
 (37 2)  (1073 306)  (1073 306)  LC_1 Logic Functioning bit
 (38 2)  (1074 306)  (1074 306)  LC_1 Logic Functioning bit
 (39 2)  (1075 306)  (1075 306)  LC_1 Logic Functioning bit
 (41 2)  (1077 306)  (1077 306)  LC_1 Logic Functioning bit
 (42 2)  (1078 306)  (1078 306)  LC_1 Logic Functioning bit
 (43 2)  (1079 306)  (1079 306)  LC_1 Logic Functioning bit
 (50 2)  (1086 306)  (1086 306)  Cascade bit: LH_LC01_inmux02_5

 (3 3)  (1039 307)  (1039 307)  routing T_20_19.sp12_v_b_0 <X> T_20_19.sp12_h_l_23
 (14 3)  (1050 307)  (1050 307)  routing T_20_19.sp4_r_v_b_28 <X> T_20_19.lc_trk_g0_4
 (17 3)  (1053 307)  (1053 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (27 3)  (1063 307)  (1063 307)  routing T_20_19.lc_trk_g3_0 <X> T_20_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 307)  (1064 307)  routing T_20_19.lc_trk_g3_0 <X> T_20_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 307)  (1065 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 307)  (1066 307)  routing T_20_19.lc_trk_g3_7 <X> T_20_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (1067 307)  (1067 307)  routing T_20_19.lc_trk_g3_3 <X> T_20_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (1072 307)  (1072 307)  LC_1 Logic Functioning bit
 (37 3)  (1073 307)  (1073 307)  LC_1 Logic Functioning bit
 (38 3)  (1074 307)  (1074 307)  LC_1 Logic Functioning bit
 (39 3)  (1075 307)  (1075 307)  LC_1 Logic Functioning bit
 (40 3)  (1076 307)  (1076 307)  LC_1 Logic Functioning bit
 (41 3)  (1077 307)  (1077 307)  LC_1 Logic Functioning bit
 (42 3)  (1078 307)  (1078 307)  LC_1 Logic Functioning bit
 (43 3)  (1079 307)  (1079 307)  LC_1 Logic Functioning bit
 (3 4)  (1039 308)  (1039 308)  routing T_20_19.sp12_v_b_0 <X> T_20_19.sp12_h_r_0
 (28 4)  (1064 308)  (1064 308)  routing T_20_19.lc_trk_g2_5 <X> T_20_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 308)  (1065 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 308)  (1066 308)  routing T_20_19.lc_trk_g2_5 <X> T_20_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 308)  (1067 308)  routing T_20_19.lc_trk_g1_4 <X> T_20_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 308)  (1068 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 308)  (1070 308)  routing T_20_19.lc_trk_g1_4 <X> T_20_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 308)  (1072 308)  LC_2 Logic Functioning bit
 (38 4)  (1074 308)  (1074 308)  LC_2 Logic Functioning bit
 (40 4)  (1076 308)  (1076 308)  LC_2 Logic Functioning bit
 (41 4)  (1077 308)  (1077 308)  LC_2 Logic Functioning bit
 (43 4)  (1079 308)  (1079 308)  LC_2 Logic Functioning bit
 (50 4)  (1086 308)  (1086 308)  Cascade bit: LH_LC02_inmux02_5

 (3 5)  (1039 309)  (1039 309)  routing T_20_19.sp12_v_b_0 <X> T_20_19.sp12_h_r_0
 (11 5)  (1047 309)  (1047 309)  routing T_20_19.sp4_h_l_40 <X> T_20_19.sp4_h_r_5
 (36 5)  (1072 309)  (1072 309)  LC_2 Logic Functioning bit
 (38 5)  (1074 309)  (1074 309)  LC_2 Logic Functioning bit
 (40 5)  (1076 309)  (1076 309)  LC_2 Logic Functioning bit
 (41 5)  (1077 309)  (1077 309)  LC_2 Logic Functioning bit
 (43 5)  (1079 309)  (1079 309)  LC_2 Logic Functioning bit
 (47 5)  (1083 309)  (1083 309)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (21 6)  (1057 310)  (1057 310)  routing T_20_19.wire_logic_cluster/lc_7/out <X> T_20_19.lc_trk_g1_7
 (22 6)  (1058 310)  (1058 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (31 6)  (1067 310)  (1067 310)  routing T_20_19.lc_trk_g0_4 <X> T_20_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 310)  (1068 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (1071 310)  (1071 310)  routing T_20_19.lc_trk_g2_7 <X> T_20_19.input_2_3
 (36 6)  (1072 310)  (1072 310)  LC_3 Logic Functioning bit
 (37 6)  (1073 310)  (1073 310)  LC_3 Logic Functioning bit
 (41 6)  (1077 310)  (1077 310)  LC_3 Logic Functioning bit
 (43 6)  (1079 310)  (1079 310)  LC_3 Logic Functioning bit
 (45 6)  (1081 310)  (1081 310)  LC_3 Logic Functioning bit
 (14 7)  (1050 311)  (1050 311)  routing T_20_19.top_op_4 <X> T_20_19.lc_trk_g1_4
 (15 7)  (1051 311)  (1051 311)  routing T_20_19.top_op_4 <X> T_20_19.lc_trk_g1_4
 (17 7)  (1053 311)  (1053 311)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (26 7)  (1062 311)  (1062 311)  routing T_20_19.lc_trk_g0_3 <X> T_20_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 311)  (1065 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (1068 311)  (1068 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (1069 311)  (1069 311)  routing T_20_19.lc_trk_g2_7 <X> T_20_19.input_2_3
 (35 7)  (1071 311)  (1071 311)  routing T_20_19.lc_trk_g2_7 <X> T_20_19.input_2_3
 (36 7)  (1072 311)  (1072 311)  LC_3 Logic Functioning bit
 (37 7)  (1073 311)  (1073 311)  LC_3 Logic Functioning bit
 (40 7)  (1076 311)  (1076 311)  LC_3 Logic Functioning bit
 (42 7)  (1078 311)  (1078 311)  LC_3 Logic Functioning bit
 (5 8)  (1041 312)  (1041 312)  routing T_20_19.sp4_h_l_38 <X> T_20_19.sp4_h_r_6
 (22 8)  (1058 312)  (1058 312)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (1060 312)  (1060 312)  routing T_20_19.tnr_op_3 <X> T_20_19.lc_trk_g2_3
 (4 9)  (1040 313)  (1040 313)  routing T_20_19.sp4_h_l_38 <X> T_20_19.sp4_h_r_6
 (14 9)  (1050 313)  (1050 313)  routing T_20_19.tnl_op_0 <X> T_20_19.lc_trk_g2_0
 (15 9)  (1051 313)  (1051 313)  routing T_20_19.tnl_op_0 <X> T_20_19.lc_trk_g2_0
 (17 9)  (1053 313)  (1053 313)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (17 10)  (1053 314)  (1053 314)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1054 314)  (1054 314)  routing T_20_19.wire_logic_cluster/lc_5/out <X> T_20_19.lc_trk_g2_5
 (22 10)  (1058 314)  (1058 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (1059 314)  (1059 314)  routing T_20_19.sp4_v_b_47 <X> T_20_19.lc_trk_g2_7
 (24 10)  (1060 314)  (1060 314)  routing T_20_19.sp4_v_b_47 <X> T_20_19.lc_trk_g2_7
 (26 10)  (1062 314)  (1062 314)  routing T_20_19.lc_trk_g2_5 <X> T_20_19.wire_logic_cluster/lc_5/in_0
 (28 10)  (1064 314)  (1064 314)  routing T_20_19.lc_trk_g2_4 <X> T_20_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 314)  (1065 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 314)  (1066 314)  routing T_20_19.lc_trk_g2_4 <X> T_20_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 314)  (1068 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 314)  (1069 314)  routing T_20_19.lc_trk_g3_1 <X> T_20_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 314)  (1070 314)  routing T_20_19.lc_trk_g3_1 <X> T_20_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 314)  (1072 314)  LC_5 Logic Functioning bit
 (38 10)  (1074 314)  (1074 314)  LC_5 Logic Functioning bit
 (41 10)  (1077 314)  (1077 314)  LC_5 Logic Functioning bit
 (43 10)  (1079 314)  (1079 314)  LC_5 Logic Functioning bit
 (45 10)  (1081 314)  (1081 314)  LC_5 Logic Functioning bit
 (52 10)  (1088 314)  (1088 314)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (16 11)  (1052 315)  (1052 315)  routing T_20_19.sp12_v_b_12 <X> T_20_19.lc_trk_g2_4
 (17 11)  (1053 315)  (1053 315)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (28 11)  (1064 315)  (1064 315)  routing T_20_19.lc_trk_g2_5 <X> T_20_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 315)  (1065 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (1072 315)  (1072 315)  LC_5 Logic Functioning bit
 (38 11)  (1074 315)  (1074 315)  LC_5 Logic Functioning bit
 (40 11)  (1076 315)  (1076 315)  LC_5 Logic Functioning bit
 (42 11)  (1078 315)  (1078 315)  LC_5 Logic Functioning bit
 (47 11)  (1083 315)  (1083 315)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (4 12)  (1040 316)  (1040 316)  routing T_20_19.sp4_h_l_44 <X> T_20_19.sp4_v_b_9
 (5 12)  (1041 316)  (1041 316)  routing T_20_19.sp4_h_l_43 <X> T_20_19.sp4_h_r_9
 (15 12)  (1051 316)  (1051 316)  routing T_20_19.sp4_h_r_41 <X> T_20_19.lc_trk_g3_1
 (16 12)  (1052 316)  (1052 316)  routing T_20_19.sp4_h_r_41 <X> T_20_19.lc_trk_g3_1
 (17 12)  (1053 316)  (1053 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (1054 316)  (1054 316)  routing T_20_19.sp4_h_r_41 <X> T_20_19.lc_trk_g3_1
 (21 12)  (1057 316)  (1057 316)  routing T_20_19.rgt_op_3 <X> T_20_19.lc_trk_g3_3
 (22 12)  (1058 316)  (1058 316)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (1060 316)  (1060 316)  routing T_20_19.rgt_op_3 <X> T_20_19.lc_trk_g3_3
 (26 12)  (1062 316)  (1062 316)  routing T_20_19.lc_trk_g0_4 <X> T_20_19.wire_logic_cluster/lc_6/in_0
 (29 12)  (1065 316)  (1065 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 316)  (1066 316)  routing T_20_19.lc_trk_g0_7 <X> T_20_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 316)  (1067 316)  routing T_20_19.lc_trk_g3_6 <X> T_20_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 316)  (1068 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 316)  (1069 316)  routing T_20_19.lc_trk_g3_6 <X> T_20_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 316)  (1070 316)  routing T_20_19.lc_trk_g3_6 <X> T_20_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 316)  (1072 316)  LC_6 Logic Functioning bit
 (37 12)  (1073 316)  (1073 316)  LC_6 Logic Functioning bit
 (38 12)  (1074 316)  (1074 316)  LC_6 Logic Functioning bit
 (39 12)  (1075 316)  (1075 316)  LC_6 Logic Functioning bit
 (41 12)  (1077 316)  (1077 316)  LC_6 Logic Functioning bit
 (43 12)  (1079 316)  (1079 316)  LC_6 Logic Functioning bit
 (45 12)  (1081 316)  (1081 316)  LC_6 Logic Functioning bit
 (46 12)  (1082 316)  (1082 316)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (51 12)  (1087 316)  (1087 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (4 13)  (1040 317)  (1040 317)  routing T_20_19.sp4_h_l_43 <X> T_20_19.sp4_h_r_9
 (5 13)  (1041 317)  (1041 317)  routing T_20_19.sp4_h_l_44 <X> T_20_19.sp4_v_b_9
 (8 13)  (1044 317)  (1044 317)  routing T_20_19.sp4_h_l_41 <X> T_20_19.sp4_v_b_10
 (9 13)  (1045 317)  (1045 317)  routing T_20_19.sp4_h_l_41 <X> T_20_19.sp4_v_b_10
 (10 13)  (1046 317)  (1046 317)  routing T_20_19.sp4_h_l_41 <X> T_20_19.sp4_v_b_10
 (17 13)  (1053 317)  (1053 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (1054 317)  (1054 317)  routing T_20_19.sp4_h_r_41 <X> T_20_19.lc_trk_g3_1
 (19 13)  (1055 317)  (1055 317)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (29 13)  (1065 317)  (1065 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (1066 317)  (1066 317)  routing T_20_19.lc_trk_g0_7 <X> T_20_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (1067 317)  (1067 317)  routing T_20_19.lc_trk_g3_6 <X> T_20_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (1072 317)  (1072 317)  LC_6 Logic Functioning bit
 (38 13)  (1074 317)  (1074 317)  LC_6 Logic Functioning bit
 (10 14)  (1046 318)  (1046 318)  routing T_20_19.sp4_v_b_5 <X> T_20_19.sp4_h_l_47
 (15 14)  (1051 318)  (1051 318)  routing T_20_19.tnl_op_5 <X> T_20_19.lc_trk_g3_5
 (17 14)  (1053 318)  (1053 318)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (21 14)  (1057 318)  (1057 318)  routing T_20_19.rgt_op_7 <X> T_20_19.lc_trk_g3_7
 (22 14)  (1058 318)  (1058 318)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (1060 318)  (1060 318)  routing T_20_19.rgt_op_7 <X> T_20_19.lc_trk_g3_7
 (25 14)  (1061 318)  (1061 318)  routing T_20_19.wire_logic_cluster/lc_6/out <X> T_20_19.lc_trk_g3_6
 (29 14)  (1065 318)  (1065 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 318)  (1066 318)  routing T_20_19.lc_trk_g0_4 <X> T_20_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 318)  (1067 318)  routing T_20_19.lc_trk_g1_7 <X> T_20_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 318)  (1068 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 318)  (1070 318)  routing T_20_19.lc_trk_g1_7 <X> T_20_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 318)  (1072 318)  LC_7 Logic Functioning bit
 (37 14)  (1073 318)  (1073 318)  LC_7 Logic Functioning bit
 (38 14)  (1074 318)  (1074 318)  LC_7 Logic Functioning bit
 (39 14)  (1075 318)  (1075 318)  LC_7 Logic Functioning bit
 (41 14)  (1077 318)  (1077 318)  LC_7 Logic Functioning bit
 (43 14)  (1079 318)  (1079 318)  LC_7 Logic Functioning bit
 (45 14)  (1081 318)  (1081 318)  LC_7 Logic Functioning bit
 (18 15)  (1054 319)  (1054 319)  routing T_20_19.tnl_op_5 <X> T_20_19.lc_trk_g3_5
 (22 15)  (1058 319)  (1058 319)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (29 15)  (1065 319)  (1065 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (1067 319)  (1067 319)  routing T_20_19.lc_trk_g1_7 <X> T_20_19.wire_logic_cluster/lc_7/in_3
 (37 15)  (1073 319)  (1073 319)  LC_7 Logic Functioning bit
 (39 15)  (1075 319)  (1075 319)  LC_7 Logic Functioning bit


LogicTile_21_19

 (9 0)  (1099 304)  (1099 304)  routing T_21_19.sp4_h_l_47 <X> T_21_19.sp4_h_r_1
 (10 0)  (1100 304)  (1100 304)  routing T_21_19.sp4_h_l_47 <X> T_21_19.sp4_h_r_1
 (15 0)  (1105 304)  (1105 304)  routing T_21_19.sp4_h_r_1 <X> T_21_19.lc_trk_g0_1
 (16 0)  (1106 304)  (1106 304)  routing T_21_19.sp4_h_r_1 <X> T_21_19.lc_trk_g0_1
 (17 0)  (1107 304)  (1107 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (18 1)  (1108 305)  (1108 305)  routing T_21_19.sp4_h_r_1 <X> T_21_19.lc_trk_g0_1
 (0 2)  (1090 306)  (1090 306)  routing T_21_19.glb_netwk_6 <X> T_21_19.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 306)  (1091 306)  routing T_21_19.glb_netwk_6 <X> T_21_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 306)  (1092 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1104 306)  (1104 306)  routing T_21_19.sp4_h_l_9 <X> T_21_19.lc_trk_g0_4
 (15 2)  (1105 306)  (1105 306)  routing T_21_19.sp4_h_r_13 <X> T_21_19.lc_trk_g0_5
 (16 2)  (1106 306)  (1106 306)  routing T_21_19.sp4_h_r_13 <X> T_21_19.lc_trk_g0_5
 (17 2)  (1107 306)  (1107 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (1108 306)  (1108 306)  routing T_21_19.sp4_h_r_13 <X> T_21_19.lc_trk_g0_5
 (29 2)  (1119 306)  (1119 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 306)  (1120 306)  routing T_21_19.lc_trk_g0_4 <X> T_21_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 306)  (1122 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 306)  (1123 306)  routing T_21_19.lc_trk_g3_1 <X> T_21_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 306)  (1124 306)  routing T_21_19.lc_trk_g3_1 <X> T_21_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 306)  (1126 306)  LC_1 Logic Functioning bit
 (37 2)  (1127 306)  (1127 306)  LC_1 Logic Functioning bit
 (38 2)  (1128 306)  (1128 306)  LC_1 Logic Functioning bit
 (39 2)  (1129 306)  (1129 306)  LC_1 Logic Functioning bit
 (41 2)  (1131 306)  (1131 306)  LC_1 Logic Functioning bit
 (43 2)  (1133 306)  (1133 306)  LC_1 Logic Functioning bit
 (45 2)  (1135 306)  (1135 306)  LC_1 Logic Functioning bit
 (14 3)  (1104 307)  (1104 307)  routing T_21_19.sp4_h_l_9 <X> T_21_19.lc_trk_g0_4
 (15 3)  (1105 307)  (1105 307)  routing T_21_19.sp4_h_l_9 <X> T_21_19.lc_trk_g0_4
 (16 3)  (1106 307)  (1106 307)  routing T_21_19.sp4_h_l_9 <X> T_21_19.lc_trk_g0_4
 (17 3)  (1107 307)  (1107 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (27 3)  (1117 307)  (1117 307)  routing T_21_19.lc_trk_g3_0 <X> T_21_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (1118 307)  (1118 307)  routing T_21_19.lc_trk_g3_0 <X> T_21_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 307)  (1119 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (36 3)  (1126 307)  (1126 307)  LC_1 Logic Functioning bit
 (38 3)  (1128 307)  (1128 307)  LC_1 Logic Functioning bit
 (48 3)  (1138 307)  (1138 307)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (17 4)  (1107 308)  (1107 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (21 4)  (1111 308)  (1111 308)  routing T_21_19.sp4_h_r_19 <X> T_21_19.lc_trk_g1_3
 (22 4)  (1112 308)  (1112 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1113 308)  (1113 308)  routing T_21_19.sp4_h_r_19 <X> T_21_19.lc_trk_g1_3
 (24 4)  (1114 308)  (1114 308)  routing T_21_19.sp4_h_r_19 <X> T_21_19.lc_trk_g1_3
 (25 4)  (1115 308)  (1115 308)  routing T_21_19.wire_logic_cluster/lc_2/out <X> T_21_19.lc_trk_g1_2
 (27 4)  (1117 308)  (1117 308)  routing T_21_19.lc_trk_g3_0 <X> T_21_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (1118 308)  (1118 308)  routing T_21_19.lc_trk_g3_0 <X> T_21_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 308)  (1119 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 308)  (1122 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 308)  (1124 308)  routing T_21_19.lc_trk_g1_2 <X> T_21_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 308)  (1126 308)  LC_2 Logic Functioning bit
 (37 4)  (1127 308)  (1127 308)  LC_2 Logic Functioning bit
 (38 4)  (1128 308)  (1128 308)  LC_2 Logic Functioning bit
 (39 4)  (1129 308)  (1129 308)  LC_2 Logic Functioning bit
 (41 4)  (1131 308)  (1131 308)  LC_2 Logic Functioning bit
 (43 4)  (1133 308)  (1133 308)  LC_2 Logic Functioning bit
 (45 4)  (1135 308)  (1135 308)  LC_2 Logic Functioning bit
 (6 5)  (1096 309)  (1096 309)  routing T_21_19.sp4_h_l_38 <X> T_21_19.sp4_h_r_3
 (14 5)  (1104 309)  (1104 309)  routing T_21_19.sp4_r_v_b_24 <X> T_21_19.lc_trk_g1_0
 (17 5)  (1107 309)  (1107 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (21 5)  (1111 309)  (1111 309)  routing T_21_19.sp4_h_r_19 <X> T_21_19.lc_trk_g1_3
 (22 5)  (1112 309)  (1112 309)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (1116 309)  (1116 309)  routing T_21_19.lc_trk_g3_3 <X> T_21_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (1117 309)  (1117 309)  routing T_21_19.lc_trk_g3_3 <X> T_21_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (1118 309)  (1118 309)  routing T_21_19.lc_trk_g3_3 <X> T_21_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 309)  (1119 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (1121 309)  (1121 309)  routing T_21_19.lc_trk_g1_2 <X> T_21_19.wire_logic_cluster/lc_2/in_3
 (37 5)  (1127 309)  (1127 309)  LC_2 Logic Functioning bit
 (39 5)  (1129 309)  (1129 309)  LC_2 Logic Functioning bit
 (48 5)  (1138 309)  (1138 309)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (17 6)  (1107 310)  (1107 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1108 310)  (1108 310)  routing T_21_19.wire_logic_cluster/lc_5/out <X> T_21_19.lc_trk_g1_5
 (25 6)  (1115 310)  (1115 310)  routing T_21_19.sp12_h_l_5 <X> T_21_19.lc_trk_g1_6
 (28 6)  (1118 310)  (1118 310)  routing T_21_19.lc_trk_g2_0 <X> T_21_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 310)  (1119 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 310)  (1122 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 310)  (1123 310)  routing T_21_19.lc_trk_g3_1 <X> T_21_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 310)  (1124 310)  routing T_21_19.lc_trk_g3_1 <X> T_21_19.wire_logic_cluster/lc_3/in_3
 (37 6)  (1127 310)  (1127 310)  LC_3 Logic Functioning bit
 (38 6)  (1128 310)  (1128 310)  LC_3 Logic Functioning bit
 (39 6)  (1129 310)  (1129 310)  LC_3 Logic Functioning bit
 (41 6)  (1131 310)  (1131 310)  LC_3 Logic Functioning bit
 (42 6)  (1132 310)  (1132 310)  LC_3 Logic Functioning bit
 (43 6)  (1133 310)  (1133 310)  LC_3 Logic Functioning bit
 (12 7)  (1102 311)  (1102 311)  routing T_21_19.sp4_h_l_40 <X> T_21_19.sp4_v_t_40
 (22 7)  (1112 311)  (1112 311)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (1114 311)  (1114 311)  routing T_21_19.sp12_h_l_5 <X> T_21_19.lc_trk_g1_6
 (25 7)  (1115 311)  (1115 311)  routing T_21_19.sp12_h_l_5 <X> T_21_19.lc_trk_g1_6
 (29 7)  (1119 311)  (1119 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (1122 311)  (1122 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (1123 311)  (1123 311)  routing T_21_19.lc_trk_g2_1 <X> T_21_19.input_2_3
 (36 7)  (1126 311)  (1126 311)  LC_3 Logic Functioning bit
 (37 7)  (1127 311)  (1127 311)  LC_3 Logic Functioning bit
 (38 7)  (1128 311)  (1128 311)  LC_3 Logic Functioning bit
 (40 7)  (1130 311)  (1130 311)  LC_3 Logic Functioning bit
 (41 7)  (1131 311)  (1131 311)  LC_3 Logic Functioning bit
 (42 7)  (1132 311)  (1132 311)  LC_3 Logic Functioning bit
 (4 8)  (1094 312)  (1094 312)  routing T_21_19.sp4_h_l_37 <X> T_21_19.sp4_v_b_6
 (6 8)  (1096 312)  (1096 312)  routing T_21_19.sp4_h_l_37 <X> T_21_19.sp4_v_b_6
 (14 8)  (1104 312)  (1104 312)  routing T_21_19.sp4_h_l_21 <X> T_21_19.lc_trk_g2_0
 (15 8)  (1105 312)  (1105 312)  routing T_21_19.sp4_h_r_41 <X> T_21_19.lc_trk_g2_1
 (16 8)  (1106 312)  (1106 312)  routing T_21_19.sp4_h_r_41 <X> T_21_19.lc_trk_g2_1
 (17 8)  (1107 312)  (1107 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (1108 312)  (1108 312)  routing T_21_19.sp4_h_r_41 <X> T_21_19.lc_trk_g2_1
 (26 8)  (1116 312)  (1116 312)  routing T_21_19.lc_trk_g3_7 <X> T_21_19.wire_logic_cluster/lc_4/in_0
 (28 8)  (1118 312)  (1118 312)  routing T_21_19.lc_trk_g2_5 <X> T_21_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 312)  (1119 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 312)  (1120 312)  routing T_21_19.lc_trk_g2_5 <X> T_21_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 312)  (1121 312)  routing T_21_19.lc_trk_g0_5 <X> T_21_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 312)  (1122 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 312)  (1126 312)  LC_4 Logic Functioning bit
 (38 8)  (1128 312)  (1128 312)  LC_4 Logic Functioning bit
 (41 8)  (1131 312)  (1131 312)  LC_4 Logic Functioning bit
 (43 8)  (1133 312)  (1133 312)  LC_4 Logic Functioning bit
 (5 9)  (1095 313)  (1095 313)  routing T_21_19.sp4_h_l_37 <X> T_21_19.sp4_v_b_6
 (15 9)  (1105 313)  (1105 313)  routing T_21_19.sp4_h_l_21 <X> T_21_19.lc_trk_g2_0
 (16 9)  (1106 313)  (1106 313)  routing T_21_19.sp4_h_l_21 <X> T_21_19.lc_trk_g2_0
 (17 9)  (1107 313)  (1107 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (1108 313)  (1108 313)  routing T_21_19.sp4_h_r_41 <X> T_21_19.lc_trk_g2_1
 (26 9)  (1116 313)  (1116 313)  routing T_21_19.lc_trk_g3_7 <X> T_21_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (1117 313)  (1117 313)  routing T_21_19.lc_trk_g3_7 <X> T_21_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (1118 313)  (1118 313)  routing T_21_19.lc_trk_g3_7 <X> T_21_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 313)  (1119 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (37 9)  (1127 313)  (1127 313)  LC_4 Logic Functioning bit
 (39 9)  (1129 313)  (1129 313)  LC_4 Logic Functioning bit
 (41 9)  (1131 313)  (1131 313)  LC_4 Logic Functioning bit
 (43 9)  (1133 313)  (1133 313)  LC_4 Logic Functioning bit
 (15 10)  (1105 314)  (1105 314)  routing T_21_19.sp4_h_l_24 <X> T_21_19.lc_trk_g2_5
 (16 10)  (1106 314)  (1106 314)  routing T_21_19.sp4_h_l_24 <X> T_21_19.lc_trk_g2_5
 (17 10)  (1107 314)  (1107 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (1108 314)  (1108 314)  routing T_21_19.sp4_h_l_24 <X> T_21_19.lc_trk_g2_5
 (21 10)  (1111 314)  (1111 314)  routing T_21_19.sp4_h_r_39 <X> T_21_19.lc_trk_g2_7
 (22 10)  (1112 314)  (1112 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (1113 314)  (1113 314)  routing T_21_19.sp4_h_r_39 <X> T_21_19.lc_trk_g2_7
 (24 10)  (1114 314)  (1114 314)  routing T_21_19.sp4_h_r_39 <X> T_21_19.lc_trk_g2_7
 (25 10)  (1115 314)  (1115 314)  routing T_21_19.sp4_h_r_46 <X> T_21_19.lc_trk_g2_6
 (27 10)  (1117 314)  (1117 314)  routing T_21_19.lc_trk_g1_3 <X> T_21_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 314)  (1119 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 314)  (1121 314)  routing T_21_19.lc_trk_g1_5 <X> T_21_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 314)  (1122 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 314)  (1124 314)  routing T_21_19.lc_trk_g1_5 <X> T_21_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 314)  (1126 314)  LC_5 Logic Functioning bit
 (37 10)  (1127 314)  (1127 314)  LC_5 Logic Functioning bit
 (38 10)  (1128 314)  (1128 314)  LC_5 Logic Functioning bit
 (39 10)  (1129 314)  (1129 314)  LC_5 Logic Functioning bit
 (41 10)  (1131 314)  (1131 314)  LC_5 Logic Functioning bit
 (43 10)  (1133 314)  (1133 314)  LC_5 Logic Functioning bit
 (45 10)  (1135 314)  (1135 314)  LC_5 Logic Functioning bit
 (22 11)  (1112 315)  (1112 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1113 315)  (1113 315)  routing T_21_19.sp4_h_r_46 <X> T_21_19.lc_trk_g2_6
 (24 11)  (1114 315)  (1114 315)  routing T_21_19.sp4_h_r_46 <X> T_21_19.lc_trk_g2_6
 (25 11)  (1115 315)  (1115 315)  routing T_21_19.sp4_h_r_46 <X> T_21_19.lc_trk_g2_6
 (27 11)  (1117 315)  (1117 315)  routing T_21_19.lc_trk_g3_0 <X> T_21_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (1118 315)  (1118 315)  routing T_21_19.lc_trk_g3_0 <X> T_21_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 315)  (1119 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (1120 315)  (1120 315)  routing T_21_19.lc_trk_g1_3 <X> T_21_19.wire_logic_cluster/lc_5/in_1
 (36 11)  (1126 315)  (1126 315)  LC_5 Logic Functioning bit
 (38 11)  (1128 315)  (1128 315)  LC_5 Logic Functioning bit
 (51 11)  (1141 315)  (1141 315)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (17 12)  (1107 316)  (1107 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1108 316)  (1108 316)  routing T_21_19.wire_logic_cluster/lc_1/out <X> T_21_19.lc_trk_g3_1
 (21 12)  (1111 316)  (1111 316)  routing T_21_19.sp4_h_r_43 <X> T_21_19.lc_trk_g3_3
 (22 12)  (1112 316)  (1112 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1113 316)  (1113 316)  routing T_21_19.sp4_h_r_43 <X> T_21_19.lc_trk_g3_3
 (24 12)  (1114 316)  (1114 316)  routing T_21_19.sp4_h_r_43 <X> T_21_19.lc_trk_g3_3
 (29 12)  (1119 316)  (1119 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 316)  (1120 316)  routing T_21_19.lc_trk_g0_5 <X> T_21_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (1121 316)  (1121 316)  routing T_21_19.lc_trk_g2_7 <X> T_21_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 316)  (1122 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 316)  (1123 316)  routing T_21_19.lc_trk_g2_7 <X> T_21_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 316)  (1126 316)  LC_6 Logic Functioning bit
 (38 12)  (1128 316)  (1128 316)  LC_6 Logic Functioning bit
 (48 12)  (1138 316)  (1138 316)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (14 13)  (1104 317)  (1104 317)  routing T_21_19.sp12_v_b_16 <X> T_21_19.lc_trk_g3_0
 (16 13)  (1106 317)  (1106 317)  routing T_21_19.sp12_v_b_16 <X> T_21_19.lc_trk_g3_0
 (17 13)  (1107 317)  (1107 317)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (21 13)  (1111 317)  (1111 317)  routing T_21_19.sp4_h_r_43 <X> T_21_19.lc_trk_g3_3
 (27 13)  (1117 317)  (1117 317)  routing T_21_19.lc_trk_g1_1 <X> T_21_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 317)  (1119 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (1121 317)  (1121 317)  routing T_21_19.lc_trk_g2_7 <X> T_21_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (1126 317)  (1126 317)  LC_6 Logic Functioning bit
 (37 13)  (1127 317)  (1127 317)  LC_6 Logic Functioning bit
 (38 13)  (1128 317)  (1128 317)  LC_6 Logic Functioning bit
 (39 13)  (1129 317)  (1129 317)  LC_6 Logic Functioning bit
 (40 13)  (1130 317)  (1130 317)  LC_6 Logic Functioning bit
 (42 13)  (1132 317)  (1132 317)  LC_6 Logic Functioning bit
 (3 14)  (1093 318)  (1093 318)  routing T_21_19.sp12_v_b_1 <X> T_21_19.sp12_v_t_22
 (4 14)  (1094 318)  (1094 318)  routing T_21_19.sp4_v_b_1 <X> T_21_19.sp4_v_t_44
 (5 14)  (1095 318)  (1095 318)  routing T_21_19.sp4_v_t_44 <X> T_21_19.sp4_h_l_44
 (6 14)  (1096 318)  (1096 318)  routing T_21_19.sp4_v_b_1 <X> T_21_19.sp4_v_t_44
 (12 14)  (1102 318)  (1102 318)  routing T_21_19.sp4_v_b_11 <X> T_21_19.sp4_h_l_46
 (22 14)  (1112 318)  (1112 318)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (1113 318)  (1113 318)  routing T_21_19.sp12_v_t_12 <X> T_21_19.lc_trk_g3_7
 (26 14)  (1116 318)  (1116 318)  routing T_21_19.lc_trk_g1_6 <X> T_21_19.wire_logic_cluster/lc_7/in_0
 (28 14)  (1118 318)  (1118 318)  routing T_21_19.lc_trk_g2_6 <X> T_21_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 318)  (1119 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 318)  (1120 318)  routing T_21_19.lc_trk_g2_6 <X> T_21_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (1121 318)  (1121 318)  routing T_21_19.lc_trk_g1_5 <X> T_21_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 318)  (1122 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 318)  (1124 318)  routing T_21_19.lc_trk_g1_5 <X> T_21_19.wire_logic_cluster/lc_7/in_3
 (37 14)  (1127 318)  (1127 318)  LC_7 Logic Functioning bit
 (38 14)  (1128 318)  (1128 318)  LC_7 Logic Functioning bit
 (39 14)  (1129 318)  (1129 318)  LC_7 Logic Functioning bit
 (41 14)  (1131 318)  (1131 318)  LC_7 Logic Functioning bit
 (42 14)  (1132 318)  (1132 318)  LC_7 Logic Functioning bit
 (43 14)  (1133 318)  (1133 318)  LC_7 Logic Functioning bit
 (6 15)  (1096 319)  (1096 319)  routing T_21_19.sp4_v_t_44 <X> T_21_19.sp4_h_l_44
 (26 15)  (1116 319)  (1116 319)  routing T_21_19.lc_trk_g1_6 <X> T_21_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (1117 319)  (1117 319)  routing T_21_19.lc_trk_g1_6 <X> T_21_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 319)  (1119 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (1120 319)  (1120 319)  routing T_21_19.lc_trk_g2_6 <X> T_21_19.wire_logic_cluster/lc_7/in_1
 (32 15)  (1122 319)  (1122 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (1124 319)  (1124 319)  routing T_21_19.lc_trk_g1_0 <X> T_21_19.input_2_7
 (36 15)  (1126 319)  (1126 319)  LC_7 Logic Functioning bit
 (37 15)  (1127 319)  (1127 319)  LC_7 Logic Functioning bit
 (39 15)  (1129 319)  (1129 319)  LC_7 Logic Functioning bit
 (40 15)  (1130 319)  (1130 319)  LC_7 Logic Functioning bit
 (41 15)  (1131 319)  (1131 319)  LC_7 Logic Functioning bit
 (43 15)  (1133 319)  (1133 319)  LC_7 Logic Functioning bit


LogicTile_22_19

 (17 0)  (1161 304)  (1161 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (29 0)  (1173 304)  (1173 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 304)  (1176 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 304)  (1178 304)  routing T_22_19.lc_trk_g1_0 <X> T_22_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 304)  (1180 304)  LC_0 Logic Functioning bit
 (37 0)  (1181 304)  (1181 304)  LC_0 Logic Functioning bit
 (39 0)  (1183 304)  (1183 304)  LC_0 Logic Functioning bit
 (43 0)  (1187 304)  (1187 304)  LC_0 Logic Functioning bit
 (45 0)  (1189 304)  (1189 304)  LC_0 Logic Functioning bit
 (18 1)  (1162 305)  (1162 305)  routing T_22_19.sp4_r_v_b_34 <X> T_22_19.lc_trk_g0_1
 (22 1)  (1166 305)  (1166 305)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (1168 305)  (1168 305)  routing T_22_19.bot_op_2 <X> T_22_19.lc_trk_g0_2
 (26 1)  (1170 305)  (1170 305)  routing T_22_19.lc_trk_g2_2 <X> T_22_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (1172 305)  (1172 305)  routing T_22_19.lc_trk_g2_2 <X> T_22_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 305)  (1173 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (1176 305)  (1176 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (1179 305)  (1179 305)  routing T_22_19.lc_trk_g0_2 <X> T_22_19.input_2_0
 (36 1)  (1180 305)  (1180 305)  LC_0 Logic Functioning bit
 (37 1)  (1181 305)  (1181 305)  LC_0 Logic Functioning bit
 (38 1)  (1182 305)  (1182 305)  LC_0 Logic Functioning bit
 (39 1)  (1183 305)  (1183 305)  LC_0 Logic Functioning bit
 (51 1)  (1195 305)  (1195 305)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (1144 306)  (1144 306)  routing T_22_19.glb_netwk_6 <X> T_22_19.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 306)  (1145 306)  routing T_22_19.glb_netwk_6 <X> T_22_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 306)  (1146 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 4)  (1149 308)  (1149 308)  routing T_22_19.sp4_h_l_37 <X> T_22_19.sp4_h_r_3
 (13 4)  (1157 308)  (1157 308)  routing T_22_19.sp4_v_t_40 <X> T_22_19.sp4_v_b_5
 (14 4)  (1158 308)  (1158 308)  routing T_22_19.wire_logic_cluster/lc_0/out <X> T_22_19.lc_trk_g1_0
 (27 4)  (1171 308)  (1171 308)  routing T_22_19.lc_trk_g1_4 <X> T_22_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 308)  (1173 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1174 308)  (1174 308)  routing T_22_19.lc_trk_g1_4 <X> T_22_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (1175 308)  (1175 308)  routing T_22_19.lc_trk_g2_7 <X> T_22_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (1176 308)  (1176 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 308)  (1177 308)  routing T_22_19.lc_trk_g2_7 <X> T_22_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 308)  (1180 308)  LC_2 Logic Functioning bit
 (37 4)  (1181 308)  (1181 308)  LC_2 Logic Functioning bit
 (38 4)  (1182 308)  (1182 308)  LC_2 Logic Functioning bit
 (39 4)  (1183 308)  (1183 308)  LC_2 Logic Functioning bit
 (41 4)  (1185 308)  (1185 308)  LC_2 Logic Functioning bit
 (43 4)  (1187 308)  (1187 308)  LC_2 Logic Functioning bit
 (4 5)  (1148 309)  (1148 309)  routing T_22_19.sp4_h_l_37 <X> T_22_19.sp4_h_r_3
 (17 5)  (1161 309)  (1161 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (31 5)  (1175 309)  (1175 309)  routing T_22_19.lc_trk_g2_7 <X> T_22_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (1180 309)  (1180 309)  LC_2 Logic Functioning bit
 (37 5)  (1181 309)  (1181 309)  LC_2 Logic Functioning bit
 (38 5)  (1182 309)  (1182 309)  LC_2 Logic Functioning bit
 (39 5)  (1183 309)  (1183 309)  LC_2 Logic Functioning bit
 (41 5)  (1185 309)  (1185 309)  LC_2 Logic Functioning bit
 (43 5)  (1187 309)  (1187 309)  LC_2 Logic Functioning bit
 (53 5)  (1197 309)  (1197 309)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (1158 310)  (1158 310)  routing T_22_19.sp4_h_l_9 <X> T_22_19.lc_trk_g1_4
 (31 6)  (1175 310)  (1175 310)  routing T_22_19.lc_trk_g3_5 <X> T_22_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 310)  (1176 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 310)  (1177 310)  routing T_22_19.lc_trk_g3_5 <X> T_22_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 310)  (1178 310)  routing T_22_19.lc_trk_g3_5 <X> T_22_19.wire_logic_cluster/lc_3/in_3
 (37 6)  (1181 310)  (1181 310)  LC_3 Logic Functioning bit
 (39 6)  (1183 310)  (1183 310)  LC_3 Logic Functioning bit
 (46 6)  (1190 310)  (1190 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (1158 311)  (1158 311)  routing T_22_19.sp4_h_l_9 <X> T_22_19.lc_trk_g1_4
 (15 7)  (1159 311)  (1159 311)  routing T_22_19.sp4_h_l_9 <X> T_22_19.lc_trk_g1_4
 (16 7)  (1160 311)  (1160 311)  routing T_22_19.sp4_h_l_9 <X> T_22_19.lc_trk_g1_4
 (17 7)  (1161 311)  (1161 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (26 7)  (1170 311)  (1170 311)  routing T_22_19.lc_trk_g3_2 <X> T_22_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (1171 311)  (1171 311)  routing T_22_19.lc_trk_g3_2 <X> T_22_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (1172 311)  (1172 311)  routing T_22_19.lc_trk_g3_2 <X> T_22_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 311)  (1173 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (36 7)  (1180 311)  (1180 311)  LC_3 Logic Functioning bit
 (38 7)  (1182 311)  (1182 311)  LC_3 Logic Functioning bit
 (25 8)  (1169 312)  (1169 312)  routing T_22_19.sp12_v_t_1 <X> T_22_19.lc_trk_g2_2
 (8 9)  (1152 313)  (1152 313)  routing T_22_19.sp4_h_l_36 <X> T_22_19.sp4_v_b_7
 (9 9)  (1153 313)  (1153 313)  routing T_22_19.sp4_h_l_36 <X> T_22_19.sp4_v_b_7
 (10 9)  (1154 313)  (1154 313)  routing T_22_19.sp4_h_l_36 <X> T_22_19.sp4_v_b_7
 (22 9)  (1166 313)  (1166 313)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (1168 313)  (1168 313)  routing T_22_19.sp12_v_t_1 <X> T_22_19.lc_trk_g2_2
 (25 9)  (1169 313)  (1169 313)  routing T_22_19.sp12_v_t_1 <X> T_22_19.lc_trk_g2_2
 (22 10)  (1166 314)  (1166 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (8 11)  (1152 315)  (1152 315)  routing T_22_19.sp4_h_r_1 <X> T_22_19.sp4_v_t_42
 (9 11)  (1153 315)  (1153 315)  routing T_22_19.sp4_h_r_1 <X> T_22_19.sp4_v_t_42
 (10 11)  (1154 315)  (1154 315)  routing T_22_19.sp4_h_r_1 <X> T_22_19.sp4_v_t_42
 (22 13)  (1166 317)  (1166 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (1167 317)  (1167 317)  routing T_22_19.sp4_v_b_42 <X> T_22_19.lc_trk_g3_2
 (24 13)  (1168 317)  (1168 317)  routing T_22_19.sp4_v_b_42 <X> T_22_19.lc_trk_g3_2
 (4 14)  (1148 318)  (1148 318)  routing T_22_19.sp4_v_b_9 <X> T_22_19.sp4_v_t_44
 (16 14)  (1160 318)  (1160 318)  routing T_22_19.sp4_v_b_37 <X> T_22_19.lc_trk_g3_5
 (17 14)  (1161 318)  (1161 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1162 318)  (1162 318)  routing T_22_19.sp4_v_b_37 <X> T_22_19.lc_trk_g3_5
 (19 14)  (1163 318)  (1163 318)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (18 15)  (1162 319)  (1162 319)  routing T_22_19.sp4_v_b_37 <X> T_22_19.lc_trk_g3_5


LogicTile_23_19

 (4 0)  (1202 304)  (1202 304)  routing T_23_19.sp4_v_t_41 <X> T_23_19.sp4_v_b_0
 (6 0)  (1204 304)  (1204 304)  routing T_23_19.sp4_v_t_41 <X> T_23_19.sp4_v_b_0
 (15 0)  (1213 304)  (1213 304)  routing T_23_19.sp4_h_l_4 <X> T_23_19.lc_trk_g0_1
 (16 0)  (1214 304)  (1214 304)  routing T_23_19.sp4_h_l_4 <X> T_23_19.lc_trk_g0_1
 (17 0)  (1215 304)  (1215 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (1216 304)  (1216 304)  routing T_23_19.sp4_h_l_4 <X> T_23_19.lc_trk_g0_1
 (29 0)  (1227 304)  (1227 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1229 304)  (1229 304)  routing T_23_19.lc_trk_g0_5 <X> T_23_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (1230 304)  (1230 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 304)  (1234 304)  LC_0 Logic Functioning bit
 (37 0)  (1235 304)  (1235 304)  LC_0 Logic Functioning bit
 (38 0)  (1236 304)  (1236 304)  LC_0 Logic Functioning bit
 (39 0)  (1237 304)  (1237 304)  LC_0 Logic Functioning bit
 (41 0)  (1239 304)  (1239 304)  LC_0 Logic Functioning bit
 (43 0)  (1241 304)  (1241 304)  LC_0 Logic Functioning bit
 (45 0)  (1243 304)  (1243 304)  LC_0 Logic Functioning bit
 (18 1)  (1216 305)  (1216 305)  routing T_23_19.sp4_h_l_4 <X> T_23_19.lc_trk_g0_1
 (26 1)  (1224 305)  (1224 305)  routing T_23_19.lc_trk_g3_3 <X> T_23_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (1225 305)  (1225 305)  routing T_23_19.lc_trk_g3_3 <X> T_23_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (1226 305)  (1226 305)  routing T_23_19.lc_trk_g3_3 <X> T_23_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 305)  (1227 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (36 1)  (1234 305)  (1234 305)  LC_0 Logic Functioning bit
 (38 1)  (1236 305)  (1236 305)  LC_0 Logic Functioning bit
 (44 1)  (1242 305)  (1242 305)  LC_0 Logic Functioning bit
 (45 1)  (1243 305)  (1243 305)  LC_0 Logic Functioning bit
 (52 1)  (1250 305)  (1250 305)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (1198 306)  (1198 306)  routing T_23_19.lc_trk_g2_0 <X> T_23_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 306)  (1200 306)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (15 2)  (1213 306)  (1213 306)  routing T_23_19.sp12_h_r_5 <X> T_23_19.lc_trk_g0_5
 (17 2)  (1215 306)  (1215 306)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (1216 306)  (1216 306)  routing T_23_19.sp12_h_r_5 <X> T_23_19.lc_trk_g0_5
 (2 3)  (1200 307)  (1200 307)  routing T_23_19.lc_trk_g2_0 <X> T_23_19.wire_logic_cluster/lc_7/clk
 (13 3)  (1211 307)  (1211 307)  routing T_23_19.sp4_v_b_9 <X> T_23_19.sp4_h_l_39
 (18 3)  (1216 307)  (1216 307)  routing T_23_19.sp12_h_r_5 <X> T_23_19.lc_trk_g0_5
 (14 4)  (1212 308)  (1212 308)  routing T_23_19.sp4_v_b_0 <X> T_23_19.lc_trk_g1_0
 (26 4)  (1224 308)  (1224 308)  routing T_23_19.lc_trk_g1_5 <X> T_23_19.wire_logic_cluster/lc_2/in_0
 (32 4)  (1230 308)  (1230 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1232 308)  (1232 308)  routing T_23_19.lc_trk_g1_0 <X> T_23_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (1234 308)  (1234 308)  LC_2 Logic Functioning bit
 (38 4)  (1236 308)  (1236 308)  LC_2 Logic Functioning bit
 (16 5)  (1214 309)  (1214 309)  routing T_23_19.sp4_v_b_0 <X> T_23_19.lc_trk_g1_0
 (17 5)  (1215 309)  (1215 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (27 5)  (1225 309)  (1225 309)  routing T_23_19.lc_trk_g1_5 <X> T_23_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 309)  (1227 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (37 5)  (1235 309)  (1235 309)  LC_2 Logic Functioning bit
 (39 5)  (1237 309)  (1237 309)  LC_2 Logic Functioning bit
 (51 5)  (1249 309)  (1249 309)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (16 6)  (1214 310)  (1214 310)  routing T_23_19.sp4_v_b_13 <X> T_23_19.lc_trk_g1_5
 (17 6)  (1215 310)  (1215 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1216 310)  (1216 310)  routing T_23_19.sp4_v_b_13 <X> T_23_19.lc_trk_g1_5
 (18 7)  (1216 311)  (1216 311)  routing T_23_19.sp4_v_b_13 <X> T_23_19.lc_trk_g1_5
 (2 8)  (1200 312)  (1200 312)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (15 9)  (1213 313)  (1213 313)  routing T_23_19.tnr_op_0 <X> T_23_19.lc_trk_g2_0
 (17 9)  (1215 313)  (1215 313)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (14 10)  (1212 314)  (1212 314)  routing T_23_19.sp4_v_b_36 <X> T_23_19.lc_trk_g2_4
 (9 11)  (1207 315)  (1207 315)  routing T_23_19.sp4_v_b_7 <X> T_23_19.sp4_v_t_42
 (14 11)  (1212 315)  (1212 315)  routing T_23_19.sp4_v_b_36 <X> T_23_19.lc_trk_g2_4
 (16 11)  (1214 315)  (1214 315)  routing T_23_19.sp4_v_b_36 <X> T_23_19.lc_trk_g2_4
 (17 11)  (1215 315)  (1215 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 12)  (1220 316)  (1220 316)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (1222 316)  (1222 316)  routing T_23_19.tnr_op_3 <X> T_23_19.lc_trk_g3_3
 (0 14)  (1198 318)  (1198 318)  routing T_23_19.lc_trk_g2_4 <X> T_23_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (1199 318)  (1199 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (1210 318)  (1210 318)  routing T_23_19.sp4_v_b_11 <X> T_23_19.sp4_h_l_46
 (1 15)  (1199 319)  (1199 319)  routing T_23_19.lc_trk_g2_4 <X> T_23_19.wire_logic_cluster/lc_7/s_r


LogicTile_24_19

 (27 0)  (1279 304)  (1279 304)  routing T_24_19.lc_trk_g3_4 <X> T_24_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (1280 304)  (1280 304)  routing T_24_19.lc_trk_g3_4 <X> T_24_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 304)  (1281 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1282 304)  (1282 304)  routing T_24_19.lc_trk_g3_4 <X> T_24_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (1284 304)  (1284 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 304)  (1286 304)  routing T_24_19.lc_trk_g1_2 <X> T_24_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 304)  (1288 304)  LC_0 Logic Functioning bit
 (37 0)  (1289 304)  (1289 304)  LC_0 Logic Functioning bit
 (38 0)  (1290 304)  (1290 304)  LC_0 Logic Functioning bit
 (39 0)  (1291 304)  (1291 304)  LC_0 Logic Functioning bit
 (41 0)  (1293 304)  (1293 304)  LC_0 Logic Functioning bit
 (43 0)  (1295 304)  (1295 304)  LC_0 Logic Functioning bit
 (45 0)  (1297 304)  (1297 304)  LC_0 Logic Functioning bit
 (14 1)  (1266 305)  (1266 305)  routing T_24_19.top_op_0 <X> T_24_19.lc_trk_g0_0
 (15 1)  (1267 305)  (1267 305)  routing T_24_19.top_op_0 <X> T_24_19.lc_trk_g0_0
 (17 1)  (1269 305)  (1269 305)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (26 1)  (1278 305)  (1278 305)  routing T_24_19.lc_trk_g1_3 <X> T_24_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (1279 305)  (1279 305)  routing T_24_19.lc_trk_g1_3 <X> T_24_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 305)  (1281 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (1283 305)  (1283 305)  routing T_24_19.lc_trk_g1_2 <X> T_24_19.wire_logic_cluster/lc_0/in_3
 (36 1)  (1288 305)  (1288 305)  LC_0 Logic Functioning bit
 (38 1)  (1290 305)  (1290 305)  LC_0 Logic Functioning bit
 (45 1)  (1297 305)  (1297 305)  LC_0 Logic Functioning bit
 (48 1)  (1300 305)  (1300 305)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (2 2)  (1254 306)  (1254 306)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (2 3)  (1254 307)  (1254 307)  routing T_24_19.lc_trk_g0_0 <X> T_24_19.wire_logic_cluster/lc_7/clk
 (22 4)  (1274 308)  (1274 308)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (1276 308)  (1276 308)  routing T_24_19.top_op_3 <X> T_24_19.lc_trk_g1_3
 (25 4)  (1277 308)  (1277 308)  routing T_24_19.sp4_h_r_10 <X> T_24_19.lc_trk_g1_2
 (21 5)  (1273 309)  (1273 309)  routing T_24_19.top_op_3 <X> T_24_19.lc_trk_g1_3
 (22 5)  (1274 309)  (1274 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (1275 309)  (1275 309)  routing T_24_19.sp4_h_r_10 <X> T_24_19.lc_trk_g1_2
 (24 5)  (1276 309)  (1276 309)  routing T_24_19.sp4_h_r_10 <X> T_24_19.lc_trk_g1_2
 (17 6)  (1269 310)  (1269 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (11 12)  (1263 316)  (1263 316)  routing T_24_19.sp4_h_l_40 <X> T_24_19.sp4_v_b_11
 (13 12)  (1265 316)  (1265 316)  routing T_24_19.sp4_h_l_40 <X> T_24_19.sp4_v_b_11
 (12 13)  (1264 317)  (1264 317)  routing T_24_19.sp4_h_l_40 <X> T_24_19.sp4_v_b_11
 (1 14)  (1253 318)  (1253 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (1252 319)  (1252 319)  routing T_24_19.lc_trk_g1_5 <X> T_24_19.wire_logic_cluster/lc_7/s_r
 (1 15)  (1253 319)  (1253 319)  routing T_24_19.lc_trk_g1_5 <X> T_24_19.wire_logic_cluster/lc_7/s_r
 (14 15)  (1266 319)  (1266 319)  routing T_24_19.sp4_h_l_17 <X> T_24_19.lc_trk_g3_4
 (15 15)  (1267 319)  (1267 319)  routing T_24_19.sp4_h_l_17 <X> T_24_19.lc_trk_g3_4
 (16 15)  (1268 319)  (1268 319)  routing T_24_19.sp4_h_l_17 <X> T_24_19.lc_trk_g3_4
 (17 15)  (1269 319)  (1269 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4


RAM_Tile_25_19

 (7 1)  (1313 305)  (1313 305)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 306)  (1306 306)  routing T_25_19.glb_netwk_6 <X> T_25_19.wire_bram/ram/RCLK
 (1 2)  (1307 306)  (1307 306)  routing T_25_19.glb_netwk_6 <X> T_25_19.wire_bram/ram/RCLK
 (2 2)  (1308 306)  (1308 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (11 4)  (1317 308)  (1317 308)  routing T_25_19.sp4_h_l_46 <X> T_25_19.sp4_v_b_5
 (13 4)  (1319 308)  (1319 308)  routing T_25_19.sp4_h_l_46 <X> T_25_19.sp4_v_b_5
 (27 4)  (1333 308)  (1333 308)  routing T_25_19.lc_trk_g1_2 <X> T_25_19.wire_bram/ram/WDATA_13
 (29 4)  (1335 308)  (1335 308)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g1_2 wire_bram/ram/WDATA_13
 (36 4)  (1342 308)  (1342 308)  Enable bit of Mux _out_links/OutMux8_2 => wire_bram/ram/RDATA_13 sp4_h_r_36
 (12 5)  (1318 309)  (1318 309)  routing T_25_19.sp4_h_l_46 <X> T_25_19.sp4_v_b_5
 (22 5)  (1328 309)  (1328 309)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (1329 309)  (1329 309)  routing T_25_19.sp12_h_l_17 <X> T_25_19.lc_trk_g1_2
 (25 5)  (1331 309)  (1331 309)  routing T_25_19.sp12_h_l_17 <X> T_25_19.lc_trk_g1_2
 (30 5)  (1336 309)  (1336 309)  routing T_25_19.lc_trk_g1_2 <X> T_25_19.wire_bram/ram/WDATA_13
 (5 7)  (1311 311)  (1311 311)  routing T_25_19.sp4_h_l_38 <X> T_25_19.sp4_v_t_38
 (11 8)  (1317 312)  (1317 312)  routing T_25_19.sp4_h_l_39 <X> T_25_19.sp4_v_b_8
 (13 8)  (1319 312)  (1319 312)  routing T_25_19.sp4_h_l_39 <X> T_25_19.sp4_v_b_8
 (12 9)  (1318 313)  (1318 313)  routing T_25_19.sp4_h_l_39 <X> T_25_19.sp4_v_b_8
 (17 11)  (1323 315)  (1323 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (27 12)  (1333 316)  (1333 316)  routing T_25_19.lc_trk_g3_6 <X> T_25_19.wire_bram/ram/WDATA_9
 (28 12)  (1334 316)  (1334 316)  routing T_25_19.lc_trk_g3_6 <X> T_25_19.wire_bram/ram/WDATA_9
 (29 12)  (1335 316)  (1335 316)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_6 wire_bram/ram/WDATA_9
 (30 12)  (1336 316)  (1336 316)  routing T_25_19.lc_trk_g3_6 <X> T_25_19.wire_bram/ram/WDATA_9
 (41 12)  (1347 316)  (1347 316)  Enable bit of Mux _out_links/OutMuxb_6 => wire_bram/ram/RDATA_9 sp4_r_v_b_45
 (30 13)  (1336 317)  (1336 317)  routing T_25_19.lc_trk_g3_6 <X> T_25_19.wire_bram/ram/WDATA_9
 (0 14)  (1306 318)  (1306 318)  routing T_25_19.lc_trk_g2_4 <X> T_25_19.wire_bram/ram/RE
 (1 14)  (1307 318)  (1307 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (5 14)  (1311 318)  (1311 318)  routing T_25_19.sp4_v_t_44 <X> T_25_19.sp4_h_l_44
 (1 15)  (1307 319)  (1307 319)  routing T_25_19.lc_trk_g2_4 <X> T_25_19.wire_bram/ram/RE
 (6 15)  (1312 319)  (1312 319)  routing T_25_19.sp4_v_t_44 <X> T_25_19.sp4_h_l_44
 (22 15)  (1328 319)  (1328 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_26_19

 (0 2)  (1348 306)  (1348 306)  routing T_26_19.lc_trk_g3_1 <X> T_26_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1350 306)  (1350 306)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (11 2)  (1359 306)  (1359 306)  routing T_26_19.sp4_h_l_44 <X> T_26_19.sp4_v_t_39
 (26 2)  (1374 306)  (1374 306)  routing T_26_19.lc_trk_g1_4 <X> T_26_19.wire_logic_cluster/lc_1/in_0
 (36 2)  (1384 306)  (1384 306)  LC_1 Logic Functioning bit
 (38 2)  (1386 306)  (1386 306)  LC_1 Logic Functioning bit
 (41 2)  (1389 306)  (1389 306)  LC_1 Logic Functioning bit
 (43 2)  (1391 306)  (1391 306)  LC_1 Logic Functioning bit
 (45 2)  (1393 306)  (1393 306)  LC_1 Logic Functioning bit
 (47 2)  (1395 306)  (1395 306)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (1348 307)  (1348 307)  routing T_26_19.lc_trk_g3_1 <X> T_26_19.wire_logic_cluster/lc_7/clk
 (2 3)  (1350 307)  (1350 307)  routing T_26_19.lc_trk_g3_1 <X> T_26_19.wire_logic_cluster/lc_7/clk
 (14 3)  (1362 307)  (1362 307)  routing T_26_19.sp4_h_r_4 <X> T_26_19.lc_trk_g0_4
 (15 3)  (1363 307)  (1363 307)  routing T_26_19.sp4_h_r_4 <X> T_26_19.lc_trk_g0_4
 (16 3)  (1364 307)  (1364 307)  routing T_26_19.sp4_h_r_4 <X> T_26_19.lc_trk_g0_4
 (17 3)  (1365 307)  (1365 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (27 3)  (1375 307)  (1375 307)  routing T_26_19.lc_trk_g1_4 <X> T_26_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (1377 307)  (1377 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (37 3)  (1385 307)  (1385 307)  LC_1 Logic Functioning bit
 (39 3)  (1387 307)  (1387 307)  LC_1 Logic Functioning bit
 (40 3)  (1388 307)  (1388 307)  LC_1 Logic Functioning bit
 (42 3)  (1390 307)  (1390 307)  LC_1 Logic Functioning bit
 (45 3)  (1393 307)  (1393 307)  LC_1 Logic Functioning bit
 (47 3)  (1395 307)  (1395 307)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (10 4)  (1358 308)  (1358 308)  routing T_26_19.sp4_v_t_46 <X> T_26_19.sp4_h_r_4
 (10 6)  (1358 310)  (1358 310)  routing T_26_19.sp4_v_b_11 <X> T_26_19.sp4_h_l_41
 (14 6)  (1362 310)  (1362 310)  routing T_26_19.sp4_v_t_1 <X> T_26_19.lc_trk_g1_4
 (14 7)  (1362 311)  (1362 311)  routing T_26_19.sp4_v_t_1 <X> T_26_19.lc_trk_g1_4
 (16 7)  (1364 311)  (1364 311)  routing T_26_19.sp4_v_t_1 <X> T_26_19.lc_trk_g1_4
 (17 7)  (1365 311)  (1365 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (11 10)  (1359 314)  (1359 314)  routing T_26_19.sp4_h_l_38 <X> T_26_19.sp4_v_t_45
 (17 12)  (1365 316)  (1365 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (1 14)  (1349 318)  (1349 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (1349 319)  (1349 319)  routing T_26_19.lc_trk_g0_4 <X> T_26_19.wire_logic_cluster/lc_7/s_r


IO_Tile_33_19

 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit


LogicTile_7_18

 (14 0)  (356 288)  (356 288)  routing T_7_18.wire_logic_cluster/lc_0/out <X> T_7_18.lc_trk_g0_0
 (27 0)  (369 288)  (369 288)  routing T_7_18.lc_trk_g1_6 <X> T_7_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 288)  (371 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 288)  (372 288)  routing T_7_18.lc_trk_g1_6 <X> T_7_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (374 288)  (374 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 288)  (375 288)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (376 288)  (376 288)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.wire_logic_cluster/lc_0/in_3
 (37 0)  (379 288)  (379 288)  LC_0 Logic Functioning bit
 (38 0)  (380 288)  (380 288)  LC_0 Logic Functioning bit
 (42 0)  (384 288)  (384 288)  LC_0 Logic Functioning bit
 (43 0)  (385 288)  (385 288)  LC_0 Logic Functioning bit
 (45 0)  (387 288)  (387 288)  LC_0 Logic Functioning bit
 (46 0)  (388 288)  (388 288)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (17 1)  (359 289)  (359 289)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (27 1)  (369 289)  (369 289)  routing T_7_18.lc_trk_g3_1 <X> T_7_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (370 289)  (370 289)  routing T_7_18.lc_trk_g3_1 <X> T_7_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 289)  (371 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 289)  (372 289)  routing T_7_18.lc_trk_g1_6 <X> T_7_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (373 289)  (373 289)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (374 289)  (374 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (378 289)  (378 289)  LC_0 Logic Functioning bit
 (37 1)  (379 289)  (379 289)  LC_0 Logic Functioning bit
 (42 1)  (384 289)  (384 289)  LC_0 Logic Functioning bit
 (43 1)  (385 289)  (385 289)  LC_0 Logic Functioning bit
 (0 2)  (342 290)  (342 290)  routing T_7_18.glb_netwk_6 <X> T_7_18.wire_logic_cluster/lc_7/clk
 (1 2)  (343 290)  (343 290)  routing T_7_18.glb_netwk_6 <X> T_7_18.wire_logic_cluster/lc_7/clk
 (2 2)  (344 290)  (344 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (368 290)  (368 290)  routing T_7_18.lc_trk_g1_6 <X> T_7_18.wire_logic_cluster/lc_1/in_0
 (32 2)  (374 290)  (374 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 290)  (375 290)  routing T_7_18.lc_trk_g3_1 <X> T_7_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (376 290)  (376 290)  routing T_7_18.lc_trk_g3_1 <X> T_7_18.wire_logic_cluster/lc_1/in_3
 (37 2)  (379 290)  (379 290)  LC_1 Logic Functioning bit
 (38 2)  (380 290)  (380 290)  LC_1 Logic Functioning bit
 (39 2)  (381 290)  (381 290)  LC_1 Logic Functioning bit
 (43 2)  (385 290)  (385 290)  LC_1 Logic Functioning bit
 (45 2)  (387 290)  (387 290)  LC_1 Logic Functioning bit
 (26 3)  (368 291)  (368 291)  routing T_7_18.lc_trk_g1_6 <X> T_7_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (369 291)  (369 291)  routing T_7_18.lc_trk_g1_6 <X> T_7_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 291)  (371 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (374 291)  (374 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (375 291)  (375 291)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.input_2_1
 (34 3)  (376 291)  (376 291)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.input_2_1
 (35 3)  (377 291)  (377 291)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.input_2_1
 (36 3)  (378 291)  (378 291)  LC_1 Logic Functioning bit
 (38 3)  (380 291)  (380 291)  LC_1 Logic Functioning bit
 (39 3)  (381 291)  (381 291)  LC_1 Logic Functioning bit
 (42 3)  (384 291)  (384 291)  LC_1 Logic Functioning bit
 (0 4)  (342 292)  (342 292)  routing T_7_18.lc_trk_g3_3 <X> T_7_18.wire_logic_cluster/lc_7/cen
 (1 4)  (343 292)  (343 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (27 4)  (369 292)  (369 292)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (370 292)  (370 292)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 292)  (371 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (373 292)  (373 292)  routing T_7_18.lc_trk_g1_6 <X> T_7_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 292)  (374 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (376 292)  (376 292)  routing T_7_18.lc_trk_g1_6 <X> T_7_18.wire_logic_cluster/lc_2/in_3
 (37 4)  (379 292)  (379 292)  LC_2 Logic Functioning bit
 (39 4)  (381 292)  (381 292)  LC_2 Logic Functioning bit
 (41 4)  (383 292)  (383 292)  LC_2 Logic Functioning bit
 (43 4)  (385 292)  (385 292)  LC_2 Logic Functioning bit
 (45 4)  (387 292)  (387 292)  LC_2 Logic Functioning bit
 (0 5)  (342 293)  (342 293)  routing T_7_18.lc_trk_g3_3 <X> T_7_18.wire_logic_cluster/lc_7/cen
 (1 5)  (343 293)  (343 293)  routing T_7_18.lc_trk_g3_3 <X> T_7_18.wire_logic_cluster/lc_7/cen
 (30 5)  (372 293)  (372 293)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (373 293)  (373 293)  routing T_7_18.lc_trk_g1_6 <X> T_7_18.wire_logic_cluster/lc_2/in_3
 (37 5)  (379 293)  (379 293)  LC_2 Logic Functioning bit
 (39 5)  (381 293)  (381 293)  LC_2 Logic Functioning bit
 (41 5)  (383 293)  (383 293)  LC_2 Logic Functioning bit
 (43 5)  (385 293)  (385 293)  LC_2 Logic Functioning bit
 (25 6)  (367 294)  (367 294)  routing T_7_18.sp4_h_r_14 <X> T_7_18.lc_trk_g1_6
 (22 7)  (364 295)  (364 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (365 295)  (365 295)  routing T_7_18.sp4_h_r_14 <X> T_7_18.lc_trk_g1_6
 (24 7)  (366 295)  (366 295)  routing T_7_18.sp4_h_r_14 <X> T_7_18.lc_trk_g1_6
 (5 12)  (347 300)  (347 300)  routing T_7_18.sp4_v_b_3 <X> T_7_18.sp4_h_r_9
 (17 12)  (359 300)  (359 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (360 300)  (360 300)  routing T_7_18.wire_logic_cluster/lc_1/out <X> T_7_18.lc_trk_g3_1
 (22 12)  (364 300)  (364 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (367 300)  (367 300)  routing T_7_18.wire_logic_cluster/lc_2/out <X> T_7_18.lc_trk_g3_2
 (4 13)  (346 301)  (346 301)  routing T_7_18.sp4_v_b_3 <X> T_7_18.sp4_h_r_9
 (6 13)  (348 301)  (348 301)  routing T_7_18.sp4_v_b_3 <X> T_7_18.sp4_h_r_9
 (22 13)  (364 301)  (364 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (342 302)  (342 302)  routing T_7_18.lc_trk_g3_5 <X> T_7_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 302)  (343 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (357 302)  (357 302)  routing T_7_18.sp4_h_r_45 <X> T_7_18.lc_trk_g3_5
 (16 14)  (358 302)  (358 302)  routing T_7_18.sp4_h_r_45 <X> T_7_18.lc_trk_g3_5
 (17 14)  (359 302)  (359 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (360 302)  (360 302)  routing T_7_18.sp4_h_r_45 <X> T_7_18.lc_trk_g3_5
 (0 15)  (342 303)  (342 303)  routing T_7_18.lc_trk_g3_5 <X> T_7_18.wire_logic_cluster/lc_7/s_r
 (1 15)  (343 303)  (343 303)  routing T_7_18.lc_trk_g3_5 <X> T_7_18.wire_logic_cluster/lc_7/s_r
 (18 15)  (360 303)  (360 303)  routing T_7_18.sp4_h_r_45 <X> T_7_18.lc_trk_g3_5


RAM_Tile_8_18

 (10 5)  (406 293)  (406 293)  routing T_8_18.sp4_h_r_11 <X> T_8_18.sp4_v_b_4
 (12 10)  (408 298)  (408 298)  routing T_8_18.sp4_v_t_39 <X> T_8_18.sp4_h_l_45
 (11 11)  (407 299)  (407 299)  routing T_8_18.sp4_v_t_39 <X> T_8_18.sp4_h_l_45
 (13 11)  (409 299)  (409 299)  routing T_8_18.sp4_v_t_39 <X> T_8_18.sp4_h_l_45


LogicTile_9_18

 (21 0)  (459 288)  (459 288)  routing T_9_18.wire_logic_cluster/lc_3/out <X> T_9_18.lc_trk_g0_3
 (22 0)  (460 288)  (460 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (467 288)  (467 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 288)  (470 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 288)  (471 288)  routing T_9_18.lc_trk_g3_0 <X> T_9_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 288)  (472 288)  routing T_9_18.lc_trk_g3_0 <X> T_9_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 288)  (474 288)  LC_0 Logic Functioning bit
 (38 0)  (476 288)  (476 288)  LC_0 Logic Functioning bit
 (30 1)  (468 289)  (468 289)  routing T_9_18.lc_trk_g0_3 <X> T_9_18.wire_logic_cluster/lc_0/in_1
 (36 1)  (474 289)  (474 289)  LC_0 Logic Functioning bit
 (38 1)  (476 289)  (476 289)  LC_0 Logic Functioning bit
 (46 1)  (484 289)  (484 289)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (438 290)  (438 290)  routing T_9_18.glb_netwk_6 <X> T_9_18.wire_logic_cluster/lc_7/clk
 (1 2)  (439 290)  (439 290)  routing T_9_18.glb_netwk_6 <X> T_9_18.wire_logic_cluster/lc_7/clk
 (2 2)  (440 290)  (440 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 4)  (441 292)  (441 292)  routing T_9_18.sp12_v_t_23 <X> T_9_18.sp12_h_r_0
 (12 4)  (450 292)  (450 292)  routing T_9_18.sp4_v_t_40 <X> T_9_18.sp4_h_r_5
 (15 4)  (453 292)  (453 292)  routing T_9_18.sp4_h_l_4 <X> T_9_18.lc_trk_g1_1
 (16 4)  (454 292)  (454 292)  routing T_9_18.sp4_h_l_4 <X> T_9_18.lc_trk_g1_1
 (17 4)  (455 292)  (455 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (456 292)  (456 292)  routing T_9_18.sp4_h_l_4 <X> T_9_18.lc_trk_g1_1
 (18 5)  (456 293)  (456 293)  routing T_9_18.sp4_h_l_4 <X> T_9_18.lc_trk_g1_1
 (27 6)  (465 294)  (465 294)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 294)  (466 294)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 294)  (467 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 294)  (470 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 294)  (472 294)  routing T_9_18.lc_trk_g1_1 <X> T_9_18.wire_logic_cluster/lc_3/in_3
 (37 6)  (475 294)  (475 294)  LC_3 Logic Functioning bit
 (38 6)  (476 294)  (476 294)  LC_3 Logic Functioning bit
 (41 6)  (479 294)  (479 294)  LC_3 Logic Functioning bit
 (45 6)  (483 294)  (483 294)  LC_3 Logic Functioning bit
 (26 7)  (464 295)  (464 295)  routing T_9_18.lc_trk_g0_3 <X> T_9_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 295)  (467 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 295)  (468 295)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.wire_logic_cluster/lc_3/in_1
 (32 7)  (470 295)  (470 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (471 295)  (471 295)  routing T_9_18.lc_trk_g2_3 <X> T_9_18.input_2_3
 (35 7)  (473 295)  (473 295)  routing T_9_18.lc_trk_g2_3 <X> T_9_18.input_2_3
 (39 7)  (477 295)  (477 295)  LC_3 Logic Functioning bit
 (40 7)  (478 295)  (478 295)  LC_3 Logic Functioning bit
 (47 7)  (485 295)  (485 295)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (5 8)  (443 296)  (443 296)  routing T_9_18.sp4_v_t_43 <X> T_9_18.sp4_h_r_6
 (22 8)  (460 296)  (460 296)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (461 296)  (461 296)  routing T_9_18.sp12_v_b_11 <X> T_9_18.lc_trk_g2_3
 (14 12)  (452 300)  (452 300)  routing T_9_18.sp4_h_r_40 <X> T_9_18.lc_trk_g3_0
 (22 12)  (460 300)  (460 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (14 13)  (452 301)  (452 301)  routing T_9_18.sp4_h_r_40 <X> T_9_18.lc_trk_g3_0
 (15 13)  (453 301)  (453 301)  routing T_9_18.sp4_h_r_40 <X> T_9_18.lc_trk_g3_0
 (16 13)  (454 301)  (454 301)  routing T_9_18.sp4_h_r_40 <X> T_9_18.lc_trk_g3_0
 (17 13)  (455 301)  (455 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (21 13)  (459 301)  (459 301)  routing T_9_18.sp4_r_v_b_43 <X> T_9_18.lc_trk_g3_3
 (3 14)  (441 302)  (441 302)  routing T_9_18.sp12_h_r_1 <X> T_9_18.sp12_v_t_22
 (11 14)  (449 302)  (449 302)  routing T_9_18.sp4_h_r_5 <X> T_9_18.sp4_v_t_46
 (13 14)  (451 302)  (451 302)  routing T_9_18.sp4_h_r_5 <X> T_9_18.sp4_v_t_46
 (3 15)  (441 303)  (441 303)  routing T_9_18.sp12_h_r_1 <X> T_9_18.sp12_v_t_22
 (12 15)  (450 303)  (450 303)  routing T_9_18.sp4_h_r_5 <X> T_9_18.sp4_v_t_46


LogicTile_10_18

 (8 0)  (500 288)  (500 288)  routing T_10_18.sp4_v_b_1 <X> T_10_18.sp4_h_r_1
 (9 0)  (501 288)  (501 288)  routing T_10_18.sp4_v_b_1 <X> T_10_18.sp4_h_r_1
 (14 0)  (506 288)  (506 288)  routing T_10_18.sp4_h_r_8 <X> T_10_18.lc_trk_g0_0
 (15 1)  (507 289)  (507 289)  routing T_10_18.sp4_h_r_8 <X> T_10_18.lc_trk_g0_0
 (16 1)  (508 289)  (508 289)  routing T_10_18.sp4_h_r_8 <X> T_10_18.lc_trk_g0_0
 (17 1)  (509 289)  (509 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (0 2)  (492 290)  (492 290)  routing T_10_18.lc_trk_g2_0 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (2 2)  (494 290)  (494 290)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (14 2)  (506 290)  (506 290)  routing T_10_18.wire_logic_cluster/lc_4/out <X> T_10_18.lc_trk_g0_4
 (22 2)  (514 290)  (514 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (25 2)  (517 290)  (517 290)  routing T_10_18.wire_logic_cluster/lc_6/out <X> T_10_18.lc_trk_g0_6
 (27 2)  (519 290)  (519 290)  routing T_10_18.lc_trk_g3_1 <X> T_10_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 290)  (520 290)  routing T_10_18.lc_trk_g3_1 <X> T_10_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 290)  (521 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 290)  (523 290)  routing T_10_18.lc_trk_g1_5 <X> T_10_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 290)  (524 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 290)  (526 290)  routing T_10_18.lc_trk_g1_5 <X> T_10_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (527 290)  (527 290)  routing T_10_18.lc_trk_g0_7 <X> T_10_18.input_2_1
 (37 2)  (529 290)  (529 290)  LC_1 Logic Functioning bit
 (38 2)  (530 290)  (530 290)  LC_1 Logic Functioning bit
 (41 2)  (533 290)  (533 290)  LC_1 Logic Functioning bit
 (45 2)  (537 290)  (537 290)  LC_1 Logic Functioning bit
 (46 2)  (538 290)  (538 290)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (2 3)  (494 291)  (494 291)  routing T_10_18.lc_trk_g2_0 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (17 3)  (509 291)  (509 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (513 291)  (513 291)  routing T_10_18.sp4_r_v_b_31 <X> T_10_18.lc_trk_g0_7
 (22 3)  (514 291)  (514 291)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (27 3)  (519 291)  (519 291)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 291)  (520 291)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 291)  (521 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (524 291)  (524 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (527 291)  (527 291)  routing T_10_18.lc_trk_g0_7 <X> T_10_18.input_2_1
 (36 3)  (528 291)  (528 291)  LC_1 Logic Functioning bit
 (38 3)  (530 291)  (530 291)  LC_1 Logic Functioning bit
 (41 3)  (533 291)  (533 291)  LC_1 Logic Functioning bit
 (10 4)  (502 292)  (502 292)  routing T_10_18.sp4_v_t_46 <X> T_10_18.sp4_h_r_4
 (26 4)  (518 292)  (518 292)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (519 292)  (519 292)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 292)  (520 292)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 292)  (521 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 292)  (523 292)  routing T_10_18.lc_trk_g1_6 <X> T_10_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 292)  (524 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 292)  (526 292)  routing T_10_18.lc_trk_g1_6 <X> T_10_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (527 292)  (527 292)  routing T_10_18.lc_trk_g0_6 <X> T_10_18.input_2_2
 (36 4)  (528 292)  (528 292)  LC_2 Logic Functioning bit
 (41 4)  (533 292)  (533 292)  LC_2 Logic Functioning bit
 (43 4)  (535 292)  (535 292)  LC_2 Logic Functioning bit
 (45 4)  (537 292)  (537 292)  LC_2 Logic Functioning bit
 (26 5)  (518 293)  (518 293)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 293)  (520 293)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 293)  (521 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 293)  (522 293)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 293)  (523 293)  routing T_10_18.lc_trk_g1_6 <X> T_10_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 293)  (524 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (527 293)  (527 293)  routing T_10_18.lc_trk_g0_6 <X> T_10_18.input_2_2
 (37 5)  (529 293)  (529 293)  LC_2 Logic Functioning bit
 (41 5)  (533 293)  (533 293)  LC_2 Logic Functioning bit
 (43 5)  (535 293)  (535 293)  LC_2 Logic Functioning bit
 (17 6)  (509 294)  (509 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (510 294)  (510 294)  routing T_10_18.wire_logic_cluster/lc_5/out <X> T_10_18.lc_trk_g1_5
 (22 6)  (514 294)  (514 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (515 294)  (515 294)  routing T_10_18.sp4_v_b_23 <X> T_10_18.lc_trk_g1_7
 (24 6)  (516 294)  (516 294)  routing T_10_18.sp4_v_b_23 <X> T_10_18.lc_trk_g1_7
 (25 6)  (517 294)  (517 294)  routing T_10_18.sp4_v_b_6 <X> T_10_18.lc_trk_g1_6
 (22 7)  (514 295)  (514 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (515 295)  (515 295)  routing T_10_18.sp4_v_b_6 <X> T_10_18.lc_trk_g1_6
 (5 8)  (497 296)  (497 296)  routing T_10_18.sp4_v_b_0 <X> T_10_18.sp4_h_r_6
 (14 8)  (506 296)  (506 296)  routing T_10_18.sp4_h_r_40 <X> T_10_18.lc_trk_g2_0
 (26 8)  (518 296)  (518 296)  routing T_10_18.lc_trk_g0_4 <X> T_10_18.wire_logic_cluster/lc_4/in_0
 (29 8)  (521 296)  (521 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 296)  (522 296)  routing T_10_18.lc_trk_g0_7 <X> T_10_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 296)  (524 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 296)  (525 296)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 296)  (526 296)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (527 296)  (527 296)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.input_2_4
 (43 8)  (535 296)  (535 296)  LC_4 Logic Functioning bit
 (45 8)  (537 296)  (537 296)  LC_4 Logic Functioning bit
 (4 9)  (496 297)  (496 297)  routing T_10_18.sp4_v_b_0 <X> T_10_18.sp4_h_r_6
 (6 9)  (498 297)  (498 297)  routing T_10_18.sp4_v_b_0 <X> T_10_18.sp4_h_r_6
 (12 9)  (504 297)  (504 297)  routing T_10_18.sp4_h_r_8 <X> T_10_18.sp4_v_b_8
 (14 9)  (506 297)  (506 297)  routing T_10_18.sp4_h_r_40 <X> T_10_18.lc_trk_g2_0
 (15 9)  (507 297)  (507 297)  routing T_10_18.sp4_h_r_40 <X> T_10_18.lc_trk_g2_0
 (16 9)  (508 297)  (508 297)  routing T_10_18.sp4_h_r_40 <X> T_10_18.lc_trk_g2_0
 (17 9)  (509 297)  (509 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (29 9)  (521 297)  (521 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 297)  (522 297)  routing T_10_18.lc_trk_g0_7 <X> T_10_18.wire_logic_cluster/lc_4/in_1
 (32 9)  (524 297)  (524 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (526 297)  (526 297)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.input_2_4
 (35 9)  (527 297)  (527 297)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.input_2_4
 (37 9)  (529 297)  (529 297)  LC_4 Logic Functioning bit
 (39 9)  (531 297)  (531 297)  LC_4 Logic Functioning bit
 (40 9)  (532 297)  (532 297)  LC_4 Logic Functioning bit
 (42 9)  (534 297)  (534 297)  LC_4 Logic Functioning bit
 (43 9)  (535 297)  (535 297)  LC_4 Logic Functioning bit
 (53 9)  (545 297)  (545 297)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (21 10)  (513 298)  (513 298)  routing T_10_18.rgt_op_7 <X> T_10_18.lc_trk_g2_7
 (22 10)  (514 298)  (514 298)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (516 298)  (516 298)  routing T_10_18.rgt_op_7 <X> T_10_18.lc_trk_g2_7
 (25 10)  (517 298)  (517 298)  routing T_10_18.rgt_op_6 <X> T_10_18.lc_trk_g2_6
 (26 10)  (518 298)  (518 298)  routing T_10_18.lc_trk_g1_6 <X> T_10_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (519 298)  (519 298)  routing T_10_18.lc_trk_g1_5 <X> T_10_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 298)  (521 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 298)  (522 298)  routing T_10_18.lc_trk_g1_5 <X> T_10_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (523 298)  (523 298)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 298)  (524 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 298)  (525 298)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 298)  (528 298)  LC_5 Logic Functioning bit
 (45 10)  (537 298)  (537 298)  LC_5 Logic Functioning bit
 (22 11)  (514 299)  (514 299)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (516 299)  (516 299)  routing T_10_18.rgt_op_6 <X> T_10_18.lc_trk_g2_6
 (26 11)  (518 299)  (518 299)  routing T_10_18.lc_trk_g1_6 <X> T_10_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 299)  (519 299)  routing T_10_18.lc_trk_g1_6 <X> T_10_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 299)  (521 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (523 299)  (523 299)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (524 299)  (524 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (525 299)  (525 299)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.input_2_5
 (34 11)  (526 299)  (526 299)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.input_2_5
 (35 11)  (527 299)  (527 299)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.input_2_5
 (36 11)  (528 299)  (528 299)  LC_5 Logic Functioning bit
 (37 11)  (529 299)  (529 299)  LC_5 Logic Functioning bit
 (38 11)  (530 299)  (530 299)  LC_5 Logic Functioning bit
 (41 11)  (533 299)  (533 299)  LC_5 Logic Functioning bit
 (43 11)  (535 299)  (535 299)  LC_5 Logic Functioning bit
 (51 11)  (543 299)  (543 299)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (14 12)  (506 300)  (506 300)  routing T_10_18.sp4_v_b_24 <X> T_10_18.lc_trk_g3_0
 (17 12)  (509 300)  (509 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 300)  (510 300)  routing T_10_18.wire_logic_cluster/lc_1/out <X> T_10_18.lc_trk_g3_1
 (25 12)  (517 300)  (517 300)  routing T_10_18.wire_logic_cluster/lc_2/out <X> T_10_18.lc_trk_g3_2
 (26 12)  (518 300)  (518 300)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_6/in_0
 (28 12)  (520 300)  (520 300)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 300)  (521 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 300)  (522 300)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 300)  (523 300)  routing T_10_18.lc_trk_g1_6 <X> T_10_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 300)  (524 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 300)  (526 300)  routing T_10_18.lc_trk_g1_6 <X> T_10_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (527 300)  (527 300)  routing T_10_18.lc_trk_g0_6 <X> T_10_18.input_2_6
 (36 12)  (528 300)  (528 300)  LC_6 Logic Functioning bit
 (38 12)  (530 300)  (530 300)  LC_6 Logic Functioning bit
 (42 12)  (534 300)  (534 300)  LC_6 Logic Functioning bit
 (43 12)  (535 300)  (535 300)  LC_6 Logic Functioning bit
 (45 12)  (537 300)  (537 300)  LC_6 Logic Functioning bit
 (16 13)  (508 301)  (508 301)  routing T_10_18.sp4_v_b_24 <X> T_10_18.lc_trk_g3_0
 (17 13)  (509 301)  (509 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (22 13)  (514 301)  (514 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (518 301)  (518 301)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 301)  (520 301)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 301)  (521 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 301)  (522 301)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 301)  (523 301)  routing T_10_18.lc_trk_g1_6 <X> T_10_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 301)  (524 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (527 301)  (527 301)  routing T_10_18.lc_trk_g0_6 <X> T_10_18.input_2_6
 (42 13)  (534 301)  (534 301)  LC_6 Logic Functioning bit
 (43 13)  (535 301)  (535 301)  LC_6 Logic Functioning bit
 (51 13)  (543 301)  (543 301)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (26 14)  (518 302)  (518 302)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_7/in_0
 (29 14)  (521 302)  (521 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (36 14)  (528 302)  (528 302)  LC_7 Logic Functioning bit
 (37 14)  (529 302)  (529 302)  LC_7 Logic Functioning bit
 (38 14)  (530 302)  (530 302)  LC_7 Logic Functioning bit
 (39 14)  (531 302)  (531 302)  LC_7 Logic Functioning bit
 (40 14)  (532 302)  (532 302)  LC_7 Logic Functioning bit
 (41 14)  (533 302)  (533 302)  LC_7 Logic Functioning bit
 (42 14)  (534 302)  (534 302)  LC_7 Logic Functioning bit
 (43 14)  (535 302)  (535 302)  LC_7 Logic Functioning bit
 (52 14)  (544 302)  (544 302)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (22 15)  (514 303)  (514 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (518 303)  (518 303)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (519 303)  (519 303)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 303)  (520 303)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 303)  (521 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (36 15)  (528 303)  (528 303)  LC_7 Logic Functioning bit
 (38 15)  (530 303)  (530 303)  LC_7 Logic Functioning bit
 (41 15)  (533 303)  (533 303)  LC_7 Logic Functioning bit
 (43 15)  (535 303)  (535 303)  LC_7 Logic Functioning bit


LogicTile_11_18

 (5 0)  (551 288)  (551 288)  routing T_11_18.sp4_v_b_6 <X> T_11_18.sp4_h_r_0
 (26 0)  (572 288)  (572 288)  routing T_11_18.lc_trk_g2_4 <X> T_11_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 288)  (573 288)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 288)  (574 288)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 288)  (575 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 288)  (578 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 288)  (580 288)  routing T_11_18.lc_trk_g1_0 <X> T_11_18.wire_logic_cluster/lc_0/in_3
 (37 0)  (583 288)  (583 288)  LC_0 Logic Functioning bit
 (41 0)  (587 288)  (587 288)  LC_0 Logic Functioning bit
 (42 0)  (588 288)  (588 288)  LC_0 Logic Functioning bit
 (43 0)  (589 288)  (589 288)  LC_0 Logic Functioning bit
 (45 0)  (591 288)  (591 288)  LC_0 Logic Functioning bit
 (47 0)  (593 288)  (593 288)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (4 1)  (550 289)  (550 289)  routing T_11_18.sp4_v_b_6 <X> T_11_18.sp4_h_r_0
 (6 1)  (552 289)  (552 289)  routing T_11_18.sp4_v_b_6 <X> T_11_18.sp4_h_r_0
 (10 1)  (556 289)  (556 289)  routing T_11_18.sp4_h_r_8 <X> T_11_18.sp4_v_b_1
 (17 1)  (563 289)  (563 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (28 1)  (574 289)  (574 289)  routing T_11_18.lc_trk_g2_4 <X> T_11_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 289)  (575 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 289)  (576 289)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (578 289)  (578 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (579 289)  (579 289)  routing T_11_18.lc_trk_g2_0 <X> T_11_18.input_2_0
 (36 1)  (582 289)  (582 289)  LC_0 Logic Functioning bit
 (43 1)  (589 289)  (589 289)  LC_0 Logic Functioning bit
 (2 2)  (548 290)  (548 290)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (14 2)  (560 290)  (560 290)  routing T_11_18.wire_logic_cluster/lc_4/out <X> T_11_18.lc_trk_g0_4
 (17 2)  (563 290)  (563 290)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (564 290)  (564 290)  routing T_11_18.wire_logic_cluster/lc_5/out <X> T_11_18.lc_trk_g0_5
 (27 2)  (573 290)  (573 290)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 290)  (574 290)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 290)  (575 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 290)  (577 290)  routing T_11_18.lc_trk_g2_4 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 290)  (578 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 290)  (579 290)  routing T_11_18.lc_trk_g2_4 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (37 2)  (583 290)  (583 290)  LC_1 Logic Functioning bit
 (41 2)  (587 290)  (587 290)  LC_1 Logic Functioning bit
 (43 2)  (589 290)  (589 290)  LC_1 Logic Functioning bit
 (45 2)  (591 290)  (591 290)  LC_1 Logic Functioning bit
 (47 2)  (593 290)  (593 290)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (2 3)  (548 291)  (548 291)  routing T_11_18.lc_trk_g0_0 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (17 3)  (563 291)  (563 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (27 3)  (573 291)  (573 291)  routing T_11_18.lc_trk_g1_0 <X> T_11_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 291)  (575 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (578 291)  (578 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (579 291)  (579 291)  routing T_11_18.lc_trk_g2_3 <X> T_11_18.input_2_1
 (35 3)  (581 291)  (581 291)  routing T_11_18.lc_trk_g2_3 <X> T_11_18.input_2_1
 (36 3)  (582 291)  (582 291)  LC_1 Logic Functioning bit
 (41 3)  (587 291)  (587 291)  LC_1 Logic Functioning bit
 (43 3)  (589 291)  (589 291)  LC_1 Logic Functioning bit
 (21 4)  (567 292)  (567 292)  routing T_11_18.wire_logic_cluster/lc_3/out <X> T_11_18.lc_trk_g1_3
 (22 4)  (568 292)  (568 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (571 292)  (571 292)  routing T_11_18.lft_op_2 <X> T_11_18.lc_trk_g1_2
 (26 4)  (572 292)  (572 292)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 292)  (573 292)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 292)  (574 292)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 292)  (575 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 292)  (577 292)  routing T_11_18.lc_trk_g3_6 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 292)  (578 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 292)  (579 292)  routing T_11_18.lc_trk_g3_6 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 292)  (580 292)  routing T_11_18.lc_trk_g3_6 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (581 292)  (581 292)  routing T_11_18.lc_trk_g0_4 <X> T_11_18.input_2_2
 (36 4)  (582 292)  (582 292)  LC_2 Logic Functioning bit
 (45 4)  (591 292)  (591 292)  LC_2 Logic Functioning bit
 (8 5)  (554 293)  (554 293)  routing T_11_18.sp4_h_r_4 <X> T_11_18.sp4_v_b_4
 (17 5)  (563 293)  (563 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (22 5)  (568 293)  (568 293)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (570 293)  (570 293)  routing T_11_18.lft_op_2 <X> T_11_18.lc_trk_g1_2
 (27 5)  (573 293)  (573 293)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 293)  (574 293)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 293)  (575 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 293)  (576 293)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 293)  (577 293)  routing T_11_18.lc_trk_g3_6 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 293)  (578 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (582 293)  (582 293)  LC_2 Logic Functioning bit
 (37 5)  (583 293)  (583 293)  LC_2 Logic Functioning bit
 (38 5)  (584 293)  (584 293)  LC_2 Logic Functioning bit
 (41 5)  (587 293)  (587 293)  LC_2 Logic Functioning bit
 (43 5)  (589 293)  (589 293)  LC_2 Logic Functioning bit
 (27 6)  (573 294)  (573 294)  routing T_11_18.lc_trk_g1_3 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 294)  (575 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 294)  (577 294)  routing T_11_18.lc_trk_g2_4 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 294)  (578 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 294)  (579 294)  routing T_11_18.lc_trk_g2_4 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (37 6)  (583 294)  (583 294)  LC_3 Logic Functioning bit
 (41 6)  (587 294)  (587 294)  LC_3 Logic Functioning bit
 (43 6)  (589 294)  (589 294)  LC_3 Logic Functioning bit
 (45 6)  (591 294)  (591 294)  LC_3 Logic Functioning bit
 (46 6)  (592 294)  (592 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (11 7)  (557 295)  (557 295)  routing T_11_18.sp4_h_r_5 <X> T_11_18.sp4_h_l_40
 (27 7)  (573 295)  (573 295)  routing T_11_18.lc_trk_g1_0 <X> T_11_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 295)  (575 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 295)  (576 295)  routing T_11_18.lc_trk_g1_3 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (32 7)  (578 295)  (578 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (580 295)  (580 295)  routing T_11_18.lc_trk_g1_2 <X> T_11_18.input_2_3
 (35 7)  (581 295)  (581 295)  routing T_11_18.lc_trk_g1_2 <X> T_11_18.input_2_3
 (36 7)  (582 295)  (582 295)  LC_3 Logic Functioning bit
 (41 7)  (587 295)  (587 295)  LC_3 Logic Functioning bit
 (43 7)  (589 295)  (589 295)  LC_3 Logic Functioning bit
 (14 8)  (560 296)  (560 296)  routing T_11_18.wire_logic_cluster/lc_0/out <X> T_11_18.lc_trk_g2_0
 (21 8)  (567 296)  (567 296)  routing T_11_18.bnl_op_3 <X> T_11_18.lc_trk_g2_3
 (22 8)  (568 296)  (568 296)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (26 8)  (572 296)  (572 296)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_4/in_0
 (28 8)  (574 296)  (574 296)  routing T_11_18.lc_trk_g2_3 <X> T_11_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 296)  (575 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 296)  (577 296)  routing T_11_18.lc_trk_g3_6 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 296)  (578 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 296)  (579 296)  routing T_11_18.lc_trk_g3_6 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 296)  (580 296)  routing T_11_18.lc_trk_g3_6 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 296)  (581 296)  routing T_11_18.lc_trk_g0_4 <X> T_11_18.input_2_4
 (36 8)  (582 296)  (582 296)  LC_4 Logic Functioning bit
 (37 8)  (583 296)  (583 296)  LC_4 Logic Functioning bit
 (38 8)  (584 296)  (584 296)  LC_4 Logic Functioning bit
 (42 8)  (588 296)  (588 296)  LC_4 Logic Functioning bit
 (45 8)  (591 296)  (591 296)  LC_4 Logic Functioning bit
 (17 9)  (563 297)  (563 297)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (21 9)  (567 297)  (567 297)  routing T_11_18.bnl_op_3 <X> T_11_18.lc_trk_g2_3
 (27 9)  (573 297)  (573 297)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 297)  (574 297)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 297)  (575 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 297)  (576 297)  routing T_11_18.lc_trk_g2_3 <X> T_11_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (577 297)  (577 297)  routing T_11_18.lc_trk_g3_6 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (578 297)  (578 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (582 297)  (582 297)  LC_4 Logic Functioning bit
 (43 9)  (589 297)  (589 297)  LC_4 Logic Functioning bit
 (14 10)  (560 298)  (560 298)  routing T_11_18.sp12_v_t_3 <X> T_11_18.lc_trk_g2_4
 (27 10)  (573 298)  (573 298)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 298)  (574 298)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 298)  (575 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 298)  (576 298)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 298)  (577 298)  routing T_11_18.lc_trk_g2_4 <X> T_11_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 298)  (578 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 298)  (579 298)  routing T_11_18.lc_trk_g2_4 <X> T_11_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (581 298)  (581 298)  routing T_11_18.lc_trk_g0_5 <X> T_11_18.input_2_5
 (42 10)  (588 298)  (588 298)  LC_5 Logic Functioning bit
 (43 10)  (589 298)  (589 298)  LC_5 Logic Functioning bit
 (45 10)  (591 298)  (591 298)  LC_5 Logic Functioning bit
 (47 10)  (593 298)  (593 298)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (14 11)  (560 299)  (560 299)  routing T_11_18.sp12_v_t_3 <X> T_11_18.lc_trk_g2_4
 (15 11)  (561 299)  (561 299)  routing T_11_18.sp12_v_t_3 <X> T_11_18.lc_trk_g2_4
 (17 11)  (563 299)  (563 299)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (27 11)  (573 299)  (573 299)  routing T_11_18.lc_trk_g1_0 <X> T_11_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 299)  (575 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 299)  (576 299)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_5/in_1
 (32 11)  (578 299)  (578 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (582 299)  (582 299)  LC_5 Logic Functioning bit
 (38 11)  (584 299)  (584 299)  LC_5 Logic Functioning bit
 (42 11)  (588 299)  (588 299)  LC_5 Logic Functioning bit
 (43 11)  (589 299)  (589 299)  LC_5 Logic Functioning bit
 (6 12)  (552 300)  (552 300)  routing T_11_18.sp4_h_r_4 <X> T_11_18.sp4_v_b_9
 (14 12)  (560 300)  (560 300)  routing T_11_18.rgt_op_0 <X> T_11_18.lc_trk_g3_0
 (17 12)  (563 300)  (563 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 300)  (564 300)  routing T_11_18.wire_logic_cluster/lc_1/out <X> T_11_18.lc_trk_g3_1
 (21 12)  (567 300)  (567 300)  routing T_11_18.sp4_v_t_22 <X> T_11_18.lc_trk_g3_3
 (22 12)  (568 300)  (568 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (569 300)  (569 300)  routing T_11_18.sp4_v_t_22 <X> T_11_18.lc_trk_g3_3
 (25 12)  (571 300)  (571 300)  routing T_11_18.wire_logic_cluster/lc_2/out <X> T_11_18.lc_trk_g3_2
 (27 12)  (573 300)  (573 300)  routing T_11_18.lc_trk_g3_0 <X> T_11_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 300)  (574 300)  routing T_11_18.lc_trk_g3_0 <X> T_11_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 300)  (575 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (578 300)  (578 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 300)  (580 300)  routing T_11_18.lc_trk_g1_0 <X> T_11_18.wire_logic_cluster/lc_6/in_3
 (41 12)  (587 300)  (587 300)  LC_6 Logic Functioning bit
 (43 12)  (589 300)  (589 300)  LC_6 Logic Functioning bit
 (6 13)  (552 301)  (552 301)  routing T_11_18.sp4_h_l_44 <X> T_11_18.sp4_h_r_9
 (8 13)  (554 301)  (554 301)  routing T_11_18.sp4_h_r_10 <X> T_11_18.sp4_v_b_10
 (15 13)  (561 301)  (561 301)  routing T_11_18.rgt_op_0 <X> T_11_18.lc_trk_g3_0
 (17 13)  (563 301)  (563 301)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (21 13)  (567 301)  (567 301)  routing T_11_18.sp4_v_t_22 <X> T_11_18.lc_trk_g3_3
 (22 13)  (568 301)  (568 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (572 301)  (572 301)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 301)  (573 301)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 301)  (574 301)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 301)  (575 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (51 13)  (597 301)  (597 301)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (17 14)  (563 302)  (563 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (567 302)  (567 302)  routing T_11_18.wire_logic_cluster/lc_7/out <X> T_11_18.lc_trk_g3_7
 (22 14)  (568 302)  (568 302)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (571 302)  (571 302)  routing T_11_18.wire_logic_cluster/lc_6/out <X> T_11_18.lc_trk_g3_6
 (27 14)  (573 302)  (573 302)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 302)  (574 302)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 302)  (575 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 302)  (576 302)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 302)  (577 302)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 302)  (578 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 302)  (579 302)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 302)  (580 302)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 302)  (582 302)  LC_7 Logic Functioning bit
 (41 14)  (587 302)  (587 302)  LC_7 Logic Functioning bit
 (43 14)  (589 302)  (589 302)  LC_7 Logic Functioning bit
 (45 14)  (591 302)  (591 302)  LC_7 Logic Functioning bit
 (50 14)  (596 302)  (596 302)  Cascade bit: LH_LC07_inmux02_5

 (18 15)  (564 303)  (564 303)  routing T_11_18.sp4_r_v_b_45 <X> T_11_18.lc_trk_g3_5
 (22 15)  (568 303)  (568 303)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (572 303)  (572 303)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (573 303)  (573 303)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 303)  (574 303)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 303)  (575 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 303)  (576 303)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_7/in_1
 (37 15)  (583 303)  (583 303)  LC_7 Logic Functioning bit
 (41 15)  (587 303)  (587 303)  LC_7 Logic Functioning bit
 (43 15)  (589 303)  (589 303)  LC_7 Logic Functioning bit


LogicTile_12_18

 (2 0)  (602 288)  (602 288)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (14 0)  (614 288)  (614 288)  routing T_12_18.bnr_op_0 <X> T_12_18.lc_trk_g0_0
 (25 0)  (625 288)  (625 288)  routing T_12_18.sp12_h_r_2 <X> T_12_18.lc_trk_g0_2
 (27 0)  (627 288)  (627 288)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 288)  (628 288)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 288)  (629 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 288)  (631 288)  routing T_12_18.lc_trk_g0_7 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 288)  (632 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (635 288)  (635 288)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.input_2_0
 (40 0)  (640 288)  (640 288)  LC_0 Logic Functioning bit
 (45 0)  (645 288)  (645 288)  LC_0 Logic Functioning bit
 (52 0)  (652 288)  (652 288)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (14 1)  (614 289)  (614 289)  routing T_12_18.bnr_op_0 <X> T_12_18.lc_trk_g0_0
 (17 1)  (617 289)  (617 289)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (22 1)  (622 289)  (622 289)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (624 289)  (624 289)  routing T_12_18.sp12_h_r_2 <X> T_12_18.lc_trk_g0_2
 (25 1)  (625 289)  (625 289)  routing T_12_18.sp12_h_r_2 <X> T_12_18.lc_trk_g0_2
 (27 1)  (627 289)  (627 289)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 289)  (628 289)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 289)  (629 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 289)  (631 289)  routing T_12_18.lc_trk_g0_7 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 289)  (632 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (633 289)  (633 289)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.input_2_0
 (35 1)  (635 289)  (635 289)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.input_2_0
 (36 1)  (636 289)  (636 289)  LC_0 Logic Functioning bit
 (38 1)  (638 289)  (638 289)  LC_0 Logic Functioning bit
 (40 1)  (640 289)  (640 289)  LC_0 Logic Functioning bit
 (41 1)  (641 289)  (641 289)  LC_0 Logic Functioning bit
 (43 1)  (643 289)  (643 289)  LC_0 Logic Functioning bit
 (47 1)  (647 289)  (647 289)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (651 289)  (651 289)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (600 290)  (600 290)  routing T_12_18.lc_trk_g2_0 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (2 2)  (602 290)  (602 290)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (16 2)  (616 290)  (616 290)  routing T_12_18.sp4_v_b_13 <X> T_12_18.lc_trk_g0_5
 (17 2)  (617 290)  (617 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (618 290)  (618 290)  routing T_12_18.sp4_v_b_13 <X> T_12_18.lc_trk_g0_5
 (21 2)  (621 290)  (621 290)  routing T_12_18.bnr_op_7 <X> T_12_18.lc_trk_g0_7
 (22 2)  (622 290)  (622 290)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (29 2)  (629 290)  (629 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 290)  (630 290)  routing T_12_18.lc_trk_g0_4 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 290)  (632 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 290)  (633 290)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 290)  (634 290)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (2 3)  (602 291)  (602 291)  routing T_12_18.lc_trk_g2_0 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (14 3)  (614 291)  (614 291)  routing T_12_18.sp4_h_r_4 <X> T_12_18.lc_trk_g0_4
 (15 3)  (615 291)  (615 291)  routing T_12_18.sp4_h_r_4 <X> T_12_18.lc_trk_g0_4
 (16 3)  (616 291)  (616 291)  routing T_12_18.sp4_h_r_4 <X> T_12_18.lc_trk_g0_4
 (17 3)  (617 291)  (617 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (18 3)  (618 291)  (618 291)  routing T_12_18.sp4_v_b_13 <X> T_12_18.lc_trk_g0_5
 (21 3)  (621 291)  (621 291)  routing T_12_18.bnr_op_7 <X> T_12_18.lc_trk_g0_7
 (28 3)  (628 291)  (628 291)  routing T_12_18.lc_trk_g2_1 <X> T_12_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 291)  (629 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 291)  (631 291)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (40 3)  (640 291)  (640 291)  LC_1 Logic Functioning bit
 (42 3)  (642 291)  (642 291)  LC_1 Logic Functioning bit
 (46 3)  (646 291)  (646 291)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (51 3)  (651 291)  (651 291)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (601 292)  (601 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (5 4)  (605 292)  (605 292)  routing T_12_18.sp4_v_b_3 <X> T_12_18.sp4_h_r_3
 (15 4)  (615 292)  (615 292)  routing T_12_18.sp4_h_r_9 <X> T_12_18.lc_trk_g1_1
 (16 4)  (616 292)  (616 292)  routing T_12_18.sp4_h_r_9 <X> T_12_18.lc_trk_g1_1
 (17 4)  (617 292)  (617 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (618 292)  (618 292)  routing T_12_18.sp4_h_r_9 <X> T_12_18.lc_trk_g1_1
 (21 4)  (621 292)  (621 292)  routing T_12_18.sp4_v_b_11 <X> T_12_18.lc_trk_g1_3
 (22 4)  (622 292)  (622 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (623 292)  (623 292)  routing T_12_18.sp4_v_b_11 <X> T_12_18.lc_trk_g1_3
 (0 5)  (600 293)  (600 293)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_7/cen
 (1 5)  (601 293)  (601 293)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_7/cen
 (6 5)  (606 293)  (606 293)  routing T_12_18.sp4_v_b_3 <X> T_12_18.sp4_h_r_3
 (14 5)  (614 293)  (614 293)  routing T_12_18.top_op_0 <X> T_12_18.lc_trk_g1_0
 (15 5)  (615 293)  (615 293)  routing T_12_18.top_op_0 <X> T_12_18.lc_trk_g1_0
 (17 5)  (617 293)  (617 293)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (21 5)  (621 293)  (621 293)  routing T_12_18.sp4_v_b_11 <X> T_12_18.lc_trk_g1_3
 (4 6)  (604 294)  (604 294)  routing T_12_18.sp4_h_r_9 <X> T_12_18.sp4_v_t_38
 (6 6)  (606 294)  (606 294)  routing T_12_18.sp4_h_r_9 <X> T_12_18.sp4_v_t_38
 (8 6)  (608 294)  (608 294)  routing T_12_18.sp4_v_t_47 <X> T_12_18.sp4_h_l_41
 (9 6)  (609 294)  (609 294)  routing T_12_18.sp4_v_t_47 <X> T_12_18.sp4_h_l_41
 (10 6)  (610 294)  (610 294)  routing T_12_18.sp4_v_t_47 <X> T_12_18.sp4_h_l_41
 (32 6)  (632 294)  (632 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 294)  (634 294)  routing T_12_18.lc_trk_g1_1 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (35 6)  (635 294)  (635 294)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.input_2_3
 (36 6)  (636 294)  (636 294)  LC_3 Logic Functioning bit
 (37 6)  (637 294)  (637 294)  LC_3 Logic Functioning bit
 (41 6)  (641 294)  (641 294)  LC_3 Logic Functioning bit
 (43 6)  (643 294)  (643 294)  LC_3 Logic Functioning bit
 (5 7)  (605 295)  (605 295)  routing T_12_18.sp4_h_r_9 <X> T_12_18.sp4_v_t_38
 (16 7)  (616 295)  (616 295)  routing T_12_18.sp12_h_r_12 <X> T_12_18.lc_trk_g1_4
 (17 7)  (617 295)  (617 295)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (27 7)  (627 295)  (627 295)  routing T_12_18.lc_trk_g1_0 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 295)  (629 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (32 7)  (632 295)  (632 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (634 295)  (634 295)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.input_2_3
 (36 7)  (636 295)  (636 295)  LC_3 Logic Functioning bit
 (37 7)  (637 295)  (637 295)  LC_3 Logic Functioning bit
 (40 7)  (640 295)  (640 295)  LC_3 Logic Functioning bit
 (42 7)  (642 295)  (642 295)  LC_3 Logic Functioning bit
 (6 8)  (606 296)  (606 296)  routing T_12_18.sp4_h_r_1 <X> T_12_18.sp4_v_b_6
 (10 8)  (610 296)  (610 296)  routing T_12_18.sp4_v_t_39 <X> T_12_18.sp4_h_r_7
 (14 8)  (614 296)  (614 296)  routing T_12_18.sp4_v_b_24 <X> T_12_18.lc_trk_g2_0
 (15 8)  (615 296)  (615 296)  routing T_12_18.sp4_h_r_33 <X> T_12_18.lc_trk_g2_1
 (16 8)  (616 296)  (616 296)  routing T_12_18.sp4_h_r_33 <X> T_12_18.lc_trk_g2_1
 (17 8)  (617 296)  (617 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (618 296)  (618 296)  routing T_12_18.sp4_h_r_33 <X> T_12_18.lc_trk_g2_1
 (25 8)  (625 296)  (625 296)  routing T_12_18.rgt_op_2 <X> T_12_18.lc_trk_g2_2
 (32 8)  (632 296)  (632 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 296)  (633 296)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 296)  (634 296)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 296)  (636 296)  LC_4 Logic Functioning bit
 (38 8)  (638 296)  (638 296)  LC_4 Logic Functioning bit
 (42 8)  (642 296)  (642 296)  LC_4 Logic Functioning bit
 (43 8)  (643 296)  (643 296)  LC_4 Logic Functioning bit
 (50 8)  (650 296)  (650 296)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (651 296)  (651 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (16 9)  (616 297)  (616 297)  routing T_12_18.sp4_v_b_24 <X> T_12_18.lc_trk_g2_0
 (17 9)  (617 297)  (617 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 9)  (622 297)  (622 297)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (624 297)  (624 297)  routing T_12_18.rgt_op_2 <X> T_12_18.lc_trk_g2_2
 (26 9)  (626 297)  (626 297)  routing T_12_18.lc_trk_g0_2 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 297)  (629 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 297)  (631 297)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (37 9)  (637 297)  (637 297)  LC_4 Logic Functioning bit
 (39 9)  (639 297)  (639 297)  LC_4 Logic Functioning bit
 (42 9)  (642 297)  (642 297)  LC_4 Logic Functioning bit
 (43 9)  (643 297)  (643 297)  LC_4 Logic Functioning bit
 (26 10)  (626 298)  (626 298)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 298)  (627 298)  routing T_12_18.lc_trk_g1_1 <X> T_12_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 298)  (629 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 298)  (631 298)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 298)  (632 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 298)  (633 298)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 298)  (634 298)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 298)  (636 298)  LC_5 Logic Functioning bit
 (38 10)  (638 298)  (638 298)  LC_5 Logic Functioning bit
 (46 10)  (646 298)  (646 298)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (22 11)  (622 299)  (622 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (623 299)  (623 299)  routing T_12_18.sp4_h_r_30 <X> T_12_18.lc_trk_g2_6
 (24 11)  (624 299)  (624 299)  routing T_12_18.sp4_h_r_30 <X> T_12_18.lc_trk_g2_6
 (25 11)  (625 299)  (625 299)  routing T_12_18.sp4_h_r_30 <X> T_12_18.lc_trk_g2_6
 (27 11)  (627 299)  (627 299)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 299)  (628 299)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 299)  (629 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 299)  (631 299)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 299)  (636 299)  LC_5 Logic Functioning bit
 (37 11)  (637 299)  (637 299)  LC_5 Logic Functioning bit
 (38 11)  (638 299)  (638 299)  LC_5 Logic Functioning bit
 (39 11)  (639 299)  (639 299)  LC_5 Logic Functioning bit
 (40 11)  (640 299)  (640 299)  LC_5 Logic Functioning bit
 (42 11)  (642 299)  (642 299)  LC_5 Logic Functioning bit
 (4 12)  (604 300)  (604 300)  routing T_12_18.sp4_v_t_44 <X> T_12_18.sp4_v_b_9
 (14 12)  (614 300)  (614 300)  routing T_12_18.wire_logic_cluster/lc_0/out <X> T_12_18.lc_trk_g3_0
 (17 12)  (617 300)  (617 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (622 300)  (622 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (623 300)  (623 300)  routing T_12_18.sp4_h_r_27 <X> T_12_18.lc_trk_g3_3
 (24 12)  (624 300)  (624 300)  routing T_12_18.sp4_h_r_27 <X> T_12_18.lc_trk_g3_3
 (25 12)  (625 300)  (625 300)  routing T_12_18.sp4_v_b_26 <X> T_12_18.lc_trk_g3_2
 (8 13)  (608 301)  (608 301)  routing T_12_18.sp4_h_r_10 <X> T_12_18.sp4_v_b_10
 (17 13)  (617 301)  (617 301)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (621 301)  (621 301)  routing T_12_18.sp4_h_r_27 <X> T_12_18.lc_trk_g3_3
 (22 13)  (622 301)  (622 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (623 301)  (623 301)  routing T_12_18.sp4_v_b_26 <X> T_12_18.lc_trk_g3_2
 (14 14)  (614 302)  (614 302)  routing T_12_18.sp4_v_b_36 <X> T_12_18.lc_trk_g3_4
 (22 14)  (622 302)  (622 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (626 302)  (626 302)  routing T_12_18.lc_trk_g0_5 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (29 14)  (629 302)  (629 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 302)  (632 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 302)  (633 302)  routing T_12_18.lc_trk_g2_2 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 302)  (636 302)  LC_7 Logic Functioning bit
 (37 14)  (637 302)  (637 302)  LC_7 Logic Functioning bit
 (38 14)  (638 302)  (638 302)  LC_7 Logic Functioning bit
 (39 14)  (639 302)  (639 302)  LC_7 Logic Functioning bit
 (41 14)  (641 302)  (641 302)  LC_7 Logic Functioning bit
 (43 14)  (643 302)  (643 302)  LC_7 Logic Functioning bit
 (52 14)  (652 302)  (652 302)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (8 15)  (608 303)  (608 303)  routing T_12_18.sp4_v_b_7 <X> T_12_18.sp4_v_t_47
 (10 15)  (610 303)  (610 303)  routing T_12_18.sp4_v_b_7 <X> T_12_18.sp4_v_t_47
 (11 15)  (611 303)  (611 303)  routing T_12_18.sp4_h_r_11 <X> T_12_18.sp4_h_l_46
 (14 15)  (614 303)  (614 303)  routing T_12_18.sp4_v_b_36 <X> T_12_18.lc_trk_g3_4
 (16 15)  (616 303)  (616 303)  routing T_12_18.sp4_v_b_36 <X> T_12_18.lc_trk_g3_4
 (17 15)  (617 303)  (617 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (21 15)  (621 303)  (621 303)  routing T_12_18.sp4_r_v_b_47 <X> T_12_18.lc_trk_g3_7
 (29 15)  (629 303)  (629 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 303)  (631 303)  routing T_12_18.lc_trk_g2_2 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (636 303)  (636 303)  LC_7 Logic Functioning bit
 (37 15)  (637 303)  (637 303)  LC_7 Logic Functioning bit
 (38 15)  (638 303)  (638 303)  LC_7 Logic Functioning bit
 (39 15)  (639 303)  (639 303)  LC_7 Logic Functioning bit
 (40 15)  (640 303)  (640 303)  LC_7 Logic Functioning bit
 (41 15)  (641 303)  (641 303)  LC_7 Logic Functioning bit
 (42 15)  (642 303)  (642 303)  LC_7 Logic Functioning bit
 (43 15)  (643 303)  (643 303)  LC_7 Logic Functioning bit
 (46 15)  (646 303)  (646 303)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (48 15)  (648 303)  (648 303)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_13_18

 (16 0)  (670 288)  (670 288)  routing T_13_18.sp4_v_b_9 <X> T_13_18.lc_trk_g0_1
 (17 0)  (671 288)  (671 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (672 288)  (672 288)  routing T_13_18.sp4_v_b_9 <X> T_13_18.lc_trk_g0_1
 (22 0)  (676 288)  (676 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (677 288)  (677 288)  routing T_13_18.sp4_h_r_3 <X> T_13_18.lc_trk_g0_3
 (24 0)  (678 288)  (678 288)  routing T_13_18.sp4_h_r_3 <X> T_13_18.lc_trk_g0_3
 (26 0)  (680 288)  (680 288)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_0/in_0
 (28 0)  (682 288)  (682 288)  routing T_13_18.lc_trk_g2_1 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 288)  (683 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 288)  (686 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 288)  (687 288)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 288)  (690 288)  LC_0 Logic Functioning bit
 (43 0)  (697 288)  (697 288)  LC_0 Logic Functioning bit
 (15 1)  (669 289)  (669 289)  routing T_13_18.sp4_v_t_5 <X> T_13_18.lc_trk_g0_0
 (16 1)  (670 289)  (670 289)  routing T_13_18.sp4_v_t_5 <X> T_13_18.lc_trk_g0_0
 (17 1)  (671 289)  (671 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (18 1)  (672 289)  (672 289)  routing T_13_18.sp4_v_b_9 <X> T_13_18.lc_trk_g0_1
 (21 1)  (675 289)  (675 289)  routing T_13_18.sp4_h_r_3 <X> T_13_18.lc_trk_g0_3
 (27 1)  (681 289)  (681 289)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 289)  (682 289)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 289)  (683 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 289)  (685 289)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 289)  (686 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (690 289)  (690 289)  LC_0 Logic Functioning bit
 (41 1)  (695 289)  (695 289)  LC_0 Logic Functioning bit
 (43 1)  (697 289)  (697 289)  LC_0 Logic Functioning bit
 (51 1)  (705 289)  (705 289)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (654 290)  (654 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (1 2)  (655 290)  (655 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (2 2)  (656 290)  (656 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (13 2)  (667 290)  (667 290)  routing T_13_18.sp4_h_r_2 <X> T_13_18.sp4_v_t_39
 (14 2)  (668 290)  (668 290)  routing T_13_18.sp4_h_l_9 <X> T_13_18.lc_trk_g0_4
 (15 2)  (669 290)  (669 290)  routing T_13_18.bot_op_5 <X> T_13_18.lc_trk_g0_5
 (17 2)  (671 290)  (671 290)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (21 2)  (675 290)  (675 290)  routing T_13_18.bnr_op_7 <X> T_13_18.lc_trk_g0_7
 (22 2)  (676 290)  (676 290)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (29 2)  (683 290)  (683 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 290)  (686 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 290)  (687 290)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 290)  (688 290)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (38 2)  (692 290)  (692 290)  LC_1 Logic Functioning bit
 (39 2)  (693 290)  (693 290)  LC_1 Logic Functioning bit
 (45 2)  (699 290)  (699 290)  LC_1 Logic Functioning bit
 (48 2)  (702 290)  (702 290)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (50 2)  (704 290)  (704 290)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (706 290)  (706 290)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (8 3)  (662 291)  (662 291)  routing T_13_18.sp4_h_r_1 <X> T_13_18.sp4_v_t_36
 (9 3)  (663 291)  (663 291)  routing T_13_18.sp4_h_r_1 <X> T_13_18.sp4_v_t_36
 (12 3)  (666 291)  (666 291)  routing T_13_18.sp4_h_r_2 <X> T_13_18.sp4_v_t_39
 (14 3)  (668 291)  (668 291)  routing T_13_18.sp4_h_l_9 <X> T_13_18.lc_trk_g0_4
 (15 3)  (669 291)  (669 291)  routing T_13_18.sp4_h_l_9 <X> T_13_18.lc_trk_g0_4
 (16 3)  (670 291)  (670 291)  routing T_13_18.sp4_h_l_9 <X> T_13_18.lc_trk_g0_4
 (17 3)  (671 291)  (671 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (21 3)  (675 291)  (675 291)  routing T_13_18.bnr_op_7 <X> T_13_18.lc_trk_g0_7
 (27 3)  (681 291)  (681 291)  routing T_13_18.lc_trk_g1_0 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 291)  (683 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (37 3)  (691 291)  (691 291)  LC_1 Logic Functioning bit
 (38 3)  (692 291)  (692 291)  LC_1 Logic Functioning bit
 (39 3)  (693 291)  (693 291)  LC_1 Logic Functioning bit
 (42 3)  (696 291)  (696 291)  LC_1 Logic Functioning bit
 (3 4)  (657 292)  (657 292)  routing T_13_18.sp12_v_t_23 <X> T_13_18.sp12_h_r_0
 (4 4)  (658 292)  (658 292)  routing T_13_18.sp4_v_t_38 <X> T_13_18.sp4_v_b_3
 (14 4)  (668 292)  (668 292)  routing T_13_18.sp4_v_b_8 <X> T_13_18.lc_trk_g1_0
 (25 4)  (679 292)  (679 292)  routing T_13_18.sp4_h_l_7 <X> T_13_18.lc_trk_g1_2
 (29 4)  (683 292)  (683 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 292)  (684 292)  routing T_13_18.lc_trk_g0_7 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 292)  (685 292)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 292)  (686 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 292)  (688 292)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 292)  (690 292)  LC_2 Logic Functioning bit
 (37 4)  (691 292)  (691 292)  LC_2 Logic Functioning bit
 (38 4)  (692 292)  (692 292)  LC_2 Logic Functioning bit
 (39 4)  (693 292)  (693 292)  LC_2 Logic Functioning bit
 (40 4)  (694 292)  (694 292)  LC_2 Logic Functioning bit
 (41 4)  (695 292)  (695 292)  LC_2 Logic Functioning bit
 (42 4)  (696 292)  (696 292)  LC_2 Logic Functioning bit
 (43 4)  (697 292)  (697 292)  LC_2 Logic Functioning bit
 (4 5)  (658 293)  (658 293)  routing T_13_18.sp4_h_l_42 <X> T_13_18.sp4_h_r_3
 (6 5)  (660 293)  (660 293)  routing T_13_18.sp4_h_l_42 <X> T_13_18.sp4_h_r_3
 (14 5)  (668 293)  (668 293)  routing T_13_18.sp4_v_b_8 <X> T_13_18.lc_trk_g1_0
 (16 5)  (670 293)  (670 293)  routing T_13_18.sp4_v_b_8 <X> T_13_18.lc_trk_g1_0
 (17 5)  (671 293)  (671 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (22 5)  (676 293)  (676 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (677 293)  (677 293)  routing T_13_18.sp4_h_l_7 <X> T_13_18.lc_trk_g1_2
 (24 5)  (678 293)  (678 293)  routing T_13_18.sp4_h_l_7 <X> T_13_18.lc_trk_g1_2
 (25 5)  (679 293)  (679 293)  routing T_13_18.sp4_h_l_7 <X> T_13_18.lc_trk_g1_2
 (26 5)  (680 293)  (680 293)  routing T_13_18.lc_trk_g2_2 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 293)  (682 293)  routing T_13_18.lc_trk_g2_2 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 293)  (683 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 293)  (684 293)  routing T_13_18.lc_trk_g0_7 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 293)  (685 293)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 293)  (690 293)  LC_2 Logic Functioning bit
 (37 5)  (691 293)  (691 293)  LC_2 Logic Functioning bit
 (38 5)  (692 293)  (692 293)  LC_2 Logic Functioning bit
 (39 5)  (693 293)  (693 293)  LC_2 Logic Functioning bit
 (41 5)  (695 293)  (695 293)  LC_2 Logic Functioning bit
 (43 5)  (697 293)  (697 293)  LC_2 Logic Functioning bit
 (48 5)  (702 293)  (702 293)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (16 6)  (670 294)  (670 294)  routing T_13_18.sp4_v_b_13 <X> T_13_18.lc_trk_g1_5
 (17 6)  (671 294)  (671 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (672 294)  (672 294)  routing T_13_18.sp4_v_b_13 <X> T_13_18.lc_trk_g1_5
 (21 6)  (675 294)  (675 294)  routing T_13_18.sp4_h_l_10 <X> T_13_18.lc_trk_g1_7
 (22 6)  (676 294)  (676 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (677 294)  (677 294)  routing T_13_18.sp4_h_l_10 <X> T_13_18.lc_trk_g1_7
 (24 6)  (678 294)  (678 294)  routing T_13_18.sp4_h_l_10 <X> T_13_18.lc_trk_g1_7
 (25 6)  (679 294)  (679 294)  routing T_13_18.bnr_op_6 <X> T_13_18.lc_trk_g1_6
 (14 7)  (668 295)  (668 295)  routing T_13_18.top_op_4 <X> T_13_18.lc_trk_g1_4
 (15 7)  (669 295)  (669 295)  routing T_13_18.top_op_4 <X> T_13_18.lc_trk_g1_4
 (17 7)  (671 295)  (671 295)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (672 295)  (672 295)  routing T_13_18.sp4_v_b_13 <X> T_13_18.lc_trk_g1_5
 (21 7)  (675 295)  (675 295)  routing T_13_18.sp4_h_l_10 <X> T_13_18.lc_trk_g1_7
 (22 7)  (676 295)  (676 295)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (679 295)  (679 295)  routing T_13_18.bnr_op_6 <X> T_13_18.lc_trk_g1_6
 (4 8)  (658 296)  (658 296)  routing T_13_18.sp4_h_l_37 <X> T_13_18.sp4_v_b_6
 (6 8)  (660 296)  (660 296)  routing T_13_18.sp4_h_l_37 <X> T_13_18.sp4_v_b_6
 (9 8)  (663 296)  (663 296)  routing T_13_18.sp4_v_t_42 <X> T_13_18.sp4_h_r_7
 (17 8)  (671 296)  (671 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (22 8)  (676 296)  (676 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (677 296)  (677 296)  routing T_13_18.sp4_h_r_27 <X> T_13_18.lc_trk_g2_3
 (24 8)  (678 296)  (678 296)  routing T_13_18.sp4_h_r_27 <X> T_13_18.lc_trk_g2_3
 (25 8)  (679 296)  (679 296)  routing T_13_18.rgt_op_2 <X> T_13_18.lc_trk_g2_2
 (26 8)  (680 296)  (680 296)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (29 8)  (683 296)  (683 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 296)  (685 296)  routing T_13_18.lc_trk_g0_5 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 296)  (686 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (690 296)  (690 296)  LC_4 Logic Functioning bit
 (37 8)  (691 296)  (691 296)  LC_4 Logic Functioning bit
 (38 8)  (692 296)  (692 296)  LC_4 Logic Functioning bit
 (5 9)  (659 297)  (659 297)  routing T_13_18.sp4_h_l_37 <X> T_13_18.sp4_v_b_6
 (15 9)  (669 297)  (669 297)  routing T_13_18.sp4_v_t_29 <X> T_13_18.lc_trk_g2_0
 (16 9)  (670 297)  (670 297)  routing T_13_18.sp4_v_t_29 <X> T_13_18.lc_trk_g2_0
 (17 9)  (671 297)  (671 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (18 9)  (672 297)  (672 297)  routing T_13_18.sp4_r_v_b_33 <X> T_13_18.lc_trk_g2_1
 (21 9)  (675 297)  (675 297)  routing T_13_18.sp4_h_r_27 <X> T_13_18.lc_trk_g2_3
 (22 9)  (676 297)  (676 297)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (678 297)  (678 297)  routing T_13_18.rgt_op_2 <X> T_13_18.lc_trk_g2_2
 (26 9)  (680 297)  (680 297)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 297)  (681 297)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 297)  (683 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (686 297)  (686 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (687 297)  (687 297)  routing T_13_18.lc_trk_g2_0 <X> T_13_18.input_2_4
 (36 9)  (690 297)  (690 297)  LC_4 Logic Functioning bit
 (37 9)  (691 297)  (691 297)  LC_4 Logic Functioning bit
 (39 9)  (693 297)  (693 297)  LC_4 Logic Functioning bit
 (41 9)  (695 297)  (695 297)  LC_4 Logic Functioning bit
 (43 9)  (697 297)  (697 297)  LC_4 Logic Functioning bit
 (15 10)  (669 298)  (669 298)  routing T_13_18.sp4_v_t_32 <X> T_13_18.lc_trk_g2_5
 (16 10)  (670 298)  (670 298)  routing T_13_18.sp4_v_t_32 <X> T_13_18.lc_trk_g2_5
 (17 10)  (671 298)  (671 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (26 10)  (680 298)  (680 298)  routing T_13_18.lc_trk_g1_4 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 298)  (681 298)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 298)  (683 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 298)  (684 298)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 298)  (685 298)  routing T_13_18.lc_trk_g0_4 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 298)  (686 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (689 298)  (689 298)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.input_2_5
 (36 10)  (690 298)  (690 298)  LC_5 Logic Functioning bit
 (37 10)  (691 298)  (691 298)  LC_5 Logic Functioning bit
 (39 10)  (693 298)  (693 298)  LC_5 Logic Functioning bit
 (41 10)  (695 298)  (695 298)  LC_5 Logic Functioning bit
 (43 10)  (697 298)  (697 298)  LC_5 Logic Functioning bit
 (27 11)  (681 299)  (681 299)  routing T_13_18.lc_trk_g1_4 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 299)  (683 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 299)  (684 299)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (32 11)  (686 299)  (686 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (687 299)  (687 299)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.input_2_5
 (34 11)  (688 299)  (688 299)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.input_2_5
 (36 11)  (690 299)  (690 299)  LC_5 Logic Functioning bit
 (37 11)  (691 299)  (691 299)  LC_5 Logic Functioning bit
 (39 11)  (693 299)  (693 299)  LC_5 Logic Functioning bit
 (48 11)  (702 299)  (702 299)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (5 12)  (659 300)  (659 300)  routing T_13_18.sp4_h_l_43 <X> T_13_18.sp4_h_r_9
 (12 12)  (666 300)  (666 300)  routing T_13_18.sp4_v_b_5 <X> T_13_18.sp4_h_r_11
 (17 12)  (671 300)  (671 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 300)  (672 300)  routing T_13_18.wire_logic_cluster/lc_1/out <X> T_13_18.lc_trk_g3_1
 (27 12)  (681 300)  (681 300)  routing T_13_18.lc_trk_g1_2 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 300)  (683 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 300)  (685 300)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 300)  (686 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 300)  (687 300)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 300)  (688 300)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (689 300)  (689 300)  routing T_13_18.lc_trk_g1_5 <X> T_13_18.input_2_6
 (37 12)  (691 300)  (691 300)  LC_6 Logic Functioning bit
 (39 12)  (693 300)  (693 300)  LC_6 Logic Functioning bit
 (45 12)  (699 300)  (699 300)  LC_6 Logic Functioning bit
 (51 12)  (705 300)  (705 300)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (4 13)  (658 301)  (658 301)  routing T_13_18.sp4_h_l_43 <X> T_13_18.sp4_h_r_9
 (11 13)  (665 301)  (665 301)  routing T_13_18.sp4_v_b_5 <X> T_13_18.sp4_h_r_11
 (13 13)  (667 301)  (667 301)  routing T_13_18.sp4_v_b_5 <X> T_13_18.sp4_h_r_11
 (29 13)  (683 301)  (683 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 301)  (684 301)  routing T_13_18.lc_trk_g1_2 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 301)  (685 301)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 301)  (686 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (688 301)  (688 301)  routing T_13_18.lc_trk_g1_5 <X> T_13_18.input_2_6
 (36 13)  (690 301)  (690 301)  LC_6 Logic Functioning bit
 (37 13)  (691 301)  (691 301)  LC_6 Logic Functioning bit
 (39 13)  (693 301)  (693 301)  LC_6 Logic Functioning bit
 (43 13)  (697 301)  (697 301)  LC_6 Logic Functioning bit
 (46 13)  (700 301)  (700 301)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (14 14)  (668 302)  (668 302)  routing T_13_18.sp4_h_r_36 <X> T_13_18.lc_trk_g3_4
 (15 14)  (669 302)  (669 302)  routing T_13_18.sp4_h_l_24 <X> T_13_18.lc_trk_g3_5
 (16 14)  (670 302)  (670 302)  routing T_13_18.sp4_h_l_24 <X> T_13_18.lc_trk_g3_5
 (17 14)  (671 302)  (671 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (672 302)  (672 302)  routing T_13_18.sp4_h_l_24 <X> T_13_18.lc_trk_g3_5
 (25 14)  (679 302)  (679 302)  routing T_13_18.wire_logic_cluster/lc_6/out <X> T_13_18.lc_trk_g3_6
 (26 14)  (680 302)  (680 302)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 302)  (681 302)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 302)  (683 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 302)  (684 302)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 302)  (685 302)  routing T_13_18.lc_trk_g0_4 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 302)  (686 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (690 302)  (690 302)  LC_7 Logic Functioning bit
 (37 14)  (691 302)  (691 302)  LC_7 Logic Functioning bit
 (39 14)  (693 302)  (693 302)  LC_7 Logic Functioning bit
 (41 14)  (695 302)  (695 302)  LC_7 Logic Functioning bit
 (43 14)  (697 302)  (697 302)  LC_7 Logic Functioning bit
 (15 15)  (669 303)  (669 303)  routing T_13_18.sp4_h_r_36 <X> T_13_18.lc_trk_g3_4
 (16 15)  (670 303)  (670 303)  routing T_13_18.sp4_h_r_36 <X> T_13_18.lc_trk_g3_4
 (17 15)  (671 303)  (671 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (22 15)  (676 303)  (676 303)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (28 15)  (682 303)  (682 303)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 303)  (683 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 303)  (684 303)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (32 15)  (686 303)  (686 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (689 303)  (689 303)  routing T_13_18.lc_trk_g0_3 <X> T_13_18.input_2_7
 (36 15)  (690 303)  (690 303)  LC_7 Logic Functioning bit
 (37 15)  (691 303)  (691 303)  LC_7 Logic Functioning bit
 (39 15)  (693 303)  (693 303)  LC_7 Logic Functioning bit
 (51 15)  (705 303)  (705 303)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_14_18

 (22 0)  (730 288)  (730 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (731 288)  (731 288)  routing T_14_18.sp4_h_r_3 <X> T_14_18.lc_trk_g0_3
 (24 0)  (732 288)  (732 288)  routing T_14_18.sp4_h_r_3 <X> T_14_18.lc_trk_g0_3
 (21 1)  (729 289)  (729 289)  routing T_14_18.sp4_h_r_3 <X> T_14_18.lc_trk_g0_3
 (0 2)  (708 290)  (708 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (1 2)  (709 290)  (709 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 2)  (710 290)  (710 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (713 290)  (713 290)  routing T_14_18.sp4_v_b_0 <X> T_14_18.sp4_h_l_37
 (14 2)  (722 290)  (722 290)  routing T_14_18.wire_logic_cluster/lc_4/out <X> T_14_18.lc_trk_g0_4
 (26 2)  (734 290)  (734 290)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (28 2)  (736 290)  (736 290)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 290)  (737 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 290)  (738 290)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 290)  (740 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 290)  (741 290)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 290)  (742 290)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (38 2)  (746 290)  (746 290)  LC_1 Logic Functioning bit
 (39 2)  (747 290)  (747 290)  LC_1 Logic Functioning bit
 (45 2)  (753 290)  (753 290)  LC_1 Logic Functioning bit
 (47 2)  (755 290)  (755 290)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (17 3)  (725 291)  (725 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (734 291)  (734 291)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 291)  (736 291)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 291)  (737 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (740 291)  (740 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (742 291)  (742 291)  routing T_14_18.lc_trk_g1_0 <X> T_14_18.input_2_1
 (37 3)  (745 291)  (745 291)  LC_1 Logic Functioning bit
 (38 3)  (746 291)  (746 291)  LC_1 Logic Functioning bit
 (39 3)  (747 291)  (747 291)  LC_1 Logic Functioning bit
 (42 3)  (750 291)  (750 291)  LC_1 Logic Functioning bit
 (51 3)  (759 291)  (759 291)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (3 4)  (711 292)  (711 292)  routing T_14_18.sp12_v_t_23 <X> T_14_18.sp12_h_r_0
 (8 4)  (716 292)  (716 292)  routing T_14_18.sp4_h_l_41 <X> T_14_18.sp4_h_r_4
 (12 4)  (720 292)  (720 292)  routing T_14_18.sp4_h_l_39 <X> T_14_18.sp4_h_r_5
 (14 4)  (722 292)  (722 292)  routing T_14_18.lft_op_0 <X> T_14_18.lc_trk_g1_0
 (17 4)  (725 292)  (725 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (22 4)  (730 292)  (730 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (731 292)  (731 292)  routing T_14_18.sp4_v_b_19 <X> T_14_18.lc_trk_g1_3
 (24 4)  (732 292)  (732 292)  routing T_14_18.sp4_v_b_19 <X> T_14_18.lc_trk_g1_3
 (27 4)  (735 292)  (735 292)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 292)  (736 292)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 292)  (737 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 292)  (738 292)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 292)  (740 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 292)  (741 292)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 292)  (742 292)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 292)  (744 292)  LC_2 Logic Functioning bit
 (37 4)  (745 292)  (745 292)  LC_2 Logic Functioning bit
 (39 4)  (747 292)  (747 292)  LC_2 Logic Functioning bit
 (43 4)  (751 292)  (751 292)  LC_2 Logic Functioning bit
 (45 4)  (753 292)  (753 292)  LC_2 Logic Functioning bit
 (4 5)  (712 293)  (712 293)  routing T_14_18.sp4_v_t_47 <X> T_14_18.sp4_h_r_3
 (13 5)  (721 293)  (721 293)  routing T_14_18.sp4_h_l_39 <X> T_14_18.sp4_h_r_5
 (15 5)  (723 293)  (723 293)  routing T_14_18.lft_op_0 <X> T_14_18.lc_trk_g1_0
 (17 5)  (725 293)  (725 293)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (18 5)  (726 293)  (726 293)  routing T_14_18.sp4_r_v_b_25 <X> T_14_18.lc_trk_g1_1
 (22 5)  (730 293)  (730 293)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (732 293)  (732 293)  routing T_14_18.top_op_2 <X> T_14_18.lc_trk_g1_2
 (25 5)  (733 293)  (733 293)  routing T_14_18.top_op_2 <X> T_14_18.lc_trk_g1_2
 (26 5)  (734 293)  (734 293)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 293)  (735 293)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 293)  (737 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 293)  (738 293)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 293)  (739 293)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 293)  (740 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (741 293)  (741 293)  routing T_14_18.lc_trk_g2_0 <X> T_14_18.input_2_2
 (37 5)  (745 293)  (745 293)  LC_2 Logic Functioning bit
 (39 5)  (747 293)  (747 293)  LC_2 Logic Functioning bit
 (5 6)  (713 294)  (713 294)  routing T_14_18.sp4_v_t_38 <X> T_14_18.sp4_h_l_38
 (14 6)  (722 294)  (722 294)  routing T_14_18.sp4_h_l_9 <X> T_14_18.lc_trk_g1_4
 (21 6)  (729 294)  (729 294)  routing T_14_18.wire_logic_cluster/lc_7/out <X> T_14_18.lc_trk_g1_7
 (22 6)  (730 294)  (730 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (733 294)  (733 294)  routing T_14_18.lft_op_6 <X> T_14_18.lc_trk_g1_6
 (6 7)  (714 295)  (714 295)  routing T_14_18.sp4_v_t_38 <X> T_14_18.sp4_h_l_38
 (14 7)  (722 295)  (722 295)  routing T_14_18.sp4_h_l_9 <X> T_14_18.lc_trk_g1_4
 (15 7)  (723 295)  (723 295)  routing T_14_18.sp4_h_l_9 <X> T_14_18.lc_trk_g1_4
 (16 7)  (724 295)  (724 295)  routing T_14_18.sp4_h_l_9 <X> T_14_18.lc_trk_g1_4
 (17 7)  (725 295)  (725 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (730 295)  (730 295)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (732 295)  (732 295)  routing T_14_18.lft_op_6 <X> T_14_18.lc_trk_g1_6
 (8 8)  (716 296)  (716 296)  routing T_14_18.sp4_h_l_46 <X> T_14_18.sp4_h_r_7
 (10 8)  (718 296)  (718 296)  routing T_14_18.sp4_h_l_46 <X> T_14_18.sp4_h_r_7
 (17 8)  (725 296)  (725 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (21 8)  (729 296)  (729 296)  routing T_14_18.bnl_op_3 <X> T_14_18.lc_trk_g2_3
 (22 8)  (730 296)  (730 296)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (733 296)  (733 296)  routing T_14_18.sp4_h_r_34 <X> T_14_18.lc_trk_g2_2
 (26 8)  (734 296)  (734 296)  routing T_14_18.lc_trk_g0_4 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (29 8)  (737 296)  (737 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 296)  (740 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 296)  (741 296)  routing T_14_18.lc_trk_g2_1 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 296)  (744 296)  LC_4 Logic Functioning bit
 (41 8)  (749 296)  (749 296)  LC_4 Logic Functioning bit
 (43 8)  (751 296)  (751 296)  LC_4 Logic Functioning bit
 (45 8)  (753 296)  (753 296)  LC_4 Logic Functioning bit
 (48 8)  (756 296)  (756 296)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (51 8)  (759 296)  (759 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (722 297)  (722 297)  routing T_14_18.sp4_r_v_b_32 <X> T_14_18.lc_trk_g2_0
 (17 9)  (725 297)  (725 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (18 9)  (726 297)  (726 297)  routing T_14_18.sp4_r_v_b_33 <X> T_14_18.lc_trk_g2_1
 (21 9)  (729 297)  (729 297)  routing T_14_18.bnl_op_3 <X> T_14_18.lc_trk_g2_3
 (22 9)  (730 297)  (730 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (731 297)  (731 297)  routing T_14_18.sp4_h_r_34 <X> T_14_18.lc_trk_g2_2
 (24 9)  (732 297)  (732 297)  routing T_14_18.sp4_h_r_34 <X> T_14_18.lc_trk_g2_2
 (29 9)  (737 297)  (737 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 297)  (738 297)  routing T_14_18.lc_trk_g0_3 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (32 9)  (740 297)  (740 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (741 297)  (741 297)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.input_2_4
 (34 9)  (742 297)  (742 297)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.input_2_4
 (35 9)  (743 297)  (743 297)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.input_2_4
 (36 9)  (744 297)  (744 297)  LC_4 Logic Functioning bit
 (37 9)  (745 297)  (745 297)  LC_4 Logic Functioning bit
 (39 9)  (747 297)  (747 297)  LC_4 Logic Functioning bit
 (40 9)  (748 297)  (748 297)  LC_4 Logic Functioning bit
 (41 9)  (749 297)  (749 297)  LC_4 Logic Functioning bit
 (42 9)  (750 297)  (750 297)  LC_4 Logic Functioning bit
 (43 9)  (751 297)  (751 297)  LC_4 Logic Functioning bit
 (15 10)  (723 298)  (723 298)  routing T_14_18.sp4_h_l_24 <X> T_14_18.lc_trk_g2_5
 (16 10)  (724 298)  (724 298)  routing T_14_18.sp4_h_l_24 <X> T_14_18.lc_trk_g2_5
 (17 10)  (725 298)  (725 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (726 298)  (726 298)  routing T_14_18.sp4_h_l_24 <X> T_14_18.lc_trk_g2_5
 (21 10)  (729 298)  (729 298)  routing T_14_18.sp4_v_t_26 <X> T_14_18.lc_trk_g2_7
 (22 10)  (730 298)  (730 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (731 298)  (731 298)  routing T_14_18.sp4_v_t_26 <X> T_14_18.lc_trk_g2_7
 (26 10)  (734 298)  (734 298)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (28 10)  (736 298)  (736 298)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 298)  (737 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 298)  (740 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 298)  (742 298)  routing T_14_18.lc_trk_g1_1 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 298)  (743 298)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.input_2_5
 (36 10)  (744 298)  (744 298)  LC_5 Logic Functioning bit
 (37 10)  (745 298)  (745 298)  LC_5 Logic Functioning bit
 (39 10)  (747 298)  (747 298)  LC_5 Logic Functioning bit
 (41 10)  (749 298)  (749 298)  LC_5 Logic Functioning bit
 (43 10)  (751 298)  (751 298)  LC_5 Logic Functioning bit
 (8 11)  (716 299)  (716 299)  routing T_14_18.sp4_h_r_1 <X> T_14_18.sp4_v_t_42
 (9 11)  (717 299)  (717 299)  routing T_14_18.sp4_h_r_1 <X> T_14_18.sp4_v_t_42
 (10 11)  (718 299)  (718 299)  routing T_14_18.sp4_h_r_1 <X> T_14_18.sp4_v_t_42
 (14 11)  (722 299)  (722 299)  routing T_14_18.sp4_r_v_b_36 <X> T_14_18.lc_trk_g2_4
 (17 11)  (725 299)  (725 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 11)  (729 299)  (729 299)  routing T_14_18.sp4_v_t_26 <X> T_14_18.lc_trk_g2_7
 (22 11)  (730 299)  (730 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (733 299)  (733 299)  routing T_14_18.sp4_r_v_b_38 <X> T_14_18.lc_trk_g2_6
 (26 11)  (734 299)  (734 299)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 299)  (735 299)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 299)  (737 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 299)  (738 299)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (32 11)  (740 299)  (740 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (741 299)  (741 299)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.input_2_5
 (36 11)  (744 299)  (744 299)  LC_5 Logic Functioning bit
 (37 11)  (745 299)  (745 299)  LC_5 Logic Functioning bit
 (39 11)  (747 299)  (747 299)  LC_5 Logic Functioning bit
 (53 11)  (761 299)  (761 299)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (17 12)  (725 300)  (725 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 300)  (726 300)  routing T_14_18.wire_logic_cluster/lc_1/out <X> T_14_18.lc_trk_g3_1
 (22 12)  (730 300)  (730 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (731 300)  (731 300)  routing T_14_18.sp4_h_r_27 <X> T_14_18.lc_trk_g3_3
 (24 12)  (732 300)  (732 300)  routing T_14_18.sp4_h_r_27 <X> T_14_18.lc_trk_g3_3
 (25 12)  (733 300)  (733 300)  routing T_14_18.wire_logic_cluster/lc_2/out <X> T_14_18.lc_trk_g3_2
 (26 12)  (734 300)  (734 300)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (28 12)  (736 300)  (736 300)  routing T_14_18.lc_trk_g2_1 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 300)  (737 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 300)  (740 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 300)  (742 300)  routing T_14_18.lc_trk_g1_2 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 300)  (743 300)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.input_2_6
 (36 12)  (744 300)  (744 300)  LC_6 Logic Functioning bit
 (43 12)  (751 300)  (751 300)  LC_6 Logic Functioning bit
 (51 12)  (759 300)  (759 300)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (53 12)  (761 300)  (761 300)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (21 13)  (729 301)  (729 301)  routing T_14_18.sp4_h_r_27 <X> T_14_18.lc_trk_g3_3
 (22 13)  (730 301)  (730 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (734 301)  (734 301)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 301)  (735 301)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 301)  (736 301)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 301)  (737 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 301)  (739 301)  routing T_14_18.lc_trk_g1_2 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 301)  (740 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (741 301)  (741 301)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.input_2_6
 (36 13)  (744 301)  (744 301)  LC_6 Logic Functioning bit
 (41 13)  (749 301)  (749 301)  LC_6 Logic Functioning bit
 (43 13)  (751 301)  (751 301)  LC_6 Logic Functioning bit
 (46 13)  (754 301)  (754 301)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (4 14)  (712 302)  (712 302)  routing T_14_18.sp4_h_r_9 <X> T_14_18.sp4_v_t_44
 (21 14)  (729 302)  (729 302)  routing T_14_18.sp4_h_r_39 <X> T_14_18.lc_trk_g3_7
 (22 14)  (730 302)  (730 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (731 302)  (731 302)  routing T_14_18.sp4_h_r_39 <X> T_14_18.lc_trk_g3_7
 (24 14)  (732 302)  (732 302)  routing T_14_18.sp4_h_r_39 <X> T_14_18.lc_trk_g3_7
 (26 14)  (734 302)  (734 302)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (28 14)  (736 302)  (736 302)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 302)  (737 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 302)  (738 302)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 302)  (739 302)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 302)  (740 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 302)  (742 302)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 302)  (744 302)  LC_7 Logic Functioning bit
 (37 14)  (745 302)  (745 302)  LC_7 Logic Functioning bit
 (39 14)  (747 302)  (747 302)  LC_7 Logic Functioning bit
 (43 14)  (751 302)  (751 302)  LC_7 Logic Functioning bit
 (45 14)  (753 302)  (753 302)  LC_7 Logic Functioning bit
 (4 15)  (712 303)  (712 303)  routing T_14_18.sp4_h_r_1 <X> T_14_18.sp4_h_l_44
 (5 15)  (713 303)  (713 303)  routing T_14_18.sp4_h_r_9 <X> T_14_18.sp4_v_t_44
 (6 15)  (714 303)  (714 303)  routing T_14_18.sp4_h_r_1 <X> T_14_18.sp4_h_l_44
 (22 15)  (730 303)  (730 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (733 303)  (733 303)  routing T_14_18.sp4_r_v_b_46 <X> T_14_18.lc_trk_g3_6
 (27 15)  (735 303)  (735 303)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 303)  (737 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 303)  (738 303)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 303)  (739 303)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 303)  (740 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (741 303)  (741 303)  routing T_14_18.lc_trk_g2_3 <X> T_14_18.input_2_7
 (35 15)  (743 303)  (743 303)  routing T_14_18.lc_trk_g2_3 <X> T_14_18.input_2_7
 (36 15)  (744 303)  (744 303)  LC_7 Logic Functioning bit
 (37 15)  (745 303)  (745 303)  LC_7 Logic Functioning bit
 (38 15)  (746 303)  (746 303)  LC_7 Logic Functioning bit
 (39 15)  (747 303)  (747 303)  LC_7 Logic Functioning bit
 (47 15)  (755 303)  (755 303)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_15_18

 (0 0)  (762 288)  (762 288)  Negative Clock bit

 (27 0)  (789 288)  (789 288)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 288)  (790 288)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 288)  (791 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 288)  (794 288)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (798 288)  (798 288)  LC_0 Logic Functioning bit
 (39 0)  (801 288)  (801 288)  LC_0 Logic Functioning bit
 (41 0)  (803 288)  (803 288)  LC_0 Logic Functioning bit
 (42 0)  (804 288)  (804 288)  LC_0 Logic Functioning bit
 (44 0)  (806 288)  (806 288)  LC_0 Logic Functioning bit
 (45 0)  (807 288)  (807 288)  LC_0 Logic Functioning bit
 (48 0)  (810 288)  (810 288)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (52 0)  (814 288)  (814 288)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (4 1)  (766 289)  (766 289)  routing T_15_18.sp4_v_t_42 <X> T_15_18.sp4_h_r_0
 (22 1)  (784 289)  (784 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (785 289)  (785 289)  routing T_15_18.sp4_h_r_2 <X> T_15_18.lc_trk_g0_2
 (24 1)  (786 289)  (786 289)  routing T_15_18.sp4_h_r_2 <X> T_15_18.lc_trk_g0_2
 (25 1)  (787 289)  (787 289)  routing T_15_18.sp4_h_r_2 <X> T_15_18.lc_trk_g0_2
 (36 1)  (798 289)  (798 289)  LC_0 Logic Functioning bit
 (39 1)  (801 289)  (801 289)  LC_0 Logic Functioning bit
 (41 1)  (803 289)  (803 289)  LC_0 Logic Functioning bit
 (42 1)  (804 289)  (804 289)  LC_0 Logic Functioning bit
 (49 1)  (811 289)  (811 289)  Carry_In_Mux bit 

 (0 2)  (762 290)  (762 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (1 2)  (763 290)  (763 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 2)  (764 290)  (764 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (13 2)  (775 290)  (775 290)  routing T_15_18.sp4_v_b_2 <X> T_15_18.sp4_v_t_39
 (27 2)  (789 290)  (789 290)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 290)  (790 290)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 290)  (791 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 290)  (794 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 290)  (798 290)  LC_1 Logic Functioning bit
 (39 2)  (801 290)  (801 290)  LC_1 Logic Functioning bit
 (41 2)  (803 290)  (803 290)  LC_1 Logic Functioning bit
 (42 2)  (804 290)  (804 290)  LC_1 Logic Functioning bit
 (45 2)  (807 290)  (807 290)  LC_1 Logic Functioning bit
 (51 2)  (813 290)  (813 290)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (52 2)  (814 290)  (814 290)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (13 3)  (775 291)  (775 291)  routing T_15_18.sp4_v_b_9 <X> T_15_18.sp4_h_l_39
 (14 3)  (776 291)  (776 291)  routing T_15_18.sp4_h_r_4 <X> T_15_18.lc_trk_g0_4
 (15 3)  (777 291)  (777 291)  routing T_15_18.sp4_h_r_4 <X> T_15_18.lc_trk_g0_4
 (16 3)  (778 291)  (778 291)  routing T_15_18.sp4_h_r_4 <X> T_15_18.lc_trk_g0_4
 (17 3)  (779 291)  (779 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (36 3)  (798 291)  (798 291)  LC_1 Logic Functioning bit
 (39 3)  (801 291)  (801 291)  LC_1 Logic Functioning bit
 (41 3)  (803 291)  (803 291)  LC_1 Logic Functioning bit
 (42 3)  (804 291)  (804 291)  LC_1 Logic Functioning bit
 (1 4)  (763 292)  (763 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (763 293)  (763 293)  routing T_15_18.lc_trk_g0_2 <X> T_15_18.wire_logic_cluster/lc_7/cen
 (8 6)  (770 294)  (770 294)  routing T_15_18.sp4_h_r_8 <X> T_15_18.sp4_h_l_41
 (10 6)  (772 294)  (772 294)  routing T_15_18.sp4_h_r_8 <X> T_15_18.sp4_h_l_41
 (13 6)  (775 294)  (775 294)  routing T_15_18.sp4_h_r_5 <X> T_15_18.sp4_v_t_40
 (12 7)  (774 295)  (774 295)  routing T_15_18.sp4_h_r_5 <X> T_15_18.sp4_v_t_40
 (11 8)  (773 296)  (773 296)  routing T_15_18.sp4_v_t_37 <X> T_15_18.sp4_v_b_8
 (12 8)  (774 296)  (774 296)  routing T_15_18.sp4_h_l_40 <X> T_15_18.sp4_h_r_8
 (13 8)  (775 296)  (775 296)  routing T_15_18.sp4_v_t_37 <X> T_15_18.sp4_v_b_8
 (10 9)  (772 297)  (772 297)  routing T_15_18.sp4_h_r_2 <X> T_15_18.sp4_v_b_7
 (13 9)  (775 297)  (775 297)  routing T_15_18.sp4_h_l_40 <X> T_15_18.sp4_h_r_8
 (11 11)  (773 299)  (773 299)  routing T_15_18.sp4_h_r_8 <X> T_15_18.sp4_h_l_45
 (9 12)  (771 300)  (771 300)  routing T_15_18.sp4_v_t_47 <X> T_15_18.sp4_h_r_10
 (13 12)  (775 300)  (775 300)  routing T_15_18.sp4_h_l_46 <X> T_15_18.sp4_v_b_11
 (14 12)  (776 300)  (776 300)  routing T_15_18.wire_logic_cluster/lc_0/out <X> T_15_18.lc_trk_g3_0
 (17 12)  (779 300)  (779 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 300)  (780 300)  routing T_15_18.wire_logic_cluster/lc_1/out <X> T_15_18.lc_trk_g3_1
 (12 13)  (774 301)  (774 301)  routing T_15_18.sp4_h_l_46 <X> T_15_18.sp4_v_b_11
 (13 13)  (775 301)  (775 301)  routing T_15_18.sp4_v_t_43 <X> T_15_18.sp4_h_r_11
 (17 13)  (779 301)  (779 301)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (1 14)  (763 302)  (763 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (10 14)  (772 302)  (772 302)  routing T_15_18.sp4_v_b_5 <X> T_15_18.sp4_h_l_47
 (1 15)  (763 303)  (763 303)  routing T_15_18.lc_trk_g0_4 <X> T_15_18.wire_logic_cluster/lc_7/s_r
 (5 15)  (767 303)  (767 303)  routing T_15_18.sp4_h_l_44 <X> T_15_18.sp4_v_t_44


LogicTile_16_18

 (2 0)  (818 288)  (818 288)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (6 0)  (822 288)  (822 288)  routing T_16_18.sp4_h_r_7 <X> T_16_18.sp4_v_b_0
 (9 0)  (825 288)  (825 288)  routing T_16_18.sp4_h_l_47 <X> T_16_18.sp4_h_r_1
 (10 0)  (826 288)  (826 288)  routing T_16_18.sp4_h_l_47 <X> T_16_18.sp4_h_r_1
 (12 0)  (828 288)  (828 288)  routing T_16_18.sp4_v_t_39 <X> T_16_18.sp4_h_r_2
 (14 0)  (830 288)  (830 288)  routing T_16_18.wire_logic_cluster/lc_0/out <X> T_16_18.lc_trk_g0_0
 (21 0)  (837 288)  (837 288)  routing T_16_18.wire_logic_cluster/lc_3/out <X> T_16_18.lc_trk_g0_3
 (22 0)  (838 288)  (838 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (841 288)  (841 288)  routing T_16_18.wire_logic_cluster/lc_2/out <X> T_16_18.lc_trk_g0_2
 (26 0)  (842 288)  (842 288)  routing T_16_18.lc_trk_g1_5 <X> T_16_18.wire_logic_cluster/lc_0/in_0
 (28 0)  (844 288)  (844 288)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 288)  (845 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 288)  (846 288)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 288)  (848 288)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (852 288)  (852 288)  LC_0 Logic Functioning bit
 (38 0)  (854 288)  (854 288)  LC_0 Logic Functioning bit
 (39 0)  (855 288)  (855 288)  LC_0 Logic Functioning bit
 (41 0)  (857 288)  (857 288)  LC_0 Logic Functioning bit
 (42 0)  (858 288)  (858 288)  LC_0 Logic Functioning bit
 (43 0)  (859 288)  (859 288)  LC_0 Logic Functioning bit
 (44 0)  (860 288)  (860 288)  LC_0 Logic Functioning bit
 (45 0)  (861 288)  (861 288)  LC_0 Logic Functioning bit
 (17 1)  (833 289)  (833 289)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (838 289)  (838 289)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (843 289)  (843 289)  routing T_16_18.lc_trk_g1_5 <X> T_16_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 289)  (845 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 289)  (848 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (39 1)  (855 289)  (855 289)  LC_0 Logic Functioning bit
 (42 1)  (858 289)  (858 289)  LC_0 Logic Functioning bit
 (47 1)  (863 289)  (863 289)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (49 1)  (865 289)  (865 289)  Carry_In_Mux bit 

 (0 2)  (816 290)  (816 290)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (1 2)  (817 290)  (817 290)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (2 2)  (818 290)  (818 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (833 290)  (833 290)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (834 290)  (834 290)  routing T_16_18.wire_logic_cluster/lc_5/out <X> T_16_18.lc_trk_g0_5
 (22 2)  (838 290)  (838 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (839 290)  (839 290)  routing T_16_18.sp4_v_b_23 <X> T_16_18.lc_trk_g0_7
 (24 2)  (840 290)  (840 290)  routing T_16_18.sp4_v_b_23 <X> T_16_18.lc_trk_g0_7
 (26 2)  (842 290)  (842 290)  routing T_16_18.lc_trk_g0_7 <X> T_16_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (843 290)  (843 290)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 290)  (844 290)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 290)  (845 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 290)  (846 290)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 290)  (848 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (852 290)  (852 290)  LC_1 Logic Functioning bit
 (38 2)  (854 290)  (854 290)  LC_1 Logic Functioning bit
 (39 2)  (855 290)  (855 290)  LC_1 Logic Functioning bit
 (41 2)  (857 290)  (857 290)  LC_1 Logic Functioning bit
 (42 2)  (858 290)  (858 290)  LC_1 Logic Functioning bit
 (43 2)  (859 290)  (859 290)  LC_1 Logic Functioning bit
 (44 2)  (860 290)  (860 290)  LC_1 Logic Functioning bit
 (45 2)  (861 290)  (861 290)  LC_1 Logic Functioning bit
 (26 3)  (842 291)  (842 291)  routing T_16_18.lc_trk_g0_7 <X> T_16_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 291)  (845 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (848 291)  (848 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (849 291)  (849 291)  routing T_16_18.lc_trk_g2_1 <X> T_16_18.input_2_1
 (39 3)  (855 291)  (855 291)  LC_1 Logic Functioning bit
 (42 3)  (858 291)  (858 291)  LC_1 Logic Functioning bit
 (53 3)  (869 291)  (869 291)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (816 292)  (816 292)  routing T_16_18.lc_trk_g2_2 <X> T_16_18.wire_logic_cluster/lc_7/cen
 (1 4)  (817 292)  (817 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (12 4)  (828 292)  (828 292)  routing T_16_18.sp4_h_l_39 <X> T_16_18.sp4_h_r_5
 (16 4)  (832 292)  (832 292)  routing T_16_18.sp12_h_l_14 <X> T_16_18.lc_trk_g1_1
 (17 4)  (833 292)  (833 292)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (21 4)  (837 292)  (837 292)  routing T_16_18.sp4_v_b_3 <X> T_16_18.lc_trk_g1_3
 (22 4)  (838 292)  (838 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (839 292)  (839 292)  routing T_16_18.sp4_v_b_3 <X> T_16_18.lc_trk_g1_3
 (26 4)  (842 292)  (842 292)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_2/in_0
 (28 4)  (844 292)  (844 292)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 292)  (845 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 292)  (846 292)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 292)  (848 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (852 292)  (852 292)  LC_2 Logic Functioning bit
 (38 4)  (854 292)  (854 292)  LC_2 Logic Functioning bit
 (39 4)  (855 292)  (855 292)  LC_2 Logic Functioning bit
 (41 4)  (857 292)  (857 292)  LC_2 Logic Functioning bit
 (42 4)  (858 292)  (858 292)  LC_2 Logic Functioning bit
 (43 4)  (859 292)  (859 292)  LC_2 Logic Functioning bit
 (44 4)  (860 292)  (860 292)  LC_2 Logic Functioning bit
 (45 4)  (861 292)  (861 292)  LC_2 Logic Functioning bit
 (53 4)  (869 292)  (869 292)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (1 5)  (817 293)  (817 293)  routing T_16_18.lc_trk_g2_2 <X> T_16_18.wire_logic_cluster/lc_7/cen
 (13 5)  (829 293)  (829 293)  routing T_16_18.sp4_h_l_39 <X> T_16_18.sp4_h_r_5
 (18 5)  (834 293)  (834 293)  routing T_16_18.sp12_h_l_14 <X> T_16_18.lc_trk_g1_1
 (26 5)  (842 293)  (842 293)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 293)  (843 293)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 293)  (844 293)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 293)  (845 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (848 293)  (848 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (851 293)  (851 293)  routing T_16_18.lc_trk_g0_2 <X> T_16_18.input_2_2
 (39 5)  (855 293)  (855 293)  LC_2 Logic Functioning bit
 (42 5)  (858 293)  (858 293)  LC_2 Logic Functioning bit
 (4 6)  (820 294)  (820 294)  routing T_16_18.sp4_v_b_3 <X> T_16_18.sp4_v_t_38
 (8 6)  (824 294)  (824 294)  routing T_16_18.sp4_h_r_4 <X> T_16_18.sp4_h_l_41
 (15 6)  (831 294)  (831 294)  routing T_16_18.sp4_h_r_5 <X> T_16_18.lc_trk_g1_5
 (16 6)  (832 294)  (832 294)  routing T_16_18.sp4_h_r_5 <X> T_16_18.lc_trk_g1_5
 (17 6)  (833 294)  (833 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (21 6)  (837 294)  (837 294)  routing T_16_18.wire_logic_cluster/lc_7/out <X> T_16_18.lc_trk_g1_7
 (22 6)  (838 294)  (838 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (841 294)  (841 294)  routing T_16_18.sp4_h_l_11 <X> T_16_18.lc_trk_g1_6
 (26 6)  (842 294)  (842 294)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 294)  (843 294)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 294)  (844 294)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 294)  (845 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 294)  (846 294)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 294)  (848 294)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (852 294)  (852 294)  LC_3 Logic Functioning bit
 (38 6)  (854 294)  (854 294)  LC_3 Logic Functioning bit
 (39 6)  (855 294)  (855 294)  LC_3 Logic Functioning bit
 (41 6)  (857 294)  (857 294)  LC_3 Logic Functioning bit
 (42 6)  (858 294)  (858 294)  LC_3 Logic Functioning bit
 (43 6)  (859 294)  (859 294)  LC_3 Logic Functioning bit
 (44 6)  (860 294)  (860 294)  LC_3 Logic Functioning bit
 (45 6)  (861 294)  (861 294)  LC_3 Logic Functioning bit
 (48 6)  (864 294)  (864 294)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (9 7)  (825 295)  (825 295)  routing T_16_18.sp4_v_b_8 <X> T_16_18.sp4_v_t_41
 (10 7)  (826 295)  (826 295)  routing T_16_18.sp4_v_b_8 <X> T_16_18.sp4_v_t_41
 (18 7)  (834 295)  (834 295)  routing T_16_18.sp4_h_r_5 <X> T_16_18.lc_trk_g1_5
 (22 7)  (838 295)  (838 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (839 295)  (839 295)  routing T_16_18.sp4_h_l_11 <X> T_16_18.lc_trk_g1_6
 (24 7)  (840 295)  (840 295)  routing T_16_18.sp4_h_l_11 <X> T_16_18.lc_trk_g1_6
 (25 7)  (841 295)  (841 295)  routing T_16_18.sp4_h_l_11 <X> T_16_18.lc_trk_g1_6
 (26 7)  (842 295)  (842 295)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 295)  (844 295)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 295)  (845 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (848 295)  (848 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (851 295)  (851 295)  routing T_16_18.lc_trk_g0_3 <X> T_16_18.input_2_3
 (39 7)  (855 295)  (855 295)  LC_3 Logic Functioning bit
 (42 7)  (858 295)  (858 295)  LC_3 Logic Functioning bit
 (12 8)  (828 296)  (828 296)  routing T_16_18.sp4_v_b_8 <X> T_16_18.sp4_h_r_8
 (17 8)  (833 296)  (833 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (834 296)  (834 296)  routing T_16_18.wire_logic_cluster/lc_1/out <X> T_16_18.lc_trk_g2_1
 (25 8)  (841 296)  (841 296)  routing T_16_18.sp4_h_r_34 <X> T_16_18.lc_trk_g2_2
 (28 8)  (844 296)  (844 296)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 296)  (845 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 296)  (846 296)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 296)  (848 296)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (851 296)  (851 296)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.input_2_4
 (36 8)  (852 296)  (852 296)  LC_4 Logic Functioning bit
 (38 8)  (854 296)  (854 296)  LC_4 Logic Functioning bit
 (39 8)  (855 296)  (855 296)  LC_4 Logic Functioning bit
 (41 8)  (857 296)  (857 296)  LC_4 Logic Functioning bit
 (42 8)  (858 296)  (858 296)  LC_4 Logic Functioning bit
 (43 8)  (859 296)  (859 296)  LC_4 Logic Functioning bit
 (44 8)  (860 296)  (860 296)  LC_4 Logic Functioning bit
 (45 8)  (861 296)  (861 296)  LC_4 Logic Functioning bit
 (53 8)  (869 296)  (869 296)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (8 9)  (824 297)  (824 297)  routing T_16_18.sp4_h_l_42 <X> T_16_18.sp4_v_b_7
 (9 9)  (825 297)  (825 297)  routing T_16_18.sp4_h_l_42 <X> T_16_18.sp4_v_b_7
 (11 9)  (827 297)  (827 297)  routing T_16_18.sp4_v_b_8 <X> T_16_18.sp4_h_r_8
 (22 9)  (838 297)  (838 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (839 297)  (839 297)  routing T_16_18.sp4_h_r_34 <X> T_16_18.lc_trk_g2_2
 (24 9)  (840 297)  (840 297)  routing T_16_18.sp4_h_r_34 <X> T_16_18.lc_trk_g2_2
 (27 9)  (843 297)  (843 297)  routing T_16_18.lc_trk_g1_1 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 297)  (845 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (848 297)  (848 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (849 297)  (849 297)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.input_2_4
 (39 9)  (855 297)  (855 297)  LC_4 Logic Functioning bit
 (42 9)  (858 297)  (858 297)  LC_4 Logic Functioning bit
 (14 10)  (830 298)  (830 298)  routing T_16_18.wire_logic_cluster/lc_4/out <X> T_16_18.lc_trk_g2_4
 (16 10)  (832 298)  (832 298)  routing T_16_18.sp4_v_b_37 <X> T_16_18.lc_trk_g2_5
 (17 10)  (833 298)  (833 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (834 298)  (834 298)  routing T_16_18.sp4_v_b_37 <X> T_16_18.lc_trk_g2_5
 (22 10)  (838 298)  (838 298)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (839 298)  (839 298)  routing T_16_18.sp12_v_t_12 <X> T_16_18.lc_trk_g2_7
 (25 10)  (841 298)  (841 298)  routing T_16_18.wire_logic_cluster/lc_6/out <X> T_16_18.lc_trk_g2_6
 (26 10)  (842 298)  (842 298)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 298)  (843 298)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 298)  (844 298)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 298)  (845 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 298)  (846 298)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 298)  (848 298)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (851 298)  (851 298)  routing T_16_18.lc_trk_g0_5 <X> T_16_18.input_2_5
 (36 10)  (852 298)  (852 298)  LC_5 Logic Functioning bit
 (38 10)  (854 298)  (854 298)  LC_5 Logic Functioning bit
 (39 10)  (855 298)  (855 298)  LC_5 Logic Functioning bit
 (41 10)  (857 298)  (857 298)  LC_5 Logic Functioning bit
 (42 10)  (858 298)  (858 298)  LC_5 Logic Functioning bit
 (43 10)  (859 298)  (859 298)  LC_5 Logic Functioning bit
 (44 10)  (860 298)  (860 298)  LC_5 Logic Functioning bit
 (45 10)  (861 298)  (861 298)  LC_5 Logic Functioning bit
 (8 11)  (824 299)  (824 299)  routing T_16_18.sp4_h_r_7 <X> T_16_18.sp4_v_t_42
 (9 11)  (825 299)  (825 299)  routing T_16_18.sp4_h_r_7 <X> T_16_18.sp4_v_t_42
 (17 11)  (833 299)  (833 299)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (18 11)  (834 299)  (834 299)  routing T_16_18.sp4_v_b_37 <X> T_16_18.lc_trk_g2_5
 (22 11)  (838 299)  (838 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (842 299)  (842 299)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 299)  (843 299)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 299)  (844 299)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 299)  (845 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (848 299)  (848 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (39 11)  (855 299)  (855 299)  LC_5 Logic Functioning bit
 (42 11)  (858 299)  (858 299)  LC_5 Logic Functioning bit
 (51 11)  (867 299)  (867 299)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (8 12)  (824 300)  (824 300)  routing T_16_18.sp4_v_b_4 <X> T_16_18.sp4_h_r_10
 (9 12)  (825 300)  (825 300)  routing T_16_18.sp4_v_b_4 <X> T_16_18.sp4_h_r_10
 (10 12)  (826 300)  (826 300)  routing T_16_18.sp4_v_b_4 <X> T_16_18.sp4_h_r_10
 (28 12)  (844 300)  (844 300)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 300)  (845 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 300)  (846 300)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 300)  (848 300)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (851 300)  (851 300)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.input_2_6
 (36 12)  (852 300)  (852 300)  LC_6 Logic Functioning bit
 (38 12)  (854 300)  (854 300)  LC_6 Logic Functioning bit
 (39 12)  (855 300)  (855 300)  LC_6 Logic Functioning bit
 (41 12)  (857 300)  (857 300)  LC_6 Logic Functioning bit
 (42 12)  (858 300)  (858 300)  LC_6 Logic Functioning bit
 (43 12)  (859 300)  (859 300)  LC_6 Logic Functioning bit
 (44 12)  (860 300)  (860 300)  LC_6 Logic Functioning bit
 (45 12)  (861 300)  (861 300)  LC_6 Logic Functioning bit
 (26 13)  (842 301)  (842 301)  routing T_16_18.lc_trk_g1_3 <X> T_16_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 301)  (843 301)  routing T_16_18.lc_trk_g1_3 <X> T_16_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 301)  (845 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (32 13)  (848 301)  (848 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (849 301)  (849 301)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.input_2_6
 (35 13)  (851 301)  (851 301)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.input_2_6
 (39 13)  (855 301)  (855 301)  LC_6 Logic Functioning bit
 (42 13)  (858 301)  (858 301)  LC_6 Logic Functioning bit
 (53 13)  (869 301)  (869 301)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (8 14)  (824 302)  (824 302)  routing T_16_18.sp4_v_t_47 <X> T_16_18.sp4_h_l_47
 (9 14)  (825 302)  (825 302)  routing T_16_18.sp4_v_t_47 <X> T_16_18.sp4_h_l_47
 (12 14)  (828 302)  (828 302)  routing T_16_18.sp4_v_t_46 <X> T_16_18.sp4_h_l_46
 (16 14)  (832 302)  (832 302)  routing T_16_18.sp4_v_b_37 <X> T_16_18.lc_trk_g3_5
 (17 14)  (833 302)  (833 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (834 302)  (834 302)  routing T_16_18.sp4_v_b_37 <X> T_16_18.lc_trk_g3_5
 (21 14)  (837 302)  (837 302)  routing T_16_18.sp4_v_t_18 <X> T_16_18.lc_trk_g3_7
 (22 14)  (838 302)  (838 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (839 302)  (839 302)  routing T_16_18.sp4_v_t_18 <X> T_16_18.lc_trk_g3_7
 (25 14)  (841 302)  (841 302)  routing T_16_18.sp4_v_b_38 <X> T_16_18.lc_trk_g3_6
 (26 14)  (842 302)  (842 302)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 302)  (843 302)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 302)  (845 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 302)  (846 302)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 302)  (848 302)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (851 302)  (851 302)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.input_2_7
 (36 14)  (852 302)  (852 302)  LC_7 Logic Functioning bit
 (39 14)  (855 302)  (855 302)  LC_7 Logic Functioning bit
 (41 14)  (857 302)  (857 302)  LC_7 Logic Functioning bit
 (43 14)  (859 302)  (859 302)  LC_7 Logic Functioning bit
 (45 14)  (861 302)  (861 302)  LC_7 Logic Functioning bit
 (4 15)  (820 303)  (820 303)  routing T_16_18.sp4_v_b_4 <X> T_16_18.sp4_h_l_44
 (9 15)  (825 303)  (825 303)  routing T_16_18.sp4_v_b_10 <X> T_16_18.sp4_v_t_47
 (11 15)  (827 303)  (827 303)  routing T_16_18.sp4_v_t_46 <X> T_16_18.sp4_h_l_46
 (18 15)  (834 303)  (834 303)  routing T_16_18.sp4_v_b_37 <X> T_16_18.lc_trk_g3_5
 (22 15)  (838 303)  (838 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (839 303)  (839 303)  routing T_16_18.sp4_v_b_38 <X> T_16_18.lc_trk_g3_6
 (25 15)  (841 303)  (841 303)  routing T_16_18.sp4_v_b_38 <X> T_16_18.lc_trk_g3_6
 (26 15)  (842 303)  (842 303)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (843 303)  (843 303)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 303)  (845 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 303)  (846 303)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (32 15)  (848 303)  (848 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (849 303)  (849 303)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.input_2_7
 (37 15)  (853 303)  (853 303)  LC_7 Logic Functioning bit
 (39 15)  (855 303)  (855 303)  LC_7 Logic Functioning bit
 (41 15)  (857 303)  (857 303)  LC_7 Logic Functioning bit
 (42 15)  (858 303)  (858 303)  LC_7 Logic Functioning bit


LogicTile_17_18

 (12 0)  (886 288)  (886 288)  routing T_17_18.sp4_h_l_46 <X> T_17_18.sp4_h_r_2
 (19 0)  (893 288)  (893 288)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (22 0)  (896 288)  (896 288)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (898 288)  (898 288)  routing T_17_18.top_op_3 <X> T_17_18.lc_trk_g0_3
 (32 0)  (906 288)  (906 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (909 288)  (909 288)  routing T_17_18.lc_trk_g0_4 <X> T_17_18.input_2_0
 (36 0)  (910 288)  (910 288)  LC_0 Logic Functioning bit
 (37 0)  (911 288)  (911 288)  LC_0 Logic Functioning bit
 (38 0)  (912 288)  (912 288)  LC_0 Logic Functioning bit
 (39 0)  (913 288)  (913 288)  LC_0 Logic Functioning bit
 (40 0)  (914 288)  (914 288)  LC_0 Logic Functioning bit
 (41 0)  (915 288)  (915 288)  LC_0 Logic Functioning bit
 (42 0)  (916 288)  (916 288)  LC_0 Logic Functioning bit
 (13 1)  (887 289)  (887 289)  routing T_17_18.sp4_h_l_46 <X> T_17_18.sp4_h_r_2
 (14 1)  (888 289)  (888 289)  routing T_17_18.sp12_h_r_16 <X> T_17_18.lc_trk_g0_0
 (16 1)  (890 289)  (890 289)  routing T_17_18.sp12_h_r_16 <X> T_17_18.lc_trk_g0_0
 (17 1)  (891 289)  (891 289)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (21 1)  (895 289)  (895 289)  routing T_17_18.top_op_3 <X> T_17_18.lc_trk_g0_3
 (22 1)  (896 289)  (896 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (899 289)  (899 289)  routing T_17_18.sp4_r_v_b_33 <X> T_17_18.lc_trk_g0_2
 (26 1)  (900 289)  (900 289)  routing T_17_18.lc_trk_g1_3 <X> T_17_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 289)  (901 289)  routing T_17_18.lc_trk_g1_3 <X> T_17_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 289)  (903 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 289)  (905 289)  routing T_17_18.lc_trk_g0_3 <X> T_17_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 289)  (906 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (910 289)  (910 289)  LC_0 Logic Functioning bit
 (37 1)  (911 289)  (911 289)  LC_0 Logic Functioning bit
 (38 1)  (912 289)  (912 289)  LC_0 Logic Functioning bit
 (39 1)  (913 289)  (913 289)  LC_0 Logic Functioning bit
 (40 1)  (914 289)  (914 289)  LC_0 Logic Functioning bit
 (41 1)  (915 289)  (915 289)  LC_0 Logic Functioning bit
 (43 1)  (917 289)  (917 289)  LC_0 Logic Functioning bit
 (51 1)  (925 289)  (925 289)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (874 290)  (874 290)  routing T_17_18.glb_netwk_6 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (1 2)  (875 290)  (875 290)  routing T_17_18.glb_netwk_6 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (2 2)  (876 290)  (876 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (886 290)  (886 290)  routing T_17_18.sp4_h_r_11 <X> T_17_18.sp4_h_l_39
 (22 2)  (896 290)  (896 290)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (898 290)  (898 290)  routing T_17_18.bot_op_7 <X> T_17_18.lc_trk_g0_7
 (29 2)  (903 290)  (903 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 290)  (904 290)  routing T_17_18.lc_trk_g0_4 <X> T_17_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 290)  (906 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 290)  (908 290)  routing T_17_18.lc_trk_g1_3 <X> T_17_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 290)  (910 290)  LC_1 Logic Functioning bit
 (38 2)  (912 290)  (912 290)  LC_1 Logic Functioning bit
 (46 2)  (920 290)  (920 290)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (8 3)  (882 291)  (882 291)  routing T_17_18.sp4_h_l_36 <X> T_17_18.sp4_v_t_36
 (13 3)  (887 291)  (887 291)  routing T_17_18.sp4_h_r_11 <X> T_17_18.sp4_h_l_39
 (15 3)  (889 291)  (889 291)  routing T_17_18.bot_op_4 <X> T_17_18.lc_trk_g0_4
 (17 3)  (891 291)  (891 291)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (896 291)  (896 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (897 291)  (897 291)  routing T_17_18.sp4_v_b_22 <X> T_17_18.lc_trk_g0_6
 (24 3)  (898 291)  (898 291)  routing T_17_18.sp4_v_b_22 <X> T_17_18.lc_trk_g0_6
 (31 3)  (905 291)  (905 291)  routing T_17_18.lc_trk_g1_3 <X> T_17_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (910 291)  (910 291)  LC_1 Logic Functioning bit
 (38 3)  (912 291)  (912 291)  LC_1 Logic Functioning bit
 (11 4)  (885 292)  (885 292)  routing T_17_18.sp4_h_l_46 <X> T_17_18.sp4_v_b_5
 (13 4)  (887 292)  (887 292)  routing T_17_18.sp4_h_l_46 <X> T_17_18.sp4_v_b_5
 (21 4)  (895 292)  (895 292)  routing T_17_18.wire_logic_cluster/lc_3/out <X> T_17_18.lc_trk_g1_3
 (22 4)  (896 292)  (896 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (32 4)  (906 292)  (906 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (909 292)  (909 292)  routing T_17_18.lc_trk_g0_4 <X> T_17_18.input_2_2
 (37 4)  (911 292)  (911 292)  LC_2 Logic Functioning bit
 (38 4)  (912 292)  (912 292)  LC_2 Logic Functioning bit
 (39 4)  (913 292)  (913 292)  LC_2 Logic Functioning bit
 (10 5)  (884 293)  (884 293)  routing T_17_18.sp4_h_r_11 <X> T_17_18.sp4_v_b_4
 (12 5)  (886 293)  (886 293)  routing T_17_18.sp4_h_l_46 <X> T_17_18.sp4_v_b_5
 (13 5)  (887 293)  (887 293)  routing T_17_18.sp4_v_t_37 <X> T_17_18.sp4_h_r_5
 (22 5)  (896 293)  (896 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (897 293)  (897 293)  routing T_17_18.sp4_v_b_18 <X> T_17_18.lc_trk_g1_2
 (24 5)  (898 293)  (898 293)  routing T_17_18.sp4_v_b_18 <X> T_17_18.lc_trk_g1_2
 (26 5)  (900 293)  (900 293)  routing T_17_18.lc_trk_g1_3 <X> T_17_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 293)  (901 293)  routing T_17_18.lc_trk_g1_3 <X> T_17_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 293)  (903 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 293)  (905 293)  routing T_17_18.lc_trk_g0_3 <X> T_17_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 293)  (906 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (910 293)  (910 293)  LC_2 Logic Functioning bit
 (38 5)  (912 293)  (912 293)  LC_2 Logic Functioning bit
 (39 5)  (913 293)  (913 293)  LC_2 Logic Functioning bit
 (51 5)  (925 293)  (925 293)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (11 6)  (885 294)  (885 294)  routing T_17_18.sp4_h_r_11 <X> T_17_18.sp4_v_t_40
 (13 6)  (887 294)  (887 294)  routing T_17_18.sp4_h_r_11 <X> T_17_18.sp4_v_t_40
 (16 6)  (890 294)  (890 294)  routing T_17_18.sp4_v_b_13 <X> T_17_18.lc_trk_g1_5
 (17 6)  (891 294)  (891 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (892 294)  (892 294)  routing T_17_18.sp4_v_b_13 <X> T_17_18.lc_trk_g1_5
 (21 6)  (895 294)  (895 294)  routing T_17_18.sp4_h_l_2 <X> T_17_18.lc_trk_g1_7
 (22 6)  (896 294)  (896 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (897 294)  (897 294)  routing T_17_18.sp4_h_l_2 <X> T_17_18.lc_trk_g1_7
 (24 6)  (898 294)  (898 294)  routing T_17_18.sp4_h_l_2 <X> T_17_18.lc_trk_g1_7
 (29 6)  (903 294)  (903 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 294)  (906 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 294)  (908 294)  routing T_17_18.lc_trk_g1_3 <X> T_17_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 294)  (910 294)  LC_3 Logic Functioning bit
 (37 6)  (911 294)  (911 294)  LC_3 Logic Functioning bit
 (38 6)  (912 294)  (912 294)  LC_3 Logic Functioning bit
 (41 6)  (915 294)  (915 294)  LC_3 Logic Functioning bit
 (45 6)  (919 294)  (919 294)  LC_3 Logic Functioning bit
 (10 7)  (884 295)  (884 295)  routing T_17_18.sp4_h_l_46 <X> T_17_18.sp4_v_t_41
 (12 7)  (886 295)  (886 295)  routing T_17_18.sp4_h_r_11 <X> T_17_18.sp4_v_t_40
 (18 7)  (892 295)  (892 295)  routing T_17_18.sp4_v_b_13 <X> T_17_18.lc_trk_g1_5
 (22 7)  (896 295)  (896 295)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (898 295)  (898 295)  routing T_17_18.bot_op_6 <X> T_17_18.lc_trk_g1_6
 (28 7)  (902 295)  (902 295)  routing T_17_18.lc_trk_g2_1 <X> T_17_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 295)  (903 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 295)  (905 295)  routing T_17_18.lc_trk_g1_3 <X> T_17_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (906 295)  (906 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (908 295)  (908 295)  routing T_17_18.lc_trk_g1_2 <X> T_17_18.input_2_3
 (35 7)  (909 295)  (909 295)  routing T_17_18.lc_trk_g1_2 <X> T_17_18.input_2_3
 (36 7)  (910 295)  (910 295)  LC_3 Logic Functioning bit
 (37 7)  (911 295)  (911 295)  LC_3 Logic Functioning bit
 (38 7)  (912 295)  (912 295)  LC_3 Logic Functioning bit
 (39 7)  (913 295)  (913 295)  LC_3 Logic Functioning bit
 (10 8)  (884 296)  (884 296)  routing T_17_18.sp4_v_t_39 <X> T_17_18.sp4_h_r_7
 (12 8)  (886 296)  (886 296)  routing T_17_18.sp4_v_b_8 <X> T_17_18.sp4_h_r_8
 (15 8)  (889 296)  (889 296)  routing T_17_18.sp4_h_r_41 <X> T_17_18.lc_trk_g2_1
 (16 8)  (890 296)  (890 296)  routing T_17_18.sp4_h_r_41 <X> T_17_18.lc_trk_g2_1
 (17 8)  (891 296)  (891 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (892 296)  (892 296)  routing T_17_18.sp4_h_r_41 <X> T_17_18.lc_trk_g2_1
 (26 8)  (900 296)  (900 296)  routing T_17_18.lc_trk_g0_6 <X> T_17_18.wire_logic_cluster/lc_4/in_0
 (29 8)  (903 296)  (903 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 296)  (904 296)  routing T_17_18.lc_trk_g0_7 <X> T_17_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (905 296)  (905 296)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 296)  (906 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 296)  (907 296)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 296)  (908 296)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 296)  (910 296)  LC_4 Logic Functioning bit
 (37 8)  (911 296)  (911 296)  LC_4 Logic Functioning bit
 (38 8)  (912 296)  (912 296)  LC_4 Logic Functioning bit
 (39 8)  (913 296)  (913 296)  LC_4 Logic Functioning bit
 (41 8)  (915 296)  (915 296)  LC_4 Logic Functioning bit
 (43 8)  (917 296)  (917 296)  LC_4 Logic Functioning bit
 (52 8)  (926 296)  (926 296)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (11 9)  (885 297)  (885 297)  routing T_17_18.sp4_v_b_8 <X> T_17_18.sp4_h_r_8
 (18 9)  (892 297)  (892 297)  routing T_17_18.sp4_h_r_41 <X> T_17_18.lc_trk_g2_1
 (26 9)  (900 297)  (900 297)  routing T_17_18.lc_trk_g0_6 <X> T_17_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 297)  (903 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 297)  (904 297)  routing T_17_18.lc_trk_g0_7 <X> T_17_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (905 297)  (905 297)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_4/in_3
 (37 9)  (911 297)  (911 297)  LC_4 Logic Functioning bit
 (39 9)  (913 297)  (913 297)  LC_4 Logic Functioning bit
 (51 9)  (925 297)  (925 297)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (27 10)  (901 298)  (901 298)  routing T_17_18.lc_trk_g1_7 <X> T_17_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 298)  (903 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 298)  (904 298)  routing T_17_18.lc_trk_g1_7 <X> T_17_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 298)  (906 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 298)  (907 298)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 298)  (908 298)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_5/in_3
 (39 10)  (913 298)  (913 298)  LC_5 Logic Functioning bit
 (40 10)  (914 298)  (914 298)  LC_5 Logic Functioning bit
 (46 10)  (920 298)  (920 298)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (924 298)  (924 298)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (889 299)  (889 299)  routing T_17_18.sp4_v_t_33 <X> T_17_18.lc_trk_g2_4
 (16 11)  (890 299)  (890 299)  routing T_17_18.sp4_v_t_33 <X> T_17_18.lc_trk_g2_4
 (17 11)  (891 299)  (891 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (26 11)  (900 299)  (900 299)  routing T_17_18.lc_trk_g0_3 <X> T_17_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 299)  (903 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 299)  (904 299)  routing T_17_18.lc_trk_g1_7 <X> T_17_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 299)  (905 299)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_5/in_3
 (38 11)  (912 299)  (912 299)  LC_5 Logic Functioning bit
 (51 11)  (925 299)  (925 299)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (2 12)  (876 300)  (876 300)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (5 12)  (879 300)  (879 300)  routing T_17_18.sp4_v_b_9 <X> T_17_18.sp4_h_r_9
 (9 12)  (883 300)  (883 300)  routing T_17_18.sp4_h_l_42 <X> T_17_18.sp4_h_r_10
 (10 12)  (884 300)  (884 300)  routing T_17_18.sp4_h_l_42 <X> T_17_18.sp4_h_r_10
 (11 12)  (885 300)  (885 300)  routing T_17_18.sp4_v_t_38 <X> T_17_18.sp4_v_b_11
 (13 12)  (887 300)  (887 300)  routing T_17_18.sp4_v_t_38 <X> T_17_18.sp4_v_b_11
 (22 12)  (896 300)  (896 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (897 300)  (897 300)  routing T_17_18.sp4_v_t_30 <X> T_17_18.lc_trk_g3_3
 (24 12)  (898 300)  (898 300)  routing T_17_18.sp4_v_t_30 <X> T_17_18.lc_trk_g3_3
 (25 12)  (899 300)  (899 300)  routing T_17_18.sp4_h_r_42 <X> T_17_18.lc_trk_g3_2
 (26 12)  (900 300)  (900 300)  routing T_17_18.lc_trk_g1_5 <X> T_17_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 300)  (901 300)  routing T_17_18.lc_trk_g1_6 <X> T_17_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 300)  (903 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 300)  (904 300)  routing T_17_18.lc_trk_g1_6 <X> T_17_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 300)  (905 300)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 300)  (906 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 300)  (907 300)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 300)  (908 300)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 300)  (910 300)  LC_6 Logic Functioning bit
 (37 12)  (911 300)  (911 300)  LC_6 Logic Functioning bit
 (38 12)  (912 300)  (912 300)  LC_6 Logic Functioning bit
 (39 12)  (913 300)  (913 300)  LC_6 Logic Functioning bit
 (41 12)  (915 300)  (915 300)  LC_6 Logic Functioning bit
 (43 12)  (917 300)  (917 300)  LC_6 Logic Functioning bit
 (45 12)  (919 300)  (919 300)  LC_6 Logic Functioning bit
 (6 13)  (880 301)  (880 301)  routing T_17_18.sp4_v_b_9 <X> T_17_18.sp4_h_r_9
 (22 13)  (896 301)  (896 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (897 301)  (897 301)  routing T_17_18.sp4_h_r_42 <X> T_17_18.lc_trk_g3_2
 (24 13)  (898 301)  (898 301)  routing T_17_18.sp4_h_r_42 <X> T_17_18.lc_trk_g3_2
 (25 13)  (899 301)  (899 301)  routing T_17_18.sp4_h_r_42 <X> T_17_18.lc_trk_g3_2
 (27 13)  (901 301)  (901 301)  routing T_17_18.lc_trk_g1_5 <X> T_17_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 301)  (903 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 301)  (904 301)  routing T_17_18.lc_trk_g1_6 <X> T_17_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 301)  (905 301)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_6/in_3
 (37 13)  (911 301)  (911 301)  LC_6 Logic Functioning bit
 (39 13)  (913 301)  (913 301)  LC_6 Logic Functioning bit
 (48 13)  (922 301)  (922 301)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (25 14)  (899 302)  (899 302)  routing T_17_18.wire_logic_cluster/lc_6/out <X> T_17_18.lc_trk_g3_6
 (29 14)  (903 302)  (903 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 302)  (905 302)  routing T_17_18.lc_trk_g2_4 <X> T_17_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 302)  (906 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 302)  (907 302)  routing T_17_18.lc_trk_g2_4 <X> T_17_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 302)  (910 302)  LC_7 Logic Functioning bit
 (38 14)  (912 302)  (912 302)  LC_7 Logic Functioning bit
 (41 14)  (915 302)  (915 302)  LC_7 Logic Functioning bit
 (43 14)  (917 302)  (917 302)  LC_7 Logic Functioning bit
 (22 15)  (896 303)  (896 303)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (900 303)  (900 303)  routing T_17_18.lc_trk_g3_2 <X> T_17_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (901 303)  (901 303)  routing T_17_18.lc_trk_g3_2 <X> T_17_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 303)  (902 303)  routing T_17_18.lc_trk_g3_2 <X> T_17_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 303)  (903 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 303)  (904 303)  routing T_17_18.lc_trk_g0_2 <X> T_17_18.wire_logic_cluster/lc_7/in_1
 (37 15)  (911 303)  (911 303)  LC_7 Logic Functioning bit
 (39 15)  (913 303)  (913 303)  LC_7 Logic Functioning bit
 (41 15)  (915 303)  (915 303)  LC_7 Logic Functioning bit
 (43 15)  (917 303)  (917 303)  LC_7 Logic Functioning bit
 (51 15)  (925 303)  (925 303)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_18_18

 (17 0)  (945 288)  (945 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (27 0)  (955 288)  (955 288)  routing T_18_18.lc_trk_g3_0 <X> T_18_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 288)  (956 288)  routing T_18_18.lc_trk_g3_0 <X> T_18_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 288)  (957 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 288)  (959 288)  routing T_18_18.lc_trk_g2_5 <X> T_18_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 288)  (960 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 288)  (961 288)  routing T_18_18.lc_trk_g2_5 <X> T_18_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (963 288)  (963 288)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.input_2_0
 (36 0)  (964 288)  (964 288)  LC_0 Logic Functioning bit
 (43 0)  (971 288)  (971 288)  LC_0 Logic Functioning bit
 (13 1)  (941 289)  (941 289)  routing T_18_18.sp4_v_t_44 <X> T_18_18.sp4_h_r_2
 (18 1)  (946 289)  (946 289)  routing T_18_18.sp4_r_v_b_34 <X> T_18_18.lc_trk_g0_1
 (26 1)  (954 289)  (954 289)  routing T_18_18.lc_trk_g2_2 <X> T_18_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 289)  (956 289)  routing T_18_18.lc_trk_g2_2 <X> T_18_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 289)  (957 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (960 289)  (960 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (961 289)  (961 289)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.input_2_0
 (35 1)  (963 289)  (963 289)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.input_2_0
 (36 1)  (964 289)  (964 289)  LC_0 Logic Functioning bit
 (37 1)  (965 289)  (965 289)  LC_0 Logic Functioning bit
 (38 1)  (966 289)  (966 289)  LC_0 Logic Functioning bit
 (39 1)  (967 289)  (967 289)  LC_0 Logic Functioning bit
 (40 1)  (968 289)  (968 289)  LC_0 Logic Functioning bit
 (42 1)  (970 289)  (970 289)  LC_0 Logic Functioning bit
 (0 2)  (928 290)  (928 290)  routing T_18_18.glb_netwk_6 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (1 2)  (929 290)  (929 290)  routing T_18_18.glb_netwk_6 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (2 2)  (930 290)  (930 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (932 290)  (932 290)  routing T_18_18.sp4_h_r_0 <X> T_18_18.sp4_v_t_37
 (8 2)  (936 290)  (936 290)  routing T_18_18.sp4_h_r_1 <X> T_18_18.sp4_h_l_36
 (14 2)  (942 290)  (942 290)  routing T_18_18.sp4_h_l_9 <X> T_18_18.lc_trk_g0_4
 (21 2)  (949 290)  (949 290)  routing T_18_18.sp4_h_l_2 <X> T_18_18.lc_trk_g0_7
 (22 2)  (950 290)  (950 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (951 290)  (951 290)  routing T_18_18.sp4_h_l_2 <X> T_18_18.lc_trk_g0_7
 (24 2)  (952 290)  (952 290)  routing T_18_18.sp4_h_l_2 <X> T_18_18.lc_trk_g0_7
 (27 2)  (955 290)  (955 290)  routing T_18_18.lc_trk_g1_5 <X> T_18_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 290)  (957 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 290)  (958 290)  routing T_18_18.lc_trk_g1_5 <X> T_18_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (960 290)  (960 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 290)  (961 290)  routing T_18_18.lc_trk_g3_1 <X> T_18_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (962 290)  (962 290)  routing T_18_18.lc_trk_g3_1 <X> T_18_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 290)  (964 290)  LC_1 Logic Functioning bit
 (37 2)  (965 290)  (965 290)  LC_1 Logic Functioning bit
 (43 2)  (971 290)  (971 290)  LC_1 Logic Functioning bit
 (50 2)  (978 290)  (978 290)  Cascade bit: LH_LC01_inmux02_5

 (5 3)  (933 291)  (933 291)  routing T_18_18.sp4_h_r_0 <X> T_18_18.sp4_v_t_37
 (14 3)  (942 291)  (942 291)  routing T_18_18.sp4_h_l_9 <X> T_18_18.lc_trk_g0_4
 (15 3)  (943 291)  (943 291)  routing T_18_18.sp4_h_l_9 <X> T_18_18.lc_trk_g0_4
 (16 3)  (944 291)  (944 291)  routing T_18_18.sp4_h_l_9 <X> T_18_18.lc_trk_g0_4
 (17 3)  (945 291)  (945 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (22 3)  (950 291)  (950 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (953 291)  (953 291)  routing T_18_18.sp4_r_v_b_30 <X> T_18_18.lc_trk_g0_6
 (27 3)  (955 291)  (955 291)  routing T_18_18.lc_trk_g3_0 <X> T_18_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 291)  (956 291)  routing T_18_18.lc_trk_g3_0 <X> T_18_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 291)  (957 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (36 3)  (964 291)  (964 291)  LC_1 Logic Functioning bit
 (37 3)  (965 291)  (965 291)  LC_1 Logic Functioning bit
 (38 3)  (966 291)  (966 291)  LC_1 Logic Functioning bit
 (41 3)  (969 291)  (969 291)  LC_1 Logic Functioning bit
 (42 3)  (970 291)  (970 291)  LC_1 Logic Functioning bit
 (0 4)  (928 292)  (928 292)  routing T_18_18.lc_trk_g3_3 <X> T_18_18.wire_logic_cluster/lc_7/cen
 (1 4)  (929 292)  (929 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (8 4)  (936 292)  (936 292)  routing T_18_18.sp4_h_l_45 <X> T_18_18.sp4_h_r_4
 (10 4)  (938 292)  (938 292)  routing T_18_18.sp4_h_l_45 <X> T_18_18.sp4_h_r_4
 (13 4)  (941 292)  (941 292)  routing T_18_18.sp4_h_l_40 <X> T_18_18.sp4_v_b_5
 (16 4)  (944 292)  (944 292)  routing T_18_18.sp4_v_b_9 <X> T_18_18.lc_trk_g1_1
 (17 4)  (945 292)  (945 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (946 292)  (946 292)  routing T_18_18.sp4_v_b_9 <X> T_18_18.lc_trk_g1_1
 (22 4)  (950 292)  (950 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (28 4)  (956 292)  (956 292)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 292)  (957 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 292)  (958 292)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (959 292)  (959 292)  routing T_18_18.lc_trk_g0_7 <X> T_18_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 292)  (960 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (964 292)  (964 292)  LC_2 Logic Functioning bit
 (37 4)  (965 292)  (965 292)  LC_2 Logic Functioning bit
 (41 4)  (969 292)  (969 292)  LC_2 Logic Functioning bit
 (43 4)  (971 292)  (971 292)  LC_2 Logic Functioning bit
 (50 4)  (978 292)  (978 292)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (928 293)  (928 293)  routing T_18_18.lc_trk_g3_3 <X> T_18_18.wire_logic_cluster/lc_7/cen
 (1 5)  (929 293)  (929 293)  routing T_18_18.lc_trk_g3_3 <X> T_18_18.wire_logic_cluster/lc_7/cen
 (12 5)  (940 293)  (940 293)  routing T_18_18.sp4_h_l_40 <X> T_18_18.sp4_v_b_5
 (18 5)  (946 293)  (946 293)  routing T_18_18.sp4_v_b_9 <X> T_18_18.lc_trk_g1_1
 (21 5)  (949 293)  (949 293)  routing T_18_18.sp4_r_v_b_27 <X> T_18_18.lc_trk_g1_3
 (30 5)  (958 293)  (958 293)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (959 293)  (959 293)  routing T_18_18.lc_trk_g0_7 <X> T_18_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (964 293)  (964 293)  LC_2 Logic Functioning bit
 (37 5)  (965 293)  (965 293)  LC_2 Logic Functioning bit
 (41 5)  (969 293)  (969 293)  LC_2 Logic Functioning bit
 (43 5)  (971 293)  (971 293)  LC_2 Logic Functioning bit
 (15 6)  (943 294)  (943 294)  routing T_18_18.sp4_h_r_13 <X> T_18_18.lc_trk_g1_5
 (16 6)  (944 294)  (944 294)  routing T_18_18.sp4_h_r_13 <X> T_18_18.lc_trk_g1_5
 (17 6)  (945 294)  (945 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (946 294)  (946 294)  routing T_18_18.sp4_h_r_13 <X> T_18_18.lc_trk_g1_5
 (21 6)  (949 294)  (949 294)  routing T_18_18.sp4_h_l_10 <X> T_18_18.lc_trk_g1_7
 (22 6)  (950 294)  (950 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (951 294)  (951 294)  routing T_18_18.sp4_h_l_10 <X> T_18_18.lc_trk_g1_7
 (24 6)  (952 294)  (952 294)  routing T_18_18.sp4_h_l_10 <X> T_18_18.lc_trk_g1_7
 (32 6)  (960 294)  (960 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 294)  (962 294)  routing T_18_18.lc_trk_g1_1 <X> T_18_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 294)  (964 294)  LC_3 Logic Functioning bit
 (38 6)  (966 294)  (966 294)  LC_3 Logic Functioning bit
 (42 6)  (970 294)  (970 294)  LC_3 Logic Functioning bit
 (43 6)  (971 294)  (971 294)  LC_3 Logic Functioning bit
 (45 6)  (973 294)  (973 294)  LC_3 Logic Functioning bit
 (46 6)  (974 294)  (974 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (978 294)  (978 294)  Cascade bit: LH_LC03_inmux02_5

 (21 7)  (949 295)  (949 295)  routing T_18_18.sp4_h_l_10 <X> T_18_18.lc_trk_g1_7
 (29 7)  (957 295)  (957 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (37 7)  (965 295)  (965 295)  LC_3 Logic Functioning bit
 (39 7)  (967 295)  (967 295)  LC_3 Logic Functioning bit
 (42 7)  (970 295)  (970 295)  LC_3 Logic Functioning bit
 (43 7)  (971 295)  (971 295)  LC_3 Logic Functioning bit
 (46 7)  (974 295)  (974 295)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (6 8)  (934 296)  (934 296)  routing T_18_18.sp4_h_r_1 <X> T_18_18.sp4_v_b_6
 (12 8)  (940 296)  (940 296)  routing T_18_18.sp4_v_b_8 <X> T_18_18.sp4_h_r_8
 (14 8)  (942 296)  (942 296)  routing T_18_18.bnl_op_0 <X> T_18_18.lc_trk_g2_0
 (21 8)  (949 296)  (949 296)  routing T_18_18.sp4_h_r_35 <X> T_18_18.lc_trk_g2_3
 (22 8)  (950 296)  (950 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (951 296)  (951 296)  routing T_18_18.sp4_h_r_35 <X> T_18_18.lc_trk_g2_3
 (24 8)  (952 296)  (952 296)  routing T_18_18.sp4_h_r_35 <X> T_18_18.lc_trk_g2_3
 (25 8)  (953 296)  (953 296)  routing T_18_18.sp4_v_t_23 <X> T_18_18.lc_trk_g2_2
 (11 9)  (939 297)  (939 297)  routing T_18_18.sp4_v_b_8 <X> T_18_18.sp4_h_r_8
 (14 9)  (942 297)  (942 297)  routing T_18_18.bnl_op_0 <X> T_18_18.lc_trk_g2_0
 (17 9)  (945 297)  (945 297)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (22 9)  (950 297)  (950 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (951 297)  (951 297)  routing T_18_18.sp4_v_t_23 <X> T_18_18.lc_trk_g2_2
 (25 9)  (953 297)  (953 297)  routing T_18_18.sp4_v_t_23 <X> T_18_18.lc_trk_g2_2
 (5 10)  (933 298)  (933 298)  routing T_18_18.sp4_h_r_3 <X> T_18_18.sp4_h_l_43
 (17 10)  (945 298)  (945 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (946 298)  (946 298)  routing T_18_18.wire_logic_cluster/lc_5/out <X> T_18_18.lc_trk_g2_5
 (21 10)  (949 298)  (949 298)  routing T_18_18.wire_logic_cluster/lc_7/out <X> T_18_18.lc_trk_g2_7
 (22 10)  (950 298)  (950 298)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (953 298)  (953 298)  routing T_18_18.sp4_h_r_38 <X> T_18_18.lc_trk_g2_6
 (26 10)  (954 298)  (954 298)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.wire_logic_cluster/lc_5/in_0
 (29 10)  (957 298)  (957 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 298)  (958 298)  routing T_18_18.lc_trk_g0_6 <X> T_18_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 298)  (959 298)  routing T_18_18.lc_trk_g2_4 <X> T_18_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 298)  (960 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 298)  (961 298)  routing T_18_18.lc_trk_g2_4 <X> T_18_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 298)  (964 298)  LC_5 Logic Functioning bit
 (37 10)  (965 298)  (965 298)  LC_5 Logic Functioning bit
 (38 10)  (966 298)  (966 298)  LC_5 Logic Functioning bit
 (39 10)  (967 298)  (967 298)  LC_5 Logic Functioning bit
 (41 10)  (969 298)  (969 298)  LC_5 Logic Functioning bit
 (43 10)  (971 298)  (971 298)  LC_5 Logic Functioning bit
 (4 11)  (932 299)  (932 299)  routing T_18_18.sp4_h_r_3 <X> T_18_18.sp4_h_l_43
 (5 11)  (933 299)  (933 299)  routing T_18_18.sp4_h_l_43 <X> T_18_18.sp4_v_t_43
 (8 11)  (936 299)  (936 299)  routing T_18_18.sp4_h_r_1 <X> T_18_18.sp4_v_t_42
 (9 11)  (937 299)  (937 299)  routing T_18_18.sp4_h_r_1 <X> T_18_18.sp4_v_t_42
 (10 11)  (938 299)  (938 299)  routing T_18_18.sp4_h_r_1 <X> T_18_18.sp4_v_t_42
 (15 11)  (943 299)  (943 299)  routing T_18_18.tnr_op_4 <X> T_18_18.lc_trk_g2_4
 (17 11)  (945 299)  (945 299)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (950 299)  (950 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (951 299)  (951 299)  routing T_18_18.sp4_h_r_38 <X> T_18_18.lc_trk_g2_6
 (24 11)  (952 299)  (952 299)  routing T_18_18.sp4_h_r_38 <X> T_18_18.lc_trk_g2_6
 (26 11)  (954 299)  (954 299)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (955 299)  (955 299)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 299)  (956 299)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 299)  (957 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 299)  (958 299)  routing T_18_18.lc_trk_g0_6 <X> T_18_18.wire_logic_cluster/lc_5/in_1
 (37 11)  (965 299)  (965 299)  LC_5 Logic Functioning bit
 (39 11)  (967 299)  (967 299)  LC_5 Logic Functioning bit
 (11 12)  (939 300)  (939 300)  routing T_18_18.sp4_v_t_45 <X> T_18_18.sp4_v_b_11
 (14 12)  (942 300)  (942 300)  routing T_18_18.sp4_h_l_21 <X> T_18_18.lc_trk_g3_0
 (15 12)  (943 300)  (943 300)  routing T_18_18.sp4_h_r_33 <X> T_18_18.lc_trk_g3_1
 (16 12)  (944 300)  (944 300)  routing T_18_18.sp4_h_r_33 <X> T_18_18.lc_trk_g3_1
 (17 12)  (945 300)  (945 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (946 300)  (946 300)  routing T_18_18.sp4_h_r_33 <X> T_18_18.lc_trk_g3_1
 (22 12)  (950 300)  (950 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (951 300)  (951 300)  routing T_18_18.sp4_h_r_27 <X> T_18_18.lc_trk_g3_3
 (24 12)  (952 300)  (952 300)  routing T_18_18.sp4_h_r_27 <X> T_18_18.lc_trk_g3_3
 (25 12)  (953 300)  (953 300)  routing T_18_18.sp4_v_t_23 <X> T_18_18.lc_trk_g3_2
 (27 12)  (955 300)  (955 300)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 300)  (956 300)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 300)  (957 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (960 300)  (960 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 300)  (961 300)  routing T_18_18.lc_trk_g2_3 <X> T_18_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (963 300)  (963 300)  routing T_18_18.lc_trk_g0_4 <X> T_18_18.input_2_6
 (36 12)  (964 300)  (964 300)  LC_6 Logic Functioning bit
 (38 12)  (966 300)  (966 300)  LC_6 Logic Functioning bit
 (41 12)  (969 300)  (969 300)  LC_6 Logic Functioning bit
 (3 13)  (931 301)  (931 301)  routing T_18_18.sp12_h_l_22 <X> T_18_18.sp12_h_r_1
 (12 13)  (940 301)  (940 301)  routing T_18_18.sp4_v_t_45 <X> T_18_18.sp4_v_b_11
 (15 13)  (943 301)  (943 301)  routing T_18_18.sp4_h_l_21 <X> T_18_18.lc_trk_g3_0
 (16 13)  (944 301)  (944 301)  routing T_18_18.sp4_h_l_21 <X> T_18_18.lc_trk_g3_0
 (17 13)  (945 301)  (945 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (21 13)  (949 301)  (949 301)  routing T_18_18.sp4_h_r_27 <X> T_18_18.lc_trk_g3_3
 (22 13)  (950 301)  (950 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (951 301)  (951 301)  routing T_18_18.sp4_v_t_23 <X> T_18_18.lc_trk_g3_2
 (25 13)  (953 301)  (953 301)  routing T_18_18.sp4_v_t_23 <X> T_18_18.lc_trk_g3_2
 (28 13)  (956 301)  (956 301)  routing T_18_18.lc_trk_g2_0 <X> T_18_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 301)  (957 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 301)  (958 301)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (959 301)  (959 301)  routing T_18_18.lc_trk_g2_3 <X> T_18_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (960 301)  (960 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (964 301)  (964 301)  LC_6 Logic Functioning bit
 (37 13)  (965 301)  (965 301)  LC_6 Logic Functioning bit
 (38 13)  (966 301)  (966 301)  LC_6 Logic Functioning bit
 (41 13)  (969 301)  (969 301)  LC_6 Logic Functioning bit
 (42 13)  (970 301)  (970 301)  LC_6 Logic Functioning bit
 (0 14)  (928 302)  (928 302)  routing T_18_18.lc_trk_g3_5 <X> T_18_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 302)  (929 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (8 14)  (936 302)  (936 302)  routing T_18_18.sp4_v_t_41 <X> T_18_18.sp4_h_l_47
 (9 14)  (937 302)  (937 302)  routing T_18_18.sp4_v_t_41 <X> T_18_18.sp4_h_l_47
 (10 14)  (938 302)  (938 302)  routing T_18_18.sp4_v_t_41 <X> T_18_18.sp4_h_l_47
 (16 14)  (944 302)  (944 302)  routing T_18_18.sp4_v_t_16 <X> T_18_18.lc_trk_g3_5
 (17 14)  (945 302)  (945 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (946 302)  (946 302)  routing T_18_18.sp4_v_t_16 <X> T_18_18.lc_trk_g3_5
 (27 14)  (955 302)  (955 302)  routing T_18_18.lc_trk_g1_3 <X> T_18_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 302)  (957 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (959 302)  (959 302)  routing T_18_18.lc_trk_g1_7 <X> T_18_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 302)  (960 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 302)  (962 302)  routing T_18_18.lc_trk_g1_7 <X> T_18_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 302)  (964 302)  LC_7 Logic Functioning bit
 (39 14)  (967 302)  (967 302)  LC_7 Logic Functioning bit
 (43 14)  (971 302)  (971 302)  LC_7 Logic Functioning bit
 (50 14)  (978 302)  (978 302)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (928 303)  (928 303)  routing T_18_18.lc_trk_g3_5 <X> T_18_18.wire_logic_cluster/lc_7/s_r
 (1 15)  (929 303)  (929 303)  routing T_18_18.lc_trk_g3_5 <X> T_18_18.wire_logic_cluster/lc_7/s_r
 (4 15)  (932 303)  (932 303)  routing T_18_18.sp4_v_b_4 <X> T_18_18.sp4_h_l_44
 (22 15)  (950 303)  (950 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (953 303)  (953 303)  routing T_18_18.sp4_r_v_b_46 <X> T_18_18.lc_trk_g3_6
 (27 15)  (955 303)  (955 303)  routing T_18_18.lc_trk_g3_0 <X> T_18_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 303)  (956 303)  routing T_18_18.lc_trk_g3_0 <X> T_18_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 303)  (957 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 303)  (958 303)  routing T_18_18.lc_trk_g1_3 <X> T_18_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (959 303)  (959 303)  routing T_18_18.lc_trk_g1_7 <X> T_18_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (964 303)  (964 303)  LC_7 Logic Functioning bit
 (37 15)  (965 303)  (965 303)  LC_7 Logic Functioning bit
 (38 15)  (966 303)  (966 303)  LC_7 Logic Functioning bit
 (42 15)  (970 303)  (970 303)  LC_7 Logic Functioning bit
 (43 15)  (971 303)  (971 303)  LC_7 Logic Functioning bit


LogicTile_19_18

 (9 0)  (991 288)  (991 288)  routing T_19_18.sp4_v_t_36 <X> T_19_18.sp4_h_r_1
 (14 0)  (996 288)  (996 288)  routing T_19_18.sp12_h_r_0 <X> T_19_18.lc_trk_g0_0
 (28 0)  (1010 288)  (1010 288)  routing T_19_18.lc_trk_g2_5 <X> T_19_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 288)  (1011 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 288)  (1012 288)  routing T_19_18.lc_trk_g2_5 <X> T_19_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 288)  (1013 288)  routing T_19_18.lc_trk_g3_6 <X> T_19_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 288)  (1014 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 288)  (1015 288)  routing T_19_18.lc_trk_g3_6 <X> T_19_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 288)  (1016 288)  routing T_19_18.lc_trk_g3_6 <X> T_19_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 288)  (1017 288)  routing T_19_18.lc_trk_g2_4 <X> T_19_18.input_2_0
 (36 0)  (1018 288)  (1018 288)  LC_0 Logic Functioning bit
 (38 0)  (1020 288)  (1020 288)  LC_0 Logic Functioning bit
 (39 0)  (1021 288)  (1021 288)  LC_0 Logic Functioning bit
 (41 0)  (1023 288)  (1023 288)  LC_0 Logic Functioning bit
 (43 0)  (1025 288)  (1025 288)  LC_0 Logic Functioning bit
 (14 1)  (996 289)  (996 289)  routing T_19_18.sp12_h_r_0 <X> T_19_18.lc_trk_g0_0
 (15 1)  (997 289)  (997 289)  routing T_19_18.sp12_h_r_0 <X> T_19_18.lc_trk_g0_0
 (17 1)  (999 289)  (999 289)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (27 1)  (1009 289)  (1009 289)  routing T_19_18.lc_trk_g3_1 <X> T_19_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 289)  (1010 289)  routing T_19_18.lc_trk_g3_1 <X> T_19_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 289)  (1011 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 289)  (1013 289)  routing T_19_18.lc_trk_g3_6 <X> T_19_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 289)  (1014 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (1015 289)  (1015 289)  routing T_19_18.lc_trk_g2_4 <X> T_19_18.input_2_0
 (37 1)  (1019 289)  (1019 289)  LC_0 Logic Functioning bit
 (38 1)  (1020 289)  (1020 289)  LC_0 Logic Functioning bit
 (42 1)  (1024 289)  (1024 289)  LC_0 Logic Functioning bit
 (0 2)  (982 290)  (982 290)  routing T_19_18.glb_netwk_6 <X> T_19_18.wire_logic_cluster/lc_7/clk
 (1 2)  (983 290)  (983 290)  routing T_19_18.glb_netwk_6 <X> T_19_18.wire_logic_cluster/lc_7/clk
 (2 2)  (984 290)  (984 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (1008 290)  (1008 290)  routing T_19_18.lc_trk_g3_4 <X> T_19_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (1009 290)  (1009 290)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 290)  (1010 290)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 290)  (1011 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 290)  (1012 290)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 290)  (1014 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 290)  (1015 290)  routing T_19_18.lc_trk_g3_3 <X> T_19_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 290)  (1016 290)  routing T_19_18.lc_trk_g3_3 <X> T_19_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 290)  (1018 290)  LC_1 Logic Functioning bit
 (37 2)  (1019 290)  (1019 290)  LC_1 Logic Functioning bit
 (38 2)  (1020 290)  (1020 290)  LC_1 Logic Functioning bit
 (41 2)  (1023 290)  (1023 290)  LC_1 Logic Functioning bit
 (43 2)  (1025 290)  (1025 290)  LC_1 Logic Functioning bit
 (12 3)  (994 291)  (994 291)  routing T_19_18.sp4_h_l_39 <X> T_19_18.sp4_v_t_39
 (27 3)  (1009 291)  (1009 291)  routing T_19_18.lc_trk_g3_4 <X> T_19_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 291)  (1010 291)  routing T_19_18.lc_trk_g3_4 <X> T_19_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 291)  (1011 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 291)  (1012 291)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (1013 291)  (1013 291)  routing T_19_18.lc_trk_g3_3 <X> T_19_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (1014 291)  (1014 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (1016 291)  (1016 291)  routing T_19_18.lc_trk_g1_2 <X> T_19_18.input_2_1
 (35 3)  (1017 291)  (1017 291)  routing T_19_18.lc_trk_g1_2 <X> T_19_18.input_2_1
 (36 3)  (1018 291)  (1018 291)  LC_1 Logic Functioning bit
 (39 3)  (1021 291)  (1021 291)  LC_1 Logic Functioning bit
 (40 3)  (1022 291)  (1022 291)  LC_1 Logic Functioning bit
 (1 4)  (983 292)  (983 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (14 4)  (996 292)  (996 292)  routing T_19_18.wire_logic_cluster/lc_0/out <X> T_19_18.lc_trk_g1_0
 (15 4)  (997 292)  (997 292)  routing T_19_18.sp4_h_l_4 <X> T_19_18.lc_trk_g1_1
 (16 4)  (998 292)  (998 292)  routing T_19_18.sp4_h_l_4 <X> T_19_18.lc_trk_g1_1
 (17 4)  (999 292)  (999 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (1000 292)  (1000 292)  routing T_19_18.sp4_h_l_4 <X> T_19_18.lc_trk_g1_1
 (22 4)  (1004 292)  (1004 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (27 4)  (1009 292)  (1009 292)  routing T_19_18.lc_trk_g3_4 <X> T_19_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (1010 292)  (1010 292)  routing T_19_18.lc_trk_g3_4 <X> T_19_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 292)  (1011 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 292)  (1012 292)  routing T_19_18.lc_trk_g3_4 <X> T_19_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 292)  (1014 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 292)  (1015 292)  routing T_19_18.lc_trk_g3_0 <X> T_19_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 292)  (1016 292)  routing T_19_18.lc_trk_g3_0 <X> T_19_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 292)  (1018 292)  LC_2 Logic Functioning bit
 (37 4)  (1019 292)  (1019 292)  LC_2 Logic Functioning bit
 (38 4)  (1020 292)  (1020 292)  LC_2 Logic Functioning bit
 (39 4)  (1021 292)  (1021 292)  LC_2 Logic Functioning bit
 (41 4)  (1023 292)  (1023 292)  LC_2 Logic Functioning bit
 (43 4)  (1025 292)  (1025 292)  LC_2 Logic Functioning bit
 (0 5)  (982 293)  (982 293)  routing T_19_18.lc_trk_g1_3 <X> T_19_18.wire_logic_cluster/lc_7/cen
 (1 5)  (983 293)  (983 293)  routing T_19_18.lc_trk_g1_3 <X> T_19_18.wire_logic_cluster/lc_7/cen
 (17 5)  (999 293)  (999 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (1000 293)  (1000 293)  routing T_19_18.sp4_h_l_4 <X> T_19_18.lc_trk_g1_1
 (22 5)  (1004 293)  (1004 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1007 293)  (1007 293)  routing T_19_18.sp4_r_v_b_26 <X> T_19_18.lc_trk_g1_2
 (27 5)  (1009 293)  (1009 293)  routing T_19_18.lc_trk_g1_1 <X> T_19_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 293)  (1011 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (37 5)  (1019 293)  (1019 293)  LC_2 Logic Functioning bit
 (39 5)  (1021 293)  (1021 293)  LC_2 Logic Functioning bit
 (5 6)  (987 294)  (987 294)  routing T_19_18.sp4_h_r_0 <X> T_19_18.sp4_h_l_38
 (8 6)  (990 294)  (990 294)  routing T_19_18.sp4_v_t_41 <X> T_19_18.sp4_h_l_41
 (9 6)  (991 294)  (991 294)  routing T_19_18.sp4_v_t_41 <X> T_19_18.sp4_h_l_41
 (16 6)  (998 294)  (998 294)  routing T_19_18.sp4_v_b_5 <X> T_19_18.lc_trk_g1_5
 (17 6)  (999 294)  (999 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (1000 294)  (1000 294)  routing T_19_18.sp4_v_b_5 <X> T_19_18.lc_trk_g1_5
 (26 6)  (1008 294)  (1008 294)  routing T_19_18.lc_trk_g3_4 <X> T_19_18.wire_logic_cluster/lc_3/in_0
 (29 6)  (1011 294)  (1011 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 294)  (1013 294)  routing T_19_18.lc_trk_g2_4 <X> T_19_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 294)  (1014 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 294)  (1015 294)  routing T_19_18.lc_trk_g2_4 <X> T_19_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 294)  (1018 294)  LC_3 Logic Functioning bit
 (38 6)  (1020 294)  (1020 294)  LC_3 Logic Functioning bit
 (42 6)  (1024 294)  (1024 294)  LC_3 Logic Functioning bit
 (43 6)  (1025 294)  (1025 294)  LC_3 Logic Functioning bit
 (50 6)  (1032 294)  (1032 294)  Cascade bit: LH_LC03_inmux02_5

 (4 7)  (986 295)  (986 295)  routing T_19_18.sp4_h_r_0 <X> T_19_18.sp4_h_l_38
 (16 7)  (998 295)  (998 295)  routing T_19_18.sp12_h_r_12 <X> T_19_18.lc_trk_g1_4
 (17 7)  (999 295)  (999 295)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (19 7)  (1001 295)  (1001 295)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (27 7)  (1009 295)  (1009 295)  routing T_19_18.lc_trk_g3_4 <X> T_19_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 295)  (1010 295)  routing T_19_18.lc_trk_g3_4 <X> T_19_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 295)  (1011 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (36 7)  (1018 295)  (1018 295)  LC_3 Logic Functioning bit
 (37 7)  (1019 295)  (1019 295)  LC_3 Logic Functioning bit
 (38 7)  (1020 295)  (1020 295)  LC_3 Logic Functioning bit
 (39 7)  (1021 295)  (1021 295)  LC_3 Logic Functioning bit
 (42 7)  (1024 295)  (1024 295)  LC_3 Logic Functioning bit
 (43 7)  (1025 295)  (1025 295)  LC_3 Logic Functioning bit
 (14 8)  (996 296)  (996 296)  routing T_19_18.sp4_v_t_21 <X> T_19_18.lc_trk_g2_0
 (22 8)  (1004 296)  (1004 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (26 8)  (1008 296)  (1008 296)  routing T_19_18.lc_trk_g3_5 <X> T_19_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (1009 296)  (1009 296)  routing T_19_18.lc_trk_g1_0 <X> T_19_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 296)  (1011 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 296)  (1014 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 296)  (1015 296)  routing T_19_18.lc_trk_g3_2 <X> T_19_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 296)  (1016 296)  routing T_19_18.lc_trk_g3_2 <X> T_19_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 296)  (1018 296)  LC_4 Logic Functioning bit
 (41 8)  (1023 296)  (1023 296)  LC_4 Logic Functioning bit
 (43 8)  (1025 296)  (1025 296)  LC_4 Logic Functioning bit
 (50 8)  (1032 296)  (1032 296)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (986 297)  (986 297)  routing T_19_18.sp4_h_l_47 <X> T_19_18.sp4_h_r_6
 (6 9)  (988 297)  (988 297)  routing T_19_18.sp4_h_l_47 <X> T_19_18.sp4_h_r_6
 (11 9)  (993 297)  (993 297)  routing T_19_18.sp4_h_l_37 <X> T_19_18.sp4_h_r_8
 (13 9)  (995 297)  (995 297)  routing T_19_18.sp4_h_l_37 <X> T_19_18.sp4_h_r_8
 (14 9)  (996 297)  (996 297)  routing T_19_18.sp4_v_t_21 <X> T_19_18.lc_trk_g2_0
 (16 9)  (998 297)  (998 297)  routing T_19_18.sp4_v_t_21 <X> T_19_18.lc_trk_g2_0
 (17 9)  (999 297)  (999 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 9)  (1004 297)  (1004 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1005 297)  (1005 297)  routing T_19_18.sp4_h_l_15 <X> T_19_18.lc_trk_g2_2
 (24 9)  (1006 297)  (1006 297)  routing T_19_18.sp4_h_l_15 <X> T_19_18.lc_trk_g2_2
 (25 9)  (1007 297)  (1007 297)  routing T_19_18.sp4_h_l_15 <X> T_19_18.lc_trk_g2_2
 (27 9)  (1009 297)  (1009 297)  routing T_19_18.lc_trk_g3_5 <X> T_19_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 297)  (1010 297)  routing T_19_18.lc_trk_g3_5 <X> T_19_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 297)  (1011 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (1013 297)  (1013 297)  routing T_19_18.lc_trk_g3_2 <X> T_19_18.wire_logic_cluster/lc_4/in_3
 (36 9)  (1018 297)  (1018 297)  LC_4 Logic Functioning bit
 (37 9)  (1019 297)  (1019 297)  LC_4 Logic Functioning bit
 (38 9)  (1020 297)  (1020 297)  LC_4 Logic Functioning bit
 (40 9)  (1022 297)  (1022 297)  LC_4 Logic Functioning bit
 (42 9)  (1024 297)  (1024 297)  LC_4 Logic Functioning bit
 (14 10)  (996 298)  (996 298)  routing T_19_18.sp4_h_r_36 <X> T_19_18.lc_trk_g2_4
 (15 10)  (997 298)  (997 298)  routing T_19_18.sp4_h_l_16 <X> T_19_18.lc_trk_g2_5
 (16 10)  (998 298)  (998 298)  routing T_19_18.sp4_h_l_16 <X> T_19_18.lc_trk_g2_5
 (17 10)  (999 298)  (999 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (22 10)  (1004 298)  (1004 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (1005 298)  (1005 298)  routing T_19_18.sp4_v_b_47 <X> T_19_18.lc_trk_g2_7
 (24 10)  (1006 298)  (1006 298)  routing T_19_18.sp4_v_b_47 <X> T_19_18.lc_trk_g2_7
 (26 10)  (1008 298)  (1008 298)  routing T_19_18.lc_trk_g1_4 <X> T_19_18.wire_logic_cluster/lc_5/in_0
 (28 10)  (1010 298)  (1010 298)  routing T_19_18.lc_trk_g2_0 <X> T_19_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 298)  (1011 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 298)  (1014 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 298)  (1015 298)  routing T_19_18.lc_trk_g2_2 <X> T_19_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 298)  (1018 298)  LC_5 Logic Functioning bit
 (37 10)  (1019 298)  (1019 298)  LC_5 Logic Functioning bit
 (41 10)  (1023 298)  (1023 298)  LC_5 Logic Functioning bit
 (43 10)  (1025 298)  (1025 298)  LC_5 Logic Functioning bit
 (50 10)  (1032 298)  (1032 298)  Cascade bit: LH_LC05_inmux02_5

 (10 11)  (992 299)  (992 299)  routing T_19_18.sp4_h_l_39 <X> T_19_18.sp4_v_t_42
 (15 11)  (997 299)  (997 299)  routing T_19_18.sp4_h_r_36 <X> T_19_18.lc_trk_g2_4
 (16 11)  (998 299)  (998 299)  routing T_19_18.sp4_h_r_36 <X> T_19_18.lc_trk_g2_4
 (17 11)  (999 299)  (999 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (1000 299)  (1000 299)  routing T_19_18.sp4_h_l_16 <X> T_19_18.lc_trk_g2_5
 (27 11)  (1009 299)  (1009 299)  routing T_19_18.lc_trk_g1_4 <X> T_19_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 299)  (1011 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (1013 299)  (1013 299)  routing T_19_18.lc_trk_g2_2 <X> T_19_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (1018 299)  (1018 299)  LC_5 Logic Functioning bit
 (37 11)  (1019 299)  (1019 299)  LC_5 Logic Functioning bit
 (40 11)  (1022 299)  (1022 299)  LC_5 Logic Functioning bit
 (43 11)  (1025 299)  (1025 299)  LC_5 Logic Functioning bit
 (17 12)  (999 300)  (999 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1000 300)  (1000 300)  routing T_19_18.wire_logic_cluster/lc_1/out <X> T_19_18.lc_trk_g3_1
 (22 12)  (1004 300)  (1004 300)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (1006 300)  (1006 300)  routing T_19_18.tnr_op_3 <X> T_19_18.lc_trk_g3_3
 (28 12)  (1010 300)  (1010 300)  routing T_19_18.lc_trk_g2_3 <X> T_19_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 300)  (1011 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 300)  (1013 300)  routing T_19_18.lc_trk_g2_7 <X> T_19_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 300)  (1014 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 300)  (1015 300)  routing T_19_18.lc_trk_g2_7 <X> T_19_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 300)  (1018 300)  LC_6 Logic Functioning bit
 (37 12)  (1019 300)  (1019 300)  LC_6 Logic Functioning bit
 (38 12)  (1020 300)  (1020 300)  LC_6 Logic Functioning bit
 (42 12)  (1024 300)  (1024 300)  LC_6 Logic Functioning bit
 (45 12)  (1027 300)  (1027 300)  LC_6 Logic Functioning bit
 (50 12)  (1032 300)  (1032 300)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (997 301)  (997 301)  routing T_19_18.sp4_v_t_29 <X> T_19_18.lc_trk_g3_0
 (16 13)  (998 301)  (998 301)  routing T_19_18.sp4_v_t_29 <X> T_19_18.lc_trk_g3_0
 (17 13)  (999 301)  (999 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (1004 301)  (1004 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (1005 301)  (1005 301)  routing T_19_18.sp4_h_l_15 <X> T_19_18.lc_trk_g3_2
 (24 13)  (1006 301)  (1006 301)  routing T_19_18.sp4_h_l_15 <X> T_19_18.lc_trk_g3_2
 (25 13)  (1007 301)  (1007 301)  routing T_19_18.sp4_h_l_15 <X> T_19_18.lc_trk_g3_2
 (30 13)  (1012 301)  (1012 301)  routing T_19_18.lc_trk_g2_3 <X> T_19_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (1013 301)  (1013 301)  routing T_19_18.lc_trk_g2_7 <X> T_19_18.wire_logic_cluster/lc_6/in_3
 (36 13)  (1018 301)  (1018 301)  LC_6 Logic Functioning bit
 (37 13)  (1019 301)  (1019 301)  LC_6 Logic Functioning bit
 (38 13)  (1020 301)  (1020 301)  LC_6 Logic Functioning bit
 (42 13)  (1024 301)  (1024 301)  LC_6 Logic Functioning bit
 (46 13)  (1028 301)  (1028 301)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (1 14)  (983 302)  (983 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (997 302)  (997 302)  routing T_19_18.sp4_h_r_45 <X> T_19_18.lc_trk_g3_5
 (16 14)  (998 302)  (998 302)  routing T_19_18.sp4_h_r_45 <X> T_19_18.lc_trk_g3_5
 (17 14)  (999 302)  (999 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1000 302)  (1000 302)  routing T_19_18.sp4_h_r_45 <X> T_19_18.lc_trk_g3_5
 (21 14)  (1003 302)  (1003 302)  routing T_19_18.sp4_v_t_26 <X> T_19_18.lc_trk_g3_7
 (22 14)  (1004 302)  (1004 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1005 302)  (1005 302)  routing T_19_18.sp4_v_t_26 <X> T_19_18.lc_trk_g3_7
 (26 14)  (1008 302)  (1008 302)  routing T_19_18.lc_trk_g3_4 <X> T_19_18.wire_logic_cluster/lc_7/in_0
 (28 14)  (1010 302)  (1010 302)  routing T_19_18.lc_trk_g2_2 <X> T_19_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 302)  (1011 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 302)  (1013 302)  routing T_19_18.lc_trk_g3_5 <X> T_19_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 302)  (1014 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 302)  (1015 302)  routing T_19_18.lc_trk_g3_5 <X> T_19_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 302)  (1016 302)  routing T_19_18.lc_trk_g3_5 <X> T_19_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 302)  (1018 302)  LC_7 Logic Functioning bit
 (38 14)  (1020 302)  (1020 302)  LC_7 Logic Functioning bit
 (39 14)  (1021 302)  (1021 302)  LC_7 Logic Functioning bit
 (40 14)  (1022 302)  (1022 302)  LC_7 Logic Functioning bit
 (41 14)  (1023 302)  (1023 302)  LC_7 Logic Functioning bit
 (0 15)  (982 303)  (982 303)  routing T_19_18.lc_trk_g1_5 <X> T_19_18.wire_logic_cluster/lc_7/s_r
 (1 15)  (983 303)  (983 303)  routing T_19_18.lc_trk_g1_5 <X> T_19_18.wire_logic_cluster/lc_7/s_r
 (8 15)  (990 303)  (990 303)  routing T_19_18.sp4_v_b_7 <X> T_19_18.sp4_v_t_47
 (10 15)  (992 303)  (992 303)  routing T_19_18.sp4_v_b_7 <X> T_19_18.sp4_v_t_47
 (17 15)  (999 303)  (999 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (1000 303)  (1000 303)  routing T_19_18.sp4_h_r_45 <X> T_19_18.lc_trk_g3_5
 (21 15)  (1003 303)  (1003 303)  routing T_19_18.sp4_v_t_26 <X> T_19_18.lc_trk_g3_7
 (22 15)  (1004 303)  (1004 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1007 303)  (1007 303)  routing T_19_18.sp4_r_v_b_46 <X> T_19_18.lc_trk_g3_6
 (27 15)  (1009 303)  (1009 303)  routing T_19_18.lc_trk_g3_4 <X> T_19_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 303)  (1010 303)  routing T_19_18.lc_trk_g3_4 <X> T_19_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 303)  (1011 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 303)  (1012 303)  routing T_19_18.lc_trk_g2_2 <X> T_19_18.wire_logic_cluster/lc_7/in_1
 (32 15)  (1014 303)  (1014 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (1016 303)  (1016 303)  routing T_19_18.lc_trk_g1_2 <X> T_19_18.input_2_7
 (35 15)  (1017 303)  (1017 303)  routing T_19_18.lc_trk_g1_2 <X> T_19_18.input_2_7
 (36 15)  (1018 303)  (1018 303)  LC_7 Logic Functioning bit
 (37 15)  (1019 303)  (1019 303)  LC_7 Logic Functioning bit
 (38 15)  (1020 303)  (1020 303)  LC_7 Logic Functioning bit
 (39 15)  (1021 303)  (1021 303)  LC_7 Logic Functioning bit
 (40 15)  (1022 303)  (1022 303)  LC_7 Logic Functioning bit
 (42 15)  (1024 303)  (1024 303)  LC_7 Logic Functioning bit
 (43 15)  (1025 303)  (1025 303)  LC_7 Logic Functioning bit
 (53 15)  (1035 303)  (1035 303)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_20_18

 (9 0)  (1045 288)  (1045 288)  routing T_20_18.sp4_h_l_47 <X> T_20_18.sp4_h_r_1
 (10 0)  (1046 288)  (1046 288)  routing T_20_18.sp4_h_l_47 <X> T_20_18.sp4_h_r_1
 (11 0)  (1047 288)  (1047 288)  routing T_20_18.sp4_h_l_45 <X> T_20_18.sp4_v_b_2
 (13 0)  (1049 288)  (1049 288)  routing T_20_18.sp4_h_l_45 <X> T_20_18.sp4_v_b_2
 (21 0)  (1057 288)  (1057 288)  routing T_20_18.sp4_v_b_11 <X> T_20_18.lc_trk_g0_3
 (22 0)  (1058 288)  (1058 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (1059 288)  (1059 288)  routing T_20_18.sp4_v_b_11 <X> T_20_18.lc_trk_g0_3
 (25 0)  (1061 288)  (1061 288)  routing T_20_18.sp4_v_b_10 <X> T_20_18.lc_trk_g0_2
 (26 0)  (1062 288)  (1062 288)  routing T_20_18.lc_trk_g1_5 <X> T_20_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (1063 288)  (1063 288)  routing T_20_18.lc_trk_g1_2 <X> T_20_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 288)  (1065 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 288)  (1067 288)  routing T_20_18.lc_trk_g3_4 <X> T_20_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 288)  (1068 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 288)  (1069 288)  routing T_20_18.lc_trk_g3_4 <X> T_20_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 288)  (1070 288)  routing T_20_18.lc_trk_g3_4 <X> T_20_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (1071 288)  (1071 288)  routing T_20_18.lc_trk_g1_7 <X> T_20_18.input_2_0
 (36 0)  (1072 288)  (1072 288)  LC_0 Logic Functioning bit
 (37 0)  (1073 288)  (1073 288)  LC_0 Logic Functioning bit
 (38 0)  (1074 288)  (1074 288)  LC_0 Logic Functioning bit
 (42 0)  (1078 288)  (1078 288)  LC_0 Logic Functioning bit
 (43 0)  (1079 288)  (1079 288)  LC_0 Logic Functioning bit
 (12 1)  (1048 289)  (1048 289)  routing T_20_18.sp4_h_l_45 <X> T_20_18.sp4_v_b_2
 (21 1)  (1057 289)  (1057 289)  routing T_20_18.sp4_v_b_11 <X> T_20_18.lc_trk_g0_3
 (22 1)  (1058 289)  (1058 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (1059 289)  (1059 289)  routing T_20_18.sp4_v_b_10 <X> T_20_18.lc_trk_g0_2
 (25 1)  (1061 289)  (1061 289)  routing T_20_18.sp4_v_b_10 <X> T_20_18.lc_trk_g0_2
 (27 1)  (1063 289)  (1063 289)  routing T_20_18.lc_trk_g1_5 <X> T_20_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 289)  (1065 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 289)  (1066 289)  routing T_20_18.lc_trk_g1_2 <X> T_20_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (1068 289)  (1068 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (1070 289)  (1070 289)  routing T_20_18.lc_trk_g1_7 <X> T_20_18.input_2_0
 (35 1)  (1071 289)  (1071 289)  routing T_20_18.lc_trk_g1_7 <X> T_20_18.input_2_0
 (37 1)  (1073 289)  (1073 289)  LC_0 Logic Functioning bit
 (38 1)  (1074 289)  (1074 289)  LC_0 Logic Functioning bit
 (42 1)  (1078 289)  (1078 289)  LC_0 Logic Functioning bit
 (0 2)  (1036 290)  (1036 290)  routing T_20_18.glb_netwk_6 <X> T_20_18.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 290)  (1037 290)  routing T_20_18.glb_netwk_6 <X> T_20_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 290)  (1038 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (1039 290)  (1039 290)  routing T_20_18.sp12_v_t_23 <X> T_20_18.sp12_h_l_23
 (27 2)  (1063 290)  (1063 290)  routing T_20_18.lc_trk_g1_3 <X> T_20_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 290)  (1065 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 290)  (1068 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 290)  (1069 290)  routing T_20_18.lc_trk_g2_2 <X> T_20_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 290)  (1072 290)  LC_1 Logic Functioning bit
 (39 2)  (1075 290)  (1075 290)  LC_1 Logic Functioning bit
 (43 2)  (1079 290)  (1079 290)  LC_1 Logic Functioning bit
 (50 2)  (1086 290)  (1086 290)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (1051 291)  (1051 291)  routing T_20_18.sp4_v_t_9 <X> T_20_18.lc_trk_g0_4
 (16 3)  (1052 291)  (1052 291)  routing T_20_18.sp4_v_t_9 <X> T_20_18.lc_trk_g0_4
 (17 3)  (1053 291)  (1053 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (26 3)  (1062 291)  (1062 291)  routing T_20_18.lc_trk_g1_2 <X> T_20_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (1063 291)  (1063 291)  routing T_20_18.lc_trk_g1_2 <X> T_20_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 291)  (1065 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 291)  (1066 291)  routing T_20_18.lc_trk_g1_3 <X> T_20_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (1067 291)  (1067 291)  routing T_20_18.lc_trk_g2_2 <X> T_20_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (1072 291)  (1072 291)  LC_1 Logic Functioning bit
 (37 3)  (1073 291)  (1073 291)  LC_1 Logic Functioning bit
 (38 3)  (1074 291)  (1074 291)  LC_1 Logic Functioning bit
 (42 3)  (1078 291)  (1078 291)  LC_1 Logic Functioning bit
 (43 3)  (1079 291)  (1079 291)  LC_1 Logic Functioning bit
 (1 4)  (1037 292)  (1037 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (17 4)  (1053 292)  (1053 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (1057 292)  (1057 292)  routing T_20_18.sp4_h_r_19 <X> T_20_18.lc_trk_g1_3
 (22 4)  (1058 292)  (1058 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1059 292)  (1059 292)  routing T_20_18.sp4_h_r_19 <X> T_20_18.lc_trk_g1_3
 (24 4)  (1060 292)  (1060 292)  routing T_20_18.sp4_h_r_19 <X> T_20_18.lc_trk_g1_3
 (25 4)  (1061 292)  (1061 292)  routing T_20_18.sp4_v_b_2 <X> T_20_18.lc_trk_g1_2
 (26 4)  (1062 292)  (1062 292)  routing T_20_18.lc_trk_g2_6 <X> T_20_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (1063 292)  (1063 292)  routing T_20_18.lc_trk_g1_2 <X> T_20_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 292)  (1065 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 292)  (1068 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 292)  (1069 292)  routing T_20_18.lc_trk_g3_2 <X> T_20_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 292)  (1070 292)  routing T_20_18.lc_trk_g3_2 <X> T_20_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 292)  (1072 292)  LC_2 Logic Functioning bit
 (37 4)  (1073 292)  (1073 292)  LC_2 Logic Functioning bit
 (38 4)  (1074 292)  (1074 292)  LC_2 Logic Functioning bit
 (39 4)  (1075 292)  (1075 292)  LC_2 Logic Functioning bit
 (41 4)  (1077 292)  (1077 292)  LC_2 Logic Functioning bit
 (43 4)  (1079 292)  (1079 292)  LC_2 Logic Functioning bit
 (1 5)  (1037 293)  (1037 293)  routing T_20_18.lc_trk_g0_2 <X> T_20_18.wire_logic_cluster/lc_7/cen
 (4 5)  (1040 293)  (1040 293)  routing T_20_18.sp4_h_l_42 <X> T_20_18.sp4_h_r_3
 (6 5)  (1042 293)  (1042 293)  routing T_20_18.sp4_h_l_42 <X> T_20_18.sp4_h_r_3
 (18 5)  (1054 293)  (1054 293)  routing T_20_18.sp4_r_v_b_25 <X> T_20_18.lc_trk_g1_1
 (21 5)  (1057 293)  (1057 293)  routing T_20_18.sp4_h_r_19 <X> T_20_18.lc_trk_g1_3
 (22 5)  (1058 293)  (1058 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (1059 293)  (1059 293)  routing T_20_18.sp4_v_b_2 <X> T_20_18.lc_trk_g1_2
 (26 5)  (1062 293)  (1062 293)  routing T_20_18.lc_trk_g2_6 <X> T_20_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 293)  (1064 293)  routing T_20_18.lc_trk_g2_6 <X> T_20_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 293)  (1065 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 293)  (1066 293)  routing T_20_18.lc_trk_g1_2 <X> T_20_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (1067 293)  (1067 293)  routing T_20_18.lc_trk_g3_2 <X> T_20_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (1068 293)  (1068 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (1069 293)  (1069 293)  routing T_20_18.lc_trk_g3_3 <X> T_20_18.input_2_2
 (34 5)  (1070 293)  (1070 293)  routing T_20_18.lc_trk_g3_3 <X> T_20_18.input_2_2
 (35 5)  (1071 293)  (1071 293)  routing T_20_18.lc_trk_g3_3 <X> T_20_18.input_2_2
 (37 5)  (1073 293)  (1073 293)  LC_2 Logic Functioning bit
 (42 5)  (1078 293)  (1078 293)  LC_2 Logic Functioning bit
 (4 6)  (1040 294)  (1040 294)  routing T_20_18.sp4_h_r_3 <X> T_20_18.sp4_v_t_38
 (10 6)  (1046 294)  (1046 294)  routing T_20_18.sp4_v_b_11 <X> T_20_18.sp4_h_l_41
 (16 6)  (1052 294)  (1052 294)  routing T_20_18.sp12_h_l_18 <X> T_20_18.lc_trk_g1_5
 (17 6)  (1053 294)  (1053 294)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (21 6)  (1057 294)  (1057 294)  routing T_20_18.sp4_v_b_7 <X> T_20_18.lc_trk_g1_7
 (22 6)  (1058 294)  (1058 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (1059 294)  (1059 294)  routing T_20_18.sp4_v_b_7 <X> T_20_18.lc_trk_g1_7
 (27 6)  (1063 294)  (1063 294)  routing T_20_18.lc_trk_g3_1 <X> T_20_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (1064 294)  (1064 294)  routing T_20_18.lc_trk_g3_1 <X> T_20_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 294)  (1065 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 294)  (1067 294)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 294)  (1068 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 294)  (1069 294)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 294)  (1070 294)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 294)  (1072 294)  LC_3 Logic Functioning bit
 (37 6)  (1073 294)  (1073 294)  LC_3 Logic Functioning bit
 (41 6)  (1077 294)  (1077 294)  LC_3 Logic Functioning bit
 (43 6)  (1079 294)  (1079 294)  LC_3 Logic Functioning bit
 (50 6)  (1086 294)  (1086 294)  Cascade bit: LH_LC03_inmux02_5

 (4 7)  (1040 295)  (1040 295)  routing T_20_18.sp4_v_b_10 <X> T_20_18.sp4_h_l_38
 (5 7)  (1041 295)  (1041 295)  routing T_20_18.sp4_h_r_3 <X> T_20_18.sp4_v_t_38
 (12 7)  (1048 295)  (1048 295)  routing T_20_18.sp4_h_l_40 <X> T_20_18.sp4_v_t_40
 (18 7)  (1054 295)  (1054 295)  routing T_20_18.sp12_h_l_18 <X> T_20_18.lc_trk_g1_5
 (31 7)  (1067 295)  (1067 295)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (1072 295)  (1072 295)  LC_3 Logic Functioning bit
 (37 7)  (1073 295)  (1073 295)  LC_3 Logic Functioning bit
 (41 7)  (1077 295)  (1077 295)  LC_3 Logic Functioning bit
 (43 7)  (1079 295)  (1079 295)  LC_3 Logic Functioning bit
 (5 8)  (1041 296)  (1041 296)  routing T_20_18.sp4_h_l_38 <X> T_20_18.sp4_h_r_6
 (28 8)  (1064 296)  (1064 296)  routing T_20_18.lc_trk_g2_5 <X> T_20_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 296)  (1065 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 296)  (1066 296)  routing T_20_18.lc_trk_g2_5 <X> T_20_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 296)  (1068 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 296)  (1072 296)  LC_4 Logic Functioning bit
 (38 8)  (1074 296)  (1074 296)  LC_4 Logic Functioning bit
 (42 8)  (1078 296)  (1078 296)  LC_4 Logic Functioning bit
 (43 8)  (1079 296)  (1079 296)  LC_4 Logic Functioning bit
 (45 8)  (1081 296)  (1081 296)  LC_4 Logic Functioning bit
 (46 8)  (1082 296)  (1082 296)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (48 8)  (1084 296)  (1084 296)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (1086 296)  (1086 296)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (1087 296)  (1087 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (4 9)  (1040 297)  (1040 297)  routing T_20_18.sp4_h_l_38 <X> T_20_18.sp4_h_r_6
 (8 9)  (1044 297)  (1044 297)  routing T_20_18.sp4_h_l_36 <X> T_20_18.sp4_v_b_7
 (9 9)  (1045 297)  (1045 297)  routing T_20_18.sp4_h_l_36 <X> T_20_18.sp4_v_b_7
 (10 9)  (1046 297)  (1046 297)  routing T_20_18.sp4_h_l_36 <X> T_20_18.sp4_v_b_7
 (11 9)  (1047 297)  (1047 297)  routing T_20_18.sp4_h_l_45 <X> T_20_18.sp4_h_r_8
 (22 9)  (1058 297)  (1058 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1059 297)  (1059 297)  routing T_20_18.sp4_h_l_15 <X> T_20_18.lc_trk_g2_2
 (24 9)  (1060 297)  (1060 297)  routing T_20_18.sp4_h_l_15 <X> T_20_18.lc_trk_g2_2
 (25 9)  (1061 297)  (1061 297)  routing T_20_18.sp4_h_l_15 <X> T_20_18.lc_trk_g2_2
 (31 9)  (1067 297)  (1067 297)  routing T_20_18.lc_trk_g0_3 <X> T_20_18.wire_logic_cluster/lc_4/in_3
 (36 9)  (1072 297)  (1072 297)  LC_4 Logic Functioning bit
 (38 9)  (1074 297)  (1074 297)  LC_4 Logic Functioning bit
 (42 9)  (1078 297)  (1078 297)  LC_4 Logic Functioning bit
 (43 9)  (1079 297)  (1079 297)  LC_4 Logic Functioning bit
 (3 10)  (1039 298)  (1039 298)  routing T_20_18.sp12_v_t_22 <X> T_20_18.sp12_h_l_22
 (14 10)  (1050 298)  (1050 298)  routing T_20_18.sp4_v_b_36 <X> T_20_18.lc_trk_g2_4
 (16 10)  (1052 298)  (1052 298)  routing T_20_18.sp4_v_b_37 <X> T_20_18.lc_trk_g2_5
 (17 10)  (1053 298)  (1053 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (1054 298)  (1054 298)  routing T_20_18.sp4_v_b_37 <X> T_20_18.lc_trk_g2_5
 (21 10)  (1057 298)  (1057 298)  routing T_20_18.sp4_v_t_18 <X> T_20_18.lc_trk_g2_7
 (22 10)  (1058 298)  (1058 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (1059 298)  (1059 298)  routing T_20_18.sp4_v_t_18 <X> T_20_18.lc_trk_g2_7
 (25 10)  (1061 298)  (1061 298)  routing T_20_18.wire_logic_cluster/lc_6/out <X> T_20_18.lc_trk_g2_6
 (26 10)  (1062 298)  (1062 298)  routing T_20_18.lc_trk_g3_6 <X> T_20_18.wire_logic_cluster/lc_5/in_0
 (29 10)  (1065 298)  (1065 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 298)  (1066 298)  routing T_20_18.lc_trk_g0_4 <X> T_20_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 298)  (1067 298)  routing T_20_18.lc_trk_g3_5 <X> T_20_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 298)  (1068 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 298)  (1069 298)  routing T_20_18.lc_trk_g3_5 <X> T_20_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 298)  (1070 298)  routing T_20_18.lc_trk_g3_5 <X> T_20_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 298)  (1072 298)  LC_5 Logic Functioning bit
 (37 10)  (1073 298)  (1073 298)  LC_5 Logic Functioning bit
 (38 10)  (1074 298)  (1074 298)  LC_5 Logic Functioning bit
 (39 10)  (1075 298)  (1075 298)  LC_5 Logic Functioning bit
 (41 10)  (1077 298)  (1077 298)  LC_5 Logic Functioning bit
 (43 10)  (1079 298)  (1079 298)  LC_5 Logic Functioning bit
 (9 11)  (1045 299)  (1045 299)  routing T_20_18.sp4_v_b_11 <X> T_20_18.sp4_v_t_42
 (10 11)  (1046 299)  (1046 299)  routing T_20_18.sp4_v_b_11 <X> T_20_18.sp4_v_t_42
 (14 11)  (1050 299)  (1050 299)  routing T_20_18.sp4_v_b_36 <X> T_20_18.lc_trk_g2_4
 (16 11)  (1052 299)  (1052 299)  routing T_20_18.sp4_v_b_36 <X> T_20_18.lc_trk_g2_4
 (17 11)  (1053 299)  (1053 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (18 11)  (1054 299)  (1054 299)  routing T_20_18.sp4_v_b_37 <X> T_20_18.lc_trk_g2_5
 (22 11)  (1058 299)  (1058 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (1062 299)  (1062 299)  routing T_20_18.lc_trk_g3_6 <X> T_20_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (1063 299)  (1063 299)  routing T_20_18.lc_trk_g3_6 <X> T_20_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 299)  (1064 299)  routing T_20_18.lc_trk_g3_6 <X> T_20_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 299)  (1065 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (37 11)  (1073 299)  (1073 299)  LC_5 Logic Functioning bit
 (39 11)  (1075 299)  (1075 299)  LC_5 Logic Functioning bit
 (17 12)  (1053 300)  (1053 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1054 300)  (1054 300)  routing T_20_18.wire_logic_cluster/lc_1/out <X> T_20_18.lc_trk_g3_1
 (21 12)  (1057 300)  (1057 300)  routing T_20_18.sp4_v_t_14 <X> T_20_18.lc_trk_g3_3
 (22 12)  (1058 300)  (1058 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1059 300)  (1059 300)  routing T_20_18.sp4_v_t_14 <X> T_20_18.lc_trk_g3_3
 (25 12)  (1061 300)  (1061 300)  routing T_20_18.sp4_h_r_42 <X> T_20_18.lc_trk_g3_2
 (28 12)  (1064 300)  (1064 300)  routing T_20_18.lc_trk_g2_7 <X> T_20_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 300)  (1065 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 300)  (1066 300)  routing T_20_18.lc_trk_g2_7 <X> T_20_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 300)  (1068 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 300)  (1070 300)  routing T_20_18.lc_trk_g1_2 <X> T_20_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 300)  (1072 300)  LC_6 Logic Functioning bit
 (37 12)  (1073 300)  (1073 300)  LC_6 Logic Functioning bit
 (38 12)  (1074 300)  (1074 300)  LC_6 Logic Functioning bit
 (41 12)  (1077 300)  (1077 300)  LC_6 Logic Functioning bit
 (43 12)  (1079 300)  (1079 300)  LC_6 Logic Functioning bit
 (50 12)  (1086 300)  (1086 300)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (1058 301)  (1058 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1059 301)  (1059 301)  routing T_20_18.sp4_h_r_42 <X> T_20_18.lc_trk_g3_2
 (24 13)  (1060 301)  (1060 301)  routing T_20_18.sp4_h_r_42 <X> T_20_18.lc_trk_g3_2
 (25 13)  (1061 301)  (1061 301)  routing T_20_18.sp4_h_r_42 <X> T_20_18.lc_trk_g3_2
 (27 13)  (1063 301)  (1063 301)  routing T_20_18.lc_trk_g1_1 <X> T_20_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 301)  (1065 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (1066 301)  (1066 301)  routing T_20_18.lc_trk_g2_7 <X> T_20_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (1067 301)  (1067 301)  routing T_20_18.lc_trk_g1_2 <X> T_20_18.wire_logic_cluster/lc_6/in_3
 (37 13)  (1073 301)  (1073 301)  LC_6 Logic Functioning bit
 (41 13)  (1077 301)  (1077 301)  LC_6 Logic Functioning bit
 (43 13)  (1079 301)  (1079 301)  LC_6 Logic Functioning bit
 (0 14)  (1036 302)  (1036 302)  routing T_20_18.lc_trk_g2_4 <X> T_20_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 302)  (1037 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (1041 302)  (1041 302)  routing T_20_18.sp4_v_t_44 <X> T_20_18.sp4_h_l_44
 (13 14)  (1049 302)  (1049 302)  routing T_20_18.sp4_h_r_11 <X> T_20_18.sp4_v_t_46
 (15 14)  (1051 302)  (1051 302)  routing T_20_18.tnl_op_5 <X> T_20_18.lc_trk_g3_5
 (17 14)  (1053 302)  (1053 302)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (21 14)  (1057 302)  (1057 302)  routing T_20_18.sp4_h_r_39 <X> T_20_18.lc_trk_g3_7
 (22 14)  (1058 302)  (1058 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (1059 302)  (1059 302)  routing T_20_18.sp4_h_r_39 <X> T_20_18.lc_trk_g3_7
 (24 14)  (1060 302)  (1060 302)  routing T_20_18.sp4_h_r_39 <X> T_20_18.lc_trk_g3_7
 (25 14)  (1061 302)  (1061 302)  routing T_20_18.sp4_v_b_38 <X> T_20_18.lc_trk_g3_6
 (1 15)  (1037 303)  (1037 303)  routing T_20_18.lc_trk_g2_4 <X> T_20_18.wire_logic_cluster/lc_7/s_r
 (6 15)  (1042 303)  (1042 303)  routing T_20_18.sp4_v_t_44 <X> T_20_18.sp4_h_l_44
 (10 15)  (1046 303)  (1046 303)  routing T_20_18.sp4_h_l_40 <X> T_20_18.sp4_v_t_47
 (12 15)  (1048 303)  (1048 303)  routing T_20_18.sp4_h_r_11 <X> T_20_18.sp4_v_t_46
 (15 15)  (1051 303)  (1051 303)  routing T_20_18.tnr_op_4 <X> T_20_18.lc_trk_g3_4
 (17 15)  (1053 303)  (1053 303)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (18 15)  (1054 303)  (1054 303)  routing T_20_18.tnl_op_5 <X> T_20_18.lc_trk_g3_5
 (22 15)  (1058 303)  (1058 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1059 303)  (1059 303)  routing T_20_18.sp4_v_b_38 <X> T_20_18.lc_trk_g3_6
 (25 15)  (1061 303)  (1061 303)  routing T_20_18.sp4_v_b_38 <X> T_20_18.lc_trk_g3_6


LogicTile_21_18

 (6 0)  (1096 288)  (1096 288)  routing T_21_18.sp4_h_r_7 <X> T_21_18.sp4_v_b_0
 (14 0)  (1104 288)  (1104 288)  routing T_21_18.sp4_h_r_8 <X> T_21_18.lc_trk_g0_0
 (26 0)  (1116 288)  (1116 288)  routing T_21_18.lc_trk_g2_4 <X> T_21_18.wire_logic_cluster/lc_0/in_0
 (29 0)  (1119 288)  (1119 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 288)  (1120 288)  routing T_21_18.lc_trk_g0_5 <X> T_21_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 288)  (1121 288)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 288)  (1122 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 288)  (1123 288)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 288)  (1124 288)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (1125 288)  (1125 288)  routing T_21_18.lc_trk_g1_5 <X> T_21_18.input_2_0
 (36 0)  (1126 288)  (1126 288)  LC_0 Logic Functioning bit
 (43 0)  (1133 288)  (1133 288)  LC_0 Logic Functioning bit
 (15 1)  (1105 289)  (1105 289)  routing T_21_18.sp4_h_r_8 <X> T_21_18.lc_trk_g0_0
 (16 1)  (1106 289)  (1106 289)  routing T_21_18.sp4_h_r_8 <X> T_21_18.lc_trk_g0_0
 (17 1)  (1107 289)  (1107 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (28 1)  (1118 289)  (1118 289)  routing T_21_18.lc_trk_g2_4 <X> T_21_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 289)  (1119 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (1121 289)  (1121 289)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (1122 289)  (1122 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (1124 289)  (1124 289)  routing T_21_18.lc_trk_g1_5 <X> T_21_18.input_2_0
 (36 1)  (1126 289)  (1126 289)  LC_0 Logic Functioning bit
 (37 1)  (1127 289)  (1127 289)  LC_0 Logic Functioning bit
 (38 1)  (1128 289)  (1128 289)  LC_0 Logic Functioning bit
 (39 1)  (1129 289)  (1129 289)  LC_0 Logic Functioning bit
 (40 1)  (1130 289)  (1130 289)  LC_0 Logic Functioning bit
 (42 1)  (1132 289)  (1132 289)  LC_0 Logic Functioning bit
 (0 2)  (1090 290)  (1090 290)  routing T_21_18.glb_netwk_6 <X> T_21_18.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 290)  (1091 290)  routing T_21_18.glb_netwk_6 <X> T_21_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 290)  (1092 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (1095 290)  (1095 290)  routing T_21_18.sp4_v_t_43 <X> T_21_18.sp4_h_l_37
 (11 2)  (1101 290)  (1101 290)  routing T_21_18.sp4_h_l_44 <X> T_21_18.sp4_v_t_39
 (15 2)  (1105 290)  (1105 290)  routing T_21_18.sp4_h_r_21 <X> T_21_18.lc_trk_g0_5
 (16 2)  (1106 290)  (1106 290)  routing T_21_18.sp4_h_r_21 <X> T_21_18.lc_trk_g0_5
 (17 2)  (1107 290)  (1107 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (1108 290)  (1108 290)  routing T_21_18.sp4_h_r_21 <X> T_21_18.lc_trk_g0_5
 (21 2)  (1111 290)  (1111 290)  routing T_21_18.sp4_v_b_15 <X> T_21_18.lc_trk_g0_7
 (22 2)  (1112 290)  (1112 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (1113 290)  (1113 290)  routing T_21_18.sp4_v_b_15 <X> T_21_18.lc_trk_g0_7
 (25 2)  (1115 290)  (1115 290)  routing T_21_18.sp12_h_l_5 <X> T_21_18.lc_trk_g0_6
 (26 2)  (1116 290)  (1116 290)  routing T_21_18.lc_trk_g0_5 <X> T_21_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (1117 290)  (1117 290)  routing T_21_18.lc_trk_g3_7 <X> T_21_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (1118 290)  (1118 290)  routing T_21_18.lc_trk_g3_7 <X> T_21_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 290)  (1119 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 290)  (1120 290)  routing T_21_18.lc_trk_g3_7 <X> T_21_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 290)  (1122 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 290)  (1123 290)  routing T_21_18.lc_trk_g3_3 <X> T_21_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 290)  (1124 290)  routing T_21_18.lc_trk_g3_3 <X> T_21_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 290)  (1126 290)  LC_1 Logic Functioning bit
 (39 2)  (1129 290)  (1129 290)  LC_1 Logic Functioning bit
 (43 2)  (1133 290)  (1133 290)  LC_1 Logic Functioning bit
 (50 2)  (1140 290)  (1140 290)  Cascade bit: LH_LC01_inmux02_5

 (4 3)  (1094 291)  (1094 291)  routing T_21_18.sp4_v_t_43 <X> T_21_18.sp4_h_l_37
 (6 3)  (1096 291)  (1096 291)  routing T_21_18.sp4_v_t_43 <X> T_21_18.sp4_h_l_37
 (14 3)  (1104 291)  (1104 291)  routing T_21_18.sp4_r_v_b_28 <X> T_21_18.lc_trk_g0_4
 (17 3)  (1107 291)  (1107 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (18 3)  (1108 291)  (1108 291)  routing T_21_18.sp4_h_r_21 <X> T_21_18.lc_trk_g0_5
 (21 3)  (1111 291)  (1111 291)  routing T_21_18.sp4_v_b_15 <X> T_21_18.lc_trk_g0_7
 (22 3)  (1112 291)  (1112 291)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (1114 291)  (1114 291)  routing T_21_18.sp12_h_l_5 <X> T_21_18.lc_trk_g0_6
 (25 3)  (1115 291)  (1115 291)  routing T_21_18.sp12_h_l_5 <X> T_21_18.lc_trk_g0_6
 (29 3)  (1119 291)  (1119 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (1120 291)  (1120 291)  routing T_21_18.lc_trk_g3_7 <X> T_21_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (1121 291)  (1121 291)  routing T_21_18.lc_trk_g3_3 <X> T_21_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (1126 291)  (1126 291)  LC_1 Logic Functioning bit
 (37 3)  (1127 291)  (1127 291)  LC_1 Logic Functioning bit
 (38 3)  (1128 291)  (1128 291)  LC_1 Logic Functioning bit
 (42 3)  (1132 291)  (1132 291)  LC_1 Logic Functioning bit
 (43 3)  (1133 291)  (1133 291)  LC_1 Logic Functioning bit
 (1 4)  (1091 292)  (1091 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (4 4)  (1094 292)  (1094 292)  routing T_21_18.sp4_h_l_44 <X> T_21_18.sp4_v_b_3
 (6 4)  (1096 292)  (1096 292)  routing T_21_18.sp4_h_l_44 <X> T_21_18.sp4_v_b_3
 (8 4)  (1098 292)  (1098 292)  routing T_21_18.sp4_v_b_10 <X> T_21_18.sp4_h_r_4
 (9 4)  (1099 292)  (1099 292)  routing T_21_18.sp4_v_b_10 <X> T_21_18.sp4_h_r_4
 (10 4)  (1100 292)  (1100 292)  routing T_21_18.sp4_v_b_10 <X> T_21_18.sp4_h_r_4
 (21 4)  (1111 292)  (1111 292)  routing T_21_18.sp4_h_r_19 <X> T_21_18.lc_trk_g1_3
 (22 4)  (1112 292)  (1112 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1113 292)  (1113 292)  routing T_21_18.sp4_h_r_19 <X> T_21_18.lc_trk_g1_3
 (24 4)  (1114 292)  (1114 292)  routing T_21_18.sp4_h_r_19 <X> T_21_18.lc_trk_g1_3
 (29 4)  (1119 292)  (1119 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 292)  (1120 292)  routing T_21_18.lc_trk_g0_7 <X> T_21_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (1121 292)  (1121 292)  routing T_21_18.lc_trk_g2_7 <X> T_21_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 292)  (1122 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 292)  (1123 292)  routing T_21_18.lc_trk_g2_7 <X> T_21_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 292)  (1126 292)  LC_2 Logic Functioning bit
 (37 4)  (1127 292)  (1127 292)  LC_2 Logic Functioning bit
 (41 4)  (1131 292)  (1131 292)  LC_2 Logic Functioning bit
 (43 4)  (1133 292)  (1133 292)  LC_2 Logic Functioning bit
 (50 4)  (1140 292)  (1140 292)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (1090 293)  (1090 293)  routing T_21_18.lc_trk_g1_3 <X> T_21_18.wire_logic_cluster/lc_7/cen
 (1 5)  (1091 293)  (1091 293)  routing T_21_18.lc_trk_g1_3 <X> T_21_18.wire_logic_cluster/lc_7/cen
 (5 5)  (1095 293)  (1095 293)  routing T_21_18.sp4_h_l_44 <X> T_21_18.sp4_v_b_3
 (21 5)  (1111 293)  (1111 293)  routing T_21_18.sp4_h_r_19 <X> T_21_18.lc_trk_g1_3
 (30 5)  (1120 293)  (1120 293)  routing T_21_18.lc_trk_g0_7 <X> T_21_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (1121 293)  (1121 293)  routing T_21_18.lc_trk_g2_7 <X> T_21_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (1126 293)  (1126 293)  LC_2 Logic Functioning bit
 (37 5)  (1127 293)  (1127 293)  LC_2 Logic Functioning bit
 (41 5)  (1131 293)  (1131 293)  LC_2 Logic Functioning bit
 (43 5)  (1133 293)  (1133 293)  LC_2 Logic Functioning bit
 (14 6)  (1104 294)  (1104 294)  routing T_21_18.sp4_h_l_1 <X> T_21_18.lc_trk_g1_4
 (15 6)  (1105 294)  (1105 294)  routing T_21_18.sp4_h_r_13 <X> T_21_18.lc_trk_g1_5
 (16 6)  (1106 294)  (1106 294)  routing T_21_18.sp4_h_r_13 <X> T_21_18.lc_trk_g1_5
 (17 6)  (1107 294)  (1107 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (1108 294)  (1108 294)  routing T_21_18.sp4_h_r_13 <X> T_21_18.lc_trk_g1_5
 (21 6)  (1111 294)  (1111 294)  routing T_21_18.sp4_v_b_7 <X> T_21_18.lc_trk_g1_7
 (22 6)  (1112 294)  (1112 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (1113 294)  (1113 294)  routing T_21_18.sp4_v_b_7 <X> T_21_18.lc_trk_g1_7
 (26 6)  (1116 294)  (1116 294)  routing T_21_18.lc_trk_g1_6 <X> T_21_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (1117 294)  (1117 294)  routing T_21_18.lc_trk_g1_7 <X> T_21_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 294)  (1119 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1120 294)  (1120 294)  routing T_21_18.lc_trk_g1_7 <X> T_21_18.wire_logic_cluster/lc_3/in_1
 (36 6)  (1126 294)  (1126 294)  LC_3 Logic Functioning bit
 (37 6)  (1127 294)  (1127 294)  LC_3 Logic Functioning bit
 (38 6)  (1128 294)  (1128 294)  LC_3 Logic Functioning bit
 (41 6)  (1131 294)  (1131 294)  LC_3 Logic Functioning bit
 (42 6)  (1132 294)  (1132 294)  LC_3 Logic Functioning bit
 (43 6)  (1133 294)  (1133 294)  LC_3 Logic Functioning bit
 (45 6)  (1135 294)  (1135 294)  LC_3 Logic Functioning bit
 (46 6)  (1136 294)  (1136 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (1140 294)  (1140 294)  Cascade bit: LH_LC03_inmux02_5

 (51 6)  (1141 294)  (1141 294)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (15 7)  (1105 295)  (1105 295)  routing T_21_18.sp4_h_l_1 <X> T_21_18.lc_trk_g1_4
 (16 7)  (1106 295)  (1106 295)  routing T_21_18.sp4_h_l_1 <X> T_21_18.lc_trk_g1_4
 (17 7)  (1107 295)  (1107 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (1112 295)  (1112 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (1113 295)  (1113 295)  routing T_21_18.sp4_v_b_22 <X> T_21_18.lc_trk_g1_6
 (24 7)  (1114 295)  (1114 295)  routing T_21_18.sp4_v_b_22 <X> T_21_18.lc_trk_g1_6
 (26 7)  (1116 295)  (1116 295)  routing T_21_18.lc_trk_g1_6 <X> T_21_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (1117 295)  (1117 295)  routing T_21_18.lc_trk_g1_6 <X> T_21_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 295)  (1119 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (1120 295)  (1120 295)  routing T_21_18.lc_trk_g1_7 <X> T_21_18.wire_logic_cluster/lc_3/in_1
 (36 7)  (1126 295)  (1126 295)  LC_3 Logic Functioning bit
 (43 7)  (1133 295)  (1133 295)  LC_3 Logic Functioning bit
 (47 7)  (1137 295)  (1137 295)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (52 7)  (1142 295)  (1142 295)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (14 8)  (1104 296)  (1104 296)  routing T_21_18.sp4_h_l_21 <X> T_21_18.lc_trk_g2_0
 (15 8)  (1105 296)  (1105 296)  routing T_21_18.sp4_h_r_25 <X> T_21_18.lc_trk_g2_1
 (16 8)  (1106 296)  (1106 296)  routing T_21_18.sp4_h_r_25 <X> T_21_18.lc_trk_g2_1
 (17 8)  (1107 296)  (1107 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (27 8)  (1117 296)  (1117 296)  routing T_21_18.lc_trk_g3_4 <X> T_21_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (1118 296)  (1118 296)  routing T_21_18.lc_trk_g3_4 <X> T_21_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 296)  (1119 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 296)  (1120 296)  routing T_21_18.lc_trk_g3_4 <X> T_21_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 296)  (1121 296)  routing T_21_18.lc_trk_g0_5 <X> T_21_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 296)  (1122 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (1125 296)  (1125 296)  routing T_21_18.lc_trk_g0_6 <X> T_21_18.input_2_4
 (36 8)  (1126 296)  (1126 296)  LC_4 Logic Functioning bit
 (41 8)  (1131 296)  (1131 296)  LC_4 Logic Functioning bit
 (43 8)  (1133 296)  (1133 296)  LC_4 Logic Functioning bit
 (11 9)  (1101 297)  (1101 297)  routing T_21_18.sp4_h_l_45 <X> T_21_18.sp4_h_r_8
 (15 9)  (1105 297)  (1105 297)  routing T_21_18.sp4_h_l_21 <X> T_21_18.lc_trk_g2_0
 (16 9)  (1106 297)  (1106 297)  routing T_21_18.sp4_h_l_21 <X> T_21_18.lc_trk_g2_0
 (17 9)  (1107 297)  (1107 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (1108 297)  (1108 297)  routing T_21_18.sp4_h_r_25 <X> T_21_18.lc_trk_g2_1
 (28 9)  (1118 297)  (1118 297)  routing T_21_18.lc_trk_g2_0 <X> T_21_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 297)  (1119 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (1122 297)  (1122 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (1125 297)  (1125 297)  routing T_21_18.lc_trk_g0_6 <X> T_21_18.input_2_4
 (36 9)  (1126 297)  (1126 297)  LC_4 Logic Functioning bit
 (37 9)  (1127 297)  (1127 297)  LC_4 Logic Functioning bit
 (39 9)  (1129 297)  (1129 297)  LC_4 Logic Functioning bit
 (41 9)  (1131 297)  (1131 297)  LC_4 Logic Functioning bit
 (43 9)  (1133 297)  (1133 297)  LC_4 Logic Functioning bit
 (22 10)  (1112 298)  (1112 298)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (1113 298)  (1113 298)  routing T_21_18.sp12_v_b_23 <X> T_21_18.lc_trk_g2_7
 (10 11)  (1100 299)  (1100 299)  routing T_21_18.sp4_h_l_39 <X> T_21_18.sp4_v_t_42
 (15 11)  (1105 299)  (1105 299)  routing T_21_18.sp4_v_t_33 <X> T_21_18.lc_trk_g2_4
 (16 11)  (1106 299)  (1106 299)  routing T_21_18.sp4_v_t_33 <X> T_21_18.lc_trk_g2_4
 (17 11)  (1107 299)  (1107 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (21 11)  (1111 299)  (1111 299)  routing T_21_18.sp12_v_b_23 <X> T_21_18.lc_trk_g2_7
 (4 12)  (1094 300)  (1094 300)  routing T_21_18.sp4_v_t_36 <X> T_21_18.sp4_v_b_9
 (6 12)  (1096 300)  (1096 300)  routing T_21_18.sp4_v_t_36 <X> T_21_18.sp4_v_b_9
 (22 12)  (1112 300)  (1112 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1113 300)  (1113 300)  routing T_21_18.sp4_v_t_30 <X> T_21_18.lc_trk_g3_3
 (24 12)  (1114 300)  (1114 300)  routing T_21_18.sp4_v_t_30 <X> T_21_18.lc_trk_g3_3
 (27 12)  (1117 300)  (1117 300)  routing T_21_18.lc_trk_g1_4 <X> T_21_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 300)  (1119 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 300)  (1120 300)  routing T_21_18.lc_trk_g1_4 <X> T_21_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 300)  (1122 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 300)  (1123 300)  routing T_21_18.lc_trk_g2_1 <X> T_21_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 300)  (1126 300)  LC_6 Logic Functioning bit
 (37 12)  (1127 300)  (1127 300)  LC_6 Logic Functioning bit
 (38 12)  (1128 300)  (1128 300)  LC_6 Logic Functioning bit
 (39 12)  (1129 300)  (1129 300)  LC_6 Logic Functioning bit
 (41 12)  (1131 300)  (1131 300)  LC_6 Logic Functioning bit
 (43 12)  (1133 300)  (1133 300)  LC_6 Logic Functioning bit
 (29 13)  (1119 301)  (1119 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (37 13)  (1127 301)  (1127 301)  LC_6 Logic Functioning bit
 (39 13)  (1129 301)  (1129 301)  LC_6 Logic Functioning bit
 (1 14)  (1091 302)  (1091 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (1112 302)  (1112 302)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (1114 302)  (1114 302)  routing T_21_18.tnl_op_7 <X> T_21_18.lc_trk_g3_7
 (25 14)  (1115 302)  (1115 302)  routing T_21_18.wire_logic_cluster/lc_6/out <X> T_21_18.lc_trk_g3_6
 (1 15)  (1091 303)  (1091 303)  routing T_21_18.lc_trk_g0_4 <X> T_21_18.wire_logic_cluster/lc_7/s_r
 (12 15)  (1102 303)  (1102 303)  routing T_21_18.sp4_h_l_46 <X> T_21_18.sp4_v_t_46
 (15 15)  (1105 303)  (1105 303)  routing T_21_18.sp4_v_t_33 <X> T_21_18.lc_trk_g3_4
 (16 15)  (1106 303)  (1106 303)  routing T_21_18.sp4_v_t_33 <X> T_21_18.lc_trk_g3_4
 (17 15)  (1107 303)  (1107 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (21 15)  (1111 303)  (1111 303)  routing T_21_18.tnl_op_7 <X> T_21_18.lc_trk_g3_7
 (22 15)  (1112 303)  (1112 303)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_22_18

 (4 0)  (1148 288)  (1148 288)  routing T_22_18.sp4_h_l_37 <X> T_22_18.sp4_v_b_0
 (5 0)  (1149 288)  (1149 288)  routing T_22_18.sp4_v_t_37 <X> T_22_18.sp4_h_r_0
 (17 0)  (1161 288)  (1161 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (26 0)  (1170 288)  (1170 288)  routing T_22_18.lc_trk_g3_7 <X> T_22_18.wire_logic_cluster/lc_0/in_0
 (28 0)  (1172 288)  (1172 288)  routing T_22_18.lc_trk_g2_5 <X> T_22_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 288)  (1173 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1174 288)  (1174 288)  routing T_22_18.lc_trk_g2_5 <X> T_22_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 288)  (1176 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 288)  (1177 288)  routing T_22_18.lc_trk_g3_0 <X> T_22_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 288)  (1178 288)  routing T_22_18.lc_trk_g3_0 <X> T_22_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 288)  (1180 288)  LC_0 Logic Functioning bit
 (37 0)  (1181 288)  (1181 288)  LC_0 Logic Functioning bit
 (39 0)  (1183 288)  (1183 288)  LC_0 Logic Functioning bit
 (43 0)  (1187 288)  (1187 288)  LC_0 Logic Functioning bit
 (45 0)  (1189 288)  (1189 288)  LC_0 Logic Functioning bit
 (52 0)  (1196 288)  (1196 288)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (5 1)  (1149 289)  (1149 289)  routing T_22_18.sp4_h_l_37 <X> T_22_18.sp4_v_b_0
 (26 1)  (1170 289)  (1170 289)  routing T_22_18.lc_trk_g3_7 <X> T_22_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (1171 289)  (1171 289)  routing T_22_18.lc_trk_g3_7 <X> T_22_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (1172 289)  (1172 289)  routing T_22_18.lc_trk_g3_7 <X> T_22_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 289)  (1173 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (1176 289)  (1176 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (1177 289)  (1177 289)  routing T_22_18.lc_trk_g3_1 <X> T_22_18.input_2_0
 (34 1)  (1178 289)  (1178 289)  routing T_22_18.lc_trk_g3_1 <X> T_22_18.input_2_0
 (36 1)  (1180 289)  (1180 289)  LC_0 Logic Functioning bit
 (37 1)  (1181 289)  (1181 289)  LC_0 Logic Functioning bit
 (38 1)  (1182 289)  (1182 289)  LC_0 Logic Functioning bit
 (39 1)  (1183 289)  (1183 289)  LC_0 Logic Functioning bit
 (53 1)  (1197 289)  (1197 289)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (1144 290)  (1144 290)  routing T_22_18.glb_netwk_6 <X> T_22_18.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 290)  (1145 290)  routing T_22_18.glb_netwk_6 <X> T_22_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 290)  (1146 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1158 290)  (1158 290)  routing T_22_18.sp4_v_b_4 <X> T_22_18.lc_trk_g0_4
 (17 2)  (1161 290)  (1161 290)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (1162 290)  (1162 290)  routing T_22_18.wire_logic_cluster/lc_5/out <X> T_22_18.lc_trk_g0_5
 (29 2)  (1173 290)  (1173 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1174 290)  (1174 290)  routing T_22_18.lc_trk_g0_4 <X> T_22_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 290)  (1176 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (1178 290)  (1178 290)  routing T_22_18.lc_trk_g1_1 <X> T_22_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 290)  (1180 290)  LC_1 Logic Functioning bit
 (37 2)  (1181 290)  (1181 290)  LC_1 Logic Functioning bit
 (38 2)  (1182 290)  (1182 290)  LC_1 Logic Functioning bit
 (39 2)  (1183 290)  (1183 290)  LC_1 Logic Functioning bit
 (41 2)  (1185 290)  (1185 290)  LC_1 Logic Functioning bit
 (43 2)  (1187 290)  (1187 290)  LC_1 Logic Functioning bit
 (10 3)  (1154 291)  (1154 291)  routing T_22_18.sp4_h_l_45 <X> T_22_18.sp4_v_t_36
 (16 3)  (1160 291)  (1160 291)  routing T_22_18.sp4_v_b_4 <X> T_22_18.lc_trk_g0_4
 (17 3)  (1161 291)  (1161 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (27 3)  (1171 291)  (1171 291)  routing T_22_18.lc_trk_g1_0 <X> T_22_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 291)  (1173 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (36 3)  (1180 291)  (1180 291)  LC_1 Logic Functioning bit
 (38 3)  (1182 291)  (1182 291)  LC_1 Logic Functioning bit
 (6 4)  (1150 292)  (1150 292)  routing T_22_18.sp4_v_t_37 <X> T_22_18.sp4_v_b_3
 (8 4)  (1152 292)  (1152 292)  routing T_22_18.sp4_h_l_45 <X> T_22_18.sp4_h_r_4
 (10 4)  (1154 292)  (1154 292)  routing T_22_18.sp4_h_l_45 <X> T_22_18.sp4_h_r_4
 (11 4)  (1155 292)  (1155 292)  routing T_22_18.sp4_v_t_39 <X> T_22_18.sp4_v_b_5
 (17 4)  (1161 292)  (1161 292)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (1162 292)  (1162 292)  routing T_22_18.wire_logic_cluster/lc_1/out <X> T_22_18.lc_trk_g1_1
 (21 4)  (1165 292)  (1165 292)  routing T_22_18.wire_logic_cluster/lc_3/out <X> T_22_18.lc_trk_g1_3
 (22 4)  (1166 292)  (1166 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (1170 292)  (1170 292)  routing T_22_18.lc_trk_g3_7 <X> T_22_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (1171 292)  (1171 292)  routing T_22_18.lc_trk_g3_2 <X> T_22_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (1172 292)  (1172 292)  routing T_22_18.lc_trk_g3_2 <X> T_22_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 292)  (1173 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 292)  (1176 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 292)  (1177 292)  routing T_22_18.lc_trk_g2_3 <X> T_22_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 292)  (1180 292)  LC_2 Logic Functioning bit
 (41 4)  (1185 292)  (1185 292)  LC_2 Logic Functioning bit
 (43 4)  (1187 292)  (1187 292)  LC_2 Logic Functioning bit
 (45 4)  (1189 292)  (1189 292)  LC_2 Logic Functioning bit
 (5 5)  (1149 293)  (1149 293)  routing T_22_18.sp4_v_t_37 <X> T_22_18.sp4_v_b_3
 (12 5)  (1156 293)  (1156 293)  routing T_22_18.sp4_v_t_39 <X> T_22_18.sp4_v_b_5
 (14 5)  (1158 293)  (1158 293)  routing T_22_18.sp4_h_r_0 <X> T_22_18.lc_trk_g1_0
 (15 5)  (1159 293)  (1159 293)  routing T_22_18.sp4_h_r_0 <X> T_22_18.lc_trk_g1_0
 (16 5)  (1160 293)  (1160 293)  routing T_22_18.sp4_h_r_0 <X> T_22_18.lc_trk_g1_0
 (17 5)  (1161 293)  (1161 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (26 5)  (1170 293)  (1170 293)  routing T_22_18.lc_trk_g3_7 <X> T_22_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (1171 293)  (1171 293)  routing T_22_18.lc_trk_g3_7 <X> T_22_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (1172 293)  (1172 293)  routing T_22_18.lc_trk_g3_7 <X> T_22_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 293)  (1173 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1174 293)  (1174 293)  routing T_22_18.lc_trk_g3_2 <X> T_22_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (1175 293)  (1175 293)  routing T_22_18.lc_trk_g2_3 <X> T_22_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (1176 293)  (1176 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (1177 293)  (1177 293)  routing T_22_18.lc_trk_g3_1 <X> T_22_18.input_2_2
 (34 5)  (1178 293)  (1178 293)  routing T_22_18.lc_trk_g3_1 <X> T_22_18.input_2_2
 (37 5)  (1181 293)  (1181 293)  LC_2 Logic Functioning bit
 (41 5)  (1185 293)  (1185 293)  LC_2 Logic Functioning bit
 (43 5)  (1187 293)  (1187 293)  LC_2 Logic Functioning bit
 (11 6)  (1155 294)  (1155 294)  routing T_22_18.sp4_v_b_9 <X> T_22_18.sp4_v_t_40
 (13 6)  (1157 294)  (1157 294)  routing T_22_18.sp4_v_b_9 <X> T_22_18.sp4_v_t_40
 (14 6)  (1158 294)  (1158 294)  routing T_22_18.wire_logic_cluster/lc_4/out <X> T_22_18.lc_trk_g1_4
 (21 6)  (1165 294)  (1165 294)  routing T_22_18.wire_logic_cluster/lc_7/out <X> T_22_18.lc_trk_g1_7
 (22 6)  (1166 294)  (1166 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (1171 294)  (1171 294)  routing T_22_18.lc_trk_g1_3 <X> T_22_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 294)  (1173 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (1175 294)  (1175 294)  routing T_22_18.lc_trk_g3_7 <X> T_22_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 294)  (1176 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 294)  (1177 294)  routing T_22_18.lc_trk_g3_7 <X> T_22_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 294)  (1178 294)  routing T_22_18.lc_trk_g3_7 <X> T_22_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 294)  (1180 294)  LC_3 Logic Functioning bit
 (45 6)  (1189 294)  (1189 294)  LC_3 Logic Functioning bit
 (17 7)  (1161 295)  (1161 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (1170 295)  (1170 295)  routing T_22_18.lc_trk_g2_3 <X> T_22_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (1172 295)  (1172 295)  routing T_22_18.lc_trk_g2_3 <X> T_22_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 295)  (1173 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (1174 295)  (1174 295)  routing T_22_18.lc_trk_g1_3 <X> T_22_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (1175 295)  (1175 295)  routing T_22_18.lc_trk_g3_7 <X> T_22_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (1176 295)  (1176 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (1177 295)  (1177 295)  routing T_22_18.lc_trk_g3_2 <X> T_22_18.input_2_3
 (34 7)  (1178 295)  (1178 295)  routing T_22_18.lc_trk_g3_2 <X> T_22_18.input_2_3
 (35 7)  (1179 295)  (1179 295)  routing T_22_18.lc_trk_g3_2 <X> T_22_18.input_2_3
 (36 7)  (1180 295)  (1180 295)  LC_3 Logic Functioning bit
 (37 7)  (1181 295)  (1181 295)  LC_3 Logic Functioning bit
 (38 7)  (1182 295)  (1182 295)  LC_3 Logic Functioning bit
 (41 7)  (1185 295)  (1185 295)  LC_3 Logic Functioning bit
 (43 7)  (1187 295)  (1187 295)  LC_3 Logic Functioning bit
 (4 8)  (1148 296)  (1148 296)  routing T_22_18.sp4_h_l_43 <X> T_22_18.sp4_v_b_6
 (13 8)  (1157 296)  (1157 296)  routing T_22_18.sp4_h_l_45 <X> T_22_18.sp4_v_b_8
 (21 8)  (1165 296)  (1165 296)  routing T_22_18.sp4_v_t_22 <X> T_22_18.lc_trk_g2_3
 (22 8)  (1166 296)  (1166 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (1167 296)  (1167 296)  routing T_22_18.sp4_v_t_22 <X> T_22_18.lc_trk_g2_3
 (26 8)  (1170 296)  (1170 296)  routing T_22_18.lc_trk_g3_7 <X> T_22_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (1171 296)  (1171 296)  routing T_22_18.lc_trk_g1_4 <X> T_22_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 296)  (1173 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1174 296)  (1174 296)  routing T_22_18.lc_trk_g1_4 <X> T_22_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (1176 296)  (1176 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 296)  (1177 296)  routing T_22_18.lc_trk_g2_3 <X> T_22_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 296)  (1180 296)  LC_4 Logic Functioning bit
 (41 8)  (1185 296)  (1185 296)  LC_4 Logic Functioning bit
 (43 8)  (1187 296)  (1187 296)  LC_4 Logic Functioning bit
 (45 8)  (1189 296)  (1189 296)  LC_4 Logic Functioning bit
 (5 9)  (1149 297)  (1149 297)  routing T_22_18.sp4_h_l_43 <X> T_22_18.sp4_v_b_6
 (11 9)  (1155 297)  (1155 297)  routing T_22_18.sp4_h_l_45 <X> T_22_18.sp4_h_r_8
 (12 9)  (1156 297)  (1156 297)  routing T_22_18.sp4_h_l_45 <X> T_22_18.sp4_v_b_8
 (21 9)  (1165 297)  (1165 297)  routing T_22_18.sp4_v_t_22 <X> T_22_18.lc_trk_g2_3
 (26 9)  (1170 297)  (1170 297)  routing T_22_18.lc_trk_g3_7 <X> T_22_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (1171 297)  (1171 297)  routing T_22_18.lc_trk_g3_7 <X> T_22_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (1172 297)  (1172 297)  routing T_22_18.lc_trk_g3_7 <X> T_22_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 297)  (1173 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (1175 297)  (1175 297)  routing T_22_18.lc_trk_g2_3 <X> T_22_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (1176 297)  (1176 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (1178 297)  (1178 297)  routing T_22_18.lc_trk_g1_3 <X> T_22_18.input_2_4
 (35 9)  (1179 297)  (1179 297)  routing T_22_18.lc_trk_g1_3 <X> T_22_18.input_2_4
 (37 9)  (1181 297)  (1181 297)  LC_4 Logic Functioning bit
 (41 9)  (1185 297)  (1185 297)  LC_4 Logic Functioning bit
 (43 9)  (1187 297)  (1187 297)  LC_4 Logic Functioning bit
 (15 10)  (1159 298)  (1159 298)  routing T_22_18.sp12_v_t_2 <X> T_22_18.lc_trk_g2_5
 (17 10)  (1161 298)  (1161 298)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (1162 298)  (1162 298)  routing T_22_18.sp12_v_t_2 <X> T_22_18.lc_trk_g2_5
 (25 10)  (1169 298)  (1169 298)  routing T_22_18.wire_logic_cluster/lc_6/out <X> T_22_18.lc_trk_g2_6
 (26 10)  (1170 298)  (1170 298)  routing T_22_18.lc_trk_g2_5 <X> T_22_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (1171 298)  (1171 298)  routing T_22_18.lc_trk_g3_7 <X> T_22_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (1172 298)  (1172 298)  routing T_22_18.lc_trk_g3_7 <X> T_22_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 298)  (1173 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 298)  (1174 298)  routing T_22_18.lc_trk_g3_7 <X> T_22_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 298)  (1176 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 298)  (1178 298)  routing T_22_18.lc_trk_g1_3 <X> T_22_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (1179 298)  (1179 298)  routing T_22_18.lc_trk_g0_5 <X> T_22_18.input_2_5
 (36 10)  (1180 298)  (1180 298)  LC_5 Logic Functioning bit
 (37 10)  (1181 298)  (1181 298)  LC_5 Logic Functioning bit
 (38 10)  (1182 298)  (1182 298)  LC_5 Logic Functioning bit
 (42 10)  (1186 298)  (1186 298)  LC_5 Logic Functioning bit
 (45 10)  (1189 298)  (1189 298)  LC_5 Logic Functioning bit
 (48 10)  (1192 298)  (1192 298)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (8 11)  (1152 299)  (1152 299)  routing T_22_18.sp4_v_b_4 <X> T_22_18.sp4_v_t_42
 (10 11)  (1154 299)  (1154 299)  routing T_22_18.sp4_v_b_4 <X> T_22_18.sp4_v_t_42
 (18 11)  (1162 299)  (1162 299)  routing T_22_18.sp12_v_t_2 <X> T_22_18.lc_trk_g2_5
 (22 11)  (1166 299)  (1166 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (1172 299)  (1172 299)  routing T_22_18.lc_trk_g2_5 <X> T_22_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 299)  (1173 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (1174 299)  (1174 299)  routing T_22_18.lc_trk_g3_7 <X> T_22_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (1175 299)  (1175 299)  routing T_22_18.lc_trk_g1_3 <X> T_22_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (1176 299)  (1176 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (1180 299)  (1180 299)  LC_5 Logic Functioning bit
 (37 11)  (1181 299)  (1181 299)  LC_5 Logic Functioning bit
 (42 11)  (1186 299)  (1186 299)  LC_5 Logic Functioning bit
 (43 11)  (1187 299)  (1187 299)  LC_5 Logic Functioning bit
 (14 12)  (1158 300)  (1158 300)  routing T_22_18.wire_logic_cluster/lc_0/out <X> T_22_18.lc_trk_g3_0
 (16 12)  (1160 300)  (1160 300)  routing T_22_18.sp12_v_t_6 <X> T_22_18.lc_trk_g3_1
 (17 12)  (1161 300)  (1161 300)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_6 lc_trk_g3_1
 (25 12)  (1169 300)  (1169 300)  routing T_22_18.wire_logic_cluster/lc_2/out <X> T_22_18.lc_trk_g3_2
 (26 12)  (1170 300)  (1170 300)  routing T_22_18.lc_trk_g2_6 <X> T_22_18.wire_logic_cluster/lc_6/in_0
 (29 12)  (1173 300)  (1173 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (1176 300)  (1176 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 300)  (1178 300)  routing T_22_18.lc_trk_g1_0 <X> T_22_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 300)  (1180 300)  LC_6 Logic Functioning bit
 (38 12)  (1182 300)  (1182 300)  LC_6 Logic Functioning bit
 (41 12)  (1185 300)  (1185 300)  LC_6 Logic Functioning bit
 (43 12)  (1187 300)  (1187 300)  LC_6 Logic Functioning bit
 (17 13)  (1161 301)  (1161 301)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (1166 301)  (1166 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (1170 301)  (1170 301)  routing T_22_18.lc_trk_g2_6 <X> T_22_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (1172 301)  (1172 301)  routing T_22_18.lc_trk_g2_6 <X> T_22_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 301)  (1173 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (1180 301)  (1180 301)  LC_6 Logic Functioning bit
 (38 13)  (1182 301)  (1182 301)  LC_6 Logic Functioning bit
 (40 13)  (1184 301)  (1184 301)  LC_6 Logic Functioning bit
 (42 13)  (1186 301)  (1186 301)  LC_6 Logic Functioning bit
 (46 13)  (1190 301)  (1190 301)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (53 13)  (1197 301)  (1197 301)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (22 14)  (1166 302)  (1166 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (1170 302)  (1170 302)  routing T_22_18.lc_trk_g2_5 <X> T_22_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (1171 302)  (1171 302)  routing T_22_18.lc_trk_g3_7 <X> T_22_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (1172 302)  (1172 302)  routing T_22_18.lc_trk_g3_7 <X> T_22_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 302)  (1173 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1174 302)  (1174 302)  routing T_22_18.lc_trk_g3_7 <X> T_22_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (1175 302)  (1175 302)  routing T_22_18.lc_trk_g1_7 <X> T_22_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (1176 302)  (1176 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1178 302)  (1178 302)  routing T_22_18.lc_trk_g1_7 <X> T_22_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (1179 302)  (1179 302)  routing T_22_18.lc_trk_g1_4 <X> T_22_18.input_2_7
 (36 14)  (1180 302)  (1180 302)  LC_7 Logic Functioning bit
 (37 14)  (1181 302)  (1181 302)  LC_7 Logic Functioning bit
 (39 14)  (1183 302)  (1183 302)  LC_7 Logic Functioning bit
 (43 14)  (1187 302)  (1187 302)  LC_7 Logic Functioning bit
 (45 14)  (1189 302)  (1189 302)  LC_7 Logic Functioning bit
 (48 14)  (1192 302)  (1192 302)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (51 14)  (1195 302)  (1195 302)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (21 15)  (1165 303)  (1165 303)  routing T_22_18.sp4_r_v_b_47 <X> T_22_18.lc_trk_g3_7
 (28 15)  (1172 303)  (1172 303)  routing T_22_18.lc_trk_g2_5 <X> T_22_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 303)  (1173 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (1174 303)  (1174 303)  routing T_22_18.lc_trk_g3_7 <X> T_22_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (1175 303)  (1175 303)  routing T_22_18.lc_trk_g1_7 <X> T_22_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (1176 303)  (1176 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (1178 303)  (1178 303)  routing T_22_18.lc_trk_g1_4 <X> T_22_18.input_2_7
 (36 15)  (1180 303)  (1180 303)  LC_7 Logic Functioning bit
 (37 15)  (1181 303)  (1181 303)  LC_7 Logic Functioning bit
 (38 15)  (1182 303)  (1182 303)  LC_7 Logic Functioning bit
 (39 15)  (1183 303)  (1183 303)  LC_7 Logic Functioning bit


LogicTile_23_18

 (15 0)  (1213 288)  (1213 288)  routing T_23_18.lft_op_1 <X> T_23_18.lc_trk_g0_1
 (17 0)  (1215 288)  (1215 288)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1216 288)  (1216 288)  routing T_23_18.lft_op_1 <X> T_23_18.lc_trk_g0_1
 (14 1)  (1212 289)  (1212 289)  routing T_23_18.top_op_0 <X> T_23_18.lc_trk_g0_0
 (15 1)  (1213 289)  (1213 289)  routing T_23_18.top_op_0 <X> T_23_18.lc_trk_g0_0
 (17 1)  (1215 289)  (1215 289)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (0 2)  (1198 290)  (1198 290)  routing T_23_18.lc_trk_g3_1 <X> T_23_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 290)  (1200 290)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (5 2)  (1203 290)  (1203 290)  routing T_23_18.sp4_v_t_37 <X> T_23_18.sp4_h_l_37
 (14 2)  (1212 290)  (1212 290)  routing T_23_18.sp4_v_t_1 <X> T_23_18.lc_trk_g0_4
 (0 3)  (1198 291)  (1198 291)  routing T_23_18.lc_trk_g3_1 <X> T_23_18.wire_logic_cluster/lc_7/clk
 (2 3)  (1200 291)  (1200 291)  routing T_23_18.lc_trk_g3_1 <X> T_23_18.wire_logic_cluster/lc_7/clk
 (6 3)  (1204 291)  (1204 291)  routing T_23_18.sp4_v_t_37 <X> T_23_18.sp4_h_l_37
 (14 3)  (1212 291)  (1212 291)  routing T_23_18.sp4_v_t_1 <X> T_23_18.lc_trk_g0_4
 (16 3)  (1214 291)  (1214 291)  routing T_23_18.sp4_v_t_1 <X> T_23_18.lc_trk_g0_4
 (17 3)  (1215 291)  (1215 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (4 6)  (1202 294)  (1202 294)  routing T_23_18.sp4_v_b_7 <X> T_23_18.sp4_v_t_38
 (6 6)  (1204 294)  (1204 294)  routing T_23_18.sp4_v_b_7 <X> T_23_18.sp4_v_t_38
 (15 9)  (1213 297)  (1213 297)  routing T_23_18.tnr_op_0 <X> T_23_18.lc_trk_g2_0
 (17 9)  (1215 297)  (1215 297)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (29 10)  (1227 298)  (1227 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (1230 298)  (1230 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1231 298)  (1231 298)  routing T_23_18.lc_trk_g2_0 <X> T_23_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (1234 298)  (1234 298)  LC_5 Logic Functioning bit
 (37 10)  (1235 298)  (1235 298)  LC_5 Logic Functioning bit
 (38 10)  (1236 298)  (1236 298)  LC_5 Logic Functioning bit
 (39 10)  (1237 298)  (1237 298)  LC_5 Logic Functioning bit
 (41 10)  (1239 298)  (1239 298)  LC_5 Logic Functioning bit
 (43 10)  (1241 298)  (1241 298)  LC_5 Logic Functioning bit
 (45 10)  (1243 298)  (1243 298)  LC_5 Logic Functioning bit
 (51 10)  (1249 298)  (1249 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (1250 298)  (1250 298)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (29 11)  (1227 299)  (1227 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (36 11)  (1234 299)  (1234 299)  LC_5 Logic Functioning bit
 (38 11)  (1236 299)  (1236 299)  LC_5 Logic Functioning bit
 (44 11)  (1242 299)  (1242 299)  LC_5 Logic Functioning bit
 (45 11)  (1243 299)  (1243 299)  LC_5 Logic Functioning bit
 (5 12)  (1203 300)  (1203 300)  routing T_23_18.sp4_v_b_9 <X> T_23_18.sp4_h_r_9
 (15 12)  (1213 300)  (1213 300)  routing T_23_18.sp4_h_r_41 <X> T_23_18.lc_trk_g3_1
 (16 12)  (1214 300)  (1214 300)  routing T_23_18.sp4_h_r_41 <X> T_23_18.lc_trk_g3_1
 (17 12)  (1215 300)  (1215 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (1216 300)  (1216 300)  routing T_23_18.sp4_h_r_41 <X> T_23_18.lc_trk_g3_1
 (6 13)  (1204 301)  (1204 301)  routing T_23_18.sp4_v_b_9 <X> T_23_18.sp4_h_r_9
 (18 13)  (1216 301)  (1216 301)  routing T_23_18.sp4_h_r_41 <X> T_23_18.lc_trk_g3_1
 (1 14)  (1199 302)  (1199 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (1202 302)  (1202 302)  routing T_23_18.sp4_v_b_1 <X> T_23_18.sp4_v_t_44
 (6 14)  (1204 302)  (1204 302)  routing T_23_18.sp4_v_b_1 <X> T_23_18.sp4_v_t_44
 (1 15)  (1199 303)  (1199 303)  routing T_23_18.lc_trk_g0_4 <X> T_23_18.wire_logic_cluster/lc_7/s_r


LogicTile_24_18

 (5 2)  (1257 290)  (1257 290)  routing T_24_18.sp4_v_t_37 <X> T_24_18.sp4_h_l_37
 (13 2)  (1265 290)  (1265 290)  routing T_24_18.sp4_h_r_2 <X> T_24_18.sp4_v_t_39
 (6 3)  (1258 291)  (1258 291)  routing T_24_18.sp4_v_t_37 <X> T_24_18.sp4_h_l_37
 (12 3)  (1264 291)  (1264 291)  routing T_24_18.sp4_h_r_2 <X> T_24_18.sp4_v_t_39
 (9 5)  (1261 293)  (1261 293)  routing T_24_18.sp4_v_t_45 <X> T_24_18.sp4_v_b_4
 (10 5)  (1262 293)  (1262 293)  routing T_24_18.sp4_v_t_45 <X> T_24_18.sp4_v_b_4
 (9 6)  (1261 294)  (1261 294)  routing T_24_18.sp4_v_b_4 <X> T_24_18.sp4_h_l_41
 (14 9)  (1266 297)  (1266 297)  routing T_24_18.sp4_h_r_24 <X> T_24_18.lc_trk_g2_0
 (15 9)  (1267 297)  (1267 297)  routing T_24_18.sp4_h_r_24 <X> T_24_18.lc_trk_g2_0
 (16 9)  (1268 297)  (1268 297)  routing T_24_18.sp4_h_r_24 <X> T_24_18.lc_trk_g2_0
 (17 9)  (1269 297)  (1269 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (11 12)  (1263 300)  (1263 300)  routing T_24_18.sp4_v_t_45 <X> T_24_18.sp4_v_b_11
 (15 12)  (1267 300)  (1267 300)  routing T_24_18.sp4_h_r_41 <X> T_24_18.lc_trk_g3_1
 (16 12)  (1268 300)  (1268 300)  routing T_24_18.sp4_h_r_41 <X> T_24_18.lc_trk_g3_1
 (17 12)  (1269 300)  (1269 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (1270 300)  (1270 300)  routing T_24_18.sp4_h_r_41 <X> T_24_18.lc_trk_g3_1
 (12 13)  (1264 301)  (1264 301)  routing T_24_18.sp4_v_t_45 <X> T_24_18.sp4_v_b_11
 (18 13)  (1270 301)  (1270 301)  routing T_24_18.sp4_h_r_41 <X> T_24_18.lc_trk_g3_1
 (27 14)  (1279 302)  (1279 302)  routing T_24_18.lc_trk_g3_1 <X> T_24_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (1280 302)  (1280 302)  routing T_24_18.lc_trk_g3_1 <X> T_24_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (1281 302)  (1281 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (1284 302)  (1284 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (1285 302)  (1285 302)  routing T_24_18.lc_trk_g2_0 <X> T_24_18.wire_logic_cluster/lc_7/in_3
 (37 14)  (1289 302)  (1289 302)  LC_7 Logic Functioning bit
 (39 14)  (1291 302)  (1291 302)  LC_7 Logic Functioning bit
 (37 15)  (1289 303)  (1289 303)  LC_7 Logic Functioning bit
 (39 15)  (1291 303)  (1291 303)  LC_7 Logic Functioning bit
 (47 15)  (1299 303)  (1299 303)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46
 (51 15)  (1303 303)  (1303 303)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


RAM_Tile_25_18

 (0 0)  (1306 288)  (1306 288)  Negative Clock bit

 (4 0)  (1310 288)  (1310 288)  routing T_25_18.sp4_v_t_37 <X> T_25_18.sp4_v_b_0
 (7 0)  (1313 288)  (1313 288)  Ram config bit: MEMT_bram_cbit_1

 (0 2)  (1306 290)  (1306 290)  routing T_25_18.glb_netwk_6 <X> T_25_18.wire_bram/ram/WCLK
 (1 2)  (1307 290)  (1307 290)  routing T_25_18.glb_netwk_6 <X> T_25_18.wire_bram/ram/WCLK
 (2 2)  (1308 290)  (1308 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 290)  (1313 290)  Ram config bit: MEMT_bram_cbit_3

 (22 2)  (1328 290)  (1328 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (21 3)  (1327 291)  (1327 291)  routing T_25_18.sp4_r_v_b_31 <X> T_25_18.lc_trk_g0_7
 (7 4)  (1313 292)  (1313 292)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_5

 (11 4)  (1317 292)  (1317 292)  routing T_25_18.sp4_h_l_46 <X> T_25_18.sp4_v_b_5
 (13 4)  (1319 292)  (1319 292)  routing T_25_18.sp4_h_l_46 <X> T_25_18.sp4_v_b_5
 (27 4)  (1333 292)  (1333 292)  routing T_25_18.lc_trk_g1_4 <X> T_25_18.wire_bram/ram/WDATA_5
 (29 4)  (1335 292)  (1335 292)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g1_4 wire_bram/ram/WDATA_5
 (30 4)  (1336 292)  (1336 292)  routing T_25_18.lc_trk_g1_4 <X> T_25_18.wire_bram/ram/WDATA_5
 (37 4)  (1343 292)  (1343 292)  Enable bit of Mux _out_links/OutMux5_2 => wire_bram/ram/RDATA_5 sp12_h_r_12
 (7 5)  (1313 293)  (1313 293)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_4

 (12 5)  (1318 293)  (1318 293)  routing T_25_18.sp4_h_l_46 <X> T_25_18.sp4_v_b_5
 (7 6)  (1313 294)  (1313 294)  Cascade buffer Enable bit: MEMT_LC07_inmux02_bram_cbit_7

 (7 7)  (1313 295)  (1313 295)  Cascade bit: MEMT_LC07_inmux02_bram_cbit_6

 (14 7)  (1320 295)  (1320 295)  routing T_25_18.sp4_r_v_b_28 <X> T_25_18.lc_trk_g1_4
 (17 7)  (1323 295)  (1323 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (6 10)  (1312 298)  (1312 298)  routing T_25_18.sp4_h_l_36 <X> T_25_18.sp4_v_t_43
 (8 10)  (1314 298)  (1314 298)  routing T_25_18.sp4_v_t_36 <X> T_25_18.sp4_h_l_42
 (9 10)  (1315 298)  (1315 298)  routing T_25_18.sp4_v_t_36 <X> T_25_18.sp4_h_l_42
 (10 10)  (1316 298)  (1316 298)  routing T_25_18.sp4_v_t_36 <X> T_25_18.sp4_h_l_42
 (29 12)  (1335 300)  (1335 300)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g0_7 wire_bram/ram/WDATA_1
 (30 12)  (1336 300)  (1336 300)  routing T_25_18.lc_trk_g0_7 <X> T_25_18.wire_bram/ram/WDATA_1
 (30 13)  (1336 301)  (1336 301)  routing T_25_18.lc_trk_g0_7 <X> T_25_18.wire_bram/ram/WDATA_1
 (40 13)  (1346 301)  (1346 301)  Enable bit of Mux _out_links/OutMux3_6 => wire_bram/ram/RDATA_1 sp12_v_b_12
 (0 14)  (1306 302)  (1306 302)  routing T_25_18.lc_trk_g3_5 <X> T_25_18.wire_bram/ram/WE
 (1 14)  (1307 302)  (1307 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (15 14)  (1321 302)  (1321 302)  routing T_25_18.sp4_h_r_45 <X> T_25_18.lc_trk_g3_5
 (16 14)  (1322 302)  (1322 302)  routing T_25_18.sp4_h_r_45 <X> T_25_18.lc_trk_g3_5
 (17 14)  (1323 302)  (1323 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1324 302)  (1324 302)  routing T_25_18.sp4_h_r_45 <X> T_25_18.lc_trk_g3_5
 (0 15)  (1306 303)  (1306 303)  routing T_25_18.lc_trk_g3_5 <X> T_25_18.wire_bram/ram/WE
 (1 15)  (1307 303)  (1307 303)  routing T_25_18.lc_trk_g3_5 <X> T_25_18.wire_bram/ram/WE
 (3 15)  (1309 303)  (1309 303)  routing T_25_18.sp12_h_l_22 <X> T_25_18.sp12_v_t_22
 (18 15)  (1324 303)  (1324 303)  routing T_25_18.sp4_h_r_45 <X> T_25_18.lc_trk_g3_5


LogicTile_26_18

 (4 0)  (1352 288)  (1352 288)  routing T_26_18.sp4_h_l_37 <X> T_26_18.sp4_v_b_0
 (3 1)  (1351 289)  (1351 289)  routing T_26_18.sp12_h_l_23 <X> T_26_18.sp12_v_b_0
 (5 1)  (1353 289)  (1353 289)  routing T_26_18.sp4_h_l_37 <X> T_26_18.sp4_v_b_0
 (0 2)  (1348 290)  (1348 290)  routing T_26_18.glb_netwk_6 <X> T_26_18.wire_logic_cluster/lc_7/clk
 (1 2)  (1349 290)  (1349 290)  routing T_26_18.glb_netwk_6 <X> T_26_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1350 290)  (1350 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 4)  (1354 292)  (1354 292)  routing T_26_18.sp4_v_t_37 <X> T_26_18.sp4_v_b_3
 (5 5)  (1353 293)  (1353 293)  routing T_26_18.sp4_v_t_37 <X> T_26_18.sp4_v_b_3
 (8 5)  (1356 293)  (1356 293)  routing T_26_18.sp4_h_l_41 <X> T_26_18.sp4_v_b_4
 (9 5)  (1357 293)  (1357 293)  routing T_26_18.sp4_h_l_41 <X> T_26_18.sp4_v_b_4
 (8 7)  (1356 295)  (1356 295)  routing T_26_18.sp4_h_l_41 <X> T_26_18.sp4_v_t_41
 (14 10)  (1362 298)  (1362 298)  routing T_26_18.sp4_h_r_44 <X> T_26_18.lc_trk_g2_4
 (36 10)  (1384 298)  (1384 298)  LC_5 Logic Functioning bit
 (38 10)  (1386 298)  (1386 298)  LC_5 Logic Functioning bit
 (41 10)  (1389 298)  (1389 298)  LC_5 Logic Functioning bit
 (43 10)  (1391 298)  (1391 298)  LC_5 Logic Functioning bit
 (45 10)  (1393 298)  (1393 298)  LC_5 Logic Functioning bit
 (46 10)  (1394 298)  (1394 298)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (14 11)  (1362 299)  (1362 299)  routing T_26_18.sp4_h_r_44 <X> T_26_18.lc_trk_g2_4
 (15 11)  (1363 299)  (1363 299)  routing T_26_18.sp4_h_r_44 <X> T_26_18.lc_trk_g2_4
 (16 11)  (1364 299)  (1364 299)  routing T_26_18.sp4_h_r_44 <X> T_26_18.lc_trk_g2_4
 (17 11)  (1365 299)  (1365 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (27 11)  (1375 299)  (1375 299)  routing T_26_18.lc_trk_g3_0 <X> T_26_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (1376 299)  (1376 299)  routing T_26_18.lc_trk_g3_0 <X> T_26_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1377 299)  (1377 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (37 11)  (1385 299)  (1385 299)  LC_5 Logic Functioning bit
 (39 11)  (1387 299)  (1387 299)  LC_5 Logic Functioning bit
 (40 11)  (1388 299)  (1388 299)  LC_5 Logic Functioning bit
 (42 11)  (1390 299)  (1390 299)  LC_5 Logic Functioning bit
 (45 11)  (1393 299)  (1393 299)  LC_5 Logic Functioning bit
 (11 12)  (1359 300)  (1359 300)  routing T_26_18.sp4_v_t_45 <X> T_26_18.sp4_v_b_11
 (12 13)  (1360 301)  (1360 301)  routing T_26_18.sp4_v_t_45 <X> T_26_18.sp4_v_b_11
 (14 13)  (1362 301)  (1362 301)  routing T_26_18.sp4_r_v_b_40 <X> T_26_18.lc_trk_g3_0
 (17 13)  (1365 301)  (1365 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (0 14)  (1348 302)  (1348 302)  routing T_26_18.lc_trk_g2_4 <X> T_26_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (1349 302)  (1349 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (1349 303)  (1349 303)  routing T_26_18.lc_trk_g2_4 <X> T_26_18.wire_logic_cluster/lc_7/s_r


IO_Tile_0_17

 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit


LogicTile_6_17

 (8 1)  (296 273)  (296 273)  routing T_6_17.sp4_h_r_1 <X> T_6_17.sp4_v_b_1


LogicTile_7_17

 (15 0)  (357 272)  (357 272)  routing T_7_17.top_op_1 <X> T_7_17.lc_trk_g0_1
 (17 0)  (359 272)  (359 272)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (26 0)  (368 272)  (368 272)  routing T_7_17.lc_trk_g0_6 <X> T_7_17.wire_logic_cluster/lc_0/in_0
 (28 0)  (370 272)  (370 272)  routing T_7_17.lc_trk_g2_3 <X> T_7_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 272)  (371 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (373 272)  (373 272)  routing T_7_17.lc_trk_g2_5 <X> T_7_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 272)  (374 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 272)  (375 272)  routing T_7_17.lc_trk_g2_5 <X> T_7_17.wire_logic_cluster/lc_0/in_3
 (38 0)  (380 272)  (380 272)  LC_0 Logic Functioning bit
 (39 0)  (381 272)  (381 272)  LC_0 Logic Functioning bit
 (18 1)  (360 273)  (360 273)  routing T_7_17.top_op_1 <X> T_7_17.lc_trk_g0_1
 (26 1)  (368 273)  (368 273)  routing T_7_17.lc_trk_g0_6 <X> T_7_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 273)  (371 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 273)  (372 273)  routing T_7_17.lc_trk_g2_3 <X> T_7_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (374 273)  (374 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (375 273)  (375 273)  routing T_7_17.lc_trk_g3_1 <X> T_7_17.input_2_0
 (34 1)  (376 273)  (376 273)  routing T_7_17.lc_trk_g3_1 <X> T_7_17.input_2_0
 (38 1)  (380 273)  (380 273)  LC_0 Logic Functioning bit
 (39 1)  (381 273)  (381 273)  LC_0 Logic Functioning bit
 (40 1)  (382 273)  (382 273)  LC_0 Logic Functioning bit
 (41 1)  (383 273)  (383 273)  LC_0 Logic Functioning bit
 (0 2)  (342 274)  (342 274)  routing T_7_17.glb_netwk_6 <X> T_7_17.wire_logic_cluster/lc_7/clk
 (1 2)  (343 274)  (343 274)  routing T_7_17.glb_netwk_6 <X> T_7_17.wire_logic_cluster/lc_7/clk
 (2 2)  (344 274)  (344 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (356 274)  (356 274)  routing T_7_17.wire_logic_cluster/lc_4/out <X> T_7_17.lc_trk_g0_4
 (25 2)  (367 274)  (367 274)  routing T_7_17.sp4_v_t_3 <X> T_7_17.lc_trk_g0_6
 (29 2)  (371 274)  (371 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 274)  (372 274)  routing T_7_17.lc_trk_g0_4 <X> T_7_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (373 274)  (373 274)  routing T_7_17.lc_trk_g0_6 <X> T_7_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 274)  (374 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (38 2)  (380 274)  (380 274)  LC_1 Logic Functioning bit
 (39 2)  (381 274)  (381 274)  LC_1 Logic Functioning bit
 (40 2)  (382 274)  (382 274)  LC_1 Logic Functioning bit
 (41 2)  (383 274)  (383 274)  LC_1 Logic Functioning bit
 (45 2)  (387 274)  (387 274)  LC_1 Logic Functioning bit
 (50 2)  (392 274)  (392 274)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (394 274)  (394 274)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (17 3)  (359 275)  (359 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (364 275)  (364 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (365 275)  (365 275)  routing T_7_17.sp4_v_t_3 <X> T_7_17.lc_trk_g0_6
 (25 3)  (367 275)  (367 275)  routing T_7_17.sp4_v_t_3 <X> T_7_17.lc_trk_g0_6
 (27 3)  (369 275)  (369 275)  routing T_7_17.lc_trk_g3_0 <X> T_7_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (370 275)  (370 275)  routing T_7_17.lc_trk_g3_0 <X> T_7_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 275)  (371 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (373 275)  (373 275)  routing T_7_17.lc_trk_g0_6 <X> T_7_17.wire_logic_cluster/lc_1/in_3
 (38 3)  (380 275)  (380 275)  LC_1 Logic Functioning bit
 (39 3)  (381 275)  (381 275)  LC_1 Logic Functioning bit
 (40 3)  (382 275)  (382 275)  LC_1 Logic Functioning bit
 (15 4)  (357 276)  (357 276)  routing T_7_17.sp12_h_r_1 <X> T_7_17.lc_trk_g1_1
 (17 4)  (359 276)  (359 276)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (360 276)  (360 276)  routing T_7_17.sp12_h_r_1 <X> T_7_17.lc_trk_g1_1
 (18 5)  (360 277)  (360 277)  routing T_7_17.sp12_h_r_1 <X> T_7_17.lc_trk_g1_1
 (22 5)  (364 277)  (364 277)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (366 277)  (366 277)  routing T_7_17.top_op_2 <X> T_7_17.lc_trk_g1_2
 (25 5)  (367 277)  (367 277)  routing T_7_17.top_op_2 <X> T_7_17.lc_trk_g1_2
 (22 7)  (364 279)  (364 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (367 279)  (367 279)  routing T_7_17.sp4_r_v_b_30 <X> T_7_17.lc_trk_g1_6
 (22 8)  (364 280)  (364 280)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (365 280)  (365 280)  routing T_7_17.sp12_v_b_11 <X> T_7_17.lc_trk_g2_3
 (28 8)  (370 280)  (370 280)  routing T_7_17.lc_trk_g2_3 <X> T_7_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 280)  (371 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (373 280)  (373 280)  routing T_7_17.lc_trk_g2_5 <X> T_7_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 280)  (374 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 280)  (375 280)  routing T_7_17.lc_trk_g2_5 <X> T_7_17.wire_logic_cluster/lc_4/in_3
 (37 8)  (379 280)  (379 280)  LC_4 Logic Functioning bit
 (39 8)  (381 280)  (381 280)  LC_4 Logic Functioning bit
 (30 9)  (372 281)  (372 281)  routing T_7_17.lc_trk_g2_3 <X> T_7_17.wire_logic_cluster/lc_4/in_1
 (37 9)  (379 281)  (379 281)  LC_4 Logic Functioning bit
 (39 9)  (381 281)  (381 281)  LC_4 Logic Functioning bit
 (16 10)  (358 282)  (358 282)  routing T_7_17.sp12_v_t_10 <X> T_7_17.lc_trk_g2_5
 (17 10)  (359 282)  (359 282)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (25 10)  (367 282)  (367 282)  routing T_7_17.wire_logic_cluster/lc_6/out <X> T_7_17.lc_trk_g2_6
 (31 10)  (373 282)  (373 282)  routing T_7_17.lc_trk_g0_6 <X> T_7_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 282)  (374 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (378 282)  (378 282)  LC_5 Logic Functioning bit
 (37 10)  (379 282)  (379 282)  LC_5 Logic Functioning bit
 (42 10)  (384 282)  (384 282)  LC_5 Logic Functioning bit
 (47 10)  (389 282)  (389 282)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (392 282)  (392 282)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (393 282)  (393 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (394 282)  (394 282)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (22 11)  (364 283)  (364 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (369 283)  (369 283)  routing T_7_17.lc_trk_g3_0 <X> T_7_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (370 283)  (370 283)  routing T_7_17.lc_trk_g3_0 <X> T_7_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 283)  (371 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (373 283)  (373 283)  routing T_7_17.lc_trk_g0_6 <X> T_7_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (378 283)  (378 283)  LC_5 Logic Functioning bit
 (37 11)  (379 283)  (379 283)  LC_5 Logic Functioning bit
 (43 11)  (385 283)  (385 283)  LC_5 Logic Functioning bit
 (17 12)  (359 284)  (359 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (360 284)  (360 284)  routing T_7_17.wire_logic_cluster/lc_1/out <X> T_7_17.lc_trk_g3_1
 (26 12)  (368 284)  (368 284)  routing T_7_17.lc_trk_g2_6 <X> T_7_17.wire_logic_cluster/lc_6/in_0
 (31 12)  (373 284)  (373 284)  routing T_7_17.lc_trk_g1_6 <X> T_7_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 284)  (374 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (376 284)  (376 284)  routing T_7_17.lc_trk_g1_6 <X> T_7_17.wire_logic_cluster/lc_6/in_3
 (37 12)  (379 284)  (379 284)  LC_6 Logic Functioning bit
 (39 12)  (381 284)  (381 284)  LC_6 Logic Functioning bit
 (45 12)  (387 284)  (387 284)  LC_6 Logic Functioning bit
 (51 12)  (393 284)  (393 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (356 285)  (356 285)  routing T_7_17.sp4_r_v_b_40 <X> T_7_17.lc_trk_g3_0
 (17 13)  (359 285)  (359 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (26 13)  (368 285)  (368 285)  routing T_7_17.lc_trk_g2_6 <X> T_7_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (370 285)  (370 285)  routing T_7_17.lc_trk_g2_6 <X> T_7_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 285)  (371 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (373 285)  (373 285)  routing T_7_17.lc_trk_g1_6 <X> T_7_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (378 285)  (378 285)  LC_6 Logic Functioning bit
 (38 13)  (380 285)  (380 285)  LC_6 Logic Functioning bit
 (46 13)  (388 285)  (388 285)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (28 14)  (370 286)  (370 286)  routing T_7_17.lc_trk_g2_6 <X> T_7_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 286)  (371 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 286)  (372 286)  routing T_7_17.lc_trk_g2_6 <X> T_7_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (374 286)  (374 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (376 286)  (376 286)  routing T_7_17.lc_trk_g1_1 <X> T_7_17.wire_logic_cluster/lc_7/in_3
 (47 14)  (389 286)  (389 286)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (29 15)  (371 287)  (371 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (372 287)  (372 287)  routing T_7_17.lc_trk_g2_6 <X> T_7_17.wire_logic_cluster/lc_7/in_1
 (32 15)  (374 287)  (374 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (376 287)  (376 287)  routing T_7_17.lc_trk_g1_2 <X> T_7_17.input_2_7
 (35 15)  (377 287)  (377 287)  routing T_7_17.lc_trk_g1_2 <X> T_7_17.input_2_7
 (37 15)  (379 287)  (379 287)  LC_7 Logic Functioning bit


RAM_Tile_8_17

 (3 8)  (399 280)  (399 280)  routing T_8_17.sp12_h_r_1 <X> T_8_17.sp12_v_b_1
 (3 9)  (399 281)  (399 281)  routing T_8_17.sp12_h_r_1 <X> T_8_17.sp12_v_b_1


LogicTile_9_17

 (0 2)  (438 274)  (438 274)  routing T_9_17.glb_netwk_6 <X> T_9_17.wire_logic_cluster/lc_7/clk
 (1 2)  (439 274)  (439 274)  routing T_9_17.glb_netwk_6 <X> T_9_17.wire_logic_cluster/lc_7/clk
 (2 2)  (440 274)  (440 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (464 274)  (464 274)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_1/in_0
 (28 2)  (466 274)  (466 274)  routing T_9_17.lc_trk_g2_4 <X> T_9_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 274)  (467 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 274)  (468 274)  routing T_9_17.lc_trk_g2_4 <X> T_9_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (469 274)  (469 274)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 274)  (470 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 274)  (471 274)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (472 274)  (472 274)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.wire_logic_cluster/lc_1/in_3
 (37 2)  (475 274)  (475 274)  LC_1 Logic Functioning bit
 (39 2)  (477 274)  (477 274)  LC_1 Logic Functioning bit
 (45 2)  (483 274)  (483 274)  LC_1 Logic Functioning bit
 (51 2)  (489 274)  (489 274)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (27 3)  (465 275)  (465 275)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 275)  (466 275)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 275)  (467 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (470 275)  (470 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (471 275)  (471 275)  routing T_9_17.lc_trk_g3_0 <X> T_9_17.input_2_1
 (34 3)  (472 275)  (472 275)  routing T_9_17.lc_trk_g3_0 <X> T_9_17.input_2_1
 (36 3)  (474 275)  (474 275)  LC_1 Logic Functioning bit
 (37 3)  (475 275)  (475 275)  LC_1 Logic Functioning bit
 (39 3)  (477 275)  (477 275)  LC_1 Logic Functioning bit
 (43 3)  (481 275)  (481 275)  LC_1 Logic Functioning bit
 (0 4)  (438 276)  (438 276)  routing T_9_17.lc_trk_g2_2 <X> T_9_17.wire_logic_cluster/lc_7/cen
 (1 4)  (439 276)  (439 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (439 277)  (439 277)  routing T_9_17.lc_trk_g2_2 <X> T_9_17.wire_logic_cluster/lc_7/cen
 (25 8)  (463 280)  (463 280)  routing T_9_17.sp4_h_r_42 <X> T_9_17.lc_trk_g2_2
 (22 9)  (460 281)  (460 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (461 281)  (461 281)  routing T_9_17.sp4_h_r_42 <X> T_9_17.lc_trk_g2_2
 (24 9)  (462 281)  (462 281)  routing T_9_17.sp4_h_r_42 <X> T_9_17.lc_trk_g2_2
 (25 9)  (463 281)  (463 281)  routing T_9_17.sp4_h_r_42 <X> T_9_17.lc_trk_g2_2
 (14 10)  (452 282)  (452 282)  routing T_9_17.sp4_h_r_36 <X> T_9_17.lc_trk_g2_4
 (15 11)  (453 283)  (453 283)  routing T_9_17.sp4_h_r_36 <X> T_9_17.lc_trk_g2_4
 (16 11)  (454 283)  (454 283)  routing T_9_17.sp4_h_r_36 <X> T_9_17.lc_trk_g2_4
 (17 11)  (455 283)  (455 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (5 12)  (443 284)  (443 284)  routing T_9_17.sp4_v_b_9 <X> T_9_17.sp4_h_r_9
 (9 12)  (447 284)  (447 284)  routing T_9_17.sp4_v_t_47 <X> T_9_17.sp4_h_r_10
 (6 13)  (444 285)  (444 285)  routing T_9_17.sp4_v_b_9 <X> T_9_17.sp4_h_r_9
 (14 13)  (452 285)  (452 285)  routing T_9_17.sp4_h_r_24 <X> T_9_17.lc_trk_g3_0
 (15 13)  (453 285)  (453 285)  routing T_9_17.sp4_h_r_24 <X> T_9_17.lc_trk_g3_0
 (16 13)  (454 285)  (454 285)  routing T_9_17.sp4_h_r_24 <X> T_9_17.lc_trk_g3_0
 (17 13)  (455 285)  (455 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (15 14)  (453 286)  (453 286)  routing T_9_17.sp12_v_t_2 <X> T_9_17.lc_trk_g3_5
 (17 14)  (455 286)  (455 286)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (456 286)  (456 286)  routing T_9_17.sp12_v_t_2 <X> T_9_17.lc_trk_g3_5
 (16 15)  (454 287)  (454 287)  routing T_9_17.sp12_v_b_12 <X> T_9_17.lc_trk_g3_4
 (17 15)  (455 287)  (455 287)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (18 15)  (456 287)  (456 287)  routing T_9_17.sp12_v_t_2 <X> T_9_17.lc_trk_g3_5


LogicTile_10_17

 (14 0)  (506 272)  (506 272)  routing T_10_17.wire_logic_cluster/lc_0/out <X> T_10_17.lc_trk_g0_0
 (21 0)  (513 272)  (513 272)  routing T_10_17.wire_logic_cluster/lc_3/out <X> T_10_17.lc_trk_g0_3
 (22 0)  (514 272)  (514 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (518 272)  (518 272)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (519 272)  (519 272)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 272)  (520 272)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 272)  (521 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 272)  (522 272)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (524 272)  (524 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 272)  (525 272)  routing T_10_17.lc_trk_g3_2 <X> T_10_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 272)  (526 272)  routing T_10_17.lc_trk_g3_2 <X> T_10_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 272)  (528 272)  LC_0 Logic Functioning bit
 (38 0)  (530 272)  (530 272)  LC_0 Logic Functioning bit
 (42 0)  (534 272)  (534 272)  LC_0 Logic Functioning bit
 (43 0)  (535 272)  (535 272)  LC_0 Logic Functioning bit
 (45 0)  (537 272)  (537 272)  LC_0 Logic Functioning bit
 (8 1)  (500 273)  (500 273)  routing T_10_17.sp4_h_l_36 <X> T_10_17.sp4_v_b_1
 (9 1)  (501 273)  (501 273)  routing T_10_17.sp4_h_l_36 <X> T_10_17.sp4_v_b_1
 (17 1)  (509 273)  (509 273)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (518 273)  (518 273)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 273)  (519 273)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 273)  (520 273)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 273)  (521 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 273)  (522 273)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (523 273)  (523 273)  routing T_10_17.lc_trk_g3_2 <X> T_10_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 273)  (524 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (42 1)  (534 273)  (534 273)  LC_0 Logic Functioning bit
 (43 1)  (535 273)  (535 273)  LC_0 Logic Functioning bit
 (0 2)  (492 274)  (492 274)  routing T_10_17.lc_trk_g3_1 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (2 2)  (494 274)  (494 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (14 2)  (506 274)  (506 274)  routing T_10_17.wire_logic_cluster/lc_4/out <X> T_10_17.lc_trk_g0_4
 (22 2)  (514 274)  (514 274)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (516 274)  (516 274)  routing T_10_17.top_op_7 <X> T_10_17.lc_trk_g0_7
 (25 2)  (517 274)  (517 274)  routing T_10_17.wire_logic_cluster/lc_6/out <X> T_10_17.lc_trk_g0_6
 (26 2)  (518 274)  (518 274)  routing T_10_17.lc_trk_g2_5 <X> T_10_17.wire_logic_cluster/lc_1/in_0
 (29 2)  (521 274)  (521 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 274)  (524 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 274)  (526 274)  routing T_10_17.lc_trk_g1_1 <X> T_10_17.wire_logic_cluster/lc_1/in_3
 (38 2)  (530 274)  (530 274)  LC_1 Logic Functioning bit
 (39 2)  (531 274)  (531 274)  LC_1 Logic Functioning bit
 (45 2)  (537 274)  (537 274)  LC_1 Logic Functioning bit
 (53 2)  (545 274)  (545 274)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (492 275)  (492 275)  routing T_10_17.lc_trk_g3_1 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (2 3)  (494 275)  (494 275)  routing T_10_17.lc_trk_g3_1 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (17 3)  (509 275)  (509 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (513 275)  (513 275)  routing T_10_17.top_op_7 <X> T_10_17.lc_trk_g0_7
 (22 3)  (514 275)  (514 275)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (28 3)  (520 275)  (520 275)  routing T_10_17.lc_trk_g2_5 <X> T_10_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 275)  (521 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (524 275)  (524 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (525 275)  (525 275)  routing T_10_17.lc_trk_g2_1 <X> T_10_17.input_2_1
 (36 3)  (528 275)  (528 275)  LC_1 Logic Functioning bit
 (38 3)  (530 275)  (530 275)  LC_1 Logic Functioning bit
 (39 3)  (531 275)  (531 275)  LC_1 Logic Functioning bit
 (43 3)  (535 275)  (535 275)  LC_1 Logic Functioning bit
 (12 4)  (504 276)  (504 276)  routing T_10_17.sp4_v_t_40 <X> T_10_17.sp4_h_r_5
 (17 4)  (509 276)  (509 276)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (510 276)  (510 276)  routing T_10_17.wire_logic_cluster/lc_1/out <X> T_10_17.lc_trk_g1_1
 (21 4)  (513 276)  (513 276)  routing T_10_17.bnr_op_3 <X> T_10_17.lc_trk_g1_3
 (22 4)  (514 276)  (514 276)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (28 4)  (520 276)  (520 276)  routing T_10_17.lc_trk_g2_1 <X> T_10_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 276)  (521 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 276)  (523 276)  routing T_10_17.lc_trk_g2_5 <X> T_10_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 276)  (524 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 276)  (525 276)  routing T_10_17.lc_trk_g2_5 <X> T_10_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (527 276)  (527 276)  routing T_10_17.lc_trk_g0_6 <X> T_10_17.input_2_2
 (43 4)  (535 276)  (535 276)  LC_2 Logic Functioning bit
 (45 4)  (537 276)  (537 276)  LC_2 Logic Functioning bit
 (47 4)  (539 276)  (539 276)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (21 5)  (513 277)  (513 277)  routing T_10_17.bnr_op_3 <X> T_10_17.lc_trk_g1_3
 (26 5)  (518 277)  (518 277)  routing T_10_17.lc_trk_g2_2 <X> T_10_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 277)  (520 277)  routing T_10_17.lc_trk_g2_2 <X> T_10_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 277)  (521 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (524 277)  (524 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (527 277)  (527 277)  routing T_10_17.lc_trk_g0_6 <X> T_10_17.input_2_2
 (37 5)  (529 277)  (529 277)  LC_2 Logic Functioning bit
 (39 5)  (531 277)  (531 277)  LC_2 Logic Functioning bit
 (40 5)  (532 277)  (532 277)  LC_2 Logic Functioning bit
 (42 5)  (534 277)  (534 277)  LC_2 Logic Functioning bit
 (43 5)  (535 277)  (535 277)  LC_2 Logic Functioning bit
 (15 6)  (507 278)  (507 278)  routing T_10_17.sp4_v_b_21 <X> T_10_17.lc_trk_g1_5
 (16 6)  (508 278)  (508 278)  routing T_10_17.sp4_v_b_21 <X> T_10_17.lc_trk_g1_5
 (17 6)  (509 278)  (509 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (22 6)  (514 278)  (514 278)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (516 278)  (516 278)  routing T_10_17.bot_op_7 <X> T_10_17.lc_trk_g1_7
 (29 6)  (521 278)  (521 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 278)  (522 278)  routing T_10_17.lc_trk_g0_6 <X> T_10_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (523 278)  (523 278)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 278)  (524 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 278)  (525 278)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 278)  (528 278)  LC_3 Logic Functioning bit
 (37 6)  (529 278)  (529 278)  LC_3 Logic Functioning bit
 (38 6)  (530 278)  (530 278)  LC_3 Logic Functioning bit
 (42 6)  (534 278)  (534 278)  LC_3 Logic Functioning bit
 (45 6)  (537 278)  (537 278)  LC_3 Logic Functioning bit
 (26 7)  (518 279)  (518 279)  routing T_10_17.lc_trk_g3_2 <X> T_10_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (519 279)  (519 279)  routing T_10_17.lc_trk_g3_2 <X> T_10_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 279)  (520 279)  routing T_10_17.lc_trk_g3_2 <X> T_10_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 279)  (521 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 279)  (522 279)  routing T_10_17.lc_trk_g0_6 <X> T_10_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (523 279)  (523 279)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (524 279)  (524 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (527 279)  (527 279)  routing T_10_17.lc_trk_g0_3 <X> T_10_17.input_2_3
 (36 7)  (528 279)  (528 279)  LC_3 Logic Functioning bit
 (43 7)  (535 279)  (535 279)  LC_3 Logic Functioning bit
 (3 8)  (495 280)  (495 280)  routing T_10_17.sp12_h_r_1 <X> T_10_17.sp12_v_b_1
 (17 8)  (509 280)  (509 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (25 8)  (517 280)  (517 280)  routing T_10_17.wire_logic_cluster/lc_2/out <X> T_10_17.lc_trk_g2_2
 (26 8)  (518 280)  (518 280)  routing T_10_17.lc_trk_g0_4 <X> T_10_17.wire_logic_cluster/lc_4/in_0
 (28 8)  (520 280)  (520 280)  routing T_10_17.lc_trk_g2_5 <X> T_10_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 280)  (521 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 280)  (522 280)  routing T_10_17.lc_trk_g2_5 <X> T_10_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 280)  (524 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 280)  (525 280)  routing T_10_17.lc_trk_g2_1 <X> T_10_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (527 280)  (527 280)  routing T_10_17.lc_trk_g2_4 <X> T_10_17.input_2_4
 (37 8)  (529 280)  (529 280)  LC_4 Logic Functioning bit
 (41 8)  (533 280)  (533 280)  LC_4 Logic Functioning bit
 (43 8)  (535 280)  (535 280)  LC_4 Logic Functioning bit
 (45 8)  (537 280)  (537 280)  LC_4 Logic Functioning bit
 (47 8)  (539 280)  (539 280)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (3 9)  (495 281)  (495 281)  routing T_10_17.sp12_h_r_1 <X> T_10_17.sp12_v_b_1
 (8 9)  (500 281)  (500 281)  routing T_10_17.sp4_h_l_42 <X> T_10_17.sp4_v_b_7
 (9 9)  (501 281)  (501 281)  routing T_10_17.sp4_h_l_42 <X> T_10_17.sp4_v_b_7
 (15 9)  (507 281)  (507 281)  routing T_10_17.sp4_v_t_29 <X> T_10_17.lc_trk_g2_0
 (16 9)  (508 281)  (508 281)  routing T_10_17.sp4_v_t_29 <X> T_10_17.lc_trk_g2_0
 (17 9)  (509 281)  (509 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (514 281)  (514 281)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (29 9)  (521 281)  (521 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (524 281)  (524 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (525 281)  (525 281)  routing T_10_17.lc_trk_g2_4 <X> T_10_17.input_2_4
 (37 9)  (529 281)  (529 281)  LC_4 Logic Functioning bit
 (40 9)  (532 281)  (532 281)  LC_4 Logic Functioning bit
 (42 9)  (534 281)  (534 281)  LC_4 Logic Functioning bit
 (6 10)  (498 282)  (498 282)  routing T_10_17.sp4_h_l_36 <X> T_10_17.sp4_v_t_43
 (8 10)  (500 282)  (500 282)  routing T_10_17.sp4_v_t_36 <X> T_10_17.sp4_h_l_42
 (9 10)  (501 282)  (501 282)  routing T_10_17.sp4_v_t_36 <X> T_10_17.sp4_h_l_42
 (10 10)  (502 282)  (502 282)  routing T_10_17.sp4_v_t_36 <X> T_10_17.sp4_h_l_42
 (16 10)  (508 282)  (508 282)  routing T_10_17.sp4_v_b_37 <X> T_10_17.lc_trk_g2_5
 (17 10)  (509 282)  (509 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (510 282)  (510 282)  routing T_10_17.sp4_v_b_37 <X> T_10_17.lc_trk_g2_5
 (26 10)  (518 282)  (518 282)  routing T_10_17.lc_trk_g0_7 <X> T_10_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (519 282)  (519 282)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 282)  (520 282)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 282)  (521 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 282)  (522 282)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (523 282)  (523 282)  routing T_10_17.lc_trk_g1_7 <X> T_10_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 282)  (524 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 282)  (526 282)  routing T_10_17.lc_trk_g1_7 <X> T_10_17.wire_logic_cluster/lc_5/in_3
 (37 10)  (529 282)  (529 282)  LC_5 Logic Functioning bit
 (41 10)  (533 282)  (533 282)  LC_5 Logic Functioning bit
 (43 10)  (535 282)  (535 282)  LC_5 Logic Functioning bit
 (45 10)  (537 282)  (537 282)  LC_5 Logic Functioning bit
 (15 11)  (507 283)  (507 283)  routing T_10_17.tnr_op_4 <X> T_10_17.lc_trk_g2_4
 (17 11)  (509 283)  (509 283)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (18 11)  (510 283)  (510 283)  routing T_10_17.sp4_v_b_37 <X> T_10_17.lc_trk_g2_5
 (22 11)  (514 283)  (514 283)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (516 283)  (516 283)  routing T_10_17.tnr_op_6 <X> T_10_17.lc_trk_g2_6
 (26 11)  (518 283)  (518 283)  routing T_10_17.lc_trk_g0_7 <X> T_10_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 283)  (521 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (523 283)  (523 283)  routing T_10_17.lc_trk_g1_7 <X> T_10_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (524 283)  (524 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (525 283)  (525 283)  routing T_10_17.lc_trk_g3_0 <X> T_10_17.input_2_5
 (34 11)  (526 283)  (526 283)  routing T_10_17.lc_trk_g3_0 <X> T_10_17.input_2_5
 (36 11)  (528 283)  (528 283)  LC_5 Logic Functioning bit
 (41 11)  (533 283)  (533 283)  LC_5 Logic Functioning bit
 (43 11)  (535 283)  (535 283)  LC_5 Logic Functioning bit
 (48 11)  (540 283)  (540 283)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (17 12)  (509 284)  (509 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (25 12)  (517 284)  (517 284)  routing T_10_17.sp4_h_r_34 <X> T_10_17.lc_trk_g3_2
 (27 12)  (519 284)  (519 284)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 284)  (520 284)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 284)  (521 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 284)  (522 284)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (524 284)  (524 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 284)  (525 284)  routing T_10_17.lc_trk_g3_2 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 284)  (526 284)  routing T_10_17.lc_trk_g3_2 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (527 284)  (527 284)  routing T_10_17.lc_trk_g0_6 <X> T_10_17.input_2_6
 (36 12)  (528 284)  (528 284)  LC_6 Logic Functioning bit
 (38 12)  (530 284)  (530 284)  LC_6 Logic Functioning bit
 (42 12)  (534 284)  (534 284)  LC_6 Logic Functioning bit
 (43 12)  (535 284)  (535 284)  LC_6 Logic Functioning bit
 (45 12)  (537 284)  (537 284)  LC_6 Logic Functioning bit
 (17 13)  (509 285)  (509 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (514 285)  (514 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (515 285)  (515 285)  routing T_10_17.sp4_h_r_34 <X> T_10_17.lc_trk_g3_2
 (24 13)  (516 285)  (516 285)  routing T_10_17.sp4_h_r_34 <X> T_10_17.lc_trk_g3_2
 (28 13)  (520 285)  (520 285)  routing T_10_17.lc_trk_g2_0 <X> T_10_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 285)  (521 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 285)  (522 285)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 285)  (523 285)  routing T_10_17.lc_trk_g3_2 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 285)  (524 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (527 285)  (527 285)  routing T_10_17.lc_trk_g0_6 <X> T_10_17.input_2_6
 (42 13)  (534 285)  (534 285)  LC_6 Logic Functioning bit
 (43 13)  (535 285)  (535 285)  LC_6 Logic Functioning bit
 (17 14)  (509 286)  (509 286)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (510 286)  (510 286)  routing T_10_17.wire_logic_cluster/lc_5/out <X> T_10_17.lc_trk_g3_5
 (21 14)  (513 286)  (513 286)  routing T_10_17.sp4_v_t_26 <X> T_10_17.lc_trk_g3_7
 (22 14)  (514 286)  (514 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (515 286)  (515 286)  routing T_10_17.sp4_v_t_26 <X> T_10_17.lc_trk_g3_7
 (27 14)  (519 286)  (519 286)  routing T_10_17.lc_trk_g1_5 <X> T_10_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 286)  (521 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 286)  (522 286)  routing T_10_17.lc_trk_g1_5 <X> T_10_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 286)  (524 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 286)  (526 286)  routing T_10_17.lc_trk_g1_3 <X> T_10_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 286)  (528 286)  LC_7 Logic Functioning bit
 (38 14)  (530 286)  (530 286)  LC_7 Logic Functioning bit
 (21 15)  (513 287)  (513 287)  routing T_10_17.sp4_v_t_26 <X> T_10_17.lc_trk_g3_7
 (22 15)  (514 287)  (514 287)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (516 287)  (516 287)  routing T_10_17.tnr_op_6 <X> T_10_17.lc_trk_g3_6
 (31 15)  (523 287)  (523 287)  routing T_10_17.lc_trk_g1_3 <X> T_10_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (528 287)  (528 287)  LC_7 Logic Functioning bit
 (38 15)  (530 287)  (530 287)  LC_7 Logic Functioning bit
 (47 15)  (539 287)  (539 287)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_11_17

 (14 0)  (560 272)  (560 272)  routing T_11_17.bnr_op_0 <X> T_11_17.lc_trk_g0_0
 (17 0)  (563 272)  (563 272)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (564 272)  (564 272)  routing T_11_17.wire_logic_cluster/lc_1/out <X> T_11_17.lc_trk_g0_1
 (21 0)  (567 272)  (567 272)  routing T_11_17.wire_logic_cluster/lc_3/out <X> T_11_17.lc_trk_g0_3
 (22 0)  (568 272)  (568 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (572 272)  (572 272)  routing T_11_17.lc_trk_g0_4 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (28 0)  (574 272)  (574 272)  routing T_11_17.lc_trk_g2_3 <X> T_11_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 272)  (575 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 272)  (577 272)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 272)  (578 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 272)  (579 272)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 272)  (581 272)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.input_2_0
 (36 0)  (582 272)  (582 272)  LC_0 Logic Functioning bit
 (38 0)  (584 272)  (584 272)  LC_0 Logic Functioning bit
 (45 0)  (591 272)  (591 272)  LC_0 Logic Functioning bit
 (14 1)  (560 273)  (560 273)  routing T_11_17.bnr_op_0 <X> T_11_17.lc_trk_g0_0
 (17 1)  (563 273)  (563 273)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (29 1)  (575 273)  (575 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 273)  (576 273)  routing T_11_17.lc_trk_g2_3 <X> T_11_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 273)  (577 273)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 273)  (578 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (579 273)  (579 273)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.input_2_0
 (35 1)  (581 273)  (581 273)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.input_2_0
 (36 1)  (582 273)  (582 273)  LC_0 Logic Functioning bit
 (37 1)  (583 273)  (583 273)  LC_0 Logic Functioning bit
 (39 1)  (585 273)  (585 273)  LC_0 Logic Functioning bit
 (43 1)  (589 273)  (589 273)  LC_0 Logic Functioning bit
 (2 2)  (548 274)  (548 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (5 2)  (551 274)  (551 274)  routing T_11_17.sp4_v_t_43 <X> T_11_17.sp4_h_l_37
 (14 2)  (560 274)  (560 274)  routing T_11_17.bnr_op_4 <X> T_11_17.lc_trk_g0_4
 (17 2)  (563 274)  (563 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (22 2)  (568 274)  (568 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (569 274)  (569 274)  routing T_11_17.sp4_v_b_23 <X> T_11_17.lc_trk_g0_7
 (24 2)  (570 274)  (570 274)  routing T_11_17.sp4_v_b_23 <X> T_11_17.lc_trk_g0_7
 (29 2)  (575 274)  (575 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 274)  (577 274)  routing T_11_17.lc_trk_g0_4 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 274)  (578 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (582 274)  (582 274)  LC_1 Logic Functioning bit
 (38 2)  (584 274)  (584 274)  LC_1 Logic Functioning bit
 (43 2)  (589 274)  (589 274)  LC_1 Logic Functioning bit
 (45 2)  (591 274)  (591 274)  LC_1 Logic Functioning bit
 (0 3)  (546 275)  (546 275)  routing T_11_17.lc_trk_g1_1 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (2 3)  (548 275)  (548 275)  routing T_11_17.lc_trk_g1_1 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (4 3)  (550 275)  (550 275)  routing T_11_17.sp4_v_t_43 <X> T_11_17.sp4_h_l_37
 (6 3)  (552 275)  (552 275)  routing T_11_17.sp4_v_t_43 <X> T_11_17.sp4_h_l_37
 (14 3)  (560 275)  (560 275)  routing T_11_17.bnr_op_4 <X> T_11_17.lc_trk_g0_4
 (17 3)  (563 275)  (563 275)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (18 3)  (564 275)  (564 275)  routing T_11_17.sp4_r_v_b_29 <X> T_11_17.lc_trk_g0_5
 (27 3)  (573 275)  (573 275)  routing T_11_17.lc_trk_g3_0 <X> T_11_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 275)  (574 275)  routing T_11_17.lc_trk_g3_0 <X> T_11_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 275)  (575 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (578 275)  (578 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (580 275)  (580 275)  routing T_11_17.lc_trk_g1_0 <X> T_11_17.input_2_1
 (37 3)  (583 275)  (583 275)  LC_1 Logic Functioning bit
 (39 3)  (585 275)  (585 275)  LC_1 Logic Functioning bit
 (43 3)  (589 275)  (589 275)  LC_1 Logic Functioning bit
 (1 4)  (547 276)  (547 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (11 4)  (557 276)  (557 276)  routing T_11_17.sp4_h_l_46 <X> T_11_17.sp4_v_b_5
 (13 4)  (559 276)  (559 276)  routing T_11_17.sp4_h_l_46 <X> T_11_17.sp4_v_b_5
 (15 4)  (561 276)  (561 276)  routing T_11_17.sp4_v_b_17 <X> T_11_17.lc_trk_g1_1
 (16 4)  (562 276)  (562 276)  routing T_11_17.sp4_v_b_17 <X> T_11_17.lc_trk_g1_1
 (17 4)  (563 276)  (563 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (22 4)  (568 276)  (568 276)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (570 276)  (570 276)  routing T_11_17.bot_op_3 <X> T_11_17.lc_trk_g1_3
 (25 4)  (571 276)  (571 276)  routing T_11_17.sp4_h_l_7 <X> T_11_17.lc_trk_g1_2
 (26 4)  (572 276)  (572 276)  routing T_11_17.lc_trk_g0_4 <X> T_11_17.wire_logic_cluster/lc_2/in_0
 (29 4)  (575 276)  (575 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 276)  (577 276)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 276)  (578 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 276)  (580 276)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (581 276)  (581 276)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.input_2_2
 (36 4)  (582 276)  (582 276)  LC_2 Logic Functioning bit
 (37 4)  (583 276)  (583 276)  LC_2 Logic Functioning bit
 (38 4)  (584 276)  (584 276)  LC_2 Logic Functioning bit
 (41 4)  (587 276)  (587 276)  LC_2 Logic Functioning bit
 (43 4)  (589 276)  (589 276)  LC_2 Logic Functioning bit
 (45 4)  (591 276)  (591 276)  LC_2 Logic Functioning bit
 (0 5)  (546 277)  (546 277)  routing T_11_17.lc_trk_g1_3 <X> T_11_17.wire_logic_cluster/lc_7/cen
 (1 5)  (547 277)  (547 277)  routing T_11_17.lc_trk_g1_3 <X> T_11_17.wire_logic_cluster/lc_7/cen
 (12 5)  (558 277)  (558 277)  routing T_11_17.sp4_h_l_46 <X> T_11_17.sp4_v_b_5
 (14 5)  (560 277)  (560 277)  routing T_11_17.sp4_h_r_0 <X> T_11_17.lc_trk_g1_0
 (15 5)  (561 277)  (561 277)  routing T_11_17.sp4_h_r_0 <X> T_11_17.lc_trk_g1_0
 (16 5)  (562 277)  (562 277)  routing T_11_17.sp4_h_r_0 <X> T_11_17.lc_trk_g1_0
 (17 5)  (563 277)  (563 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (22 5)  (568 277)  (568 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (569 277)  (569 277)  routing T_11_17.sp4_h_l_7 <X> T_11_17.lc_trk_g1_2
 (24 5)  (570 277)  (570 277)  routing T_11_17.sp4_h_l_7 <X> T_11_17.lc_trk_g1_2
 (25 5)  (571 277)  (571 277)  routing T_11_17.sp4_h_l_7 <X> T_11_17.lc_trk_g1_2
 (29 5)  (575 277)  (575 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (578 277)  (578 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (579 277)  (579 277)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.input_2_2
 (35 5)  (581 277)  (581 277)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.input_2_2
 (36 5)  (582 277)  (582 277)  LC_2 Logic Functioning bit
 (4 6)  (550 278)  (550 278)  routing T_11_17.sp4_v_b_7 <X> T_11_17.sp4_v_t_38
 (6 6)  (552 278)  (552 278)  routing T_11_17.sp4_v_b_7 <X> T_11_17.sp4_v_t_38
 (14 6)  (560 278)  (560 278)  routing T_11_17.sp4_h_l_1 <X> T_11_17.lc_trk_g1_4
 (16 6)  (562 278)  (562 278)  routing T_11_17.sp4_v_b_5 <X> T_11_17.lc_trk_g1_5
 (17 6)  (563 278)  (563 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (564 278)  (564 278)  routing T_11_17.sp4_v_b_5 <X> T_11_17.lc_trk_g1_5
 (25 6)  (571 278)  (571 278)  routing T_11_17.wire_logic_cluster/lc_6/out <X> T_11_17.lc_trk_g1_6
 (29 6)  (575 278)  (575 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 278)  (576 278)  routing T_11_17.lc_trk_g0_4 <X> T_11_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 278)  (577 278)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 278)  (578 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 278)  (579 278)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 278)  (582 278)  LC_3 Logic Functioning bit
 (37 6)  (583 278)  (583 278)  LC_3 Logic Functioning bit
 (38 6)  (584 278)  (584 278)  LC_3 Logic Functioning bit
 (41 6)  (587 278)  (587 278)  LC_3 Logic Functioning bit
 (43 6)  (589 278)  (589 278)  LC_3 Logic Functioning bit
 (45 6)  (591 278)  (591 278)  LC_3 Logic Functioning bit
 (15 7)  (561 279)  (561 279)  routing T_11_17.sp4_h_l_1 <X> T_11_17.lc_trk_g1_4
 (16 7)  (562 279)  (562 279)  routing T_11_17.sp4_h_l_1 <X> T_11_17.lc_trk_g1_4
 (17 7)  (563 279)  (563 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (568 279)  (568 279)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (572 279)  (572 279)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 279)  (573 279)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 279)  (574 279)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 279)  (575 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 279)  (577 279)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 279)  (578 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (580 279)  (580 279)  routing T_11_17.lc_trk_g1_2 <X> T_11_17.input_2_3
 (35 7)  (581 279)  (581 279)  routing T_11_17.lc_trk_g1_2 <X> T_11_17.input_2_3
 (37 7)  (583 279)  (583 279)  LC_3 Logic Functioning bit
 (16 8)  (562 280)  (562 280)  routing T_11_17.sp4_v_b_33 <X> T_11_17.lc_trk_g2_1
 (17 8)  (563 280)  (563 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (564 280)  (564 280)  routing T_11_17.sp4_v_b_33 <X> T_11_17.lc_trk_g2_1
 (22 8)  (568 280)  (568 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (569 280)  (569 280)  routing T_11_17.sp4_h_r_27 <X> T_11_17.lc_trk_g2_3
 (24 8)  (570 280)  (570 280)  routing T_11_17.sp4_h_r_27 <X> T_11_17.lc_trk_g2_3
 (26 8)  (572 280)  (572 280)  routing T_11_17.lc_trk_g0_4 <X> T_11_17.wire_logic_cluster/lc_4/in_0
 (29 8)  (575 280)  (575 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 280)  (576 280)  routing T_11_17.lc_trk_g0_7 <X> T_11_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 280)  (578 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (581 280)  (581 280)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.input_2_4
 (36 8)  (582 280)  (582 280)  LC_4 Logic Functioning bit
 (38 8)  (584 280)  (584 280)  LC_4 Logic Functioning bit
 (45 8)  (591 280)  (591 280)  LC_4 Logic Functioning bit
 (18 9)  (564 281)  (564 281)  routing T_11_17.sp4_v_b_33 <X> T_11_17.lc_trk_g2_1
 (21 9)  (567 281)  (567 281)  routing T_11_17.sp4_h_r_27 <X> T_11_17.lc_trk_g2_3
 (29 9)  (575 281)  (575 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 281)  (576 281)  routing T_11_17.lc_trk_g0_7 <X> T_11_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (577 281)  (577 281)  routing T_11_17.lc_trk_g0_3 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (578 281)  (578 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (579 281)  (579 281)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.input_2_4
 (35 9)  (581 281)  (581 281)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.input_2_4
 (36 9)  (582 281)  (582 281)  LC_4 Logic Functioning bit
 (37 9)  (583 281)  (583 281)  LC_4 Logic Functioning bit
 (39 9)  (585 281)  (585 281)  LC_4 Logic Functioning bit
 (43 9)  (589 281)  (589 281)  LC_4 Logic Functioning bit
 (17 10)  (563 282)  (563 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (564 282)  (564 282)  routing T_11_17.wire_logic_cluster/lc_5/out <X> T_11_17.lc_trk_g2_5
 (21 10)  (567 282)  (567 282)  routing T_11_17.wire_logic_cluster/lc_7/out <X> T_11_17.lc_trk_g2_7
 (22 10)  (568 282)  (568 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (572 282)  (572 282)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_5/in_0
 (29 10)  (575 282)  (575 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 282)  (576 282)  routing T_11_17.lc_trk_g0_4 <X> T_11_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 282)  (577 282)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 282)  (578 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 282)  (579 282)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 282)  (582 282)  LC_5 Logic Functioning bit
 (37 10)  (583 282)  (583 282)  LC_5 Logic Functioning bit
 (38 10)  (584 282)  (584 282)  LC_5 Logic Functioning bit
 (41 10)  (587 282)  (587 282)  LC_5 Logic Functioning bit
 (43 10)  (589 282)  (589 282)  LC_5 Logic Functioning bit
 (45 10)  (591 282)  (591 282)  LC_5 Logic Functioning bit
 (22 11)  (568 283)  (568 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (569 283)  (569 283)  routing T_11_17.sp4_v_b_46 <X> T_11_17.lc_trk_g2_6
 (24 11)  (570 283)  (570 283)  routing T_11_17.sp4_v_b_46 <X> T_11_17.lc_trk_g2_6
 (27 11)  (573 283)  (573 283)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 283)  (574 283)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 283)  (575 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 283)  (577 283)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (578 283)  (578 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (579 283)  (579 283)  routing T_11_17.lc_trk_g2_1 <X> T_11_17.input_2_5
 (37 11)  (583 283)  (583 283)  LC_5 Logic Functioning bit
 (14 12)  (560 284)  (560 284)  routing T_11_17.wire_logic_cluster/lc_0/out <X> T_11_17.lc_trk_g3_0
 (25 12)  (571 284)  (571 284)  routing T_11_17.wire_logic_cluster/lc_2/out <X> T_11_17.lc_trk_g3_2
 (26 12)  (572 284)  (572 284)  routing T_11_17.lc_trk_g0_4 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 284)  (573 284)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 284)  (574 284)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 284)  (575 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 284)  (576 284)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 284)  (577 284)  routing T_11_17.lc_trk_g2_5 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 284)  (578 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 284)  (579 284)  routing T_11_17.lc_trk_g2_5 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 284)  (581 284)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.input_2_6
 (36 12)  (582 284)  (582 284)  LC_6 Logic Functioning bit
 (38 12)  (584 284)  (584 284)  LC_6 Logic Functioning bit
 (45 12)  (591 284)  (591 284)  LC_6 Logic Functioning bit
 (4 13)  (550 285)  (550 285)  routing T_11_17.sp4_v_t_41 <X> T_11_17.sp4_h_r_9
 (17 13)  (563 285)  (563 285)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (568 285)  (568 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (575 285)  (575 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 285)  (576 285)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (32 13)  (578 285)  (578 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (579 285)  (579 285)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.input_2_6
 (35 13)  (581 285)  (581 285)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.input_2_6
 (36 13)  (582 285)  (582 285)  LC_6 Logic Functioning bit
 (37 13)  (583 285)  (583 285)  LC_6 Logic Functioning bit
 (39 13)  (585 285)  (585 285)  LC_6 Logic Functioning bit
 (43 13)  (589 285)  (589 285)  LC_6 Logic Functioning bit
 (1 14)  (547 286)  (547 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (560 286)  (560 286)  routing T_11_17.wire_logic_cluster/lc_4/out <X> T_11_17.lc_trk_g3_4
 (25 14)  (571 286)  (571 286)  routing T_11_17.sp12_v_b_6 <X> T_11_17.lc_trk_g3_6
 (26 14)  (572 286)  (572 286)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.wire_logic_cluster/lc_7/in_0
 (29 14)  (575 286)  (575 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 286)  (577 286)  routing T_11_17.lc_trk_g0_4 <X> T_11_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 286)  (578 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (581 286)  (581 286)  routing T_11_17.lc_trk_g0_5 <X> T_11_17.input_2_7
 (36 14)  (582 286)  (582 286)  LC_7 Logic Functioning bit
 (38 14)  (584 286)  (584 286)  LC_7 Logic Functioning bit
 (43 14)  (589 286)  (589 286)  LC_7 Logic Functioning bit
 (45 14)  (591 286)  (591 286)  LC_7 Logic Functioning bit
 (0 15)  (546 287)  (546 287)  routing T_11_17.lc_trk_g1_5 <X> T_11_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (547 287)  (547 287)  routing T_11_17.lc_trk_g1_5 <X> T_11_17.wire_logic_cluster/lc_7/s_r
 (17 15)  (563 287)  (563 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (568 287)  (568 287)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (570 287)  (570 287)  routing T_11_17.sp12_v_b_6 <X> T_11_17.lc_trk_g3_6
 (25 15)  (571 287)  (571 287)  routing T_11_17.sp12_v_b_6 <X> T_11_17.lc_trk_g3_6
 (26 15)  (572 287)  (572 287)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (573 287)  (573 287)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 287)  (575 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (32 15)  (578 287)  (578 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (37 15)  (583 287)  (583 287)  LC_7 Logic Functioning bit
 (39 15)  (585 287)  (585 287)  LC_7 Logic Functioning bit
 (43 15)  (589 287)  (589 287)  LC_7 Logic Functioning bit


LogicTile_12_17

 (12 0)  (612 272)  (612 272)  routing T_12_17.sp4_v_t_39 <X> T_12_17.sp4_h_r_2
 (16 0)  (616 272)  (616 272)  routing T_12_17.sp12_h_l_14 <X> T_12_17.lc_trk_g0_1
 (17 0)  (617 272)  (617 272)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (21 0)  (621 272)  (621 272)  routing T_12_17.sp4_h_r_11 <X> T_12_17.lc_trk_g0_3
 (22 0)  (622 272)  (622 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (623 272)  (623 272)  routing T_12_17.sp4_h_r_11 <X> T_12_17.lc_trk_g0_3
 (24 0)  (624 272)  (624 272)  routing T_12_17.sp4_h_r_11 <X> T_12_17.lc_trk_g0_3
 (15 1)  (615 273)  (615 273)  routing T_12_17.bot_op_0 <X> T_12_17.lc_trk_g0_0
 (17 1)  (617 273)  (617 273)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (18 1)  (618 273)  (618 273)  routing T_12_17.sp12_h_l_14 <X> T_12_17.lc_trk_g0_1
 (0 2)  (600 274)  (600 274)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (1 2)  (601 274)  (601 274)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (2 2)  (602 274)  (602 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (627 274)  (627 274)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 274)  (628 274)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 274)  (629 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 274)  (632 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 274)  (633 274)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 274)  (634 274)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 274)  (636 274)  LC_1 Logic Functioning bit
 (39 2)  (639 274)  (639 274)  LC_1 Logic Functioning bit
 (40 2)  (640 274)  (640 274)  LC_1 Logic Functioning bit
 (45 2)  (645 274)  (645 274)  LC_1 Logic Functioning bit
 (47 2)  (647 274)  (647 274)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (29 3)  (629 275)  (629 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 275)  (631 275)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 275)  (632 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (633 275)  (633 275)  routing T_12_17.lc_trk_g3_0 <X> T_12_17.input_2_1
 (34 3)  (634 275)  (634 275)  routing T_12_17.lc_trk_g3_0 <X> T_12_17.input_2_1
 (37 3)  (637 275)  (637 275)  LC_1 Logic Functioning bit
 (39 3)  (639 275)  (639 275)  LC_1 Logic Functioning bit
 (40 3)  (640 275)  (640 275)  LC_1 Logic Functioning bit
 (48 3)  (648 275)  (648 275)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (651 275)  (651 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (600 276)  (600 276)  routing T_12_17.lc_trk_g2_2 <X> T_12_17.wire_logic_cluster/lc_7/cen
 (1 4)  (601 276)  (601 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (601 277)  (601 277)  routing T_12_17.lc_trk_g2_2 <X> T_12_17.wire_logic_cluster/lc_7/cen
 (10 5)  (610 277)  (610 277)  routing T_12_17.sp4_h_r_11 <X> T_12_17.sp4_v_b_4
 (15 5)  (615 277)  (615 277)  routing T_12_17.bot_op_0 <X> T_12_17.lc_trk_g1_0
 (17 5)  (617 277)  (617 277)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (26 6)  (626 278)  (626 278)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 278)  (627 278)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 278)  (628 278)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 278)  (629 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 278)  (630 278)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 278)  (631 278)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 278)  (632 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 278)  (633 278)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (635 278)  (635 278)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.input_2_3
 (15 7)  (615 279)  (615 279)  routing T_12_17.bot_op_4 <X> T_12_17.lc_trk_g1_4
 (17 7)  (617 279)  (617 279)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (27 7)  (627 279)  (627 279)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 279)  (629 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 279)  (630 279)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 279)  (631 279)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 279)  (632 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (633 279)  (633 279)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.input_2_3
 (34 7)  (634 279)  (634 279)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.input_2_3
 (43 7)  (643 279)  (643 279)  LC_3 Logic Functioning bit
 (3 8)  (603 280)  (603 280)  routing T_12_17.sp12_h_r_1 <X> T_12_17.sp12_v_b_1
 (12 8)  (612 280)  (612 280)  routing T_12_17.sp4_v_b_2 <X> T_12_17.sp4_h_r_8
 (25 8)  (625 280)  (625 280)  routing T_12_17.sp4_v_b_26 <X> T_12_17.lc_trk_g2_2
 (27 8)  (627 280)  (627 280)  routing T_12_17.lc_trk_g1_0 <X> T_12_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 280)  (629 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 280)  (631 280)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 280)  (632 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 280)  (633 280)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 280)  (636 280)  LC_4 Logic Functioning bit
 (37 8)  (637 280)  (637 280)  LC_4 Logic Functioning bit
 (39 8)  (639 280)  (639 280)  LC_4 Logic Functioning bit
 (42 8)  (642 280)  (642 280)  LC_4 Logic Functioning bit
 (43 8)  (643 280)  (643 280)  LC_4 Logic Functioning bit
 (50 8)  (650 280)  (650 280)  Cascade bit: LH_LC04_inmux02_5

 (3 9)  (603 281)  (603 281)  routing T_12_17.sp12_h_r_1 <X> T_12_17.sp12_v_b_1
 (11 9)  (611 281)  (611 281)  routing T_12_17.sp4_v_b_2 <X> T_12_17.sp4_h_r_8
 (13 9)  (613 281)  (613 281)  routing T_12_17.sp4_v_b_2 <X> T_12_17.sp4_h_r_8
 (22 9)  (622 281)  (622 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (623 281)  (623 281)  routing T_12_17.sp4_v_b_26 <X> T_12_17.lc_trk_g2_2
 (31 9)  (631 281)  (631 281)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (636 281)  (636 281)  LC_4 Logic Functioning bit
 (37 9)  (637 281)  (637 281)  LC_4 Logic Functioning bit
 (39 9)  (639 281)  (639 281)  LC_4 Logic Functioning bit
 (42 9)  (642 281)  (642 281)  LC_4 Logic Functioning bit
 (43 9)  (643 281)  (643 281)  LC_4 Logic Functioning bit
 (11 10)  (611 282)  (611 282)  routing T_12_17.sp4_v_b_5 <X> T_12_17.sp4_v_t_45
 (21 10)  (621 282)  (621 282)  routing T_12_17.rgt_op_7 <X> T_12_17.lc_trk_g2_7
 (22 10)  (622 282)  (622 282)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (624 282)  (624 282)  routing T_12_17.rgt_op_7 <X> T_12_17.lc_trk_g2_7
 (25 10)  (625 282)  (625 282)  routing T_12_17.wire_logic_cluster/lc_6/out <X> T_12_17.lc_trk_g2_6
 (12 11)  (612 283)  (612 283)  routing T_12_17.sp4_v_b_5 <X> T_12_17.sp4_v_t_45
 (22 11)  (622 283)  (622 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (10 12)  (610 284)  (610 284)  routing T_12_17.sp4_v_t_40 <X> T_12_17.sp4_h_r_10
 (11 12)  (611 284)  (611 284)  routing T_12_17.sp4_h_r_6 <X> T_12_17.sp4_v_b_11
 (14 12)  (614 284)  (614 284)  routing T_12_17.sp4_v_t_21 <X> T_12_17.lc_trk_g3_0
 (17 12)  (617 284)  (617 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 284)  (618 284)  routing T_12_17.wire_logic_cluster/lc_1/out <X> T_12_17.lc_trk_g3_1
 (22 12)  (622 284)  (622 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (29 12)  (629 284)  (629 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 284)  (631 284)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 284)  (632 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 284)  (633 284)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 284)  (634 284)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 284)  (636 284)  LC_6 Logic Functioning bit
 (38 12)  (638 284)  (638 284)  LC_6 Logic Functioning bit
 (40 12)  (640 284)  (640 284)  LC_6 Logic Functioning bit
 (41 12)  (641 284)  (641 284)  LC_6 Logic Functioning bit
 (42 12)  (642 284)  (642 284)  LC_6 Logic Functioning bit
 (43 12)  (643 284)  (643 284)  LC_6 Logic Functioning bit
 (5 13)  (605 285)  (605 285)  routing T_12_17.sp4_h_r_9 <X> T_12_17.sp4_v_b_9
 (14 13)  (614 285)  (614 285)  routing T_12_17.sp4_v_t_21 <X> T_12_17.lc_trk_g3_0
 (16 13)  (616 285)  (616 285)  routing T_12_17.sp4_v_t_21 <X> T_12_17.lc_trk_g3_0
 (17 13)  (617 285)  (617 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (30 13)  (630 285)  (630 285)  routing T_12_17.lc_trk_g0_3 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 285)  (631 285)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 285)  (636 285)  LC_6 Logic Functioning bit
 (38 13)  (638 285)  (638 285)  LC_6 Logic Functioning bit
 (40 13)  (640 285)  (640 285)  LC_6 Logic Functioning bit
 (41 13)  (641 285)  (641 285)  LC_6 Logic Functioning bit
 (42 13)  (642 285)  (642 285)  LC_6 Logic Functioning bit
 (43 13)  (643 285)  (643 285)  LC_6 Logic Functioning bit
 (10 14)  (610 286)  (610 286)  routing T_12_17.sp4_v_b_5 <X> T_12_17.sp4_h_l_47
 (14 14)  (614 286)  (614 286)  routing T_12_17.sp4_h_r_44 <X> T_12_17.lc_trk_g3_4
 (21 14)  (621 286)  (621 286)  routing T_12_17.bnl_op_7 <X> T_12_17.lc_trk_g3_7
 (22 14)  (622 286)  (622 286)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (26 14)  (626 286)  (626 286)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_7/in_0
 (29 14)  (629 286)  (629 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 286)  (631 286)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 286)  (632 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 286)  (633 286)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 286)  (634 286)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 286)  (636 286)  LC_7 Logic Functioning bit
 (37 14)  (637 286)  (637 286)  LC_7 Logic Functioning bit
 (38 14)  (638 286)  (638 286)  LC_7 Logic Functioning bit
 (39 14)  (639 286)  (639 286)  LC_7 Logic Functioning bit
 (41 14)  (641 286)  (641 286)  LC_7 Logic Functioning bit
 (43 14)  (643 286)  (643 286)  LC_7 Logic Functioning bit
 (50 14)  (650 286)  (650 286)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (614 287)  (614 287)  routing T_12_17.sp4_h_r_44 <X> T_12_17.lc_trk_g3_4
 (15 15)  (615 287)  (615 287)  routing T_12_17.sp4_h_r_44 <X> T_12_17.lc_trk_g3_4
 (16 15)  (616 287)  (616 287)  routing T_12_17.sp4_h_r_44 <X> T_12_17.lc_trk_g3_4
 (17 15)  (617 287)  (617 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (21 15)  (621 287)  (621 287)  routing T_12_17.bnl_op_7 <X> T_12_17.lc_trk_g3_7
 (22 15)  (622 287)  (622 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (625 287)  (625 287)  routing T_12_17.sp4_r_v_b_46 <X> T_12_17.lc_trk_g3_6
 (27 15)  (627 287)  (627 287)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 287)  (629 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 287)  (631 287)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (37 15)  (637 287)  (637 287)  LC_7 Logic Functioning bit
 (40 15)  (640 287)  (640 287)  LC_7 Logic Functioning bit
 (41 15)  (641 287)  (641 287)  LC_7 Logic Functioning bit
 (42 15)  (642 287)  (642 287)  LC_7 Logic Functioning bit
 (43 15)  (643 287)  (643 287)  LC_7 Logic Functioning bit


LogicTile_13_17

 (9 0)  (663 272)  (663 272)  routing T_13_17.sp4_v_t_36 <X> T_13_17.sp4_h_r_1
 (14 0)  (668 272)  (668 272)  routing T_13_17.sp4_v_b_8 <X> T_13_17.lc_trk_g0_0
 (21 0)  (675 272)  (675 272)  routing T_13_17.wire_logic_cluster/lc_3/out <X> T_13_17.lc_trk_g0_3
 (22 0)  (676 272)  (676 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (680 272)  (680 272)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 272)  (681 272)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 272)  (682 272)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 272)  (683 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 272)  (685 272)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 272)  (686 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 272)  (687 272)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 272)  (688 272)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 272)  (690 272)  LC_0 Logic Functioning bit
 (37 0)  (691 272)  (691 272)  LC_0 Logic Functioning bit
 (38 0)  (692 272)  (692 272)  LC_0 Logic Functioning bit
 (42 0)  (696 272)  (696 272)  LC_0 Logic Functioning bit
 (45 0)  (699 272)  (699 272)  LC_0 Logic Functioning bit
 (47 0)  (701 272)  (701 272)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (48 0)  (702 272)  (702 272)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (51 0)  (705 272)  (705 272)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (52 0)  (706 272)  (706 272)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (14 1)  (668 273)  (668 273)  routing T_13_17.sp4_v_b_8 <X> T_13_17.lc_trk_g0_0
 (16 1)  (670 273)  (670 273)  routing T_13_17.sp4_v_b_8 <X> T_13_17.lc_trk_g0_0
 (17 1)  (671 273)  (671 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (22 1)  (676 273)  (676 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (679 273)  (679 273)  routing T_13_17.sp4_r_v_b_33 <X> T_13_17.lc_trk_g0_2
 (28 1)  (682 273)  (682 273)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 273)  (683 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 273)  (685 273)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 273)  (686 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (689 273)  (689 273)  routing T_13_17.lc_trk_g0_2 <X> T_13_17.input_2_0
 (37 1)  (691 273)  (691 273)  LC_0 Logic Functioning bit
 (42 1)  (696 273)  (696 273)  LC_0 Logic Functioning bit
 (48 1)  (702 273)  (702 273)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (53 1)  (707 273)  (707 273)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (654 274)  (654 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (1 2)  (655 274)  (655 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (656 274)  (656 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (665 274)  (665 274)  routing T_13_17.sp4_h_r_8 <X> T_13_17.sp4_v_t_39
 (13 2)  (667 274)  (667 274)  routing T_13_17.sp4_h_r_8 <X> T_13_17.sp4_v_t_39
 (14 2)  (668 274)  (668 274)  routing T_13_17.wire_logic_cluster/lc_4/out <X> T_13_17.lc_trk_g0_4
 (25 2)  (679 274)  (679 274)  routing T_13_17.bnr_op_6 <X> T_13_17.lc_trk_g0_6
 (12 3)  (666 275)  (666 275)  routing T_13_17.sp4_h_r_8 <X> T_13_17.sp4_v_t_39
 (17 3)  (671 275)  (671 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (676 275)  (676 275)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (679 275)  (679 275)  routing T_13_17.bnr_op_6 <X> T_13_17.lc_trk_g0_6
 (4 4)  (658 276)  (658 276)  routing T_13_17.sp4_v_t_42 <X> T_13_17.sp4_v_b_3
 (6 4)  (660 276)  (660 276)  routing T_13_17.sp4_v_t_42 <X> T_13_17.sp4_v_b_3
 (25 4)  (679 276)  (679 276)  routing T_13_17.wire_logic_cluster/lc_2/out <X> T_13_17.lc_trk_g1_2
 (28 4)  (682 276)  (682 276)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 276)  (683 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 276)  (684 276)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 276)  (686 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 276)  (688 276)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 276)  (689 276)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.input_2_2
 (37 4)  (691 276)  (691 276)  LC_2 Logic Functioning bit
 (38 4)  (692 276)  (692 276)  LC_2 Logic Functioning bit
 (39 4)  (693 276)  (693 276)  LC_2 Logic Functioning bit
 (41 4)  (695 276)  (695 276)  LC_2 Logic Functioning bit
 (45 4)  (699 276)  (699 276)  LC_2 Logic Functioning bit
 (46 4)  (700 276)  (700 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (51 4)  (705 276)  (705 276)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (22 5)  (676 277)  (676 277)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (680 277)  (680 277)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 277)  (682 277)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 277)  (683 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 277)  (684 277)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 277)  (685 277)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 277)  (686 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (687 277)  (687 277)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.input_2_2
 (34 5)  (688 277)  (688 277)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.input_2_2
 (37 5)  (691 277)  (691 277)  LC_2 Logic Functioning bit
 (39 5)  (693 277)  (693 277)  LC_2 Logic Functioning bit
 (47 5)  (701 277)  (701 277)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (2 6)  (656 278)  (656 278)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (5 6)  (659 278)  (659 278)  routing T_13_17.sp4_v_t_44 <X> T_13_17.sp4_h_l_38
 (13 6)  (667 278)  (667 278)  routing T_13_17.sp4_v_b_5 <X> T_13_17.sp4_v_t_40
 (14 6)  (668 278)  (668 278)  routing T_13_17.sp4_h_l_1 <X> T_13_17.lc_trk_g1_4
 (15 6)  (669 278)  (669 278)  routing T_13_17.sp4_h_r_21 <X> T_13_17.lc_trk_g1_5
 (16 6)  (670 278)  (670 278)  routing T_13_17.sp4_h_r_21 <X> T_13_17.lc_trk_g1_5
 (17 6)  (671 278)  (671 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (672 278)  (672 278)  routing T_13_17.sp4_h_r_21 <X> T_13_17.lc_trk_g1_5
 (25 6)  (679 278)  (679 278)  routing T_13_17.sp4_h_l_11 <X> T_13_17.lc_trk_g1_6
 (26 6)  (680 278)  (680 278)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (28 6)  (682 278)  (682 278)  routing T_13_17.lc_trk_g2_0 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 278)  (683 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 278)  (685 278)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 278)  (686 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 278)  (687 278)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 278)  (688 278)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 278)  (690 278)  LC_3 Logic Functioning bit
 (37 6)  (691 278)  (691 278)  LC_3 Logic Functioning bit
 (38 6)  (692 278)  (692 278)  LC_3 Logic Functioning bit
 (42 6)  (696 278)  (696 278)  LC_3 Logic Functioning bit
 (45 6)  (699 278)  (699 278)  LC_3 Logic Functioning bit
 (52 6)  (706 278)  (706 278)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (4 7)  (658 279)  (658 279)  routing T_13_17.sp4_v_t_44 <X> T_13_17.sp4_h_l_38
 (6 7)  (660 279)  (660 279)  routing T_13_17.sp4_v_t_44 <X> T_13_17.sp4_h_l_38
 (15 7)  (669 279)  (669 279)  routing T_13_17.sp4_h_l_1 <X> T_13_17.lc_trk_g1_4
 (16 7)  (670 279)  (670 279)  routing T_13_17.sp4_h_l_1 <X> T_13_17.lc_trk_g1_4
 (17 7)  (671 279)  (671 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (18 7)  (672 279)  (672 279)  routing T_13_17.sp4_h_r_21 <X> T_13_17.lc_trk_g1_5
 (22 7)  (676 279)  (676 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (677 279)  (677 279)  routing T_13_17.sp4_h_l_11 <X> T_13_17.lc_trk_g1_6
 (24 7)  (678 279)  (678 279)  routing T_13_17.sp4_h_l_11 <X> T_13_17.lc_trk_g1_6
 (25 7)  (679 279)  (679 279)  routing T_13_17.sp4_h_l_11 <X> T_13_17.lc_trk_g1_6
 (28 7)  (682 279)  (682 279)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 279)  (683 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 279)  (685 279)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 279)  (686 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (689 279)  (689 279)  routing T_13_17.lc_trk_g0_3 <X> T_13_17.input_2_3
 (36 7)  (690 279)  (690 279)  LC_3 Logic Functioning bit
 (43 7)  (697 279)  (697 279)  LC_3 Logic Functioning bit
 (14 8)  (668 280)  (668 280)  routing T_13_17.sp4_h_r_40 <X> T_13_17.lc_trk_g2_0
 (15 8)  (669 280)  (669 280)  routing T_13_17.sp4_h_r_33 <X> T_13_17.lc_trk_g2_1
 (16 8)  (670 280)  (670 280)  routing T_13_17.sp4_h_r_33 <X> T_13_17.lc_trk_g2_1
 (17 8)  (671 280)  (671 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (672 280)  (672 280)  routing T_13_17.sp4_h_r_33 <X> T_13_17.lc_trk_g2_1
 (26 8)  (680 280)  (680 280)  routing T_13_17.lc_trk_g0_4 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (28 8)  (682 280)  (682 280)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 280)  (683 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 280)  (684 280)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 280)  (686 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 280)  (687 280)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 280)  (688 280)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 280)  (689 280)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.input_2_4
 (38 8)  (692 280)  (692 280)  LC_4 Logic Functioning bit
 (45 8)  (699 280)  (699 280)  LC_4 Logic Functioning bit
 (46 8)  (700 280)  (700 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (705 280)  (705 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (668 281)  (668 281)  routing T_13_17.sp4_h_r_40 <X> T_13_17.lc_trk_g2_0
 (15 9)  (669 281)  (669 281)  routing T_13_17.sp4_h_r_40 <X> T_13_17.lc_trk_g2_0
 (16 9)  (670 281)  (670 281)  routing T_13_17.sp4_h_r_40 <X> T_13_17.lc_trk_g2_0
 (17 9)  (671 281)  (671 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (676 281)  (676 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (677 281)  (677 281)  routing T_13_17.sp4_h_l_15 <X> T_13_17.lc_trk_g2_2
 (24 9)  (678 281)  (678 281)  routing T_13_17.sp4_h_l_15 <X> T_13_17.lc_trk_g2_2
 (25 9)  (679 281)  (679 281)  routing T_13_17.sp4_h_l_15 <X> T_13_17.lc_trk_g2_2
 (29 9)  (683 281)  (683 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 281)  (684 281)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 281)  (685 281)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 281)  (686 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (687 281)  (687 281)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.input_2_4
 (34 9)  (688 281)  (688 281)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.input_2_4
 (37 9)  (691 281)  (691 281)  LC_4 Logic Functioning bit
 (38 9)  (692 281)  (692 281)  LC_4 Logic Functioning bit
 (39 9)  (693 281)  (693 281)  LC_4 Logic Functioning bit
 (40 9)  (694 281)  (694 281)  LC_4 Logic Functioning bit
 (42 9)  (696 281)  (696 281)  LC_4 Logic Functioning bit
 (16 10)  (670 282)  (670 282)  routing T_13_17.sp4_v_b_37 <X> T_13_17.lc_trk_g2_5
 (17 10)  (671 282)  (671 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (672 282)  (672 282)  routing T_13_17.sp4_v_b_37 <X> T_13_17.lc_trk_g2_5
 (21 10)  (675 282)  (675 282)  routing T_13_17.sp4_v_t_26 <X> T_13_17.lc_trk_g2_7
 (22 10)  (676 282)  (676 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (677 282)  (677 282)  routing T_13_17.sp4_v_t_26 <X> T_13_17.lc_trk_g2_7
 (26 10)  (680 282)  (680 282)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (29 10)  (683 282)  (683 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 282)  (684 282)  routing T_13_17.lc_trk_g0_6 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 282)  (686 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 282)  (687 282)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 282)  (688 282)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 282)  (690 282)  LC_5 Logic Functioning bit
 (41 10)  (695 282)  (695 282)  LC_5 Logic Functioning bit
 (43 10)  (697 282)  (697 282)  LC_5 Logic Functioning bit
 (17 11)  (671 283)  (671 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (672 283)  (672 283)  routing T_13_17.sp4_v_b_37 <X> T_13_17.lc_trk_g2_5
 (21 11)  (675 283)  (675 283)  routing T_13_17.sp4_v_t_26 <X> T_13_17.lc_trk_g2_7
 (22 11)  (676 283)  (676 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (677 283)  (677 283)  routing T_13_17.sp4_v_b_46 <X> T_13_17.lc_trk_g2_6
 (24 11)  (678 283)  (678 283)  routing T_13_17.sp4_v_b_46 <X> T_13_17.lc_trk_g2_6
 (27 11)  (681 283)  (681 283)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 283)  (683 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 283)  (684 283)  routing T_13_17.lc_trk_g0_6 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (32 11)  (686 283)  (686 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (687 283)  (687 283)  routing T_13_17.lc_trk_g2_1 <X> T_13_17.input_2_5
 (36 11)  (690 283)  (690 283)  LC_5 Logic Functioning bit
 (37 11)  (691 283)  (691 283)  LC_5 Logic Functioning bit
 (38 11)  (692 283)  (692 283)  LC_5 Logic Functioning bit
 (40 11)  (694 283)  (694 283)  LC_5 Logic Functioning bit
 (42 11)  (696 283)  (696 283)  LC_5 Logic Functioning bit
 (3 12)  (657 284)  (657 284)  routing T_13_17.sp12_v_b_1 <X> T_13_17.sp12_h_r_1
 (4 12)  (658 284)  (658 284)  routing T_13_17.sp4_v_t_44 <X> T_13_17.sp4_v_b_9
 (14 12)  (668 284)  (668 284)  routing T_13_17.sp4_h_l_21 <X> T_13_17.lc_trk_g3_0
 (17 12)  (671 284)  (671 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (25 12)  (679 284)  (679 284)  routing T_13_17.sp4_v_b_26 <X> T_13_17.lc_trk_g3_2
 (27 12)  (681 284)  (681 284)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 284)  (682 284)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 284)  (683 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 284)  (684 284)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 284)  (685 284)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 284)  (686 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 284)  (688 284)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 284)  (690 284)  LC_6 Logic Functioning bit
 (38 12)  (692 284)  (692 284)  LC_6 Logic Functioning bit
 (41 12)  (695 284)  (695 284)  LC_6 Logic Functioning bit
 (43 12)  (697 284)  (697 284)  LC_6 Logic Functioning bit
 (3 13)  (657 285)  (657 285)  routing T_13_17.sp12_v_b_1 <X> T_13_17.sp12_h_r_1
 (8 13)  (662 285)  (662 285)  routing T_13_17.sp4_h_l_47 <X> T_13_17.sp4_v_b_10
 (9 13)  (663 285)  (663 285)  routing T_13_17.sp4_h_l_47 <X> T_13_17.sp4_v_b_10
 (15 13)  (669 285)  (669 285)  routing T_13_17.sp4_h_l_21 <X> T_13_17.lc_trk_g3_0
 (16 13)  (670 285)  (670 285)  routing T_13_17.sp4_h_l_21 <X> T_13_17.lc_trk_g3_0
 (17 13)  (671 285)  (671 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (672 285)  (672 285)  routing T_13_17.sp4_r_v_b_41 <X> T_13_17.lc_trk_g3_1
 (22 13)  (676 285)  (676 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (677 285)  (677 285)  routing T_13_17.sp4_v_b_26 <X> T_13_17.lc_trk_g3_2
 (29 13)  (683 285)  (683 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (37 13)  (691 285)  (691 285)  LC_6 Logic Functioning bit
 (39 13)  (693 285)  (693 285)  LC_6 Logic Functioning bit
 (41 13)  (695 285)  (695 285)  LC_6 Logic Functioning bit
 (43 13)  (697 285)  (697 285)  LC_6 Logic Functioning bit
 (48 13)  (702 285)  (702 285)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (14 14)  (668 286)  (668 286)  routing T_13_17.wire_logic_cluster/lc_4/out <X> T_13_17.lc_trk_g3_4
 (16 14)  (670 286)  (670 286)  routing T_13_17.sp4_v_t_16 <X> T_13_17.lc_trk_g3_5
 (17 14)  (671 286)  (671 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (672 286)  (672 286)  routing T_13_17.sp4_v_t_16 <X> T_13_17.lc_trk_g3_5
 (21 14)  (675 286)  (675 286)  routing T_13_17.sp4_v_t_18 <X> T_13_17.lc_trk_g3_7
 (22 14)  (676 286)  (676 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (677 286)  (677 286)  routing T_13_17.sp4_v_t_18 <X> T_13_17.lc_trk_g3_7
 (26 14)  (680 286)  (680 286)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 286)  (681 286)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 286)  (683 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 286)  (684 286)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 286)  (685 286)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 286)  (686 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 286)  (687 286)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 286)  (690 286)  LC_7 Logic Functioning bit
 (37 14)  (691 286)  (691 286)  LC_7 Logic Functioning bit
 (38 14)  (692 286)  (692 286)  LC_7 Logic Functioning bit
 (39 14)  (693 286)  (693 286)  LC_7 Logic Functioning bit
 (40 14)  (694 286)  (694 286)  LC_7 Logic Functioning bit
 (41 14)  (695 286)  (695 286)  LC_7 Logic Functioning bit
 (42 14)  (696 286)  (696 286)  LC_7 Logic Functioning bit
 (43 14)  (697 286)  (697 286)  LC_7 Logic Functioning bit
 (17 15)  (671 287)  (671 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (676 287)  (676 287)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (677 287)  (677 287)  routing T_13_17.sp12_v_b_14 <X> T_13_17.lc_trk_g3_6
 (26 15)  (680 287)  (680 287)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 287)  (681 287)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 287)  (683 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 287)  (685 287)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (37 15)  (691 287)  (691 287)  LC_7 Logic Functioning bit
 (39 15)  (693 287)  (693 287)  LC_7 Logic Functioning bit
 (40 15)  (694 287)  (694 287)  LC_7 Logic Functioning bit
 (41 15)  (695 287)  (695 287)  LC_7 Logic Functioning bit
 (42 15)  (696 287)  (696 287)  LC_7 Logic Functioning bit
 (43 15)  (697 287)  (697 287)  LC_7 Logic Functioning bit


LogicTile_14_17

 (5 0)  (713 272)  (713 272)  routing T_14_17.sp4_v_t_37 <X> T_14_17.sp4_h_r_0
 (12 0)  (720 272)  (720 272)  routing T_14_17.sp4_v_b_2 <X> T_14_17.sp4_h_r_2
 (21 0)  (729 272)  (729 272)  routing T_14_17.sp4_v_b_11 <X> T_14_17.lc_trk_g0_3
 (22 0)  (730 272)  (730 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (731 272)  (731 272)  routing T_14_17.sp4_v_b_11 <X> T_14_17.lc_trk_g0_3
 (26 0)  (734 272)  (734 272)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 272)  (735 272)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 272)  (736 272)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 272)  (737 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 272)  (740 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 272)  (741 272)  routing T_14_17.lc_trk_g2_3 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 272)  (744 272)  LC_0 Logic Functioning bit
 (37 0)  (745 272)  (745 272)  LC_0 Logic Functioning bit
 (38 0)  (746 272)  (746 272)  LC_0 Logic Functioning bit
 (39 0)  (747 272)  (747 272)  LC_0 Logic Functioning bit
 (41 0)  (749 272)  (749 272)  LC_0 Logic Functioning bit
 (43 0)  (751 272)  (751 272)  LC_0 Logic Functioning bit
 (11 1)  (719 273)  (719 273)  routing T_14_17.sp4_v_b_2 <X> T_14_17.sp4_h_r_2
 (21 1)  (729 273)  (729 273)  routing T_14_17.sp4_v_b_11 <X> T_14_17.lc_trk_g0_3
 (22 1)  (730 273)  (730 273)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (732 273)  (732 273)  routing T_14_17.top_op_2 <X> T_14_17.lc_trk_g0_2
 (25 1)  (733 273)  (733 273)  routing T_14_17.top_op_2 <X> T_14_17.lc_trk_g0_2
 (28 1)  (736 273)  (736 273)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 273)  (737 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 273)  (738 273)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 273)  (739 273)  routing T_14_17.lc_trk_g2_3 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (744 273)  (744 273)  LC_0 Logic Functioning bit
 (38 1)  (746 273)  (746 273)  LC_0 Logic Functioning bit
 (0 2)  (708 274)  (708 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (1 2)  (709 274)  (709 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (2 2)  (710 274)  (710 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (734 274)  (734 274)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 274)  (735 274)  routing T_14_17.lc_trk_g1_3 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 274)  (737 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 274)  (740 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 274)  (741 274)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 274)  (742 274)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (37 2)  (745 274)  (745 274)  LC_1 Logic Functioning bit
 (38 2)  (746 274)  (746 274)  LC_1 Logic Functioning bit
 (39 2)  (747 274)  (747 274)  LC_1 Logic Functioning bit
 (41 2)  (749 274)  (749 274)  LC_1 Logic Functioning bit
 (45 2)  (753 274)  (753 274)  LC_1 Logic Functioning bit
 (53 2)  (761 274)  (761 274)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (19 3)  (727 275)  (727 275)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (28 3)  (736 275)  (736 275)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 275)  (737 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 275)  (738 275)  routing T_14_17.lc_trk_g1_3 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (32 3)  (740 275)  (740 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (742 275)  (742 275)  routing T_14_17.lc_trk_g1_0 <X> T_14_17.input_2_1
 (36 3)  (744 275)  (744 275)  LC_1 Logic Functioning bit
 (38 3)  (746 275)  (746 275)  LC_1 Logic Functioning bit
 (51 3)  (759 275)  (759 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (21 4)  (729 276)  (729 276)  routing T_14_17.sp4_h_r_11 <X> T_14_17.lc_trk_g1_3
 (22 4)  (730 276)  (730 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (731 276)  (731 276)  routing T_14_17.sp4_h_r_11 <X> T_14_17.lc_trk_g1_3
 (24 4)  (732 276)  (732 276)  routing T_14_17.sp4_h_r_11 <X> T_14_17.lc_trk_g1_3
 (26 4)  (734 276)  (734 276)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (32 4)  (740 276)  (740 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 276)  (741 276)  routing T_14_17.lc_trk_g3_0 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 276)  (742 276)  routing T_14_17.lc_trk_g3_0 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 276)  (744 276)  LC_2 Logic Functioning bit
 (37 4)  (745 276)  (745 276)  LC_2 Logic Functioning bit
 (39 4)  (747 276)  (747 276)  LC_2 Logic Functioning bit
 (43 4)  (751 276)  (751 276)  LC_2 Logic Functioning bit
 (17 5)  (725 277)  (725 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (22 5)  (730 277)  (730 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (28 5)  (736 277)  (736 277)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 277)  (737 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (740 277)  (740 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (741 277)  (741 277)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.input_2_2
 (35 5)  (743 277)  (743 277)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.input_2_2
 (36 5)  (744 277)  (744 277)  LC_2 Logic Functioning bit
 (37 5)  (745 277)  (745 277)  LC_2 Logic Functioning bit
 (38 5)  (746 277)  (746 277)  LC_2 Logic Functioning bit
 (42 5)  (750 277)  (750 277)  LC_2 Logic Functioning bit
 (46 5)  (754 277)  (754 277)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (21 6)  (729 278)  (729 278)  routing T_14_17.wire_logic_cluster/lc_7/out <X> T_14_17.lc_trk_g1_7
 (22 6)  (730 278)  (730 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (734 278)  (734 278)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 278)  (735 278)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 278)  (736 278)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 278)  (737 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 278)  (739 278)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 278)  (740 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 278)  (741 278)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 278)  (742 278)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (37 6)  (745 278)  (745 278)  LC_3 Logic Functioning bit
 (38 6)  (746 278)  (746 278)  LC_3 Logic Functioning bit
 (39 6)  (747 278)  (747 278)  LC_3 Logic Functioning bit
 (41 6)  (749 278)  (749 278)  LC_3 Logic Functioning bit
 (48 6)  (756 278)  (756 278)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (52 6)  (760 278)  (760 278)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (27 7)  (735 279)  (735 279)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 279)  (736 279)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 279)  (737 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 279)  (738 279)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (32 7)  (740 279)  (740 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (742 279)  (742 279)  routing T_14_17.lc_trk_g1_0 <X> T_14_17.input_2_3
 (36 7)  (744 279)  (744 279)  LC_3 Logic Functioning bit
 (38 7)  (746 279)  (746 279)  LC_3 Logic Functioning bit
 (5 8)  (713 280)  (713 280)  routing T_14_17.sp4_v_t_43 <X> T_14_17.sp4_h_r_6
 (12 8)  (720 280)  (720 280)  routing T_14_17.sp4_v_t_45 <X> T_14_17.sp4_h_r_8
 (21 8)  (729 280)  (729 280)  routing T_14_17.sp4_v_t_22 <X> T_14_17.lc_trk_g2_3
 (22 8)  (730 280)  (730 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (731 280)  (731 280)  routing T_14_17.sp4_v_t_22 <X> T_14_17.lc_trk_g2_3
 (28 8)  (736 280)  (736 280)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 280)  (737 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 280)  (738 280)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 280)  (739 280)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 280)  (740 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 280)  (741 280)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 280)  (742 280)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (47 8)  (755 280)  (755 280)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (51 8)  (759 280)  (759 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (17 9)  (725 281)  (725 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (21 9)  (729 281)  (729 281)  routing T_14_17.sp4_v_t_22 <X> T_14_17.lc_trk_g2_3
 (22 9)  (730 281)  (730 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (731 281)  (731 281)  routing T_14_17.sp4_v_b_42 <X> T_14_17.lc_trk_g2_2
 (24 9)  (732 281)  (732 281)  routing T_14_17.sp4_v_b_42 <X> T_14_17.lc_trk_g2_2
 (26 9)  (734 281)  (734 281)  routing T_14_17.lc_trk_g0_2 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 281)  (737 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 281)  (738 281)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 281)  (739 281)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (40 9)  (748 281)  (748 281)  LC_4 Logic Functioning bit
 (42 9)  (750 281)  (750 281)  LC_4 Logic Functioning bit
 (48 9)  (756 281)  (756 281)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (8 10)  (716 282)  (716 282)  routing T_14_17.sp4_v_t_36 <X> T_14_17.sp4_h_l_42
 (9 10)  (717 282)  (717 282)  routing T_14_17.sp4_v_t_36 <X> T_14_17.sp4_h_l_42
 (10 10)  (718 282)  (718 282)  routing T_14_17.sp4_v_t_36 <X> T_14_17.sp4_h_l_42
 (15 10)  (723 282)  (723 282)  routing T_14_17.sp4_v_t_32 <X> T_14_17.lc_trk_g2_5
 (16 10)  (724 282)  (724 282)  routing T_14_17.sp4_v_t_32 <X> T_14_17.lc_trk_g2_5
 (17 10)  (725 282)  (725 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (21 10)  (729 282)  (729 282)  routing T_14_17.wire_logic_cluster/lc_7/out <X> T_14_17.lc_trk_g2_7
 (22 10)  (730 282)  (730 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (14 11)  (722 283)  (722 283)  routing T_14_17.sp4_r_v_b_36 <X> T_14_17.lc_trk_g2_4
 (17 11)  (725 283)  (725 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (2 12)  (710 284)  (710 284)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (17 12)  (725 284)  (725 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 284)  (726 284)  routing T_14_17.wire_logic_cluster/lc_1/out <X> T_14_17.lc_trk_g3_1
 (22 12)  (730 284)  (730 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (731 284)  (731 284)  routing T_14_17.sp4_h_r_27 <X> T_14_17.lc_trk_g3_3
 (24 12)  (732 284)  (732 284)  routing T_14_17.sp4_h_r_27 <X> T_14_17.lc_trk_g3_3
 (29 12)  (737 284)  (737 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 284)  (739 284)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 284)  (740 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 284)  (741 284)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 284)  (742 284)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 284)  (743 284)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.input_2_6
 (36 12)  (744 284)  (744 284)  LC_6 Logic Functioning bit
 (37 12)  (745 284)  (745 284)  LC_6 Logic Functioning bit
 (39 12)  (747 284)  (747 284)  LC_6 Logic Functioning bit
 (43 12)  (751 284)  (751 284)  LC_6 Logic Functioning bit
 (45 12)  (753 284)  (753 284)  LC_6 Logic Functioning bit
 (4 13)  (712 285)  (712 285)  routing T_14_17.sp4_v_t_41 <X> T_14_17.sp4_h_r_9
 (14 13)  (722 285)  (722 285)  routing T_14_17.sp12_v_b_16 <X> T_14_17.lc_trk_g3_0
 (16 13)  (724 285)  (724 285)  routing T_14_17.sp12_v_b_16 <X> T_14_17.lc_trk_g3_0
 (17 13)  (725 285)  (725 285)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (21 13)  (729 285)  (729 285)  routing T_14_17.sp4_h_r_27 <X> T_14_17.lc_trk_g3_3
 (22 13)  (730 285)  (730 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (731 285)  (731 285)  routing T_14_17.sp4_h_l_15 <X> T_14_17.lc_trk_g3_2
 (24 13)  (732 285)  (732 285)  routing T_14_17.sp4_h_l_15 <X> T_14_17.lc_trk_g3_2
 (25 13)  (733 285)  (733 285)  routing T_14_17.sp4_h_l_15 <X> T_14_17.lc_trk_g3_2
 (28 13)  (736 285)  (736 285)  routing T_14_17.lc_trk_g2_0 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 285)  (737 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 285)  (738 285)  routing T_14_17.lc_trk_g0_3 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 285)  (739 285)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 285)  (740 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (741 285)  (741 285)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.input_2_6
 (34 13)  (742 285)  (742 285)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.input_2_6
 (35 13)  (743 285)  (743 285)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.input_2_6
 (36 13)  (744 285)  (744 285)  LC_6 Logic Functioning bit
 (38 13)  (746 285)  (746 285)  LC_6 Logic Functioning bit
 (16 14)  (724 286)  (724 286)  routing T_14_17.sp4_v_b_37 <X> T_14_17.lc_trk_g3_5
 (17 14)  (725 286)  (725 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (726 286)  (726 286)  routing T_14_17.sp4_v_b_37 <X> T_14_17.lc_trk_g3_5
 (22 14)  (730 286)  (730 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (733 286)  (733 286)  routing T_14_17.wire_logic_cluster/lc_6/out <X> T_14_17.lc_trk_g3_6
 (27 14)  (735 286)  (735 286)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 286)  (737 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 286)  (738 286)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 286)  (740 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 286)  (741 286)  routing T_14_17.lc_trk_g2_0 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 286)  (744 286)  LC_7 Logic Functioning bit
 (41 14)  (749 286)  (749 286)  LC_7 Logic Functioning bit
 (43 14)  (751 286)  (751 286)  LC_7 Logic Functioning bit
 (45 14)  (753 286)  (753 286)  LC_7 Logic Functioning bit
 (14 15)  (722 287)  (722 287)  routing T_14_17.sp4_r_v_b_44 <X> T_14_17.lc_trk_g3_4
 (17 15)  (725 287)  (725 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (726 287)  (726 287)  routing T_14_17.sp4_v_b_37 <X> T_14_17.lc_trk_g3_5
 (22 15)  (730 287)  (730 287)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (734 287)  (734 287)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 287)  (735 287)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 287)  (737 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 287)  (738 287)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (32 15)  (740 287)  (740 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (743 287)  (743 287)  routing T_14_17.lc_trk_g0_3 <X> T_14_17.input_2_7
 (37 15)  (745 287)  (745 287)  LC_7 Logic Functioning bit
 (41 15)  (749 287)  (749 287)  LC_7 Logic Functioning bit
 (43 15)  (751 287)  (751 287)  LC_7 Logic Functioning bit


LogicTile_15_17

 (0 0)  (762 272)  (762 272)  Negative Clock bit

 (6 0)  (768 272)  (768 272)  routing T_15_17.sp4_h_r_7 <X> T_15_17.sp4_v_b_0
 (14 0)  (776 272)  (776 272)  routing T_15_17.wire_logic_cluster/lc_0/out <X> T_15_17.lc_trk_g0_0
 (28 0)  (790 272)  (790 272)  routing T_15_17.lc_trk_g2_5 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 272)  (791 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 272)  (792 272)  routing T_15_17.lc_trk_g2_5 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (36 0)  (798 272)  (798 272)  LC_0 Logic Functioning bit
 (39 0)  (801 272)  (801 272)  LC_0 Logic Functioning bit
 (41 0)  (803 272)  (803 272)  LC_0 Logic Functioning bit
 (42 0)  (804 272)  (804 272)  LC_0 Logic Functioning bit
 (44 0)  (806 272)  (806 272)  LC_0 Logic Functioning bit
 (45 0)  (807 272)  (807 272)  LC_0 Logic Functioning bit
 (52 0)  (814 272)  (814 272)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (9 1)  (771 273)  (771 273)  routing T_15_17.sp4_v_t_36 <X> T_15_17.sp4_v_b_1
 (17 1)  (779 273)  (779 273)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (784 273)  (784 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (785 273)  (785 273)  routing T_15_17.sp4_v_b_18 <X> T_15_17.lc_trk_g0_2
 (24 1)  (786 273)  (786 273)  routing T_15_17.sp4_v_b_18 <X> T_15_17.lc_trk_g0_2
 (32 1)  (794 273)  (794 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (798 273)  (798 273)  LC_0 Logic Functioning bit
 (39 1)  (801 273)  (801 273)  LC_0 Logic Functioning bit
 (41 1)  (803 273)  (803 273)  LC_0 Logic Functioning bit
 (42 1)  (804 273)  (804 273)  LC_0 Logic Functioning bit
 (0 2)  (762 274)  (762 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (1 2)  (763 274)  (763 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (2 2)  (764 274)  (764 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (773 274)  (773 274)  routing T_15_17.sp4_v_b_11 <X> T_15_17.sp4_v_t_39
 (27 2)  (789 274)  (789 274)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 274)  (790 274)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 274)  (791 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 274)  (794 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 274)  (798 274)  LC_1 Logic Functioning bit
 (39 2)  (801 274)  (801 274)  LC_1 Logic Functioning bit
 (41 2)  (803 274)  (803 274)  LC_1 Logic Functioning bit
 (42 2)  (804 274)  (804 274)  LC_1 Logic Functioning bit
 (44 2)  (806 274)  (806 274)  LC_1 Logic Functioning bit
 (45 2)  (807 274)  (807 274)  LC_1 Logic Functioning bit
 (47 2)  (809 274)  (809 274)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (8 3)  (770 275)  (770 275)  routing T_15_17.sp4_h_r_7 <X> T_15_17.sp4_v_t_36
 (9 3)  (771 275)  (771 275)  routing T_15_17.sp4_h_r_7 <X> T_15_17.sp4_v_t_36
 (10 3)  (772 275)  (772 275)  routing T_15_17.sp4_h_r_7 <X> T_15_17.sp4_v_t_36
 (12 3)  (774 275)  (774 275)  routing T_15_17.sp4_v_b_11 <X> T_15_17.sp4_v_t_39
 (13 3)  (775 275)  (775 275)  routing T_15_17.sp4_v_b_9 <X> T_15_17.sp4_h_l_39
 (36 3)  (798 275)  (798 275)  LC_1 Logic Functioning bit
 (39 3)  (801 275)  (801 275)  LC_1 Logic Functioning bit
 (41 3)  (803 275)  (803 275)  LC_1 Logic Functioning bit
 (42 3)  (804 275)  (804 275)  LC_1 Logic Functioning bit
 (1 4)  (763 276)  (763 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (783 276)  (783 276)  routing T_15_17.wire_logic_cluster/lc_3/out <X> T_15_17.lc_trk_g1_3
 (22 4)  (784 276)  (784 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (787 276)  (787 276)  routing T_15_17.wire_logic_cluster/lc_2/out <X> T_15_17.lc_trk_g1_2
 (27 4)  (789 276)  (789 276)  routing T_15_17.lc_trk_g1_2 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 276)  (791 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 276)  (794 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 276)  (798 276)  LC_2 Logic Functioning bit
 (39 4)  (801 276)  (801 276)  LC_2 Logic Functioning bit
 (41 4)  (803 276)  (803 276)  LC_2 Logic Functioning bit
 (42 4)  (804 276)  (804 276)  LC_2 Logic Functioning bit
 (44 4)  (806 276)  (806 276)  LC_2 Logic Functioning bit
 (45 4)  (807 276)  (807 276)  LC_2 Logic Functioning bit
 (51 4)  (813 276)  (813 276)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (1 5)  (763 277)  (763 277)  routing T_15_17.lc_trk_g0_2 <X> T_15_17.wire_logic_cluster/lc_7/cen
 (22 5)  (784 277)  (784 277)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (792 277)  (792 277)  routing T_15_17.lc_trk_g1_2 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (36 5)  (798 277)  (798 277)  LC_2 Logic Functioning bit
 (39 5)  (801 277)  (801 277)  LC_2 Logic Functioning bit
 (41 5)  (803 277)  (803 277)  LC_2 Logic Functioning bit
 (42 5)  (804 277)  (804 277)  LC_2 Logic Functioning bit
 (11 6)  (773 278)  (773 278)  routing T_15_17.sp4_v_b_9 <X> T_15_17.sp4_v_t_40
 (13 6)  (775 278)  (775 278)  routing T_15_17.sp4_v_b_9 <X> T_15_17.sp4_v_t_40
 (17 6)  (779 278)  (779 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (25 6)  (787 278)  (787 278)  routing T_15_17.wire_logic_cluster/lc_6/out <X> T_15_17.lc_trk_g1_6
 (27 6)  (789 278)  (789 278)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 278)  (791 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 278)  (794 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (798 278)  (798 278)  LC_3 Logic Functioning bit
 (39 6)  (801 278)  (801 278)  LC_3 Logic Functioning bit
 (41 6)  (803 278)  (803 278)  LC_3 Logic Functioning bit
 (42 6)  (804 278)  (804 278)  LC_3 Logic Functioning bit
 (44 6)  (806 278)  (806 278)  LC_3 Logic Functioning bit
 (45 6)  (807 278)  (807 278)  LC_3 Logic Functioning bit
 (47 6)  (809 278)  (809 278)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (52 6)  (814 278)  (814 278)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (18 7)  (780 279)  (780 279)  routing T_15_17.sp4_r_v_b_29 <X> T_15_17.lc_trk_g1_5
 (22 7)  (784 279)  (784 279)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (792 279)  (792 279)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (36 7)  (798 279)  (798 279)  LC_3 Logic Functioning bit
 (39 7)  (801 279)  (801 279)  LC_3 Logic Functioning bit
 (41 7)  (803 279)  (803 279)  LC_3 Logic Functioning bit
 (42 7)  (804 279)  (804 279)  LC_3 Logic Functioning bit
 (4 8)  (766 280)  (766 280)  routing T_15_17.sp4_v_t_47 <X> T_15_17.sp4_v_b_6
 (6 8)  (768 280)  (768 280)  routing T_15_17.sp4_v_t_47 <X> T_15_17.sp4_v_b_6
 (27 8)  (789 280)  (789 280)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 280)  (790 280)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 280)  (791 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 280)  (792 280)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 280)  (794 280)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (798 280)  (798 280)  LC_4 Logic Functioning bit
 (39 8)  (801 280)  (801 280)  LC_4 Logic Functioning bit
 (41 8)  (803 280)  (803 280)  LC_4 Logic Functioning bit
 (42 8)  (804 280)  (804 280)  LC_4 Logic Functioning bit
 (44 8)  (806 280)  (806 280)  LC_4 Logic Functioning bit
 (45 8)  (807 280)  (807 280)  LC_4 Logic Functioning bit
 (47 8)  (809 280)  (809 280)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (36 9)  (798 281)  (798 281)  LC_4 Logic Functioning bit
 (39 9)  (801 281)  (801 281)  LC_4 Logic Functioning bit
 (41 9)  (803 281)  (803 281)  LC_4 Logic Functioning bit
 (42 9)  (804 281)  (804 281)  LC_4 Logic Functioning bit
 (52 9)  (814 281)  (814 281)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (12 10)  (774 282)  (774 282)  routing T_15_17.sp4_v_b_8 <X> T_15_17.sp4_h_l_45
 (17 10)  (779 282)  (779 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (27 10)  (789 282)  (789 282)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 282)  (790 282)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 282)  (791 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 282)  (792 282)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 282)  (794 282)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (798 282)  (798 282)  LC_5 Logic Functioning bit
 (39 10)  (801 282)  (801 282)  LC_5 Logic Functioning bit
 (41 10)  (803 282)  (803 282)  LC_5 Logic Functioning bit
 (42 10)  (804 282)  (804 282)  LC_5 Logic Functioning bit
 (44 10)  (806 282)  (806 282)  LC_5 Logic Functioning bit
 (45 10)  (807 282)  (807 282)  LC_5 Logic Functioning bit
 (47 10)  (809 282)  (809 282)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (52 10)  (814 282)  (814 282)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (36 11)  (798 283)  (798 283)  LC_5 Logic Functioning bit
 (39 11)  (801 283)  (801 283)  LC_5 Logic Functioning bit
 (41 11)  (803 283)  (803 283)  LC_5 Logic Functioning bit
 (42 11)  (804 283)  (804 283)  LC_5 Logic Functioning bit
 (17 12)  (779 284)  (779 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 284)  (780 284)  routing T_15_17.wire_logic_cluster/lc_1/out <X> T_15_17.lc_trk_g3_1
 (27 12)  (789 284)  (789 284)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 284)  (791 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 284)  (792 284)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 284)  (794 284)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (798 284)  (798 284)  LC_6 Logic Functioning bit
 (39 12)  (801 284)  (801 284)  LC_6 Logic Functioning bit
 (41 12)  (803 284)  (803 284)  LC_6 Logic Functioning bit
 (42 12)  (804 284)  (804 284)  LC_6 Logic Functioning bit
 (44 12)  (806 284)  (806 284)  LC_6 Logic Functioning bit
 (45 12)  (807 284)  (807 284)  LC_6 Logic Functioning bit
 (47 12)  (809 284)  (809 284)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (30 13)  (792 285)  (792 285)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (36 13)  (798 285)  (798 285)  LC_6 Logic Functioning bit
 (39 13)  (801 285)  (801 285)  LC_6 Logic Functioning bit
 (41 13)  (803 285)  (803 285)  LC_6 Logic Functioning bit
 (42 13)  (804 285)  (804 285)  LC_6 Logic Functioning bit
 (48 13)  (810 285)  (810 285)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (1 14)  (763 286)  (763 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (4 14)  (766 286)  (766 286)  routing T_15_17.sp4_h_r_9 <X> T_15_17.sp4_v_t_44
 (11 14)  (773 286)  (773 286)  routing T_15_17.sp4_v_b_8 <X> T_15_17.sp4_v_t_46
 (14 14)  (776 286)  (776 286)  routing T_15_17.wire_logic_cluster/lc_4/out <X> T_15_17.lc_trk_g3_4
 (17 14)  (779 286)  (779 286)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (780 286)  (780 286)  routing T_15_17.wire_logic_cluster/lc_5/out <X> T_15_17.lc_trk_g3_5
 (21 14)  (783 286)  (783 286)  routing T_15_17.wire_logic_cluster/lc_7/out <X> T_15_17.lc_trk_g3_7
 (22 14)  (784 286)  (784 286)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (789 286)  (789 286)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 286)  (790 286)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 286)  (791 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 286)  (792 286)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 286)  (794 286)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (798 286)  (798 286)  LC_7 Logic Functioning bit
 (39 14)  (801 286)  (801 286)  LC_7 Logic Functioning bit
 (41 14)  (803 286)  (803 286)  LC_7 Logic Functioning bit
 (42 14)  (804 286)  (804 286)  LC_7 Logic Functioning bit
 (44 14)  (806 286)  (806 286)  LC_7 Logic Functioning bit
 (45 14)  (807 286)  (807 286)  LC_7 Logic Functioning bit
 (47 14)  (809 286)  (809 286)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (0 15)  (762 287)  (762 287)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 287)  (763 287)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.wire_logic_cluster/lc_7/s_r
 (5 15)  (767 287)  (767 287)  routing T_15_17.sp4_h_r_9 <X> T_15_17.sp4_v_t_44
 (12 15)  (774 287)  (774 287)  routing T_15_17.sp4_v_b_8 <X> T_15_17.sp4_v_t_46
 (17 15)  (779 287)  (779 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (792 287)  (792 287)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (36 15)  (798 287)  (798 287)  LC_7 Logic Functioning bit
 (39 15)  (801 287)  (801 287)  LC_7 Logic Functioning bit
 (41 15)  (803 287)  (803 287)  LC_7 Logic Functioning bit
 (42 15)  (804 287)  (804 287)  LC_7 Logic Functioning bit


LogicTile_16_17

 (4 0)  (820 272)  (820 272)  routing T_16_17.sp4_h_l_43 <X> T_16_17.sp4_v_b_0
 (6 0)  (822 272)  (822 272)  routing T_16_17.sp4_h_l_43 <X> T_16_17.sp4_v_b_0
 (8 0)  (824 272)  (824 272)  routing T_16_17.sp4_v_b_1 <X> T_16_17.sp4_h_r_1
 (9 0)  (825 272)  (825 272)  routing T_16_17.sp4_v_b_1 <X> T_16_17.sp4_h_r_1
 (25 0)  (841 272)  (841 272)  routing T_16_17.wire_logic_cluster/lc_2/out <X> T_16_17.lc_trk_g0_2
 (26 0)  (842 272)  (842 272)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 272)  (843 272)  routing T_16_17.lc_trk_g1_0 <X> T_16_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 272)  (845 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 272)  (848 272)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (852 272)  (852 272)  LC_0 Logic Functioning bit
 (38 0)  (854 272)  (854 272)  LC_0 Logic Functioning bit
 (39 0)  (855 272)  (855 272)  LC_0 Logic Functioning bit
 (41 0)  (857 272)  (857 272)  LC_0 Logic Functioning bit
 (42 0)  (858 272)  (858 272)  LC_0 Logic Functioning bit
 (43 0)  (859 272)  (859 272)  LC_0 Logic Functioning bit
 (44 0)  (860 272)  (860 272)  LC_0 Logic Functioning bit
 (45 0)  (861 272)  (861 272)  LC_0 Logic Functioning bit
 (47 0)  (863 272)  (863 272)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (5 1)  (821 273)  (821 273)  routing T_16_17.sp4_h_l_43 <X> T_16_17.sp4_v_b_0
 (14 1)  (830 273)  (830 273)  routing T_16_17.sp4_h_r_0 <X> T_16_17.lc_trk_g0_0
 (15 1)  (831 273)  (831 273)  routing T_16_17.sp4_h_r_0 <X> T_16_17.lc_trk_g0_0
 (16 1)  (832 273)  (832 273)  routing T_16_17.sp4_h_r_0 <X> T_16_17.lc_trk_g0_0
 (17 1)  (833 273)  (833 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (838 273)  (838 273)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (843 273)  (843 273)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 273)  (844 273)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 273)  (845 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 273)  (848 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (849 273)  (849 273)  routing T_16_17.lc_trk_g2_0 <X> T_16_17.input_2_0
 (39 1)  (855 273)  (855 273)  LC_0 Logic Functioning bit
 (42 1)  (858 273)  (858 273)  LC_0 Logic Functioning bit
 (50 1)  (866 273)  (866 273)  Carry_In_Mux bit 

 (0 2)  (816 274)  (816 274)  routing T_16_17.glb_netwk_6 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (1 2)  (817 274)  (817 274)  routing T_16_17.glb_netwk_6 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (2 2)  (818 274)  (818 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (820 274)  (820 274)  routing T_16_17.sp4_h_r_0 <X> T_16_17.sp4_v_t_37
 (9 2)  (825 274)  (825 274)  routing T_16_17.sp4_v_b_1 <X> T_16_17.sp4_h_l_36
 (14 2)  (830 274)  (830 274)  routing T_16_17.sp4_h_l_1 <X> T_16_17.lc_trk_g0_4
 (17 2)  (833 274)  (833 274)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (834 274)  (834 274)  routing T_16_17.wire_logic_cluster/lc_5/out <X> T_16_17.lc_trk_g0_5
 (22 2)  (838 274)  (838 274)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (839 274)  (839 274)  routing T_16_17.sp12_h_r_23 <X> T_16_17.lc_trk_g0_7
 (29 2)  (845 274)  (845 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 274)  (848 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (852 274)  (852 274)  LC_1 Logic Functioning bit
 (38 2)  (854 274)  (854 274)  LC_1 Logic Functioning bit
 (39 2)  (855 274)  (855 274)  LC_1 Logic Functioning bit
 (41 2)  (857 274)  (857 274)  LC_1 Logic Functioning bit
 (42 2)  (858 274)  (858 274)  LC_1 Logic Functioning bit
 (43 2)  (859 274)  (859 274)  LC_1 Logic Functioning bit
 (44 2)  (860 274)  (860 274)  LC_1 Logic Functioning bit
 (45 2)  (861 274)  (861 274)  LC_1 Logic Functioning bit
 (47 2)  (863 274)  (863 274)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (5 3)  (821 275)  (821 275)  routing T_16_17.sp4_h_r_0 <X> T_16_17.sp4_v_t_37
 (15 3)  (831 275)  (831 275)  routing T_16_17.sp4_h_l_1 <X> T_16_17.lc_trk_g0_4
 (16 3)  (832 275)  (832 275)  routing T_16_17.sp4_h_l_1 <X> T_16_17.lc_trk_g0_4
 (17 3)  (833 275)  (833 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (21 3)  (837 275)  (837 275)  routing T_16_17.sp12_h_r_23 <X> T_16_17.lc_trk_g0_7
 (26 3)  (842 275)  (842 275)  routing T_16_17.lc_trk_g2_3 <X> T_16_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 275)  (844 275)  routing T_16_17.lc_trk_g2_3 <X> T_16_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 275)  (845 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (848 275)  (848 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (849 275)  (849 275)  routing T_16_17.lc_trk_g2_1 <X> T_16_17.input_2_1
 (39 3)  (855 275)  (855 275)  LC_1 Logic Functioning bit
 (42 3)  (858 275)  (858 275)  LC_1 Logic Functioning bit
 (0 4)  (816 276)  (816 276)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_7/cen
 (1 4)  (817 276)  (817 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (4 4)  (820 276)  (820 276)  routing T_16_17.sp4_v_t_42 <X> T_16_17.sp4_v_b_3
 (6 4)  (822 276)  (822 276)  routing T_16_17.sp4_v_t_42 <X> T_16_17.sp4_v_b_3
 (10 4)  (826 276)  (826 276)  routing T_16_17.sp4_v_t_46 <X> T_16_17.sp4_h_r_4
 (11 4)  (827 276)  (827 276)  routing T_16_17.sp4_h_r_0 <X> T_16_17.sp4_v_b_5
 (21 4)  (837 276)  (837 276)  routing T_16_17.sp4_h_r_11 <X> T_16_17.lc_trk_g1_3
 (22 4)  (838 276)  (838 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (839 276)  (839 276)  routing T_16_17.sp4_h_r_11 <X> T_16_17.lc_trk_g1_3
 (24 4)  (840 276)  (840 276)  routing T_16_17.sp4_h_r_11 <X> T_16_17.lc_trk_g1_3
 (26 4)  (842 276)  (842 276)  routing T_16_17.lc_trk_g1_5 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 276)  (843 276)  routing T_16_17.lc_trk_g1_0 <X> T_16_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 276)  (845 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 276)  (848 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (852 276)  (852 276)  LC_2 Logic Functioning bit
 (38 4)  (854 276)  (854 276)  LC_2 Logic Functioning bit
 (39 4)  (855 276)  (855 276)  LC_2 Logic Functioning bit
 (41 4)  (857 276)  (857 276)  LC_2 Logic Functioning bit
 (42 4)  (858 276)  (858 276)  LC_2 Logic Functioning bit
 (43 4)  (859 276)  (859 276)  LC_2 Logic Functioning bit
 (44 4)  (860 276)  (860 276)  LC_2 Logic Functioning bit
 (45 4)  (861 276)  (861 276)  LC_2 Logic Functioning bit
 (53 4)  (869 276)  (869 276)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (0 5)  (816 277)  (816 277)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_7/cen
 (1 5)  (817 277)  (817 277)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_7/cen
 (14 5)  (830 277)  (830 277)  routing T_16_17.sp4_h_r_0 <X> T_16_17.lc_trk_g1_0
 (15 5)  (831 277)  (831 277)  routing T_16_17.sp4_h_r_0 <X> T_16_17.lc_trk_g1_0
 (16 5)  (832 277)  (832 277)  routing T_16_17.sp4_h_r_0 <X> T_16_17.lc_trk_g1_0
 (17 5)  (833 277)  (833 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (27 5)  (843 277)  (843 277)  routing T_16_17.lc_trk_g1_5 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 277)  (845 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (848 277)  (848 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (851 277)  (851 277)  routing T_16_17.lc_trk_g0_2 <X> T_16_17.input_2_2
 (39 5)  (855 277)  (855 277)  LC_2 Logic Functioning bit
 (42 5)  (858 277)  (858 277)  LC_2 Logic Functioning bit
 (4 6)  (820 278)  (820 278)  routing T_16_17.sp4_h_r_3 <X> T_16_17.sp4_v_t_38
 (5 6)  (821 278)  (821 278)  routing T_16_17.sp4_v_t_44 <X> T_16_17.sp4_h_l_38
 (15 6)  (831 278)  (831 278)  routing T_16_17.sp4_h_r_13 <X> T_16_17.lc_trk_g1_5
 (16 6)  (832 278)  (832 278)  routing T_16_17.sp4_h_r_13 <X> T_16_17.lc_trk_g1_5
 (17 6)  (833 278)  (833 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (834 278)  (834 278)  routing T_16_17.sp4_h_r_13 <X> T_16_17.lc_trk_g1_5
 (25 6)  (841 278)  (841 278)  routing T_16_17.sp4_h_l_11 <X> T_16_17.lc_trk_g1_6
 (29 6)  (845 278)  (845 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 278)  (848 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (851 278)  (851 278)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.input_2_3
 (36 6)  (852 278)  (852 278)  LC_3 Logic Functioning bit
 (38 6)  (854 278)  (854 278)  LC_3 Logic Functioning bit
 (39 6)  (855 278)  (855 278)  LC_3 Logic Functioning bit
 (41 6)  (857 278)  (857 278)  LC_3 Logic Functioning bit
 (42 6)  (858 278)  (858 278)  LC_3 Logic Functioning bit
 (43 6)  (859 278)  (859 278)  LC_3 Logic Functioning bit
 (44 6)  (860 278)  (860 278)  LC_3 Logic Functioning bit
 (45 6)  (861 278)  (861 278)  LC_3 Logic Functioning bit
 (46 6)  (862 278)  (862 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (4 7)  (820 279)  (820 279)  routing T_16_17.sp4_v_t_44 <X> T_16_17.sp4_h_l_38
 (5 7)  (821 279)  (821 279)  routing T_16_17.sp4_h_r_3 <X> T_16_17.sp4_v_t_38
 (6 7)  (822 279)  (822 279)  routing T_16_17.sp4_v_t_44 <X> T_16_17.sp4_h_l_38
 (22 7)  (838 279)  (838 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (839 279)  (839 279)  routing T_16_17.sp4_h_l_11 <X> T_16_17.lc_trk_g1_6
 (24 7)  (840 279)  (840 279)  routing T_16_17.sp4_h_l_11 <X> T_16_17.lc_trk_g1_6
 (25 7)  (841 279)  (841 279)  routing T_16_17.sp4_h_l_11 <X> T_16_17.lc_trk_g1_6
 (27 7)  (843 279)  (843 279)  routing T_16_17.lc_trk_g3_0 <X> T_16_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 279)  (844 279)  routing T_16_17.lc_trk_g3_0 <X> T_16_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 279)  (845 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (32 7)  (848 279)  (848 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (850 279)  (850 279)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.input_2_3
 (35 7)  (851 279)  (851 279)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.input_2_3
 (39 7)  (855 279)  (855 279)  LC_3 Logic Functioning bit
 (42 7)  (858 279)  (858 279)  LC_3 Logic Functioning bit
 (10 8)  (826 280)  (826 280)  routing T_16_17.sp4_v_t_39 <X> T_16_17.sp4_h_r_7
 (14 8)  (830 280)  (830 280)  routing T_16_17.wire_logic_cluster/lc_0/out <X> T_16_17.lc_trk_g2_0
 (17 8)  (833 280)  (833 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (834 280)  (834 280)  routing T_16_17.wire_logic_cluster/lc_1/out <X> T_16_17.lc_trk_g2_1
 (21 8)  (837 280)  (837 280)  routing T_16_17.sp4_v_t_22 <X> T_16_17.lc_trk_g2_3
 (22 8)  (838 280)  (838 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (839 280)  (839 280)  routing T_16_17.sp4_v_t_22 <X> T_16_17.lc_trk_g2_3
 (27 8)  (843 280)  (843 280)  routing T_16_17.lc_trk_g1_0 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 280)  (845 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 280)  (848 280)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (851 280)  (851 280)  routing T_16_17.lc_trk_g2_4 <X> T_16_17.input_2_4
 (36 8)  (852 280)  (852 280)  LC_4 Logic Functioning bit
 (38 8)  (854 280)  (854 280)  LC_4 Logic Functioning bit
 (39 8)  (855 280)  (855 280)  LC_4 Logic Functioning bit
 (41 8)  (857 280)  (857 280)  LC_4 Logic Functioning bit
 (42 8)  (858 280)  (858 280)  LC_4 Logic Functioning bit
 (43 8)  (859 280)  (859 280)  LC_4 Logic Functioning bit
 (44 8)  (860 280)  (860 280)  LC_4 Logic Functioning bit
 (45 8)  (861 280)  (861 280)  LC_4 Logic Functioning bit
 (47 8)  (863 280)  (863 280)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (4 9)  (820 281)  (820 281)  routing T_16_17.sp4_h_l_47 <X> T_16_17.sp4_h_r_6
 (6 9)  (822 281)  (822 281)  routing T_16_17.sp4_h_l_47 <X> T_16_17.sp4_h_r_6
 (17 9)  (833 281)  (833 281)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (21 9)  (837 281)  (837 281)  routing T_16_17.sp4_v_t_22 <X> T_16_17.lc_trk_g2_3
 (26 9)  (842 281)  (842 281)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 281)  (843 281)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 281)  (845 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (848 281)  (848 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (849 281)  (849 281)  routing T_16_17.lc_trk_g2_4 <X> T_16_17.input_2_4
 (39 9)  (855 281)  (855 281)  LC_4 Logic Functioning bit
 (42 9)  (858 281)  (858 281)  LC_4 Logic Functioning bit
 (14 10)  (830 282)  (830 282)  routing T_16_17.wire_logic_cluster/lc_4/out <X> T_16_17.lc_trk_g2_4
 (21 10)  (837 282)  (837 282)  routing T_16_17.wire_logic_cluster/lc_7/out <X> T_16_17.lc_trk_g2_7
 (22 10)  (838 282)  (838 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (841 282)  (841 282)  routing T_16_17.wire_logic_cluster/lc_6/out <X> T_16_17.lc_trk_g2_6
 (26 10)  (842 282)  (842 282)  routing T_16_17.lc_trk_g0_7 <X> T_16_17.wire_logic_cluster/lc_5/in_0
 (29 10)  (845 282)  (845 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (848 282)  (848 282)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (851 282)  (851 282)  routing T_16_17.lc_trk_g0_5 <X> T_16_17.input_2_5
 (36 10)  (852 282)  (852 282)  LC_5 Logic Functioning bit
 (38 10)  (854 282)  (854 282)  LC_5 Logic Functioning bit
 (39 10)  (855 282)  (855 282)  LC_5 Logic Functioning bit
 (41 10)  (857 282)  (857 282)  LC_5 Logic Functioning bit
 (42 10)  (858 282)  (858 282)  LC_5 Logic Functioning bit
 (43 10)  (859 282)  (859 282)  LC_5 Logic Functioning bit
 (44 10)  (860 282)  (860 282)  LC_5 Logic Functioning bit
 (45 10)  (861 282)  (861 282)  LC_5 Logic Functioning bit
 (17 11)  (833 283)  (833 283)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (838 283)  (838 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (842 283)  (842 283)  routing T_16_17.lc_trk_g0_7 <X> T_16_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 283)  (845 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (848 283)  (848 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (39 11)  (855 283)  (855 283)  LC_5 Logic Functioning bit
 (42 11)  (858 283)  (858 283)  LC_5 Logic Functioning bit
 (46 11)  (862 283)  (862 283)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (14 12)  (830 284)  (830 284)  routing T_16_17.sp4_v_t_21 <X> T_16_17.lc_trk_g3_0
 (22 12)  (838 284)  (838 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (839 284)  (839 284)  routing T_16_17.sp4_h_r_27 <X> T_16_17.lc_trk_g3_3
 (24 12)  (840 284)  (840 284)  routing T_16_17.sp4_h_r_27 <X> T_16_17.lc_trk_g3_3
 (26 12)  (842 284)  (842 284)  routing T_16_17.lc_trk_g0_4 <X> T_16_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (843 284)  (843 284)  routing T_16_17.lc_trk_g1_0 <X> T_16_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 284)  (845 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 284)  (848 284)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (851 284)  (851 284)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.input_2_6
 (36 12)  (852 284)  (852 284)  LC_6 Logic Functioning bit
 (38 12)  (854 284)  (854 284)  LC_6 Logic Functioning bit
 (39 12)  (855 284)  (855 284)  LC_6 Logic Functioning bit
 (41 12)  (857 284)  (857 284)  LC_6 Logic Functioning bit
 (42 12)  (858 284)  (858 284)  LC_6 Logic Functioning bit
 (43 12)  (859 284)  (859 284)  LC_6 Logic Functioning bit
 (44 12)  (860 284)  (860 284)  LC_6 Logic Functioning bit
 (45 12)  (861 284)  (861 284)  LC_6 Logic Functioning bit
 (51 12)  (867 284)  (867 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (830 285)  (830 285)  routing T_16_17.sp4_v_t_21 <X> T_16_17.lc_trk_g3_0
 (16 13)  (832 285)  (832 285)  routing T_16_17.sp4_v_t_21 <X> T_16_17.lc_trk_g3_0
 (17 13)  (833 285)  (833 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (21 13)  (837 285)  (837 285)  routing T_16_17.sp4_h_r_27 <X> T_16_17.lc_trk_g3_3
 (29 13)  (845 285)  (845 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (848 285)  (848 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (849 285)  (849 285)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.input_2_6
 (35 13)  (851 285)  (851 285)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.input_2_6
 (39 13)  (855 285)  (855 285)  LC_6 Logic Functioning bit
 (42 13)  (858 285)  (858 285)  LC_6 Logic Functioning bit
 (12 14)  (828 286)  (828 286)  routing T_16_17.sp4_v_b_11 <X> T_16_17.sp4_h_l_46
 (15 14)  (831 286)  (831 286)  routing T_16_17.sp4_h_l_16 <X> T_16_17.lc_trk_g3_5
 (16 14)  (832 286)  (832 286)  routing T_16_17.sp4_h_l_16 <X> T_16_17.lc_trk_g3_5
 (17 14)  (833 286)  (833 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (25 14)  (841 286)  (841 286)  routing T_16_17.sp12_v_b_6 <X> T_16_17.lc_trk_g3_6
 (26 14)  (842 286)  (842 286)  routing T_16_17.lc_trk_g3_6 <X> T_16_17.wire_logic_cluster/lc_7/in_0
 (29 14)  (845 286)  (845 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 286)  (848 286)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (851 286)  (851 286)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.input_2_7
 (36 14)  (852 286)  (852 286)  LC_7 Logic Functioning bit
 (38 14)  (854 286)  (854 286)  LC_7 Logic Functioning bit
 (39 14)  (855 286)  (855 286)  LC_7 Logic Functioning bit
 (41 14)  (857 286)  (857 286)  LC_7 Logic Functioning bit
 (42 14)  (858 286)  (858 286)  LC_7 Logic Functioning bit
 (43 14)  (859 286)  (859 286)  LC_7 Logic Functioning bit
 (44 14)  (860 286)  (860 286)  LC_7 Logic Functioning bit
 (45 14)  (861 286)  (861 286)  LC_7 Logic Functioning bit
 (18 15)  (834 287)  (834 287)  routing T_16_17.sp4_h_l_16 <X> T_16_17.lc_trk_g3_5
 (22 15)  (838 287)  (838 287)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (840 287)  (840 287)  routing T_16_17.sp12_v_b_6 <X> T_16_17.lc_trk_g3_6
 (25 15)  (841 287)  (841 287)  routing T_16_17.sp12_v_b_6 <X> T_16_17.lc_trk_g3_6
 (26 15)  (842 287)  (842 287)  routing T_16_17.lc_trk_g3_6 <X> T_16_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (843 287)  (843 287)  routing T_16_17.lc_trk_g3_6 <X> T_16_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 287)  (844 287)  routing T_16_17.lc_trk_g3_6 <X> T_16_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 287)  (845 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (32 15)  (848 287)  (848 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (849 287)  (849 287)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.input_2_7
 (35 15)  (851 287)  (851 287)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.input_2_7
 (39 15)  (855 287)  (855 287)  LC_7 Logic Functioning bit
 (42 15)  (858 287)  (858 287)  LC_7 Logic Functioning bit
 (46 15)  (862 287)  (862 287)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_17_17

 (8 0)  (882 272)  (882 272)  routing T_17_17.sp4_h_l_36 <X> T_17_17.sp4_h_r_1
 (11 0)  (885 272)  (885 272)  routing T_17_17.sp4_v_t_43 <X> T_17_17.sp4_v_b_2
 (12 0)  (886 272)  (886 272)  routing T_17_17.sp4_h_l_46 <X> T_17_17.sp4_h_r_2
 (13 0)  (887 272)  (887 272)  routing T_17_17.sp4_v_t_43 <X> T_17_17.sp4_v_b_2
 (17 0)  (891 272)  (891 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (22 0)  (896 272)  (896 272)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (898 272)  (898 272)  routing T_17_17.bot_op_3 <X> T_17_17.lc_trk_g0_3
 (29 0)  (903 272)  (903 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 272)  (905 272)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 272)  (906 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 272)  (907 272)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 272)  (908 272)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 272)  (910 272)  LC_0 Logic Functioning bit
 (38 0)  (912 272)  (912 272)  LC_0 Logic Functioning bit
 (41 0)  (915 272)  (915 272)  LC_0 Logic Functioning bit
 (43 0)  (917 272)  (917 272)  LC_0 Logic Functioning bit
 (13 1)  (887 273)  (887 273)  routing T_17_17.sp4_h_l_46 <X> T_17_17.sp4_h_r_2
 (18 1)  (892 273)  (892 273)  routing T_17_17.sp4_r_v_b_34 <X> T_17_17.lc_trk_g0_1
 (22 1)  (896 273)  (896 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (897 273)  (897 273)  routing T_17_17.sp4_v_b_18 <X> T_17_17.lc_trk_g0_2
 (24 1)  (898 273)  (898 273)  routing T_17_17.sp4_v_b_18 <X> T_17_17.lc_trk_g0_2
 (26 1)  (900 273)  (900 273)  routing T_17_17.lc_trk_g0_2 <X> T_17_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 273)  (903 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 273)  (904 273)  routing T_17_17.lc_trk_g0_3 <X> T_17_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (905 273)  (905 273)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (37 1)  (911 273)  (911 273)  LC_0 Logic Functioning bit
 (39 1)  (913 273)  (913 273)  LC_0 Logic Functioning bit
 (41 1)  (915 273)  (915 273)  LC_0 Logic Functioning bit
 (43 1)  (917 273)  (917 273)  LC_0 Logic Functioning bit
 (0 2)  (874 274)  (874 274)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (1 2)  (875 274)  (875 274)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (2 2)  (876 274)  (876 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (877 274)  (877 274)  routing T_17_17.sp12_h_r_0 <X> T_17_17.sp12_h_l_23
 (17 2)  (891 274)  (891 274)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (892 274)  (892 274)  routing T_17_17.wire_logic_cluster/lc_5/out <X> T_17_17.lc_trk_g0_5
 (21 2)  (895 274)  (895 274)  routing T_17_17.sp4_v_b_15 <X> T_17_17.lc_trk_g0_7
 (22 2)  (896 274)  (896 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (897 274)  (897 274)  routing T_17_17.sp4_v_b_15 <X> T_17_17.lc_trk_g0_7
 (27 2)  (901 274)  (901 274)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 274)  (902 274)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 274)  (903 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 274)  (906 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 274)  (908 274)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 274)  (910 274)  LC_1 Logic Functioning bit
 (38 2)  (912 274)  (912 274)  LC_1 Logic Functioning bit
 (3 3)  (877 275)  (877 275)  routing T_17_17.sp12_h_r_0 <X> T_17_17.sp12_h_l_23
 (21 3)  (895 275)  (895 275)  routing T_17_17.sp4_v_b_15 <X> T_17_17.lc_trk_g0_7
 (22 3)  (896 275)  (896 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (899 275)  (899 275)  routing T_17_17.sp4_r_v_b_30 <X> T_17_17.lc_trk_g0_6
 (31 3)  (905 275)  (905 275)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (910 275)  (910 275)  LC_1 Logic Functioning bit
 (38 3)  (912 275)  (912 275)  LC_1 Logic Functioning bit
 (15 4)  (889 276)  (889 276)  routing T_17_17.top_op_1 <X> T_17_17.lc_trk_g1_1
 (17 4)  (891 276)  (891 276)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (895 276)  (895 276)  routing T_17_17.sp4_h_r_11 <X> T_17_17.lc_trk_g1_3
 (22 4)  (896 276)  (896 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (897 276)  (897 276)  routing T_17_17.sp4_h_r_11 <X> T_17_17.lc_trk_g1_3
 (24 4)  (898 276)  (898 276)  routing T_17_17.sp4_h_r_11 <X> T_17_17.lc_trk_g1_3
 (25 4)  (899 276)  (899 276)  routing T_17_17.sp4_v_b_2 <X> T_17_17.lc_trk_g1_2
 (27 4)  (901 276)  (901 276)  routing T_17_17.lc_trk_g1_6 <X> T_17_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 276)  (903 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 276)  (904 276)  routing T_17_17.lc_trk_g1_6 <X> T_17_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (905 276)  (905 276)  routing T_17_17.lc_trk_g1_4 <X> T_17_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 276)  (906 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 276)  (908 276)  routing T_17_17.lc_trk_g1_4 <X> T_17_17.wire_logic_cluster/lc_2/in_3
 (48 4)  (922 276)  (922 276)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (50 4)  (924 276)  (924 276)  Cascade bit: LH_LC02_inmux02_5

 (53 4)  (927 276)  (927 276)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (18 5)  (892 277)  (892 277)  routing T_17_17.top_op_1 <X> T_17_17.lc_trk_g1_1
 (22 5)  (896 277)  (896 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (897 277)  (897 277)  routing T_17_17.sp4_v_b_2 <X> T_17_17.lc_trk_g1_2
 (27 5)  (901 277)  (901 277)  routing T_17_17.lc_trk_g1_1 <X> T_17_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 277)  (903 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 277)  (904 277)  routing T_17_17.lc_trk_g1_6 <X> T_17_17.wire_logic_cluster/lc_2/in_1
 (42 5)  (916 277)  (916 277)  LC_2 Logic Functioning bit
 (3 6)  (877 278)  (877 278)  routing T_17_17.sp12_h_r_0 <X> T_17_17.sp12_v_t_23
 (15 6)  (889 278)  (889 278)  routing T_17_17.sp4_h_r_13 <X> T_17_17.lc_trk_g1_5
 (16 6)  (890 278)  (890 278)  routing T_17_17.sp4_h_r_13 <X> T_17_17.lc_trk_g1_5
 (17 6)  (891 278)  (891 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (892 278)  (892 278)  routing T_17_17.sp4_h_r_13 <X> T_17_17.lc_trk_g1_5
 (21 6)  (895 278)  (895 278)  routing T_17_17.wire_logic_cluster/lc_7/out <X> T_17_17.lc_trk_g1_7
 (22 6)  (896 278)  (896 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (900 278)  (900 278)  routing T_17_17.lc_trk_g1_6 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (901 278)  (901 278)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 278)  (902 278)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 278)  (903 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 278)  (906 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 278)  (908 278)  routing T_17_17.lc_trk_g1_1 <X> T_17_17.wire_logic_cluster/lc_3/in_3
 (37 6)  (911 278)  (911 278)  LC_3 Logic Functioning bit
 (38 6)  (912 278)  (912 278)  LC_3 Logic Functioning bit
 (41 6)  (915 278)  (915 278)  LC_3 Logic Functioning bit
 (42 6)  (916 278)  (916 278)  LC_3 Logic Functioning bit
 (3 7)  (877 279)  (877 279)  routing T_17_17.sp12_h_r_0 <X> T_17_17.sp12_v_t_23
 (8 7)  (882 279)  (882 279)  routing T_17_17.sp4_h_r_4 <X> T_17_17.sp4_v_t_41
 (9 7)  (883 279)  (883 279)  routing T_17_17.sp4_h_r_4 <X> T_17_17.sp4_v_t_41
 (14 7)  (888 279)  (888 279)  routing T_17_17.top_op_4 <X> T_17_17.lc_trk_g1_4
 (15 7)  (889 279)  (889 279)  routing T_17_17.top_op_4 <X> T_17_17.lc_trk_g1_4
 (17 7)  (891 279)  (891 279)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (22 7)  (896 279)  (896 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (897 279)  (897 279)  routing T_17_17.sp4_v_b_22 <X> T_17_17.lc_trk_g1_6
 (24 7)  (898 279)  (898 279)  routing T_17_17.sp4_v_b_22 <X> T_17_17.lc_trk_g1_6
 (26 7)  (900 279)  (900 279)  routing T_17_17.lc_trk_g1_6 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (901 279)  (901 279)  routing T_17_17.lc_trk_g1_6 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 279)  (903 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (906 279)  (906 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (908 279)  (908 279)  routing T_17_17.lc_trk_g1_2 <X> T_17_17.input_2_3
 (35 7)  (909 279)  (909 279)  routing T_17_17.lc_trk_g1_2 <X> T_17_17.input_2_3
 (36 7)  (910 279)  (910 279)  LC_3 Logic Functioning bit
 (37 7)  (911 279)  (911 279)  LC_3 Logic Functioning bit
 (39 7)  (913 279)  (913 279)  LC_3 Logic Functioning bit
 (43 7)  (917 279)  (917 279)  LC_3 Logic Functioning bit
 (51 7)  (925 279)  (925 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (2 8)  (876 280)  (876 280)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (5 8)  (879 280)  (879 280)  routing T_17_17.sp4_v_b_6 <X> T_17_17.sp4_h_r_6
 (15 8)  (889 280)  (889 280)  routing T_17_17.sp4_h_r_33 <X> T_17_17.lc_trk_g2_1
 (16 8)  (890 280)  (890 280)  routing T_17_17.sp4_h_r_33 <X> T_17_17.lc_trk_g2_1
 (17 8)  (891 280)  (891 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (892 280)  (892 280)  routing T_17_17.sp4_h_r_33 <X> T_17_17.lc_trk_g2_1
 (26 8)  (900 280)  (900 280)  routing T_17_17.lc_trk_g0_6 <X> T_17_17.wire_logic_cluster/lc_4/in_0
 (29 8)  (903 280)  (903 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 280)  (904 280)  routing T_17_17.lc_trk_g0_7 <X> T_17_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (905 280)  (905 280)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 280)  (906 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 280)  (907 280)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 280)  (908 280)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (909 280)  (909 280)  routing T_17_17.lc_trk_g3_7 <X> T_17_17.input_2_4
 (36 8)  (910 280)  (910 280)  LC_4 Logic Functioning bit
 (37 8)  (911 280)  (911 280)  LC_4 Logic Functioning bit
 (38 8)  (912 280)  (912 280)  LC_4 Logic Functioning bit
 (45 8)  (919 280)  (919 280)  LC_4 Logic Functioning bit
 (51 8)  (925 280)  (925 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (6 9)  (880 281)  (880 281)  routing T_17_17.sp4_v_b_6 <X> T_17_17.sp4_h_r_6
 (16 9)  (890 281)  (890 281)  routing T_17_17.sp12_v_b_8 <X> T_17_17.lc_trk_g2_0
 (17 9)  (891 281)  (891 281)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (26 9)  (900 281)  (900 281)  routing T_17_17.lc_trk_g0_6 <X> T_17_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 281)  (903 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 281)  (904 281)  routing T_17_17.lc_trk_g0_7 <X> T_17_17.wire_logic_cluster/lc_4/in_1
 (32 9)  (906 281)  (906 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (907 281)  (907 281)  routing T_17_17.lc_trk_g3_7 <X> T_17_17.input_2_4
 (34 9)  (908 281)  (908 281)  routing T_17_17.lc_trk_g3_7 <X> T_17_17.input_2_4
 (35 9)  (909 281)  (909 281)  routing T_17_17.lc_trk_g3_7 <X> T_17_17.input_2_4
 (36 9)  (910 281)  (910 281)  LC_4 Logic Functioning bit
 (37 9)  (911 281)  (911 281)  LC_4 Logic Functioning bit
 (38 9)  (912 281)  (912 281)  LC_4 Logic Functioning bit
 (39 9)  (913 281)  (913 281)  LC_4 Logic Functioning bit
 (43 9)  (917 281)  (917 281)  LC_4 Logic Functioning bit
 (15 10)  (889 282)  (889 282)  routing T_17_17.sp4_h_l_24 <X> T_17_17.lc_trk_g2_5
 (16 10)  (890 282)  (890 282)  routing T_17_17.sp4_h_l_24 <X> T_17_17.lc_trk_g2_5
 (17 10)  (891 282)  (891 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (892 282)  (892 282)  routing T_17_17.sp4_h_l_24 <X> T_17_17.lc_trk_g2_5
 (25 10)  (899 282)  (899 282)  routing T_17_17.wire_logic_cluster/lc_6/out <X> T_17_17.lc_trk_g2_6
 (26 10)  (900 282)  (900 282)  routing T_17_17.lc_trk_g0_5 <X> T_17_17.wire_logic_cluster/lc_5/in_0
 (28 10)  (902 282)  (902 282)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 282)  (903 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 282)  (904 282)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 282)  (906 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 282)  (907 282)  routing T_17_17.lc_trk_g3_3 <X> T_17_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 282)  (908 282)  routing T_17_17.lc_trk_g3_3 <X> T_17_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 282)  (910 282)  LC_5 Logic Functioning bit
 (38 10)  (912 282)  (912 282)  LC_5 Logic Functioning bit
 (45 10)  (919 282)  (919 282)  LC_5 Logic Functioning bit
 (46 10)  (920 282)  (920 282)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (925 282)  (925 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (9 11)  (883 283)  (883 283)  routing T_17_17.sp4_v_b_11 <X> T_17_17.sp4_v_t_42
 (10 11)  (884 283)  (884 283)  routing T_17_17.sp4_v_b_11 <X> T_17_17.sp4_v_t_42
 (11 11)  (885 283)  (885 283)  routing T_17_17.sp4_h_r_0 <X> T_17_17.sp4_h_l_45
 (13 11)  (887 283)  (887 283)  routing T_17_17.sp4_h_r_0 <X> T_17_17.sp4_h_l_45
 (22 11)  (896 283)  (896 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (29 11)  (903 283)  (903 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 283)  (904 283)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 283)  (905 283)  routing T_17_17.lc_trk_g3_3 <X> T_17_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (910 283)  (910 283)  LC_5 Logic Functioning bit
 (37 11)  (911 283)  (911 283)  LC_5 Logic Functioning bit
 (38 11)  (912 283)  (912 283)  LC_5 Logic Functioning bit
 (39 11)  (913 283)  (913 283)  LC_5 Logic Functioning bit
 (40 11)  (914 283)  (914 283)  LC_5 Logic Functioning bit
 (42 11)  (916 283)  (916 283)  LC_5 Logic Functioning bit
 (53 11)  (927 283)  (927 283)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (16 12)  (890 284)  (890 284)  routing T_17_17.sp4_v_b_33 <X> T_17_17.lc_trk_g3_1
 (17 12)  (891 284)  (891 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (892 284)  (892 284)  routing T_17_17.sp4_v_b_33 <X> T_17_17.lc_trk_g3_1
 (22 12)  (896 284)  (896 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (900 284)  (900 284)  routing T_17_17.lc_trk_g1_5 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (29 12)  (903 284)  (903 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (905 284)  (905 284)  routing T_17_17.lc_trk_g2_5 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 284)  (906 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 284)  (907 284)  routing T_17_17.lc_trk_g2_5 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (13 13)  (887 285)  (887 285)  routing T_17_17.sp4_v_t_43 <X> T_17_17.sp4_h_r_11
 (18 13)  (892 285)  (892 285)  routing T_17_17.sp4_v_b_33 <X> T_17_17.lc_trk_g3_1
 (27 13)  (901 285)  (901 285)  routing T_17_17.lc_trk_g1_5 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 285)  (903 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (906 285)  (906 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (907 285)  (907 285)  routing T_17_17.lc_trk_g2_0 <X> T_17_17.input_2_6
 (40 13)  (914 285)  (914 285)  LC_6 Logic Functioning bit
 (51 13)  (925 285)  (925 285)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (6 14)  (880 286)  (880 286)  routing T_17_17.sp4_v_b_6 <X> T_17_17.sp4_v_t_44
 (14 14)  (888 286)  (888 286)  routing T_17_17.wire_logic_cluster/lc_4/out <X> T_17_17.lc_trk_g3_4
 (22 14)  (896 286)  (896 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (899 286)  (899 286)  routing T_17_17.bnl_op_6 <X> T_17_17.lc_trk_g3_6
 (31 14)  (905 286)  (905 286)  routing T_17_17.lc_trk_g1_7 <X> T_17_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 286)  (906 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 286)  (908 286)  routing T_17_17.lc_trk_g1_7 <X> T_17_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 286)  (910 286)  LC_7 Logic Functioning bit
 (38 14)  (912 286)  (912 286)  LC_7 Logic Functioning bit
 (39 14)  (913 286)  (913 286)  LC_7 Logic Functioning bit
 (43 14)  (917 286)  (917 286)  LC_7 Logic Functioning bit
 (45 14)  (919 286)  (919 286)  LC_7 Logic Functioning bit
 (50 14)  (924 286)  (924 286)  Cascade bit: LH_LC07_inmux02_5

 (5 15)  (879 287)  (879 287)  routing T_17_17.sp4_v_b_6 <X> T_17_17.sp4_v_t_44
 (17 15)  (891 287)  (891 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (896 287)  (896 287)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (899 287)  (899 287)  routing T_17_17.bnl_op_6 <X> T_17_17.lc_trk_g3_6
 (28 15)  (902 287)  (902 287)  routing T_17_17.lc_trk_g2_1 <X> T_17_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 287)  (903 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 287)  (905 287)  routing T_17_17.lc_trk_g1_7 <X> T_17_17.wire_logic_cluster/lc_7/in_3
 (37 15)  (911 287)  (911 287)  LC_7 Logic Functioning bit
 (38 15)  (912 287)  (912 287)  LC_7 Logic Functioning bit
 (39 15)  (913 287)  (913 287)  LC_7 Logic Functioning bit
 (42 15)  (916 287)  (916 287)  LC_7 Logic Functioning bit
 (48 15)  (922 287)  (922 287)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_18_17

 (2 0)  (930 272)  (930 272)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (5 0)  (933 272)  (933 272)  routing T_18_17.sp4_h_l_44 <X> T_18_17.sp4_h_r_0
 (11 0)  (939 272)  (939 272)  routing T_18_17.sp4_h_l_45 <X> T_18_17.sp4_v_b_2
 (13 0)  (941 272)  (941 272)  routing T_18_17.sp4_h_l_45 <X> T_18_17.sp4_v_b_2
 (21 0)  (949 272)  (949 272)  routing T_18_17.wire_logic_cluster/lc_3/out <X> T_18_17.lc_trk_g0_3
 (22 0)  (950 272)  (950 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (954 272)  (954 272)  routing T_18_17.lc_trk_g3_5 <X> T_18_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 272)  (955 272)  routing T_18_17.lc_trk_g1_4 <X> T_18_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 272)  (957 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 272)  (958 272)  routing T_18_17.lc_trk_g1_4 <X> T_18_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 272)  (960 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (964 272)  (964 272)  LC_0 Logic Functioning bit
 (37 0)  (965 272)  (965 272)  LC_0 Logic Functioning bit
 (38 0)  (966 272)  (966 272)  LC_0 Logic Functioning bit
 (39 0)  (967 272)  (967 272)  LC_0 Logic Functioning bit
 (41 0)  (969 272)  (969 272)  LC_0 Logic Functioning bit
 (43 0)  (971 272)  (971 272)  LC_0 Logic Functioning bit
 (45 0)  (973 272)  (973 272)  LC_0 Logic Functioning bit
 (48 0)  (976 272)  (976 272)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (53 0)  (981 272)  (981 272)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (4 1)  (932 273)  (932 273)  routing T_18_17.sp4_h_l_44 <X> T_18_17.sp4_h_r_0
 (12 1)  (940 273)  (940 273)  routing T_18_17.sp4_h_l_45 <X> T_18_17.sp4_v_b_2
 (27 1)  (955 273)  (955 273)  routing T_18_17.lc_trk_g3_5 <X> T_18_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 273)  (956 273)  routing T_18_17.lc_trk_g3_5 <X> T_18_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 273)  (957 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 273)  (959 273)  routing T_18_17.lc_trk_g0_3 <X> T_18_17.wire_logic_cluster/lc_0/in_3
 (37 1)  (965 273)  (965 273)  LC_0 Logic Functioning bit
 (39 1)  (967 273)  (967 273)  LC_0 Logic Functioning bit
 (51 1)  (979 273)  (979 273)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (928 274)  (928 274)  routing T_18_17.glb_netwk_6 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (1 2)  (929 274)  (929 274)  routing T_18_17.glb_netwk_6 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (2 2)  (930 274)  (930 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (942 274)  (942 274)  routing T_18_17.sp4_v_t_1 <X> T_18_17.lc_trk_g0_4
 (25 2)  (953 274)  (953 274)  routing T_18_17.wire_logic_cluster/lc_6/out <X> T_18_17.lc_trk_g0_6
 (26 2)  (954 274)  (954 274)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (955 274)  (955 274)  routing T_18_17.lc_trk_g1_5 <X> T_18_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 274)  (957 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 274)  (958 274)  routing T_18_17.lc_trk_g1_5 <X> T_18_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (960 274)  (960 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 274)  (961 274)  routing T_18_17.lc_trk_g2_2 <X> T_18_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 274)  (964 274)  LC_1 Logic Functioning bit
 (37 2)  (965 274)  (965 274)  LC_1 Logic Functioning bit
 (38 2)  (966 274)  (966 274)  LC_1 Logic Functioning bit
 (39 2)  (967 274)  (967 274)  LC_1 Logic Functioning bit
 (41 2)  (969 274)  (969 274)  LC_1 Logic Functioning bit
 (43 2)  (971 274)  (971 274)  LC_1 Logic Functioning bit
 (12 3)  (940 275)  (940 275)  routing T_18_17.sp4_h_l_39 <X> T_18_17.sp4_v_t_39
 (14 3)  (942 275)  (942 275)  routing T_18_17.sp4_v_t_1 <X> T_18_17.lc_trk_g0_4
 (16 3)  (944 275)  (944 275)  routing T_18_17.sp4_v_t_1 <X> T_18_17.lc_trk_g0_4
 (17 3)  (945 275)  (945 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (950 275)  (950 275)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (954 275)  (954 275)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 275)  (956 275)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 275)  (957 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 275)  (959 275)  routing T_18_17.lc_trk_g2_2 <X> T_18_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (964 275)  (964 275)  LC_1 Logic Functioning bit
 (38 3)  (966 275)  (966 275)  LC_1 Logic Functioning bit
 (0 4)  (928 276)  (928 276)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_7/cen
 (1 4)  (929 276)  (929 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (8 4)  (936 276)  (936 276)  routing T_18_17.sp4_h_l_41 <X> T_18_17.sp4_h_r_4
 (17 4)  (945 276)  (945 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (22 4)  (950 276)  (950 276)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (951 276)  (951 276)  routing T_18_17.sp12_h_l_16 <X> T_18_17.lc_trk_g1_3
 (27 4)  (955 276)  (955 276)  routing T_18_17.lc_trk_g3_4 <X> T_18_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 276)  (956 276)  routing T_18_17.lc_trk_g3_4 <X> T_18_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 276)  (957 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 276)  (958 276)  routing T_18_17.lc_trk_g3_4 <X> T_18_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (959 276)  (959 276)  routing T_18_17.lc_trk_g2_5 <X> T_18_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 276)  (960 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 276)  (961 276)  routing T_18_17.lc_trk_g2_5 <X> T_18_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 276)  (964 276)  LC_2 Logic Functioning bit
 (38 4)  (966 276)  (966 276)  LC_2 Logic Functioning bit
 (50 4)  (978 276)  (978 276)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (928 277)  (928 277)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_7/cen
 (1 5)  (929 277)  (929 277)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_7/cen
 (14 5)  (942 277)  (942 277)  routing T_18_17.sp12_h_r_16 <X> T_18_17.lc_trk_g1_0
 (16 5)  (944 277)  (944 277)  routing T_18_17.sp12_h_r_16 <X> T_18_17.lc_trk_g1_0
 (17 5)  (945 277)  (945 277)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (21 5)  (949 277)  (949 277)  routing T_18_17.sp12_h_l_16 <X> T_18_17.lc_trk_g1_3
 (26 5)  (954 277)  (954 277)  routing T_18_17.lc_trk_g1_3 <X> T_18_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (955 277)  (955 277)  routing T_18_17.lc_trk_g1_3 <X> T_18_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 277)  (957 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (964 277)  (964 277)  LC_2 Logic Functioning bit
 (37 5)  (965 277)  (965 277)  LC_2 Logic Functioning bit
 (38 5)  (966 277)  (966 277)  LC_2 Logic Functioning bit
 (41 5)  (969 277)  (969 277)  LC_2 Logic Functioning bit
 (42 5)  (970 277)  (970 277)  LC_2 Logic Functioning bit
 (43 5)  (971 277)  (971 277)  LC_2 Logic Functioning bit
 (5 6)  (933 278)  (933 278)  routing T_18_17.sp4_v_t_44 <X> T_18_17.sp4_h_l_38
 (15 6)  (943 278)  (943 278)  routing T_18_17.sp4_h_r_21 <X> T_18_17.lc_trk_g1_5
 (16 6)  (944 278)  (944 278)  routing T_18_17.sp4_h_r_21 <X> T_18_17.lc_trk_g1_5
 (17 6)  (945 278)  (945 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (946 278)  (946 278)  routing T_18_17.sp4_h_r_21 <X> T_18_17.lc_trk_g1_5
 (21 6)  (949 278)  (949 278)  routing T_18_17.wire_logic_cluster/lc_7/out <X> T_18_17.lc_trk_g1_7
 (22 6)  (950 278)  (950 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (954 278)  (954 278)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_3/in_0
 (29 6)  (957 278)  (957 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 278)  (958 278)  routing T_18_17.lc_trk_g0_6 <X> T_18_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 278)  (960 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 278)  (962 278)  routing T_18_17.lc_trk_g1_3 <X> T_18_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 278)  (964 278)  LC_3 Logic Functioning bit
 (37 6)  (965 278)  (965 278)  LC_3 Logic Functioning bit
 (41 6)  (969 278)  (969 278)  LC_3 Logic Functioning bit
 (43 6)  (971 278)  (971 278)  LC_3 Logic Functioning bit
 (50 6)  (978 278)  (978 278)  Cascade bit: LH_LC03_inmux02_5

 (4 7)  (932 279)  (932 279)  routing T_18_17.sp4_v_t_44 <X> T_18_17.sp4_h_l_38
 (6 7)  (934 279)  (934 279)  routing T_18_17.sp4_v_t_44 <X> T_18_17.sp4_h_l_38
 (11 7)  (939 279)  (939 279)  routing T_18_17.sp4_h_r_9 <X> T_18_17.sp4_h_l_40
 (13 7)  (941 279)  (941 279)  routing T_18_17.sp4_h_r_9 <X> T_18_17.sp4_h_l_40
 (15 7)  (943 279)  (943 279)  routing T_18_17.sp4_v_t_9 <X> T_18_17.lc_trk_g1_4
 (16 7)  (944 279)  (944 279)  routing T_18_17.sp4_v_t_9 <X> T_18_17.lc_trk_g1_4
 (17 7)  (945 279)  (945 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (18 7)  (946 279)  (946 279)  routing T_18_17.sp4_h_r_21 <X> T_18_17.lc_trk_g1_5
 (19 7)  (947 279)  (947 279)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (22 7)  (950 279)  (950 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (953 279)  (953 279)  routing T_18_17.sp4_r_v_b_30 <X> T_18_17.lc_trk_g1_6
 (26 7)  (954 279)  (954 279)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 279)  (955 279)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 279)  (956 279)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 279)  (957 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 279)  (958 279)  routing T_18_17.lc_trk_g0_6 <X> T_18_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (959 279)  (959 279)  routing T_18_17.lc_trk_g1_3 <X> T_18_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (964 279)  (964 279)  LC_3 Logic Functioning bit
 (37 7)  (965 279)  (965 279)  LC_3 Logic Functioning bit
 (40 7)  (968 279)  (968 279)  LC_3 Logic Functioning bit
 (43 7)  (971 279)  (971 279)  LC_3 Logic Functioning bit
 (15 8)  (943 280)  (943 280)  routing T_18_17.sp4_h_r_25 <X> T_18_17.lc_trk_g2_1
 (16 8)  (944 280)  (944 280)  routing T_18_17.sp4_h_r_25 <X> T_18_17.lc_trk_g2_1
 (17 8)  (945 280)  (945 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (26 8)  (954 280)  (954 280)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_4/in_0
 (28 8)  (956 280)  (956 280)  routing T_18_17.lc_trk_g2_1 <X> T_18_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 280)  (957 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 280)  (959 280)  routing T_18_17.lc_trk_g1_6 <X> T_18_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 280)  (960 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 280)  (962 280)  routing T_18_17.lc_trk_g1_6 <X> T_18_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 280)  (964 280)  LC_4 Logic Functioning bit
 (37 8)  (965 280)  (965 280)  LC_4 Logic Functioning bit
 (38 8)  (966 280)  (966 280)  LC_4 Logic Functioning bit
 (39 8)  (967 280)  (967 280)  LC_4 Logic Functioning bit
 (41 8)  (969 280)  (969 280)  LC_4 Logic Functioning bit
 (43 8)  (971 280)  (971 280)  LC_4 Logic Functioning bit
 (18 9)  (946 281)  (946 281)  routing T_18_17.sp4_h_r_25 <X> T_18_17.lc_trk_g2_1
 (22 9)  (950 281)  (950 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (951 281)  (951 281)  routing T_18_17.sp4_v_b_42 <X> T_18_17.lc_trk_g2_2
 (24 9)  (952 281)  (952 281)  routing T_18_17.sp4_v_b_42 <X> T_18_17.lc_trk_g2_2
 (26 9)  (954 281)  (954 281)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 281)  (956 281)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 281)  (957 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 281)  (959 281)  routing T_18_17.lc_trk_g1_6 <X> T_18_17.wire_logic_cluster/lc_4/in_3
 (37 9)  (965 281)  (965 281)  LC_4 Logic Functioning bit
 (39 9)  (967 281)  (967 281)  LC_4 Logic Functioning bit
 (17 10)  (945 282)  (945 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (946 282)  (946 282)  routing T_18_17.wire_logic_cluster/lc_5/out <X> T_18_17.lc_trk_g2_5
 (22 10)  (950 282)  (950 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (951 282)  (951 282)  routing T_18_17.sp4_v_b_47 <X> T_18_17.lc_trk_g2_7
 (24 10)  (952 282)  (952 282)  routing T_18_17.sp4_v_b_47 <X> T_18_17.lc_trk_g2_7
 (25 10)  (953 282)  (953 282)  routing T_18_17.sp4_h_r_46 <X> T_18_17.lc_trk_g2_6
 (27 10)  (955 282)  (955 282)  routing T_18_17.lc_trk_g3_1 <X> T_18_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 282)  (956 282)  routing T_18_17.lc_trk_g3_1 <X> T_18_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 282)  (957 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 282)  (959 282)  routing T_18_17.lc_trk_g3_7 <X> T_18_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 282)  (960 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 282)  (961 282)  routing T_18_17.lc_trk_g3_7 <X> T_18_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (962 282)  (962 282)  routing T_18_17.lc_trk_g3_7 <X> T_18_17.wire_logic_cluster/lc_5/in_3
 (42 10)  (970 282)  (970 282)  LC_5 Logic Functioning bit
 (43 10)  (971 282)  (971 282)  LC_5 Logic Functioning bit
 (50 10)  (978 282)  (978 282)  Cascade bit: LH_LC05_inmux02_5

 (9 11)  (937 283)  (937 283)  routing T_18_17.sp4_v_b_11 <X> T_18_17.sp4_v_t_42
 (10 11)  (938 283)  (938 283)  routing T_18_17.sp4_v_b_11 <X> T_18_17.sp4_v_t_42
 (14 11)  (942 283)  (942 283)  routing T_18_17.sp4_r_v_b_36 <X> T_18_17.lc_trk_g2_4
 (17 11)  (945 283)  (945 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (950 283)  (950 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (951 283)  (951 283)  routing T_18_17.sp4_h_r_46 <X> T_18_17.lc_trk_g2_6
 (24 11)  (952 283)  (952 283)  routing T_18_17.sp4_h_r_46 <X> T_18_17.lc_trk_g2_6
 (25 11)  (953 283)  (953 283)  routing T_18_17.sp4_h_r_46 <X> T_18_17.lc_trk_g2_6
 (28 11)  (956 283)  (956 283)  routing T_18_17.lc_trk_g2_1 <X> T_18_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 283)  (957 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 283)  (959 283)  routing T_18_17.lc_trk_g3_7 <X> T_18_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (964 283)  (964 283)  LC_5 Logic Functioning bit
 (38 11)  (966 283)  (966 283)  LC_5 Logic Functioning bit
 (42 11)  (970 283)  (970 283)  LC_5 Logic Functioning bit
 (43 11)  (971 283)  (971 283)  LC_5 Logic Functioning bit
 (5 12)  (933 284)  (933 284)  routing T_18_17.sp4_h_l_43 <X> T_18_17.sp4_h_r_9
 (9 12)  (937 284)  (937 284)  routing T_18_17.sp4_v_t_47 <X> T_18_17.sp4_h_r_10
 (15 12)  (943 284)  (943 284)  routing T_18_17.sp4_v_t_28 <X> T_18_17.lc_trk_g3_1
 (16 12)  (944 284)  (944 284)  routing T_18_17.sp4_v_t_28 <X> T_18_17.lc_trk_g3_1
 (17 12)  (945 284)  (945 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (949 284)  (949 284)  routing T_18_17.sp4_h_r_43 <X> T_18_17.lc_trk_g3_3
 (22 12)  (950 284)  (950 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (951 284)  (951 284)  routing T_18_17.sp4_h_r_43 <X> T_18_17.lc_trk_g3_3
 (24 12)  (952 284)  (952 284)  routing T_18_17.sp4_h_r_43 <X> T_18_17.lc_trk_g3_3
 (26 12)  (954 284)  (954 284)  routing T_18_17.lc_trk_g1_7 <X> T_18_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (955 284)  (955 284)  routing T_18_17.lc_trk_g1_0 <X> T_18_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 284)  (957 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (959 284)  (959 284)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 284)  (960 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 284)  (961 284)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 284)  (964 284)  LC_6 Logic Functioning bit
 (38 12)  (966 284)  (966 284)  LC_6 Logic Functioning bit
 (41 12)  (969 284)  (969 284)  LC_6 Logic Functioning bit
 (43 12)  (971 284)  (971 284)  LC_6 Logic Functioning bit
 (4 13)  (932 285)  (932 285)  routing T_18_17.sp4_h_l_43 <X> T_18_17.sp4_h_r_9
 (21 13)  (949 285)  (949 285)  routing T_18_17.sp4_h_r_43 <X> T_18_17.lc_trk_g3_3
 (26 13)  (954 285)  (954 285)  routing T_18_17.lc_trk_g1_7 <X> T_18_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (955 285)  (955 285)  routing T_18_17.lc_trk_g1_7 <X> T_18_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 285)  (957 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 285)  (959 285)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (964 285)  (964 285)  LC_6 Logic Functioning bit
 (38 13)  (966 285)  (966 285)  LC_6 Logic Functioning bit
 (40 13)  (968 285)  (968 285)  LC_6 Logic Functioning bit
 (42 13)  (970 285)  (970 285)  LC_6 Logic Functioning bit
 (0 14)  (928 286)  (928 286)  routing T_18_17.lc_trk_g2_4 <X> T_18_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 286)  (929 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (940 286)  (940 286)  routing T_18_17.sp4_v_b_11 <X> T_18_17.sp4_h_l_46
 (14 14)  (942 286)  (942 286)  routing T_18_17.sp4_v_b_36 <X> T_18_17.lc_trk_g3_4
 (17 14)  (945 286)  (945 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (950 286)  (950 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (951 286)  (951 286)  routing T_18_17.sp4_v_b_47 <X> T_18_17.lc_trk_g3_7
 (24 14)  (952 286)  (952 286)  routing T_18_17.sp4_v_b_47 <X> T_18_17.lc_trk_g3_7
 (29 14)  (957 286)  (957 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 286)  (958 286)  routing T_18_17.lc_trk_g0_4 <X> T_18_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 286)  (960 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 286)  (962 286)  routing T_18_17.lc_trk_g1_1 <X> T_18_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 286)  (964 286)  LC_7 Logic Functioning bit
 (38 14)  (966 286)  (966 286)  LC_7 Logic Functioning bit
 (1 15)  (929 287)  (929 287)  routing T_18_17.lc_trk_g2_4 <X> T_18_17.wire_logic_cluster/lc_7/s_r
 (14 15)  (942 287)  (942 287)  routing T_18_17.sp4_v_b_36 <X> T_18_17.lc_trk_g3_4
 (16 15)  (944 287)  (944 287)  routing T_18_17.sp4_v_b_36 <X> T_18_17.lc_trk_g3_4
 (17 15)  (945 287)  (945 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (950 287)  (950 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (951 287)  (951 287)  routing T_18_17.sp4_h_r_30 <X> T_18_17.lc_trk_g3_6
 (24 15)  (952 287)  (952 287)  routing T_18_17.sp4_h_r_30 <X> T_18_17.lc_trk_g3_6
 (25 15)  (953 287)  (953 287)  routing T_18_17.sp4_h_r_30 <X> T_18_17.lc_trk_g3_6
 (28 15)  (956 287)  (956 287)  routing T_18_17.lc_trk_g2_1 <X> T_18_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 287)  (957 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (36 15)  (964 287)  (964 287)  LC_7 Logic Functioning bit
 (37 15)  (965 287)  (965 287)  LC_7 Logic Functioning bit
 (38 15)  (966 287)  (966 287)  LC_7 Logic Functioning bit
 (39 15)  (967 287)  (967 287)  LC_7 Logic Functioning bit
 (41 15)  (969 287)  (969 287)  LC_7 Logic Functioning bit
 (43 15)  (971 287)  (971 287)  LC_7 Logic Functioning bit


LogicTile_19_17

 (4 0)  (986 272)  (986 272)  routing T_19_17.sp4_v_t_41 <X> T_19_17.sp4_v_b_0
 (6 0)  (988 272)  (988 272)  routing T_19_17.sp4_v_t_41 <X> T_19_17.sp4_v_b_0
 (17 0)  (999 272)  (999 272)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1000 272)  (1000 272)  routing T_19_17.wire_logic_cluster/lc_1/out <X> T_19_17.lc_trk_g0_1
 (27 0)  (1009 272)  (1009 272)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 272)  (1010 272)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 272)  (1011 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 272)  (1013 272)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 272)  (1014 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 272)  (1015 272)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 272)  (1017 272)  routing T_19_17.lc_trk_g0_6 <X> T_19_17.input_2_0
 (36 0)  (1018 272)  (1018 272)  LC_0 Logic Functioning bit
 (38 0)  (1020 272)  (1020 272)  LC_0 Logic Functioning bit
 (43 0)  (1025 272)  (1025 272)  LC_0 Logic Functioning bit
 (26 1)  (1008 273)  (1008 273)  routing T_19_17.lc_trk_g1_3 <X> T_19_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (1009 273)  (1009 273)  routing T_19_17.lc_trk_g1_3 <X> T_19_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 273)  (1011 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 273)  (1012 273)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (1013 273)  (1013 273)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 273)  (1014 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (1017 273)  (1017 273)  routing T_19_17.lc_trk_g0_6 <X> T_19_17.input_2_0
 (37 1)  (1019 273)  (1019 273)  LC_0 Logic Functioning bit
 (39 1)  (1021 273)  (1021 273)  LC_0 Logic Functioning bit
 (41 1)  (1023 273)  (1023 273)  LC_0 Logic Functioning bit
 (42 1)  (1024 273)  (1024 273)  LC_0 Logic Functioning bit
 (43 1)  (1025 273)  (1025 273)  LC_0 Logic Functioning bit
 (0 2)  (982 274)  (982 274)  routing T_19_17.glb_netwk_6 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (1 2)  (983 274)  (983 274)  routing T_19_17.glb_netwk_6 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (2 2)  (984 274)  (984 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (987 274)  (987 274)  routing T_19_17.sp4_h_r_9 <X> T_19_17.sp4_h_l_37
 (8 2)  (990 274)  (990 274)  routing T_19_17.sp4_h_r_1 <X> T_19_17.sp4_h_l_36
 (16 2)  (998 274)  (998 274)  routing T_19_17.sp12_h_r_13 <X> T_19_17.lc_trk_g0_5
 (17 2)  (999 274)  (999 274)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (21 2)  (1003 274)  (1003 274)  routing T_19_17.sp4_v_b_7 <X> T_19_17.lc_trk_g0_7
 (22 2)  (1004 274)  (1004 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (1005 274)  (1005 274)  routing T_19_17.sp4_v_b_7 <X> T_19_17.lc_trk_g0_7
 (25 2)  (1007 274)  (1007 274)  routing T_19_17.sp4_h_r_14 <X> T_19_17.lc_trk_g0_6
 (26 2)  (1008 274)  (1008 274)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (1009 274)  (1009 274)  routing T_19_17.lc_trk_g3_1 <X> T_19_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 274)  (1010 274)  routing T_19_17.lc_trk_g3_1 <X> T_19_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 274)  (1011 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 274)  (1013 274)  routing T_19_17.lc_trk_g2_6 <X> T_19_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 274)  (1014 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 274)  (1015 274)  routing T_19_17.lc_trk_g2_6 <X> T_19_17.wire_logic_cluster/lc_1/in_3
 (35 2)  (1017 274)  (1017 274)  routing T_19_17.lc_trk_g0_5 <X> T_19_17.input_2_1
 (36 2)  (1018 274)  (1018 274)  LC_1 Logic Functioning bit
 (37 2)  (1019 274)  (1019 274)  LC_1 Logic Functioning bit
 (39 2)  (1021 274)  (1021 274)  LC_1 Logic Functioning bit
 (41 2)  (1023 274)  (1023 274)  LC_1 Logic Functioning bit
 (43 2)  (1025 274)  (1025 274)  LC_1 Logic Functioning bit
 (4 3)  (986 275)  (986 275)  routing T_19_17.sp4_h_r_9 <X> T_19_17.sp4_h_l_37
 (8 3)  (990 275)  (990 275)  routing T_19_17.sp4_v_b_10 <X> T_19_17.sp4_v_t_36
 (10 3)  (992 275)  (992 275)  routing T_19_17.sp4_v_b_10 <X> T_19_17.sp4_v_t_36
 (12 3)  (994 275)  (994 275)  routing T_19_17.sp4_h_l_39 <X> T_19_17.sp4_v_t_39
 (14 3)  (996 275)  (996 275)  routing T_19_17.sp12_h_r_20 <X> T_19_17.lc_trk_g0_4
 (16 3)  (998 275)  (998 275)  routing T_19_17.sp12_h_r_20 <X> T_19_17.lc_trk_g0_4
 (17 3)  (999 275)  (999 275)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (22 3)  (1004 275)  (1004 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (1005 275)  (1005 275)  routing T_19_17.sp4_h_r_14 <X> T_19_17.lc_trk_g0_6
 (24 3)  (1006 275)  (1006 275)  routing T_19_17.sp4_h_r_14 <X> T_19_17.lc_trk_g0_6
 (26 3)  (1008 275)  (1008 275)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 275)  (1010 275)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 275)  (1011 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (1013 275)  (1013 275)  routing T_19_17.lc_trk_g2_6 <X> T_19_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (1014 275)  (1014 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (1018 275)  (1018 275)  LC_1 Logic Functioning bit
 (37 3)  (1019 275)  (1019 275)  LC_1 Logic Functioning bit
 (38 3)  (1020 275)  (1020 275)  LC_1 Logic Functioning bit
 (0 4)  (982 276)  (982 276)  routing T_19_17.lc_trk_g2_2 <X> T_19_17.wire_logic_cluster/lc_7/cen
 (1 4)  (983 276)  (983 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (15 4)  (997 276)  (997 276)  routing T_19_17.sp4_h_l_4 <X> T_19_17.lc_trk_g1_1
 (16 4)  (998 276)  (998 276)  routing T_19_17.sp4_h_l_4 <X> T_19_17.lc_trk_g1_1
 (17 4)  (999 276)  (999 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (1000 276)  (1000 276)  routing T_19_17.sp4_h_l_4 <X> T_19_17.lc_trk_g1_1
 (21 4)  (1003 276)  (1003 276)  routing T_19_17.wire_logic_cluster/lc_3/out <X> T_19_17.lc_trk_g1_3
 (22 4)  (1004 276)  (1004 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (1008 276)  (1008 276)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (1009 276)  (1009 276)  routing T_19_17.lc_trk_g3_4 <X> T_19_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (1010 276)  (1010 276)  routing T_19_17.lc_trk_g3_4 <X> T_19_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 276)  (1011 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 276)  (1012 276)  routing T_19_17.lc_trk_g3_4 <X> T_19_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 276)  (1014 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 276)  (1015 276)  routing T_19_17.lc_trk_g3_0 <X> T_19_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 276)  (1016 276)  routing T_19_17.lc_trk_g3_0 <X> T_19_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 276)  (1018 276)  LC_2 Logic Functioning bit
 (37 4)  (1019 276)  (1019 276)  LC_2 Logic Functioning bit
 (38 4)  (1020 276)  (1020 276)  LC_2 Logic Functioning bit
 (39 4)  (1021 276)  (1021 276)  LC_2 Logic Functioning bit
 (41 4)  (1023 276)  (1023 276)  LC_2 Logic Functioning bit
 (43 4)  (1025 276)  (1025 276)  LC_2 Logic Functioning bit
 (1 5)  (983 277)  (983 277)  routing T_19_17.lc_trk_g2_2 <X> T_19_17.wire_logic_cluster/lc_7/cen
 (18 5)  (1000 277)  (1000 277)  routing T_19_17.sp4_h_l_4 <X> T_19_17.lc_trk_g1_1
 (26 5)  (1008 277)  (1008 277)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (1009 277)  (1009 277)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 277)  (1011 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (37 5)  (1019 277)  (1019 277)  LC_2 Logic Functioning bit
 (39 5)  (1021 277)  (1021 277)  LC_2 Logic Functioning bit
 (16 6)  (998 278)  (998 278)  routing T_19_17.sp4_v_b_13 <X> T_19_17.lc_trk_g1_5
 (17 6)  (999 278)  (999 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1000 278)  (1000 278)  routing T_19_17.sp4_v_b_13 <X> T_19_17.lc_trk_g1_5
 (22 6)  (1004 278)  (1004 278)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (1005 278)  (1005 278)  routing T_19_17.sp12_h_l_12 <X> T_19_17.lc_trk_g1_7
 (26 6)  (1008 278)  (1008 278)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (1009 278)  (1009 278)  routing T_19_17.lc_trk_g1_5 <X> T_19_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 278)  (1011 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 278)  (1012 278)  routing T_19_17.lc_trk_g1_5 <X> T_19_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 278)  (1013 278)  routing T_19_17.lc_trk_g2_6 <X> T_19_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 278)  (1014 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 278)  (1015 278)  routing T_19_17.lc_trk_g2_6 <X> T_19_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 278)  (1018 278)  LC_3 Logic Functioning bit
 (37 6)  (1019 278)  (1019 278)  LC_3 Logic Functioning bit
 (38 6)  (1020 278)  (1020 278)  LC_3 Logic Functioning bit
 (39 6)  (1021 278)  (1021 278)  LC_3 Logic Functioning bit
 (43 6)  (1025 278)  (1025 278)  LC_3 Logic Functioning bit
 (50 6)  (1032 278)  (1032 278)  Cascade bit: LH_LC03_inmux02_5

 (5 7)  (987 279)  (987 279)  routing T_19_17.sp4_h_l_38 <X> T_19_17.sp4_v_t_38
 (8 7)  (990 279)  (990 279)  routing T_19_17.sp4_h_r_10 <X> T_19_17.sp4_v_t_41
 (9 7)  (991 279)  (991 279)  routing T_19_17.sp4_h_r_10 <X> T_19_17.sp4_v_t_41
 (10 7)  (992 279)  (992 279)  routing T_19_17.sp4_h_r_10 <X> T_19_17.sp4_v_t_41
 (18 7)  (1000 279)  (1000 279)  routing T_19_17.sp4_v_b_13 <X> T_19_17.lc_trk_g1_5
 (26 7)  (1008 279)  (1008 279)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 279)  (1010 279)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 279)  (1011 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (1013 279)  (1013 279)  routing T_19_17.lc_trk_g2_6 <X> T_19_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (1018 279)  (1018 279)  LC_3 Logic Functioning bit
 (38 7)  (1020 279)  (1020 279)  LC_3 Logic Functioning bit
 (42 7)  (1024 279)  (1024 279)  LC_3 Logic Functioning bit
 (5 8)  (987 280)  (987 280)  routing T_19_17.sp4_v_b_6 <X> T_19_17.sp4_h_r_6
 (11 8)  (993 280)  (993 280)  routing T_19_17.sp4_v_t_37 <X> T_19_17.sp4_v_b_8
 (12 8)  (994 280)  (994 280)  routing T_19_17.sp4_v_t_45 <X> T_19_17.sp4_h_r_8
 (13 8)  (995 280)  (995 280)  routing T_19_17.sp4_v_t_37 <X> T_19_17.sp4_v_b_8
 (14 8)  (996 280)  (996 280)  routing T_19_17.wire_logic_cluster/lc_0/out <X> T_19_17.lc_trk_g2_0
 (29 8)  (1011 280)  (1011 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 280)  (1013 280)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 280)  (1014 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 280)  (1015 280)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (1017 280)  (1017 280)  routing T_19_17.lc_trk_g3_7 <X> T_19_17.input_2_4
 (36 8)  (1018 280)  (1018 280)  LC_4 Logic Functioning bit
 (38 8)  (1020 280)  (1020 280)  LC_4 Logic Functioning bit
 (43 8)  (1025 280)  (1025 280)  LC_4 Logic Functioning bit
 (6 9)  (988 281)  (988 281)  routing T_19_17.sp4_v_b_6 <X> T_19_17.sp4_h_r_6
 (17 9)  (999 281)  (999 281)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (1004 281)  (1004 281)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (1005 281)  (1005 281)  routing T_19_17.sp12_v_t_9 <X> T_19_17.lc_trk_g2_2
 (27 9)  (1009 281)  (1009 281)  routing T_19_17.lc_trk_g1_1 <X> T_19_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 281)  (1011 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (1013 281)  (1013 281)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (1014 281)  (1014 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (1015 281)  (1015 281)  routing T_19_17.lc_trk_g3_7 <X> T_19_17.input_2_4
 (34 9)  (1016 281)  (1016 281)  routing T_19_17.lc_trk_g3_7 <X> T_19_17.input_2_4
 (35 9)  (1017 281)  (1017 281)  routing T_19_17.lc_trk_g3_7 <X> T_19_17.input_2_4
 (36 9)  (1018 281)  (1018 281)  LC_4 Logic Functioning bit
 (38 9)  (1020 281)  (1020 281)  LC_4 Logic Functioning bit
 (40 9)  (1022 281)  (1022 281)  LC_4 Logic Functioning bit
 (42 9)  (1024 281)  (1024 281)  LC_4 Logic Functioning bit
 (43 9)  (1025 281)  (1025 281)  LC_4 Logic Functioning bit
 (5 10)  (987 282)  (987 282)  routing T_19_17.sp4_v_b_6 <X> T_19_17.sp4_h_l_43
 (8 10)  (990 282)  (990 282)  routing T_19_17.sp4_v_t_36 <X> T_19_17.sp4_h_l_42
 (9 10)  (991 282)  (991 282)  routing T_19_17.sp4_v_t_36 <X> T_19_17.sp4_h_l_42
 (10 10)  (992 282)  (992 282)  routing T_19_17.sp4_v_t_36 <X> T_19_17.sp4_h_l_42
 (22 10)  (1004 282)  (1004 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (29 10)  (1011 282)  (1011 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 282)  (1012 282)  routing T_19_17.lc_trk_g0_4 <X> T_19_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 282)  (1014 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 282)  (1015 282)  routing T_19_17.lc_trk_g2_0 <X> T_19_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 282)  (1018 282)  LC_5 Logic Functioning bit
 (37 10)  (1019 282)  (1019 282)  LC_5 Logic Functioning bit
 (38 10)  (1020 282)  (1020 282)  LC_5 Logic Functioning bit
 (42 10)  (1024 282)  (1024 282)  LC_5 Logic Functioning bit
 (50 10)  (1032 282)  (1032 282)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (1004 283)  (1004 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (1005 283)  (1005 283)  routing T_19_17.sp4_h_r_30 <X> T_19_17.lc_trk_g2_6
 (24 11)  (1006 283)  (1006 283)  routing T_19_17.sp4_h_r_30 <X> T_19_17.lc_trk_g2_6
 (25 11)  (1007 283)  (1007 283)  routing T_19_17.sp4_h_r_30 <X> T_19_17.lc_trk_g2_6
 (36 11)  (1018 283)  (1018 283)  LC_5 Logic Functioning bit
 (37 11)  (1019 283)  (1019 283)  LC_5 Logic Functioning bit
 (38 11)  (1020 283)  (1020 283)  LC_5 Logic Functioning bit
 (42 11)  (1024 283)  (1024 283)  LC_5 Logic Functioning bit
 (8 12)  (990 284)  (990 284)  routing T_19_17.sp4_v_b_10 <X> T_19_17.sp4_h_r_10
 (9 12)  (991 284)  (991 284)  routing T_19_17.sp4_v_b_10 <X> T_19_17.sp4_h_r_10
 (15 12)  (997 284)  (997 284)  routing T_19_17.sp4_h_r_41 <X> T_19_17.lc_trk_g3_1
 (16 12)  (998 284)  (998 284)  routing T_19_17.sp4_h_r_41 <X> T_19_17.lc_trk_g3_1
 (17 12)  (999 284)  (999 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (1000 284)  (1000 284)  routing T_19_17.sp4_h_r_41 <X> T_19_17.lc_trk_g3_1
 (25 12)  (1007 284)  (1007 284)  routing T_19_17.sp4_h_r_42 <X> T_19_17.lc_trk_g3_2
 (27 12)  (1009 284)  (1009 284)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (1010 284)  (1010 284)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 284)  (1011 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 284)  (1012 284)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 284)  (1013 284)  routing T_19_17.lc_trk_g0_7 <X> T_19_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 284)  (1014 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 284)  (1018 284)  LC_6 Logic Functioning bit
 (37 12)  (1019 284)  (1019 284)  LC_6 Logic Functioning bit
 (38 12)  (1020 284)  (1020 284)  LC_6 Logic Functioning bit
 (42 12)  (1024 284)  (1024 284)  LC_6 Logic Functioning bit
 (45 12)  (1027 284)  (1027 284)  LC_6 Logic Functioning bit
 (46 12)  (1028 284)  (1028 284)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (50 12)  (1032 284)  (1032 284)  Cascade bit: LH_LC06_inmux02_5

 (53 12)  (1035 284)  (1035 284)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (15 13)  (997 285)  (997 285)  routing T_19_17.sp4_v_t_29 <X> T_19_17.lc_trk_g3_0
 (16 13)  (998 285)  (998 285)  routing T_19_17.sp4_v_t_29 <X> T_19_17.lc_trk_g3_0
 (17 13)  (999 285)  (999 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (1000 285)  (1000 285)  routing T_19_17.sp4_h_r_41 <X> T_19_17.lc_trk_g3_1
 (22 13)  (1004 285)  (1004 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1005 285)  (1005 285)  routing T_19_17.sp4_h_r_42 <X> T_19_17.lc_trk_g3_2
 (24 13)  (1006 285)  (1006 285)  routing T_19_17.sp4_h_r_42 <X> T_19_17.lc_trk_g3_2
 (25 13)  (1007 285)  (1007 285)  routing T_19_17.sp4_h_r_42 <X> T_19_17.lc_trk_g3_2
 (30 13)  (1012 285)  (1012 285)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (1013 285)  (1013 285)  routing T_19_17.lc_trk_g0_7 <X> T_19_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (1018 285)  (1018 285)  LC_6 Logic Functioning bit
 (37 13)  (1019 285)  (1019 285)  LC_6 Logic Functioning bit
 (38 13)  (1020 285)  (1020 285)  LC_6 Logic Functioning bit
 (42 13)  (1024 285)  (1024 285)  LC_6 Logic Functioning bit
 (48 13)  (1030 285)  (1030 285)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (982 286)  (982 286)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 286)  (983 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (5 14)  (987 286)  (987 286)  routing T_19_17.sp4_v_b_9 <X> T_19_17.sp4_h_l_44
 (11 14)  (993 286)  (993 286)  routing T_19_17.sp4_h_r_5 <X> T_19_17.sp4_v_t_46
 (13 14)  (995 286)  (995 286)  routing T_19_17.sp4_h_r_5 <X> T_19_17.sp4_v_t_46
 (14 14)  (996 286)  (996 286)  routing T_19_17.sp4_h_r_36 <X> T_19_17.lc_trk_g3_4
 (16 14)  (998 286)  (998 286)  routing T_19_17.sp12_v_b_21 <X> T_19_17.lc_trk_g3_5
 (17 14)  (999 286)  (999 286)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (21 14)  (1003 286)  (1003 286)  routing T_19_17.sp4_v_t_26 <X> T_19_17.lc_trk_g3_7
 (22 14)  (1004 286)  (1004 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1005 286)  (1005 286)  routing T_19_17.sp4_v_t_26 <X> T_19_17.lc_trk_g3_7
 (0 15)  (982 287)  (982 287)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (983 287)  (983 287)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_7/s_r
 (8 15)  (990 287)  (990 287)  routing T_19_17.sp4_v_b_7 <X> T_19_17.sp4_v_t_47
 (10 15)  (992 287)  (992 287)  routing T_19_17.sp4_v_b_7 <X> T_19_17.sp4_v_t_47
 (12 15)  (994 287)  (994 287)  routing T_19_17.sp4_h_r_5 <X> T_19_17.sp4_v_t_46
 (15 15)  (997 287)  (997 287)  routing T_19_17.sp4_h_r_36 <X> T_19_17.lc_trk_g3_4
 (16 15)  (998 287)  (998 287)  routing T_19_17.sp4_h_r_36 <X> T_19_17.lc_trk_g3_4
 (17 15)  (999 287)  (999 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (18 15)  (1000 287)  (1000 287)  routing T_19_17.sp12_v_b_21 <X> T_19_17.lc_trk_g3_5
 (21 15)  (1003 287)  (1003 287)  routing T_19_17.sp4_v_t_26 <X> T_19_17.lc_trk_g3_7
 (22 15)  (1004 287)  (1004 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_20_17

 (2 0)  (1038 272)  (1038 272)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (8 0)  (1044 272)  (1044 272)  routing T_20_17.sp4_h_l_36 <X> T_20_17.sp4_h_r_1
 (17 0)  (1053 272)  (1053 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (21 0)  (1057 272)  (1057 272)  routing T_20_17.sp4_v_b_11 <X> T_20_17.lc_trk_g0_3
 (22 0)  (1058 272)  (1058 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (1059 272)  (1059 272)  routing T_20_17.sp4_v_b_11 <X> T_20_17.lc_trk_g0_3
 (28 0)  (1064 272)  (1064 272)  routing T_20_17.lc_trk_g2_1 <X> T_20_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 272)  (1065 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 272)  (1068 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 272)  (1069 272)  routing T_20_17.lc_trk_g2_3 <X> T_20_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 272)  (1072 272)  LC_0 Logic Functioning bit
 (37 0)  (1073 272)  (1073 272)  LC_0 Logic Functioning bit
 (38 0)  (1074 272)  (1074 272)  LC_0 Logic Functioning bit
 (39 0)  (1075 272)  (1075 272)  LC_0 Logic Functioning bit
 (41 0)  (1077 272)  (1077 272)  LC_0 Logic Functioning bit
 (43 0)  (1079 272)  (1079 272)  LC_0 Logic Functioning bit
 (8 1)  (1044 273)  (1044 273)  routing T_20_17.sp4_v_t_47 <X> T_20_17.sp4_v_b_1
 (10 1)  (1046 273)  (1046 273)  routing T_20_17.sp4_v_t_47 <X> T_20_17.sp4_v_b_1
 (18 1)  (1054 273)  (1054 273)  routing T_20_17.sp4_r_v_b_34 <X> T_20_17.lc_trk_g0_1
 (21 1)  (1057 273)  (1057 273)  routing T_20_17.sp4_v_b_11 <X> T_20_17.lc_trk_g0_3
 (22 1)  (1058 273)  (1058 273)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (1059 273)  (1059 273)  routing T_20_17.sp12_h_l_17 <X> T_20_17.lc_trk_g0_2
 (25 1)  (1061 273)  (1061 273)  routing T_20_17.sp12_h_l_17 <X> T_20_17.lc_trk_g0_2
 (26 1)  (1062 273)  (1062 273)  routing T_20_17.lc_trk_g0_2 <X> T_20_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 273)  (1065 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (1067 273)  (1067 273)  routing T_20_17.lc_trk_g2_3 <X> T_20_17.wire_logic_cluster/lc_0/in_3
 (37 1)  (1073 273)  (1073 273)  LC_0 Logic Functioning bit
 (39 1)  (1075 273)  (1075 273)  LC_0 Logic Functioning bit
 (0 2)  (1036 274)  (1036 274)  routing T_20_17.glb_netwk_6 <X> T_20_17.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 274)  (1037 274)  routing T_20_17.glb_netwk_6 <X> T_20_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 274)  (1038 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (1040 274)  (1040 274)  routing T_20_17.sp4_v_b_0 <X> T_20_17.sp4_v_t_37
 (13 2)  (1049 274)  (1049 274)  routing T_20_17.sp4_v_b_2 <X> T_20_17.sp4_v_t_39
 (21 2)  (1057 274)  (1057 274)  routing T_20_17.sp4_v_b_15 <X> T_20_17.lc_trk_g0_7
 (22 2)  (1058 274)  (1058 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (1059 274)  (1059 274)  routing T_20_17.sp4_v_b_15 <X> T_20_17.lc_trk_g0_7
 (27 2)  (1063 274)  (1063 274)  routing T_20_17.lc_trk_g3_3 <X> T_20_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (1064 274)  (1064 274)  routing T_20_17.lc_trk_g3_3 <X> T_20_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 274)  (1065 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 274)  (1067 274)  routing T_20_17.lc_trk_g1_7 <X> T_20_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 274)  (1068 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 274)  (1070 274)  routing T_20_17.lc_trk_g1_7 <X> T_20_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 274)  (1072 274)  LC_1 Logic Functioning bit
 (37 2)  (1073 274)  (1073 274)  LC_1 Logic Functioning bit
 (38 2)  (1074 274)  (1074 274)  LC_1 Logic Functioning bit
 (41 2)  (1077 274)  (1077 274)  LC_1 Logic Functioning bit
 (43 2)  (1079 274)  (1079 274)  LC_1 Logic Functioning bit
 (50 2)  (1086 274)  (1086 274)  Cascade bit: LH_LC01_inmux02_5

 (4 3)  (1040 275)  (1040 275)  routing T_20_17.sp4_v_b_7 <X> T_20_17.sp4_h_l_37
 (8 3)  (1044 275)  (1044 275)  routing T_20_17.sp4_v_b_10 <X> T_20_17.sp4_v_t_36
 (10 3)  (1046 275)  (1046 275)  routing T_20_17.sp4_v_b_10 <X> T_20_17.sp4_v_t_36
 (14 3)  (1050 275)  (1050 275)  routing T_20_17.sp4_h_r_4 <X> T_20_17.lc_trk_g0_4
 (15 3)  (1051 275)  (1051 275)  routing T_20_17.sp4_h_r_4 <X> T_20_17.lc_trk_g0_4
 (16 3)  (1052 275)  (1052 275)  routing T_20_17.sp4_h_r_4 <X> T_20_17.lc_trk_g0_4
 (17 3)  (1053 275)  (1053 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (19 3)  (1055 275)  (1055 275)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (21 3)  (1057 275)  (1057 275)  routing T_20_17.sp4_v_b_15 <X> T_20_17.lc_trk_g0_7
 (29 3)  (1065 275)  (1065 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 275)  (1066 275)  routing T_20_17.lc_trk_g3_3 <X> T_20_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (1067 275)  (1067 275)  routing T_20_17.lc_trk_g1_7 <X> T_20_17.wire_logic_cluster/lc_1/in_3
 (37 3)  (1073 275)  (1073 275)  LC_1 Logic Functioning bit
 (41 3)  (1077 275)  (1077 275)  LC_1 Logic Functioning bit
 (43 3)  (1079 275)  (1079 275)  LC_1 Logic Functioning bit
 (1 4)  (1037 276)  (1037 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (4 4)  (1040 276)  (1040 276)  routing T_20_17.sp4_h_l_44 <X> T_20_17.sp4_v_b_3
 (6 4)  (1042 276)  (1042 276)  routing T_20_17.sp4_h_l_44 <X> T_20_17.sp4_v_b_3
 (8 4)  (1044 276)  (1044 276)  routing T_20_17.sp4_v_b_10 <X> T_20_17.sp4_h_r_4
 (9 4)  (1045 276)  (1045 276)  routing T_20_17.sp4_v_b_10 <X> T_20_17.sp4_h_r_4
 (10 4)  (1046 276)  (1046 276)  routing T_20_17.sp4_v_b_10 <X> T_20_17.sp4_h_r_4
 (21 4)  (1057 276)  (1057 276)  routing T_20_17.sp4_h_r_19 <X> T_20_17.lc_trk_g1_3
 (22 4)  (1058 276)  (1058 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1059 276)  (1059 276)  routing T_20_17.sp4_h_r_19 <X> T_20_17.lc_trk_g1_3
 (24 4)  (1060 276)  (1060 276)  routing T_20_17.sp4_h_r_19 <X> T_20_17.lc_trk_g1_3
 (29 4)  (1065 276)  (1065 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 276)  (1066 276)  routing T_20_17.lc_trk_g0_7 <X> T_20_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 276)  (1068 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 276)  (1069 276)  routing T_20_17.lc_trk_g3_2 <X> T_20_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 276)  (1070 276)  routing T_20_17.lc_trk_g3_2 <X> T_20_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 276)  (1072 276)  LC_2 Logic Functioning bit
 (37 4)  (1073 276)  (1073 276)  LC_2 Logic Functioning bit
 (43 4)  (1079 276)  (1079 276)  LC_2 Logic Functioning bit
 (50 4)  (1086 276)  (1086 276)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (1036 277)  (1036 277)  routing T_20_17.lc_trk_g1_3 <X> T_20_17.wire_logic_cluster/lc_7/cen
 (1 5)  (1037 277)  (1037 277)  routing T_20_17.lc_trk_g1_3 <X> T_20_17.wire_logic_cluster/lc_7/cen
 (5 5)  (1041 277)  (1041 277)  routing T_20_17.sp4_h_l_44 <X> T_20_17.sp4_v_b_3
 (11 5)  (1047 277)  (1047 277)  routing T_20_17.sp4_h_l_44 <X> T_20_17.sp4_h_r_5
 (13 5)  (1049 277)  (1049 277)  routing T_20_17.sp4_h_l_44 <X> T_20_17.sp4_h_r_5
 (21 5)  (1057 277)  (1057 277)  routing T_20_17.sp4_h_r_19 <X> T_20_17.lc_trk_g1_3
 (26 5)  (1062 277)  (1062 277)  routing T_20_17.lc_trk_g2_2 <X> T_20_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 277)  (1064 277)  routing T_20_17.lc_trk_g2_2 <X> T_20_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 277)  (1065 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 277)  (1066 277)  routing T_20_17.lc_trk_g0_7 <X> T_20_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (1067 277)  (1067 277)  routing T_20_17.lc_trk_g3_2 <X> T_20_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (1072 277)  (1072 277)  LC_2 Logic Functioning bit
 (37 5)  (1073 277)  (1073 277)  LC_2 Logic Functioning bit
 (39 5)  (1075 277)  (1075 277)  LC_2 Logic Functioning bit
 (40 5)  (1076 277)  (1076 277)  LC_2 Logic Functioning bit
 (43 5)  (1079 277)  (1079 277)  LC_2 Logic Functioning bit
 (6 6)  (1042 278)  (1042 278)  routing T_20_17.sp4_h_l_47 <X> T_20_17.sp4_v_t_38
 (15 6)  (1051 278)  (1051 278)  routing T_20_17.sp4_h_r_5 <X> T_20_17.lc_trk_g1_5
 (16 6)  (1052 278)  (1052 278)  routing T_20_17.sp4_h_r_5 <X> T_20_17.lc_trk_g1_5
 (17 6)  (1053 278)  (1053 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (21 6)  (1057 278)  (1057 278)  routing T_20_17.sp4_v_b_15 <X> T_20_17.lc_trk_g1_7
 (22 6)  (1058 278)  (1058 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (1059 278)  (1059 278)  routing T_20_17.sp4_v_b_15 <X> T_20_17.lc_trk_g1_7
 (28 6)  (1064 278)  (1064 278)  routing T_20_17.lc_trk_g2_6 <X> T_20_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 278)  (1065 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 278)  (1066 278)  routing T_20_17.lc_trk_g2_6 <X> T_20_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 278)  (1067 278)  routing T_20_17.lc_trk_g1_5 <X> T_20_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 278)  (1068 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 278)  (1070 278)  routing T_20_17.lc_trk_g1_5 <X> T_20_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 278)  (1072 278)  LC_3 Logic Functioning bit
 (37 6)  (1073 278)  (1073 278)  LC_3 Logic Functioning bit
 (41 6)  (1077 278)  (1077 278)  LC_3 Logic Functioning bit
 (43 6)  (1079 278)  (1079 278)  LC_3 Logic Functioning bit
 (50 6)  (1086 278)  (1086 278)  Cascade bit: LH_LC03_inmux02_5

 (6 7)  (1042 279)  (1042 279)  routing T_20_17.sp4_h_r_3 <X> T_20_17.sp4_h_l_38
 (9 7)  (1045 279)  (1045 279)  routing T_20_17.sp4_v_b_8 <X> T_20_17.sp4_v_t_41
 (10 7)  (1046 279)  (1046 279)  routing T_20_17.sp4_v_b_8 <X> T_20_17.sp4_v_t_41
 (18 7)  (1054 279)  (1054 279)  routing T_20_17.sp4_h_r_5 <X> T_20_17.lc_trk_g1_5
 (21 7)  (1057 279)  (1057 279)  routing T_20_17.sp4_v_b_15 <X> T_20_17.lc_trk_g1_7
 (22 7)  (1058 279)  (1058 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (1059 279)  (1059 279)  routing T_20_17.sp4_v_b_22 <X> T_20_17.lc_trk_g1_6
 (24 7)  (1060 279)  (1060 279)  routing T_20_17.sp4_v_b_22 <X> T_20_17.lc_trk_g1_6
 (30 7)  (1066 279)  (1066 279)  routing T_20_17.lc_trk_g2_6 <X> T_20_17.wire_logic_cluster/lc_3/in_1
 (36 7)  (1072 279)  (1072 279)  LC_3 Logic Functioning bit
 (37 7)  (1073 279)  (1073 279)  LC_3 Logic Functioning bit
 (41 7)  (1077 279)  (1077 279)  LC_3 Logic Functioning bit
 (43 7)  (1079 279)  (1079 279)  LC_3 Logic Functioning bit
 (8 8)  (1044 280)  (1044 280)  routing T_20_17.sp4_v_b_7 <X> T_20_17.sp4_h_r_7
 (9 8)  (1045 280)  (1045 280)  routing T_20_17.sp4_v_b_7 <X> T_20_17.sp4_h_r_7
 (16 8)  (1052 280)  (1052 280)  routing T_20_17.sp4_v_b_33 <X> T_20_17.lc_trk_g2_1
 (17 8)  (1053 280)  (1053 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (1054 280)  (1054 280)  routing T_20_17.sp4_v_b_33 <X> T_20_17.lc_trk_g2_1
 (22 8)  (1058 280)  (1058 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (1059 280)  (1059 280)  routing T_20_17.sp4_v_t_30 <X> T_20_17.lc_trk_g2_3
 (24 8)  (1060 280)  (1060 280)  routing T_20_17.sp4_v_t_30 <X> T_20_17.lc_trk_g2_3
 (25 8)  (1061 280)  (1061 280)  routing T_20_17.sp4_h_r_34 <X> T_20_17.lc_trk_g2_2
 (29 8)  (1065 280)  (1065 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 280)  (1067 280)  routing T_20_17.lc_trk_g1_6 <X> T_20_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 280)  (1068 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 280)  (1070 280)  routing T_20_17.lc_trk_g1_6 <X> T_20_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 280)  (1072 280)  LC_4 Logic Functioning bit
 (38 8)  (1074 280)  (1074 280)  LC_4 Logic Functioning bit
 (42 8)  (1078 280)  (1078 280)  LC_4 Logic Functioning bit
 (43 8)  (1079 280)  (1079 280)  LC_4 Logic Functioning bit
 (45 8)  (1081 280)  (1081 280)  LC_4 Logic Functioning bit
 (50 8)  (1086 280)  (1086 280)  Cascade bit: LH_LC04_inmux02_5

 (53 8)  (1089 280)  (1089 280)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (18 9)  (1054 281)  (1054 281)  routing T_20_17.sp4_v_b_33 <X> T_20_17.lc_trk_g2_1
 (22 9)  (1058 281)  (1058 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1059 281)  (1059 281)  routing T_20_17.sp4_h_r_34 <X> T_20_17.lc_trk_g2_2
 (24 9)  (1060 281)  (1060 281)  routing T_20_17.sp4_h_r_34 <X> T_20_17.lc_trk_g2_2
 (30 9)  (1066 281)  (1066 281)  routing T_20_17.lc_trk_g0_3 <X> T_20_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (1067 281)  (1067 281)  routing T_20_17.lc_trk_g1_6 <X> T_20_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (1072 281)  (1072 281)  LC_4 Logic Functioning bit
 (38 9)  (1074 281)  (1074 281)  LC_4 Logic Functioning bit
 (42 9)  (1078 281)  (1078 281)  LC_4 Logic Functioning bit
 (43 9)  (1079 281)  (1079 281)  LC_4 Logic Functioning bit
 (52 9)  (1088 281)  (1088 281)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (6 10)  (1042 282)  (1042 282)  routing T_20_17.sp4_h_l_36 <X> T_20_17.sp4_v_t_43
 (17 10)  (1053 282)  (1053 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (1057 282)  (1057 282)  routing T_20_17.sp4_h_r_39 <X> T_20_17.lc_trk_g2_7
 (22 10)  (1058 282)  (1058 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (1059 282)  (1059 282)  routing T_20_17.sp4_h_r_39 <X> T_20_17.lc_trk_g2_7
 (24 10)  (1060 282)  (1060 282)  routing T_20_17.sp4_h_r_39 <X> T_20_17.lc_trk_g2_7
 (25 10)  (1061 282)  (1061 282)  routing T_20_17.wire_logic_cluster/lc_6/out <X> T_20_17.lc_trk_g2_6
 (26 10)  (1062 282)  (1062 282)  routing T_20_17.lc_trk_g2_5 <X> T_20_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (1063 282)  (1063 282)  routing T_20_17.lc_trk_g3_3 <X> T_20_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (1064 282)  (1064 282)  routing T_20_17.lc_trk_g3_3 <X> T_20_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 282)  (1065 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 282)  (1067 282)  routing T_20_17.lc_trk_g1_7 <X> T_20_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 282)  (1068 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 282)  (1070 282)  routing T_20_17.lc_trk_g1_7 <X> T_20_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (1071 282)  (1071 282)  routing T_20_17.lc_trk_g2_7 <X> T_20_17.input_2_5
 (36 10)  (1072 282)  (1072 282)  LC_5 Logic Functioning bit
 (41 10)  (1077 282)  (1077 282)  LC_5 Logic Functioning bit
 (43 10)  (1079 282)  (1079 282)  LC_5 Logic Functioning bit
 (9 11)  (1045 283)  (1045 283)  routing T_20_17.sp4_v_b_7 <X> T_20_17.sp4_v_t_42
 (18 11)  (1054 283)  (1054 283)  routing T_20_17.sp4_r_v_b_37 <X> T_20_17.lc_trk_g2_5
 (22 11)  (1058 283)  (1058 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (1064 283)  (1064 283)  routing T_20_17.lc_trk_g2_5 <X> T_20_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 283)  (1065 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 283)  (1066 283)  routing T_20_17.lc_trk_g3_3 <X> T_20_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (1067 283)  (1067 283)  routing T_20_17.lc_trk_g1_7 <X> T_20_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (1068 283)  (1068 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (1069 283)  (1069 283)  routing T_20_17.lc_trk_g2_7 <X> T_20_17.input_2_5
 (35 11)  (1071 283)  (1071 283)  routing T_20_17.lc_trk_g2_7 <X> T_20_17.input_2_5
 (36 11)  (1072 283)  (1072 283)  LC_5 Logic Functioning bit
 (37 11)  (1073 283)  (1073 283)  LC_5 Logic Functioning bit
 (39 11)  (1075 283)  (1075 283)  LC_5 Logic Functioning bit
 (41 11)  (1077 283)  (1077 283)  LC_5 Logic Functioning bit
 (43 11)  (1079 283)  (1079 283)  LC_5 Logic Functioning bit
 (14 12)  (1050 284)  (1050 284)  routing T_20_17.sp4_h_l_21 <X> T_20_17.lc_trk_g3_0
 (21 12)  (1057 284)  (1057 284)  routing T_20_17.sp4_h_r_43 <X> T_20_17.lc_trk_g3_3
 (22 12)  (1058 284)  (1058 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1059 284)  (1059 284)  routing T_20_17.sp4_h_r_43 <X> T_20_17.lc_trk_g3_3
 (24 12)  (1060 284)  (1060 284)  routing T_20_17.sp4_h_r_43 <X> T_20_17.lc_trk_g3_3
 (26 12)  (1062 284)  (1062 284)  routing T_20_17.lc_trk_g1_7 <X> T_20_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (1063 284)  (1063 284)  routing T_20_17.lc_trk_g3_0 <X> T_20_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (1064 284)  (1064 284)  routing T_20_17.lc_trk_g3_0 <X> T_20_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 284)  (1065 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 284)  (1067 284)  routing T_20_17.lc_trk_g3_4 <X> T_20_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 284)  (1068 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 284)  (1069 284)  routing T_20_17.lc_trk_g3_4 <X> T_20_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 284)  (1070 284)  routing T_20_17.lc_trk_g3_4 <X> T_20_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 284)  (1072 284)  LC_6 Logic Functioning bit
 (39 12)  (1075 284)  (1075 284)  LC_6 Logic Functioning bit
 (43 12)  (1079 284)  (1079 284)  LC_6 Logic Functioning bit
 (50 12)  (1086 284)  (1086 284)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (1051 285)  (1051 285)  routing T_20_17.sp4_h_l_21 <X> T_20_17.lc_trk_g3_0
 (16 13)  (1052 285)  (1052 285)  routing T_20_17.sp4_h_l_21 <X> T_20_17.lc_trk_g3_0
 (17 13)  (1053 285)  (1053 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (21 13)  (1057 285)  (1057 285)  routing T_20_17.sp4_h_r_43 <X> T_20_17.lc_trk_g3_3
 (22 13)  (1058 285)  (1058 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1061 285)  (1061 285)  routing T_20_17.sp4_r_v_b_42 <X> T_20_17.lc_trk_g3_2
 (26 13)  (1062 285)  (1062 285)  routing T_20_17.lc_trk_g1_7 <X> T_20_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (1063 285)  (1063 285)  routing T_20_17.lc_trk_g1_7 <X> T_20_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 285)  (1065 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (36 13)  (1072 285)  (1072 285)  LC_6 Logic Functioning bit
 (37 13)  (1073 285)  (1073 285)  LC_6 Logic Functioning bit
 (38 13)  (1074 285)  (1074 285)  LC_6 Logic Functioning bit
 (42 13)  (1078 285)  (1078 285)  LC_6 Logic Functioning bit
 (43 13)  (1079 285)  (1079 285)  LC_6 Logic Functioning bit
 (1 14)  (1037 286)  (1037 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (1048 286)  (1048 286)  routing T_20_17.sp4_h_r_8 <X> T_20_17.sp4_h_l_46
 (14 14)  (1050 286)  (1050 286)  routing T_20_17.sp4_h_r_36 <X> T_20_17.lc_trk_g3_4
 (1 15)  (1037 287)  (1037 287)  routing T_20_17.lc_trk_g0_4 <X> T_20_17.wire_logic_cluster/lc_7/s_r
 (13 15)  (1049 287)  (1049 287)  routing T_20_17.sp4_h_r_8 <X> T_20_17.sp4_h_l_46
 (15 15)  (1051 287)  (1051 287)  routing T_20_17.sp4_h_r_36 <X> T_20_17.lc_trk_g3_4
 (16 15)  (1052 287)  (1052 287)  routing T_20_17.sp4_h_r_36 <X> T_20_17.lc_trk_g3_4
 (17 15)  (1053 287)  (1053 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4


LogicTile_21_17

 (25 0)  (1115 272)  (1115 272)  routing T_21_17.wire_logic_cluster/lc_2/out <X> T_21_17.lc_trk_g0_2
 (27 0)  (1117 272)  (1117 272)  routing T_21_17.lc_trk_g3_4 <X> T_21_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (1118 272)  (1118 272)  routing T_21_17.lc_trk_g3_4 <X> T_21_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 272)  (1119 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 272)  (1120 272)  routing T_21_17.lc_trk_g3_4 <X> T_21_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 272)  (1122 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 272)  (1123 272)  routing T_21_17.lc_trk_g3_2 <X> T_21_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 272)  (1124 272)  routing T_21_17.lc_trk_g3_2 <X> T_21_17.wire_logic_cluster/lc_0/in_3
 (47 0)  (1137 272)  (1137 272)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (22 1)  (1112 273)  (1112 273)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (1116 273)  (1116 273)  routing T_21_17.lc_trk_g1_3 <X> T_21_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (1117 273)  (1117 273)  routing T_21_17.lc_trk_g1_3 <X> T_21_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 273)  (1119 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (1121 273)  (1121 273)  routing T_21_17.lc_trk_g3_2 <X> T_21_17.wire_logic_cluster/lc_0/in_3
 (41 1)  (1131 273)  (1131 273)  LC_0 Logic Functioning bit
 (43 1)  (1133 273)  (1133 273)  LC_0 Logic Functioning bit
 (53 1)  (1143 273)  (1143 273)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (1090 274)  (1090 274)  routing T_21_17.glb_netwk_6 <X> T_21_17.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 274)  (1091 274)  routing T_21_17.glb_netwk_6 <X> T_21_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 274)  (1092 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (1094 274)  (1094 274)  routing T_21_17.sp4_v_b_4 <X> T_21_17.sp4_v_t_37
 (6 2)  (1096 274)  (1096 274)  routing T_21_17.sp4_v_b_4 <X> T_21_17.sp4_v_t_37
 (14 2)  (1104 274)  (1104 274)  routing T_21_17.sp4_h_l_1 <X> T_21_17.lc_trk_g0_4
 (21 2)  (1111 274)  (1111 274)  routing T_21_17.sp4_v_b_7 <X> T_21_17.lc_trk_g0_7
 (22 2)  (1112 274)  (1112 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (1113 274)  (1113 274)  routing T_21_17.sp4_v_b_7 <X> T_21_17.lc_trk_g0_7
 (25 2)  (1115 274)  (1115 274)  routing T_21_17.sp4_v_t_3 <X> T_21_17.lc_trk_g0_6
 (27 2)  (1117 274)  (1117 274)  routing T_21_17.lc_trk_g1_1 <X> T_21_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 274)  (1119 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 274)  (1121 274)  routing T_21_17.lc_trk_g0_4 <X> T_21_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 274)  (1122 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (41 2)  (1131 274)  (1131 274)  LC_1 Logic Functioning bit
 (43 2)  (1133 274)  (1133 274)  LC_1 Logic Functioning bit
 (4 3)  (1094 275)  (1094 275)  routing T_21_17.sp4_v_b_7 <X> T_21_17.sp4_h_l_37
 (15 3)  (1105 275)  (1105 275)  routing T_21_17.sp4_h_l_1 <X> T_21_17.lc_trk_g0_4
 (16 3)  (1106 275)  (1106 275)  routing T_21_17.sp4_h_l_1 <X> T_21_17.lc_trk_g0_4
 (17 3)  (1107 275)  (1107 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (1112 275)  (1112 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (1113 275)  (1113 275)  routing T_21_17.sp4_v_t_3 <X> T_21_17.lc_trk_g0_6
 (25 3)  (1115 275)  (1115 275)  routing T_21_17.sp4_v_t_3 <X> T_21_17.lc_trk_g0_6
 (41 3)  (1131 275)  (1131 275)  LC_1 Logic Functioning bit
 (43 3)  (1133 275)  (1133 275)  LC_1 Logic Functioning bit
 (51 3)  (1141 275)  (1141 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (13 4)  (1103 276)  (1103 276)  routing T_21_17.sp4_h_l_40 <X> T_21_17.sp4_v_b_5
 (15 4)  (1105 276)  (1105 276)  routing T_21_17.sp4_h_r_1 <X> T_21_17.lc_trk_g1_1
 (16 4)  (1106 276)  (1106 276)  routing T_21_17.sp4_h_r_1 <X> T_21_17.lc_trk_g1_1
 (17 4)  (1107 276)  (1107 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (1111 276)  (1111 276)  routing T_21_17.sp4_v_b_3 <X> T_21_17.lc_trk_g1_3
 (22 4)  (1112 276)  (1112 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (1113 276)  (1113 276)  routing T_21_17.sp4_v_b_3 <X> T_21_17.lc_trk_g1_3
 (25 4)  (1115 276)  (1115 276)  routing T_21_17.sp4_h_l_7 <X> T_21_17.lc_trk_g1_2
 (26 4)  (1116 276)  (1116 276)  routing T_21_17.lc_trk_g2_6 <X> T_21_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (1117 276)  (1117 276)  routing T_21_17.lc_trk_g1_2 <X> T_21_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 276)  (1119 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1121 276)  (1121 276)  routing T_21_17.lc_trk_g3_6 <X> T_21_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 276)  (1122 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 276)  (1123 276)  routing T_21_17.lc_trk_g3_6 <X> T_21_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 276)  (1124 276)  routing T_21_17.lc_trk_g3_6 <X> T_21_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 276)  (1126 276)  LC_2 Logic Functioning bit
 (43 4)  (1133 276)  (1133 276)  LC_2 Logic Functioning bit
 (52 4)  (1142 276)  (1142 276)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (12 5)  (1102 277)  (1102 277)  routing T_21_17.sp4_h_l_40 <X> T_21_17.sp4_v_b_5
 (18 5)  (1108 277)  (1108 277)  routing T_21_17.sp4_h_r_1 <X> T_21_17.lc_trk_g1_1
 (22 5)  (1112 277)  (1112 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (1113 277)  (1113 277)  routing T_21_17.sp4_h_l_7 <X> T_21_17.lc_trk_g1_2
 (24 5)  (1114 277)  (1114 277)  routing T_21_17.sp4_h_l_7 <X> T_21_17.lc_trk_g1_2
 (25 5)  (1115 277)  (1115 277)  routing T_21_17.sp4_h_l_7 <X> T_21_17.lc_trk_g1_2
 (26 5)  (1116 277)  (1116 277)  routing T_21_17.lc_trk_g2_6 <X> T_21_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (1118 277)  (1118 277)  routing T_21_17.lc_trk_g2_6 <X> T_21_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 277)  (1119 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (1120 277)  (1120 277)  routing T_21_17.lc_trk_g1_2 <X> T_21_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (1121 277)  (1121 277)  routing T_21_17.lc_trk_g3_6 <X> T_21_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (1122 277)  (1122 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (1123 277)  (1123 277)  routing T_21_17.lc_trk_g2_2 <X> T_21_17.input_2_2
 (35 5)  (1125 277)  (1125 277)  routing T_21_17.lc_trk_g2_2 <X> T_21_17.input_2_2
 (36 5)  (1126 277)  (1126 277)  LC_2 Logic Functioning bit
 (41 5)  (1131 277)  (1131 277)  LC_2 Logic Functioning bit
 (43 5)  (1133 277)  (1133 277)  LC_2 Logic Functioning bit
 (46 5)  (1136 277)  (1136 277)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (53 5)  (1143 277)  (1143 277)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (11 6)  (1101 278)  (1101 278)  routing T_21_17.sp4_v_b_2 <X> T_21_17.sp4_v_t_40
 (22 6)  (1112 278)  (1112 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (27 6)  (1117 278)  (1117 278)  routing T_21_17.lc_trk_g3_3 <X> T_21_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (1118 278)  (1118 278)  routing T_21_17.lc_trk_g3_3 <X> T_21_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 278)  (1119 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (1121 278)  (1121 278)  routing T_21_17.lc_trk_g2_4 <X> T_21_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 278)  (1122 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 278)  (1123 278)  routing T_21_17.lc_trk_g2_4 <X> T_21_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 278)  (1126 278)  LC_3 Logic Functioning bit
 (37 6)  (1127 278)  (1127 278)  LC_3 Logic Functioning bit
 (38 6)  (1128 278)  (1128 278)  LC_3 Logic Functioning bit
 (41 6)  (1131 278)  (1131 278)  LC_3 Logic Functioning bit
 (45 6)  (1135 278)  (1135 278)  LC_3 Logic Functioning bit
 (50 6)  (1140 278)  (1140 278)  Cascade bit: LH_LC03_inmux02_5

 (3 7)  (1093 279)  (1093 279)  routing T_21_17.sp12_h_l_23 <X> T_21_17.sp12_v_t_23
 (8 7)  (1098 279)  (1098 279)  routing T_21_17.sp4_h_r_4 <X> T_21_17.sp4_v_t_41
 (9 7)  (1099 279)  (1099 279)  routing T_21_17.sp4_h_r_4 <X> T_21_17.sp4_v_t_41
 (12 7)  (1102 279)  (1102 279)  routing T_21_17.sp4_v_b_2 <X> T_21_17.sp4_v_t_40
 (14 7)  (1104 279)  (1104 279)  routing T_21_17.top_op_4 <X> T_21_17.lc_trk_g1_4
 (15 7)  (1105 279)  (1105 279)  routing T_21_17.top_op_4 <X> T_21_17.lc_trk_g1_4
 (17 7)  (1107 279)  (1107 279)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (1111 279)  (1111 279)  routing T_21_17.sp4_r_v_b_31 <X> T_21_17.lc_trk_g1_7
 (30 7)  (1120 279)  (1120 279)  routing T_21_17.lc_trk_g3_3 <X> T_21_17.wire_logic_cluster/lc_3/in_1
 (36 7)  (1126 279)  (1126 279)  LC_3 Logic Functioning bit
 (37 7)  (1127 279)  (1127 279)  LC_3 Logic Functioning bit
 (38 7)  (1128 279)  (1128 279)  LC_3 Logic Functioning bit
 (41 7)  (1131 279)  (1131 279)  LC_3 Logic Functioning bit
 (47 7)  (1137 279)  (1137 279)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (13 8)  (1103 280)  (1103 280)  routing T_21_17.sp4_v_t_45 <X> T_21_17.sp4_v_b_8
 (25 8)  (1115 280)  (1115 280)  routing T_21_17.sp4_h_r_34 <X> T_21_17.lc_trk_g2_2
 (26 8)  (1116 280)  (1116 280)  routing T_21_17.lc_trk_g1_7 <X> T_21_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (1117 280)  (1117 280)  routing T_21_17.lc_trk_g3_0 <X> T_21_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (1118 280)  (1118 280)  routing T_21_17.lc_trk_g3_0 <X> T_21_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 280)  (1119 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 280)  (1121 280)  routing T_21_17.lc_trk_g2_7 <X> T_21_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 280)  (1122 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 280)  (1123 280)  routing T_21_17.lc_trk_g2_7 <X> T_21_17.wire_logic_cluster/lc_4/in_3
 (37 8)  (1127 280)  (1127 280)  LC_4 Logic Functioning bit
 (38 8)  (1128 280)  (1128 280)  LC_4 Logic Functioning bit
 (39 8)  (1129 280)  (1129 280)  LC_4 Logic Functioning bit
 (41 8)  (1131 280)  (1131 280)  LC_4 Logic Functioning bit
 (42 8)  (1132 280)  (1132 280)  LC_4 Logic Functioning bit
 (43 8)  (1133 280)  (1133 280)  LC_4 Logic Functioning bit
 (51 8)  (1141 280)  (1141 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (1112 281)  (1112 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1113 281)  (1113 281)  routing T_21_17.sp4_h_r_34 <X> T_21_17.lc_trk_g2_2
 (24 9)  (1114 281)  (1114 281)  routing T_21_17.sp4_h_r_34 <X> T_21_17.lc_trk_g2_2
 (26 9)  (1116 281)  (1116 281)  routing T_21_17.lc_trk_g1_7 <X> T_21_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (1117 281)  (1117 281)  routing T_21_17.lc_trk_g1_7 <X> T_21_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 281)  (1119 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (1121 281)  (1121 281)  routing T_21_17.lc_trk_g2_7 <X> T_21_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (1122 281)  (1122 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (1123 281)  (1123 281)  routing T_21_17.lc_trk_g3_3 <X> T_21_17.input_2_4
 (34 9)  (1124 281)  (1124 281)  routing T_21_17.lc_trk_g3_3 <X> T_21_17.input_2_4
 (35 9)  (1125 281)  (1125 281)  routing T_21_17.lc_trk_g3_3 <X> T_21_17.input_2_4
 (36 9)  (1126 281)  (1126 281)  LC_4 Logic Functioning bit
 (37 9)  (1127 281)  (1127 281)  LC_4 Logic Functioning bit
 (38 9)  (1128 281)  (1128 281)  LC_4 Logic Functioning bit
 (40 9)  (1130 281)  (1130 281)  LC_4 Logic Functioning bit
 (41 9)  (1131 281)  (1131 281)  LC_4 Logic Functioning bit
 (42 9)  (1132 281)  (1132 281)  LC_4 Logic Functioning bit
 (12 10)  (1102 282)  (1102 282)  routing T_21_17.sp4_v_t_39 <X> T_21_17.sp4_h_l_45
 (14 10)  (1104 282)  (1104 282)  routing T_21_17.sp4_h_r_44 <X> T_21_17.lc_trk_g2_4
 (15 10)  (1105 282)  (1105 282)  routing T_21_17.tnr_op_5 <X> T_21_17.lc_trk_g2_5
 (17 10)  (1107 282)  (1107 282)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (21 10)  (1111 282)  (1111 282)  routing T_21_17.wire_logic_cluster/lc_7/out <X> T_21_17.lc_trk_g2_7
 (22 10)  (1112 282)  (1112 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (1115 282)  (1115 282)  routing T_21_17.sp4_v_b_38 <X> T_21_17.lc_trk_g2_6
 (26 10)  (1116 282)  (1116 282)  routing T_21_17.lc_trk_g1_4 <X> T_21_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (1117 282)  (1117 282)  routing T_21_17.lc_trk_g3_5 <X> T_21_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (1118 282)  (1118 282)  routing T_21_17.lc_trk_g3_5 <X> T_21_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 282)  (1119 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 282)  (1120 282)  routing T_21_17.lc_trk_g3_5 <X> T_21_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 282)  (1121 282)  routing T_21_17.lc_trk_g0_6 <X> T_21_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 282)  (1122 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (35 10)  (1125 282)  (1125 282)  routing T_21_17.lc_trk_g2_5 <X> T_21_17.input_2_5
 (36 10)  (1126 282)  (1126 282)  LC_5 Logic Functioning bit
 (38 10)  (1128 282)  (1128 282)  LC_5 Logic Functioning bit
 (43 10)  (1133 282)  (1133 282)  LC_5 Logic Functioning bit
 (8 11)  (1098 283)  (1098 283)  routing T_21_17.sp4_v_b_4 <X> T_21_17.sp4_v_t_42
 (10 11)  (1100 283)  (1100 283)  routing T_21_17.sp4_v_b_4 <X> T_21_17.sp4_v_t_42
 (11 11)  (1101 283)  (1101 283)  routing T_21_17.sp4_v_t_39 <X> T_21_17.sp4_h_l_45
 (13 11)  (1103 283)  (1103 283)  routing T_21_17.sp4_v_t_39 <X> T_21_17.sp4_h_l_45
 (14 11)  (1104 283)  (1104 283)  routing T_21_17.sp4_h_r_44 <X> T_21_17.lc_trk_g2_4
 (15 11)  (1105 283)  (1105 283)  routing T_21_17.sp4_h_r_44 <X> T_21_17.lc_trk_g2_4
 (16 11)  (1106 283)  (1106 283)  routing T_21_17.sp4_h_r_44 <X> T_21_17.lc_trk_g2_4
 (17 11)  (1107 283)  (1107 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (1112 283)  (1112 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (1113 283)  (1113 283)  routing T_21_17.sp4_v_b_38 <X> T_21_17.lc_trk_g2_6
 (25 11)  (1115 283)  (1115 283)  routing T_21_17.sp4_v_b_38 <X> T_21_17.lc_trk_g2_6
 (27 11)  (1117 283)  (1117 283)  routing T_21_17.lc_trk_g1_4 <X> T_21_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 283)  (1119 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (1121 283)  (1121 283)  routing T_21_17.lc_trk_g0_6 <X> T_21_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (1122 283)  (1122 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (1123 283)  (1123 283)  routing T_21_17.lc_trk_g2_5 <X> T_21_17.input_2_5
 (37 11)  (1127 283)  (1127 283)  LC_5 Logic Functioning bit
 (39 11)  (1129 283)  (1129 283)  LC_5 Logic Functioning bit
 (41 11)  (1131 283)  (1131 283)  LC_5 Logic Functioning bit
 (42 11)  (1132 283)  (1132 283)  LC_5 Logic Functioning bit
 (43 11)  (1133 283)  (1133 283)  LC_5 Logic Functioning bit
 (51 11)  (1141 283)  (1141 283)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (14 12)  (1104 284)  (1104 284)  routing T_21_17.sp4_h_l_21 <X> T_21_17.lc_trk_g3_0
 (15 12)  (1105 284)  (1105 284)  routing T_21_17.sp4_h_r_25 <X> T_21_17.lc_trk_g3_1
 (16 12)  (1106 284)  (1106 284)  routing T_21_17.sp4_h_r_25 <X> T_21_17.lc_trk_g3_1
 (17 12)  (1107 284)  (1107 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (1111 284)  (1111 284)  routing T_21_17.wire_logic_cluster/lc_3/out <X> T_21_17.lc_trk_g3_3
 (22 12)  (1112 284)  (1112 284)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (29 12)  (1119 284)  (1119 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 284)  (1120 284)  routing T_21_17.lc_trk_g0_7 <X> T_21_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 284)  (1122 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 284)  (1123 284)  routing T_21_17.lc_trk_g3_2 <X> T_21_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 284)  (1124 284)  routing T_21_17.lc_trk_g3_2 <X> T_21_17.wire_logic_cluster/lc_6/in_3
 (47 12)  (1137 284)  (1137 284)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (52 12)  (1142 284)  (1142 284)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (15 13)  (1105 285)  (1105 285)  routing T_21_17.sp4_h_l_21 <X> T_21_17.lc_trk_g3_0
 (16 13)  (1106 285)  (1106 285)  routing T_21_17.sp4_h_l_21 <X> T_21_17.lc_trk_g3_0
 (17 13)  (1107 285)  (1107 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (1108 285)  (1108 285)  routing T_21_17.sp4_h_r_25 <X> T_21_17.lc_trk_g3_1
 (22 13)  (1112 285)  (1112 285)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (1113 285)  (1113 285)  routing T_21_17.sp12_v_t_9 <X> T_21_17.lc_trk_g3_2
 (26 13)  (1116 285)  (1116 285)  routing T_21_17.lc_trk_g1_3 <X> T_21_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (1117 285)  (1117 285)  routing T_21_17.lc_trk_g1_3 <X> T_21_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 285)  (1119 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (1120 285)  (1120 285)  routing T_21_17.lc_trk_g0_7 <X> T_21_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (1121 285)  (1121 285)  routing T_21_17.lc_trk_g3_2 <X> T_21_17.wire_logic_cluster/lc_6/in_3
 (41 13)  (1131 285)  (1131 285)  LC_6 Logic Functioning bit
 (43 13)  (1133 285)  (1133 285)  LC_6 Logic Functioning bit
 (11 14)  (1101 286)  (1101 286)  routing T_21_17.sp4_v_b_3 <X> T_21_17.sp4_v_t_46
 (13 14)  (1103 286)  (1103 286)  routing T_21_17.sp4_v_b_3 <X> T_21_17.sp4_v_t_46
 (15 14)  (1105 286)  (1105 286)  routing T_21_17.sp4_h_l_24 <X> T_21_17.lc_trk_g3_5
 (16 14)  (1106 286)  (1106 286)  routing T_21_17.sp4_h_l_24 <X> T_21_17.lc_trk_g3_5
 (17 14)  (1107 286)  (1107 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (1108 286)  (1108 286)  routing T_21_17.sp4_h_l_24 <X> T_21_17.lc_trk_g3_5
 (25 14)  (1115 286)  (1115 286)  routing T_21_17.sp4_v_b_30 <X> T_21_17.lc_trk_g3_6
 (26 14)  (1116 286)  (1116 286)  routing T_21_17.lc_trk_g2_7 <X> T_21_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (1117 286)  (1117 286)  routing T_21_17.lc_trk_g3_1 <X> T_21_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (1118 286)  (1118 286)  routing T_21_17.lc_trk_g3_1 <X> T_21_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 286)  (1119 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 286)  (1122 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 286)  (1126 286)  LC_7 Logic Functioning bit
 (38 14)  (1128 286)  (1128 286)  LC_7 Logic Functioning bit
 (41 14)  (1131 286)  (1131 286)  LC_7 Logic Functioning bit
 (43 14)  (1133 286)  (1133 286)  LC_7 Logic Functioning bit
 (45 14)  (1135 286)  (1135 286)  LC_7 Logic Functioning bit
 (51 14)  (1141 286)  (1141 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (14 15)  (1104 287)  (1104 287)  routing T_21_17.tnl_op_4 <X> T_21_17.lc_trk_g3_4
 (15 15)  (1105 287)  (1105 287)  routing T_21_17.tnl_op_4 <X> T_21_17.lc_trk_g3_4
 (17 15)  (1107 287)  (1107 287)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (19 15)  (1109 287)  (1109 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (22 15)  (1112 287)  (1112 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (1113 287)  (1113 287)  routing T_21_17.sp4_v_b_30 <X> T_21_17.lc_trk_g3_6
 (26 15)  (1116 287)  (1116 287)  routing T_21_17.lc_trk_g2_7 <X> T_21_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (1118 287)  (1118 287)  routing T_21_17.lc_trk_g2_7 <X> T_21_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 287)  (1119 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (1121 287)  (1121 287)  routing T_21_17.lc_trk_g0_2 <X> T_21_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (1126 287)  (1126 287)  LC_7 Logic Functioning bit
 (38 15)  (1128 287)  (1128 287)  LC_7 Logic Functioning bit
 (40 15)  (1130 287)  (1130 287)  LC_7 Logic Functioning bit
 (42 15)  (1132 287)  (1132 287)  LC_7 Logic Functioning bit


LogicTile_22_17

 (17 0)  (1161 272)  (1161 272)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1162 272)  (1162 272)  routing T_22_17.wire_logic_cluster/lc_1/out <X> T_22_17.lc_trk_g0_1
 (27 0)  (1171 272)  (1171 272)  routing T_22_17.lc_trk_g1_2 <X> T_22_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 272)  (1173 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (1175 272)  (1175 272)  routing T_22_17.lc_trk_g0_7 <X> T_22_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 272)  (1176 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (26 1)  (1170 273)  (1170 273)  routing T_22_17.lc_trk_g1_3 <X> T_22_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (1171 273)  (1171 273)  routing T_22_17.lc_trk_g1_3 <X> T_22_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 273)  (1173 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (1174 273)  (1174 273)  routing T_22_17.lc_trk_g1_2 <X> T_22_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (1175 273)  (1175 273)  routing T_22_17.lc_trk_g0_7 <X> T_22_17.wire_logic_cluster/lc_0/in_3
 (40 1)  (1184 273)  (1184 273)  LC_0 Logic Functioning bit
 (42 1)  (1186 273)  (1186 273)  LC_0 Logic Functioning bit
 (47 1)  (1191 273)  (1191 273)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (53 1)  (1197 273)  (1197 273)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (1144 274)  (1144 274)  routing T_22_17.glb_netwk_6 <X> T_22_17.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 274)  (1145 274)  routing T_22_17.glb_netwk_6 <X> T_22_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 274)  (1146 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (1165 274)  (1165 274)  routing T_22_17.sp4_v_b_15 <X> T_22_17.lc_trk_g0_7
 (22 2)  (1166 274)  (1166 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (1167 274)  (1167 274)  routing T_22_17.sp4_v_b_15 <X> T_22_17.lc_trk_g0_7
 (29 2)  (1173 274)  (1173 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1174 274)  (1174 274)  routing T_22_17.lc_trk_g0_4 <X> T_22_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (1175 274)  (1175 274)  routing T_22_17.lc_trk_g2_6 <X> T_22_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 274)  (1176 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 274)  (1177 274)  routing T_22_17.lc_trk_g2_6 <X> T_22_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 274)  (1180 274)  LC_1 Logic Functioning bit
 (38 2)  (1182 274)  (1182 274)  LC_1 Logic Functioning bit
 (42 2)  (1186 274)  (1186 274)  LC_1 Logic Functioning bit
 (43 2)  (1187 274)  (1187 274)  LC_1 Logic Functioning bit
 (45 2)  (1189 274)  (1189 274)  LC_1 Logic Functioning bit
 (14 3)  (1158 275)  (1158 275)  routing T_22_17.top_op_4 <X> T_22_17.lc_trk_g0_4
 (15 3)  (1159 275)  (1159 275)  routing T_22_17.top_op_4 <X> T_22_17.lc_trk_g0_4
 (17 3)  (1161 275)  (1161 275)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (21 3)  (1165 275)  (1165 275)  routing T_22_17.sp4_v_b_15 <X> T_22_17.lc_trk_g0_7
 (28 3)  (1172 275)  (1172 275)  routing T_22_17.lc_trk_g2_1 <X> T_22_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 275)  (1173 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (1175 275)  (1175 275)  routing T_22_17.lc_trk_g2_6 <X> T_22_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (1176 275)  (1176 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (42 3)  (1186 275)  (1186 275)  LC_1 Logic Functioning bit
 (43 3)  (1187 275)  (1187 275)  LC_1 Logic Functioning bit
 (53 3)  (1197 275)  (1197 275)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (22 4)  (1166 276)  (1166 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1167 276)  (1167 276)  routing T_22_17.sp4_v_b_19 <X> T_22_17.lc_trk_g1_3
 (24 4)  (1168 276)  (1168 276)  routing T_22_17.sp4_v_b_19 <X> T_22_17.lc_trk_g1_3
 (25 4)  (1169 276)  (1169 276)  routing T_22_17.sp4_v_b_2 <X> T_22_17.lc_trk_g1_2
 (26 4)  (1170 276)  (1170 276)  routing T_22_17.lc_trk_g2_4 <X> T_22_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (1171 276)  (1171 276)  routing T_22_17.lc_trk_g1_2 <X> T_22_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 276)  (1173 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1175 276)  (1175 276)  routing T_22_17.lc_trk_g0_7 <X> T_22_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (1176 276)  (1176 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (22 5)  (1166 277)  (1166 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (1167 277)  (1167 277)  routing T_22_17.sp4_v_b_2 <X> T_22_17.lc_trk_g1_2
 (28 5)  (1172 277)  (1172 277)  routing T_22_17.lc_trk_g2_4 <X> T_22_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 277)  (1173 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (1174 277)  (1174 277)  routing T_22_17.lc_trk_g1_2 <X> T_22_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (1175 277)  (1175 277)  routing T_22_17.lc_trk_g0_7 <X> T_22_17.wire_logic_cluster/lc_2/in_3
 (40 5)  (1184 277)  (1184 277)  LC_2 Logic Functioning bit
 (42 5)  (1186 277)  (1186 277)  LC_2 Logic Functioning bit
 (47 5)  (1191 277)  (1191 277)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (15 8)  (1159 280)  (1159 280)  routing T_22_17.sp4_h_r_41 <X> T_22_17.lc_trk_g2_1
 (16 8)  (1160 280)  (1160 280)  routing T_22_17.sp4_h_r_41 <X> T_22_17.lc_trk_g2_1
 (17 8)  (1161 280)  (1161 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (1162 280)  (1162 280)  routing T_22_17.sp4_h_r_41 <X> T_22_17.lc_trk_g2_1
 (22 8)  (1166 280)  (1166 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (18 9)  (1162 281)  (1162 281)  routing T_22_17.sp4_h_r_41 <X> T_22_17.lc_trk_g2_1
 (12 10)  (1156 282)  (1156 282)  routing T_22_17.sp4_v_t_45 <X> T_22_17.sp4_h_l_45
 (14 10)  (1158 282)  (1158 282)  routing T_22_17.sp4_v_b_36 <X> T_22_17.lc_trk_g2_4
 (8 11)  (1152 283)  (1152 283)  routing T_22_17.sp4_v_b_4 <X> T_22_17.sp4_v_t_42
 (10 11)  (1154 283)  (1154 283)  routing T_22_17.sp4_v_b_4 <X> T_22_17.sp4_v_t_42
 (11 11)  (1155 283)  (1155 283)  routing T_22_17.sp4_v_t_45 <X> T_22_17.sp4_h_l_45
 (14 11)  (1158 283)  (1158 283)  routing T_22_17.sp4_v_b_36 <X> T_22_17.lc_trk_g2_4
 (16 11)  (1160 283)  (1160 283)  routing T_22_17.sp4_v_b_36 <X> T_22_17.lc_trk_g2_4
 (17 11)  (1161 283)  (1161 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (1166 283)  (1166 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (1167 283)  (1167 283)  routing T_22_17.sp4_v_b_46 <X> T_22_17.lc_trk_g2_6
 (24 11)  (1168 283)  (1168 283)  routing T_22_17.sp4_v_b_46 <X> T_22_17.lc_trk_g2_6
 (17 12)  (1161 284)  (1161 284)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (1162 284)  (1162 284)  routing T_22_17.bnl_op_1 <X> T_22_17.lc_trk_g3_1
 (26 12)  (1170 284)  (1170 284)  routing T_22_17.lc_trk_g3_5 <X> T_22_17.wire_logic_cluster/lc_6/in_0
 (28 12)  (1172 284)  (1172 284)  routing T_22_17.lc_trk_g2_3 <X> T_22_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 284)  (1173 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (1175 284)  (1175 284)  routing T_22_17.lc_trk_g3_6 <X> T_22_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (1176 284)  (1176 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 284)  (1177 284)  routing T_22_17.lc_trk_g3_6 <X> T_22_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 284)  (1178 284)  routing T_22_17.lc_trk_g3_6 <X> T_22_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 284)  (1180 284)  LC_6 Logic Functioning bit
 (37 12)  (1181 284)  (1181 284)  LC_6 Logic Functioning bit
 (38 12)  (1182 284)  (1182 284)  LC_6 Logic Functioning bit
 (39 12)  (1183 284)  (1183 284)  LC_6 Logic Functioning bit
 (41 12)  (1185 284)  (1185 284)  LC_6 Logic Functioning bit
 (43 12)  (1187 284)  (1187 284)  LC_6 Logic Functioning bit
 (51 12)  (1195 284)  (1195 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (18 13)  (1162 285)  (1162 285)  routing T_22_17.bnl_op_1 <X> T_22_17.lc_trk_g3_1
 (27 13)  (1171 285)  (1171 285)  routing T_22_17.lc_trk_g3_5 <X> T_22_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (1172 285)  (1172 285)  routing T_22_17.lc_trk_g3_5 <X> T_22_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 285)  (1173 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (1174 285)  (1174 285)  routing T_22_17.lc_trk_g2_3 <X> T_22_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (1175 285)  (1175 285)  routing T_22_17.lc_trk_g3_6 <X> T_22_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (1180 285)  (1180 285)  LC_6 Logic Functioning bit
 (38 13)  (1182 285)  (1182 285)  LC_6 Logic Functioning bit
 (16 14)  (1160 286)  (1160 286)  routing T_22_17.sp4_v_t_16 <X> T_22_17.lc_trk_g3_5
 (17 14)  (1161 286)  (1161 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (1162 286)  (1162 286)  routing T_22_17.sp4_v_t_16 <X> T_22_17.lc_trk_g3_5
 (25 14)  (1169 286)  (1169 286)  routing T_22_17.wire_logic_cluster/lc_6/out <X> T_22_17.lc_trk_g3_6
 (27 14)  (1171 286)  (1171 286)  routing T_22_17.lc_trk_g3_1 <X> T_22_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (1172 286)  (1172 286)  routing T_22_17.lc_trk_g3_1 <X> T_22_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 286)  (1173 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (1175 286)  (1175 286)  routing T_22_17.lc_trk_g3_5 <X> T_22_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (1176 286)  (1176 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 286)  (1177 286)  routing T_22_17.lc_trk_g3_5 <X> T_22_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (1178 286)  (1178 286)  routing T_22_17.lc_trk_g3_5 <X> T_22_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 286)  (1180 286)  LC_7 Logic Functioning bit
 (38 14)  (1182 286)  (1182 286)  LC_7 Logic Functioning bit
 (46 14)  (1190 286)  (1190 286)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (3 15)  (1147 287)  (1147 287)  routing T_22_17.sp12_h_l_22 <X> T_22_17.sp12_v_t_22
 (22 15)  (1166 287)  (1166 287)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (36 15)  (1180 287)  (1180 287)  LC_7 Logic Functioning bit
 (38 15)  (1182 287)  (1182 287)  LC_7 Logic Functioning bit


LogicTile_23_17

 (17 0)  (1215 272)  (1215 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (29 0)  (1227 272)  (1227 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 272)  (1230 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 272)  (1231 272)  routing T_23_17.lc_trk_g3_0 <X> T_23_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 272)  (1232 272)  routing T_23_17.lc_trk_g3_0 <X> T_23_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 272)  (1234 272)  LC_0 Logic Functioning bit
 (37 0)  (1235 272)  (1235 272)  LC_0 Logic Functioning bit
 (38 0)  (1236 272)  (1236 272)  LC_0 Logic Functioning bit
 (39 0)  (1237 272)  (1237 272)  LC_0 Logic Functioning bit
 (41 0)  (1239 272)  (1239 272)  LC_0 Logic Functioning bit
 (43 0)  (1241 272)  (1241 272)  LC_0 Logic Functioning bit
 (45 0)  (1243 272)  (1243 272)  LC_0 Logic Functioning bit
 (52 0)  (1250 272)  (1250 272)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (27 1)  (1225 273)  (1225 273)  routing T_23_17.lc_trk_g3_1 <X> T_23_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (1226 273)  (1226 273)  routing T_23_17.lc_trk_g3_1 <X> T_23_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 273)  (1227 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (36 1)  (1234 273)  (1234 273)  LC_0 Logic Functioning bit
 (38 1)  (1236 273)  (1236 273)  LC_0 Logic Functioning bit
 (45 1)  (1243 273)  (1243 273)  LC_0 Logic Functioning bit
 (0 2)  (1198 274)  (1198 274)  routing T_23_17.lc_trk_g2_0 <X> T_23_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 274)  (1200 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (2 3)  (1200 275)  (1200 275)  routing T_23_17.lc_trk_g2_0 <X> T_23_17.wire_logic_cluster/lc_7/clk
 (8 6)  (1206 278)  (1206 278)  routing T_23_17.sp4_v_t_47 <X> T_23_17.sp4_h_l_41
 (9 6)  (1207 278)  (1207 278)  routing T_23_17.sp4_v_t_47 <X> T_23_17.sp4_h_l_41
 (10 6)  (1208 278)  (1208 278)  routing T_23_17.sp4_v_t_47 <X> T_23_17.sp4_h_l_41
 (2 8)  (1200 280)  (1200 280)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (15 9)  (1213 281)  (1213 281)  routing T_23_17.sp4_v_t_29 <X> T_23_17.lc_trk_g2_0
 (16 9)  (1214 281)  (1214 281)  routing T_23_17.sp4_v_t_29 <X> T_23_17.lc_trk_g2_0
 (17 9)  (1215 281)  (1215 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (15 12)  (1213 284)  (1213 284)  routing T_23_17.tnl_op_1 <X> T_23_17.lc_trk_g3_1
 (17 12)  (1215 284)  (1215 284)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (14 13)  (1212 285)  (1212 285)  routing T_23_17.sp4_r_v_b_40 <X> T_23_17.lc_trk_g3_0
 (17 13)  (1215 285)  (1215 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (1216 285)  (1216 285)  routing T_23_17.tnl_op_1 <X> T_23_17.lc_trk_g3_1
 (0 14)  (1198 286)  (1198 286)  routing T_23_17.lc_trk_g3_5 <X> T_23_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (1199 286)  (1199 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (5 14)  (1203 286)  (1203 286)  routing T_23_17.sp4_v_t_44 <X> T_23_17.sp4_h_l_44
 (15 14)  (1213 286)  (1213 286)  routing T_23_17.sp4_v_t_32 <X> T_23_17.lc_trk_g3_5
 (16 14)  (1214 286)  (1214 286)  routing T_23_17.sp4_v_t_32 <X> T_23_17.lc_trk_g3_5
 (17 14)  (1215 286)  (1215 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (0 15)  (1198 287)  (1198 287)  routing T_23_17.lc_trk_g3_5 <X> T_23_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (1199 287)  (1199 287)  routing T_23_17.lc_trk_g3_5 <X> T_23_17.wire_logic_cluster/lc_7/s_r
 (6 15)  (1204 287)  (1204 287)  routing T_23_17.sp4_v_t_44 <X> T_23_17.sp4_h_l_44


LogicTile_24_17

 (4 0)  (1256 272)  (1256 272)  routing T_24_17.sp4_h_l_43 <X> T_24_17.sp4_v_b_0
 (6 0)  (1258 272)  (1258 272)  routing T_24_17.sp4_h_l_43 <X> T_24_17.sp4_v_b_0
 (26 0)  (1278 272)  (1278 272)  routing T_24_17.lc_trk_g1_5 <X> T_24_17.wire_logic_cluster/lc_0/in_0
 (28 0)  (1280 272)  (1280 272)  routing T_24_17.lc_trk_g2_5 <X> T_24_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 272)  (1281 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1282 272)  (1282 272)  routing T_24_17.lc_trk_g2_5 <X> T_24_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (1284 272)  (1284 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 272)  (1285 272)  routing T_24_17.lc_trk_g3_0 <X> T_24_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 272)  (1286 272)  routing T_24_17.lc_trk_g3_0 <X> T_24_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 272)  (1288 272)  LC_0 Logic Functioning bit
 (37 0)  (1289 272)  (1289 272)  LC_0 Logic Functioning bit
 (38 0)  (1290 272)  (1290 272)  LC_0 Logic Functioning bit
 (39 0)  (1291 272)  (1291 272)  LC_0 Logic Functioning bit
 (41 0)  (1293 272)  (1293 272)  LC_0 Logic Functioning bit
 (43 0)  (1295 272)  (1295 272)  LC_0 Logic Functioning bit
 (45 0)  (1297 272)  (1297 272)  LC_0 Logic Functioning bit
 (5 1)  (1257 273)  (1257 273)  routing T_24_17.sp4_h_l_43 <X> T_24_17.sp4_v_b_0
 (8 1)  (1260 273)  (1260 273)  routing T_24_17.sp4_v_t_47 <X> T_24_17.sp4_v_b_1
 (10 1)  (1262 273)  (1262 273)  routing T_24_17.sp4_v_t_47 <X> T_24_17.sp4_v_b_1
 (27 1)  (1279 273)  (1279 273)  routing T_24_17.lc_trk_g1_5 <X> T_24_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 273)  (1281 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (36 1)  (1288 273)  (1288 273)  LC_0 Logic Functioning bit
 (38 1)  (1290 273)  (1290 273)  LC_0 Logic Functioning bit
 (44 1)  (1296 273)  (1296 273)  LC_0 Logic Functioning bit
 (45 1)  (1297 273)  (1297 273)  LC_0 Logic Functioning bit
 (48 1)  (1300 273)  (1300 273)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (2 2)  (1254 274)  (1254 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (0 3)  (1252 275)  (1252 275)  routing T_24_17.lc_trk_g1_1 <X> T_24_17.wire_logic_cluster/lc_7/clk
 (2 3)  (1254 275)  (1254 275)  routing T_24_17.lc_trk_g1_1 <X> T_24_17.wire_logic_cluster/lc_7/clk
 (14 3)  (1266 275)  (1266 275)  routing T_24_17.sp4_h_r_4 <X> T_24_17.lc_trk_g0_4
 (15 3)  (1267 275)  (1267 275)  routing T_24_17.sp4_h_r_4 <X> T_24_17.lc_trk_g0_4
 (16 3)  (1268 275)  (1268 275)  routing T_24_17.sp4_h_r_4 <X> T_24_17.lc_trk_g0_4
 (17 3)  (1269 275)  (1269 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (10 4)  (1262 276)  (1262 276)  routing T_24_17.sp4_v_t_46 <X> T_24_17.sp4_h_r_4
 (15 4)  (1267 276)  (1267 276)  routing T_24_17.sp4_v_b_17 <X> T_24_17.lc_trk_g1_1
 (16 4)  (1268 276)  (1268 276)  routing T_24_17.sp4_v_b_17 <X> T_24_17.lc_trk_g1_1
 (17 4)  (1269 276)  (1269 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (16 6)  (1268 278)  (1268 278)  routing T_24_17.sp4_v_b_5 <X> T_24_17.lc_trk_g1_5
 (17 6)  (1269 278)  (1269 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (1270 278)  (1270 278)  routing T_24_17.sp4_v_b_5 <X> T_24_17.lc_trk_g1_5
 (4 10)  (1256 282)  (1256 282)  routing T_24_17.sp4_v_b_6 <X> T_24_17.sp4_v_t_43
 (16 10)  (1268 282)  (1268 282)  routing T_24_17.sp12_v_b_21 <X> T_24_17.lc_trk_g2_5
 (17 10)  (1269 282)  (1269 282)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (18 11)  (1270 283)  (1270 283)  routing T_24_17.sp12_v_b_21 <X> T_24_17.lc_trk_g2_5
 (4 13)  (1256 285)  (1256 285)  routing T_24_17.sp4_v_t_41 <X> T_24_17.sp4_h_r_9
 (16 13)  (1268 285)  (1268 285)  routing T_24_17.sp12_v_b_8 <X> T_24_17.lc_trk_g3_0
 (17 13)  (1269 285)  (1269 285)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (1 14)  (1253 286)  (1253 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (11 14)  (1263 286)  (1263 286)  routing T_24_17.sp4_h_l_43 <X> T_24_17.sp4_v_t_46
 (1 15)  (1253 287)  (1253 287)  routing T_24_17.lc_trk_g0_4 <X> T_24_17.wire_logic_cluster/lc_7/s_r
 (3 15)  (1255 287)  (1255 287)  routing T_24_17.sp12_h_l_22 <X> T_24_17.sp12_v_t_22
 (8 15)  (1260 287)  (1260 287)  routing T_24_17.sp4_h_r_4 <X> T_24_17.sp4_v_t_47
 (9 15)  (1261 287)  (1261 287)  routing T_24_17.sp4_h_r_4 <X> T_24_17.sp4_v_t_47
 (10 15)  (1262 287)  (1262 287)  routing T_24_17.sp4_h_r_4 <X> T_24_17.sp4_v_t_47


RAM_Tile_25_17

 (7 1)  (1313 273)  (1313 273)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 274)  (1306 274)  routing T_25_17.glb_netwk_6 <X> T_25_17.wire_bram/ram/RCLK
 (1 2)  (1307 274)  (1307 274)  routing T_25_17.glb_netwk_6 <X> T_25_17.wire_bram/ram/RCLK
 (2 2)  (1308 274)  (1308 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (8 2)  (1314 274)  (1314 274)  routing T_25_17.sp4_v_t_42 <X> T_25_17.sp4_h_l_36
 (9 2)  (1315 274)  (1315 274)  routing T_25_17.sp4_v_t_42 <X> T_25_17.sp4_h_l_36
 (10 2)  (1316 274)  (1316 274)  routing T_25_17.sp4_v_t_42 <X> T_25_17.sp4_h_l_36
 (27 4)  (1333 276)  (1333 276)  routing T_25_17.lc_trk_g3_0 <X> T_25_17.wire_bram/ram/WDATA_13
 (28 4)  (1334 276)  (1334 276)  routing T_25_17.lc_trk_g3_0 <X> T_25_17.wire_bram/ram/WDATA_13
 (29 4)  (1335 276)  (1335 276)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_0 wire_bram/ram/WDATA_13
 (38 4)  (1344 276)  (1344 276)  Enable bit of Mux _out_links/OutMux2_2 => wire_bram/ram/RDATA_13 sp4_v_t_25
 (14 6)  (1320 278)  (1320 278)  routing T_25_17.sp4_h_l_9 <X> T_25_17.lc_trk_g1_4
 (3 7)  (1309 279)  (1309 279)  routing T_25_17.sp12_h_l_23 <X> T_25_17.sp12_v_t_23
 (14 7)  (1320 279)  (1320 279)  routing T_25_17.sp4_h_l_9 <X> T_25_17.lc_trk_g1_4
 (15 7)  (1321 279)  (1321 279)  routing T_25_17.sp4_h_l_9 <X> T_25_17.lc_trk_g1_4
 (16 7)  (1322 279)  (1322 279)  routing T_25_17.sp4_h_l_9 <X> T_25_17.lc_trk_g1_4
 (17 7)  (1323 279)  (1323 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (14 11)  (1320 283)  (1320 283)  routing T_25_17.sp4_r_v_b_36 <X> T_25_17.lc_trk_g2_4
 (17 11)  (1323 283)  (1323 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (14 12)  (1320 284)  (1320 284)  routing T_25_17.sp4_v_b_32 <X> T_25_17.lc_trk_g3_0
 (27 12)  (1333 284)  (1333 284)  routing T_25_17.lc_trk_g1_4 <X> T_25_17.wire_bram/ram/WDATA_9
 (29 12)  (1335 284)  (1335 284)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g1_4 wire_bram/ram/WDATA_9
 (30 12)  (1336 284)  (1336 284)  routing T_25_17.lc_trk_g1_4 <X> T_25_17.wire_bram/ram/WDATA_9
 (39 12)  (1345 284)  (1345 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_bram/ram/RDATA_9 sp4_v_b_44
 (14 13)  (1320 285)  (1320 285)  routing T_25_17.sp4_v_b_32 <X> T_25_17.lc_trk_g3_0
 (16 13)  (1322 285)  (1322 285)  routing T_25_17.sp4_v_b_32 <X> T_25_17.lc_trk_g3_0
 (17 13)  (1323 285)  (1323 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_32 lc_trk_g3_0
 (0 14)  (1306 286)  (1306 286)  routing T_25_17.lc_trk_g2_4 <X> T_25_17.wire_bram/ram/RE
 (1 14)  (1307 286)  (1307 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 287)  (1307 287)  routing T_25_17.lc_trk_g2_4 <X> T_25_17.wire_bram/ram/RE


LogicTile_26_17

 (11 2)  (1359 274)  (1359 274)  routing T_26_17.sp4_h_l_44 <X> T_26_17.sp4_v_t_39
 (3 15)  (1351 287)  (1351 287)  routing T_26_17.sp12_h_l_22 <X> T_26_17.sp12_v_t_22


LogicTile_27_17

 (4 6)  (1406 278)  (1406 278)  routing T_27_17.sp4_v_b_3 <X> T_27_17.sp4_v_t_38
 (13 6)  (1415 278)  (1415 278)  routing T_27_17.sp4_v_b_5 <X> T_27_17.sp4_v_t_40


IO_Tile_33_17

 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit


IO_Tile_0_16

 (2 1)  (15 257)  (15 257)  Enable bit of Mux _out_links/OutMux4_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_32
 (17 1)  (0 257)  (0 257)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0

 (3 9)  (14 265)  (14 265)  IO control bit: GIOLEFT1_IE_0

 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit


LogicTile_2_16

 (12 12)  (84 268)  (84 268)  routing T_2_16.sp4_h_l_45 <X> T_2_16.sp4_h_r_11
 (13 13)  (85 269)  (85 269)  routing T_2_16.sp4_h_l_45 <X> T_2_16.sp4_h_r_11


LogicTile_4_16

 (2 0)  (182 256)  (182 256)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 4)  (183 260)  (183 260)  routing T_4_16.sp12_v_b_0 <X> T_4_16.sp12_h_r_0
 (3 5)  (183 261)  (183 261)  routing T_4_16.sp12_v_b_0 <X> T_4_16.sp12_h_r_0
 (9 5)  (189 261)  (189 261)  routing T_4_16.sp4_v_t_41 <X> T_4_16.sp4_v_b_4
 (12 8)  (192 264)  (192 264)  routing T_4_16.sp4_v_b_2 <X> T_4_16.sp4_h_r_8
 (11 9)  (191 265)  (191 265)  routing T_4_16.sp4_v_b_2 <X> T_4_16.sp4_h_r_8
 (13 9)  (193 265)  (193 265)  routing T_4_16.sp4_v_b_2 <X> T_4_16.sp4_h_r_8


LogicTile_6_16

 (12 0)  (300 256)  (300 256)  routing T_6_16.sp4_h_l_46 <X> T_6_16.sp4_h_r_2
 (13 1)  (301 257)  (301 257)  routing T_6_16.sp4_h_l_46 <X> T_6_16.sp4_h_r_2
 (2 4)  (290 260)  (290 260)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_7_16

 (22 0)  (364 256)  (364 256)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (366 256)  (366 256)  routing T_7_16.bot_op_3 <X> T_7_16.lc_trk_g0_3
 (25 0)  (367 256)  (367 256)  routing T_7_16.wire_logic_cluster/lc_2/out <X> T_7_16.lc_trk_g0_2
 (4 1)  (346 257)  (346 257)  routing T_7_16.sp4_v_t_42 <X> T_7_16.sp4_h_r_0
 (22 1)  (364 257)  (364 257)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (342 258)  (342 258)  routing T_7_16.glb_netwk_6 <X> T_7_16.wire_logic_cluster/lc_7/clk
 (1 2)  (343 258)  (343 258)  routing T_7_16.glb_netwk_6 <X> T_7_16.wire_logic_cluster/lc_7/clk
 (2 2)  (344 258)  (344 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 4)  (368 260)  (368 260)  routing T_7_16.lc_trk_g2_4 <X> T_7_16.wire_logic_cluster/lc_2/in_0
 (29 4)  (371 260)  (371 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (373 260)  (373 260)  routing T_7_16.lc_trk_g3_6 <X> T_7_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 260)  (374 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 260)  (375 260)  routing T_7_16.lc_trk_g3_6 <X> T_7_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 260)  (376 260)  routing T_7_16.lc_trk_g3_6 <X> T_7_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 260)  (378 260)  LC_2 Logic Functioning bit
 (37 4)  (379 260)  (379 260)  LC_2 Logic Functioning bit
 (43 4)  (385 260)  (385 260)  LC_2 Logic Functioning bit
 (45 4)  (387 260)  (387 260)  LC_2 Logic Functioning bit
 (28 5)  (370 261)  (370 261)  routing T_7_16.lc_trk_g2_4 <X> T_7_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 261)  (371 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 261)  (372 261)  routing T_7_16.lc_trk_g0_3 <X> T_7_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (373 261)  (373 261)  routing T_7_16.lc_trk_g3_6 <X> T_7_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (374 261)  (374 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (377 261)  (377 261)  routing T_7_16.lc_trk_g0_2 <X> T_7_16.input_2_2
 (37 5)  (379 261)  (379 261)  LC_2 Logic Functioning bit
 (40 5)  (382 261)  (382 261)  LC_2 Logic Functioning bit
 (42 5)  (384 261)  (384 261)  LC_2 Logic Functioning bit
 (43 5)  (385 261)  (385 261)  LC_2 Logic Functioning bit
 (51 5)  (393 261)  (393 261)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (12 8)  (354 264)  (354 264)  routing T_7_16.sp4_h_l_40 <X> T_7_16.sp4_h_r_8
 (13 9)  (355 265)  (355 265)  routing T_7_16.sp4_h_l_40 <X> T_7_16.sp4_h_r_8
 (16 11)  (358 267)  (358 267)  routing T_7_16.sp12_v_b_12 <X> T_7_16.lc_trk_g2_4
 (17 11)  (359 267)  (359 267)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (22 15)  (364 271)  (364 271)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (365 271)  (365 271)  routing T_7_16.sp12_v_b_14 <X> T_7_16.lc_trk_g3_6


RAM_Tile_8_16

 (12 4)  (408 260)  (408 260)  routing T_8_16.sp4_v_b_11 <X> T_8_16.sp4_h_r_5
 (13 4)  (409 260)  (409 260)  routing T_8_16.sp4_v_t_40 <X> T_8_16.sp4_v_b_5
 (11 5)  (407 261)  (407 261)  routing T_8_16.sp4_v_b_11 <X> T_8_16.sp4_h_r_5
 (13 5)  (409 261)  (409 261)  routing T_8_16.sp4_v_b_11 <X> T_8_16.sp4_h_r_5
 (8 12)  (404 268)  (404 268)  routing T_8_16.sp4_v_b_10 <X> T_8_16.sp4_h_r_10
 (9 12)  (405 268)  (405 268)  routing T_8_16.sp4_v_b_10 <X> T_8_16.sp4_h_r_10
 (12 12)  (408 268)  (408 268)  routing T_8_16.sp4_h_l_45 <X> T_8_16.sp4_h_r_11
 (13 13)  (409 269)  (409 269)  routing T_8_16.sp4_h_l_45 <X> T_8_16.sp4_h_r_11


LogicTile_9_16

 (14 0)  (452 256)  (452 256)  routing T_9_16.wire_logic_cluster/lc_0/out <X> T_9_16.lc_trk_g0_0
 (22 0)  (460 256)  (460 256)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (461 256)  (461 256)  routing T_9_16.sp12_h_r_11 <X> T_9_16.lc_trk_g0_3
 (27 0)  (465 256)  (465 256)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 256)  (466 256)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 256)  (467 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (469 256)  (469 256)  routing T_9_16.lc_trk_g1_6 <X> T_9_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 256)  (470 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 256)  (472 256)  routing T_9_16.lc_trk_g1_6 <X> T_9_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 256)  (474 256)  LC_0 Logic Functioning bit
 (38 0)  (476 256)  (476 256)  LC_0 Logic Functioning bit
 (42 0)  (480 256)  (480 256)  LC_0 Logic Functioning bit
 (43 0)  (481 256)  (481 256)  LC_0 Logic Functioning bit
 (45 0)  (483 256)  (483 256)  LC_0 Logic Functioning bit
 (8 1)  (446 257)  (446 257)  routing T_9_16.sp4_h_r_1 <X> T_9_16.sp4_v_b_1
 (17 1)  (455 257)  (455 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (27 1)  (465 257)  (465 257)  routing T_9_16.lc_trk_g3_1 <X> T_9_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 257)  (466 257)  routing T_9_16.lc_trk_g3_1 <X> T_9_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 257)  (467 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 257)  (468 257)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (469 257)  (469 257)  routing T_9_16.lc_trk_g1_6 <X> T_9_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 257)  (470 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (42 1)  (480 257)  (480 257)  LC_0 Logic Functioning bit
 (43 1)  (481 257)  (481 257)  LC_0 Logic Functioning bit
 (51 1)  (489 257)  (489 257)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (2 2)  (440 258)  (440 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (14 2)  (452 258)  (452 258)  routing T_9_16.wire_logic_cluster/lc_4/out <X> T_9_16.lc_trk_g0_4
 (26 2)  (464 258)  (464 258)  routing T_9_16.lc_trk_g1_6 <X> T_9_16.wire_logic_cluster/lc_1/in_0
 (28 2)  (466 258)  (466 258)  routing T_9_16.lc_trk_g2_0 <X> T_9_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 258)  (467 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 258)  (470 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 258)  (471 258)  routing T_9_16.lc_trk_g3_1 <X> T_9_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (472 258)  (472 258)  routing T_9_16.lc_trk_g3_1 <X> T_9_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 258)  (474 258)  LC_1 Logic Functioning bit
 (37 2)  (475 258)  (475 258)  LC_1 Logic Functioning bit
 (39 2)  (477 258)  (477 258)  LC_1 Logic Functioning bit
 (43 2)  (481 258)  (481 258)  LC_1 Logic Functioning bit
 (45 2)  (483 258)  (483 258)  LC_1 Logic Functioning bit
 (48 2)  (486 258)  (486 258)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (438 259)  (438 259)  routing T_9_16.lc_trk_g1_1 <X> T_9_16.wire_logic_cluster/lc_7/clk
 (2 3)  (440 259)  (440 259)  routing T_9_16.lc_trk_g1_1 <X> T_9_16.wire_logic_cluster/lc_7/clk
 (17 3)  (455 259)  (455 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (464 259)  (464 259)  routing T_9_16.lc_trk_g1_6 <X> T_9_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (465 259)  (465 259)  routing T_9_16.lc_trk_g1_6 <X> T_9_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 259)  (467 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (470 259)  (470 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (471 259)  (471 259)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.input_2_1
 (34 3)  (472 259)  (472 259)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.input_2_1
 (35 3)  (473 259)  (473 259)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.input_2_1
 (36 3)  (474 259)  (474 259)  LC_1 Logic Functioning bit
 (38 3)  (476 259)  (476 259)  LC_1 Logic Functioning bit
 (14 4)  (452 260)  (452 260)  routing T_9_16.sp4_h_r_8 <X> T_9_16.lc_trk_g1_0
 (15 4)  (453 260)  (453 260)  routing T_9_16.sp4_h_l_4 <X> T_9_16.lc_trk_g1_1
 (16 4)  (454 260)  (454 260)  routing T_9_16.sp4_h_l_4 <X> T_9_16.lc_trk_g1_1
 (17 4)  (455 260)  (455 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (456 260)  (456 260)  routing T_9_16.sp4_h_l_4 <X> T_9_16.lc_trk_g1_1
 (21 4)  (459 260)  (459 260)  routing T_9_16.wire_logic_cluster/lc_3/out <X> T_9_16.lc_trk_g1_3
 (22 4)  (460 260)  (460 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (465 260)  (465 260)  routing T_9_16.lc_trk_g1_0 <X> T_9_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 260)  (467 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 260)  (470 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 260)  (471 260)  routing T_9_16.lc_trk_g2_1 <X> T_9_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (473 260)  (473 260)  routing T_9_16.lc_trk_g3_5 <X> T_9_16.input_2_2
 (36 4)  (474 260)  (474 260)  LC_2 Logic Functioning bit
 (37 4)  (475 260)  (475 260)  LC_2 Logic Functioning bit
 (38 4)  (476 260)  (476 260)  LC_2 Logic Functioning bit
 (41 4)  (479 260)  (479 260)  LC_2 Logic Functioning bit
 (43 4)  (481 260)  (481 260)  LC_2 Logic Functioning bit
 (45 4)  (483 260)  (483 260)  LC_2 Logic Functioning bit
 (15 5)  (453 261)  (453 261)  routing T_9_16.sp4_h_r_8 <X> T_9_16.lc_trk_g1_0
 (16 5)  (454 261)  (454 261)  routing T_9_16.sp4_h_r_8 <X> T_9_16.lc_trk_g1_0
 (17 5)  (455 261)  (455 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (18 5)  (456 261)  (456 261)  routing T_9_16.sp4_h_l_4 <X> T_9_16.lc_trk_g1_1
 (26 5)  (464 261)  (464 261)  routing T_9_16.lc_trk_g3_3 <X> T_9_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (465 261)  (465 261)  routing T_9_16.lc_trk_g3_3 <X> T_9_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 261)  (466 261)  routing T_9_16.lc_trk_g3_3 <X> T_9_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 261)  (467 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (470 261)  (470 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (471 261)  (471 261)  routing T_9_16.lc_trk_g3_5 <X> T_9_16.input_2_2
 (34 5)  (472 261)  (472 261)  routing T_9_16.lc_trk_g3_5 <X> T_9_16.input_2_2
 (37 5)  (475 261)  (475 261)  LC_2 Logic Functioning bit
 (39 5)  (477 261)  (477 261)  LC_2 Logic Functioning bit
 (40 5)  (478 261)  (478 261)  LC_2 Logic Functioning bit
 (42 5)  (480 261)  (480 261)  LC_2 Logic Functioning bit
 (46 5)  (484 261)  (484 261)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (48 5)  (486 261)  (486 261)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (17 6)  (455 262)  (455 262)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (456 262)  (456 262)  routing T_9_16.wire_logic_cluster/lc_5/out <X> T_9_16.lc_trk_g1_5
 (26 6)  (464 262)  (464 262)  routing T_9_16.lc_trk_g1_6 <X> T_9_16.wire_logic_cluster/lc_3/in_0
 (29 6)  (467 262)  (467 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 262)  (470 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 262)  (472 262)  routing T_9_16.lc_trk_g1_3 <X> T_9_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 262)  (474 262)  LC_3 Logic Functioning bit
 (37 6)  (475 262)  (475 262)  LC_3 Logic Functioning bit
 (39 6)  (477 262)  (477 262)  LC_3 Logic Functioning bit
 (43 6)  (481 262)  (481 262)  LC_3 Logic Functioning bit
 (45 6)  (483 262)  (483 262)  LC_3 Logic Functioning bit
 (22 7)  (460 263)  (460 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (461 263)  (461 263)  routing T_9_16.sp4_h_r_6 <X> T_9_16.lc_trk_g1_6
 (24 7)  (462 263)  (462 263)  routing T_9_16.sp4_h_r_6 <X> T_9_16.lc_trk_g1_6
 (25 7)  (463 263)  (463 263)  routing T_9_16.sp4_h_r_6 <X> T_9_16.lc_trk_g1_6
 (26 7)  (464 263)  (464 263)  routing T_9_16.lc_trk_g1_6 <X> T_9_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 263)  (465 263)  routing T_9_16.lc_trk_g1_6 <X> T_9_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 263)  (467 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (469 263)  (469 263)  routing T_9_16.lc_trk_g1_3 <X> T_9_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (470 263)  (470 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (471 263)  (471 263)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.input_2_3
 (34 7)  (472 263)  (472 263)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.input_2_3
 (35 7)  (473 263)  (473 263)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.input_2_3
 (36 7)  (474 263)  (474 263)  LC_3 Logic Functioning bit
 (38 7)  (476 263)  (476 263)  LC_3 Logic Functioning bit
 (15 8)  (453 264)  (453 264)  routing T_9_16.sp4_h_r_33 <X> T_9_16.lc_trk_g2_1
 (16 8)  (454 264)  (454 264)  routing T_9_16.sp4_h_r_33 <X> T_9_16.lc_trk_g2_1
 (17 8)  (455 264)  (455 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (456 264)  (456 264)  routing T_9_16.sp4_h_r_33 <X> T_9_16.lc_trk_g2_1
 (25 8)  (463 264)  (463 264)  routing T_9_16.sp4_h_r_34 <X> T_9_16.lc_trk_g2_2
 (26 8)  (464 264)  (464 264)  routing T_9_16.lc_trk_g0_4 <X> T_9_16.wire_logic_cluster/lc_4/in_0
 (29 8)  (467 264)  (467 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (469 264)  (469 264)  routing T_9_16.lc_trk_g1_6 <X> T_9_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 264)  (470 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 264)  (472 264)  routing T_9_16.lc_trk_g1_6 <X> T_9_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 264)  (474 264)  LC_4 Logic Functioning bit
 (41 8)  (479 264)  (479 264)  LC_4 Logic Functioning bit
 (43 8)  (481 264)  (481 264)  LC_4 Logic Functioning bit
 (45 8)  (483 264)  (483 264)  LC_4 Logic Functioning bit
 (15 9)  (453 265)  (453 265)  routing T_9_16.tnr_op_0 <X> T_9_16.lc_trk_g2_0
 (17 9)  (455 265)  (455 265)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (460 265)  (460 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (461 265)  (461 265)  routing T_9_16.sp4_h_r_34 <X> T_9_16.lc_trk_g2_2
 (24 9)  (462 265)  (462 265)  routing T_9_16.sp4_h_r_34 <X> T_9_16.lc_trk_g2_2
 (29 9)  (467 265)  (467 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 265)  (468 265)  routing T_9_16.lc_trk_g0_3 <X> T_9_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (469 265)  (469 265)  routing T_9_16.lc_trk_g1_6 <X> T_9_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (470 265)  (470 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (471 265)  (471 265)  routing T_9_16.lc_trk_g2_2 <X> T_9_16.input_2_4
 (35 9)  (473 265)  (473 265)  routing T_9_16.lc_trk_g2_2 <X> T_9_16.input_2_4
 (36 9)  (474 265)  (474 265)  LC_4 Logic Functioning bit
 (40 9)  (478 265)  (478 265)  LC_4 Logic Functioning bit
 (42 9)  (480 265)  (480 265)  LC_4 Logic Functioning bit
 (47 9)  (485 265)  (485 265)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (25 10)  (463 266)  (463 266)  routing T_9_16.wire_logic_cluster/lc_6/out <X> T_9_16.lc_trk_g2_6
 (26 10)  (464 266)  (464 266)  routing T_9_16.lc_trk_g1_6 <X> T_9_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (465 266)  (465 266)  routing T_9_16.lc_trk_g1_5 <X> T_9_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 266)  (467 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 266)  (468 266)  routing T_9_16.lc_trk_g1_5 <X> T_9_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (469 266)  (469 266)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 266)  (470 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 266)  (471 266)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 266)  (472 266)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 266)  (474 266)  LC_5 Logic Functioning bit
 (45 10)  (483 266)  (483 266)  LC_5 Logic Functioning bit
 (22 11)  (460 267)  (460 267)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (464 267)  (464 267)  routing T_9_16.lc_trk_g1_6 <X> T_9_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (465 267)  (465 267)  routing T_9_16.lc_trk_g1_6 <X> T_9_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 267)  (467 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (469 267)  (469 267)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (470 267)  (470 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (471 267)  (471 267)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.input_2_5
 (34 11)  (472 267)  (472 267)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.input_2_5
 (35 11)  (473 267)  (473 267)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.input_2_5
 (36 11)  (474 267)  (474 267)  LC_5 Logic Functioning bit
 (37 11)  (475 267)  (475 267)  LC_5 Logic Functioning bit
 (38 11)  (476 267)  (476 267)  LC_5 Logic Functioning bit
 (41 11)  (479 267)  (479 267)  LC_5 Logic Functioning bit
 (43 11)  (481 267)  (481 267)  LC_5 Logic Functioning bit
 (53 11)  (491 267)  (491 267)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (9 12)  (447 268)  (447 268)  routing T_9_16.sp4_h_l_42 <X> T_9_16.sp4_h_r_10
 (10 12)  (448 268)  (448 268)  routing T_9_16.sp4_h_l_42 <X> T_9_16.sp4_h_r_10
 (17 12)  (455 268)  (455 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 268)  (456 268)  routing T_9_16.wire_logic_cluster/lc_1/out <X> T_9_16.lc_trk_g3_1
 (21 12)  (459 268)  (459 268)  routing T_9_16.rgt_op_3 <X> T_9_16.lc_trk_g3_3
 (22 12)  (460 268)  (460 268)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (462 268)  (462 268)  routing T_9_16.rgt_op_3 <X> T_9_16.lc_trk_g3_3
 (25 12)  (463 268)  (463 268)  routing T_9_16.sp4_h_r_34 <X> T_9_16.lc_trk_g3_2
 (26 12)  (464 268)  (464 268)  routing T_9_16.lc_trk_g1_5 <X> T_9_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (465 268)  (465 268)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (466 268)  (466 268)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 268)  (467 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (469 268)  (469 268)  routing T_9_16.lc_trk_g1_6 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 268)  (470 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (472 268)  (472 268)  routing T_9_16.lc_trk_g1_6 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (473 268)  (473 268)  routing T_9_16.lc_trk_g2_6 <X> T_9_16.input_2_6
 (36 12)  (474 268)  (474 268)  LC_6 Logic Functioning bit
 (38 12)  (476 268)  (476 268)  LC_6 Logic Functioning bit
 (42 12)  (480 268)  (480 268)  LC_6 Logic Functioning bit
 (43 12)  (481 268)  (481 268)  LC_6 Logic Functioning bit
 (45 12)  (483 268)  (483 268)  LC_6 Logic Functioning bit
 (53 12)  (491 268)  (491 268)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (22 13)  (460 269)  (460 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (461 269)  (461 269)  routing T_9_16.sp4_h_r_34 <X> T_9_16.lc_trk_g3_2
 (24 13)  (462 269)  (462 269)  routing T_9_16.sp4_h_r_34 <X> T_9_16.lc_trk_g3_2
 (27 13)  (465 269)  (465 269)  routing T_9_16.lc_trk_g1_5 <X> T_9_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 269)  (467 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 269)  (468 269)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (469 269)  (469 269)  routing T_9_16.lc_trk_g1_6 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (470 269)  (470 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (471 269)  (471 269)  routing T_9_16.lc_trk_g2_6 <X> T_9_16.input_2_6
 (35 13)  (473 269)  (473 269)  routing T_9_16.lc_trk_g2_6 <X> T_9_16.input_2_6
 (42 13)  (480 269)  (480 269)  LC_6 Logic Functioning bit
 (43 13)  (481 269)  (481 269)  LC_6 Logic Functioning bit
 (15 14)  (453 270)  (453 270)  routing T_9_16.rgt_op_5 <X> T_9_16.lc_trk_g3_5
 (17 14)  (455 270)  (455 270)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (456 270)  (456 270)  routing T_9_16.rgt_op_5 <X> T_9_16.lc_trk_g3_5
 (21 14)  (459 270)  (459 270)  routing T_9_16.wire_logic_cluster/lc_7/out <X> T_9_16.lc_trk_g3_7
 (22 14)  (460 270)  (460 270)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (464 270)  (464 270)  routing T_9_16.lc_trk_g1_6 <X> T_9_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (465 270)  (465 270)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 270)  (466 270)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 270)  (467 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 270)  (468 270)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (470 270)  (470 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (472 270)  (472 270)  routing T_9_16.lc_trk_g1_3 <X> T_9_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 270)  (474 270)  LC_7 Logic Functioning bit
 (45 14)  (483 270)  (483 270)  LC_7 Logic Functioning bit
 (26 15)  (464 271)  (464 271)  routing T_9_16.lc_trk_g1_6 <X> T_9_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (465 271)  (465 271)  routing T_9_16.lc_trk_g1_6 <X> T_9_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 271)  (467 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 271)  (468 271)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (469 271)  (469 271)  routing T_9_16.lc_trk_g1_3 <X> T_9_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (470 271)  (470 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (471 271)  (471 271)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.input_2_7
 (34 15)  (472 271)  (472 271)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.input_2_7
 (35 15)  (473 271)  (473 271)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.input_2_7
 (36 15)  (474 271)  (474 271)  LC_7 Logic Functioning bit
 (37 15)  (475 271)  (475 271)  LC_7 Logic Functioning bit
 (38 15)  (476 271)  (476 271)  LC_7 Logic Functioning bit
 (41 15)  (479 271)  (479 271)  LC_7 Logic Functioning bit
 (43 15)  (481 271)  (481 271)  LC_7 Logic Functioning bit
 (53 15)  (491 271)  (491 271)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_10_16

 (8 0)  (500 256)  (500 256)  routing T_10_16.sp4_h_l_40 <X> T_10_16.sp4_h_r_1
 (10 0)  (502 256)  (502 256)  routing T_10_16.sp4_h_l_40 <X> T_10_16.sp4_h_r_1
 (25 0)  (517 256)  (517 256)  routing T_10_16.lft_op_2 <X> T_10_16.lc_trk_g0_2
 (27 0)  (519 256)  (519 256)  routing T_10_16.lc_trk_g1_0 <X> T_10_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 256)  (521 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 256)  (523 256)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 256)  (524 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 256)  (525 256)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 256)  (526 256)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 256)  (527 256)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.input_2_0
 (36 0)  (528 256)  (528 256)  LC_0 Logic Functioning bit
 (41 0)  (533 256)  (533 256)  LC_0 Logic Functioning bit
 (43 0)  (535 256)  (535 256)  LC_0 Logic Functioning bit
 (45 0)  (537 256)  (537 256)  LC_0 Logic Functioning bit
 (14 1)  (506 257)  (506 257)  routing T_10_16.sp4_h_r_0 <X> T_10_16.lc_trk_g0_0
 (15 1)  (507 257)  (507 257)  routing T_10_16.sp4_h_r_0 <X> T_10_16.lc_trk_g0_0
 (16 1)  (508 257)  (508 257)  routing T_10_16.sp4_h_r_0 <X> T_10_16.lc_trk_g0_0
 (17 1)  (509 257)  (509 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (514 257)  (514 257)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (516 257)  (516 257)  routing T_10_16.lft_op_2 <X> T_10_16.lc_trk_g0_2
 (29 1)  (521 257)  (521 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (524 257)  (524 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (525 257)  (525 257)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.input_2_0
 (35 1)  (527 257)  (527 257)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.input_2_0
 (36 1)  (528 257)  (528 257)  LC_0 Logic Functioning bit
 (37 1)  (529 257)  (529 257)  LC_0 Logic Functioning bit
 (38 1)  (530 257)  (530 257)  LC_0 Logic Functioning bit
 (41 1)  (533 257)  (533 257)  LC_0 Logic Functioning bit
 (43 1)  (535 257)  (535 257)  LC_0 Logic Functioning bit
 (48 1)  (540 257)  (540 257)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (2 2)  (494 258)  (494 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (4 2)  (496 258)  (496 258)  routing T_10_16.sp4_h_r_0 <X> T_10_16.sp4_v_t_37
 (14 2)  (506 258)  (506 258)  routing T_10_16.sp4_h_l_9 <X> T_10_16.lc_trk_g0_4
 (29 2)  (521 258)  (521 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 258)  (523 258)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 258)  (524 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 258)  (525 258)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 258)  (528 258)  LC_1 Logic Functioning bit
 (37 2)  (529 258)  (529 258)  LC_1 Logic Functioning bit
 (38 2)  (530 258)  (530 258)  LC_1 Logic Functioning bit
 (39 2)  (531 258)  (531 258)  LC_1 Logic Functioning bit
 (41 2)  (533 258)  (533 258)  LC_1 Logic Functioning bit
 (43 2)  (535 258)  (535 258)  LC_1 Logic Functioning bit
 (46 2)  (538 258)  (538 258)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (492 259)  (492 259)  routing T_10_16.lc_trk_g1_1 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (2 3)  (494 259)  (494 259)  routing T_10_16.lc_trk_g1_1 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (5 3)  (497 259)  (497 259)  routing T_10_16.sp4_h_r_0 <X> T_10_16.sp4_v_t_37
 (14 3)  (506 259)  (506 259)  routing T_10_16.sp4_h_l_9 <X> T_10_16.lc_trk_g0_4
 (15 3)  (507 259)  (507 259)  routing T_10_16.sp4_h_l_9 <X> T_10_16.lc_trk_g0_4
 (16 3)  (508 259)  (508 259)  routing T_10_16.sp4_h_l_9 <X> T_10_16.lc_trk_g0_4
 (17 3)  (509 259)  (509 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (36 3)  (528 259)  (528 259)  LC_1 Logic Functioning bit
 (37 3)  (529 259)  (529 259)  LC_1 Logic Functioning bit
 (38 3)  (530 259)  (530 259)  LC_1 Logic Functioning bit
 (39 3)  (531 259)  (531 259)  LC_1 Logic Functioning bit
 (41 3)  (533 259)  (533 259)  LC_1 Logic Functioning bit
 (43 3)  (535 259)  (535 259)  LC_1 Logic Functioning bit
 (0 4)  (492 260)  (492 260)  routing T_10_16.lc_trk_g2_2 <X> T_10_16.wire_logic_cluster/lc_7/cen
 (1 4)  (493 260)  (493 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (11 4)  (503 260)  (503 260)  routing T_10_16.sp4_h_r_0 <X> T_10_16.sp4_v_b_5
 (14 4)  (506 260)  (506 260)  routing T_10_16.bnr_op_0 <X> T_10_16.lc_trk_g1_0
 (17 4)  (509 260)  (509 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (22 4)  (514 260)  (514 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (515 260)  (515 260)  routing T_10_16.sp4_h_r_3 <X> T_10_16.lc_trk_g1_3
 (24 4)  (516 260)  (516 260)  routing T_10_16.sp4_h_r_3 <X> T_10_16.lc_trk_g1_3
 (25 4)  (517 260)  (517 260)  routing T_10_16.bnr_op_2 <X> T_10_16.lc_trk_g1_2
 (27 4)  (519 260)  (519 260)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 260)  (520 260)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 260)  (521 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 260)  (522 260)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (524 260)  (524 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 260)  (525 260)  routing T_10_16.lc_trk_g3_0 <X> T_10_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 260)  (526 260)  routing T_10_16.lc_trk_g3_0 <X> T_10_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 260)  (528 260)  LC_2 Logic Functioning bit
 (37 4)  (529 260)  (529 260)  LC_2 Logic Functioning bit
 (38 4)  (530 260)  (530 260)  LC_2 Logic Functioning bit
 (39 4)  (531 260)  (531 260)  LC_2 Logic Functioning bit
 (41 4)  (533 260)  (533 260)  LC_2 Logic Functioning bit
 (43 4)  (535 260)  (535 260)  LC_2 Logic Functioning bit
 (1 5)  (493 261)  (493 261)  routing T_10_16.lc_trk_g2_2 <X> T_10_16.wire_logic_cluster/lc_7/cen
 (14 5)  (506 261)  (506 261)  routing T_10_16.bnr_op_0 <X> T_10_16.lc_trk_g1_0
 (17 5)  (509 261)  (509 261)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (18 5)  (510 261)  (510 261)  routing T_10_16.sp4_r_v_b_25 <X> T_10_16.lc_trk_g1_1
 (21 5)  (513 261)  (513 261)  routing T_10_16.sp4_h_r_3 <X> T_10_16.lc_trk_g1_3
 (22 5)  (514 261)  (514 261)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (517 261)  (517 261)  routing T_10_16.bnr_op_2 <X> T_10_16.lc_trk_g1_2
 (26 5)  (518 261)  (518 261)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (519 261)  (519 261)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 261)  (520 261)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 261)  (521 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (528 261)  (528 261)  LC_2 Logic Functioning bit
 (37 5)  (529 261)  (529 261)  LC_2 Logic Functioning bit
 (38 5)  (530 261)  (530 261)  LC_2 Logic Functioning bit
 (39 5)  (531 261)  (531 261)  LC_2 Logic Functioning bit
 (29 6)  (521 262)  (521 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 262)  (524 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (37 6)  (529 262)  (529 262)  LC_3 Logic Functioning bit
 (50 6)  (542 262)  (542 262)  Cascade bit: LH_LC03_inmux02_5

 (12 7)  (504 263)  (504 263)  routing T_10_16.sp4_h_l_40 <X> T_10_16.sp4_v_t_40
 (14 7)  (506 263)  (506 263)  routing T_10_16.sp4_h_r_4 <X> T_10_16.lc_trk_g1_4
 (15 7)  (507 263)  (507 263)  routing T_10_16.sp4_h_r_4 <X> T_10_16.lc_trk_g1_4
 (16 7)  (508 263)  (508 263)  routing T_10_16.sp4_h_r_4 <X> T_10_16.lc_trk_g1_4
 (17 7)  (509 263)  (509 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (26 7)  (518 263)  (518 263)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (519 263)  (519 263)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 263)  (520 263)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 263)  (521 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 263)  (523 263)  routing T_10_16.lc_trk_g0_2 <X> T_10_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (528 263)  (528 263)  LC_3 Logic Functioning bit
 (37 7)  (529 263)  (529 263)  LC_3 Logic Functioning bit
 (39 7)  (531 263)  (531 263)  LC_3 Logic Functioning bit
 (11 8)  (503 264)  (503 264)  routing T_10_16.sp4_h_l_39 <X> T_10_16.sp4_v_b_8
 (13 8)  (505 264)  (505 264)  routing T_10_16.sp4_h_l_39 <X> T_10_16.sp4_v_b_8
 (14 8)  (506 264)  (506 264)  routing T_10_16.sp4_h_l_21 <X> T_10_16.lc_trk_g2_0
 (31 8)  (523 264)  (523 264)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 264)  (524 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 264)  (525 264)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 264)  (526 264)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 264)  (528 264)  LC_4 Logic Functioning bit
 (37 8)  (529 264)  (529 264)  LC_4 Logic Functioning bit
 (38 8)  (530 264)  (530 264)  LC_4 Logic Functioning bit
 (40 8)  (532 264)  (532 264)  LC_4 Logic Functioning bit
 (42 8)  (534 264)  (534 264)  LC_4 Logic Functioning bit
 (12 9)  (504 265)  (504 265)  routing T_10_16.sp4_h_l_39 <X> T_10_16.sp4_v_b_8
 (15 9)  (507 265)  (507 265)  routing T_10_16.sp4_h_l_21 <X> T_10_16.lc_trk_g2_0
 (16 9)  (508 265)  (508 265)  routing T_10_16.sp4_h_l_21 <X> T_10_16.lc_trk_g2_0
 (17 9)  (509 265)  (509 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (514 265)  (514 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (29 9)  (521 265)  (521 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (524 265)  (524 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (527 265)  (527 265)  routing T_10_16.lc_trk_g0_2 <X> T_10_16.input_2_4
 (36 9)  (528 265)  (528 265)  LC_4 Logic Functioning bit
 (37 9)  (529 265)  (529 265)  LC_4 Logic Functioning bit
 (39 9)  (531 265)  (531 265)  LC_4 Logic Functioning bit
 (41 9)  (533 265)  (533 265)  LC_4 Logic Functioning bit
 (43 9)  (535 265)  (535 265)  LC_4 Logic Functioning bit
 (51 9)  (543 265)  (543 265)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (14 10)  (506 266)  (506 266)  routing T_10_16.sp4_h_r_36 <X> T_10_16.lc_trk_g2_4
 (28 10)  (520 266)  (520 266)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 266)  (521 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 266)  (522 266)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 266)  (524 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 266)  (525 266)  routing T_10_16.lc_trk_g2_0 <X> T_10_16.wire_logic_cluster/lc_5/in_3
 (41 10)  (533 266)  (533 266)  LC_5 Logic Functioning bit
 (43 10)  (535 266)  (535 266)  LC_5 Logic Functioning bit
 (15 11)  (507 267)  (507 267)  routing T_10_16.sp4_h_r_36 <X> T_10_16.lc_trk_g2_4
 (16 11)  (508 267)  (508 267)  routing T_10_16.sp4_h_r_36 <X> T_10_16.lc_trk_g2_4
 (17 11)  (509 267)  (509 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (514 267)  (514 267)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (516 267)  (516 267)  routing T_10_16.tnr_op_6 <X> T_10_16.lc_trk_g2_6
 (41 11)  (533 267)  (533 267)  LC_5 Logic Functioning bit
 (43 11)  (535 267)  (535 267)  LC_5 Logic Functioning bit
 (46 11)  (538 267)  (538 267)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (52 11)  (544 267)  (544 267)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (14 12)  (506 268)  (506 268)  routing T_10_16.rgt_op_0 <X> T_10_16.lc_trk_g3_0
 (21 12)  (513 268)  (513 268)  routing T_10_16.sp4_h_r_35 <X> T_10_16.lc_trk_g3_3
 (22 12)  (514 268)  (514 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (515 268)  (515 268)  routing T_10_16.sp4_h_r_35 <X> T_10_16.lc_trk_g3_3
 (24 12)  (516 268)  (516 268)  routing T_10_16.sp4_h_r_35 <X> T_10_16.lc_trk_g3_3
 (27 12)  (519 268)  (519 268)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 268)  (520 268)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 268)  (521 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 268)  (522 268)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (524 268)  (524 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 268)  (526 268)  routing T_10_16.lc_trk_g1_2 <X> T_10_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 268)  (528 268)  LC_6 Logic Functioning bit
 (38 12)  (530 268)  (530 268)  LC_6 Logic Functioning bit
 (39 12)  (531 268)  (531 268)  LC_6 Logic Functioning bit
 (40 12)  (532 268)  (532 268)  LC_6 Logic Functioning bit
 (43 12)  (535 268)  (535 268)  LC_6 Logic Functioning bit
 (4 13)  (496 269)  (496 269)  routing T_10_16.sp4_v_t_41 <X> T_10_16.sp4_h_r_9
 (15 13)  (507 269)  (507 269)  routing T_10_16.rgt_op_0 <X> T_10_16.lc_trk_g3_0
 (17 13)  (509 269)  (509 269)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (514 269)  (514 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (515 269)  (515 269)  routing T_10_16.sp4_h_l_15 <X> T_10_16.lc_trk_g3_2
 (24 13)  (516 269)  (516 269)  routing T_10_16.sp4_h_l_15 <X> T_10_16.lc_trk_g3_2
 (25 13)  (517 269)  (517 269)  routing T_10_16.sp4_h_l_15 <X> T_10_16.lc_trk_g3_2
 (26 13)  (518 269)  (518 269)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 269)  (519 269)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 269)  (520 269)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 269)  (521 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 269)  (523 269)  routing T_10_16.lc_trk_g1_2 <X> T_10_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 269)  (524 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (526 269)  (526 269)  routing T_10_16.lc_trk_g1_3 <X> T_10_16.input_2_6
 (35 13)  (527 269)  (527 269)  routing T_10_16.lc_trk_g1_3 <X> T_10_16.input_2_6
 (36 13)  (528 269)  (528 269)  LC_6 Logic Functioning bit
 (38 13)  (530 269)  (530 269)  LC_6 Logic Functioning bit
 (39 13)  (531 269)  (531 269)  LC_6 Logic Functioning bit
 (40 13)  (532 269)  (532 269)  LC_6 Logic Functioning bit
 (41 13)  (533 269)  (533 269)  LC_6 Logic Functioning bit
 (43 13)  (535 269)  (535 269)  LC_6 Logic Functioning bit
 (1 14)  (493 270)  (493 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (506 270)  (506 270)  routing T_10_16.sp4_h_r_36 <X> T_10_16.lc_trk_g3_4
 (26 14)  (518 270)  (518 270)  routing T_10_16.lc_trk_g1_4 <X> T_10_16.wire_logic_cluster/lc_7/in_0
 (29 14)  (521 270)  (521 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (524 270)  (524 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 270)  (525 270)  routing T_10_16.lc_trk_g2_0 <X> T_10_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 270)  (528 270)  LC_7 Logic Functioning bit
 (38 14)  (530 270)  (530 270)  LC_7 Logic Functioning bit
 (42 14)  (534 270)  (534 270)  LC_7 Logic Functioning bit
 (50 14)  (542 270)  (542 270)  Cascade bit: LH_LC07_inmux02_5

 (53 14)  (545 270)  (545 270)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (1 15)  (493 271)  (493 271)  routing T_10_16.lc_trk_g0_4 <X> T_10_16.wire_logic_cluster/lc_7/s_r
 (15 15)  (507 271)  (507 271)  routing T_10_16.sp4_h_r_36 <X> T_10_16.lc_trk_g3_4
 (16 15)  (508 271)  (508 271)  routing T_10_16.sp4_h_r_36 <X> T_10_16.lc_trk_g3_4
 (17 15)  (509 271)  (509 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (27 15)  (519 271)  (519 271)  routing T_10_16.lc_trk_g1_4 <X> T_10_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 271)  (521 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (42 15)  (534 271)  (534 271)  LC_7 Logic Functioning bit


LogicTile_11_16

 (11 0)  (557 256)  (557 256)  routing T_11_16.sp4_h_l_45 <X> T_11_16.sp4_v_b_2
 (13 0)  (559 256)  (559 256)  routing T_11_16.sp4_h_l_45 <X> T_11_16.sp4_v_b_2
 (14 0)  (560 256)  (560 256)  routing T_11_16.wire_logic_cluster/lc_0/out <X> T_11_16.lc_trk_g0_0
 (25 0)  (571 256)  (571 256)  routing T_11_16.sp4_h_l_7 <X> T_11_16.lc_trk_g0_2
 (27 0)  (573 256)  (573 256)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 256)  (574 256)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 256)  (575 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 256)  (576 256)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (577 256)  (577 256)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 256)  (578 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 256)  (579 256)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 256)  (582 256)  LC_0 Logic Functioning bit
 (37 0)  (583 256)  (583 256)  LC_0 Logic Functioning bit
 (38 0)  (584 256)  (584 256)  LC_0 Logic Functioning bit
 (39 0)  (585 256)  (585 256)  LC_0 Logic Functioning bit
 (41 0)  (587 256)  (587 256)  LC_0 Logic Functioning bit
 (43 0)  (589 256)  (589 256)  LC_0 Logic Functioning bit
 (6 1)  (552 257)  (552 257)  routing T_11_16.sp4_h_l_37 <X> T_11_16.sp4_h_r_0
 (9 1)  (555 257)  (555 257)  routing T_11_16.sp4_v_t_36 <X> T_11_16.sp4_v_b_1
 (12 1)  (558 257)  (558 257)  routing T_11_16.sp4_h_l_45 <X> T_11_16.sp4_v_b_2
 (17 1)  (563 257)  (563 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (568 257)  (568 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (569 257)  (569 257)  routing T_11_16.sp4_h_l_7 <X> T_11_16.lc_trk_g0_2
 (24 1)  (570 257)  (570 257)  routing T_11_16.sp4_h_l_7 <X> T_11_16.lc_trk_g0_2
 (25 1)  (571 257)  (571 257)  routing T_11_16.sp4_h_l_7 <X> T_11_16.lc_trk_g0_2
 (31 1)  (577 257)  (577 257)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_0/in_3
 (36 1)  (582 257)  (582 257)  LC_0 Logic Functioning bit
 (37 1)  (583 257)  (583 257)  LC_0 Logic Functioning bit
 (38 1)  (584 257)  (584 257)  LC_0 Logic Functioning bit
 (39 1)  (585 257)  (585 257)  LC_0 Logic Functioning bit
 (41 1)  (587 257)  (587 257)  LC_0 Logic Functioning bit
 (43 1)  (589 257)  (589 257)  LC_0 Logic Functioning bit
 (47 1)  (593 257)  (593 257)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (546 258)  (546 258)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (2 2)  (548 258)  (548 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (8 2)  (554 258)  (554 258)  routing T_11_16.sp4_h_r_5 <X> T_11_16.sp4_h_l_36
 (10 2)  (556 258)  (556 258)  routing T_11_16.sp4_h_r_5 <X> T_11_16.sp4_h_l_36
 (26 2)  (572 258)  (572 258)  routing T_11_16.lc_trk_g2_5 <X> T_11_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 258)  (573 258)  routing T_11_16.lc_trk_g1_5 <X> T_11_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 258)  (575 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 258)  (576 258)  routing T_11_16.lc_trk_g1_5 <X> T_11_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 258)  (578 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 258)  (580 258)  routing T_11_16.lc_trk_g1_1 <X> T_11_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 258)  (582 258)  LC_1 Logic Functioning bit
 (37 2)  (583 258)  (583 258)  LC_1 Logic Functioning bit
 (38 2)  (584 258)  (584 258)  LC_1 Logic Functioning bit
 (39 2)  (585 258)  (585 258)  LC_1 Logic Functioning bit
 (40 2)  (586 258)  (586 258)  LC_1 Logic Functioning bit
 (41 2)  (587 258)  (587 258)  LC_1 Logic Functioning bit
 (42 2)  (588 258)  (588 258)  LC_1 Logic Functioning bit
 (43 2)  (589 258)  (589 258)  LC_1 Logic Functioning bit
 (46 2)  (592 258)  (592 258)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (596 258)  (596 258)  Cascade bit: LH_LC01_inmux02_5

 (53 2)  (599 258)  (599 258)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (546 259)  (546 259)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (2 3)  (548 259)  (548 259)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (28 3)  (574 259)  (574 259)  routing T_11_16.lc_trk_g2_5 <X> T_11_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 259)  (575 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (582 259)  (582 259)  LC_1 Logic Functioning bit
 (37 3)  (583 259)  (583 259)  LC_1 Logic Functioning bit
 (38 3)  (584 259)  (584 259)  LC_1 Logic Functioning bit
 (39 3)  (585 259)  (585 259)  LC_1 Logic Functioning bit
 (40 3)  (586 259)  (586 259)  LC_1 Logic Functioning bit
 (42 3)  (588 259)  (588 259)  LC_1 Logic Functioning bit
 (43 3)  (589 259)  (589 259)  LC_1 Logic Functioning bit
 (53 3)  (599 259)  (599 259)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (1 4)  (547 260)  (547 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (17 4)  (563 260)  (563 260)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (564 260)  (564 260)  routing T_11_16.bnr_op_1 <X> T_11_16.lc_trk_g1_1
 (22 4)  (568 260)  (568 260)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (570 260)  (570 260)  routing T_11_16.bot_op_3 <X> T_11_16.lc_trk_g1_3
 (26 4)  (572 260)  (572 260)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 260)  (573 260)  routing T_11_16.lc_trk_g3_0 <X> T_11_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 260)  (574 260)  routing T_11_16.lc_trk_g3_0 <X> T_11_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 260)  (575 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 260)  (577 260)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 260)  (578 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 260)  (579 260)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 260)  (582 260)  LC_2 Logic Functioning bit
 (37 4)  (583 260)  (583 260)  LC_2 Logic Functioning bit
 (38 4)  (584 260)  (584 260)  LC_2 Logic Functioning bit
 (39 4)  (585 260)  (585 260)  LC_2 Logic Functioning bit
 (41 4)  (587 260)  (587 260)  LC_2 Logic Functioning bit
 (43 4)  (589 260)  (589 260)  LC_2 Logic Functioning bit
 (1 5)  (547 261)  (547 261)  routing T_11_16.lc_trk_g0_2 <X> T_11_16.wire_logic_cluster/lc_7/cen
 (18 5)  (564 261)  (564 261)  routing T_11_16.bnr_op_1 <X> T_11_16.lc_trk_g1_1
 (27 5)  (573 261)  (573 261)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 261)  (574 261)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 261)  (575 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 261)  (577 261)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_2/in_3
 (37 5)  (583 261)  (583 261)  LC_2 Logic Functioning bit
 (39 5)  (585 261)  (585 261)  LC_2 Logic Functioning bit
 (15 6)  (561 262)  (561 262)  routing T_11_16.sp4_h_r_5 <X> T_11_16.lc_trk_g1_5
 (16 6)  (562 262)  (562 262)  routing T_11_16.sp4_h_r_5 <X> T_11_16.lc_trk_g1_5
 (17 6)  (563 262)  (563 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (26 6)  (572 262)  (572 262)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 262)  (573 262)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 262)  (574 262)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 262)  (575 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 262)  (576 262)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 262)  (578 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 262)  (580 262)  routing T_11_16.lc_trk_g1_3 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 262)  (582 262)  LC_3 Logic Functioning bit
 (37 6)  (583 262)  (583 262)  LC_3 Logic Functioning bit
 (39 6)  (585 262)  (585 262)  LC_3 Logic Functioning bit
 (43 6)  (589 262)  (589 262)  LC_3 Logic Functioning bit
 (50 6)  (596 262)  (596 262)  Cascade bit: LH_LC03_inmux02_5

 (18 7)  (564 263)  (564 263)  routing T_11_16.sp4_h_r_5 <X> T_11_16.lc_trk_g1_5
 (27 7)  (573 263)  (573 263)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 263)  (574 263)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 263)  (575 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 263)  (577 263)  routing T_11_16.lc_trk_g1_3 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (37 7)  (583 263)  (583 263)  LC_3 Logic Functioning bit
 (42 7)  (588 263)  (588 263)  LC_3 Logic Functioning bit
 (5 8)  (551 264)  (551 264)  routing T_11_16.sp4_v_b_6 <X> T_11_16.sp4_h_r_6
 (6 9)  (552 265)  (552 265)  routing T_11_16.sp4_v_b_6 <X> T_11_16.sp4_h_r_6
 (14 10)  (560 266)  (560 266)  routing T_11_16.rgt_op_4 <X> T_11_16.lc_trk_g2_4
 (15 10)  (561 266)  (561 266)  routing T_11_16.sp4_h_r_45 <X> T_11_16.lc_trk_g2_5
 (16 10)  (562 266)  (562 266)  routing T_11_16.sp4_h_r_45 <X> T_11_16.lc_trk_g2_5
 (17 10)  (563 266)  (563 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (564 266)  (564 266)  routing T_11_16.sp4_h_r_45 <X> T_11_16.lc_trk_g2_5
 (21 10)  (567 266)  (567 266)  routing T_11_16.wire_logic_cluster/lc_7/out <X> T_11_16.lc_trk_g2_7
 (22 10)  (568 266)  (568 266)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (572 266)  (572 266)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (573 266)  (573 266)  routing T_11_16.lc_trk_g1_5 <X> T_11_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 266)  (575 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 266)  (576 266)  routing T_11_16.lc_trk_g1_5 <X> T_11_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 266)  (577 266)  routing T_11_16.lc_trk_g2_4 <X> T_11_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 266)  (578 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 266)  (579 266)  routing T_11_16.lc_trk_g2_4 <X> T_11_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (581 266)  (581 266)  routing T_11_16.lc_trk_g2_5 <X> T_11_16.input_2_5
 (36 10)  (582 266)  (582 266)  LC_5 Logic Functioning bit
 (38 10)  (584 266)  (584 266)  LC_5 Logic Functioning bit
 (39 10)  (585 266)  (585 266)  LC_5 Logic Functioning bit
 (8 11)  (554 267)  (554 267)  routing T_11_16.sp4_v_b_4 <X> T_11_16.sp4_v_t_42
 (10 11)  (556 267)  (556 267)  routing T_11_16.sp4_v_b_4 <X> T_11_16.sp4_v_t_42
 (15 11)  (561 267)  (561 267)  routing T_11_16.rgt_op_4 <X> T_11_16.lc_trk_g2_4
 (17 11)  (563 267)  (563 267)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (18 11)  (564 267)  (564 267)  routing T_11_16.sp4_h_r_45 <X> T_11_16.lc_trk_g2_5
 (26 11)  (572 267)  (572 267)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 267)  (574 267)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 267)  (575 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (578 267)  (578 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (579 267)  (579 267)  routing T_11_16.lc_trk_g2_5 <X> T_11_16.input_2_5
 (36 11)  (582 267)  (582 267)  LC_5 Logic Functioning bit
 (37 11)  (583 267)  (583 267)  LC_5 Logic Functioning bit
 (38 11)  (584 267)  (584 267)  LC_5 Logic Functioning bit
 (40 11)  (586 267)  (586 267)  LC_5 Logic Functioning bit
 (48 11)  (594 267)  (594 267)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (8 12)  (554 268)  (554 268)  routing T_11_16.sp4_v_b_4 <X> T_11_16.sp4_h_r_10
 (9 12)  (555 268)  (555 268)  routing T_11_16.sp4_v_b_4 <X> T_11_16.sp4_h_r_10
 (10 12)  (556 268)  (556 268)  routing T_11_16.sp4_v_b_4 <X> T_11_16.sp4_h_r_10
 (14 12)  (560 268)  (560 268)  routing T_11_16.rgt_op_0 <X> T_11_16.lc_trk_g3_0
 (16 12)  (562 268)  (562 268)  routing T_11_16.sp4_v_b_33 <X> T_11_16.lc_trk_g3_1
 (17 12)  (563 268)  (563 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (564 268)  (564 268)  routing T_11_16.sp4_v_b_33 <X> T_11_16.lc_trk_g3_1
 (26 12)  (572 268)  (572 268)  routing T_11_16.lc_trk_g1_5 <X> T_11_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 268)  (573 268)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 268)  (574 268)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 268)  (575 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 268)  (576 268)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 268)  (577 268)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 268)  (578 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 268)  (579 268)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 268)  (581 268)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.input_2_6
 (36 12)  (582 268)  (582 268)  LC_6 Logic Functioning bit
 (37 12)  (583 268)  (583 268)  LC_6 Logic Functioning bit
 (38 12)  (584 268)  (584 268)  LC_6 Logic Functioning bit
 (39 12)  (585 268)  (585 268)  LC_6 Logic Functioning bit
 (40 12)  (586 268)  (586 268)  LC_6 Logic Functioning bit
 (41 12)  (587 268)  (587 268)  LC_6 Logic Functioning bit
 (42 12)  (588 268)  (588 268)  LC_6 Logic Functioning bit
 (43 12)  (589 268)  (589 268)  LC_6 Logic Functioning bit
 (53 12)  (599 268)  (599 268)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (15 13)  (561 269)  (561 269)  routing T_11_16.rgt_op_0 <X> T_11_16.lc_trk_g3_0
 (17 13)  (563 269)  (563 269)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (18 13)  (564 269)  (564 269)  routing T_11_16.sp4_v_b_33 <X> T_11_16.lc_trk_g3_1
 (27 13)  (573 269)  (573 269)  routing T_11_16.lc_trk_g1_5 <X> T_11_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 269)  (575 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 269)  (577 269)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 269)  (578 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (579 269)  (579 269)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.input_2_6
 (34 13)  (580 269)  (580 269)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.input_2_6
 (36 13)  (582 269)  (582 269)  LC_6 Logic Functioning bit
 (38 13)  (584 269)  (584 269)  LC_6 Logic Functioning bit
 (39 13)  (585 269)  (585 269)  LC_6 Logic Functioning bit
 (40 13)  (586 269)  (586 269)  LC_6 Logic Functioning bit
 (41 13)  (587 269)  (587 269)  LC_6 Logic Functioning bit
 (42 13)  (588 269)  (588 269)  LC_6 Logic Functioning bit
 (5 14)  (551 270)  (551 270)  routing T_11_16.sp4_v_b_9 <X> T_11_16.sp4_h_l_44
 (8 14)  (554 270)  (554 270)  routing T_11_16.sp4_v_t_41 <X> T_11_16.sp4_h_l_47
 (9 14)  (555 270)  (555 270)  routing T_11_16.sp4_v_t_41 <X> T_11_16.sp4_h_l_47
 (10 14)  (556 270)  (556 270)  routing T_11_16.sp4_v_t_41 <X> T_11_16.sp4_h_l_47
 (11 14)  (557 270)  (557 270)  routing T_11_16.sp4_h_r_5 <X> T_11_16.sp4_v_t_46
 (13 14)  (559 270)  (559 270)  routing T_11_16.sp4_h_r_5 <X> T_11_16.sp4_v_t_46
 (14 14)  (560 270)  (560 270)  routing T_11_16.rgt_op_4 <X> T_11_16.lc_trk_g3_4
 (15 14)  (561 270)  (561 270)  routing T_11_16.sp4_h_r_45 <X> T_11_16.lc_trk_g3_5
 (16 14)  (562 270)  (562 270)  routing T_11_16.sp4_h_r_45 <X> T_11_16.lc_trk_g3_5
 (17 14)  (563 270)  (563 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (564 270)  (564 270)  routing T_11_16.sp4_h_r_45 <X> T_11_16.lc_trk_g3_5
 (22 14)  (568 270)  (568 270)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (570 270)  (570 270)  routing T_11_16.tnr_op_7 <X> T_11_16.lc_trk_g3_7
 (29 14)  (575 270)  (575 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 270)  (577 270)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 270)  (578 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 270)  (579 270)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 270)  (580 270)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.wire_logic_cluster/lc_7/in_3
 (35 14)  (581 270)  (581 270)  routing T_11_16.lc_trk_g2_5 <X> T_11_16.input_2_7
 (38 14)  (584 270)  (584 270)  LC_7 Logic Functioning bit
 (39 14)  (585 270)  (585 270)  LC_7 Logic Functioning bit
 (45 14)  (591 270)  (591 270)  LC_7 Logic Functioning bit
 (51 14)  (597 270)  (597 270)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (12 15)  (558 271)  (558 271)  routing T_11_16.sp4_h_r_5 <X> T_11_16.sp4_v_t_46
 (15 15)  (561 271)  (561 271)  routing T_11_16.rgt_op_4 <X> T_11_16.lc_trk_g3_4
 (17 15)  (563 271)  (563 271)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (18 15)  (564 271)  (564 271)  routing T_11_16.sp4_h_r_45 <X> T_11_16.lc_trk_g3_5
 (27 15)  (573 271)  (573 271)  routing T_11_16.lc_trk_g3_0 <X> T_11_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 271)  (574 271)  routing T_11_16.lc_trk_g3_0 <X> T_11_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 271)  (575 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 271)  (577 271)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (578 271)  (578 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (579 271)  (579 271)  routing T_11_16.lc_trk_g2_5 <X> T_11_16.input_2_7
 (37 15)  (583 271)  (583 271)  LC_7 Logic Functioning bit
 (38 15)  (584 271)  (584 271)  LC_7 Logic Functioning bit
 (39 15)  (585 271)  (585 271)  LC_7 Logic Functioning bit
 (42 15)  (588 271)  (588 271)  LC_7 Logic Functioning bit
 (46 15)  (592 271)  (592 271)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (52 15)  (598 271)  (598 271)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_12_16

 (3 0)  (603 256)  (603 256)  routing T_12_16.sp12_h_r_0 <X> T_12_16.sp12_v_b_0
 (27 0)  (627 256)  (627 256)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 256)  (628 256)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 256)  (629 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 256)  (631 256)  routing T_12_16.lc_trk_g1_4 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 256)  (632 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 256)  (634 256)  routing T_12_16.lc_trk_g1_4 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 256)  (635 256)  routing T_12_16.lc_trk_g2_4 <X> T_12_16.input_2_0
 (36 0)  (636 256)  (636 256)  LC_0 Logic Functioning bit
 (37 0)  (637 256)  (637 256)  LC_0 Logic Functioning bit
 (38 0)  (638 256)  (638 256)  LC_0 Logic Functioning bit
 (39 0)  (639 256)  (639 256)  LC_0 Logic Functioning bit
 (40 0)  (640 256)  (640 256)  LC_0 Logic Functioning bit
 (42 0)  (642 256)  (642 256)  LC_0 Logic Functioning bit
 (43 0)  (643 256)  (643 256)  LC_0 Logic Functioning bit
 (45 0)  (645 256)  (645 256)  LC_0 Logic Functioning bit
 (46 0)  (646 256)  (646 256)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (48 0)  (648 256)  (648 256)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (53 0)  (653 256)  (653 256)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (3 1)  (603 257)  (603 257)  routing T_12_16.sp12_h_r_0 <X> T_12_16.sp12_v_b_0
 (14 1)  (614 257)  (614 257)  routing T_12_16.sp4_h_r_0 <X> T_12_16.lc_trk_g0_0
 (15 1)  (615 257)  (615 257)  routing T_12_16.sp4_h_r_0 <X> T_12_16.lc_trk_g0_0
 (16 1)  (616 257)  (616 257)  routing T_12_16.sp4_h_r_0 <X> T_12_16.lc_trk_g0_0
 (17 1)  (617 257)  (617 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (26 1)  (626 257)  (626 257)  routing T_12_16.lc_trk_g2_2 <X> T_12_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 257)  (628 257)  routing T_12_16.lc_trk_g2_2 <X> T_12_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 257)  (629 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 257)  (630 257)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 257)  (632 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (633 257)  (633 257)  routing T_12_16.lc_trk_g2_4 <X> T_12_16.input_2_0
 (37 1)  (637 257)  (637 257)  LC_0 Logic Functioning bit
 (38 1)  (638 257)  (638 257)  LC_0 Logic Functioning bit
 (39 1)  (639 257)  (639 257)  LC_0 Logic Functioning bit
 (40 1)  (640 257)  (640 257)  LC_0 Logic Functioning bit
 (42 1)  (642 257)  (642 257)  LC_0 Logic Functioning bit
 (2 2)  (602 258)  (602 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (12 2)  (612 258)  (612 258)  routing T_12_16.sp4_v_t_45 <X> T_12_16.sp4_h_l_39
 (13 2)  (613 258)  (613 258)  routing T_12_16.sp4_h_r_2 <X> T_12_16.sp4_v_t_39
 (14 2)  (614 258)  (614 258)  routing T_12_16.wire_logic_cluster/lc_4/out <X> T_12_16.lc_trk_g0_4
 (21 2)  (621 258)  (621 258)  routing T_12_16.lft_op_7 <X> T_12_16.lc_trk_g0_7
 (22 2)  (622 258)  (622 258)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (624 258)  (624 258)  routing T_12_16.lft_op_7 <X> T_12_16.lc_trk_g0_7
 (26 2)  (626 258)  (626 258)  routing T_12_16.lc_trk_g0_7 <X> T_12_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 258)  (627 258)  routing T_12_16.lc_trk_g1_1 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 258)  (629 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (2 3)  (602 259)  (602 259)  routing T_12_16.lc_trk_g0_0 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (11 3)  (611 259)  (611 259)  routing T_12_16.sp4_v_t_45 <X> T_12_16.sp4_h_l_39
 (12 3)  (612 259)  (612 259)  routing T_12_16.sp4_h_r_2 <X> T_12_16.sp4_v_t_39
 (13 3)  (613 259)  (613 259)  routing T_12_16.sp4_v_t_45 <X> T_12_16.sp4_h_l_39
 (17 3)  (617 259)  (617 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (622 259)  (622 259)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (624 259)  (624 259)  routing T_12_16.top_op_6 <X> T_12_16.lc_trk_g0_6
 (25 3)  (625 259)  (625 259)  routing T_12_16.top_op_6 <X> T_12_16.lc_trk_g0_6
 (26 3)  (626 259)  (626 259)  routing T_12_16.lc_trk_g0_7 <X> T_12_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 259)  (629 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (36 3)  (636 259)  (636 259)  LC_1 Logic Functioning bit
 (38 3)  (638 259)  (638 259)  LC_1 Logic Functioning bit
 (41 3)  (641 259)  (641 259)  LC_1 Logic Functioning bit
 (43 3)  (643 259)  (643 259)  LC_1 Logic Functioning bit
 (1 4)  (601 260)  (601 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (4 4)  (604 260)  (604 260)  routing T_12_16.sp4_v_t_38 <X> T_12_16.sp4_v_b_3
 (11 4)  (611 260)  (611 260)  routing T_12_16.sp4_h_l_46 <X> T_12_16.sp4_v_b_5
 (13 4)  (613 260)  (613 260)  routing T_12_16.sp4_h_l_46 <X> T_12_16.sp4_v_b_5
 (14 4)  (614 260)  (614 260)  routing T_12_16.wire_logic_cluster/lc_0/out <X> T_12_16.lc_trk_g1_0
 (15 4)  (615 260)  (615 260)  routing T_12_16.sp4_v_b_17 <X> T_12_16.lc_trk_g1_1
 (16 4)  (616 260)  (616 260)  routing T_12_16.sp4_v_b_17 <X> T_12_16.lc_trk_g1_1
 (17 4)  (617 260)  (617 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (22 4)  (622 260)  (622 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (623 260)  (623 260)  routing T_12_16.sp4_v_b_19 <X> T_12_16.lc_trk_g1_3
 (24 4)  (624 260)  (624 260)  routing T_12_16.sp4_v_b_19 <X> T_12_16.lc_trk_g1_3
 (26 4)  (626 260)  (626 260)  routing T_12_16.lc_trk_g0_4 <X> T_12_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 260)  (627 260)  routing T_12_16.lc_trk_g1_6 <X> T_12_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 260)  (629 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 260)  (630 260)  routing T_12_16.lc_trk_g1_6 <X> T_12_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 260)  (631 260)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 260)  (632 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 260)  (633 260)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 260)  (634 260)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (37 4)  (637 260)  (637 260)  LC_2 Logic Functioning bit
 (50 4)  (650 260)  (650 260)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (600 261)  (600 261)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_7/cen
 (1 5)  (601 261)  (601 261)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_7/cen
 (9 5)  (609 261)  (609 261)  routing T_12_16.sp4_v_t_45 <X> T_12_16.sp4_v_b_4
 (10 5)  (610 261)  (610 261)  routing T_12_16.sp4_v_t_45 <X> T_12_16.sp4_v_b_4
 (11 5)  (611 261)  (611 261)  routing T_12_16.sp4_h_l_40 <X> T_12_16.sp4_h_r_5
 (12 5)  (612 261)  (612 261)  routing T_12_16.sp4_h_l_46 <X> T_12_16.sp4_v_b_5
 (17 5)  (617 261)  (617 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (29 5)  (629 261)  (629 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 261)  (630 261)  routing T_12_16.lc_trk_g1_6 <X> T_12_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 261)  (631 261)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (636 261)  (636 261)  LC_2 Logic Functioning bit
 (37 5)  (637 261)  (637 261)  LC_2 Logic Functioning bit
 (39 5)  (639 261)  (639 261)  LC_2 Logic Functioning bit
 (40 5)  (640 261)  (640 261)  LC_2 Logic Functioning bit
 (42 5)  (642 261)  (642 261)  LC_2 Logic Functioning bit
 (8 6)  (608 262)  (608 262)  routing T_12_16.sp4_h_r_4 <X> T_12_16.sp4_h_l_41
 (25 6)  (625 262)  (625 262)  routing T_12_16.wire_logic_cluster/lc_6/out <X> T_12_16.lc_trk_g1_6
 (26 6)  (626 262)  (626 262)  routing T_12_16.lc_trk_g2_5 <X> T_12_16.wire_logic_cluster/lc_3/in_0
 (28 6)  (628 262)  (628 262)  routing T_12_16.lc_trk_g2_4 <X> T_12_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 262)  (629 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 262)  (630 262)  routing T_12_16.lc_trk_g2_4 <X> T_12_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 262)  (631 262)  routing T_12_16.lc_trk_g0_6 <X> T_12_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 262)  (632 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (636 262)  (636 262)  LC_3 Logic Functioning bit
 (38 6)  (638 262)  (638 262)  LC_3 Logic Functioning bit
 (41 6)  (641 262)  (641 262)  LC_3 Logic Functioning bit
 (43 6)  (643 262)  (643 262)  LC_3 Logic Functioning bit
 (14 7)  (614 263)  (614 263)  routing T_12_16.top_op_4 <X> T_12_16.lc_trk_g1_4
 (15 7)  (615 263)  (615 263)  routing T_12_16.top_op_4 <X> T_12_16.lc_trk_g1_4
 (17 7)  (617 263)  (617 263)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (22 7)  (622 263)  (622 263)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (28 7)  (628 263)  (628 263)  routing T_12_16.lc_trk_g2_5 <X> T_12_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 263)  (629 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 263)  (631 263)  routing T_12_16.lc_trk_g0_6 <X> T_12_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 263)  (632 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (633 263)  (633 263)  routing T_12_16.lc_trk_g2_1 <X> T_12_16.input_2_3
 (37 7)  (637 263)  (637 263)  LC_3 Logic Functioning bit
 (39 7)  (639 263)  (639 263)  LC_3 Logic Functioning bit
 (42 7)  (642 263)  (642 263)  LC_3 Logic Functioning bit
 (8 8)  (608 264)  (608 264)  routing T_12_16.sp4_v_b_7 <X> T_12_16.sp4_h_r_7
 (9 8)  (609 264)  (609 264)  routing T_12_16.sp4_v_b_7 <X> T_12_16.sp4_h_r_7
 (12 8)  (612 264)  (612 264)  routing T_12_16.sp4_v_t_45 <X> T_12_16.sp4_h_r_8
 (15 8)  (615 264)  (615 264)  routing T_12_16.sp4_h_r_41 <X> T_12_16.lc_trk_g2_1
 (16 8)  (616 264)  (616 264)  routing T_12_16.sp4_h_r_41 <X> T_12_16.lc_trk_g2_1
 (17 8)  (617 264)  (617 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (618 264)  (618 264)  routing T_12_16.sp4_h_r_41 <X> T_12_16.lc_trk_g2_1
 (19 8)  (619 264)  (619 264)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (25 8)  (625 264)  (625 264)  routing T_12_16.wire_logic_cluster/lc_2/out <X> T_12_16.lc_trk_g2_2
 (26 8)  (626 264)  (626 264)  routing T_12_16.lc_trk_g0_4 <X> T_12_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 264)  (627 264)  routing T_12_16.lc_trk_g1_6 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 264)  (629 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 264)  (630 264)  routing T_12_16.lc_trk_g1_6 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 264)  (631 264)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 264)  (632 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 264)  (633 264)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 264)  (634 264)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (37 8)  (637 264)  (637 264)  LC_4 Logic Functioning bit
 (41 8)  (641 264)  (641 264)  LC_4 Logic Functioning bit
 (42 8)  (642 264)  (642 264)  LC_4 Logic Functioning bit
 (43 8)  (643 264)  (643 264)  LC_4 Logic Functioning bit
 (45 8)  (645 264)  (645 264)  LC_4 Logic Functioning bit
 (46 8)  (646 264)  (646 264)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (650 264)  (650 264)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (618 265)  (618 265)  routing T_12_16.sp4_h_r_41 <X> T_12_16.lc_trk_g2_1
 (22 9)  (622 265)  (622 265)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (29 9)  (629 265)  (629 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 265)  (630 265)  routing T_12_16.lc_trk_g1_6 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (36 9)  (636 265)  (636 265)  LC_4 Logic Functioning bit
 (43 9)  (643 265)  (643 265)  LC_4 Logic Functioning bit
 (48 9)  (648 265)  (648 265)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (651 265)  (651 265)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (53 9)  (653 265)  (653 265)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (12 10)  (612 266)  (612 266)  routing T_12_16.sp4_v_t_45 <X> T_12_16.sp4_h_l_45
 (17 10)  (617 266)  (617 266)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (618 266)  (618 266)  routing T_12_16.wire_logic_cluster/lc_5/out <X> T_12_16.lc_trk_g2_5
 (26 10)  (626 266)  (626 266)  routing T_12_16.lc_trk_g0_7 <X> T_12_16.wire_logic_cluster/lc_5/in_0
 (36 10)  (636 266)  (636 266)  LC_5 Logic Functioning bit
 (43 10)  (643 266)  (643 266)  LC_5 Logic Functioning bit
 (8 11)  (608 267)  (608 267)  routing T_12_16.sp4_h_r_1 <X> T_12_16.sp4_v_t_42
 (9 11)  (609 267)  (609 267)  routing T_12_16.sp4_h_r_1 <X> T_12_16.sp4_v_t_42
 (10 11)  (610 267)  (610 267)  routing T_12_16.sp4_h_r_1 <X> T_12_16.sp4_v_t_42
 (11 11)  (611 267)  (611 267)  routing T_12_16.sp4_v_t_45 <X> T_12_16.sp4_h_l_45
 (14 11)  (614 267)  (614 267)  routing T_12_16.sp12_v_b_20 <X> T_12_16.lc_trk_g2_4
 (16 11)  (616 267)  (616 267)  routing T_12_16.sp12_v_b_20 <X> T_12_16.lc_trk_g2_4
 (17 11)  (617 267)  (617 267)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (26 11)  (626 267)  (626 267)  routing T_12_16.lc_trk_g0_7 <X> T_12_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 267)  (629 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (632 267)  (632 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (634 267)  (634 267)  routing T_12_16.lc_trk_g1_0 <X> T_12_16.input_2_5
 (37 11)  (637 267)  (637 267)  LC_5 Logic Functioning bit
 (42 11)  (642 267)  (642 267)  LC_5 Logic Functioning bit
 (8 12)  (608 268)  (608 268)  routing T_12_16.sp4_h_l_47 <X> T_12_16.sp4_h_r_10
 (12 12)  (612 268)  (612 268)  routing T_12_16.sp4_v_b_11 <X> T_12_16.sp4_h_r_11
 (21 12)  (621 268)  (621 268)  routing T_12_16.bnl_op_3 <X> T_12_16.lc_trk_g3_3
 (22 12)  (622 268)  (622 268)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (25 12)  (625 268)  (625 268)  routing T_12_16.sp4_h_r_42 <X> T_12_16.lc_trk_g3_2
 (27 12)  (627 268)  (627 268)  routing T_12_16.lc_trk_g1_0 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 268)  (629 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 268)  (631 268)  routing T_12_16.lc_trk_g0_7 <X> T_12_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 268)  (632 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (636 268)  (636 268)  LC_6 Logic Functioning bit
 (37 12)  (637 268)  (637 268)  LC_6 Logic Functioning bit
 (38 12)  (638 268)  (638 268)  LC_6 Logic Functioning bit
 (39 12)  (639 268)  (639 268)  LC_6 Logic Functioning bit
 (41 12)  (641 268)  (641 268)  LC_6 Logic Functioning bit
 (43 12)  (643 268)  (643 268)  LC_6 Logic Functioning bit
 (46 12)  (646 268)  (646 268)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (11 13)  (611 269)  (611 269)  routing T_12_16.sp4_v_b_11 <X> T_12_16.sp4_h_r_11
 (21 13)  (621 269)  (621 269)  routing T_12_16.bnl_op_3 <X> T_12_16.lc_trk_g3_3
 (22 13)  (622 269)  (622 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (623 269)  (623 269)  routing T_12_16.sp4_h_r_42 <X> T_12_16.lc_trk_g3_2
 (24 13)  (624 269)  (624 269)  routing T_12_16.sp4_h_r_42 <X> T_12_16.lc_trk_g3_2
 (25 13)  (625 269)  (625 269)  routing T_12_16.sp4_h_r_42 <X> T_12_16.lc_trk_g3_2
 (31 13)  (631 269)  (631 269)  routing T_12_16.lc_trk_g0_7 <X> T_12_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 269)  (636 269)  LC_6 Logic Functioning bit
 (37 13)  (637 269)  (637 269)  LC_6 Logic Functioning bit
 (38 13)  (638 269)  (638 269)  LC_6 Logic Functioning bit
 (39 13)  (639 269)  (639 269)  LC_6 Logic Functioning bit
 (41 13)  (641 269)  (641 269)  LC_6 Logic Functioning bit
 (43 13)  (643 269)  (643 269)  LC_6 Logic Functioning bit
 (25 14)  (625 270)  (625 270)  routing T_12_16.sp4_h_r_46 <X> T_12_16.lc_trk_g3_6
 (26 14)  (626 270)  (626 270)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_7/in_0
 (29 14)  (629 270)  (629 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 270)  (630 270)  routing T_12_16.lc_trk_g0_4 <X> T_12_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 270)  (632 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 270)  (633 270)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 270)  (634 270)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 270)  (636 270)  LC_7 Logic Functioning bit
 (37 14)  (637 270)  (637 270)  LC_7 Logic Functioning bit
 (39 14)  (639 270)  (639 270)  LC_7 Logic Functioning bit
 (43 14)  (643 270)  (643 270)  LC_7 Logic Functioning bit
 (50 14)  (650 270)  (650 270)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (614 271)  (614 271)  routing T_12_16.sp12_v_b_20 <X> T_12_16.lc_trk_g3_4
 (16 15)  (616 271)  (616 271)  routing T_12_16.sp12_v_b_20 <X> T_12_16.lc_trk_g3_4
 (17 15)  (617 271)  (617 271)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (22 15)  (622 271)  (622 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (623 271)  (623 271)  routing T_12_16.sp4_h_r_46 <X> T_12_16.lc_trk_g3_6
 (24 15)  (624 271)  (624 271)  routing T_12_16.sp4_h_r_46 <X> T_12_16.lc_trk_g3_6
 (25 15)  (625 271)  (625 271)  routing T_12_16.sp4_h_r_46 <X> T_12_16.lc_trk_g3_6
 (27 15)  (627 271)  (627 271)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 271)  (628 271)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 271)  (629 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 271)  (631 271)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.wire_logic_cluster/lc_7/in_3
 (48 15)  (648 271)  (648 271)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_13_16

 (8 0)  (662 256)  (662 256)  routing T_13_16.sp4_v_b_7 <X> T_13_16.sp4_h_r_1
 (9 0)  (663 256)  (663 256)  routing T_13_16.sp4_v_b_7 <X> T_13_16.sp4_h_r_1
 (10 0)  (664 256)  (664 256)  routing T_13_16.sp4_v_b_7 <X> T_13_16.sp4_h_r_1
 (14 0)  (668 256)  (668 256)  routing T_13_16.lft_op_0 <X> T_13_16.lc_trk_g0_0
 (17 0)  (671 256)  (671 256)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (672 256)  (672 256)  routing T_13_16.wire_logic_cluster/lc_1/out <X> T_13_16.lc_trk_g0_1
 (26 0)  (680 256)  (680 256)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (29 0)  (683 256)  (683 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 256)  (684 256)  routing T_13_16.lc_trk_g0_7 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 256)  (686 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 256)  (688 256)  routing T_13_16.lc_trk_g1_0 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 256)  (689 256)  routing T_13_16.lc_trk_g0_4 <X> T_13_16.input_2_0
 (36 0)  (690 256)  (690 256)  LC_0 Logic Functioning bit
 (37 0)  (691 256)  (691 256)  LC_0 Logic Functioning bit
 (39 0)  (693 256)  (693 256)  LC_0 Logic Functioning bit
 (43 0)  (697 256)  (697 256)  LC_0 Logic Functioning bit
 (45 0)  (699 256)  (699 256)  LC_0 Logic Functioning bit
 (13 1)  (667 257)  (667 257)  routing T_13_16.sp4_v_t_44 <X> T_13_16.sp4_h_r_2
 (15 1)  (669 257)  (669 257)  routing T_13_16.lft_op_0 <X> T_13_16.lc_trk_g0_0
 (17 1)  (671 257)  (671 257)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (26 1)  (680 257)  (680 257)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 257)  (681 257)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 257)  (682 257)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 257)  (683 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 257)  (684 257)  routing T_13_16.lc_trk_g0_7 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 257)  (686 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (37 1)  (691 257)  (691 257)  LC_0 Logic Functioning bit
 (39 1)  (693 257)  (693 257)  LC_0 Logic Functioning bit
 (2 2)  (656 258)  (656 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (9 2)  (663 258)  (663 258)  routing T_13_16.sp4_h_r_10 <X> T_13_16.sp4_h_l_36
 (10 2)  (664 258)  (664 258)  routing T_13_16.sp4_h_r_10 <X> T_13_16.sp4_h_l_36
 (15 2)  (669 258)  (669 258)  routing T_13_16.sp4_h_r_21 <X> T_13_16.lc_trk_g0_5
 (16 2)  (670 258)  (670 258)  routing T_13_16.sp4_h_r_21 <X> T_13_16.lc_trk_g0_5
 (17 2)  (671 258)  (671 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (672 258)  (672 258)  routing T_13_16.sp4_h_r_21 <X> T_13_16.lc_trk_g0_5
 (21 2)  (675 258)  (675 258)  routing T_13_16.lft_op_7 <X> T_13_16.lc_trk_g0_7
 (22 2)  (676 258)  (676 258)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (678 258)  (678 258)  routing T_13_16.lft_op_7 <X> T_13_16.lc_trk_g0_7
 (25 2)  (679 258)  (679 258)  routing T_13_16.sp4_v_t_3 <X> T_13_16.lc_trk_g0_6
 (26 2)  (680 258)  (680 258)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (28 2)  (682 258)  (682 258)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 258)  (683 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 258)  (684 258)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 258)  (686 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 258)  (687 258)  routing T_13_16.lc_trk_g2_2 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (42 2)  (696 258)  (696 258)  LC_1 Logic Functioning bit
 (43 2)  (697 258)  (697 258)  LC_1 Logic Functioning bit
 (45 2)  (699 258)  (699 258)  LC_1 Logic Functioning bit
 (51 2)  (705 258)  (705 258)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (654 259)  (654 259)  routing T_13_16.lc_trk_g1_1 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (2 3)  (656 259)  (656 259)  routing T_13_16.lc_trk_g1_1 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (14 3)  (668 259)  (668 259)  routing T_13_16.top_op_4 <X> T_13_16.lc_trk_g0_4
 (15 3)  (669 259)  (669 259)  routing T_13_16.top_op_4 <X> T_13_16.lc_trk_g0_4
 (17 3)  (671 259)  (671 259)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (672 259)  (672 259)  routing T_13_16.sp4_h_r_21 <X> T_13_16.lc_trk_g0_5
 (22 3)  (676 259)  (676 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (677 259)  (677 259)  routing T_13_16.sp4_v_t_3 <X> T_13_16.lc_trk_g0_6
 (25 3)  (679 259)  (679 259)  routing T_13_16.sp4_v_t_3 <X> T_13_16.lc_trk_g0_6
 (28 3)  (682 259)  (682 259)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 259)  (683 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 259)  (685 259)  routing T_13_16.lc_trk_g2_2 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 259)  (686 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (690 259)  (690 259)  LC_1 Logic Functioning bit
 (38 3)  (692 259)  (692 259)  LC_1 Logic Functioning bit
 (42 3)  (696 259)  (696 259)  LC_1 Logic Functioning bit
 (43 3)  (697 259)  (697 259)  LC_1 Logic Functioning bit
 (14 4)  (668 260)  (668 260)  routing T_13_16.wire_logic_cluster/lc_0/out <X> T_13_16.lc_trk_g1_0
 (15 4)  (669 260)  (669 260)  routing T_13_16.sp4_h_l_4 <X> T_13_16.lc_trk_g1_1
 (16 4)  (670 260)  (670 260)  routing T_13_16.sp4_h_l_4 <X> T_13_16.lc_trk_g1_1
 (17 4)  (671 260)  (671 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (672 260)  (672 260)  routing T_13_16.sp4_h_l_4 <X> T_13_16.lc_trk_g1_1
 (28 4)  (682 260)  (682 260)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 260)  (683 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 260)  (684 260)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 260)  (685 260)  routing T_13_16.lc_trk_g0_5 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 260)  (686 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (35 4)  (689 260)  (689 260)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.input_2_2
 (36 4)  (690 260)  (690 260)  LC_2 Logic Functioning bit
 (38 4)  (692 260)  (692 260)  LC_2 Logic Functioning bit
 (48 4)  (702 260)  (702 260)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (4 5)  (658 261)  (658 261)  routing T_13_16.sp4_v_t_47 <X> T_13_16.sp4_h_r_3
 (17 5)  (671 261)  (671 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (672 261)  (672 261)  routing T_13_16.sp4_h_l_4 <X> T_13_16.lc_trk_g1_1
 (29 5)  (683 261)  (683 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (32 5)  (686 261)  (686 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (687 261)  (687 261)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.input_2_2
 (35 5)  (689 261)  (689 261)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.input_2_2
 (36 5)  (690 261)  (690 261)  LC_2 Logic Functioning bit
 (53 5)  (707 261)  (707 261)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (4 6)  (658 262)  (658 262)  routing T_13_16.sp4_h_r_9 <X> T_13_16.sp4_v_t_38
 (6 6)  (660 262)  (660 262)  routing T_13_16.sp4_h_r_9 <X> T_13_16.sp4_v_t_38
 (14 6)  (668 262)  (668 262)  routing T_13_16.wire_logic_cluster/lc_4/out <X> T_13_16.lc_trk_g1_4
 (17 6)  (671 262)  (671 262)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 262)  (672 262)  routing T_13_16.wire_logic_cluster/lc_5/out <X> T_13_16.lc_trk_g1_5
 (29 6)  (683 262)  (683 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 262)  (684 262)  routing T_13_16.lc_trk_g0_6 <X> T_13_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 262)  (686 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 262)  (687 262)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 262)  (688 262)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 262)  (690 262)  LC_3 Logic Functioning bit
 (38 6)  (692 262)  (692 262)  LC_3 Logic Functioning bit
 (41 6)  (695 262)  (695 262)  LC_3 Logic Functioning bit
 (43 6)  (697 262)  (697 262)  LC_3 Logic Functioning bit
 (5 7)  (659 263)  (659 263)  routing T_13_16.sp4_h_r_9 <X> T_13_16.sp4_v_t_38
 (17 7)  (671 263)  (671 263)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (680 263)  (680 263)  routing T_13_16.lc_trk_g2_3 <X> T_13_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 263)  (682 263)  routing T_13_16.lc_trk_g2_3 <X> T_13_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 263)  (683 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 263)  (684 263)  routing T_13_16.lc_trk_g0_6 <X> T_13_16.wire_logic_cluster/lc_3/in_1
 (37 7)  (691 263)  (691 263)  LC_3 Logic Functioning bit
 (39 7)  (693 263)  (693 263)  LC_3 Logic Functioning bit
 (41 7)  (695 263)  (695 263)  LC_3 Logic Functioning bit
 (43 7)  (697 263)  (697 263)  LC_3 Logic Functioning bit
 (5 8)  (659 264)  (659 264)  routing T_13_16.sp4_v_t_43 <X> T_13_16.sp4_h_r_6
 (10 8)  (664 264)  (664 264)  routing T_13_16.sp4_v_t_39 <X> T_13_16.sp4_h_r_7
 (11 8)  (665 264)  (665 264)  routing T_13_16.sp4_v_t_40 <X> T_13_16.sp4_v_b_8
 (12 8)  (666 264)  (666 264)  routing T_13_16.sp4_v_t_45 <X> T_13_16.sp4_h_r_8
 (22 8)  (676 264)  (676 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (677 264)  (677 264)  routing T_13_16.sp4_v_t_30 <X> T_13_16.lc_trk_g2_3
 (24 8)  (678 264)  (678 264)  routing T_13_16.sp4_v_t_30 <X> T_13_16.lc_trk_g2_3
 (25 8)  (679 264)  (679 264)  routing T_13_16.sp4_h_r_34 <X> T_13_16.lc_trk_g2_2
 (26 8)  (680 264)  (680 264)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_4/in_0
 (29 8)  (683 264)  (683 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 264)  (684 264)  routing T_13_16.lc_trk_g0_7 <X> T_13_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 264)  (685 264)  routing T_13_16.lc_trk_g1_4 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 264)  (686 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 264)  (688 264)  routing T_13_16.lc_trk_g1_4 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 264)  (689 264)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.input_2_4
 (36 8)  (690 264)  (690 264)  LC_4 Logic Functioning bit
 (37 8)  (691 264)  (691 264)  LC_4 Logic Functioning bit
 (39 8)  (693 264)  (693 264)  LC_4 Logic Functioning bit
 (43 8)  (697 264)  (697 264)  LC_4 Logic Functioning bit
 (45 8)  (699 264)  (699 264)  LC_4 Logic Functioning bit
 (12 9)  (666 265)  (666 265)  routing T_13_16.sp4_v_t_40 <X> T_13_16.sp4_v_b_8
 (22 9)  (676 265)  (676 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (677 265)  (677 265)  routing T_13_16.sp4_h_r_34 <X> T_13_16.lc_trk_g2_2
 (24 9)  (678 265)  (678 265)  routing T_13_16.sp4_h_r_34 <X> T_13_16.lc_trk_g2_2
 (26 9)  (680 265)  (680 265)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 265)  (681 265)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 265)  (682 265)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 265)  (683 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 265)  (684 265)  routing T_13_16.lc_trk_g0_7 <X> T_13_16.wire_logic_cluster/lc_4/in_1
 (32 9)  (686 265)  (686 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (687 265)  (687 265)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.input_2_4
 (34 9)  (688 265)  (688 265)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.input_2_4
 (37 9)  (691 265)  (691 265)  LC_4 Logic Functioning bit
 (39 9)  (693 265)  (693 265)  LC_4 Logic Functioning bit
 (14 10)  (668 266)  (668 266)  routing T_13_16.sp4_h_r_36 <X> T_13_16.lc_trk_g2_4
 (15 10)  (669 266)  (669 266)  routing T_13_16.sp4_h_l_24 <X> T_13_16.lc_trk_g2_5
 (16 10)  (670 266)  (670 266)  routing T_13_16.sp4_h_l_24 <X> T_13_16.lc_trk_g2_5
 (17 10)  (671 266)  (671 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (672 266)  (672 266)  routing T_13_16.sp4_h_l_24 <X> T_13_16.lc_trk_g2_5
 (21 10)  (675 266)  (675 266)  routing T_13_16.wire_logic_cluster/lc_7/out <X> T_13_16.lc_trk_g2_7
 (22 10)  (676 266)  (676 266)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (679 266)  (679 266)  routing T_13_16.sp4_h_r_38 <X> T_13_16.lc_trk_g2_6
 (26 10)  (680 266)  (680 266)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 266)  (681 266)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 266)  (683 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 266)  (684 266)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 266)  (686 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 266)  (687 266)  routing T_13_16.lc_trk_g2_2 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 266)  (689 266)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.input_2_5
 (37 10)  (691 266)  (691 266)  LC_5 Logic Functioning bit
 (41 10)  (695 266)  (695 266)  LC_5 Logic Functioning bit
 (43 10)  (697 266)  (697 266)  LC_5 Logic Functioning bit
 (45 10)  (699 266)  (699 266)  LC_5 Logic Functioning bit
 (48 10)  (702 266)  (702 266)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (4 11)  (658 267)  (658 267)  routing T_13_16.sp4_v_b_1 <X> T_13_16.sp4_h_l_43
 (15 11)  (669 267)  (669 267)  routing T_13_16.sp4_h_r_36 <X> T_13_16.lc_trk_g2_4
 (16 11)  (670 267)  (670 267)  routing T_13_16.sp4_h_r_36 <X> T_13_16.lc_trk_g2_4
 (17 11)  (671 267)  (671 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (676 267)  (676 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (677 267)  (677 267)  routing T_13_16.sp4_h_r_38 <X> T_13_16.lc_trk_g2_6
 (24 11)  (678 267)  (678 267)  routing T_13_16.sp4_h_r_38 <X> T_13_16.lc_trk_g2_6
 (28 11)  (682 267)  (682 267)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 267)  (683 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 267)  (685 267)  routing T_13_16.lc_trk_g2_2 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 267)  (686 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (687 267)  (687 267)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.input_2_5
 (34 11)  (688 267)  (688 267)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.input_2_5
 (36 11)  (690 267)  (690 267)  LC_5 Logic Functioning bit
 (41 11)  (695 267)  (695 267)  LC_5 Logic Functioning bit
 (43 11)  (697 267)  (697 267)  LC_5 Logic Functioning bit
 (3 12)  (657 268)  (657 268)  routing T_13_16.sp12_v_t_22 <X> T_13_16.sp12_h_r_1
 (6 12)  (660 268)  (660 268)  routing T_13_16.sp4_h_r_4 <X> T_13_16.sp4_v_b_9
 (15 12)  (669 268)  (669 268)  routing T_13_16.sp4_h_r_25 <X> T_13_16.lc_trk_g3_1
 (16 12)  (670 268)  (670 268)  routing T_13_16.sp4_h_r_25 <X> T_13_16.lc_trk_g3_1
 (17 12)  (671 268)  (671 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (675 268)  (675 268)  routing T_13_16.sp4_v_t_14 <X> T_13_16.lc_trk_g3_3
 (22 12)  (676 268)  (676 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (677 268)  (677 268)  routing T_13_16.sp4_v_t_14 <X> T_13_16.lc_trk_g3_3
 (8 13)  (662 269)  (662 269)  routing T_13_16.sp4_h_l_47 <X> T_13_16.sp4_v_b_10
 (9 13)  (663 269)  (663 269)  routing T_13_16.sp4_h_l_47 <X> T_13_16.sp4_v_b_10
 (18 13)  (672 269)  (672 269)  routing T_13_16.sp4_h_r_25 <X> T_13_16.lc_trk_g3_1
 (13 14)  (667 270)  (667 270)  routing T_13_16.sp4_h_r_11 <X> T_13_16.sp4_v_t_46
 (14 14)  (668 270)  (668 270)  routing T_13_16.sp4_h_r_44 <X> T_13_16.lc_trk_g3_4
 (15 14)  (669 270)  (669 270)  routing T_13_16.sp4_v_t_32 <X> T_13_16.lc_trk_g3_5
 (16 14)  (670 270)  (670 270)  routing T_13_16.sp4_v_t_32 <X> T_13_16.lc_trk_g3_5
 (17 14)  (671 270)  (671 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (675 270)  (675 270)  routing T_13_16.sp4_h_l_34 <X> T_13_16.lc_trk_g3_7
 (22 14)  (676 270)  (676 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (677 270)  (677 270)  routing T_13_16.sp4_h_l_34 <X> T_13_16.lc_trk_g3_7
 (24 14)  (678 270)  (678 270)  routing T_13_16.sp4_h_l_34 <X> T_13_16.lc_trk_g3_7
 (26 14)  (680 270)  (680 270)  routing T_13_16.lc_trk_g0_7 <X> T_13_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 270)  (681 270)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 270)  (682 270)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 270)  (683 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 270)  (684 270)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 270)  (686 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 270)  (687 270)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 270)  (688 270)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 270)  (689 270)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.input_2_7
 (36 14)  (690 270)  (690 270)  LC_7 Logic Functioning bit
 (37 14)  (691 270)  (691 270)  LC_7 Logic Functioning bit
 (38 14)  (692 270)  (692 270)  LC_7 Logic Functioning bit
 (42 14)  (696 270)  (696 270)  LC_7 Logic Functioning bit
 (45 14)  (699 270)  (699 270)  LC_7 Logic Functioning bit
 (4 15)  (658 271)  (658 271)  routing T_13_16.sp4_v_b_4 <X> T_13_16.sp4_h_l_44
 (11 15)  (665 271)  (665 271)  routing T_13_16.sp4_h_r_11 <X> T_13_16.sp4_h_l_46
 (12 15)  (666 271)  (666 271)  routing T_13_16.sp4_h_r_11 <X> T_13_16.sp4_v_t_46
 (14 15)  (668 271)  (668 271)  routing T_13_16.sp4_h_r_44 <X> T_13_16.lc_trk_g3_4
 (15 15)  (669 271)  (669 271)  routing T_13_16.sp4_h_r_44 <X> T_13_16.lc_trk_g3_4
 (16 15)  (670 271)  (670 271)  routing T_13_16.sp4_h_r_44 <X> T_13_16.lc_trk_g3_4
 (17 15)  (671 271)  (671 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (21 15)  (675 271)  (675 271)  routing T_13_16.sp4_h_l_34 <X> T_13_16.lc_trk_g3_7
 (26 15)  (680 271)  (680 271)  routing T_13_16.lc_trk_g0_7 <X> T_13_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 271)  (683 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 271)  (684 271)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 271)  (685 271)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 271)  (686 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (687 271)  (687 271)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.input_2_7
 (35 15)  (689 271)  (689 271)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.input_2_7
 (36 15)  (690 271)  (690 271)  LC_7 Logic Functioning bit
 (43 15)  (697 271)  (697 271)  LC_7 Logic Functioning bit


LogicTile_14_16

 (17 0)  (725 256)  (725 256)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (726 256)  (726 256)  routing T_14_16.wire_logic_cluster/lc_1/out <X> T_14_16.lc_trk_g0_1
 (25 0)  (733 256)  (733 256)  routing T_14_16.sp4_h_r_10 <X> T_14_16.lc_trk_g0_2
 (28 0)  (736 256)  (736 256)  routing T_14_16.lc_trk_g2_1 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 256)  (737 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 256)  (739 256)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 256)  (740 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 256)  (742 256)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 256)  (744 256)  LC_0 Logic Functioning bit
 (37 0)  (745 256)  (745 256)  LC_0 Logic Functioning bit
 (38 0)  (746 256)  (746 256)  LC_0 Logic Functioning bit
 (39 0)  (747 256)  (747 256)  LC_0 Logic Functioning bit
 (41 0)  (749 256)  (749 256)  LC_0 Logic Functioning bit
 (43 0)  (751 256)  (751 256)  LC_0 Logic Functioning bit
 (14 1)  (722 257)  (722 257)  routing T_14_16.top_op_0 <X> T_14_16.lc_trk_g0_0
 (15 1)  (723 257)  (723 257)  routing T_14_16.top_op_0 <X> T_14_16.lc_trk_g0_0
 (17 1)  (725 257)  (725 257)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (730 257)  (730 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (731 257)  (731 257)  routing T_14_16.sp4_h_r_10 <X> T_14_16.lc_trk_g0_2
 (24 1)  (732 257)  (732 257)  routing T_14_16.sp4_h_r_10 <X> T_14_16.lc_trk_g0_2
 (26 1)  (734 257)  (734 257)  routing T_14_16.lc_trk_g0_2 <X> T_14_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 257)  (737 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (36 1)  (744 257)  (744 257)  LC_0 Logic Functioning bit
 (37 1)  (745 257)  (745 257)  LC_0 Logic Functioning bit
 (38 1)  (746 257)  (746 257)  LC_0 Logic Functioning bit
 (39 1)  (747 257)  (747 257)  LC_0 Logic Functioning bit
 (40 1)  (748 257)  (748 257)  LC_0 Logic Functioning bit
 (41 1)  (749 257)  (749 257)  LC_0 Logic Functioning bit
 (42 1)  (750 257)  (750 257)  LC_0 Logic Functioning bit
 (43 1)  (751 257)  (751 257)  LC_0 Logic Functioning bit
 (53 1)  (761 257)  (761 257)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (708 258)  (708 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (1 2)  (709 258)  (709 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 2)  (710 258)  (710 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (719 258)  (719 258)  routing T_14_16.sp4_h_r_8 <X> T_14_16.sp4_v_t_39
 (13 2)  (721 258)  (721 258)  routing T_14_16.sp4_h_r_8 <X> T_14_16.sp4_v_t_39
 (17 2)  (725 258)  (725 258)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (726 258)  (726 258)  routing T_14_16.wire_logic_cluster/lc_5/out <X> T_14_16.lc_trk_g0_5
 (21 2)  (729 258)  (729 258)  routing T_14_16.sp4_h_l_2 <X> T_14_16.lc_trk_g0_7
 (22 2)  (730 258)  (730 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (731 258)  (731 258)  routing T_14_16.sp4_h_l_2 <X> T_14_16.lc_trk_g0_7
 (24 2)  (732 258)  (732 258)  routing T_14_16.sp4_h_l_2 <X> T_14_16.lc_trk_g0_7
 (25 2)  (733 258)  (733 258)  routing T_14_16.wire_logic_cluster/lc_6/out <X> T_14_16.lc_trk_g0_6
 (26 2)  (734 258)  (734 258)  routing T_14_16.lc_trk_g0_5 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 258)  (735 258)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 258)  (736 258)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 258)  (737 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 258)  (738 258)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 258)  (740 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 258)  (741 258)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 258)  (744 258)  LC_1 Logic Functioning bit
 (37 2)  (745 258)  (745 258)  LC_1 Logic Functioning bit
 (38 2)  (746 258)  (746 258)  LC_1 Logic Functioning bit
 (42 2)  (750 258)  (750 258)  LC_1 Logic Functioning bit
 (45 2)  (753 258)  (753 258)  LC_1 Logic Functioning bit
 (12 3)  (720 259)  (720 259)  routing T_14_16.sp4_h_r_8 <X> T_14_16.sp4_v_t_39
 (22 3)  (730 259)  (730 259)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (29 3)  (737 259)  (737 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 259)  (739 259)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 259)  (740 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (37 3)  (745 259)  (745 259)  LC_1 Logic Functioning bit
 (42 3)  (750 259)  (750 259)  LC_1 Logic Functioning bit
 (52 3)  (760 259)  (760 259)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (12 4)  (720 260)  (720 260)  routing T_14_16.sp4_v_t_40 <X> T_14_16.sp4_h_r_5
 (25 4)  (733 260)  (733 260)  routing T_14_16.sp4_h_l_7 <X> T_14_16.lc_trk_g1_2
 (22 5)  (730 261)  (730 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (731 261)  (731 261)  routing T_14_16.sp4_h_l_7 <X> T_14_16.lc_trk_g1_2
 (24 5)  (732 261)  (732 261)  routing T_14_16.sp4_h_l_7 <X> T_14_16.lc_trk_g1_2
 (25 5)  (733 261)  (733 261)  routing T_14_16.sp4_h_l_7 <X> T_14_16.lc_trk_g1_2
 (14 6)  (722 262)  (722 262)  routing T_14_16.sp12_h_l_3 <X> T_14_16.lc_trk_g1_4
 (26 6)  (734 262)  (734 262)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_3/in_0
 (29 6)  (737 262)  (737 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 262)  (740 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 262)  (741 262)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 262)  (742 262)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (35 6)  (743 262)  (743 262)  routing T_14_16.lc_trk_g0_7 <X> T_14_16.input_2_3
 (36 6)  (744 262)  (744 262)  LC_3 Logic Functioning bit
 (38 6)  (746 262)  (746 262)  LC_3 Logic Functioning bit
 (42 6)  (750 262)  (750 262)  LC_3 Logic Functioning bit
 (8 7)  (716 263)  (716 263)  routing T_14_16.sp4_h_r_10 <X> T_14_16.sp4_v_t_41
 (9 7)  (717 263)  (717 263)  routing T_14_16.sp4_h_r_10 <X> T_14_16.sp4_v_t_41
 (10 7)  (718 263)  (718 263)  routing T_14_16.sp4_h_r_10 <X> T_14_16.sp4_v_t_41
 (14 7)  (722 263)  (722 263)  routing T_14_16.sp12_h_l_3 <X> T_14_16.lc_trk_g1_4
 (15 7)  (723 263)  (723 263)  routing T_14_16.sp12_h_l_3 <X> T_14_16.lc_trk_g1_4
 (17 7)  (725 263)  (725 263)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (27 7)  (735 263)  (735 263)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 263)  (737 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 263)  (739 263)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 263)  (740 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (743 263)  (743 263)  routing T_14_16.lc_trk_g0_7 <X> T_14_16.input_2_3
 (36 7)  (744 263)  (744 263)  LC_3 Logic Functioning bit
 (37 7)  (745 263)  (745 263)  LC_3 Logic Functioning bit
 (38 7)  (746 263)  (746 263)  LC_3 Logic Functioning bit
 (39 7)  (747 263)  (747 263)  LC_3 Logic Functioning bit
 (43 7)  (751 263)  (751 263)  LC_3 Logic Functioning bit
 (51 7)  (759 263)  (759 263)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 8)  (723 264)  (723 264)  routing T_14_16.sp4_h_r_41 <X> T_14_16.lc_trk_g2_1
 (16 8)  (724 264)  (724 264)  routing T_14_16.sp4_h_r_41 <X> T_14_16.lc_trk_g2_1
 (17 8)  (725 264)  (725 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (726 264)  (726 264)  routing T_14_16.sp4_h_r_41 <X> T_14_16.lc_trk_g2_1
 (25 8)  (733 264)  (733 264)  routing T_14_16.sp4_h_r_34 <X> T_14_16.lc_trk_g2_2
 (28 8)  (736 264)  (736 264)  routing T_14_16.lc_trk_g2_1 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 264)  (737 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 264)  (739 264)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 264)  (740 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 264)  (742 264)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 264)  (744 264)  LC_4 Logic Functioning bit
 (37 8)  (745 264)  (745 264)  LC_4 Logic Functioning bit
 (38 8)  (746 264)  (746 264)  LC_4 Logic Functioning bit
 (39 8)  (747 264)  (747 264)  LC_4 Logic Functioning bit
 (40 8)  (748 264)  (748 264)  LC_4 Logic Functioning bit
 (41 8)  (749 264)  (749 264)  LC_4 Logic Functioning bit
 (42 8)  (750 264)  (750 264)  LC_4 Logic Functioning bit
 (43 8)  (751 264)  (751 264)  LC_4 Logic Functioning bit
 (47 8)  (755 264)  (755 264)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (12 9)  (720 265)  (720 265)  routing T_14_16.sp4_h_r_8 <X> T_14_16.sp4_v_b_8
 (18 9)  (726 265)  (726 265)  routing T_14_16.sp4_h_r_41 <X> T_14_16.lc_trk_g2_1
 (22 9)  (730 265)  (730 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (731 265)  (731 265)  routing T_14_16.sp4_h_r_34 <X> T_14_16.lc_trk_g2_2
 (24 9)  (732 265)  (732 265)  routing T_14_16.sp4_h_r_34 <X> T_14_16.lc_trk_g2_2
 (26 9)  (734 265)  (734 265)  routing T_14_16.lc_trk_g0_2 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 265)  (737 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (36 9)  (744 265)  (744 265)  LC_4 Logic Functioning bit
 (37 9)  (745 265)  (745 265)  LC_4 Logic Functioning bit
 (38 9)  (746 265)  (746 265)  LC_4 Logic Functioning bit
 (39 9)  (747 265)  (747 265)  LC_4 Logic Functioning bit
 (41 9)  (749 265)  (749 265)  LC_4 Logic Functioning bit
 (43 9)  (751 265)  (751 265)  LC_4 Logic Functioning bit
 (51 9)  (759 265)  (759 265)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (17 10)  (725 266)  (725 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (729 266)  (729 266)  routing T_14_16.wire_logic_cluster/lc_7/out <X> T_14_16.lc_trk_g2_7
 (22 10)  (730 266)  (730 266)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (734 266)  (734 266)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 266)  (735 266)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 266)  (736 266)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 266)  (737 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 266)  (738 266)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 266)  (740 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 266)  (741 266)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 266)  (743 266)  routing T_14_16.lc_trk_g0_5 <X> T_14_16.input_2_5
 (36 10)  (744 266)  (744 266)  LC_5 Logic Functioning bit
 (37 10)  (745 266)  (745 266)  LC_5 Logic Functioning bit
 (38 10)  (746 266)  (746 266)  LC_5 Logic Functioning bit
 (42 10)  (750 266)  (750 266)  LC_5 Logic Functioning bit
 (45 10)  (753 266)  (753 266)  LC_5 Logic Functioning bit
 (17 11)  (725 267)  (725 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (726 267)  (726 267)  routing T_14_16.sp4_r_v_b_37 <X> T_14_16.lc_trk_g2_5
 (27 11)  (735 267)  (735 267)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 267)  (736 267)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 267)  (737 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 267)  (739 267)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 267)  (740 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (37 11)  (745 267)  (745 267)  LC_5 Logic Functioning bit
 (42 11)  (750 267)  (750 267)  LC_5 Logic Functioning bit
 (47 11)  (755 267)  (755 267)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (21 12)  (729 268)  (729 268)  routing T_14_16.bnl_op_3 <X> T_14_16.lc_trk_g3_3
 (22 12)  (730 268)  (730 268)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (26 12)  (734 268)  (734 268)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 268)  (735 268)  routing T_14_16.lc_trk_g1_2 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 268)  (737 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 268)  (739 268)  routing T_14_16.lc_trk_g2_5 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 268)  (740 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 268)  (741 268)  routing T_14_16.lc_trk_g2_5 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 268)  (743 268)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.input_2_6
 (37 12)  (745 268)  (745 268)  LC_6 Logic Functioning bit
 (42 12)  (750 268)  (750 268)  LC_6 Logic Functioning bit
 (45 12)  (753 268)  (753 268)  LC_6 Logic Functioning bit
 (53 12)  (761 268)  (761 268)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (8 13)  (716 269)  (716 269)  routing T_14_16.sp4_h_r_10 <X> T_14_16.sp4_v_b_10
 (21 13)  (729 269)  (729 269)  routing T_14_16.bnl_op_3 <X> T_14_16.lc_trk_g3_3
 (22 13)  (730 269)  (730 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (733 269)  (733 269)  routing T_14_16.sp4_r_v_b_42 <X> T_14_16.lc_trk_g3_2
 (28 13)  (736 269)  (736 269)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 269)  (737 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 269)  (738 269)  routing T_14_16.lc_trk_g1_2 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (32 13)  (740 269)  (740 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (743 269)  (743 269)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.input_2_6
 (36 13)  (744 269)  (744 269)  LC_6 Logic Functioning bit
 (37 13)  (745 269)  (745 269)  LC_6 Logic Functioning bit
 (38 13)  (746 269)  (746 269)  LC_6 Logic Functioning bit
 (42 13)  (750 269)  (750 269)  LC_6 Logic Functioning bit
 (6 14)  (714 270)  (714 270)  routing T_14_16.sp4_v_b_6 <X> T_14_16.sp4_v_t_44
 (14 14)  (722 270)  (722 270)  routing T_14_16.sp12_v_t_3 <X> T_14_16.lc_trk_g3_4
 (15 14)  (723 270)  (723 270)  routing T_14_16.sp4_h_l_24 <X> T_14_16.lc_trk_g3_5
 (16 14)  (724 270)  (724 270)  routing T_14_16.sp4_h_l_24 <X> T_14_16.lc_trk_g3_5
 (17 14)  (725 270)  (725 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (726 270)  (726 270)  routing T_14_16.sp4_h_l_24 <X> T_14_16.lc_trk_g3_5
 (27 14)  (735 270)  (735 270)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 270)  (736 270)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 270)  (737 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 270)  (738 270)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 270)  (740 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 270)  (741 270)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (35 14)  (743 270)  (743 270)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.input_2_7
 (36 14)  (744 270)  (744 270)  LC_7 Logic Functioning bit
 (37 14)  (745 270)  (745 270)  LC_7 Logic Functioning bit
 (38 14)  (746 270)  (746 270)  LC_7 Logic Functioning bit
 (42 14)  (750 270)  (750 270)  LC_7 Logic Functioning bit
 (45 14)  (753 270)  (753 270)  LC_7 Logic Functioning bit
 (47 14)  (755 270)  (755 270)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (5 15)  (713 271)  (713 271)  routing T_14_16.sp4_v_b_6 <X> T_14_16.sp4_v_t_44
 (14 15)  (722 271)  (722 271)  routing T_14_16.sp12_v_t_3 <X> T_14_16.lc_trk_g3_4
 (15 15)  (723 271)  (723 271)  routing T_14_16.sp12_v_t_3 <X> T_14_16.lc_trk_g3_4
 (17 15)  (725 271)  (725 271)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (26 15)  (734 271)  (734 271)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 271)  (735 271)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 271)  (736 271)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 271)  (737 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 271)  (739 271)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 271)  (740 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (741 271)  (741 271)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.input_2_7
 (35 15)  (743 271)  (743 271)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.input_2_7
 (37 15)  (745 271)  (745 271)  LC_7 Logic Functioning bit
 (42 15)  (750 271)  (750 271)  LC_7 Logic Functioning bit


LogicTile_15_16

 (14 0)  (776 256)  (776 256)  routing T_15_16.wire_logic_cluster/lc_0/out <X> T_15_16.lc_trk_g0_0
 (22 0)  (784 256)  (784 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (785 256)  (785 256)  routing T_15_16.sp4_v_b_19 <X> T_15_16.lc_trk_g0_3
 (24 0)  (786 256)  (786 256)  routing T_15_16.sp4_v_b_19 <X> T_15_16.lc_trk_g0_3
 (26 0)  (788 256)  (788 256)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (29 0)  (791 256)  (791 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 256)  (793 256)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 256)  (794 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 256)  (795 256)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 256)  (796 256)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 256)  (798 256)  LC_0 Logic Functioning bit
 (38 0)  (800 256)  (800 256)  LC_0 Logic Functioning bit
 (42 0)  (804 256)  (804 256)  LC_0 Logic Functioning bit
 (43 0)  (805 256)  (805 256)  LC_0 Logic Functioning bit
 (45 0)  (807 256)  (807 256)  LC_0 Logic Functioning bit
 (6 1)  (768 257)  (768 257)  routing T_15_16.sp4_h_l_37 <X> T_15_16.sp4_h_r_0
 (12 1)  (774 257)  (774 257)  routing T_15_16.sp4_h_r_2 <X> T_15_16.sp4_v_b_2
 (17 1)  (779 257)  (779 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (27 1)  (789 257)  (789 257)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 257)  (791 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 257)  (792 257)  routing T_15_16.lc_trk_g0_3 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (794 257)  (794 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (42 1)  (804 257)  (804 257)  LC_0 Logic Functioning bit
 (43 1)  (805 257)  (805 257)  LC_0 Logic Functioning bit
 (52 1)  (814 257)  (814 257)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (762 258)  (762 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (1 2)  (763 258)  (763 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 2)  (764 258)  (764 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (770 258)  (770 258)  routing T_15_16.sp4_h_r_1 <X> T_15_16.sp4_h_l_36
 (14 2)  (776 258)  (776 258)  routing T_15_16.wire_logic_cluster/lc_4/out <X> T_15_16.lc_trk_g0_4
 (17 2)  (779 258)  (779 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (25 2)  (787 258)  (787 258)  routing T_15_16.wire_logic_cluster/lc_6/out <X> T_15_16.lc_trk_g0_6
 (29 2)  (791 258)  (791 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 258)  (792 258)  routing T_15_16.lc_trk_g0_6 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 258)  (793 258)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 258)  (794 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 258)  (795 258)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 258)  (796 258)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (35 2)  (797 258)  (797 258)  routing T_15_16.lc_trk_g1_4 <X> T_15_16.input_2_1
 (36 2)  (798 258)  (798 258)  LC_1 Logic Functioning bit
 (41 2)  (803 258)  (803 258)  LC_1 Logic Functioning bit
 (43 2)  (805 258)  (805 258)  LC_1 Logic Functioning bit
 (45 2)  (807 258)  (807 258)  LC_1 Logic Functioning bit
 (46 2)  (808 258)  (808 258)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (5 3)  (767 259)  (767 259)  routing T_15_16.sp4_h_l_37 <X> T_15_16.sp4_v_t_37
 (8 3)  (770 259)  (770 259)  routing T_15_16.sp4_h_r_1 <X> T_15_16.sp4_v_t_36
 (9 3)  (771 259)  (771 259)  routing T_15_16.sp4_h_r_1 <X> T_15_16.sp4_v_t_36
 (17 3)  (779 259)  (779 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (780 259)  (780 259)  routing T_15_16.sp4_r_v_b_29 <X> T_15_16.lc_trk_g0_5
 (22 3)  (784 259)  (784 259)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (28 3)  (790 259)  (790 259)  routing T_15_16.lc_trk_g2_1 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 259)  (791 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 259)  (792 259)  routing T_15_16.lc_trk_g0_6 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 259)  (793 259)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 259)  (794 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (796 259)  (796 259)  routing T_15_16.lc_trk_g1_4 <X> T_15_16.input_2_1
 (36 3)  (798 259)  (798 259)  LC_1 Logic Functioning bit
 (37 3)  (799 259)  (799 259)  LC_1 Logic Functioning bit
 (39 3)  (801 259)  (801 259)  LC_1 Logic Functioning bit
 (40 3)  (802 259)  (802 259)  LC_1 Logic Functioning bit
 (42 3)  (804 259)  (804 259)  LC_1 Logic Functioning bit
 (28 4)  (790 260)  (790 260)  routing T_15_16.lc_trk_g2_1 <X> T_15_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 260)  (791 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 260)  (793 260)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 260)  (794 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 260)  (795 260)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 260)  (796 260)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 260)  (798 260)  LC_2 Logic Functioning bit
 (38 4)  (800 260)  (800 260)  LC_2 Logic Functioning bit
 (41 4)  (803 260)  (803 260)  LC_2 Logic Functioning bit
 (43 4)  (805 260)  (805 260)  LC_2 Logic Functioning bit
 (46 4)  (808 260)  (808 260)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (14 5)  (776 261)  (776 261)  routing T_15_16.sp4_h_r_0 <X> T_15_16.lc_trk_g1_0
 (15 5)  (777 261)  (777 261)  routing T_15_16.sp4_h_r_0 <X> T_15_16.lc_trk_g1_0
 (16 5)  (778 261)  (778 261)  routing T_15_16.sp4_h_r_0 <X> T_15_16.lc_trk_g1_0
 (17 5)  (779 261)  (779 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (28 5)  (790 261)  (790 261)  routing T_15_16.lc_trk_g2_0 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 261)  (791 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 261)  (793 261)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (37 5)  (799 261)  (799 261)  LC_2 Logic Functioning bit
 (39 5)  (801 261)  (801 261)  LC_2 Logic Functioning bit
 (41 5)  (803 261)  (803 261)  LC_2 Logic Functioning bit
 (43 5)  (805 261)  (805 261)  LC_2 Logic Functioning bit
 (9 6)  (771 262)  (771 262)  routing T_15_16.sp4_h_r_1 <X> T_15_16.sp4_h_l_41
 (10 6)  (772 262)  (772 262)  routing T_15_16.sp4_h_r_1 <X> T_15_16.sp4_h_l_41
 (14 6)  (776 262)  (776 262)  routing T_15_16.wire_logic_cluster/lc_4/out <X> T_15_16.lc_trk_g1_4
 (15 6)  (777 262)  (777 262)  routing T_15_16.sp12_h_r_5 <X> T_15_16.lc_trk_g1_5
 (17 6)  (779 262)  (779 262)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (780 262)  (780 262)  routing T_15_16.sp12_h_r_5 <X> T_15_16.lc_trk_g1_5
 (26 6)  (788 262)  (788 262)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_3/in_0
 (28 6)  (790 262)  (790 262)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 262)  (791 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 262)  (792 262)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 262)  (794 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 262)  (795 262)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 262)  (796 262)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (35 6)  (797 262)  (797 262)  routing T_15_16.lc_trk_g0_5 <X> T_15_16.input_2_3
 (36 6)  (798 262)  (798 262)  LC_3 Logic Functioning bit
 (38 6)  (800 262)  (800 262)  LC_3 Logic Functioning bit
 (43 6)  (805 262)  (805 262)  LC_3 Logic Functioning bit
 (17 7)  (779 263)  (779 263)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (780 263)  (780 263)  routing T_15_16.sp12_h_r_5 <X> T_15_16.lc_trk_g1_5
 (26 7)  (788 263)  (788 263)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 263)  (790 263)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 263)  (791 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 263)  (792 263)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (32 7)  (794 263)  (794 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (798 263)  (798 263)  LC_3 Logic Functioning bit
 (38 7)  (800 263)  (800 263)  LC_3 Logic Functioning bit
 (40 7)  (802 263)  (802 263)  LC_3 Logic Functioning bit
 (42 7)  (804 263)  (804 263)  LC_3 Logic Functioning bit
 (43 7)  (805 263)  (805 263)  LC_3 Logic Functioning bit
 (46 7)  (808 263)  (808 263)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (4 8)  (766 264)  (766 264)  routing T_15_16.sp4_h_l_37 <X> T_15_16.sp4_v_b_6
 (6 8)  (768 264)  (768 264)  routing T_15_16.sp4_h_l_37 <X> T_15_16.sp4_v_b_6
 (8 8)  (770 264)  (770 264)  routing T_15_16.sp4_h_l_42 <X> T_15_16.sp4_h_r_7
 (17 8)  (779 264)  (779 264)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (780 264)  (780 264)  routing T_15_16.wire_logic_cluster/lc_1/out <X> T_15_16.lc_trk_g2_1
 (21 8)  (783 264)  (783 264)  routing T_15_16.sp4_v_t_14 <X> T_15_16.lc_trk_g2_3
 (22 8)  (784 264)  (784 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (785 264)  (785 264)  routing T_15_16.sp4_v_t_14 <X> T_15_16.lc_trk_g2_3
 (26 8)  (788 264)  (788 264)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 264)  (789 264)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 264)  (790 264)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 264)  (791 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 264)  (794 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 264)  (796 264)  routing T_15_16.lc_trk_g1_0 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 264)  (797 264)  routing T_15_16.lc_trk_g0_4 <X> T_15_16.input_2_4
 (36 8)  (798 264)  (798 264)  LC_4 Logic Functioning bit
 (38 8)  (800 264)  (800 264)  LC_4 Logic Functioning bit
 (42 8)  (804 264)  (804 264)  LC_4 Logic Functioning bit
 (43 8)  (805 264)  (805 264)  LC_4 Logic Functioning bit
 (45 8)  (807 264)  (807 264)  LC_4 Logic Functioning bit
 (5 9)  (767 265)  (767 265)  routing T_15_16.sp4_h_l_37 <X> T_15_16.sp4_v_b_6
 (15 9)  (777 265)  (777 265)  routing T_15_16.sp4_v_t_29 <X> T_15_16.lc_trk_g2_0
 (16 9)  (778 265)  (778 265)  routing T_15_16.sp4_v_t_29 <X> T_15_16.lc_trk_g2_0
 (17 9)  (779 265)  (779 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (26 9)  (788 265)  (788 265)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 265)  (789 265)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 265)  (790 265)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 265)  (791 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 265)  (792 265)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (32 9)  (794 265)  (794 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (42 9)  (804 265)  (804 265)  LC_4 Logic Functioning bit
 (43 9)  (805 265)  (805 265)  LC_4 Logic Functioning bit
 (17 10)  (779 266)  (779 266)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (780 266)  (780 266)  routing T_15_16.wire_logic_cluster/lc_5/out <X> T_15_16.lc_trk_g2_5
 (21 10)  (783 266)  (783 266)  routing T_15_16.wire_logic_cluster/lc_7/out <X> T_15_16.lc_trk_g2_7
 (22 10)  (784 266)  (784 266)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (789 266)  (789 266)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 266)  (790 266)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 266)  (791 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 266)  (792 266)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 266)  (793 266)  routing T_15_16.lc_trk_g0_4 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 266)  (794 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (797 266)  (797 266)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.input_2_5
 (36 10)  (798 266)  (798 266)  LC_5 Logic Functioning bit
 (37 10)  (799 266)  (799 266)  LC_5 Logic Functioning bit
 (38 10)  (800 266)  (800 266)  LC_5 Logic Functioning bit
 (42 10)  (804 266)  (804 266)  LC_5 Logic Functioning bit
 (45 10)  (807 266)  (807 266)  LC_5 Logic Functioning bit
 (51 10)  (813 266)  (813 266)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (5 11)  (767 267)  (767 267)  routing T_15_16.sp4_h_l_43 <X> T_15_16.sp4_v_t_43
 (22 11)  (784 267)  (784 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (785 267)  (785 267)  routing T_15_16.sp4_h_r_30 <X> T_15_16.lc_trk_g2_6
 (24 11)  (786 267)  (786 267)  routing T_15_16.sp4_h_r_30 <X> T_15_16.lc_trk_g2_6
 (25 11)  (787 267)  (787 267)  routing T_15_16.sp4_h_r_30 <X> T_15_16.lc_trk_g2_6
 (27 11)  (789 267)  (789 267)  routing T_15_16.lc_trk_g1_0 <X> T_15_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 267)  (791 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 267)  (792 267)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (32 11)  (794 267)  (794 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (795 267)  (795 267)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.input_2_5
 (36 11)  (798 267)  (798 267)  LC_5 Logic Functioning bit
 (43 11)  (805 267)  (805 267)  LC_5 Logic Functioning bit
 (3 12)  (765 268)  (765 268)  routing T_15_16.sp12_v_b_1 <X> T_15_16.sp12_h_r_1
 (14 12)  (776 268)  (776 268)  routing T_15_16.sp4_h_r_40 <X> T_15_16.lc_trk_g3_0
 (15 12)  (777 268)  (777 268)  routing T_15_16.rgt_op_1 <X> T_15_16.lc_trk_g3_1
 (17 12)  (779 268)  (779 268)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (780 268)  (780 268)  routing T_15_16.rgt_op_1 <X> T_15_16.lc_trk_g3_1
 (25 12)  (787 268)  (787 268)  routing T_15_16.rgt_op_2 <X> T_15_16.lc_trk_g3_2
 (28 12)  (790 268)  (790 268)  routing T_15_16.lc_trk_g2_3 <X> T_15_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 268)  (791 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 268)  (794 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 268)  (795 268)  routing T_15_16.lc_trk_g3_0 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 268)  (796 268)  routing T_15_16.lc_trk_g3_0 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (41 12)  (803 268)  (803 268)  LC_6 Logic Functioning bit
 (43 12)  (805 268)  (805 268)  LC_6 Logic Functioning bit
 (46 12)  (808 268)  (808 268)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (51 12)  (813 268)  (813 268)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (814 268)  (814 268)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (3 13)  (765 269)  (765 269)  routing T_15_16.sp12_v_b_1 <X> T_15_16.sp12_h_r_1
 (14 13)  (776 269)  (776 269)  routing T_15_16.sp4_h_r_40 <X> T_15_16.lc_trk_g3_0
 (15 13)  (777 269)  (777 269)  routing T_15_16.sp4_h_r_40 <X> T_15_16.lc_trk_g3_0
 (16 13)  (778 269)  (778 269)  routing T_15_16.sp4_h_r_40 <X> T_15_16.lc_trk_g3_0
 (17 13)  (779 269)  (779 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 13)  (784 269)  (784 269)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (786 269)  (786 269)  routing T_15_16.rgt_op_2 <X> T_15_16.lc_trk_g3_2
 (30 13)  (792 269)  (792 269)  routing T_15_16.lc_trk_g2_3 <X> T_15_16.wire_logic_cluster/lc_6/in_1
 (41 13)  (803 269)  (803 269)  LC_6 Logic Functioning bit
 (43 13)  (805 269)  (805 269)  LC_6 Logic Functioning bit
 (51 13)  (813 269)  (813 269)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (4 14)  (766 270)  (766 270)  routing T_15_16.sp4_h_r_9 <X> T_15_16.sp4_v_t_44
 (11 14)  (773 270)  (773 270)  routing T_15_16.sp4_h_r_5 <X> T_15_16.sp4_v_t_46
 (13 14)  (775 270)  (775 270)  routing T_15_16.sp4_h_r_5 <X> T_15_16.sp4_v_t_46
 (14 14)  (776 270)  (776 270)  routing T_15_16.sp4_h_r_44 <X> T_15_16.lc_trk_g3_4
 (17 14)  (779 270)  (779 270)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (780 270)  (780 270)  routing T_15_16.wire_logic_cluster/lc_5/out <X> T_15_16.lc_trk_g3_5
 (21 14)  (783 270)  (783 270)  routing T_15_16.sp4_h_l_34 <X> T_15_16.lc_trk_g3_7
 (22 14)  (784 270)  (784 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (785 270)  (785 270)  routing T_15_16.sp4_h_l_34 <X> T_15_16.lc_trk_g3_7
 (24 14)  (786 270)  (786 270)  routing T_15_16.sp4_h_l_34 <X> T_15_16.lc_trk_g3_7
 (25 14)  (787 270)  (787 270)  routing T_15_16.rgt_op_6 <X> T_15_16.lc_trk_g3_6
 (26 14)  (788 270)  (788 270)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 270)  (789 270)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 270)  (790 270)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 270)  (791 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 270)  (792 270)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 270)  (793 270)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 270)  (794 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 270)  (795 270)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 270)  (796 270)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 270)  (798 270)  LC_7 Logic Functioning bit
 (38 14)  (800 270)  (800 270)  LC_7 Logic Functioning bit
 (41 14)  (803 270)  (803 270)  LC_7 Logic Functioning bit
 (43 14)  (805 270)  (805 270)  LC_7 Logic Functioning bit
 (45 14)  (807 270)  (807 270)  LC_7 Logic Functioning bit
 (50 14)  (812 270)  (812 270)  Cascade bit: LH_LC07_inmux02_5

 (5 15)  (767 271)  (767 271)  routing T_15_16.sp4_h_r_9 <X> T_15_16.sp4_v_t_44
 (12 15)  (774 271)  (774 271)  routing T_15_16.sp4_h_r_5 <X> T_15_16.sp4_v_t_46
 (14 15)  (776 271)  (776 271)  routing T_15_16.sp4_h_r_44 <X> T_15_16.lc_trk_g3_4
 (15 15)  (777 271)  (777 271)  routing T_15_16.sp4_h_r_44 <X> T_15_16.lc_trk_g3_4
 (16 15)  (778 271)  (778 271)  routing T_15_16.sp4_h_r_44 <X> T_15_16.lc_trk_g3_4
 (17 15)  (779 271)  (779 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (21 15)  (783 271)  (783 271)  routing T_15_16.sp4_h_l_34 <X> T_15_16.lc_trk_g3_7
 (22 15)  (784 271)  (784 271)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (786 271)  (786 271)  routing T_15_16.rgt_op_6 <X> T_15_16.lc_trk_g3_6
 (26 15)  (788 271)  (788 271)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 271)  (790 271)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 271)  (791 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 271)  (793 271)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 271)  (798 271)  LC_7 Logic Functioning bit
 (39 15)  (801 271)  (801 271)  LC_7 Logic Functioning bit
 (40 15)  (802 271)  (802 271)  LC_7 Logic Functioning bit
 (42 15)  (804 271)  (804 271)  LC_7 Logic Functioning bit
 (46 15)  (808 271)  (808 271)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_16_16

 (17 0)  (833 256)  (833 256)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (834 256)  (834 256)  routing T_16_16.wire_logic_cluster/lc_1/out <X> T_16_16.lc_trk_g0_1
 (27 0)  (843 256)  (843 256)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 256)  (844 256)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 256)  (845 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 256)  (846 256)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 256)  (848 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 256)  (849 256)  routing T_16_16.lc_trk_g3_0 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 256)  (850 256)  routing T_16_16.lc_trk_g3_0 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 256)  (852 256)  LC_0 Logic Functioning bit
 (41 0)  (857 256)  (857 256)  LC_0 Logic Functioning bit
 (43 0)  (859 256)  (859 256)  LC_0 Logic Functioning bit
 (45 0)  (861 256)  (861 256)  LC_0 Logic Functioning bit
 (47 0)  (863 256)  (863 256)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (48 0)  (864 256)  (864 256)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (52 0)  (868 256)  (868 256)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (28 1)  (844 257)  (844 257)  routing T_16_16.lc_trk_g2_0 <X> T_16_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 257)  (845 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 257)  (848 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (850 257)  (850 257)  routing T_16_16.lc_trk_g1_1 <X> T_16_16.input_2_0
 (36 1)  (852 257)  (852 257)  LC_0 Logic Functioning bit
 (40 1)  (856 257)  (856 257)  LC_0 Logic Functioning bit
 (42 1)  (858 257)  (858 257)  LC_0 Logic Functioning bit
 (47 1)  (863 257)  (863 257)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (867 257)  (867 257)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (53 1)  (869 257)  (869 257)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (816 258)  (816 258)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (1 2)  (817 258)  (817 258)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (2 2)  (818 258)  (818 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (820 258)  (820 258)  routing T_16_16.sp4_h_r_0 <X> T_16_16.sp4_v_t_37
 (8 2)  (824 258)  (824 258)  routing T_16_16.sp4_h_r_5 <X> T_16_16.sp4_h_l_36
 (10 2)  (826 258)  (826 258)  routing T_16_16.sp4_h_r_5 <X> T_16_16.sp4_h_l_36
 (15 2)  (831 258)  (831 258)  routing T_16_16.sp4_h_r_13 <X> T_16_16.lc_trk_g0_5
 (16 2)  (832 258)  (832 258)  routing T_16_16.sp4_h_r_13 <X> T_16_16.lc_trk_g0_5
 (17 2)  (833 258)  (833 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (834 258)  (834 258)  routing T_16_16.sp4_h_r_13 <X> T_16_16.lc_trk_g0_5
 (27 2)  (843 258)  (843 258)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 258)  (844 258)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 258)  (845 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 258)  (846 258)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 258)  (847 258)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 258)  (848 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 258)  (849 258)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 258)  (852 258)  LC_1 Logic Functioning bit
 (38 2)  (854 258)  (854 258)  LC_1 Logic Functioning bit
 (41 2)  (857 258)  (857 258)  LC_1 Logic Functioning bit
 (45 2)  (861 258)  (861 258)  LC_1 Logic Functioning bit
 (48 2)  (864 258)  (864 258)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (52 2)  (868 258)  (868 258)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (53 2)  (869 258)  (869 258)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (4 3)  (820 259)  (820 259)  routing T_16_16.sp4_h_r_4 <X> T_16_16.sp4_h_l_37
 (5 3)  (821 259)  (821 259)  routing T_16_16.sp4_h_r_0 <X> T_16_16.sp4_v_t_37
 (6 3)  (822 259)  (822 259)  routing T_16_16.sp4_h_r_4 <X> T_16_16.sp4_h_l_37
 (11 3)  (827 259)  (827 259)  routing T_16_16.sp4_h_r_2 <X> T_16_16.sp4_h_l_39
 (22 3)  (838 259)  (838 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (839 259)  (839 259)  routing T_16_16.sp4_h_r_6 <X> T_16_16.lc_trk_g0_6
 (24 3)  (840 259)  (840 259)  routing T_16_16.sp4_h_r_6 <X> T_16_16.lc_trk_g0_6
 (25 3)  (841 259)  (841 259)  routing T_16_16.sp4_h_r_6 <X> T_16_16.lc_trk_g0_6
 (29 3)  (845 259)  (845 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 259)  (846 259)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_1/in_1
 (32 3)  (848 259)  (848 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (849 259)  (849 259)  routing T_16_16.lc_trk_g3_0 <X> T_16_16.input_2_1
 (34 3)  (850 259)  (850 259)  routing T_16_16.lc_trk_g3_0 <X> T_16_16.input_2_1
 (36 3)  (852 259)  (852 259)  LC_1 Logic Functioning bit
 (39 3)  (855 259)  (855 259)  LC_1 Logic Functioning bit
 (40 3)  (856 259)  (856 259)  LC_1 Logic Functioning bit
 (46 3)  (862 259)  (862 259)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (47 3)  (863 259)  (863 259)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (864 259)  (864 259)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (867 259)  (867 259)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (17 4)  (833 260)  (833 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (22 4)  (838 260)  (838 260)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (840 260)  (840 260)  routing T_16_16.bot_op_3 <X> T_16_16.lc_trk_g1_3
 (26 4)  (842 260)  (842 260)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 260)  (843 260)  routing T_16_16.lc_trk_g1_4 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 260)  (845 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 260)  (846 260)  routing T_16_16.lc_trk_g1_4 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 260)  (847 260)  routing T_16_16.lc_trk_g0_5 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 260)  (848 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (852 260)  (852 260)  LC_2 Logic Functioning bit
 (38 4)  (854 260)  (854 260)  LC_2 Logic Functioning bit
 (42 4)  (858 260)  (858 260)  LC_2 Logic Functioning bit
 (43 4)  (859 260)  (859 260)  LC_2 Logic Functioning bit
 (45 4)  (861 260)  (861 260)  LC_2 Logic Functioning bit
 (18 5)  (834 261)  (834 261)  routing T_16_16.sp4_r_v_b_25 <X> T_16_16.lc_trk_g1_1
 (22 5)  (838 261)  (838 261)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (839 261)  (839 261)  routing T_16_16.sp12_h_r_10 <X> T_16_16.lc_trk_g1_2
 (26 5)  (842 261)  (842 261)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 261)  (845 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (848 261)  (848 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (849 261)  (849 261)  routing T_16_16.lc_trk_g2_2 <X> T_16_16.input_2_2
 (35 5)  (851 261)  (851 261)  routing T_16_16.lc_trk_g2_2 <X> T_16_16.input_2_2
 (42 5)  (858 261)  (858 261)  LC_2 Logic Functioning bit
 (43 5)  (859 261)  (859 261)  LC_2 Logic Functioning bit
 (8 6)  (824 262)  (824 262)  routing T_16_16.sp4_h_r_4 <X> T_16_16.sp4_h_l_41
 (11 6)  (827 262)  (827 262)  routing T_16_16.sp4_h_r_11 <X> T_16_16.sp4_v_t_40
 (13 6)  (829 262)  (829 262)  routing T_16_16.sp4_h_r_11 <X> T_16_16.sp4_v_t_40
 (14 6)  (830 262)  (830 262)  routing T_16_16.wire_logic_cluster/lc_4/out <X> T_16_16.lc_trk_g1_4
 (17 6)  (833 262)  (833 262)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (834 262)  (834 262)  routing T_16_16.wire_logic_cluster/lc_5/out <X> T_16_16.lc_trk_g1_5
 (25 6)  (841 262)  (841 262)  routing T_16_16.lft_op_6 <X> T_16_16.lc_trk_g1_6
 (28 6)  (844 262)  (844 262)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 262)  (845 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 262)  (846 262)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 262)  (848 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 262)  (849 262)  routing T_16_16.lc_trk_g2_0 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 262)  (852 262)  LC_3 Logic Functioning bit
 (37 6)  (853 262)  (853 262)  LC_3 Logic Functioning bit
 (38 6)  (854 262)  (854 262)  LC_3 Logic Functioning bit
 (39 6)  (855 262)  (855 262)  LC_3 Logic Functioning bit
 (40 6)  (856 262)  (856 262)  LC_3 Logic Functioning bit
 (41 6)  (857 262)  (857 262)  LC_3 Logic Functioning bit
 (42 6)  (858 262)  (858 262)  LC_3 Logic Functioning bit
 (43 6)  (859 262)  (859 262)  LC_3 Logic Functioning bit
 (12 7)  (828 263)  (828 263)  routing T_16_16.sp4_h_r_11 <X> T_16_16.sp4_v_t_40
 (17 7)  (833 263)  (833 263)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (838 263)  (838 263)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (840 263)  (840 263)  routing T_16_16.lft_op_6 <X> T_16_16.lc_trk_g1_6
 (29 7)  (845 263)  (845 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 263)  (846 263)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (36 7)  (852 263)  (852 263)  LC_3 Logic Functioning bit
 (38 7)  (854 263)  (854 263)  LC_3 Logic Functioning bit
 (40 7)  (856 263)  (856 263)  LC_3 Logic Functioning bit
 (41 7)  (857 263)  (857 263)  LC_3 Logic Functioning bit
 (42 7)  (858 263)  (858 263)  LC_3 Logic Functioning bit
 (43 7)  (859 263)  (859 263)  LC_3 Logic Functioning bit
 (51 7)  (867 263)  (867 263)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (869 263)  (869 263)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (830 264)  (830 264)  routing T_16_16.wire_logic_cluster/lc_0/out <X> T_16_16.lc_trk_g2_0
 (25 8)  (841 264)  (841 264)  routing T_16_16.wire_logic_cluster/lc_2/out <X> T_16_16.lc_trk_g2_2
 (26 8)  (842 264)  (842 264)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 264)  (843 264)  routing T_16_16.lc_trk_g1_4 <X> T_16_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 264)  (845 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 264)  (846 264)  routing T_16_16.lc_trk_g1_4 <X> T_16_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 264)  (847 264)  routing T_16_16.lc_trk_g0_5 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 264)  (848 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (852 264)  (852 264)  LC_4 Logic Functioning bit
 (41 8)  (857 264)  (857 264)  LC_4 Logic Functioning bit
 (43 8)  (859 264)  (859 264)  LC_4 Logic Functioning bit
 (45 8)  (861 264)  (861 264)  LC_4 Logic Functioning bit
 (4 9)  (820 265)  (820 265)  routing T_16_16.sp4_h_l_47 <X> T_16_16.sp4_h_r_6
 (6 9)  (822 265)  (822 265)  routing T_16_16.sp4_h_l_47 <X> T_16_16.sp4_h_r_6
 (17 9)  (833 265)  (833 265)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (838 265)  (838 265)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (842 265)  (842 265)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 265)  (845 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (848 265)  (848 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (850 265)  (850 265)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.input_2_4
 (35 9)  (851 265)  (851 265)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.input_2_4
 (37 9)  (853 265)  (853 265)  LC_4 Logic Functioning bit
 (41 9)  (857 265)  (857 265)  LC_4 Logic Functioning bit
 (43 9)  (859 265)  (859 265)  LC_4 Logic Functioning bit
 (11 10)  (827 266)  (827 266)  routing T_16_16.sp4_v_b_5 <X> T_16_16.sp4_v_t_45
 (14 10)  (830 266)  (830 266)  routing T_16_16.sp4_h_r_36 <X> T_16_16.lc_trk_g2_4
 (21 10)  (837 266)  (837 266)  routing T_16_16.wire_logic_cluster/lc_7/out <X> T_16_16.lc_trk_g2_7
 (22 10)  (838 266)  (838 266)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (841 266)  (841 266)  routing T_16_16.wire_logic_cluster/lc_6/out <X> T_16_16.lc_trk_g2_6
 (26 10)  (842 266)  (842 266)  routing T_16_16.lc_trk_g1_6 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (29 10)  (845 266)  (845 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 266)  (846 266)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 266)  (847 266)  routing T_16_16.lc_trk_g1_5 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 266)  (848 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 266)  (850 266)  routing T_16_16.lc_trk_g1_5 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 266)  (852 266)  LC_5 Logic Functioning bit
 (37 10)  (853 266)  (853 266)  LC_5 Logic Functioning bit
 (39 10)  (855 266)  (855 266)  LC_5 Logic Functioning bit
 (43 10)  (859 266)  (859 266)  LC_5 Logic Functioning bit
 (45 10)  (861 266)  (861 266)  LC_5 Logic Functioning bit
 (52 10)  (868 266)  (868 266)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (8 11)  (824 267)  (824 267)  routing T_16_16.sp4_h_l_42 <X> T_16_16.sp4_v_t_42
 (12 11)  (828 267)  (828 267)  routing T_16_16.sp4_v_b_5 <X> T_16_16.sp4_v_t_45
 (15 11)  (831 267)  (831 267)  routing T_16_16.sp4_h_r_36 <X> T_16_16.lc_trk_g2_4
 (16 11)  (832 267)  (832 267)  routing T_16_16.sp4_h_r_36 <X> T_16_16.lc_trk_g2_4
 (17 11)  (833 267)  (833 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (838 267)  (838 267)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (842 267)  (842 267)  routing T_16_16.lc_trk_g1_6 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 267)  (843 267)  routing T_16_16.lc_trk_g1_6 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 267)  (845 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 267)  (846 267)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_5/in_1
 (32 11)  (848 267)  (848 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (850 267)  (850 267)  routing T_16_16.lc_trk_g1_2 <X> T_16_16.input_2_5
 (35 11)  (851 267)  (851 267)  routing T_16_16.lc_trk_g1_2 <X> T_16_16.input_2_5
 (36 11)  (852 267)  (852 267)  LC_5 Logic Functioning bit
 (37 11)  (853 267)  (853 267)  LC_5 Logic Functioning bit
 (38 11)  (854 267)  (854 267)  LC_5 Logic Functioning bit
 (39 11)  (855 267)  (855 267)  LC_5 Logic Functioning bit
 (5 12)  (821 268)  (821 268)  routing T_16_16.sp4_v_t_44 <X> T_16_16.sp4_h_r_9
 (9 12)  (825 268)  (825 268)  routing T_16_16.sp4_v_t_47 <X> T_16_16.sp4_h_r_10
 (11 12)  (827 268)  (827 268)  routing T_16_16.sp4_v_t_38 <X> T_16_16.sp4_v_b_11
 (13 12)  (829 268)  (829 268)  routing T_16_16.sp4_v_t_38 <X> T_16_16.sp4_v_b_11
 (14 12)  (830 268)  (830 268)  routing T_16_16.bnl_op_0 <X> T_16_16.lc_trk_g3_0
 (26 12)  (842 268)  (842 268)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (843 268)  (843 268)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 268)  (844 268)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 268)  (845 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 268)  (846 268)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 268)  (848 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 268)  (849 268)  routing T_16_16.lc_trk_g3_0 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 268)  (850 268)  routing T_16_16.lc_trk_g3_0 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (851 268)  (851 268)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.input_2_6
 (36 12)  (852 268)  (852 268)  LC_6 Logic Functioning bit
 (41 12)  (857 268)  (857 268)  LC_6 Logic Functioning bit
 (43 12)  (859 268)  (859 268)  LC_6 Logic Functioning bit
 (45 12)  (861 268)  (861 268)  LC_6 Logic Functioning bit
 (51 12)  (867 268)  (867 268)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (868 268)  (868 268)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (3 13)  (819 269)  (819 269)  routing T_16_16.sp12_h_l_22 <X> T_16_16.sp12_h_r_1
 (14 13)  (830 269)  (830 269)  routing T_16_16.bnl_op_0 <X> T_16_16.lc_trk_g3_0
 (17 13)  (833 269)  (833 269)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (26 13)  (842 269)  (842 269)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 269)  (844 269)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 269)  (845 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 269)  (846 269)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_6/in_1
 (32 13)  (848 269)  (848 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (849 269)  (849 269)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.input_2_6
 (36 13)  (852 269)  (852 269)  LC_6 Logic Functioning bit
 (40 13)  (856 269)  (856 269)  LC_6 Logic Functioning bit
 (42 13)  (858 269)  (858 269)  LC_6 Logic Functioning bit
 (46 13)  (862 269)  (862 269)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (48 13)  (864 269)  (864 269)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (867 269)  (867 269)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (52 13)  (868 269)  (868 269)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (5 14)  (821 270)  (821 270)  routing T_16_16.sp4_v_b_9 <X> T_16_16.sp4_h_l_44
 (14 14)  (830 270)  (830 270)  routing T_16_16.sp4_h_r_36 <X> T_16_16.lc_trk_g3_4
 (21 14)  (837 270)  (837 270)  routing T_16_16.sp4_v_t_26 <X> T_16_16.lc_trk_g3_7
 (22 14)  (838 270)  (838 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (839 270)  (839 270)  routing T_16_16.sp4_v_t_26 <X> T_16_16.lc_trk_g3_7
 (26 14)  (842 270)  (842 270)  routing T_16_16.lc_trk_g1_6 <X> T_16_16.wire_logic_cluster/lc_7/in_0
 (29 14)  (845 270)  (845 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 270)  (846 270)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 270)  (848 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 270)  (849 270)  routing T_16_16.lc_trk_g2_2 <X> T_16_16.wire_logic_cluster/lc_7/in_3
 (35 14)  (851 270)  (851 270)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.input_2_7
 (36 14)  (852 270)  (852 270)  LC_7 Logic Functioning bit
 (37 14)  (853 270)  (853 270)  LC_7 Logic Functioning bit
 (38 14)  (854 270)  (854 270)  LC_7 Logic Functioning bit
 (42 14)  (858 270)  (858 270)  LC_7 Logic Functioning bit
 (45 14)  (861 270)  (861 270)  LC_7 Logic Functioning bit
 (12 15)  (828 271)  (828 271)  routing T_16_16.sp4_h_l_46 <X> T_16_16.sp4_v_t_46
 (15 15)  (831 271)  (831 271)  routing T_16_16.sp4_h_r_36 <X> T_16_16.lc_trk_g3_4
 (16 15)  (832 271)  (832 271)  routing T_16_16.sp4_h_r_36 <X> T_16_16.lc_trk_g3_4
 (17 15)  (833 271)  (833 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (21 15)  (837 271)  (837 271)  routing T_16_16.sp4_v_t_26 <X> T_16_16.lc_trk_g3_7
 (22 15)  (838 271)  (838 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (839 271)  (839 271)  routing T_16_16.sp4_h_r_30 <X> T_16_16.lc_trk_g3_6
 (24 15)  (840 271)  (840 271)  routing T_16_16.sp4_h_r_30 <X> T_16_16.lc_trk_g3_6
 (25 15)  (841 271)  (841 271)  routing T_16_16.sp4_h_r_30 <X> T_16_16.lc_trk_g3_6
 (26 15)  (842 271)  (842 271)  routing T_16_16.lc_trk_g1_6 <X> T_16_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (843 271)  (843 271)  routing T_16_16.lc_trk_g1_6 <X> T_16_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 271)  (845 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 271)  (846 271)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 271)  (847 271)  routing T_16_16.lc_trk_g2_2 <X> T_16_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 271)  (848 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (849 271)  (849 271)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.input_2_7
 (35 15)  (851 271)  (851 271)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.input_2_7
 (36 15)  (852 271)  (852 271)  LC_7 Logic Functioning bit
 (37 15)  (853 271)  (853 271)  LC_7 Logic Functioning bit
 (42 15)  (858 271)  (858 271)  LC_7 Logic Functioning bit
 (43 15)  (859 271)  (859 271)  LC_7 Logic Functioning bit
 (46 15)  (862 271)  (862 271)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_17_16

 (12 0)  (886 256)  (886 256)  routing T_17_16.sp4_v_t_39 <X> T_17_16.sp4_h_r_2
 (21 0)  (895 256)  (895 256)  routing T_17_16.sp4_h_r_19 <X> T_17_16.lc_trk_g0_3
 (22 0)  (896 256)  (896 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (897 256)  (897 256)  routing T_17_16.sp4_h_r_19 <X> T_17_16.lc_trk_g0_3
 (24 0)  (898 256)  (898 256)  routing T_17_16.sp4_h_r_19 <X> T_17_16.lc_trk_g0_3
 (26 0)  (900 256)  (900 256)  routing T_17_16.lc_trk_g1_7 <X> T_17_16.wire_logic_cluster/lc_0/in_0
 (29 0)  (903 256)  (903 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 256)  (906 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 256)  (907 256)  routing T_17_16.lc_trk_g3_0 <X> T_17_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 256)  (908 256)  routing T_17_16.lc_trk_g3_0 <X> T_17_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (909 256)  (909 256)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.input_2_0
 (36 0)  (910 256)  (910 256)  LC_0 Logic Functioning bit
 (37 0)  (911 256)  (911 256)  LC_0 Logic Functioning bit
 (39 0)  (913 256)  (913 256)  LC_0 Logic Functioning bit
 (43 0)  (917 256)  (917 256)  LC_0 Logic Functioning bit
 (45 0)  (919 256)  (919 256)  LC_0 Logic Functioning bit
 (53 0)  (927 256)  (927 256)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (8 1)  (882 257)  (882 257)  routing T_17_16.sp4_v_t_47 <X> T_17_16.sp4_v_b_1
 (10 1)  (884 257)  (884 257)  routing T_17_16.sp4_v_t_47 <X> T_17_16.sp4_v_b_1
 (21 1)  (895 257)  (895 257)  routing T_17_16.sp4_h_r_19 <X> T_17_16.lc_trk_g0_3
 (26 1)  (900 257)  (900 257)  routing T_17_16.lc_trk_g1_7 <X> T_17_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 257)  (901 257)  routing T_17_16.lc_trk_g1_7 <X> T_17_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 257)  (903 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 257)  (904 257)  routing T_17_16.lc_trk_g0_3 <X> T_17_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (906 257)  (906 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (907 257)  (907 257)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.input_2_0
 (34 1)  (908 257)  (908 257)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.input_2_0
 (35 1)  (909 257)  (909 257)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.input_2_0
 (36 1)  (910 257)  (910 257)  LC_0 Logic Functioning bit
 (37 1)  (911 257)  (911 257)  LC_0 Logic Functioning bit
 (38 1)  (912 257)  (912 257)  LC_0 Logic Functioning bit
 (39 1)  (913 257)  (913 257)  LC_0 Logic Functioning bit
 (0 2)  (874 258)  (874 258)  routing T_17_16.glb_netwk_6 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (1 2)  (875 258)  (875 258)  routing T_17_16.glb_netwk_6 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (2 2)  (876 258)  (876 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (888 258)  (888 258)  routing T_17_16.lft_op_4 <X> T_17_16.lc_trk_g0_4
 (26 2)  (900 258)  (900 258)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_1/in_0
 (28 2)  (902 258)  (902 258)  routing T_17_16.lc_trk_g2_4 <X> T_17_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 258)  (903 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 258)  (904 258)  routing T_17_16.lc_trk_g2_4 <X> T_17_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (905 258)  (905 258)  routing T_17_16.lc_trk_g2_6 <X> T_17_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 258)  (906 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 258)  (907 258)  routing T_17_16.lc_trk_g2_6 <X> T_17_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 258)  (910 258)  LC_1 Logic Functioning bit
 (37 2)  (911 258)  (911 258)  LC_1 Logic Functioning bit
 (38 2)  (912 258)  (912 258)  LC_1 Logic Functioning bit
 (39 2)  (913 258)  (913 258)  LC_1 Logic Functioning bit
 (41 2)  (915 258)  (915 258)  LC_1 Logic Functioning bit
 (43 2)  (917 258)  (917 258)  LC_1 Logic Functioning bit
 (15 3)  (889 259)  (889 259)  routing T_17_16.lft_op_4 <X> T_17_16.lc_trk_g0_4
 (17 3)  (891 259)  (891 259)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (26 3)  (900 259)  (900 259)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (901 259)  (901 259)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 259)  (903 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 259)  (905 259)  routing T_17_16.lc_trk_g2_6 <X> T_17_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (910 259)  (910 259)  LC_1 Logic Functioning bit
 (38 3)  (912 259)  (912 259)  LC_1 Logic Functioning bit
 (51 3)  (925 259)  (925 259)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (4 4)  (878 260)  (878 260)  routing T_17_16.sp4_h_l_38 <X> T_17_16.sp4_v_b_3
 (14 4)  (888 260)  (888 260)  routing T_17_16.lft_op_0 <X> T_17_16.lc_trk_g1_0
 (15 4)  (889 260)  (889 260)  routing T_17_16.lft_op_1 <X> T_17_16.lc_trk_g1_1
 (17 4)  (891 260)  (891 260)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (892 260)  (892 260)  routing T_17_16.lft_op_1 <X> T_17_16.lc_trk_g1_1
 (21 4)  (895 260)  (895 260)  routing T_17_16.lft_op_3 <X> T_17_16.lc_trk_g1_3
 (22 4)  (896 260)  (896 260)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (898 260)  (898 260)  routing T_17_16.lft_op_3 <X> T_17_16.lc_trk_g1_3
 (26 4)  (900 260)  (900 260)  routing T_17_16.lc_trk_g1_7 <X> T_17_16.wire_logic_cluster/lc_2/in_0
 (29 4)  (903 260)  (903 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 260)  (906 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 260)  (907 260)  routing T_17_16.lc_trk_g3_2 <X> T_17_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 260)  (908 260)  routing T_17_16.lc_trk_g3_2 <X> T_17_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (909 260)  (909 260)  routing T_17_16.lc_trk_g0_4 <X> T_17_16.input_2_2
 (36 4)  (910 260)  (910 260)  LC_2 Logic Functioning bit
 (37 4)  (911 260)  (911 260)  LC_2 Logic Functioning bit
 (39 4)  (913 260)  (913 260)  LC_2 Logic Functioning bit
 (43 4)  (917 260)  (917 260)  LC_2 Logic Functioning bit
 (45 4)  (919 260)  (919 260)  LC_2 Logic Functioning bit
 (5 5)  (879 261)  (879 261)  routing T_17_16.sp4_h_l_38 <X> T_17_16.sp4_v_b_3
 (15 5)  (889 261)  (889 261)  routing T_17_16.lft_op_0 <X> T_17_16.lc_trk_g1_0
 (17 5)  (891 261)  (891 261)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (26 5)  (900 261)  (900 261)  routing T_17_16.lc_trk_g1_7 <X> T_17_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 261)  (901 261)  routing T_17_16.lc_trk_g1_7 <X> T_17_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 261)  (903 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 261)  (904 261)  routing T_17_16.lc_trk_g0_3 <X> T_17_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 261)  (905 261)  routing T_17_16.lc_trk_g3_2 <X> T_17_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 261)  (906 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (910 261)  (910 261)  LC_2 Logic Functioning bit
 (37 5)  (911 261)  (911 261)  LC_2 Logic Functioning bit
 (38 5)  (912 261)  (912 261)  LC_2 Logic Functioning bit
 (39 5)  (913 261)  (913 261)  LC_2 Logic Functioning bit
 (53 5)  (927 261)  (927 261)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (16 6)  (890 262)  (890 262)  routing T_17_16.sp12_h_r_13 <X> T_17_16.lc_trk_g1_5
 (17 6)  (891 262)  (891 262)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (22 6)  (896 262)  (896 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (897 262)  (897 262)  routing T_17_16.sp4_h_r_7 <X> T_17_16.lc_trk_g1_7
 (24 6)  (898 262)  (898 262)  routing T_17_16.sp4_h_r_7 <X> T_17_16.lc_trk_g1_7
 (25 6)  (899 262)  (899 262)  routing T_17_16.lft_op_6 <X> T_17_16.lc_trk_g1_6
 (27 6)  (901 262)  (901 262)  routing T_17_16.lc_trk_g1_7 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 262)  (903 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 262)  (904 262)  routing T_17_16.lc_trk_g1_7 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 262)  (906 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 262)  (907 262)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 262)  (908 262)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 262)  (910 262)  LC_3 Logic Functioning bit
 (37 6)  (911 262)  (911 262)  LC_3 Logic Functioning bit
 (39 6)  (913 262)  (913 262)  LC_3 Logic Functioning bit
 (43 6)  (917 262)  (917 262)  LC_3 Logic Functioning bit
 (45 6)  (919 262)  (919 262)  LC_3 Logic Functioning bit
 (21 7)  (895 263)  (895 263)  routing T_17_16.sp4_h_r_7 <X> T_17_16.lc_trk_g1_7
 (22 7)  (896 263)  (896 263)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (898 263)  (898 263)  routing T_17_16.lft_op_6 <X> T_17_16.lc_trk_g1_6
 (26 7)  (900 263)  (900 263)  routing T_17_16.lc_trk_g0_3 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 263)  (903 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 263)  (904 263)  routing T_17_16.lc_trk_g1_7 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 263)  (905 263)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (906 263)  (906 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (907 263)  (907 263)  routing T_17_16.lc_trk_g2_3 <X> T_17_16.input_2_3
 (35 7)  (909 263)  (909 263)  routing T_17_16.lc_trk_g2_3 <X> T_17_16.input_2_3
 (36 7)  (910 263)  (910 263)  LC_3 Logic Functioning bit
 (37 7)  (911 263)  (911 263)  LC_3 Logic Functioning bit
 (38 7)  (912 263)  (912 263)  LC_3 Logic Functioning bit
 (39 7)  (913 263)  (913 263)  LC_3 Logic Functioning bit
 (51 7)  (925 263)  (925 263)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (9 8)  (883 264)  (883 264)  routing T_17_16.sp4_h_l_41 <X> T_17_16.sp4_h_r_7
 (10 8)  (884 264)  (884 264)  routing T_17_16.sp4_h_l_41 <X> T_17_16.sp4_h_r_7
 (21 8)  (895 264)  (895 264)  routing T_17_16.bnl_op_3 <X> T_17_16.lc_trk_g2_3
 (22 8)  (896 264)  (896 264)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (26 8)  (900 264)  (900 264)  routing T_17_16.lc_trk_g1_7 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (29 8)  (903 264)  (903 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 264)  (905 264)  routing T_17_16.lc_trk_g3_4 <X> T_17_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 264)  (906 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 264)  (907 264)  routing T_17_16.lc_trk_g3_4 <X> T_17_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 264)  (908 264)  routing T_17_16.lc_trk_g3_4 <X> T_17_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 264)  (910 264)  LC_4 Logic Functioning bit
 (37 8)  (911 264)  (911 264)  LC_4 Logic Functioning bit
 (38 8)  (912 264)  (912 264)  LC_4 Logic Functioning bit
 (42 8)  (916 264)  (916 264)  LC_4 Logic Functioning bit
 (45 8)  (919 264)  (919 264)  LC_4 Logic Functioning bit
 (53 8)  (927 264)  (927 264)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (4 9)  (878 265)  (878 265)  routing T_17_16.sp4_v_t_36 <X> T_17_16.sp4_h_r_6
 (11 9)  (885 265)  (885 265)  routing T_17_16.sp4_h_l_45 <X> T_17_16.sp4_h_r_8
 (14 9)  (888 265)  (888 265)  routing T_17_16.sp4_h_r_24 <X> T_17_16.lc_trk_g2_0
 (15 9)  (889 265)  (889 265)  routing T_17_16.sp4_h_r_24 <X> T_17_16.lc_trk_g2_0
 (16 9)  (890 265)  (890 265)  routing T_17_16.sp4_h_r_24 <X> T_17_16.lc_trk_g2_0
 (17 9)  (891 265)  (891 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (21 9)  (895 265)  (895 265)  routing T_17_16.bnl_op_3 <X> T_17_16.lc_trk_g2_3
 (26 9)  (900 265)  (900 265)  routing T_17_16.lc_trk_g1_7 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 265)  (901 265)  routing T_17_16.lc_trk_g1_7 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 265)  (903 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 265)  (904 265)  routing T_17_16.lc_trk_g0_3 <X> T_17_16.wire_logic_cluster/lc_4/in_1
 (32 9)  (906 265)  (906 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (907 265)  (907 265)  routing T_17_16.lc_trk_g3_1 <X> T_17_16.input_2_4
 (34 9)  (908 265)  (908 265)  routing T_17_16.lc_trk_g3_1 <X> T_17_16.input_2_4
 (36 9)  (910 265)  (910 265)  LC_4 Logic Functioning bit
 (37 9)  (911 265)  (911 265)  LC_4 Logic Functioning bit
 (42 9)  (916 265)  (916 265)  LC_4 Logic Functioning bit
 (43 9)  (917 265)  (917 265)  LC_4 Logic Functioning bit
 (53 9)  (927 265)  (927 265)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 10)  (888 266)  (888 266)  routing T_17_16.sp4_v_b_36 <X> T_17_16.lc_trk_g2_4
 (17 10)  (891 266)  (891 266)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (892 266)  (892 266)  routing T_17_16.wire_logic_cluster/lc_5/out <X> T_17_16.lc_trk_g2_5
 (27 10)  (901 266)  (901 266)  routing T_17_16.lc_trk_g1_5 <X> T_17_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 266)  (903 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 266)  (904 266)  routing T_17_16.lc_trk_g1_5 <X> T_17_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 266)  (906 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 266)  (907 266)  routing T_17_16.lc_trk_g2_0 <X> T_17_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (909 266)  (909 266)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.input_2_5
 (36 10)  (910 266)  (910 266)  LC_5 Logic Functioning bit
 (38 10)  (912 266)  (912 266)  LC_5 Logic Functioning bit
 (42 10)  (916 266)  (916 266)  LC_5 Logic Functioning bit
 (43 10)  (917 266)  (917 266)  LC_5 Logic Functioning bit
 (45 10)  (919 266)  (919 266)  LC_5 Logic Functioning bit
 (46 10)  (920 266)  (920 266)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (14 11)  (888 267)  (888 267)  routing T_17_16.sp4_v_b_36 <X> T_17_16.lc_trk_g2_4
 (16 11)  (890 267)  (890 267)  routing T_17_16.sp4_v_b_36 <X> T_17_16.lc_trk_g2_4
 (17 11)  (891 267)  (891 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (896 267)  (896 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (899 267)  (899 267)  routing T_17_16.sp4_r_v_b_38 <X> T_17_16.lc_trk_g2_6
 (26 11)  (900 267)  (900 267)  routing T_17_16.lc_trk_g0_3 <X> T_17_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 267)  (903 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (906 267)  (906 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (907 267)  (907 267)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.input_2_5
 (42 11)  (916 267)  (916 267)  LC_5 Logic Functioning bit
 (43 11)  (917 267)  (917 267)  LC_5 Logic Functioning bit
 (14 12)  (888 268)  (888 268)  routing T_17_16.wire_logic_cluster/lc_0/out <X> T_17_16.lc_trk_g3_0
 (17 12)  (891 268)  (891 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (895 268)  (895 268)  routing T_17_16.wire_logic_cluster/lc_3/out <X> T_17_16.lc_trk_g3_3
 (22 12)  (896 268)  (896 268)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (899 268)  (899 268)  routing T_17_16.wire_logic_cluster/lc_2/out <X> T_17_16.lc_trk_g3_2
 (27 12)  (901 268)  (901 268)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 268)  (903 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 268)  (904 268)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 268)  (906 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 268)  (908 268)  routing T_17_16.lc_trk_g1_0 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (37 12)  (911 268)  (911 268)  LC_6 Logic Functioning bit
 (39 12)  (913 268)  (913 268)  LC_6 Logic Functioning bit
 (41 12)  (915 268)  (915 268)  LC_6 Logic Functioning bit
 (43 12)  (917 268)  (917 268)  LC_6 Logic Functioning bit
 (17 13)  (891 269)  (891 269)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (18 13)  (892 269)  (892 269)  routing T_17_16.sp4_r_v_b_41 <X> T_17_16.lc_trk_g3_1
 (22 13)  (896 269)  (896 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (901 269)  (901 269)  routing T_17_16.lc_trk_g1_1 <X> T_17_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 269)  (903 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 269)  (904 269)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_6/in_1
 (36 13)  (910 269)  (910 269)  LC_6 Logic Functioning bit
 (38 13)  (912 269)  (912 269)  LC_6 Logic Functioning bit
 (5 14)  (879 270)  (879 270)  routing T_17_16.sp4_v_t_44 <X> T_17_16.sp4_h_l_44
 (6 14)  (880 270)  (880 270)  routing T_17_16.sp4_v_b_6 <X> T_17_16.sp4_v_t_44
 (8 14)  (882 270)  (882 270)  routing T_17_16.sp4_v_t_41 <X> T_17_16.sp4_h_l_47
 (9 14)  (883 270)  (883 270)  routing T_17_16.sp4_v_t_41 <X> T_17_16.sp4_h_l_47
 (10 14)  (884 270)  (884 270)  routing T_17_16.sp4_v_t_41 <X> T_17_16.sp4_h_l_47
 (12 14)  (886 270)  (886 270)  routing T_17_16.sp4_v_b_11 <X> T_17_16.sp4_h_l_46
 (16 14)  (890 270)  (890 270)  routing T_17_16.sp4_v_t_16 <X> T_17_16.lc_trk_g3_5
 (17 14)  (891 270)  (891 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (892 270)  (892 270)  routing T_17_16.sp4_v_t_16 <X> T_17_16.lc_trk_g3_5
 (22 14)  (896 270)  (896 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (897 270)  (897 270)  routing T_17_16.sp4_h_r_31 <X> T_17_16.lc_trk_g3_7
 (24 14)  (898 270)  (898 270)  routing T_17_16.sp4_h_r_31 <X> T_17_16.lc_trk_g3_7
 (27 14)  (901 270)  (901 270)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 270)  (902 270)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 270)  (903 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 270)  (904 270)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 270)  (906 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 270)  (908 270)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_7/in_3
 (37 14)  (911 270)  (911 270)  LC_7 Logic Functioning bit
 (41 14)  (915 270)  (915 270)  LC_7 Logic Functioning bit
 (42 14)  (916 270)  (916 270)  LC_7 Logic Functioning bit
 (43 14)  (917 270)  (917 270)  LC_7 Logic Functioning bit
 (50 14)  (924 270)  (924 270)  Cascade bit: LH_LC07_inmux02_5

 (5 15)  (879 271)  (879 271)  routing T_17_16.sp4_v_b_6 <X> T_17_16.sp4_v_t_44
 (6 15)  (880 271)  (880 271)  routing T_17_16.sp4_v_t_44 <X> T_17_16.sp4_h_l_44
 (14 15)  (888 271)  (888 271)  routing T_17_16.sp4_r_v_b_44 <X> T_17_16.lc_trk_g3_4
 (17 15)  (891 271)  (891 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (895 271)  (895 271)  routing T_17_16.sp4_h_r_31 <X> T_17_16.lc_trk_g3_7
 (31 15)  (905 271)  (905 271)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_7/in_3
 (37 15)  (911 271)  (911 271)  LC_7 Logic Functioning bit
 (41 15)  (915 271)  (915 271)  LC_7 Logic Functioning bit
 (42 15)  (916 271)  (916 271)  LC_7 Logic Functioning bit
 (43 15)  (917 271)  (917 271)  LC_7 Logic Functioning bit


LogicTile_18_16

 (11 0)  (939 256)  (939 256)  routing T_18_16.sp4_h_l_45 <X> T_18_16.sp4_v_b_2
 (13 0)  (941 256)  (941 256)  routing T_18_16.sp4_h_l_45 <X> T_18_16.sp4_v_b_2
 (17 0)  (945 256)  (945 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (26 0)  (954 256)  (954 256)  routing T_18_16.lc_trk_g2_4 <X> T_18_16.wire_logic_cluster/lc_0/in_0
 (28 0)  (956 256)  (956 256)  routing T_18_16.lc_trk_g2_1 <X> T_18_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 256)  (957 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 256)  (959 256)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 256)  (960 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 256)  (961 256)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 256)  (962 256)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 256)  (964 256)  LC_0 Logic Functioning bit
 (37 0)  (965 256)  (965 256)  LC_0 Logic Functioning bit
 (38 0)  (966 256)  (966 256)  LC_0 Logic Functioning bit
 (39 0)  (967 256)  (967 256)  LC_0 Logic Functioning bit
 (41 0)  (969 256)  (969 256)  LC_0 Logic Functioning bit
 (43 0)  (971 256)  (971 256)  LC_0 Logic Functioning bit
 (12 1)  (940 257)  (940 257)  routing T_18_16.sp4_h_l_45 <X> T_18_16.sp4_v_b_2
 (18 1)  (946 257)  (946 257)  routing T_18_16.sp4_r_v_b_34 <X> T_18_16.lc_trk_g0_1
 (28 1)  (956 257)  (956 257)  routing T_18_16.lc_trk_g2_4 <X> T_18_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 257)  (957 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (36 1)  (964 257)  (964 257)  LC_0 Logic Functioning bit
 (38 1)  (966 257)  (966 257)  LC_0 Logic Functioning bit
 (0 2)  (928 258)  (928 258)  routing T_18_16.glb_netwk_6 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (1 2)  (929 258)  (929 258)  routing T_18_16.glb_netwk_6 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (2 2)  (930 258)  (930 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (942 258)  (942 258)  routing T_18_16.sp4_h_l_1 <X> T_18_16.lc_trk_g0_4
 (15 2)  (943 258)  (943 258)  routing T_18_16.sp12_h_r_5 <X> T_18_16.lc_trk_g0_5
 (17 2)  (945 258)  (945 258)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (946 258)  (946 258)  routing T_18_16.sp12_h_r_5 <X> T_18_16.lc_trk_g0_5
 (25 2)  (953 258)  (953 258)  routing T_18_16.sp4_h_l_11 <X> T_18_16.lc_trk_g0_6
 (29 2)  (957 258)  (957 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 258)  (958 258)  routing T_18_16.lc_trk_g0_4 <X> T_18_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (959 258)  (959 258)  routing T_18_16.lc_trk_g2_4 <X> T_18_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 258)  (960 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 258)  (961 258)  routing T_18_16.lc_trk_g2_4 <X> T_18_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 258)  (964 258)  LC_1 Logic Functioning bit
 (37 2)  (965 258)  (965 258)  LC_1 Logic Functioning bit
 (38 2)  (966 258)  (966 258)  LC_1 Logic Functioning bit
 (41 2)  (969 258)  (969 258)  LC_1 Logic Functioning bit
 (42 2)  (970 258)  (970 258)  LC_1 Logic Functioning bit
 (43 2)  (971 258)  (971 258)  LC_1 Logic Functioning bit
 (50 2)  (978 258)  (978 258)  Cascade bit: LH_LC01_inmux02_5

 (10 3)  (938 259)  (938 259)  routing T_18_16.sp4_h_l_45 <X> T_18_16.sp4_v_t_36
 (15 3)  (943 259)  (943 259)  routing T_18_16.sp4_h_l_1 <X> T_18_16.lc_trk_g0_4
 (16 3)  (944 259)  (944 259)  routing T_18_16.sp4_h_l_1 <X> T_18_16.lc_trk_g0_4
 (17 3)  (945 259)  (945 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (946 259)  (946 259)  routing T_18_16.sp12_h_r_5 <X> T_18_16.lc_trk_g0_5
 (22 3)  (950 259)  (950 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (951 259)  (951 259)  routing T_18_16.sp4_h_l_11 <X> T_18_16.lc_trk_g0_6
 (24 3)  (952 259)  (952 259)  routing T_18_16.sp4_h_l_11 <X> T_18_16.lc_trk_g0_6
 (25 3)  (953 259)  (953 259)  routing T_18_16.sp4_h_l_11 <X> T_18_16.lc_trk_g0_6
 (26 3)  (954 259)  (954 259)  routing T_18_16.lc_trk_g3_2 <X> T_18_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 259)  (955 259)  routing T_18_16.lc_trk_g3_2 <X> T_18_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 259)  (956 259)  routing T_18_16.lc_trk_g3_2 <X> T_18_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 259)  (957 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (36 3)  (964 259)  (964 259)  LC_1 Logic Functioning bit
 (37 3)  (965 259)  (965 259)  LC_1 Logic Functioning bit
 (39 3)  (967 259)  (967 259)  LC_1 Logic Functioning bit
 (43 3)  (971 259)  (971 259)  LC_1 Logic Functioning bit
 (0 4)  (928 260)  (928 260)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_7/cen
 (1 4)  (929 260)  (929 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (13 4)  (941 260)  (941 260)  routing T_18_16.sp4_h_l_40 <X> T_18_16.sp4_v_b_5
 (26 4)  (954 260)  (954 260)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_2/in_0
 (28 4)  (956 260)  (956 260)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 260)  (957 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 260)  (958 260)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (959 260)  (959 260)  routing T_18_16.lc_trk_g1_4 <X> T_18_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 260)  (960 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 260)  (962 260)  routing T_18_16.lc_trk_g1_4 <X> T_18_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 260)  (964 260)  LC_2 Logic Functioning bit
 (37 4)  (965 260)  (965 260)  LC_2 Logic Functioning bit
 (39 4)  (967 260)  (967 260)  LC_2 Logic Functioning bit
 (41 4)  (969 260)  (969 260)  LC_2 Logic Functioning bit
 (43 4)  (971 260)  (971 260)  LC_2 Logic Functioning bit
 (50 4)  (978 260)  (978 260)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (928 261)  (928 261)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_7/cen
 (1 5)  (929 261)  (929 261)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_7/cen
 (4 5)  (932 261)  (932 261)  routing T_18_16.sp4_h_l_42 <X> T_18_16.sp4_h_r_3
 (6 5)  (934 261)  (934 261)  routing T_18_16.sp4_h_l_42 <X> T_18_16.sp4_h_r_3
 (9 5)  (937 261)  (937 261)  routing T_18_16.sp4_v_t_45 <X> T_18_16.sp4_v_b_4
 (10 5)  (938 261)  (938 261)  routing T_18_16.sp4_v_t_45 <X> T_18_16.sp4_v_b_4
 (12 5)  (940 261)  (940 261)  routing T_18_16.sp4_h_l_40 <X> T_18_16.sp4_v_b_5
 (26 5)  (954 261)  (954 261)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (955 261)  (955 261)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 261)  (956 261)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 261)  (957 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 261)  (958 261)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.wire_logic_cluster/lc_2/in_1
 (36 5)  (964 261)  (964 261)  LC_2 Logic Functioning bit
 (37 5)  (965 261)  (965 261)  LC_2 Logic Functioning bit
 (39 5)  (967 261)  (967 261)  LC_2 Logic Functioning bit
 (11 6)  (939 262)  (939 262)  routing T_18_16.sp4_h_r_11 <X> T_18_16.sp4_v_t_40
 (13 6)  (941 262)  (941 262)  routing T_18_16.sp4_h_r_11 <X> T_18_16.sp4_v_t_40
 (16 6)  (944 262)  (944 262)  routing T_18_16.sp12_h_r_13 <X> T_18_16.lc_trk_g1_5
 (17 6)  (945 262)  (945 262)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (26 6)  (954 262)  (954 262)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (955 262)  (955 262)  routing T_18_16.lc_trk_g3_5 <X> T_18_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 262)  (956 262)  routing T_18_16.lc_trk_g3_5 <X> T_18_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 262)  (957 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 262)  (958 262)  routing T_18_16.lc_trk_g3_5 <X> T_18_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 262)  (960 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 262)  (961 262)  routing T_18_16.lc_trk_g2_2 <X> T_18_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 262)  (964 262)  LC_3 Logic Functioning bit
 (39 6)  (967 262)  (967 262)  LC_3 Logic Functioning bit
 (43 6)  (971 262)  (971 262)  LC_3 Logic Functioning bit
 (50 6)  (978 262)  (978 262)  Cascade bit: LH_LC03_inmux02_5

 (12 7)  (940 263)  (940 263)  routing T_18_16.sp4_h_r_11 <X> T_18_16.sp4_v_t_40
 (16 7)  (944 263)  (944 263)  routing T_18_16.sp12_h_r_12 <X> T_18_16.lc_trk_g1_4
 (17 7)  (945 263)  (945 263)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (19 7)  (947 263)  (947 263)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (26 7)  (954 263)  (954 263)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 263)  (956 263)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 263)  (957 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 263)  (959 263)  routing T_18_16.lc_trk_g2_2 <X> T_18_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (964 263)  (964 263)  LC_3 Logic Functioning bit
 (37 7)  (965 263)  (965 263)  LC_3 Logic Functioning bit
 (38 7)  (966 263)  (966 263)  LC_3 Logic Functioning bit
 (42 7)  (970 263)  (970 263)  LC_3 Logic Functioning bit
 (43 7)  (971 263)  (971 263)  LC_3 Logic Functioning bit
 (2 8)  (930 264)  (930 264)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (5 8)  (933 264)  (933 264)  routing T_18_16.sp4_h_l_38 <X> T_18_16.sp4_h_r_6
 (11 8)  (939 264)  (939 264)  routing T_18_16.sp4_v_t_37 <X> T_18_16.sp4_v_b_8
 (13 8)  (941 264)  (941 264)  routing T_18_16.sp4_v_t_37 <X> T_18_16.sp4_v_b_8
 (15 8)  (943 264)  (943 264)  routing T_18_16.sp4_h_r_33 <X> T_18_16.lc_trk_g2_1
 (16 8)  (944 264)  (944 264)  routing T_18_16.sp4_h_r_33 <X> T_18_16.lc_trk_g2_1
 (17 8)  (945 264)  (945 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (946 264)  (946 264)  routing T_18_16.sp4_h_r_33 <X> T_18_16.lc_trk_g2_1
 (21 8)  (949 264)  (949 264)  routing T_18_16.sp4_v_t_22 <X> T_18_16.lc_trk_g2_3
 (22 8)  (950 264)  (950 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (951 264)  (951 264)  routing T_18_16.sp4_v_t_22 <X> T_18_16.lc_trk_g2_3
 (31 8)  (959 264)  (959 264)  routing T_18_16.lc_trk_g3_6 <X> T_18_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 264)  (960 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 264)  (961 264)  routing T_18_16.lc_trk_g3_6 <X> T_18_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 264)  (962 264)  routing T_18_16.lc_trk_g3_6 <X> T_18_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 264)  (964 264)  LC_4 Logic Functioning bit
 (37 8)  (965 264)  (965 264)  LC_4 Logic Functioning bit
 (38 8)  (966 264)  (966 264)  LC_4 Logic Functioning bit
 (42 8)  (970 264)  (970 264)  LC_4 Logic Functioning bit
 (45 8)  (973 264)  (973 264)  LC_4 Logic Functioning bit
 (48 8)  (976 264)  (976 264)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (978 264)  (978 264)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (979 264)  (979 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (4 9)  (932 265)  (932 265)  routing T_18_16.sp4_h_l_38 <X> T_18_16.sp4_h_r_6
 (21 9)  (949 265)  (949 265)  routing T_18_16.sp4_v_t_22 <X> T_18_16.lc_trk_g2_3
 (22 9)  (950 265)  (950 265)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (951 265)  (951 265)  routing T_18_16.sp12_v_t_9 <X> T_18_16.lc_trk_g2_2
 (27 9)  (955 265)  (955 265)  routing T_18_16.lc_trk_g3_1 <X> T_18_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 265)  (956 265)  routing T_18_16.lc_trk_g3_1 <X> T_18_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 265)  (957 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 265)  (959 265)  routing T_18_16.lc_trk_g3_6 <X> T_18_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (964 265)  (964 265)  LC_4 Logic Functioning bit
 (37 9)  (965 265)  (965 265)  LC_4 Logic Functioning bit
 (39 9)  (967 265)  (967 265)  LC_4 Logic Functioning bit
 (43 9)  (971 265)  (971 265)  LC_4 Logic Functioning bit
 (46 9)  (974 265)  (974 265)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (53 9)  (981 265)  (981 265)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 10)  (942 266)  (942 266)  routing T_18_16.sp4_h_r_36 <X> T_18_16.lc_trk_g2_4
 (21 10)  (949 266)  (949 266)  routing T_18_16.sp4_v_t_26 <X> T_18_16.lc_trk_g2_7
 (22 10)  (950 266)  (950 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (951 266)  (951 266)  routing T_18_16.sp4_v_t_26 <X> T_18_16.lc_trk_g2_7
 (25 10)  (953 266)  (953 266)  routing T_18_16.sp4_h_r_38 <X> T_18_16.lc_trk_g2_6
 (28 10)  (956 266)  (956 266)  routing T_18_16.lc_trk_g2_6 <X> T_18_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 266)  (957 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 266)  (958 266)  routing T_18_16.lc_trk_g2_6 <X> T_18_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 266)  (959 266)  routing T_18_16.lc_trk_g2_4 <X> T_18_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 266)  (960 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 266)  (961 266)  routing T_18_16.lc_trk_g2_4 <X> T_18_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 266)  (964 266)  LC_5 Logic Functioning bit
 (38 10)  (966 266)  (966 266)  LC_5 Logic Functioning bit
 (41 10)  (969 266)  (969 266)  LC_5 Logic Functioning bit
 (43 10)  (971 266)  (971 266)  LC_5 Logic Functioning bit
 (4 11)  (932 267)  (932 267)  routing T_18_16.sp4_v_b_1 <X> T_18_16.sp4_h_l_43
 (15 11)  (943 267)  (943 267)  routing T_18_16.sp4_h_r_36 <X> T_18_16.lc_trk_g2_4
 (16 11)  (944 267)  (944 267)  routing T_18_16.sp4_h_r_36 <X> T_18_16.lc_trk_g2_4
 (17 11)  (945 267)  (945 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (21 11)  (949 267)  (949 267)  routing T_18_16.sp4_v_t_26 <X> T_18_16.lc_trk_g2_7
 (22 11)  (950 267)  (950 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (951 267)  (951 267)  routing T_18_16.sp4_h_r_38 <X> T_18_16.lc_trk_g2_6
 (24 11)  (952 267)  (952 267)  routing T_18_16.sp4_h_r_38 <X> T_18_16.lc_trk_g2_6
 (29 11)  (957 267)  (957 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 267)  (958 267)  routing T_18_16.lc_trk_g2_6 <X> T_18_16.wire_logic_cluster/lc_5/in_1
 (37 11)  (965 267)  (965 267)  LC_5 Logic Functioning bit
 (39 11)  (967 267)  (967 267)  LC_5 Logic Functioning bit
 (41 11)  (969 267)  (969 267)  LC_5 Logic Functioning bit
 (43 11)  (971 267)  (971 267)  LC_5 Logic Functioning bit
 (11 12)  (939 268)  (939 268)  routing T_18_16.sp4_v_t_38 <X> T_18_16.sp4_v_b_11
 (13 12)  (941 268)  (941 268)  routing T_18_16.sp4_v_t_38 <X> T_18_16.sp4_v_b_11
 (16 12)  (944 268)  (944 268)  routing T_18_16.sp4_v_b_33 <X> T_18_16.lc_trk_g3_1
 (17 12)  (945 268)  (945 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (946 268)  (946 268)  routing T_18_16.sp4_v_b_33 <X> T_18_16.lc_trk_g3_1
 (22 12)  (950 268)  (950 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (29 12)  (957 268)  (957 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 268)  (958 268)  routing T_18_16.lc_trk_g0_5 <X> T_18_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 268)  (960 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 268)  (961 268)  routing T_18_16.lc_trk_g3_2 <X> T_18_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 268)  (962 268)  routing T_18_16.lc_trk_g3_2 <X> T_18_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 268)  (964 268)  LC_6 Logic Functioning bit
 (38 12)  (966 268)  (966 268)  LC_6 Logic Functioning bit
 (42 12)  (970 268)  (970 268)  LC_6 Logic Functioning bit
 (43 12)  (971 268)  (971 268)  LC_6 Logic Functioning bit
 (50 12)  (978 268)  (978 268)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (946 269)  (946 269)  routing T_18_16.sp4_v_b_33 <X> T_18_16.lc_trk_g3_1
 (22 13)  (950 269)  (950 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (951 269)  (951 269)  routing T_18_16.sp4_h_l_15 <X> T_18_16.lc_trk_g3_2
 (24 13)  (952 269)  (952 269)  routing T_18_16.sp4_h_l_15 <X> T_18_16.lc_trk_g3_2
 (25 13)  (953 269)  (953 269)  routing T_18_16.sp4_h_l_15 <X> T_18_16.lc_trk_g3_2
 (31 13)  (959 269)  (959 269)  routing T_18_16.lc_trk_g3_2 <X> T_18_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (964 269)  (964 269)  LC_6 Logic Functioning bit
 (38 13)  (966 269)  (966 269)  LC_6 Logic Functioning bit
 (42 13)  (970 269)  (970 269)  LC_6 Logic Functioning bit
 (43 13)  (971 269)  (971 269)  LC_6 Logic Functioning bit
 (53 13)  (981 269)  (981 269)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (1 14)  (929 270)  (929 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (942 270)  (942 270)  routing T_18_16.sp4_v_b_36 <X> T_18_16.lc_trk_g3_4
 (17 14)  (945 270)  (945 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (949 270)  (949 270)  routing T_18_16.wire_logic_cluster/lc_7/out <X> T_18_16.lc_trk_g3_7
 (22 14)  (950 270)  (950 270)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (31 14)  (959 270)  (959 270)  routing T_18_16.lc_trk_g0_6 <X> T_18_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 270)  (960 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (964 270)  (964 270)  LC_7 Logic Functioning bit
 (37 14)  (965 270)  (965 270)  LC_7 Logic Functioning bit
 (38 14)  (966 270)  (966 270)  LC_7 Logic Functioning bit
 (42 14)  (970 270)  (970 270)  LC_7 Logic Functioning bit
 (0 15)  (928 271)  (928 271)  routing T_18_16.lc_trk_g1_5 <X> T_18_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (929 271)  (929 271)  routing T_18_16.lc_trk_g1_5 <X> T_18_16.wire_logic_cluster/lc_7/s_r
 (5 15)  (933 271)  (933 271)  routing T_18_16.sp4_h_l_44 <X> T_18_16.sp4_v_t_44
 (8 15)  (936 271)  (936 271)  routing T_18_16.sp4_h_l_47 <X> T_18_16.sp4_v_t_47
 (14 15)  (942 271)  (942 271)  routing T_18_16.sp4_v_b_36 <X> T_18_16.lc_trk_g3_4
 (16 15)  (944 271)  (944 271)  routing T_18_16.sp4_v_b_36 <X> T_18_16.lc_trk_g3_4
 (17 15)  (945 271)  (945 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (946 271)  (946 271)  routing T_18_16.sp4_r_v_b_45 <X> T_18_16.lc_trk_g3_5
 (22 15)  (950 271)  (950 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (954 271)  (954 271)  routing T_18_16.lc_trk_g3_2 <X> T_18_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (955 271)  (955 271)  routing T_18_16.lc_trk_g3_2 <X> T_18_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 271)  (956 271)  routing T_18_16.lc_trk_g3_2 <X> T_18_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 271)  (957 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (959 271)  (959 271)  routing T_18_16.lc_trk_g0_6 <X> T_18_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (960 271)  (960 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (961 271)  (961 271)  routing T_18_16.lc_trk_g2_3 <X> T_18_16.input_2_7
 (35 15)  (963 271)  (963 271)  routing T_18_16.lc_trk_g2_3 <X> T_18_16.input_2_7
 (36 15)  (964 271)  (964 271)  LC_7 Logic Functioning bit
 (37 15)  (965 271)  (965 271)  LC_7 Logic Functioning bit
 (39 15)  (967 271)  (967 271)  LC_7 Logic Functioning bit
 (43 15)  (971 271)  (971 271)  LC_7 Logic Functioning bit


LogicTile_19_16

 (5 0)  (987 256)  (987 256)  routing T_19_16.sp4_v_b_6 <X> T_19_16.sp4_h_r_0
 (8 0)  (990 256)  (990 256)  routing T_19_16.sp4_v_b_1 <X> T_19_16.sp4_h_r_1
 (9 0)  (991 256)  (991 256)  routing T_19_16.sp4_v_b_1 <X> T_19_16.sp4_h_r_1
 (15 0)  (997 256)  (997 256)  routing T_19_16.bot_op_1 <X> T_19_16.lc_trk_g0_1
 (17 0)  (999 256)  (999 256)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (27 0)  (1009 256)  (1009 256)  routing T_19_16.lc_trk_g3_0 <X> T_19_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 256)  (1010 256)  routing T_19_16.lc_trk_g3_0 <X> T_19_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 256)  (1011 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 256)  (1014 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 256)  (1015 256)  routing T_19_16.lc_trk_g2_3 <X> T_19_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 256)  (1018 256)  LC_0 Logic Functioning bit
 (37 0)  (1019 256)  (1019 256)  LC_0 Logic Functioning bit
 (38 0)  (1020 256)  (1020 256)  LC_0 Logic Functioning bit
 (39 0)  (1021 256)  (1021 256)  LC_0 Logic Functioning bit
 (51 0)  (1033 256)  (1033 256)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (4 1)  (986 257)  (986 257)  routing T_19_16.sp4_v_b_6 <X> T_19_16.sp4_h_r_0
 (6 1)  (988 257)  (988 257)  routing T_19_16.sp4_v_b_6 <X> T_19_16.sp4_h_r_0
 (11 1)  (993 257)  (993 257)  routing T_19_16.sp4_h_l_43 <X> T_19_16.sp4_h_r_2
 (13 1)  (995 257)  (995 257)  routing T_19_16.sp4_h_l_43 <X> T_19_16.sp4_h_r_2
 (26 1)  (1008 257)  (1008 257)  routing T_19_16.lc_trk_g2_2 <X> T_19_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 257)  (1010 257)  routing T_19_16.lc_trk_g2_2 <X> T_19_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 257)  (1011 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 257)  (1013 257)  routing T_19_16.lc_trk_g2_3 <X> T_19_16.wire_logic_cluster/lc_0/in_3
 (36 1)  (1018 257)  (1018 257)  LC_0 Logic Functioning bit
 (37 1)  (1019 257)  (1019 257)  LC_0 Logic Functioning bit
 (38 1)  (1020 257)  (1020 257)  LC_0 Logic Functioning bit
 (39 1)  (1021 257)  (1021 257)  LC_0 Logic Functioning bit
 (40 1)  (1022 257)  (1022 257)  LC_0 Logic Functioning bit
 (41 1)  (1023 257)  (1023 257)  LC_0 Logic Functioning bit
 (42 1)  (1024 257)  (1024 257)  LC_0 Logic Functioning bit
 (43 1)  (1025 257)  (1025 257)  LC_0 Logic Functioning bit
 (0 2)  (982 258)  (982 258)  routing T_19_16.glb_netwk_6 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (1 2)  (983 258)  (983 258)  routing T_19_16.glb_netwk_6 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (2 2)  (984 258)  (984 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (28 2)  (1010 258)  (1010 258)  routing T_19_16.lc_trk_g2_0 <X> T_19_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 258)  (1011 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 258)  (1014 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 258)  (1015 258)  routing T_19_16.lc_trk_g3_1 <X> T_19_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 258)  (1016 258)  routing T_19_16.lc_trk_g3_1 <X> T_19_16.wire_logic_cluster/lc_1/in_3
 (37 2)  (1019 258)  (1019 258)  LC_1 Logic Functioning bit
 (39 2)  (1021 258)  (1021 258)  LC_1 Logic Functioning bit
 (45 2)  (1027 258)  (1027 258)  LC_1 Logic Functioning bit
 (52 2)  (1034 258)  (1034 258)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (10 3)  (992 259)  (992 259)  routing T_19_16.sp4_h_l_45 <X> T_19_16.sp4_v_t_36
 (29 3)  (1011 259)  (1011 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (1014 259)  (1014 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (1016 259)  (1016 259)  routing T_19_16.lc_trk_g1_2 <X> T_19_16.input_2_1
 (35 3)  (1017 259)  (1017 259)  routing T_19_16.lc_trk_g1_2 <X> T_19_16.input_2_1
 (36 3)  (1018 259)  (1018 259)  LC_1 Logic Functioning bit
 (37 3)  (1019 259)  (1019 259)  LC_1 Logic Functioning bit
 (39 3)  (1021 259)  (1021 259)  LC_1 Logic Functioning bit
 (43 3)  (1025 259)  (1025 259)  LC_1 Logic Functioning bit
 (52 3)  (1034 259)  (1034 259)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (16 4)  (998 260)  (998 260)  routing T_19_16.sp4_v_b_1 <X> T_19_16.lc_trk_g1_1
 (17 4)  (999 260)  (999 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (1000 260)  (1000 260)  routing T_19_16.sp4_v_b_1 <X> T_19_16.lc_trk_g1_1
 (25 4)  (1007 260)  (1007 260)  routing T_19_16.sp4_h_r_10 <X> T_19_16.lc_trk_g1_2
 (26 4)  (1008 260)  (1008 260)  routing T_19_16.lc_trk_g3_7 <X> T_19_16.wire_logic_cluster/lc_2/in_0
 (32 4)  (1014 260)  (1014 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 260)  (1015 260)  routing T_19_16.lc_trk_g3_2 <X> T_19_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 260)  (1016 260)  routing T_19_16.lc_trk_g3_2 <X> T_19_16.wire_logic_cluster/lc_2/in_3
 (37 4)  (1019 260)  (1019 260)  LC_2 Logic Functioning bit
 (39 4)  (1021 260)  (1021 260)  LC_2 Logic Functioning bit
 (52 4)  (1034 260)  (1034 260)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (6 5)  (988 261)  (988 261)  routing T_19_16.sp4_h_l_38 <X> T_19_16.sp4_h_r_3
 (22 5)  (1004 261)  (1004 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (1005 261)  (1005 261)  routing T_19_16.sp4_h_r_10 <X> T_19_16.lc_trk_g1_2
 (24 5)  (1006 261)  (1006 261)  routing T_19_16.sp4_h_r_10 <X> T_19_16.lc_trk_g1_2
 (26 5)  (1008 261)  (1008 261)  routing T_19_16.lc_trk_g3_7 <X> T_19_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (1009 261)  (1009 261)  routing T_19_16.lc_trk_g3_7 <X> T_19_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 261)  (1010 261)  routing T_19_16.lc_trk_g3_7 <X> T_19_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 261)  (1011 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 261)  (1013 261)  routing T_19_16.lc_trk_g3_2 <X> T_19_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (1018 261)  (1018 261)  LC_2 Logic Functioning bit
 (38 5)  (1020 261)  (1020 261)  LC_2 Logic Functioning bit
 (53 5)  (1035 261)  (1035 261)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (16 6)  (998 262)  (998 262)  routing T_19_16.sp4_v_b_13 <X> T_19_16.lc_trk_g1_5
 (17 6)  (999 262)  (999 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1000 262)  (1000 262)  routing T_19_16.sp4_v_b_13 <X> T_19_16.lc_trk_g1_5
 (22 6)  (1004 262)  (1004 262)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (1006 262)  (1006 262)  routing T_19_16.bot_op_7 <X> T_19_16.lc_trk_g1_7
 (27 6)  (1009 262)  (1009 262)  routing T_19_16.lc_trk_g1_1 <X> T_19_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 262)  (1011 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 262)  (1013 262)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 262)  (1014 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 262)  (1016 262)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 262)  (1018 262)  LC_3 Logic Functioning bit
 (38 6)  (1020 262)  (1020 262)  LC_3 Logic Functioning bit
 (46 6)  (1028 262)  (1028 262)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (1029 262)  (1029 262)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (48 6)  (1030 262)  (1030 262)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (52 6)  (1034 262)  (1034 262)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (53 6)  (1035 262)  (1035 262)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (8 7)  (990 263)  (990 263)  routing T_19_16.sp4_v_b_1 <X> T_19_16.sp4_v_t_41
 (10 7)  (992 263)  (992 263)  routing T_19_16.sp4_v_b_1 <X> T_19_16.sp4_v_t_41
 (11 7)  (993 263)  (993 263)  routing T_19_16.sp4_h_r_5 <X> T_19_16.sp4_h_l_40
 (16 7)  (998 263)  (998 263)  routing T_19_16.sp12_h_r_12 <X> T_19_16.lc_trk_g1_4
 (17 7)  (999 263)  (999 263)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (18 7)  (1000 263)  (1000 263)  routing T_19_16.sp4_v_b_13 <X> T_19_16.lc_trk_g1_5
 (31 7)  (1013 263)  (1013 263)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (1018 263)  (1018 263)  LC_3 Logic Functioning bit
 (38 7)  (1020 263)  (1020 263)  LC_3 Logic Functioning bit
 (14 8)  (996 264)  (996 264)  routing T_19_16.sp4_h_l_21 <X> T_19_16.lc_trk_g2_0
 (22 8)  (1004 264)  (1004 264)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (1005 264)  (1005 264)  routing T_19_16.sp12_v_b_11 <X> T_19_16.lc_trk_g2_3
 (25 8)  (1007 264)  (1007 264)  routing T_19_16.sp4_h_r_34 <X> T_19_16.lc_trk_g2_2
 (27 8)  (1009 264)  (1009 264)  routing T_19_16.lc_trk_g1_4 <X> T_19_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 264)  (1011 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 264)  (1012 264)  routing T_19_16.lc_trk_g1_4 <X> T_19_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 264)  (1013 264)  routing T_19_16.lc_trk_g3_4 <X> T_19_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 264)  (1014 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 264)  (1015 264)  routing T_19_16.lc_trk_g3_4 <X> T_19_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 264)  (1016 264)  routing T_19_16.lc_trk_g3_4 <X> T_19_16.wire_logic_cluster/lc_4/in_3
 (41 8)  (1023 264)  (1023 264)  LC_4 Logic Functioning bit
 (43 8)  (1025 264)  (1025 264)  LC_4 Logic Functioning bit
 (8 9)  (990 265)  (990 265)  routing T_19_16.sp4_h_l_36 <X> T_19_16.sp4_v_b_7
 (9 9)  (991 265)  (991 265)  routing T_19_16.sp4_h_l_36 <X> T_19_16.sp4_v_b_7
 (10 9)  (992 265)  (992 265)  routing T_19_16.sp4_h_l_36 <X> T_19_16.sp4_v_b_7
 (12 9)  (994 265)  (994 265)  routing T_19_16.sp4_h_r_8 <X> T_19_16.sp4_v_b_8
 (15 9)  (997 265)  (997 265)  routing T_19_16.sp4_h_l_21 <X> T_19_16.lc_trk_g2_0
 (16 9)  (998 265)  (998 265)  routing T_19_16.sp4_h_l_21 <X> T_19_16.lc_trk_g2_0
 (17 9)  (999 265)  (999 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (1004 265)  (1004 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1005 265)  (1005 265)  routing T_19_16.sp4_h_r_34 <X> T_19_16.lc_trk_g2_2
 (24 9)  (1006 265)  (1006 265)  routing T_19_16.sp4_h_r_34 <X> T_19_16.lc_trk_g2_2
 (41 9)  (1023 265)  (1023 265)  LC_4 Logic Functioning bit
 (43 9)  (1025 265)  (1025 265)  LC_4 Logic Functioning bit
 (51 9)  (1033 265)  (1033 265)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (6 10)  (988 266)  (988 266)  routing T_19_16.sp4_h_l_36 <X> T_19_16.sp4_v_t_43
 (11 10)  (993 266)  (993 266)  routing T_19_16.sp4_h_r_2 <X> T_19_16.sp4_v_t_45
 (13 10)  (995 266)  (995 266)  routing T_19_16.sp4_h_r_2 <X> T_19_16.sp4_v_t_45
 (22 10)  (1004 266)  (1004 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (1008 266)  (1008 266)  routing T_19_16.lc_trk_g3_4 <X> T_19_16.wire_logic_cluster/lc_5/in_0
 (31 10)  (1013 266)  (1013 266)  routing T_19_16.lc_trk_g2_6 <X> T_19_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 266)  (1014 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 266)  (1015 266)  routing T_19_16.lc_trk_g2_6 <X> T_19_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 266)  (1018 266)  LC_5 Logic Functioning bit
 (38 10)  (1020 266)  (1020 266)  LC_5 Logic Functioning bit
 (52 10)  (1034 266)  (1034 266)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (8 11)  (990 267)  (990 267)  routing T_19_16.sp4_v_b_4 <X> T_19_16.sp4_v_t_42
 (10 11)  (992 267)  (992 267)  routing T_19_16.sp4_v_b_4 <X> T_19_16.sp4_v_t_42
 (11 11)  (993 267)  (993 267)  routing T_19_16.sp4_h_r_0 <X> T_19_16.sp4_h_l_45
 (12 11)  (994 267)  (994 267)  routing T_19_16.sp4_h_r_2 <X> T_19_16.sp4_v_t_45
 (13 11)  (995 267)  (995 267)  routing T_19_16.sp4_h_r_0 <X> T_19_16.sp4_h_l_45
 (22 11)  (1004 267)  (1004 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (1005 267)  (1005 267)  routing T_19_16.sp4_h_r_30 <X> T_19_16.lc_trk_g2_6
 (24 11)  (1006 267)  (1006 267)  routing T_19_16.sp4_h_r_30 <X> T_19_16.lc_trk_g2_6
 (25 11)  (1007 267)  (1007 267)  routing T_19_16.sp4_h_r_30 <X> T_19_16.lc_trk_g2_6
 (27 11)  (1009 267)  (1009 267)  routing T_19_16.lc_trk_g3_4 <X> T_19_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 267)  (1010 267)  routing T_19_16.lc_trk_g3_4 <X> T_19_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 267)  (1011 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (1013 267)  (1013 267)  routing T_19_16.lc_trk_g2_6 <X> T_19_16.wire_logic_cluster/lc_5/in_3
 (37 11)  (1019 267)  (1019 267)  LC_5 Logic Functioning bit
 (39 11)  (1021 267)  (1021 267)  LC_5 Logic Functioning bit
 (4 12)  (986 268)  (986 268)  routing T_19_16.sp4_v_t_44 <X> T_19_16.sp4_v_b_9
 (8 12)  (990 268)  (990 268)  routing T_19_16.sp4_v_b_4 <X> T_19_16.sp4_h_r_10
 (9 12)  (991 268)  (991 268)  routing T_19_16.sp4_v_b_4 <X> T_19_16.sp4_h_r_10
 (10 12)  (992 268)  (992 268)  routing T_19_16.sp4_v_b_4 <X> T_19_16.sp4_h_r_10
 (12 12)  (994 268)  (994 268)  routing T_19_16.sp4_v_b_11 <X> T_19_16.sp4_h_r_11
 (17 12)  (999 268)  (999 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1000 268)  (1000 268)  routing T_19_16.wire_logic_cluster/lc_1/out <X> T_19_16.lc_trk_g3_1
 (22 12)  (1004 268)  (1004 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1005 268)  (1005 268)  routing T_19_16.sp4_h_r_27 <X> T_19_16.lc_trk_g3_3
 (24 12)  (1006 268)  (1006 268)  routing T_19_16.sp4_h_r_27 <X> T_19_16.lc_trk_g3_3
 (28 12)  (1010 268)  (1010 268)  routing T_19_16.lc_trk_g2_7 <X> T_19_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 268)  (1011 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 268)  (1012 268)  routing T_19_16.lc_trk_g2_7 <X> T_19_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 268)  (1013 268)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 268)  (1014 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 268)  (1015 268)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 268)  (1016 268)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (1017 268)  (1017 268)  routing T_19_16.lc_trk_g1_5 <X> T_19_16.input_2_6
 (37 12)  (1019 268)  (1019 268)  LC_6 Logic Functioning bit
 (38 12)  (1020 268)  (1020 268)  LC_6 Logic Functioning bit
 (39 12)  (1021 268)  (1021 268)  LC_6 Logic Functioning bit
 (41 12)  (1023 268)  (1023 268)  LC_6 Logic Functioning bit
 (45 12)  (1027 268)  (1027 268)  LC_6 Logic Functioning bit
 (52 12)  (1034 268)  (1034 268)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (4 13)  (986 269)  (986 269)  routing T_19_16.sp4_h_l_36 <X> T_19_16.sp4_h_r_9
 (6 13)  (988 269)  (988 269)  routing T_19_16.sp4_h_l_36 <X> T_19_16.sp4_h_r_9
 (11 13)  (993 269)  (993 269)  routing T_19_16.sp4_v_b_11 <X> T_19_16.sp4_h_r_11
 (14 13)  (996 269)  (996 269)  routing T_19_16.sp4_h_r_24 <X> T_19_16.lc_trk_g3_0
 (15 13)  (997 269)  (997 269)  routing T_19_16.sp4_h_r_24 <X> T_19_16.lc_trk_g3_0
 (16 13)  (998 269)  (998 269)  routing T_19_16.sp4_h_r_24 <X> T_19_16.lc_trk_g3_0
 (17 13)  (999 269)  (999 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (21 13)  (1003 269)  (1003 269)  routing T_19_16.sp4_h_r_27 <X> T_19_16.lc_trk_g3_3
 (22 13)  (1004 269)  (1004 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (1005 269)  (1005 269)  routing T_19_16.sp4_h_l_15 <X> T_19_16.lc_trk_g3_2
 (24 13)  (1006 269)  (1006 269)  routing T_19_16.sp4_h_l_15 <X> T_19_16.lc_trk_g3_2
 (25 13)  (1007 269)  (1007 269)  routing T_19_16.sp4_h_l_15 <X> T_19_16.lc_trk_g3_2
 (28 13)  (1010 269)  (1010 269)  routing T_19_16.lc_trk_g2_0 <X> T_19_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 269)  (1011 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 269)  (1012 269)  routing T_19_16.lc_trk_g2_7 <X> T_19_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (1013 269)  (1013 269)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (1014 269)  (1014 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (1016 269)  (1016 269)  routing T_19_16.lc_trk_g1_5 <X> T_19_16.input_2_6
 (36 13)  (1018 269)  (1018 269)  LC_6 Logic Functioning bit
 (38 13)  (1020 269)  (1020 269)  LC_6 Logic Functioning bit
 (21 14)  (1003 270)  (1003 270)  routing T_19_16.sp4_h_l_34 <X> T_19_16.lc_trk_g3_7
 (22 14)  (1004 270)  (1004 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (1005 270)  (1005 270)  routing T_19_16.sp4_h_l_34 <X> T_19_16.lc_trk_g3_7
 (24 14)  (1006 270)  (1006 270)  routing T_19_16.sp4_h_l_34 <X> T_19_16.lc_trk_g3_7
 (25 14)  (1007 270)  (1007 270)  routing T_19_16.wire_logic_cluster/lc_6/out <X> T_19_16.lc_trk_g3_6
 (26 14)  (1008 270)  (1008 270)  routing T_19_16.lc_trk_g3_4 <X> T_19_16.wire_logic_cluster/lc_7/in_0
 (32 14)  (1014 270)  (1014 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 270)  (1015 270)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 270)  (1016 270)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_7/in_3
 (37 14)  (1019 270)  (1019 270)  LC_7 Logic Functioning bit
 (39 14)  (1021 270)  (1021 270)  LC_7 Logic Functioning bit
 (4 15)  (986 271)  (986 271)  routing T_19_16.sp4_h_r_1 <X> T_19_16.sp4_h_l_44
 (6 15)  (988 271)  (988 271)  routing T_19_16.sp4_h_r_1 <X> T_19_16.sp4_h_l_44
 (9 15)  (991 271)  (991 271)  routing T_19_16.sp4_v_b_10 <X> T_19_16.sp4_v_t_47
 (14 15)  (996 271)  (996 271)  routing T_19_16.sp4_r_v_b_44 <X> T_19_16.lc_trk_g3_4
 (17 15)  (999 271)  (999 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (1003 271)  (1003 271)  routing T_19_16.sp4_h_l_34 <X> T_19_16.lc_trk_g3_7
 (22 15)  (1004 271)  (1004 271)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (1009 271)  (1009 271)  routing T_19_16.lc_trk_g3_4 <X> T_19_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 271)  (1010 271)  routing T_19_16.lc_trk_g3_4 <X> T_19_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 271)  (1011 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (1013 271)  (1013 271)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (1018 271)  (1018 271)  LC_7 Logic Functioning bit
 (38 15)  (1020 271)  (1020 271)  LC_7 Logic Functioning bit
 (47 15)  (1029 271)  (1029 271)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_20_16

 (13 0)  (1049 256)  (1049 256)  routing T_20_16.sp4_h_l_39 <X> T_20_16.sp4_v_b_2
 (27 0)  (1063 256)  (1063 256)  routing T_20_16.lc_trk_g3_6 <X> T_20_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 256)  (1064 256)  routing T_20_16.lc_trk_g3_6 <X> T_20_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 256)  (1065 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 256)  (1066 256)  routing T_20_16.lc_trk_g3_6 <X> T_20_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 256)  (1067 256)  routing T_20_16.lc_trk_g0_5 <X> T_20_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 256)  (1068 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 256)  (1072 256)  LC_0 Logic Functioning bit
 (37 0)  (1073 256)  (1073 256)  LC_0 Logic Functioning bit
 (38 0)  (1074 256)  (1074 256)  LC_0 Logic Functioning bit
 (39 0)  (1075 256)  (1075 256)  LC_0 Logic Functioning bit
 (41 0)  (1077 256)  (1077 256)  LC_0 Logic Functioning bit
 (43 0)  (1079 256)  (1079 256)  LC_0 Logic Functioning bit
 (45 0)  (1081 256)  (1081 256)  LC_0 Logic Functioning bit
 (46 0)  (1082 256)  (1082 256)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (53 0)  (1089 256)  (1089 256)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (12 1)  (1048 257)  (1048 257)  routing T_20_16.sp4_h_l_39 <X> T_20_16.sp4_v_b_2
 (27 1)  (1063 257)  (1063 257)  routing T_20_16.lc_trk_g1_1 <X> T_20_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 257)  (1065 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 257)  (1066 257)  routing T_20_16.lc_trk_g3_6 <X> T_20_16.wire_logic_cluster/lc_0/in_1
 (37 1)  (1073 257)  (1073 257)  LC_0 Logic Functioning bit
 (39 1)  (1075 257)  (1075 257)  LC_0 Logic Functioning bit
 (0 2)  (1036 258)  (1036 258)  routing T_20_16.glb_netwk_6 <X> T_20_16.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 258)  (1037 258)  routing T_20_16.glb_netwk_6 <X> T_20_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 258)  (1038 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (1051 258)  (1051 258)  routing T_20_16.sp4_h_r_5 <X> T_20_16.lc_trk_g0_5
 (16 2)  (1052 258)  (1052 258)  routing T_20_16.sp4_h_r_5 <X> T_20_16.lc_trk_g0_5
 (17 2)  (1053 258)  (1053 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (6 3)  (1042 259)  (1042 259)  routing T_20_16.sp4_h_r_0 <X> T_20_16.sp4_h_l_37
 (12 3)  (1048 259)  (1048 259)  routing T_20_16.sp4_h_l_39 <X> T_20_16.sp4_v_t_39
 (18 3)  (1054 259)  (1054 259)  routing T_20_16.sp4_h_r_5 <X> T_20_16.lc_trk_g0_5
 (0 4)  (1036 260)  (1036 260)  routing T_20_16.lc_trk_g2_2 <X> T_20_16.wire_logic_cluster/lc_7/cen
 (1 4)  (1037 260)  (1037 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (15 4)  (1051 260)  (1051 260)  routing T_20_16.sp4_v_b_17 <X> T_20_16.lc_trk_g1_1
 (16 4)  (1052 260)  (1052 260)  routing T_20_16.sp4_v_b_17 <X> T_20_16.lc_trk_g1_1
 (17 4)  (1053 260)  (1053 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (1 5)  (1037 261)  (1037 261)  routing T_20_16.lc_trk_g2_2 <X> T_20_16.wire_logic_cluster/lc_7/cen
 (13 5)  (1049 261)  (1049 261)  routing T_20_16.sp4_v_t_37 <X> T_20_16.sp4_h_r_5
 (8 6)  (1044 262)  (1044 262)  routing T_20_16.sp4_v_t_41 <X> T_20_16.sp4_h_l_41
 (9 6)  (1045 262)  (1045 262)  routing T_20_16.sp4_v_t_41 <X> T_20_16.sp4_h_l_41
 (12 6)  (1048 262)  (1048 262)  routing T_20_16.sp4_v_b_5 <X> T_20_16.sp4_h_l_40
 (15 6)  (1051 262)  (1051 262)  routing T_20_16.sp4_h_r_13 <X> T_20_16.lc_trk_g1_5
 (16 6)  (1052 262)  (1052 262)  routing T_20_16.sp4_h_r_13 <X> T_20_16.lc_trk_g1_5
 (17 6)  (1053 262)  (1053 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (1054 262)  (1054 262)  routing T_20_16.sp4_h_r_13 <X> T_20_16.lc_trk_g1_5
 (25 8)  (1061 264)  (1061 264)  routing T_20_16.sp4_v_t_23 <X> T_20_16.lc_trk_g2_2
 (22 9)  (1058 265)  (1058 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1059 265)  (1059 265)  routing T_20_16.sp4_v_t_23 <X> T_20_16.lc_trk_g2_2
 (25 9)  (1061 265)  (1061 265)  routing T_20_16.sp4_v_t_23 <X> T_20_16.lc_trk_g2_2
 (10 11)  (1046 267)  (1046 267)  routing T_20_16.sp4_h_l_39 <X> T_20_16.sp4_v_t_42
 (12 12)  (1048 268)  (1048 268)  routing T_20_16.sp4_v_b_5 <X> T_20_16.sp4_h_r_11
 (5 13)  (1041 269)  (1041 269)  routing T_20_16.sp4_h_r_9 <X> T_20_16.sp4_v_b_9
 (11 13)  (1047 269)  (1047 269)  routing T_20_16.sp4_v_b_5 <X> T_20_16.sp4_h_r_11
 (13 13)  (1049 269)  (1049 269)  routing T_20_16.sp4_v_b_5 <X> T_20_16.sp4_h_r_11
 (1 14)  (1037 270)  (1037 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (1036 271)  (1036 271)  routing T_20_16.lc_trk_g1_5 <X> T_20_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (1037 271)  (1037 271)  routing T_20_16.lc_trk_g1_5 <X> T_20_16.wire_logic_cluster/lc_7/s_r
 (22 15)  (1058 271)  (1058 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1061 271)  (1061 271)  routing T_20_16.sp4_r_v_b_46 <X> T_20_16.lc_trk_g3_6


LogicTile_21_16

 (8 0)  (1098 256)  (1098 256)  routing T_21_16.sp4_v_b_1 <X> T_21_16.sp4_h_r_1
 (9 0)  (1099 256)  (1099 256)  routing T_21_16.sp4_v_b_1 <X> T_21_16.sp4_h_r_1
 (14 0)  (1104 256)  (1104 256)  routing T_21_16.lft_op_0 <X> T_21_16.lc_trk_g0_0
 (17 0)  (1107 256)  (1107 256)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1108 256)  (1108 256)  routing T_21_16.wire_logic_cluster/lc_1/out <X> T_21_16.lc_trk_g0_1
 (25 0)  (1115 256)  (1115 256)  routing T_21_16.sp4_v_b_2 <X> T_21_16.lc_trk_g0_2
 (27 0)  (1117 256)  (1117 256)  routing T_21_16.lc_trk_g3_4 <X> T_21_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (1118 256)  (1118 256)  routing T_21_16.lc_trk_g3_4 <X> T_21_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 256)  (1119 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 256)  (1120 256)  routing T_21_16.lc_trk_g3_4 <X> T_21_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 256)  (1122 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 256)  (1124 256)  routing T_21_16.lc_trk_g1_2 <X> T_21_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 256)  (1126 256)  LC_0 Logic Functioning bit
 (38 0)  (1128 256)  (1128 256)  LC_0 Logic Functioning bit
 (41 0)  (1131 256)  (1131 256)  LC_0 Logic Functioning bit
 (43 0)  (1133 256)  (1133 256)  LC_0 Logic Functioning bit
 (15 1)  (1105 257)  (1105 257)  routing T_21_16.lft_op_0 <X> T_21_16.lc_trk_g0_0
 (17 1)  (1107 257)  (1107 257)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (1112 257)  (1112 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (1113 257)  (1113 257)  routing T_21_16.sp4_v_b_2 <X> T_21_16.lc_trk_g0_2
 (26 1)  (1116 257)  (1116 257)  routing T_21_16.lc_trk_g0_2 <X> T_21_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 257)  (1119 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (1121 257)  (1121 257)  routing T_21_16.lc_trk_g1_2 <X> T_21_16.wire_logic_cluster/lc_0/in_3
 (37 1)  (1127 257)  (1127 257)  LC_0 Logic Functioning bit
 (39 1)  (1129 257)  (1129 257)  LC_0 Logic Functioning bit
 (41 1)  (1131 257)  (1131 257)  LC_0 Logic Functioning bit
 (43 1)  (1133 257)  (1133 257)  LC_0 Logic Functioning bit
 (0 2)  (1090 258)  (1090 258)  routing T_21_16.glb_netwk_6 <X> T_21_16.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 258)  (1091 258)  routing T_21_16.glb_netwk_6 <X> T_21_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 258)  (1092 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (1099 258)  (1099 258)  routing T_21_16.sp4_h_r_10 <X> T_21_16.sp4_h_l_36
 (10 2)  (1100 258)  (1100 258)  routing T_21_16.sp4_h_r_10 <X> T_21_16.sp4_h_l_36
 (21 2)  (1111 258)  (1111 258)  routing T_21_16.bnr_op_7 <X> T_21_16.lc_trk_g0_7
 (22 2)  (1112 258)  (1112 258)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (25 2)  (1115 258)  (1115 258)  routing T_21_16.sp4_h_l_11 <X> T_21_16.lc_trk_g0_6
 (26 2)  (1116 258)  (1116 258)  routing T_21_16.lc_trk_g2_5 <X> T_21_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (1117 258)  (1117 258)  routing T_21_16.lc_trk_g1_3 <X> T_21_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 258)  (1119 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 258)  (1121 258)  routing T_21_16.lc_trk_g1_5 <X> T_21_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 258)  (1122 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 258)  (1124 258)  routing T_21_16.lc_trk_g1_5 <X> T_21_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 258)  (1126 258)  LC_1 Logic Functioning bit
 (38 2)  (1128 258)  (1128 258)  LC_1 Logic Functioning bit
 (43 2)  (1133 258)  (1133 258)  LC_1 Logic Functioning bit
 (45 2)  (1135 258)  (1135 258)  LC_1 Logic Functioning bit
 (50 2)  (1140 258)  (1140 258)  Cascade bit: LH_LC01_inmux02_5

 (4 3)  (1094 259)  (1094 259)  routing T_21_16.sp4_v_b_7 <X> T_21_16.sp4_h_l_37
 (21 3)  (1111 259)  (1111 259)  routing T_21_16.bnr_op_7 <X> T_21_16.lc_trk_g0_7
 (22 3)  (1112 259)  (1112 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (1113 259)  (1113 259)  routing T_21_16.sp4_h_l_11 <X> T_21_16.lc_trk_g0_6
 (24 3)  (1114 259)  (1114 259)  routing T_21_16.sp4_h_l_11 <X> T_21_16.lc_trk_g0_6
 (25 3)  (1115 259)  (1115 259)  routing T_21_16.sp4_h_l_11 <X> T_21_16.lc_trk_g0_6
 (28 3)  (1118 259)  (1118 259)  routing T_21_16.lc_trk_g2_5 <X> T_21_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 259)  (1119 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (1120 259)  (1120 259)  routing T_21_16.lc_trk_g1_3 <X> T_21_16.wire_logic_cluster/lc_1/in_1
 (37 3)  (1127 259)  (1127 259)  LC_1 Logic Functioning bit
 (39 3)  (1129 259)  (1129 259)  LC_1 Logic Functioning bit
 (41 3)  (1131 259)  (1131 259)  LC_1 Logic Functioning bit
 (42 3)  (1132 259)  (1132 259)  LC_1 Logic Functioning bit
 (43 3)  (1133 259)  (1133 259)  LC_1 Logic Functioning bit
 (51 3)  (1141 259)  (1141 259)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (1090 260)  (1090 260)  routing T_21_16.lc_trk_g3_3 <X> T_21_16.wire_logic_cluster/lc_7/cen
 (1 4)  (1091 260)  (1091 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (4 4)  (1094 260)  (1094 260)  routing T_21_16.sp4_h_l_44 <X> T_21_16.sp4_v_b_3
 (6 4)  (1096 260)  (1096 260)  routing T_21_16.sp4_h_l_44 <X> T_21_16.sp4_v_b_3
 (15 4)  (1105 260)  (1105 260)  routing T_21_16.bot_op_1 <X> T_21_16.lc_trk_g1_1
 (17 4)  (1107 260)  (1107 260)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (1111 260)  (1111 260)  routing T_21_16.wire_logic_cluster/lc_3/out <X> T_21_16.lc_trk_g1_3
 (22 4)  (1112 260)  (1112 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (1119 260)  (1119 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 260)  (1120 260)  routing T_21_16.lc_trk_g0_7 <X> T_21_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 260)  (1122 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 260)  (1124 260)  routing T_21_16.lc_trk_g1_2 <X> T_21_16.wire_logic_cluster/lc_2/in_3
 (41 4)  (1131 260)  (1131 260)  LC_2 Logic Functioning bit
 (43 4)  (1133 260)  (1133 260)  LC_2 Logic Functioning bit
 (0 5)  (1090 261)  (1090 261)  routing T_21_16.lc_trk_g3_3 <X> T_21_16.wire_logic_cluster/lc_7/cen
 (1 5)  (1091 261)  (1091 261)  routing T_21_16.lc_trk_g3_3 <X> T_21_16.wire_logic_cluster/lc_7/cen
 (5 5)  (1095 261)  (1095 261)  routing T_21_16.sp4_h_l_44 <X> T_21_16.sp4_v_b_3
 (22 5)  (1112 261)  (1112 261)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (1114 261)  (1114 261)  routing T_21_16.bot_op_2 <X> T_21_16.lc_trk_g1_2
 (30 5)  (1120 261)  (1120 261)  routing T_21_16.lc_trk_g0_7 <X> T_21_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (1121 261)  (1121 261)  routing T_21_16.lc_trk_g1_2 <X> T_21_16.wire_logic_cluster/lc_2/in_3
 (41 5)  (1131 261)  (1131 261)  LC_2 Logic Functioning bit
 (43 5)  (1133 261)  (1133 261)  LC_2 Logic Functioning bit
 (4 6)  (1094 262)  (1094 262)  routing T_21_16.sp4_h_r_9 <X> T_21_16.sp4_v_t_38
 (5 6)  (1095 262)  (1095 262)  routing T_21_16.sp4_v_t_44 <X> T_21_16.sp4_h_l_38
 (6 6)  (1096 262)  (1096 262)  routing T_21_16.sp4_h_r_9 <X> T_21_16.sp4_v_t_38
 (15 6)  (1105 262)  (1105 262)  routing T_21_16.bot_op_5 <X> T_21_16.lc_trk_g1_5
 (17 6)  (1107 262)  (1107 262)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (29 6)  (1119 262)  (1119 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1121 262)  (1121 262)  routing T_21_16.lc_trk_g0_6 <X> T_21_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 262)  (1122 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 262)  (1126 262)  LC_3 Logic Functioning bit
 (37 6)  (1127 262)  (1127 262)  LC_3 Logic Functioning bit
 (38 6)  (1128 262)  (1128 262)  LC_3 Logic Functioning bit
 (39 6)  (1129 262)  (1129 262)  LC_3 Logic Functioning bit
 (41 6)  (1131 262)  (1131 262)  LC_3 Logic Functioning bit
 (43 6)  (1133 262)  (1133 262)  LC_3 Logic Functioning bit
 (4 7)  (1094 263)  (1094 263)  routing T_21_16.sp4_v_t_44 <X> T_21_16.sp4_h_l_38
 (5 7)  (1095 263)  (1095 263)  routing T_21_16.sp4_h_r_9 <X> T_21_16.sp4_v_t_38
 (6 7)  (1096 263)  (1096 263)  routing T_21_16.sp4_v_t_44 <X> T_21_16.sp4_h_l_38
 (26 7)  (1116 263)  (1116 263)  routing T_21_16.lc_trk_g1_2 <X> T_21_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (1117 263)  (1117 263)  routing T_21_16.lc_trk_g1_2 <X> T_21_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 263)  (1119 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (1121 263)  (1121 263)  routing T_21_16.lc_trk_g0_6 <X> T_21_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (1126 263)  (1126 263)  LC_3 Logic Functioning bit
 (38 7)  (1128 263)  (1128 263)  LC_3 Logic Functioning bit
 (11 8)  (1101 264)  (1101 264)  routing T_21_16.sp4_h_r_3 <X> T_21_16.sp4_v_b_8
 (21 8)  (1111 264)  (1111 264)  routing T_21_16.sp4_h_r_35 <X> T_21_16.lc_trk_g2_3
 (22 8)  (1112 264)  (1112 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (1113 264)  (1113 264)  routing T_21_16.sp4_h_r_35 <X> T_21_16.lc_trk_g2_3
 (24 8)  (1114 264)  (1114 264)  routing T_21_16.sp4_h_r_35 <X> T_21_16.lc_trk_g2_3
 (28 8)  (1118 264)  (1118 264)  routing T_21_16.lc_trk_g2_3 <X> T_21_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 264)  (1119 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 264)  (1122 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 264)  (1124 264)  routing T_21_16.lc_trk_g1_2 <X> T_21_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 264)  (1126 264)  LC_4 Logic Functioning bit
 (38 8)  (1128 264)  (1128 264)  LC_4 Logic Functioning bit
 (41 8)  (1131 264)  (1131 264)  LC_4 Logic Functioning bit
 (43 8)  (1133 264)  (1133 264)  LC_4 Logic Functioning bit
 (17 9)  (1107 265)  (1107 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (28 9)  (1118 265)  (1118 265)  routing T_21_16.lc_trk_g2_0 <X> T_21_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 265)  (1119 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (1120 265)  (1120 265)  routing T_21_16.lc_trk_g2_3 <X> T_21_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (1121 265)  (1121 265)  routing T_21_16.lc_trk_g1_2 <X> T_21_16.wire_logic_cluster/lc_4/in_3
 (37 9)  (1127 265)  (1127 265)  LC_4 Logic Functioning bit
 (39 9)  (1129 265)  (1129 265)  LC_4 Logic Functioning bit
 (41 9)  (1131 265)  (1131 265)  LC_4 Logic Functioning bit
 (43 9)  (1133 265)  (1133 265)  LC_4 Logic Functioning bit
 (17 10)  (1107 266)  (1107 266)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1108 266)  (1108 266)  routing T_21_16.wire_logic_cluster/lc_5/out <X> T_21_16.lc_trk_g2_5
 (25 10)  (1115 266)  (1115 266)  routing T_21_16.wire_logic_cluster/lc_6/out <X> T_21_16.lc_trk_g2_6
 (27 10)  (1117 266)  (1117 266)  routing T_21_16.lc_trk_g1_1 <X> T_21_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 266)  (1119 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 266)  (1121 266)  routing T_21_16.lc_trk_g1_5 <X> T_21_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 266)  (1122 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 266)  (1124 266)  routing T_21_16.lc_trk_g1_5 <X> T_21_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 266)  (1126 266)  LC_5 Logic Functioning bit
 (37 10)  (1127 266)  (1127 266)  LC_5 Logic Functioning bit
 (38 10)  (1128 266)  (1128 266)  LC_5 Logic Functioning bit
 (41 10)  (1131 266)  (1131 266)  LC_5 Logic Functioning bit
 (43 10)  (1133 266)  (1133 266)  LC_5 Logic Functioning bit
 (50 10)  (1140 266)  (1140 266)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (1112 267)  (1112 267)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (1116 267)  (1116 267)  routing T_21_16.lc_trk_g3_2 <X> T_21_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (1117 267)  (1117 267)  routing T_21_16.lc_trk_g3_2 <X> T_21_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (1118 267)  (1118 267)  routing T_21_16.lc_trk_g3_2 <X> T_21_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 267)  (1119 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (37 11)  (1127 267)  (1127 267)  LC_5 Logic Functioning bit
 (41 11)  (1131 267)  (1131 267)  LC_5 Logic Functioning bit
 (43 11)  (1133 267)  (1133 267)  LC_5 Logic Functioning bit
 (21 12)  (1111 268)  (1111 268)  routing T_21_16.sp4_v_t_22 <X> T_21_16.lc_trk_g3_3
 (22 12)  (1112 268)  (1112 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1113 268)  (1113 268)  routing T_21_16.sp4_v_t_22 <X> T_21_16.lc_trk_g3_3
 (25 12)  (1115 268)  (1115 268)  routing T_21_16.wire_logic_cluster/lc_2/out <X> T_21_16.lc_trk_g3_2
 (26 12)  (1116 268)  (1116 268)  routing T_21_16.lc_trk_g2_6 <X> T_21_16.wire_logic_cluster/lc_6/in_0
 (29 12)  (1119 268)  (1119 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 268)  (1122 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 268)  (1123 268)  routing T_21_16.lc_trk_g3_0 <X> T_21_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 268)  (1124 268)  routing T_21_16.lc_trk_g3_0 <X> T_21_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 268)  (1126 268)  LC_6 Logic Functioning bit
 (38 12)  (1128 268)  (1128 268)  LC_6 Logic Functioning bit
 (41 12)  (1131 268)  (1131 268)  LC_6 Logic Functioning bit
 (43 12)  (1133 268)  (1133 268)  LC_6 Logic Functioning bit
 (9 13)  (1099 269)  (1099 269)  routing T_21_16.sp4_v_t_47 <X> T_21_16.sp4_v_b_10
 (14 13)  (1104 269)  (1104 269)  routing T_21_16.sp4_r_v_b_40 <X> T_21_16.lc_trk_g3_0
 (17 13)  (1107 269)  (1107 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (1111 269)  (1111 269)  routing T_21_16.sp4_v_t_22 <X> T_21_16.lc_trk_g3_3
 (22 13)  (1112 269)  (1112 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (1116 269)  (1116 269)  routing T_21_16.lc_trk_g2_6 <X> T_21_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 269)  (1118 269)  routing T_21_16.lc_trk_g2_6 <X> T_21_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 269)  (1119 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (1126 269)  (1126 269)  LC_6 Logic Functioning bit
 (38 13)  (1128 269)  (1128 269)  LC_6 Logic Functioning bit
 (40 13)  (1130 269)  (1130 269)  LC_6 Logic Functioning bit
 (42 13)  (1132 269)  (1132 269)  LC_6 Logic Functioning bit
 (46 13)  (1136 269)  (1136 269)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (51 13)  (1141 269)  (1141 269)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (1090 270)  (1090 270)  routing T_21_16.lc_trk_g3_5 <X> T_21_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 270)  (1091 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (8 14)  (1098 270)  (1098 270)  routing T_21_16.sp4_v_t_47 <X> T_21_16.sp4_h_l_47
 (9 14)  (1099 270)  (1099 270)  routing T_21_16.sp4_v_t_47 <X> T_21_16.sp4_h_l_47
 (12 14)  (1102 270)  (1102 270)  routing T_21_16.sp4_v_t_46 <X> T_21_16.sp4_h_l_46
 (15 14)  (1105 270)  (1105 270)  routing T_21_16.sp4_v_t_32 <X> T_21_16.lc_trk_g3_5
 (16 14)  (1106 270)  (1106 270)  routing T_21_16.sp4_v_t_32 <X> T_21_16.lc_trk_g3_5
 (17 14)  (1107 270)  (1107 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (0 15)  (1090 271)  (1090 271)  routing T_21_16.lc_trk_g3_5 <X> T_21_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (1091 271)  (1091 271)  routing T_21_16.lc_trk_g3_5 <X> T_21_16.wire_logic_cluster/lc_7/s_r
 (11 15)  (1101 271)  (1101 271)  routing T_21_16.sp4_v_t_46 <X> T_21_16.sp4_h_l_46
 (15 15)  (1105 271)  (1105 271)  routing T_21_16.sp4_v_t_33 <X> T_21_16.lc_trk_g3_4
 (16 15)  (1106 271)  (1106 271)  routing T_21_16.sp4_v_t_33 <X> T_21_16.lc_trk_g3_4
 (17 15)  (1107 271)  (1107 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_22_16

 (11 1)  (1155 257)  (1155 257)  routing T_22_16.sp4_h_l_43 <X> T_22_16.sp4_h_r_2
 (13 1)  (1157 257)  (1157 257)  routing T_22_16.sp4_h_l_43 <X> T_22_16.sp4_h_r_2
 (0 2)  (1144 258)  (1144 258)  routing T_22_16.glb_netwk_6 <X> T_22_16.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 258)  (1145 258)  routing T_22_16.glb_netwk_6 <X> T_22_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 258)  (1146 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (10 3)  (1154 259)  (1154 259)  routing T_22_16.sp4_h_l_45 <X> T_22_16.sp4_v_t_36
 (0 4)  (1144 260)  (1144 260)  routing T_22_16.lc_trk_g3_3 <X> T_22_16.wire_logic_cluster/lc_7/cen
 (1 4)  (1145 260)  (1145 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (31 4)  (1175 260)  (1175 260)  routing T_22_16.lc_trk_g2_5 <X> T_22_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (1176 260)  (1176 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 260)  (1177 260)  routing T_22_16.lc_trk_g2_5 <X> T_22_16.wire_logic_cluster/lc_2/in_3
 (40 4)  (1184 260)  (1184 260)  LC_2 Logic Functioning bit
 (41 4)  (1185 260)  (1185 260)  LC_2 Logic Functioning bit
 (42 4)  (1186 260)  (1186 260)  LC_2 Logic Functioning bit
 (43 4)  (1187 260)  (1187 260)  LC_2 Logic Functioning bit
 (45 4)  (1189 260)  (1189 260)  LC_2 Logic Functioning bit
 (0 5)  (1144 261)  (1144 261)  routing T_22_16.lc_trk_g3_3 <X> T_22_16.wire_logic_cluster/lc_7/cen
 (1 5)  (1145 261)  (1145 261)  routing T_22_16.lc_trk_g3_3 <X> T_22_16.wire_logic_cluster/lc_7/cen
 (40 5)  (1184 261)  (1184 261)  LC_2 Logic Functioning bit
 (41 5)  (1185 261)  (1185 261)  LC_2 Logic Functioning bit
 (42 5)  (1186 261)  (1186 261)  LC_2 Logic Functioning bit
 (43 5)  (1187 261)  (1187 261)  LC_2 Logic Functioning bit
 (51 5)  (1195 261)  (1195 261)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (10 7)  (1154 263)  (1154 263)  routing T_22_16.sp4_h_l_46 <X> T_22_16.sp4_v_t_41
 (2 8)  (1146 264)  (1146 264)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (4 10)  (1148 266)  (1148 266)  routing T_22_16.sp4_v_b_10 <X> T_22_16.sp4_v_t_43
 (6 10)  (1150 266)  (1150 266)  routing T_22_16.sp4_v_b_10 <X> T_22_16.sp4_v_t_43
 (17 10)  (1161 266)  (1161 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 12)  (1166 268)  (1166 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1167 268)  (1167 268)  routing T_22_16.sp4_v_t_30 <X> T_22_16.lc_trk_g3_3
 (24 12)  (1168 268)  (1168 268)  routing T_22_16.sp4_v_t_30 <X> T_22_16.lc_trk_g3_3
 (11 13)  (1155 269)  (1155 269)  routing T_22_16.sp4_h_l_38 <X> T_22_16.sp4_h_r_11
 (13 13)  (1157 269)  (1157 269)  routing T_22_16.sp4_h_l_38 <X> T_22_16.sp4_h_r_11
 (0 14)  (1144 270)  (1144 270)  routing T_22_16.lc_trk_g3_5 <X> T_22_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 270)  (1145 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (1159 270)  (1159 270)  routing T_22_16.sp4_h_r_45 <X> T_22_16.lc_trk_g3_5
 (16 14)  (1160 270)  (1160 270)  routing T_22_16.sp4_h_r_45 <X> T_22_16.lc_trk_g3_5
 (17 14)  (1161 270)  (1161 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1162 270)  (1162 270)  routing T_22_16.sp4_h_r_45 <X> T_22_16.lc_trk_g3_5
 (0 15)  (1144 271)  (1144 271)  routing T_22_16.lc_trk_g3_5 <X> T_22_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (1145 271)  (1145 271)  routing T_22_16.lc_trk_g3_5 <X> T_22_16.wire_logic_cluster/lc_7/s_r
 (18 15)  (1162 271)  (1162 271)  routing T_22_16.sp4_h_r_45 <X> T_22_16.lc_trk_g3_5


LogicTile_23_16

 (0 0)  (1198 256)  (1198 256)  Negative Clock bit

 (11 0)  (1209 256)  (1209 256)  routing T_23_16.sp4_v_t_46 <X> T_23_16.sp4_v_b_2
 (27 0)  (1225 256)  (1225 256)  routing T_23_16.lc_trk_g3_0 <X> T_23_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (1226 256)  (1226 256)  routing T_23_16.lc_trk_g3_0 <X> T_23_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 256)  (1227 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1229 256)  (1229 256)  routing T_23_16.lc_trk_g3_4 <X> T_23_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (1230 256)  (1230 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 256)  (1231 256)  routing T_23_16.lc_trk_g3_4 <X> T_23_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 256)  (1232 256)  routing T_23_16.lc_trk_g3_4 <X> T_23_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 256)  (1234 256)  LC_0 Logic Functioning bit
 (38 0)  (1236 256)  (1236 256)  LC_0 Logic Functioning bit
 (41 0)  (1239 256)  (1239 256)  LC_0 Logic Functioning bit
 (43 0)  (1241 256)  (1241 256)  LC_0 Logic Functioning bit
 (45 0)  (1243 256)  (1243 256)  LC_0 Logic Functioning bit
 (53 0)  (1251 256)  (1251 256)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (12 1)  (1210 257)  (1210 257)  routing T_23_16.sp4_v_t_46 <X> T_23_16.sp4_v_b_2
 (14 1)  (1212 257)  (1212 257)  routing T_23_16.sp4_r_v_b_35 <X> T_23_16.lc_trk_g0_0
 (17 1)  (1215 257)  (1215 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (28 1)  (1226 257)  (1226 257)  routing T_23_16.lc_trk_g2_0 <X> T_23_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 257)  (1227 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (37 1)  (1235 257)  (1235 257)  LC_0 Logic Functioning bit
 (39 1)  (1237 257)  (1237 257)  LC_0 Logic Functioning bit
 (41 1)  (1239 257)  (1239 257)  LC_0 Logic Functioning bit
 (43 1)  (1241 257)  (1241 257)  LC_0 Logic Functioning bit
 (44 1)  (1242 257)  (1242 257)  LC_0 Logic Functioning bit
 (45 1)  (1243 257)  (1243 257)  LC_0 Logic Functioning bit
 (2 2)  (1200 258)  (1200 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (4 2)  (1202 258)  (1202 258)  routing T_23_16.sp4_v_b_0 <X> T_23_16.sp4_v_t_37
 (11 2)  (1209 258)  (1209 258)  routing T_23_16.sp4_h_l_44 <X> T_23_16.sp4_v_t_39
 (27 2)  (1225 258)  (1225 258)  routing T_23_16.lc_trk_g3_1 <X> T_23_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (1226 258)  (1226 258)  routing T_23_16.lc_trk_g3_1 <X> T_23_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 258)  (1227 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1229 258)  (1229 258)  routing T_23_16.lc_trk_g3_5 <X> T_23_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (1230 258)  (1230 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1231 258)  (1231 258)  routing T_23_16.lc_trk_g3_5 <X> T_23_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (1232 258)  (1232 258)  routing T_23_16.lc_trk_g3_5 <X> T_23_16.wire_logic_cluster/lc_1/in_3
 (37 2)  (1235 258)  (1235 258)  LC_1 Logic Functioning bit
 (39 2)  (1237 258)  (1237 258)  LC_1 Logic Functioning bit
 (2 3)  (1200 259)  (1200 259)  routing T_23_16.lc_trk_g0_0 <X> T_23_16.wire_logic_cluster/lc_7/clk
 (8 3)  (1206 259)  (1206 259)  routing T_23_16.sp4_v_b_10 <X> T_23_16.sp4_v_t_36
 (10 3)  (1208 259)  (1208 259)  routing T_23_16.sp4_v_b_10 <X> T_23_16.sp4_v_t_36
 (37 3)  (1235 259)  (1235 259)  LC_1 Logic Functioning bit
 (39 3)  (1237 259)  (1237 259)  LC_1 Logic Functioning bit
 (46 3)  (1244 259)  (1244 259)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (12 4)  (1210 260)  (1210 260)  routing T_23_16.sp4_v_b_11 <X> T_23_16.sp4_h_r_5
 (22 4)  (1220 260)  (1220 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1221 260)  (1221 260)  routing T_23_16.sp4_v_b_19 <X> T_23_16.lc_trk_g1_3
 (24 4)  (1222 260)  (1222 260)  routing T_23_16.sp4_v_b_19 <X> T_23_16.lc_trk_g1_3
 (35 4)  (1233 260)  (1233 260)  routing T_23_16.lc_trk_g3_5 <X> T_23_16.input_2_2
 (36 4)  (1234 260)  (1234 260)  LC_2 Logic Functioning bit
 (43 4)  (1241 260)  (1241 260)  LC_2 Logic Functioning bit
 (8 5)  (1206 261)  (1206 261)  routing T_23_16.sp4_h_r_4 <X> T_23_16.sp4_v_b_4
 (11 5)  (1209 261)  (1209 261)  routing T_23_16.sp4_v_b_11 <X> T_23_16.sp4_h_r_5
 (13 5)  (1211 261)  (1211 261)  routing T_23_16.sp4_v_b_11 <X> T_23_16.sp4_h_r_5
 (27 5)  (1225 261)  (1225 261)  routing T_23_16.lc_trk_g3_1 <X> T_23_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (1226 261)  (1226 261)  routing T_23_16.lc_trk_g3_1 <X> T_23_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 261)  (1227 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (1230 261)  (1230 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (1231 261)  (1231 261)  routing T_23_16.lc_trk_g3_5 <X> T_23_16.input_2_2
 (34 5)  (1232 261)  (1232 261)  routing T_23_16.lc_trk_g3_5 <X> T_23_16.input_2_2
 (37 5)  (1235 261)  (1235 261)  LC_2 Logic Functioning bit
 (42 5)  (1240 261)  (1240 261)  LC_2 Logic Functioning bit
 (51 5)  (1249 261)  (1249 261)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (5 7)  (1203 263)  (1203 263)  routing T_23_16.sp4_h_l_38 <X> T_23_16.sp4_v_t_38
 (15 9)  (1213 265)  (1213 265)  routing T_23_16.tnr_op_0 <X> T_23_16.lc_trk_g2_0
 (17 9)  (1215 265)  (1215 265)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (11 10)  (1209 266)  (1209 266)  routing T_23_16.sp4_h_r_2 <X> T_23_16.sp4_v_t_45
 (12 10)  (1210 266)  (1210 266)  routing T_23_16.sp4_h_r_5 <X> T_23_16.sp4_h_l_45
 (13 10)  (1211 266)  (1211 266)  routing T_23_16.sp4_h_r_2 <X> T_23_16.sp4_v_t_45
 (21 10)  (1219 266)  (1219 266)  routing T_23_16.sp4_v_t_18 <X> T_23_16.lc_trk_g2_7
 (22 10)  (1220 266)  (1220 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (1221 266)  (1221 266)  routing T_23_16.sp4_v_t_18 <X> T_23_16.lc_trk_g2_7
 (12 11)  (1210 267)  (1210 267)  routing T_23_16.sp4_h_r_2 <X> T_23_16.sp4_v_t_45
 (13 11)  (1211 267)  (1211 267)  routing T_23_16.sp4_h_r_5 <X> T_23_16.sp4_h_l_45
 (17 11)  (1215 267)  (1215 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (4 12)  (1202 268)  (1202 268)  routing T_23_16.sp4_h_l_44 <X> T_23_16.sp4_v_b_9
 (14 12)  (1212 268)  (1212 268)  routing T_23_16.rgt_op_0 <X> T_23_16.lc_trk_g3_0
 (15 12)  (1213 268)  (1213 268)  routing T_23_16.sp4_h_r_25 <X> T_23_16.lc_trk_g3_1
 (16 12)  (1214 268)  (1214 268)  routing T_23_16.sp4_h_r_25 <X> T_23_16.lc_trk_g3_1
 (17 12)  (1215 268)  (1215 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (26 12)  (1224 268)  (1224 268)  routing T_23_16.lc_trk_g3_5 <X> T_23_16.wire_logic_cluster/lc_6/in_0
 (31 12)  (1229 268)  (1229 268)  routing T_23_16.lc_trk_g2_7 <X> T_23_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (1230 268)  (1230 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1231 268)  (1231 268)  routing T_23_16.lc_trk_g2_7 <X> T_23_16.wire_logic_cluster/lc_6/in_3
 (41 12)  (1239 268)  (1239 268)  LC_6 Logic Functioning bit
 (43 12)  (1241 268)  (1241 268)  LC_6 Logic Functioning bit
 (5 13)  (1203 269)  (1203 269)  routing T_23_16.sp4_h_l_44 <X> T_23_16.sp4_v_b_9
 (15 13)  (1213 269)  (1213 269)  routing T_23_16.rgt_op_0 <X> T_23_16.lc_trk_g3_0
 (17 13)  (1215 269)  (1215 269)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (18 13)  (1216 269)  (1216 269)  routing T_23_16.sp4_h_r_25 <X> T_23_16.lc_trk_g3_1
 (27 13)  (1225 269)  (1225 269)  routing T_23_16.lc_trk_g3_5 <X> T_23_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (1226 269)  (1226 269)  routing T_23_16.lc_trk_g3_5 <X> T_23_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 269)  (1227 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (1229 269)  (1229 269)  routing T_23_16.lc_trk_g2_7 <X> T_23_16.wire_logic_cluster/lc_6/in_3
 (40 13)  (1238 269)  (1238 269)  LC_6 Logic Functioning bit
 (42 13)  (1240 269)  (1240 269)  LC_6 Logic Functioning bit
 (51 13)  (1249 269)  (1249 269)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (1198 270)  (1198 270)  routing T_23_16.lc_trk_g2_4 <X> T_23_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (1199 270)  (1199 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (1212 270)  (1212 270)  routing T_23_16.sp4_h_r_36 <X> T_23_16.lc_trk_g3_4
 (16 14)  (1214 270)  (1214 270)  routing T_23_16.sp4_v_b_37 <X> T_23_16.lc_trk_g3_5
 (17 14)  (1215 270)  (1215 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1216 270)  (1216 270)  routing T_23_16.sp4_v_b_37 <X> T_23_16.lc_trk_g3_5
 (27 14)  (1225 270)  (1225 270)  routing T_23_16.lc_trk_g1_3 <X> T_23_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 270)  (1227 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (1229 270)  (1229 270)  routing T_23_16.lc_trk_g3_5 <X> T_23_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (1230 270)  (1230 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (1231 270)  (1231 270)  routing T_23_16.lc_trk_g3_5 <X> T_23_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (1232 270)  (1232 270)  routing T_23_16.lc_trk_g3_5 <X> T_23_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (1234 270)  (1234 270)  LC_7 Logic Functioning bit
 (38 14)  (1236 270)  (1236 270)  LC_7 Logic Functioning bit
 (53 14)  (1251 270)  (1251 270)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (1 15)  (1199 271)  (1199 271)  routing T_23_16.lc_trk_g2_4 <X> T_23_16.wire_logic_cluster/lc_7/s_r
 (15 15)  (1213 271)  (1213 271)  routing T_23_16.sp4_h_r_36 <X> T_23_16.lc_trk_g3_4
 (16 15)  (1214 271)  (1214 271)  routing T_23_16.sp4_h_r_36 <X> T_23_16.lc_trk_g3_4
 (17 15)  (1215 271)  (1215 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (18 15)  (1216 271)  (1216 271)  routing T_23_16.sp4_v_b_37 <X> T_23_16.lc_trk_g3_5
 (30 15)  (1228 271)  (1228 271)  routing T_23_16.lc_trk_g1_3 <X> T_23_16.wire_logic_cluster/lc_7/in_1
 (36 15)  (1234 271)  (1234 271)  LC_7 Logic Functioning bit
 (38 15)  (1236 271)  (1236 271)  LC_7 Logic Functioning bit


LogicTile_24_16

 (27 0)  (1279 256)  (1279 256)  routing T_24_16.lc_trk_g3_6 <X> T_24_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (1280 256)  (1280 256)  routing T_24_16.lc_trk_g3_6 <X> T_24_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 256)  (1281 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1282 256)  (1282 256)  routing T_24_16.lc_trk_g3_6 <X> T_24_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (1284 256)  (1284 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 256)  (1285 256)  routing T_24_16.lc_trk_g2_3 <X> T_24_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 256)  (1288 256)  LC_0 Logic Functioning bit
 (37 0)  (1289 256)  (1289 256)  LC_0 Logic Functioning bit
 (38 0)  (1290 256)  (1290 256)  LC_0 Logic Functioning bit
 (39 0)  (1291 256)  (1291 256)  LC_0 Logic Functioning bit
 (41 0)  (1293 256)  (1293 256)  LC_0 Logic Functioning bit
 (43 0)  (1295 256)  (1295 256)  LC_0 Logic Functioning bit
 (45 0)  (1297 256)  (1297 256)  LC_0 Logic Functioning bit
 (8 1)  (1260 257)  (1260 257)  routing T_24_16.sp4_h_l_36 <X> T_24_16.sp4_v_b_1
 (9 1)  (1261 257)  (1261 257)  routing T_24_16.sp4_h_l_36 <X> T_24_16.sp4_v_b_1
 (15 1)  (1267 257)  (1267 257)  routing T_24_16.sp4_v_t_5 <X> T_24_16.lc_trk_g0_0
 (16 1)  (1268 257)  (1268 257)  routing T_24_16.sp4_v_t_5 <X> T_24_16.lc_trk_g0_0
 (17 1)  (1269 257)  (1269 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (29 1)  (1281 257)  (1281 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (1282 257)  (1282 257)  routing T_24_16.lc_trk_g3_6 <X> T_24_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (1283 257)  (1283 257)  routing T_24_16.lc_trk_g2_3 <X> T_24_16.wire_logic_cluster/lc_0/in_3
 (36 1)  (1288 257)  (1288 257)  LC_0 Logic Functioning bit
 (38 1)  (1290 257)  (1290 257)  LC_0 Logic Functioning bit
 (45 1)  (1297 257)  (1297 257)  LC_0 Logic Functioning bit
 (0 2)  (1252 258)  (1252 258)  routing T_24_16.lc_trk_g2_0 <X> T_24_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 258)  (1254 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (5 2)  (1257 258)  (1257 258)  routing T_24_16.sp4_v_b_0 <X> T_24_16.sp4_h_l_37
 (2 3)  (1254 259)  (1254 259)  routing T_24_16.lc_trk_g2_0 <X> T_24_16.wire_logic_cluster/lc_7/clk
 (17 6)  (1269 262)  (1269 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (1270 263)  (1270 263)  routing T_24_16.sp4_r_v_b_29 <X> T_24_16.lc_trk_g1_5
 (22 8)  (1274 264)  (1274 264)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (1275 264)  (1275 264)  routing T_24_16.sp12_v_b_11 <X> T_24_16.lc_trk_g2_3
 (16 9)  (1268 265)  (1268 265)  routing T_24_16.sp12_v_b_8 <X> T_24_16.lc_trk_g2_0
 (17 9)  (1269 265)  (1269 265)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (6 12)  (1258 268)  (1258 268)  routing T_24_16.sp4_v_t_43 <X> T_24_16.sp4_v_b_9
 (5 13)  (1257 269)  (1257 269)  routing T_24_16.sp4_v_t_43 <X> T_24_16.sp4_v_b_9
 (1 14)  (1253 270)  (1253 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (1252 271)  (1252 271)  routing T_24_16.lc_trk_g1_5 <X> T_24_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (1253 271)  (1253 271)  routing T_24_16.lc_trk_g1_5 <X> T_24_16.wire_logic_cluster/lc_7/s_r
 (4 15)  (1256 271)  (1256 271)  routing T_24_16.sp4_h_r_1 <X> T_24_16.sp4_h_l_44
 (6 15)  (1258 271)  (1258 271)  routing T_24_16.sp4_h_r_1 <X> T_24_16.sp4_h_l_44
 (22 15)  (1274 271)  (1274 271)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (1275 271)  (1275 271)  routing T_24_16.sp12_v_t_21 <X> T_24_16.lc_trk_g3_6
 (25 15)  (1277 271)  (1277 271)  routing T_24_16.sp12_v_t_21 <X> T_24_16.lc_trk_g3_6


RAM_Tile_25_16

 (0 0)  (1306 256)  (1306 256)  Negative Clock bit

 (7 0)  (1313 256)  (1313 256)  Ram config bit: MEMT_bram_cbit_1

 (0 2)  (1306 258)  (1306 258)  routing T_25_16.glb_netwk_6 <X> T_25_16.wire_bram/ram/WCLK
 (1 2)  (1307 258)  (1307 258)  routing T_25_16.glb_netwk_6 <X> T_25_16.wire_bram/ram/WCLK
 (2 2)  (1308 258)  (1308 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (3 2)  (1309 258)  (1309 258)  routing T_25_16.sp12_v_t_23 <X> T_25_16.sp12_h_l_23
 (7 2)  (1313 258)  (1313 258)  Ram config bit: MEMT_bram_cbit_3

 (16 2)  (1322 258)  (1322 258)  routing T_25_16.sp12_h_l_18 <X> T_25_16.lc_trk_g0_5
 (17 2)  (1323 258)  (1323 258)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_l_18 lc_trk_g0_5
 (14 3)  (1320 259)  (1320 259)  routing T_25_16.sp4_r_v_b_28 <X> T_25_16.lc_trk_g0_4
 (17 3)  (1323 259)  (1323 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (18 3)  (1324 259)  (1324 259)  routing T_25_16.sp12_h_l_18 <X> T_25_16.lc_trk_g0_5
 (7 4)  (1313 260)  (1313 260)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_5

 (28 4)  (1334 260)  (1334 260)  routing T_25_16.lc_trk_g2_7 <X> T_25_16.wire_bram/ram/WDATA_5
 (29 4)  (1335 260)  (1335 260)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_7 wire_bram/ram/WDATA_5
 (30 4)  (1336 260)  (1336 260)  routing T_25_16.lc_trk_g2_7 <X> T_25_16.wire_bram/ram/WDATA_5
 (38 4)  (1344 260)  (1344 260)  Enable bit of Mux _out_links/OutMux2_2 => wire_bram/ram/RDATA_5 sp4_v_t_25
 (7 5)  (1313 261)  (1313 261)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_4

 (30 5)  (1336 261)  (1336 261)  routing T_25_16.lc_trk_g2_7 <X> T_25_16.wire_bram/ram/WDATA_5
 (5 6)  (1311 262)  (1311 262)  routing T_25_16.sp4_v_t_44 <X> T_25_16.sp4_h_l_38
 (7 6)  (1313 262)  (1313 262)  Cascade buffer Enable bit: MEMT_LC07_inmux02_bram_cbit_7

 (4 7)  (1310 263)  (1310 263)  routing T_25_16.sp4_v_t_44 <X> T_25_16.sp4_h_l_38
 (6 7)  (1312 263)  (1312 263)  routing T_25_16.sp4_v_t_44 <X> T_25_16.sp4_h_l_38
 (7 7)  (1313 263)  (1313 263)  Cascade bit: MEMT_LC07_inmux02_bram_cbit_6

 (22 10)  (1328 266)  (1328 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (1329 266)  (1329 266)  routing T_25_16.sp4_v_b_47 <X> T_25_16.lc_trk_g2_7
 (24 10)  (1330 266)  (1330 266)  routing T_25_16.sp4_v_b_47 <X> T_25_16.lc_trk_g2_7
 (29 12)  (1335 268)  (1335 268)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g0_5 wire_bram/ram/WDATA_1
 (30 12)  (1336 268)  (1336 268)  routing T_25_16.lc_trk_g0_5 <X> T_25_16.wire_bram/ram/WDATA_1
 (36 13)  (1342 269)  (1342 269)  Enable bit of Mux _out_links/OutMux6_6 => wire_bram/ram/RDATA_1 sp4_h_r_12
 (1 14)  (1307 270)  (1307 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (8 14)  (1314 270)  (1314 270)  routing T_25_16.sp4_v_t_41 <X> T_25_16.sp4_h_l_47
 (9 14)  (1315 270)  (1315 270)  routing T_25_16.sp4_v_t_41 <X> T_25_16.sp4_h_l_47
 (10 14)  (1316 270)  (1316 270)  routing T_25_16.sp4_v_t_41 <X> T_25_16.sp4_h_l_47
 (1 15)  (1307 271)  (1307 271)  routing T_25_16.lc_trk_g0_4 <X> T_25_16.wire_bram/ram/WE


LogicTile_26_16

 (16 0)  (1364 256)  (1364 256)  routing T_26_16.sp4_v_b_1 <X> T_26_16.lc_trk_g0_1
 (17 0)  (1365 256)  (1365 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (1366 256)  (1366 256)  routing T_26_16.sp4_v_b_1 <X> T_26_16.lc_trk_g0_1
 (0 2)  (1348 258)  (1348 258)  routing T_26_16.lc_trk_g3_1 <X> T_26_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1350 258)  (1350 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (1348 259)  (1348 259)  routing T_26_16.lc_trk_g3_1 <X> T_26_16.wire_logic_cluster/lc_7/clk
 (2 3)  (1350 259)  (1350 259)  routing T_26_16.lc_trk_g3_1 <X> T_26_16.wire_logic_cluster/lc_7/clk
 (9 3)  (1357 259)  (1357 259)  routing T_26_16.sp4_v_b_1 <X> T_26_16.sp4_v_t_36
 (10 11)  (1358 267)  (1358 267)  routing T_26_16.sp4_h_l_39 <X> T_26_16.sp4_v_t_42
 (15 12)  (1363 268)  (1363 268)  routing T_26_16.sp4_h_r_41 <X> T_26_16.lc_trk_g3_1
 (16 12)  (1364 268)  (1364 268)  routing T_26_16.sp4_h_r_41 <X> T_26_16.lc_trk_g3_1
 (17 12)  (1365 268)  (1365 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (1366 268)  (1366 268)  routing T_26_16.sp4_h_r_41 <X> T_26_16.lc_trk_g3_1
 (18 13)  (1366 269)  (1366 269)  routing T_26_16.sp4_h_r_41 <X> T_26_16.lc_trk_g3_1
 (0 14)  (1348 270)  (1348 270)  routing T_26_16.lc_trk_g3_5 <X> T_26_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (1349 270)  (1349 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (1363 270)  (1363 270)  routing T_26_16.sp4_h_l_24 <X> T_26_16.lc_trk_g3_5
 (16 14)  (1364 270)  (1364 270)  routing T_26_16.sp4_h_l_24 <X> T_26_16.lc_trk_g3_5
 (17 14)  (1365 270)  (1365 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (1366 270)  (1366 270)  routing T_26_16.sp4_h_l_24 <X> T_26_16.lc_trk_g3_5
 (36 14)  (1384 270)  (1384 270)  LC_7 Logic Functioning bit
 (38 14)  (1386 270)  (1386 270)  LC_7 Logic Functioning bit
 (41 14)  (1389 270)  (1389 270)  LC_7 Logic Functioning bit
 (43 14)  (1391 270)  (1391 270)  LC_7 Logic Functioning bit
 (45 14)  (1393 270)  (1393 270)  LC_7 Logic Functioning bit
 (51 14)  (1399 270)  (1399 270)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (1348 271)  (1348 271)  routing T_26_16.lc_trk_g3_5 <X> T_26_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (1349 271)  (1349 271)  routing T_26_16.lc_trk_g3_5 <X> T_26_16.wire_logic_cluster/lc_7/s_r
 (12 15)  (1360 271)  (1360 271)  routing T_26_16.sp4_h_l_46 <X> T_26_16.sp4_v_t_46
 (29 15)  (1377 271)  (1377 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (37 15)  (1385 271)  (1385 271)  LC_7 Logic Functioning bit
 (39 15)  (1387 271)  (1387 271)  LC_7 Logic Functioning bit
 (40 15)  (1388 271)  (1388 271)  LC_7 Logic Functioning bit
 (42 15)  (1390 271)  (1390 271)  LC_7 Logic Functioning bit
 (44 15)  (1392 271)  (1392 271)  LC_7 Logic Functioning bit
 (45 15)  (1393 271)  (1393 271)  LC_7 Logic Functioning bit


LogicTile_27_16

 (5 2)  (1407 258)  (1407 258)  routing T_27_16.sp4_v_b_0 <X> T_27_16.sp4_h_l_37
 (8 6)  (1410 262)  (1410 262)  routing T_27_16.sp4_v_t_41 <X> T_27_16.sp4_h_l_41
 (9 6)  (1411 262)  (1411 262)  routing T_27_16.sp4_v_t_41 <X> T_27_16.sp4_h_l_41


IO_Tile_33_16

 (17 3)  (1743 259)  (1743 259)  IOB_0 IO Functioning bit
 (17 13)  (1743 269)  (1743 269)  IOB_1 IO Functioning bit


LogicTile_1_15

 (3 14)  (21 254)  (21 254)  routing T_1_15.sp12_h_r_1 <X> T_1_15.sp12_v_t_22
 (3 15)  (21 255)  (21 255)  routing T_1_15.sp12_h_r_1 <X> T_1_15.sp12_v_t_22


LogicTile_4_15

 (19 2)  (199 242)  (199 242)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_7_15

 (21 0)  (363 240)  (363 240)  routing T_7_15.wire_logic_cluster/lc_3/out <X> T_7_15.lc_trk_g0_3
 (22 0)  (364 240)  (364 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (5 1)  (347 241)  (347 241)  routing T_7_15.sp4_h_r_0 <X> T_7_15.sp4_v_b_0
 (0 2)  (342 242)  (342 242)  routing T_7_15.glb_netwk_6 <X> T_7_15.wire_logic_cluster/lc_7/clk
 (1 2)  (343 242)  (343 242)  routing T_7_15.glb_netwk_6 <X> T_7_15.wire_logic_cluster/lc_7/clk
 (2 2)  (344 242)  (344 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (369 242)  (369 242)  routing T_7_15.lc_trk_g1_3 <X> T_7_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 242)  (371 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (374 242)  (374 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 242)  (375 242)  routing T_7_15.lc_trk_g3_1 <X> T_7_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (376 242)  (376 242)  routing T_7_15.lc_trk_g3_1 <X> T_7_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 242)  (378 242)  LC_1 Logic Functioning bit
 (38 2)  (380 242)  (380 242)  LC_1 Logic Functioning bit
 (39 2)  (381 242)  (381 242)  LC_1 Logic Functioning bit
 (40 2)  (382 242)  (382 242)  LC_1 Logic Functioning bit
 (41 2)  (383 242)  (383 242)  LC_1 Logic Functioning bit
 (43 2)  (385 242)  (385 242)  LC_1 Logic Functioning bit
 (27 3)  (369 243)  (369 243)  routing T_7_15.lc_trk_g1_0 <X> T_7_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 243)  (371 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (372 243)  (372 243)  routing T_7_15.lc_trk_g1_3 <X> T_7_15.wire_logic_cluster/lc_1/in_1
 (32 3)  (374 243)  (374 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (375 243)  (375 243)  routing T_7_15.lc_trk_g3_0 <X> T_7_15.input_2_1
 (34 3)  (376 243)  (376 243)  routing T_7_15.lc_trk_g3_0 <X> T_7_15.input_2_1
 (36 3)  (378 243)  (378 243)  LC_1 Logic Functioning bit
 (38 3)  (380 243)  (380 243)  LC_1 Logic Functioning bit
 (40 3)  (382 243)  (382 243)  LC_1 Logic Functioning bit
 (41 3)  (383 243)  (383 243)  LC_1 Logic Functioning bit
 (42 3)  (384 243)  (384 243)  LC_1 Logic Functioning bit
 (43 3)  (385 243)  (385 243)  LC_1 Logic Functioning bit
 (0 4)  (342 244)  (342 244)  routing T_7_15.lc_trk_g2_2 <X> T_7_15.wire_logic_cluster/lc_7/cen
 (1 4)  (343 244)  (343 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (15 4)  (357 244)  (357 244)  routing T_7_15.bot_op_1 <X> T_7_15.lc_trk_g1_1
 (17 4)  (359 244)  (359 244)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (363 244)  (363 244)  routing T_7_15.wire_logic_cluster/lc_3/out <X> T_7_15.lc_trk_g1_3
 (22 4)  (364 244)  (364 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (36 4)  (378 244)  (378 244)  LC_2 Logic Functioning bit
 (37 4)  (379 244)  (379 244)  LC_2 Logic Functioning bit
 (39 4)  (381 244)  (381 244)  LC_2 Logic Functioning bit
 (40 4)  (382 244)  (382 244)  LC_2 Logic Functioning bit
 (42 4)  (384 244)  (384 244)  LC_2 Logic Functioning bit
 (43 4)  (385 244)  (385 244)  LC_2 Logic Functioning bit
 (50 4)  (392 244)  (392 244)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (343 245)  (343 245)  routing T_7_15.lc_trk_g2_2 <X> T_7_15.wire_logic_cluster/lc_7/cen
 (15 5)  (357 245)  (357 245)  routing T_7_15.bot_op_0 <X> T_7_15.lc_trk_g1_0
 (17 5)  (359 245)  (359 245)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (27 5)  (369 245)  (369 245)  routing T_7_15.lc_trk_g1_1 <X> T_7_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 245)  (371 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (36 5)  (378 245)  (378 245)  LC_2 Logic Functioning bit
 (37 5)  (379 245)  (379 245)  LC_2 Logic Functioning bit
 (38 5)  (380 245)  (380 245)  LC_2 Logic Functioning bit
 (41 5)  (383 245)  (383 245)  LC_2 Logic Functioning bit
 (42 5)  (384 245)  (384 245)  LC_2 Logic Functioning bit
 (43 5)  (385 245)  (385 245)  LC_2 Logic Functioning bit
 (27 6)  (369 246)  (369 246)  routing T_7_15.lc_trk_g1_1 <X> T_7_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 246)  (371 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (373 246)  (373 246)  routing T_7_15.lc_trk_g3_7 <X> T_7_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 246)  (374 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 246)  (375 246)  routing T_7_15.lc_trk_g3_7 <X> T_7_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (376 246)  (376 246)  routing T_7_15.lc_trk_g3_7 <X> T_7_15.wire_logic_cluster/lc_3/in_3
 (37 6)  (379 246)  (379 246)  LC_3 Logic Functioning bit
 (38 6)  (380 246)  (380 246)  LC_3 Logic Functioning bit
 (39 6)  (381 246)  (381 246)  LC_3 Logic Functioning bit
 (42 6)  (384 246)  (384 246)  LC_3 Logic Functioning bit
 (45 6)  (387 246)  (387 246)  LC_3 Logic Functioning bit
 (47 6)  (389 246)  (389 246)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (48 6)  (390 246)  (390 246)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (53 6)  (395 246)  (395 246)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (26 7)  (368 247)  (368 247)  routing T_7_15.lc_trk_g0_3 <X> T_7_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 247)  (371 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (373 247)  (373 247)  routing T_7_15.lc_trk_g3_7 <X> T_7_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (374 247)  (374 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (376 247)  (376 247)  routing T_7_15.lc_trk_g1_0 <X> T_7_15.input_2_3
 (38 7)  (380 247)  (380 247)  LC_3 Logic Functioning bit
 (39 7)  (381 247)  (381 247)  LC_3 Logic Functioning bit
 (51 7)  (393 247)  (393 247)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (25 8)  (367 248)  (367 248)  routing T_7_15.wire_logic_cluster/lc_2/out <X> T_7_15.lc_trk_g2_2
 (22 9)  (364 249)  (364 249)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 10)  (369 250)  (369 250)  routing T_7_15.lc_trk_g1_1 <X> T_7_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 250)  (371 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (374 250)  (374 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 250)  (375 250)  routing T_7_15.lc_trk_g3_1 <X> T_7_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (376 250)  (376 250)  routing T_7_15.lc_trk_g3_1 <X> T_7_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (378 250)  (378 250)  LC_5 Logic Functioning bit
 (38 10)  (380 250)  (380 250)  LC_5 Logic Functioning bit
 (40 10)  (382 250)  (382 250)  LC_5 Logic Functioning bit
 (42 10)  (384 250)  (384 250)  LC_5 Logic Functioning bit
 (27 11)  (369 251)  (369 251)  routing T_7_15.lc_trk_g1_0 <X> T_7_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 251)  (371 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (374 251)  (374 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (375 251)  (375 251)  routing T_7_15.lc_trk_g3_0 <X> T_7_15.input_2_5
 (34 11)  (376 251)  (376 251)  routing T_7_15.lc_trk_g3_0 <X> T_7_15.input_2_5
 (36 11)  (378 251)  (378 251)  LC_5 Logic Functioning bit
 (43 11)  (385 251)  (385 251)  LC_5 Logic Functioning bit
 (17 12)  (359 252)  (359 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (36 12)  (378 252)  (378 252)  LC_6 Logic Functioning bit
 (38 12)  (380 252)  (380 252)  LC_6 Logic Functioning bit
 (39 12)  (381 252)  (381 252)  LC_6 Logic Functioning bit
 (40 12)  (382 252)  (382 252)  LC_6 Logic Functioning bit
 (41 12)  (383 252)  (383 252)  LC_6 Logic Functioning bit
 (43 12)  (385 252)  (385 252)  LC_6 Logic Functioning bit
 (50 12)  (392 252)  (392 252)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (393 252)  (393 252)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (17 13)  (359 253)  (359 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (360 253)  (360 253)  routing T_7_15.sp4_r_v_b_41 <X> T_7_15.lc_trk_g3_1
 (26 13)  (368 253)  (368 253)  routing T_7_15.lc_trk_g1_3 <X> T_7_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (369 253)  (369 253)  routing T_7_15.lc_trk_g1_3 <X> T_7_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 253)  (371 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (37 13)  (379 253)  (379 253)  LC_6 Logic Functioning bit
 (38 13)  (380 253)  (380 253)  LC_6 Logic Functioning bit
 (39 13)  (381 253)  (381 253)  LC_6 Logic Functioning bit
 (40 13)  (382 253)  (382 253)  LC_6 Logic Functioning bit
 (41 13)  (383 253)  (383 253)  LC_6 Logic Functioning bit
 (42 13)  (384 253)  (384 253)  LC_6 Logic Functioning bit
 (21 14)  (363 254)  (363 254)  routing T_7_15.bnl_op_7 <X> T_7_15.lc_trk_g3_7
 (22 14)  (364 254)  (364 254)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (27 14)  (369 254)  (369 254)  routing T_7_15.lc_trk_g1_3 <X> T_7_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 254)  (371 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (374 254)  (374 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (376 254)  (376 254)  routing T_7_15.lc_trk_g1_1 <X> T_7_15.wire_logic_cluster/lc_7/in_3
 (39 14)  (381 254)  (381 254)  LC_7 Logic Functioning bit
 (21 15)  (363 255)  (363 255)  routing T_7_15.bnl_op_7 <X> T_7_15.lc_trk_g3_7
 (27 15)  (369 255)  (369 255)  routing T_7_15.lc_trk_g1_0 <X> T_7_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 255)  (371 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (372 255)  (372 255)  routing T_7_15.lc_trk_g1_3 <X> T_7_15.wire_logic_cluster/lc_7/in_1
 (32 15)  (374 255)  (374 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (375 255)  (375 255)  routing T_7_15.lc_trk_g3_0 <X> T_7_15.input_2_7
 (34 15)  (376 255)  (376 255)  routing T_7_15.lc_trk_g3_0 <X> T_7_15.input_2_7
 (40 15)  (382 255)  (382 255)  LC_7 Logic Functioning bit
 (42 15)  (384 255)  (384 255)  LC_7 Logic Functioning bit
 (48 15)  (390 255)  (390 255)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (393 255)  (393 255)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_9_15

 (17 0)  (455 240)  (455 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (0 2)  (438 242)  (438 242)  routing T_9_15.glb_netwk_6 <X> T_9_15.wire_logic_cluster/lc_7/clk
 (1 2)  (439 242)  (439 242)  routing T_9_15.glb_netwk_6 <X> T_9_15.wire_logic_cluster/lc_7/clk
 (2 2)  (440 242)  (440 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (459 242)  (459 242)  routing T_9_15.sp4_h_l_10 <X> T_9_15.lc_trk_g0_7
 (22 2)  (460 242)  (460 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (461 242)  (461 242)  routing T_9_15.sp4_h_l_10 <X> T_9_15.lc_trk_g0_7
 (24 2)  (462 242)  (462 242)  routing T_9_15.sp4_h_l_10 <X> T_9_15.lc_trk_g0_7
 (21 3)  (459 243)  (459 243)  routing T_9_15.sp4_h_l_10 <X> T_9_15.lc_trk_g0_7
 (0 4)  (438 244)  (438 244)  routing T_9_15.lc_trk_g2_2 <X> T_9_15.wire_logic_cluster/lc_7/cen
 (1 4)  (439 244)  (439 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (439 245)  (439 245)  routing T_9_15.lc_trk_g2_2 <X> T_9_15.wire_logic_cluster/lc_7/cen
 (25 8)  (463 248)  (463 248)  routing T_9_15.sp4_h_r_34 <X> T_9_15.lc_trk_g2_2
 (29 8)  (467 248)  (467 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (469 248)  (469 248)  routing T_9_15.lc_trk_g0_7 <X> T_9_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 248)  (470 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (40 8)  (478 248)  (478 248)  LC_4 Logic Functioning bit
 (42 8)  (480 248)  (480 248)  LC_4 Logic Functioning bit
 (45 8)  (483 248)  (483 248)  LC_4 Logic Functioning bit
 (46 8)  (484 248)  (484 248)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (14 9)  (452 249)  (452 249)  routing T_9_15.sp12_v_b_16 <X> T_9_15.lc_trk_g2_0
 (16 9)  (454 249)  (454 249)  routing T_9_15.sp12_v_b_16 <X> T_9_15.lc_trk_g2_0
 (17 9)  (455 249)  (455 249)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (22 9)  (460 249)  (460 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (461 249)  (461 249)  routing T_9_15.sp4_h_r_34 <X> T_9_15.lc_trk_g2_2
 (24 9)  (462 249)  (462 249)  routing T_9_15.sp4_h_r_34 <X> T_9_15.lc_trk_g2_2
 (28 9)  (466 249)  (466 249)  routing T_9_15.lc_trk_g2_0 <X> T_9_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 249)  (467 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 249)  (469 249)  routing T_9_15.lc_trk_g0_7 <X> T_9_15.wire_logic_cluster/lc_4/in_3
 (36 9)  (474 249)  (474 249)  LC_4 Logic Functioning bit
 (38 9)  (476 249)  (476 249)  LC_4 Logic Functioning bit
 (40 9)  (478 249)  (478 249)  LC_4 Logic Functioning bit
 (41 9)  (479 249)  (479 249)  LC_4 Logic Functioning bit
 (42 9)  (480 249)  (480 249)  LC_4 Logic Functioning bit
 (43 9)  (481 249)  (481 249)  LC_4 Logic Functioning bit


LogicTile_10_15

 (17 0)  (509 240)  (509 240)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (510 240)  (510 240)  routing T_10_15.wire_logic_cluster/lc_1/out <X> T_10_15.lc_trk_g0_1
 (21 0)  (513 240)  (513 240)  routing T_10_15.wire_logic_cluster/lc_3/out <X> T_10_15.lc_trk_g0_3
 (22 0)  (514 240)  (514 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (492 242)  (492 242)  routing T_10_15.lc_trk_g3_1 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (2 2)  (494 242)  (494 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (27 2)  (519 242)  (519 242)  routing T_10_15.lc_trk_g3_5 <X> T_10_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 242)  (520 242)  routing T_10_15.lc_trk_g3_5 <X> T_10_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 242)  (521 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 242)  (522 242)  routing T_10_15.lc_trk_g3_5 <X> T_10_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (523 242)  (523 242)  routing T_10_15.lc_trk_g1_7 <X> T_10_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 242)  (524 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 242)  (526 242)  routing T_10_15.lc_trk_g1_7 <X> T_10_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (527 242)  (527 242)  routing T_10_15.lc_trk_g3_6 <X> T_10_15.input_2_1
 (37 2)  (529 242)  (529 242)  LC_1 Logic Functioning bit
 (41 2)  (533 242)  (533 242)  LC_1 Logic Functioning bit
 (43 2)  (535 242)  (535 242)  LC_1 Logic Functioning bit
 (45 2)  (537 242)  (537 242)  LC_1 Logic Functioning bit
 (0 3)  (492 243)  (492 243)  routing T_10_15.lc_trk_g3_1 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (2 3)  (494 243)  (494 243)  routing T_10_15.lc_trk_g3_1 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (29 3)  (521 243)  (521 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 243)  (523 243)  routing T_10_15.lc_trk_g1_7 <X> T_10_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (524 243)  (524 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (525 243)  (525 243)  routing T_10_15.lc_trk_g3_6 <X> T_10_15.input_2_1
 (34 3)  (526 243)  (526 243)  routing T_10_15.lc_trk_g3_6 <X> T_10_15.input_2_1
 (35 3)  (527 243)  (527 243)  routing T_10_15.lc_trk_g3_6 <X> T_10_15.input_2_1
 (37 3)  (529 243)  (529 243)  LC_1 Logic Functioning bit
 (40 3)  (532 243)  (532 243)  LC_1 Logic Functioning bit
 (42 3)  (534 243)  (534 243)  LC_1 Logic Functioning bit
 (8 4)  (500 244)  (500 244)  routing T_10_15.sp4_v_b_4 <X> T_10_15.sp4_h_r_4
 (9 4)  (501 244)  (501 244)  routing T_10_15.sp4_v_b_4 <X> T_10_15.sp4_h_r_4
 (27 4)  (519 244)  (519 244)  routing T_10_15.lc_trk_g1_6 <X> T_10_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 244)  (521 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 244)  (522 244)  routing T_10_15.lc_trk_g1_6 <X> T_10_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (524 244)  (524 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 244)  (526 244)  routing T_10_15.lc_trk_g1_0 <X> T_10_15.wire_logic_cluster/lc_2/in_3
 (43 4)  (535 244)  (535 244)  LC_2 Logic Functioning bit
 (45 4)  (537 244)  (537 244)  LC_2 Logic Functioning bit
 (15 5)  (507 245)  (507 245)  routing T_10_15.sp4_v_t_5 <X> T_10_15.lc_trk_g1_0
 (16 5)  (508 245)  (508 245)  routing T_10_15.sp4_v_t_5 <X> T_10_15.lc_trk_g1_0
 (17 5)  (509 245)  (509 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (26 5)  (518 245)  (518 245)  routing T_10_15.lc_trk_g2_2 <X> T_10_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 245)  (520 245)  routing T_10_15.lc_trk_g2_2 <X> T_10_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 245)  (521 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 245)  (522 245)  routing T_10_15.lc_trk_g1_6 <X> T_10_15.wire_logic_cluster/lc_2/in_1
 (32 5)  (524 245)  (524 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (525 245)  (525 245)  routing T_10_15.lc_trk_g3_3 <X> T_10_15.input_2_2
 (34 5)  (526 245)  (526 245)  routing T_10_15.lc_trk_g3_3 <X> T_10_15.input_2_2
 (35 5)  (527 245)  (527 245)  routing T_10_15.lc_trk_g3_3 <X> T_10_15.input_2_2
 (37 5)  (529 245)  (529 245)  LC_2 Logic Functioning bit
 (39 5)  (531 245)  (531 245)  LC_2 Logic Functioning bit
 (40 5)  (532 245)  (532 245)  LC_2 Logic Functioning bit
 (42 5)  (534 245)  (534 245)  LC_2 Logic Functioning bit
 (43 5)  (535 245)  (535 245)  LC_2 Logic Functioning bit
 (51 5)  (543 245)  (543 245)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (506 246)  (506 246)  routing T_10_15.wire_logic_cluster/lc_4/out <X> T_10_15.lc_trk_g1_4
 (22 6)  (514 246)  (514 246)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (516 246)  (516 246)  routing T_10_15.top_op_7 <X> T_10_15.lc_trk_g1_7
 (25 6)  (517 246)  (517 246)  routing T_10_15.bnr_op_6 <X> T_10_15.lc_trk_g1_6
 (27 6)  (519 246)  (519 246)  routing T_10_15.lc_trk_g3_5 <X> T_10_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 246)  (520 246)  routing T_10_15.lc_trk_g3_5 <X> T_10_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 246)  (521 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 246)  (522 246)  routing T_10_15.lc_trk_g3_5 <X> T_10_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (523 246)  (523 246)  routing T_10_15.lc_trk_g1_7 <X> T_10_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 246)  (524 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 246)  (526 246)  routing T_10_15.lc_trk_g1_7 <X> T_10_15.wire_logic_cluster/lc_3/in_3
 (35 6)  (527 246)  (527 246)  routing T_10_15.lc_trk_g1_4 <X> T_10_15.input_2_3
 (37 6)  (529 246)  (529 246)  LC_3 Logic Functioning bit
 (41 6)  (533 246)  (533 246)  LC_3 Logic Functioning bit
 (43 6)  (535 246)  (535 246)  LC_3 Logic Functioning bit
 (45 6)  (537 246)  (537 246)  LC_3 Logic Functioning bit
 (17 7)  (509 247)  (509 247)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (513 247)  (513 247)  routing T_10_15.top_op_7 <X> T_10_15.lc_trk_g1_7
 (22 7)  (514 247)  (514 247)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (517 247)  (517 247)  routing T_10_15.bnr_op_6 <X> T_10_15.lc_trk_g1_6
 (26 7)  (518 247)  (518 247)  routing T_10_15.lc_trk_g0_3 <X> T_10_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 247)  (521 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 247)  (523 247)  routing T_10_15.lc_trk_g1_7 <X> T_10_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (524 247)  (524 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (526 247)  (526 247)  routing T_10_15.lc_trk_g1_4 <X> T_10_15.input_2_3
 (37 7)  (529 247)  (529 247)  LC_3 Logic Functioning bit
 (40 7)  (532 247)  (532 247)  LC_3 Logic Functioning bit
 (42 7)  (534 247)  (534 247)  LC_3 Logic Functioning bit
 (25 8)  (517 248)  (517 248)  routing T_10_15.wire_logic_cluster/lc_2/out <X> T_10_15.lc_trk_g2_2
 (26 8)  (518 248)  (518 248)  routing T_10_15.lc_trk_g1_7 <X> T_10_15.wire_logic_cluster/lc_4/in_0
 (28 8)  (520 248)  (520 248)  routing T_10_15.lc_trk_g2_5 <X> T_10_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 248)  (521 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 248)  (522 248)  routing T_10_15.lc_trk_g2_5 <X> T_10_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 248)  (523 248)  routing T_10_15.lc_trk_g1_4 <X> T_10_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 248)  (524 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 248)  (526 248)  routing T_10_15.lc_trk_g1_4 <X> T_10_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (527 248)  (527 248)  routing T_10_15.lc_trk_g3_5 <X> T_10_15.input_2_4
 (37 8)  (529 248)  (529 248)  LC_4 Logic Functioning bit
 (38 8)  (530 248)  (530 248)  LC_4 Logic Functioning bit
 (39 8)  (531 248)  (531 248)  LC_4 Logic Functioning bit
 (41 8)  (533 248)  (533 248)  LC_4 Logic Functioning bit
 (45 8)  (537 248)  (537 248)  LC_4 Logic Functioning bit
 (22 9)  (514 249)  (514 249)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (518 249)  (518 249)  routing T_10_15.lc_trk_g1_7 <X> T_10_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (519 249)  (519 249)  routing T_10_15.lc_trk_g1_7 <X> T_10_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 249)  (521 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (524 249)  (524 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (525 249)  (525 249)  routing T_10_15.lc_trk_g3_5 <X> T_10_15.input_2_4
 (34 9)  (526 249)  (526 249)  routing T_10_15.lc_trk_g3_5 <X> T_10_15.input_2_4
 (36 9)  (528 249)  (528 249)  LC_4 Logic Functioning bit
 (38 9)  (530 249)  (530 249)  LC_4 Logic Functioning bit
 (17 10)  (509 250)  (509 250)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (510 250)  (510 250)  routing T_10_15.wire_logic_cluster/lc_5/out <X> T_10_15.lc_trk_g2_5
 (26 10)  (518 250)  (518 250)  routing T_10_15.lc_trk_g2_5 <X> T_10_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (519 250)  (519 250)  routing T_10_15.lc_trk_g3_5 <X> T_10_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 250)  (520 250)  routing T_10_15.lc_trk_g3_5 <X> T_10_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 250)  (521 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 250)  (522 250)  routing T_10_15.lc_trk_g3_5 <X> T_10_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (523 250)  (523 250)  routing T_10_15.lc_trk_g1_7 <X> T_10_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 250)  (524 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 250)  (526 250)  routing T_10_15.lc_trk_g1_7 <X> T_10_15.wire_logic_cluster/lc_5/in_3
 (37 10)  (529 250)  (529 250)  LC_5 Logic Functioning bit
 (41 10)  (533 250)  (533 250)  LC_5 Logic Functioning bit
 (43 10)  (535 250)  (535 250)  LC_5 Logic Functioning bit
 (45 10)  (537 250)  (537 250)  LC_5 Logic Functioning bit
 (28 11)  (520 251)  (520 251)  routing T_10_15.lc_trk_g2_5 <X> T_10_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 251)  (521 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (523 251)  (523 251)  routing T_10_15.lc_trk_g1_7 <X> T_10_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (524 251)  (524 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (525 251)  (525 251)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.input_2_5
 (34 11)  (526 251)  (526 251)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.input_2_5
 (35 11)  (527 251)  (527 251)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.input_2_5
 (37 11)  (529 251)  (529 251)  LC_5 Logic Functioning bit
 (40 11)  (532 251)  (532 251)  LC_5 Logic Functioning bit
 (42 11)  (534 251)  (534 251)  LC_5 Logic Functioning bit
 (17 12)  (509 252)  (509 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (514 252)  (514 252)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (516 252)  (516 252)  routing T_10_15.tnl_op_3 <X> T_10_15.lc_trk_g3_3
 (25 12)  (517 252)  (517 252)  routing T_10_15.sp4_v_t_23 <X> T_10_15.lc_trk_g3_2
 (26 12)  (518 252)  (518 252)  routing T_10_15.lc_trk_g1_7 <X> T_10_15.wire_logic_cluster/lc_6/in_0
 (29 12)  (521 252)  (521 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 252)  (523 252)  routing T_10_15.lc_trk_g3_6 <X> T_10_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 252)  (524 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 252)  (525 252)  routing T_10_15.lc_trk_g3_6 <X> T_10_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 252)  (526 252)  routing T_10_15.lc_trk_g3_6 <X> T_10_15.wire_logic_cluster/lc_6/in_3
 (35 12)  (527 252)  (527 252)  routing T_10_15.lc_trk_g3_5 <X> T_10_15.input_2_6
 (37 12)  (529 252)  (529 252)  LC_6 Logic Functioning bit
 (38 12)  (530 252)  (530 252)  LC_6 Logic Functioning bit
 (39 12)  (531 252)  (531 252)  LC_6 Logic Functioning bit
 (41 12)  (533 252)  (533 252)  LC_6 Logic Functioning bit
 (45 12)  (537 252)  (537 252)  LC_6 Logic Functioning bit
 (13 13)  (505 253)  (505 253)  routing T_10_15.sp4_v_t_43 <X> T_10_15.sp4_h_r_11
 (18 13)  (510 253)  (510 253)  routing T_10_15.sp4_r_v_b_41 <X> T_10_15.lc_trk_g3_1
 (21 13)  (513 253)  (513 253)  routing T_10_15.tnl_op_3 <X> T_10_15.lc_trk_g3_3
 (22 13)  (514 253)  (514 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (515 253)  (515 253)  routing T_10_15.sp4_v_t_23 <X> T_10_15.lc_trk_g3_2
 (25 13)  (517 253)  (517 253)  routing T_10_15.sp4_v_t_23 <X> T_10_15.lc_trk_g3_2
 (26 13)  (518 253)  (518 253)  routing T_10_15.lc_trk_g1_7 <X> T_10_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 253)  (519 253)  routing T_10_15.lc_trk_g1_7 <X> T_10_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 253)  (521 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 253)  (522 253)  routing T_10_15.lc_trk_g0_3 <X> T_10_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 253)  (523 253)  routing T_10_15.lc_trk_g3_6 <X> T_10_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 253)  (524 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (525 253)  (525 253)  routing T_10_15.lc_trk_g3_5 <X> T_10_15.input_2_6
 (34 13)  (526 253)  (526 253)  routing T_10_15.lc_trk_g3_5 <X> T_10_15.input_2_6
 (36 13)  (528 253)  (528 253)  LC_6 Logic Functioning bit
 (38 13)  (530 253)  (530 253)  LC_6 Logic Functioning bit
 (16 14)  (508 254)  (508 254)  routing T_10_15.sp12_v_b_21 <X> T_10_15.lc_trk_g3_5
 (17 14)  (509 254)  (509 254)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (25 14)  (517 254)  (517 254)  routing T_10_15.wire_logic_cluster/lc_6/out <X> T_10_15.lc_trk_g3_6
 (18 15)  (510 255)  (510 255)  routing T_10_15.sp12_v_b_21 <X> T_10_15.lc_trk_g3_5
 (22 15)  (514 255)  (514 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_11_15

 (14 0)  (560 240)  (560 240)  routing T_11_15.wire_logic_cluster/lc_0/out <X> T_11_15.lc_trk_g0_0
 (15 0)  (561 240)  (561 240)  routing T_11_15.lft_op_1 <X> T_11_15.lc_trk_g0_1
 (17 0)  (563 240)  (563 240)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (564 240)  (564 240)  routing T_11_15.lft_op_1 <X> T_11_15.lc_trk_g0_1
 (26 0)  (572 240)  (572 240)  routing T_11_15.lc_trk_g1_7 <X> T_11_15.wire_logic_cluster/lc_0/in_0
 (29 0)  (575 240)  (575 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 240)  (578 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 240)  (579 240)  routing T_11_15.lc_trk_g3_2 <X> T_11_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 240)  (580 240)  routing T_11_15.lc_trk_g3_2 <X> T_11_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 240)  (582 240)  LC_0 Logic Functioning bit
 (37 0)  (583 240)  (583 240)  LC_0 Logic Functioning bit
 (38 0)  (584 240)  (584 240)  LC_0 Logic Functioning bit
 (41 0)  (587 240)  (587 240)  LC_0 Logic Functioning bit
 (43 0)  (589 240)  (589 240)  LC_0 Logic Functioning bit
 (45 0)  (591 240)  (591 240)  LC_0 Logic Functioning bit
 (17 1)  (563 241)  (563 241)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (568 241)  (568 241)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (570 241)  (570 241)  routing T_11_15.bot_op_2 <X> T_11_15.lc_trk_g0_2
 (26 1)  (572 241)  (572 241)  routing T_11_15.lc_trk_g1_7 <X> T_11_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 241)  (573 241)  routing T_11_15.lc_trk_g1_7 <X> T_11_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 241)  (575 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 241)  (577 241)  routing T_11_15.lc_trk_g3_2 <X> T_11_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 241)  (578 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (579 241)  (579 241)  routing T_11_15.lc_trk_g2_0 <X> T_11_15.input_2_0
 (36 1)  (582 241)  (582 241)  LC_0 Logic Functioning bit
 (0 2)  (546 242)  (546 242)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (2 2)  (548 242)  (548 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (14 2)  (560 242)  (560 242)  routing T_11_15.sp4_h_l_1 <X> T_11_15.lc_trk_g0_4
 (26 2)  (572 242)  (572 242)  routing T_11_15.lc_trk_g3_6 <X> T_11_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 242)  (573 242)  routing T_11_15.lc_trk_g1_5 <X> T_11_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 242)  (575 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 242)  (576 242)  routing T_11_15.lc_trk_g1_5 <X> T_11_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 242)  (578 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 242)  (580 242)  routing T_11_15.lc_trk_g1_3 <X> T_11_15.wire_logic_cluster/lc_1/in_3
 (37 2)  (583 242)  (583 242)  LC_1 Logic Functioning bit
 (38 2)  (584 242)  (584 242)  LC_1 Logic Functioning bit
 (39 2)  (585 242)  (585 242)  LC_1 Logic Functioning bit
 (41 2)  (587 242)  (587 242)  LC_1 Logic Functioning bit
 (42 2)  (588 242)  (588 242)  LC_1 Logic Functioning bit
 (43 2)  (589 242)  (589 242)  LC_1 Logic Functioning bit
 (0 3)  (546 243)  (546 243)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (2 3)  (548 243)  (548 243)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (15 3)  (561 243)  (561 243)  routing T_11_15.sp4_h_l_1 <X> T_11_15.lc_trk_g0_4
 (16 3)  (562 243)  (562 243)  routing T_11_15.sp4_h_l_1 <X> T_11_15.lc_trk_g0_4
 (17 3)  (563 243)  (563 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (26 3)  (572 243)  (572 243)  routing T_11_15.lc_trk_g3_6 <X> T_11_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 243)  (573 243)  routing T_11_15.lc_trk_g3_6 <X> T_11_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 243)  (574 243)  routing T_11_15.lc_trk_g3_6 <X> T_11_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 243)  (575 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 243)  (577 243)  routing T_11_15.lc_trk_g1_3 <X> T_11_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 243)  (578 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (580 243)  (580 243)  routing T_11_15.lc_trk_g1_2 <X> T_11_15.input_2_1
 (35 3)  (581 243)  (581 243)  routing T_11_15.lc_trk_g1_2 <X> T_11_15.input_2_1
 (36 3)  (582 243)  (582 243)  LC_1 Logic Functioning bit
 (37 3)  (583 243)  (583 243)  LC_1 Logic Functioning bit
 (38 3)  (584 243)  (584 243)  LC_1 Logic Functioning bit
 (40 3)  (586 243)  (586 243)  LC_1 Logic Functioning bit
 (41 3)  (587 243)  (587 243)  LC_1 Logic Functioning bit
 (42 3)  (588 243)  (588 243)  LC_1 Logic Functioning bit
 (0 4)  (546 244)  (546 244)  routing T_11_15.lc_trk_g2_2 <X> T_11_15.wire_logic_cluster/lc_7/cen
 (1 4)  (547 244)  (547 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (15 4)  (561 244)  (561 244)  routing T_11_15.bot_op_1 <X> T_11_15.lc_trk_g1_1
 (17 4)  (563 244)  (563 244)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (568 244)  (568 244)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (570 244)  (570 244)  routing T_11_15.bot_op_3 <X> T_11_15.lc_trk_g1_3
 (27 4)  (573 244)  (573 244)  routing T_11_15.lc_trk_g1_4 <X> T_11_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 244)  (575 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 244)  (576 244)  routing T_11_15.lc_trk_g1_4 <X> T_11_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (577 244)  (577 244)  routing T_11_15.lc_trk_g2_5 <X> T_11_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 244)  (578 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 244)  (579 244)  routing T_11_15.lc_trk_g2_5 <X> T_11_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 244)  (582 244)  LC_2 Logic Functioning bit
 (37 4)  (583 244)  (583 244)  LC_2 Logic Functioning bit
 (38 4)  (584 244)  (584 244)  LC_2 Logic Functioning bit
 (39 4)  (585 244)  (585 244)  LC_2 Logic Functioning bit
 (41 4)  (587 244)  (587 244)  LC_2 Logic Functioning bit
 (42 4)  (588 244)  (588 244)  LC_2 Logic Functioning bit
 (43 4)  (589 244)  (589 244)  LC_2 Logic Functioning bit
 (50 4)  (596 244)  (596 244)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (547 245)  (547 245)  routing T_11_15.lc_trk_g2_2 <X> T_11_15.wire_logic_cluster/lc_7/cen
 (22 5)  (568 245)  (568 245)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (569 245)  (569 245)  routing T_11_15.sp12_h_r_10 <X> T_11_15.lc_trk_g1_2
 (26 5)  (572 245)  (572 245)  routing T_11_15.lc_trk_g3_3 <X> T_11_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 245)  (573 245)  routing T_11_15.lc_trk_g3_3 <X> T_11_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 245)  (574 245)  routing T_11_15.lc_trk_g3_3 <X> T_11_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 245)  (575 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (582 245)  (582 245)  LC_2 Logic Functioning bit
 (37 5)  (583 245)  (583 245)  LC_2 Logic Functioning bit
 (38 5)  (584 245)  (584 245)  LC_2 Logic Functioning bit
 (39 5)  (585 245)  (585 245)  LC_2 Logic Functioning bit
 (40 5)  (586 245)  (586 245)  LC_2 Logic Functioning bit
 (41 5)  (587 245)  (587 245)  LC_2 Logic Functioning bit
 (42 5)  (588 245)  (588 245)  LC_2 Logic Functioning bit
 (43 5)  (589 245)  (589 245)  LC_2 Logic Functioning bit
 (48 5)  (594 245)  (594 245)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (15 6)  (561 246)  (561 246)  routing T_11_15.bot_op_5 <X> T_11_15.lc_trk_g1_5
 (17 6)  (563 246)  (563 246)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (568 246)  (568 246)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (570 246)  (570 246)  routing T_11_15.top_op_7 <X> T_11_15.lc_trk_g1_7
 (28 6)  (574 246)  (574 246)  routing T_11_15.lc_trk_g2_0 <X> T_11_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 246)  (575 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 246)  (577 246)  routing T_11_15.lc_trk_g1_7 <X> T_11_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 246)  (578 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 246)  (580 246)  routing T_11_15.lc_trk_g1_7 <X> T_11_15.wire_logic_cluster/lc_3/in_3
 (40 6)  (586 246)  (586 246)  LC_3 Logic Functioning bit
 (42 6)  (588 246)  (588 246)  LC_3 Logic Functioning bit
 (43 6)  (589 246)  (589 246)  LC_3 Logic Functioning bit
 (50 6)  (596 246)  (596 246)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (560 247)  (560 247)  routing T_11_15.sp4_h_r_4 <X> T_11_15.lc_trk_g1_4
 (15 7)  (561 247)  (561 247)  routing T_11_15.sp4_h_r_4 <X> T_11_15.lc_trk_g1_4
 (16 7)  (562 247)  (562 247)  routing T_11_15.sp4_h_r_4 <X> T_11_15.lc_trk_g1_4
 (17 7)  (563 247)  (563 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (21 7)  (567 247)  (567 247)  routing T_11_15.top_op_7 <X> T_11_15.lc_trk_g1_7
 (31 7)  (577 247)  (577 247)  routing T_11_15.lc_trk_g1_7 <X> T_11_15.wire_logic_cluster/lc_3/in_3
 (40 7)  (586 247)  (586 247)  LC_3 Logic Functioning bit
 (42 7)  (588 247)  (588 247)  LC_3 Logic Functioning bit
 (43 7)  (589 247)  (589 247)  LC_3 Logic Functioning bit
 (8 8)  (554 248)  (554 248)  routing T_11_15.sp4_v_b_1 <X> T_11_15.sp4_h_r_7
 (9 8)  (555 248)  (555 248)  routing T_11_15.sp4_v_b_1 <X> T_11_15.sp4_h_r_7
 (10 8)  (556 248)  (556 248)  routing T_11_15.sp4_v_b_1 <X> T_11_15.sp4_h_r_7
 (17 8)  (563 248)  (563 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (26 8)  (572 248)  (572 248)  routing T_11_15.lc_trk_g1_7 <X> T_11_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 248)  (573 248)  routing T_11_15.lc_trk_g3_0 <X> T_11_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 248)  (574 248)  routing T_11_15.lc_trk_g3_0 <X> T_11_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 248)  (575 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (578 248)  (578 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 248)  (579 248)  routing T_11_15.lc_trk_g3_2 <X> T_11_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 248)  (580 248)  routing T_11_15.lc_trk_g3_2 <X> T_11_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 248)  (582 248)  LC_4 Logic Functioning bit
 (37 8)  (583 248)  (583 248)  LC_4 Logic Functioning bit
 (39 8)  (585 248)  (585 248)  LC_4 Logic Functioning bit
 (40 8)  (586 248)  (586 248)  LC_4 Logic Functioning bit
 (42 8)  (588 248)  (588 248)  LC_4 Logic Functioning bit
 (43 8)  (589 248)  (589 248)  LC_4 Logic Functioning bit
 (45 8)  (591 248)  (591 248)  LC_4 Logic Functioning bit
 (51 8)  (597 248)  (597 248)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (15 9)  (561 249)  (561 249)  routing T_11_15.tnr_op_0 <X> T_11_15.lc_trk_g2_0
 (17 9)  (563 249)  (563 249)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (18 9)  (564 249)  (564 249)  routing T_11_15.sp4_r_v_b_33 <X> T_11_15.lc_trk_g2_1
 (22 9)  (568 249)  (568 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (569 249)  (569 249)  routing T_11_15.sp4_v_b_42 <X> T_11_15.lc_trk_g2_2
 (24 9)  (570 249)  (570 249)  routing T_11_15.sp4_v_b_42 <X> T_11_15.lc_trk_g2_2
 (26 9)  (572 249)  (572 249)  routing T_11_15.lc_trk_g1_7 <X> T_11_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 249)  (573 249)  routing T_11_15.lc_trk_g1_7 <X> T_11_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 249)  (575 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 249)  (577 249)  routing T_11_15.lc_trk_g3_2 <X> T_11_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (578 249)  (578 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (37 9)  (583 249)  (583 249)  LC_4 Logic Functioning bit
 (41 9)  (587 249)  (587 249)  LC_4 Logic Functioning bit
 (42 9)  (588 249)  (588 249)  LC_4 Logic Functioning bit
 (43 9)  (589 249)  (589 249)  LC_4 Logic Functioning bit
 (17 10)  (563 250)  (563 250)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (564 250)  (564 250)  routing T_11_15.wire_logic_cluster/lc_5/out <X> T_11_15.lc_trk_g2_5
 (22 10)  (568 250)  (568 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (569 250)  (569 250)  routing T_11_15.sp4_v_b_47 <X> T_11_15.lc_trk_g2_7
 (24 10)  (570 250)  (570 250)  routing T_11_15.sp4_v_b_47 <X> T_11_15.lc_trk_g2_7
 (27 10)  (573 250)  (573 250)  routing T_11_15.lc_trk_g1_1 <X> T_11_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 250)  (575 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (578 250)  (578 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (581 250)  (581 250)  routing T_11_15.lc_trk_g2_7 <X> T_11_15.input_2_5
 (37 10)  (583 250)  (583 250)  LC_5 Logic Functioning bit
 (38 10)  (584 250)  (584 250)  LC_5 Logic Functioning bit
 (39 10)  (585 250)  (585 250)  LC_5 Logic Functioning bit
 (41 10)  (587 250)  (587 250)  LC_5 Logic Functioning bit
 (42 10)  (588 250)  (588 250)  LC_5 Logic Functioning bit
 (43 10)  (589 250)  (589 250)  LC_5 Logic Functioning bit
 (28 11)  (574 251)  (574 251)  routing T_11_15.lc_trk_g2_1 <X> T_11_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 251)  (575 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 251)  (577 251)  routing T_11_15.lc_trk_g0_2 <X> T_11_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (578 251)  (578 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (579 251)  (579 251)  routing T_11_15.lc_trk_g2_7 <X> T_11_15.input_2_5
 (35 11)  (581 251)  (581 251)  routing T_11_15.lc_trk_g2_7 <X> T_11_15.input_2_5
 (36 11)  (582 251)  (582 251)  LC_5 Logic Functioning bit
 (37 11)  (583 251)  (583 251)  LC_5 Logic Functioning bit
 (38 11)  (584 251)  (584 251)  LC_5 Logic Functioning bit
 (40 11)  (586 251)  (586 251)  LC_5 Logic Functioning bit
 (41 11)  (587 251)  (587 251)  LC_5 Logic Functioning bit
 (42 11)  (588 251)  (588 251)  LC_5 Logic Functioning bit
 (3 12)  (549 252)  (549 252)  routing T_11_15.sp12_v_t_22 <X> T_11_15.sp12_h_r_1
 (15 12)  (561 252)  (561 252)  routing T_11_15.sp4_v_t_28 <X> T_11_15.lc_trk_g3_1
 (16 12)  (562 252)  (562 252)  routing T_11_15.sp4_v_t_28 <X> T_11_15.lc_trk_g3_1
 (17 12)  (563 252)  (563 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (567 252)  (567 252)  routing T_11_15.rgt_op_3 <X> T_11_15.lc_trk_g3_3
 (22 12)  (568 252)  (568 252)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (570 252)  (570 252)  routing T_11_15.rgt_op_3 <X> T_11_15.lc_trk_g3_3
 (25 12)  (571 252)  (571 252)  routing T_11_15.wire_logic_cluster/lc_2/out <X> T_11_15.lc_trk_g3_2
 (15 13)  (561 253)  (561 253)  routing T_11_15.tnr_op_0 <X> T_11_15.lc_trk_g3_0
 (17 13)  (563 253)  (563 253)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (22 13)  (568 253)  (568 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (1 14)  (547 254)  (547 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (2 14)  (548 254)  (548 254)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (4 14)  (550 254)  (550 254)  routing T_11_15.sp4_h_r_3 <X> T_11_15.sp4_v_t_44
 (6 14)  (552 254)  (552 254)  routing T_11_15.sp4_h_r_3 <X> T_11_15.sp4_v_t_44
 (8 14)  (554 254)  (554 254)  routing T_11_15.sp4_v_t_41 <X> T_11_15.sp4_h_l_47
 (9 14)  (555 254)  (555 254)  routing T_11_15.sp4_v_t_41 <X> T_11_15.sp4_h_l_47
 (10 14)  (556 254)  (556 254)  routing T_11_15.sp4_v_t_41 <X> T_11_15.sp4_h_l_47
 (25 14)  (571 254)  (571 254)  routing T_11_15.sp4_h_r_46 <X> T_11_15.lc_trk_g3_6
 (1 15)  (547 255)  (547 255)  routing T_11_15.lc_trk_g0_4 <X> T_11_15.wire_logic_cluster/lc_7/s_r
 (5 15)  (551 255)  (551 255)  routing T_11_15.sp4_h_r_3 <X> T_11_15.sp4_v_t_44
 (22 15)  (568 255)  (568 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (569 255)  (569 255)  routing T_11_15.sp4_h_r_46 <X> T_11_15.lc_trk_g3_6
 (24 15)  (570 255)  (570 255)  routing T_11_15.sp4_h_r_46 <X> T_11_15.lc_trk_g3_6
 (25 15)  (571 255)  (571 255)  routing T_11_15.sp4_h_r_46 <X> T_11_15.lc_trk_g3_6


LogicTile_12_15

 (15 0)  (615 240)  (615 240)  routing T_12_15.sp4_v_b_17 <X> T_12_15.lc_trk_g0_1
 (16 0)  (616 240)  (616 240)  routing T_12_15.sp4_v_b_17 <X> T_12_15.lc_trk_g0_1
 (17 0)  (617 240)  (617 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (22 0)  (622 240)  (622 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (623 240)  (623 240)  routing T_12_15.sp4_h_r_3 <X> T_12_15.lc_trk_g0_3
 (24 0)  (624 240)  (624 240)  routing T_12_15.sp4_h_r_3 <X> T_12_15.lc_trk_g0_3
 (25 0)  (625 240)  (625 240)  routing T_12_15.lft_op_2 <X> T_12_15.lc_trk_g0_2
 (15 1)  (615 241)  (615 241)  routing T_12_15.sp4_v_t_5 <X> T_12_15.lc_trk_g0_0
 (16 1)  (616 241)  (616 241)  routing T_12_15.sp4_v_t_5 <X> T_12_15.lc_trk_g0_0
 (17 1)  (617 241)  (617 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (21 1)  (621 241)  (621 241)  routing T_12_15.sp4_h_r_3 <X> T_12_15.lc_trk_g0_3
 (22 1)  (622 241)  (622 241)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (624 241)  (624 241)  routing T_12_15.lft_op_2 <X> T_12_15.lc_trk_g0_2
 (2 2)  (602 242)  (602 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (4 2)  (604 242)  (604 242)  routing T_12_15.sp4_h_r_6 <X> T_12_15.sp4_v_t_37
 (6 2)  (606 242)  (606 242)  routing T_12_15.sp4_h_r_6 <X> T_12_15.sp4_v_t_37
 (21 2)  (621 242)  (621 242)  routing T_12_15.wire_logic_cluster/lc_7/out <X> T_12_15.lc_trk_g0_7
 (22 2)  (622 242)  (622 242)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (29 2)  (629 242)  (629 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 242)  (632 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (636 242)  (636 242)  LC_1 Logic Functioning bit
 (37 2)  (637 242)  (637 242)  LC_1 Logic Functioning bit
 (38 2)  (638 242)  (638 242)  LC_1 Logic Functioning bit
 (39 2)  (639 242)  (639 242)  LC_1 Logic Functioning bit
 (40 2)  (640 242)  (640 242)  LC_1 Logic Functioning bit
 (42 2)  (642 242)  (642 242)  LC_1 Logic Functioning bit
 (0 3)  (600 243)  (600 243)  routing T_12_15.lc_trk_g1_1 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (2 3)  (602 243)  (602 243)  routing T_12_15.lc_trk_g1_1 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (5 3)  (605 243)  (605 243)  routing T_12_15.sp4_h_r_6 <X> T_12_15.sp4_v_t_37
 (8 3)  (608 243)  (608 243)  routing T_12_15.sp4_v_b_10 <X> T_12_15.sp4_v_t_36
 (10 3)  (610 243)  (610 243)  routing T_12_15.sp4_v_b_10 <X> T_12_15.sp4_v_t_36
 (31 3)  (631 243)  (631 243)  routing T_12_15.lc_trk_g0_2 <X> T_12_15.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 243)  (636 243)  LC_1 Logic Functioning bit
 (37 3)  (637 243)  (637 243)  LC_1 Logic Functioning bit
 (38 3)  (638 243)  (638 243)  LC_1 Logic Functioning bit
 (39 3)  (639 243)  (639 243)  LC_1 Logic Functioning bit
 (40 3)  (640 243)  (640 243)  LC_1 Logic Functioning bit
 (42 3)  (642 243)  (642 243)  LC_1 Logic Functioning bit
 (1 4)  (601 244)  (601 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (13 4)  (613 244)  (613 244)  routing T_12_15.sp4_v_t_40 <X> T_12_15.sp4_v_b_5
 (15 4)  (615 244)  (615 244)  routing T_12_15.sp4_h_r_1 <X> T_12_15.lc_trk_g1_1
 (16 4)  (616 244)  (616 244)  routing T_12_15.sp4_h_r_1 <X> T_12_15.lc_trk_g1_1
 (17 4)  (617 244)  (617 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (621 244)  (621 244)  routing T_12_15.sp4_h_r_11 <X> T_12_15.lc_trk_g1_3
 (22 4)  (622 244)  (622 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (623 244)  (623 244)  routing T_12_15.sp4_h_r_11 <X> T_12_15.lc_trk_g1_3
 (24 4)  (624 244)  (624 244)  routing T_12_15.sp4_h_r_11 <X> T_12_15.lc_trk_g1_3
 (29 4)  (629 244)  (629 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 244)  (632 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 244)  (634 244)  routing T_12_15.lc_trk_g1_0 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (39 4)  (639 244)  (639 244)  LC_2 Logic Functioning bit
 (40 4)  (640 244)  (640 244)  LC_2 Logic Functioning bit
 (42 4)  (642 244)  (642 244)  LC_2 Logic Functioning bit
 (45 4)  (645 244)  (645 244)  LC_2 Logic Functioning bit
 (50 4)  (650 244)  (650 244)  Cascade bit: LH_LC02_inmux02_5

 (51 4)  (651 244)  (651 244)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (0 5)  (600 245)  (600 245)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_7/cen
 (1 5)  (601 245)  (601 245)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_7/cen
 (14 5)  (614 245)  (614 245)  routing T_12_15.top_op_0 <X> T_12_15.lc_trk_g1_0
 (15 5)  (615 245)  (615 245)  routing T_12_15.top_op_0 <X> T_12_15.lc_trk_g1_0
 (17 5)  (617 245)  (617 245)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (618 245)  (618 245)  routing T_12_15.sp4_h_r_1 <X> T_12_15.lc_trk_g1_1
 (26 5)  (626 245)  (626 245)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 245)  (628 245)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 245)  (629 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (39 5)  (639 245)  (639 245)  LC_2 Logic Functioning bit
 (40 5)  (640 245)  (640 245)  LC_2 Logic Functioning bit
 (41 5)  (641 245)  (641 245)  LC_2 Logic Functioning bit
 (42 5)  (642 245)  (642 245)  LC_2 Logic Functioning bit
 (43 5)  (643 245)  (643 245)  LC_2 Logic Functioning bit
 (5 6)  (605 246)  (605 246)  routing T_12_15.sp4_v_t_44 <X> T_12_15.sp4_h_l_38
 (26 6)  (626 246)  (626 246)  routing T_12_15.lc_trk_g2_7 <X> T_12_15.wire_logic_cluster/lc_3/in_0
 (28 6)  (628 246)  (628 246)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 246)  (629 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 246)  (630 246)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 246)  (632 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 246)  (633 246)  routing T_12_15.lc_trk_g2_0 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (38 6)  (638 246)  (638 246)  LC_3 Logic Functioning bit
 (39 6)  (639 246)  (639 246)  LC_3 Logic Functioning bit
 (42 6)  (642 246)  (642 246)  LC_3 Logic Functioning bit
 (43 6)  (643 246)  (643 246)  LC_3 Logic Functioning bit
 (4 7)  (604 247)  (604 247)  routing T_12_15.sp4_v_t_44 <X> T_12_15.sp4_h_l_38
 (6 7)  (606 247)  (606 247)  routing T_12_15.sp4_v_t_44 <X> T_12_15.sp4_h_l_38
 (26 7)  (626 247)  (626 247)  routing T_12_15.lc_trk_g2_7 <X> T_12_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 247)  (628 247)  routing T_12_15.lc_trk_g2_7 <X> T_12_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 247)  (629 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 247)  (630 247)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (32 7)  (632 247)  (632 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (633 247)  (633 247)  routing T_12_15.lc_trk_g2_1 <X> T_12_15.input_2_3
 (36 7)  (636 247)  (636 247)  LC_3 Logic Functioning bit
 (37 7)  (637 247)  (637 247)  LC_3 Logic Functioning bit
 (38 7)  (638 247)  (638 247)  LC_3 Logic Functioning bit
 (39 7)  (639 247)  (639 247)  LC_3 Logic Functioning bit
 (40 7)  (640 247)  (640 247)  LC_3 Logic Functioning bit
 (41 7)  (641 247)  (641 247)  LC_3 Logic Functioning bit
 (42 7)  (642 247)  (642 247)  LC_3 Logic Functioning bit
 (43 7)  (643 247)  (643 247)  LC_3 Logic Functioning bit
 (14 8)  (614 248)  (614 248)  routing T_12_15.bnl_op_0 <X> T_12_15.lc_trk_g2_0
 (17 8)  (617 248)  (617 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (22 8)  (622 248)  (622 248)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (624 248)  (624 248)  routing T_12_15.tnr_op_3 <X> T_12_15.lc_trk_g2_3
 (25 8)  (625 248)  (625 248)  routing T_12_15.sp4_v_b_26 <X> T_12_15.lc_trk_g2_2
 (26 8)  (626 248)  (626 248)  routing T_12_15.lc_trk_g2_4 <X> T_12_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 248)  (627 248)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 248)  (628 248)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 248)  (629 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 248)  (632 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (636 248)  (636 248)  LC_4 Logic Functioning bit
 (38 8)  (638 248)  (638 248)  LC_4 Logic Functioning bit
 (41 8)  (641 248)  (641 248)  LC_4 Logic Functioning bit
 (43 8)  (643 248)  (643 248)  LC_4 Logic Functioning bit
 (3 9)  (603 249)  (603 249)  routing T_12_15.sp12_h_l_22 <X> T_12_15.sp12_v_b_1
 (8 9)  (608 249)  (608 249)  routing T_12_15.sp4_h_r_7 <X> T_12_15.sp4_v_b_7
 (13 9)  (613 249)  (613 249)  routing T_12_15.sp4_v_t_38 <X> T_12_15.sp4_h_r_8
 (14 9)  (614 249)  (614 249)  routing T_12_15.bnl_op_0 <X> T_12_15.lc_trk_g2_0
 (17 9)  (617 249)  (617 249)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (18 9)  (618 249)  (618 249)  routing T_12_15.sp4_r_v_b_33 <X> T_12_15.lc_trk_g2_1
 (22 9)  (622 249)  (622 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (623 249)  (623 249)  routing T_12_15.sp4_v_b_26 <X> T_12_15.lc_trk_g2_2
 (28 9)  (628 249)  (628 249)  routing T_12_15.lc_trk_g2_4 <X> T_12_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 249)  (629 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 249)  (630 249)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 249)  (631 249)  routing T_12_15.lc_trk_g0_3 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (37 9)  (637 249)  (637 249)  LC_4 Logic Functioning bit
 (39 9)  (639 249)  (639 249)  LC_4 Logic Functioning bit
 (41 9)  (641 249)  (641 249)  LC_4 Logic Functioning bit
 (43 9)  (643 249)  (643 249)  LC_4 Logic Functioning bit
 (22 10)  (622 250)  (622 250)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (624 250)  (624 250)  routing T_12_15.tnr_op_7 <X> T_12_15.lc_trk_g2_7
 (26 10)  (626 250)  (626 250)  routing T_12_15.lc_trk_g0_7 <X> T_12_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 250)  (627 250)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 250)  (628 250)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 250)  (629 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 250)  (630 250)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 250)  (632 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 250)  (633 250)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 250)  (634 250)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 250)  (636 250)  LC_5 Logic Functioning bit
 (37 10)  (637 250)  (637 250)  LC_5 Logic Functioning bit
 (38 10)  (638 250)  (638 250)  LC_5 Logic Functioning bit
 (41 10)  (641 250)  (641 250)  LC_5 Logic Functioning bit
 (43 10)  (643 250)  (643 250)  LC_5 Logic Functioning bit
 (50 10)  (650 250)  (650 250)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (614 251)  (614 251)  routing T_12_15.sp4_h_l_17 <X> T_12_15.lc_trk_g2_4
 (15 11)  (615 251)  (615 251)  routing T_12_15.sp4_h_l_17 <X> T_12_15.lc_trk_g2_4
 (16 11)  (616 251)  (616 251)  routing T_12_15.sp4_h_l_17 <X> T_12_15.lc_trk_g2_4
 (17 11)  (617 251)  (617 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (622 251)  (622 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (625 251)  (625 251)  routing T_12_15.sp4_r_v_b_38 <X> T_12_15.lc_trk_g2_6
 (26 11)  (626 251)  (626 251)  routing T_12_15.lc_trk_g0_7 <X> T_12_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 251)  (629 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 251)  (630 251)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 251)  (631 251)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_5/in_3
 (37 11)  (637 251)  (637 251)  LC_5 Logic Functioning bit
 (41 11)  (641 251)  (641 251)  LC_5 Logic Functioning bit
 (43 11)  (643 251)  (643 251)  LC_5 Logic Functioning bit
 (8 12)  (608 252)  (608 252)  routing T_12_15.sp4_v_b_4 <X> T_12_15.sp4_h_r_10
 (9 12)  (609 252)  (609 252)  routing T_12_15.sp4_v_b_4 <X> T_12_15.sp4_h_r_10
 (10 12)  (610 252)  (610 252)  routing T_12_15.sp4_v_b_4 <X> T_12_15.sp4_h_r_10
 (15 12)  (615 252)  (615 252)  routing T_12_15.sp4_v_t_28 <X> T_12_15.lc_trk_g3_1
 (16 12)  (616 252)  (616 252)  routing T_12_15.sp4_v_t_28 <X> T_12_15.lc_trk_g3_1
 (17 12)  (617 252)  (617 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (621 252)  (621 252)  routing T_12_15.sp12_v_t_0 <X> T_12_15.lc_trk_g3_3
 (22 12)  (622 252)  (622 252)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (624 252)  (624 252)  routing T_12_15.sp12_v_t_0 <X> T_12_15.lc_trk_g3_3
 (28 12)  (628 252)  (628 252)  routing T_12_15.lc_trk_g2_3 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 252)  (629 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 252)  (631 252)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 252)  (632 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 252)  (633 252)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 252)  (634 252)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 252)  (636 252)  LC_6 Logic Functioning bit
 (37 12)  (637 252)  (637 252)  LC_6 Logic Functioning bit
 (43 12)  (643 252)  (643 252)  LC_6 Logic Functioning bit
 (50 12)  (650 252)  (650 252)  Cascade bit: LH_LC06_inmux02_5

 (11 13)  (611 253)  (611 253)  routing T_12_15.sp4_h_l_38 <X> T_12_15.sp4_h_r_11
 (13 13)  (613 253)  (613 253)  routing T_12_15.sp4_h_l_38 <X> T_12_15.sp4_h_r_11
 (21 13)  (621 253)  (621 253)  routing T_12_15.sp12_v_t_0 <X> T_12_15.lc_trk_g3_3
 (22 13)  (622 253)  (622 253)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (623 253)  (623 253)  routing T_12_15.sp12_v_t_9 <X> T_12_15.lc_trk_g3_2
 (26 13)  (626 253)  (626 253)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 253)  (627 253)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 253)  (628 253)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 253)  (629 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 253)  (630 253)  routing T_12_15.lc_trk_g2_3 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (36 13)  (636 253)  (636 253)  LC_6 Logic Functioning bit
 (37 13)  (637 253)  (637 253)  LC_6 Logic Functioning bit
 (38 13)  (638 253)  (638 253)  LC_6 Logic Functioning bit
 (41 13)  (641 253)  (641 253)  LC_6 Logic Functioning bit
 (42 13)  (642 253)  (642 253)  LC_6 Logic Functioning bit
 (46 13)  (646 253)  (646 253)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (4 14)  (604 254)  (604 254)  routing T_12_15.sp4_v_b_1 <X> T_12_15.sp4_v_t_44
 (6 14)  (606 254)  (606 254)  routing T_12_15.sp4_v_b_1 <X> T_12_15.sp4_v_t_44
 (8 14)  (608 254)  (608 254)  routing T_12_15.sp4_v_t_47 <X> T_12_15.sp4_h_l_47
 (9 14)  (609 254)  (609 254)  routing T_12_15.sp4_v_t_47 <X> T_12_15.sp4_h_l_47
 (12 14)  (612 254)  (612 254)  routing T_12_15.sp4_v_t_40 <X> T_12_15.sp4_h_l_46
 (22 14)  (622 254)  (622 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (623 254)  (623 254)  routing T_12_15.sp4_v_b_47 <X> T_12_15.lc_trk_g3_7
 (24 14)  (624 254)  (624 254)  routing T_12_15.sp4_v_b_47 <X> T_12_15.lc_trk_g3_7
 (27 14)  (627 254)  (627 254)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 254)  (628 254)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 254)  (629 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 254)  (631 254)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 254)  (632 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 254)  (633 254)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 254)  (636 254)  LC_7 Logic Functioning bit
 (37 14)  (637 254)  (637 254)  LC_7 Logic Functioning bit
 (38 14)  (638 254)  (638 254)  LC_7 Logic Functioning bit
 (39 14)  (639 254)  (639 254)  LC_7 Logic Functioning bit
 (41 14)  (641 254)  (641 254)  LC_7 Logic Functioning bit
 (43 14)  (643 254)  (643 254)  LC_7 Logic Functioning bit
 (11 15)  (611 255)  (611 255)  routing T_12_15.sp4_v_t_40 <X> T_12_15.sp4_h_l_46
 (13 15)  (613 255)  (613 255)  routing T_12_15.sp4_v_t_40 <X> T_12_15.sp4_h_l_46
 (15 15)  (615 255)  (615 255)  routing T_12_15.sp4_v_t_33 <X> T_12_15.lc_trk_g3_4
 (16 15)  (616 255)  (616 255)  routing T_12_15.sp4_v_t_33 <X> T_12_15.lc_trk_g3_4
 (17 15)  (617 255)  (617 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (26 15)  (626 255)  (626 255)  routing T_12_15.lc_trk_g0_3 <X> T_12_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 255)  (629 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 255)  (631 255)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (36 15)  (636 255)  (636 255)  LC_7 Logic Functioning bit
 (38 15)  (638 255)  (638 255)  LC_7 Logic Functioning bit


LogicTile_13_15

 (11 0)  (665 240)  (665 240)  routing T_13_15.sp4_v_t_46 <X> T_13_15.sp4_v_b_2
 (21 0)  (675 240)  (675 240)  routing T_13_15.sp4_h_r_11 <X> T_13_15.lc_trk_g0_3
 (22 0)  (676 240)  (676 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (677 240)  (677 240)  routing T_13_15.sp4_h_r_11 <X> T_13_15.lc_trk_g0_3
 (24 0)  (678 240)  (678 240)  routing T_13_15.sp4_h_r_11 <X> T_13_15.lc_trk_g0_3
 (25 0)  (679 240)  (679 240)  routing T_13_15.sp4_v_b_2 <X> T_13_15.lc_trk_g0_2
 (26 0)  (680 240)  (680 240)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (28 0)  (682 240)  (682 240)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 240)  (683 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 240)  (684 240)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 240)  (686 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 240)  (687 240)  routing T_13_15.lc_trk_g2_1 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 240)  (689 240)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.input_2_0
 (37 0)  (691 240)  (691 240)  LC_0 Logic Functioning bit
 (39 0)  (693 240)  (693 240)  LC_0 Logic Functioning bit
 (45 0)  (699 240)  (699 240)  LC_0 Logic Functioning bit
 (12 1)  (666 241)  (666 241)  routing T_13_15.sp4_v_t_46 <X> T_13_15.sp4_v_b_2
 (22 1)  (676 241)  (676 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (677 241)  (677 241)  routing T_13_15.sp4_v_b_2 <X> T_13_15.lc_trk_g0_2
 (28 1)  (682 241)  (682 241)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 241)  (683 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 241)  (684 241)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 241)  (686 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (688 241)  (688 241)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.input_2_0
 (35 1)  (689 241)  (689 241)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.input_2_0
 (36 1)  (690 241)  (690 241)  LC_0 Logic Functioning bit
 (37 1)  (691 241)  (691 241)  LC_0 Logic Functioning bit
 (39 1)  (693 241)  (693 241)  LC_0 Logic Functioning bit
 (43 1)  (697 241)  (697 241)  LC_0 Logic Functioning bit
 (51 1)  (705 241)  (705 241)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (53 1)  (707 241)  (707 241)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (2 2)  (656 242)  (656 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (32 2)  (686 242)  (686 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 242)  (687 242)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 242)  (688 242)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (41 2)  (695 242)  (695 242)  LC_1 Logic Functioning bit
 (43 2)  (697 242)  (697 242)  LC_1 Logic Functioning bit
 (52 2)  (706 242)  (706 242)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (654 243)  (654 243)  routing T_13_15.lc_trk_g1_1 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (2 3)  (656 243)  (656 243)  routing T_13_15.lc_trk_g1_1 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (4 3)  (658 243)  (658 243)  routing T_13_15.sp4_h_r_4 <X> T_13_15.sp4_h_l_37
 (6 3)  (660 243)  (660 243)  routing T_13_15.sp4_h_r_4 <X> T_13_15.sp4_h_l_37
 (9 3)  (663 243)  (663 243)  routing T_13_15.sp4_v_b_1 <X> T_13_15.sp4_v_t_36
 (26 3)  (680 243)  (680 243)  routing T_13_15.lc_trk_g0_3 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 243)  (683 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 243)  (685 243)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (40 3)  (694 243)  (694 243)  LC_1 Logic Functioning bit
 (42 3)  (696 243)  (696 243)  LC_1 Logic Functioning bit
 (46 3)  (700 243)  (700 243)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (48 3)  (702 243)  (702 243)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (52 3)  (706 243)  (706 243)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (53 3)  (707 243)  (707 243)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (3 4)  (657 244)  (657 244)  routing T_13_15.sp12_v_t_23 <X> T_13_15.sp12_h_r_0
 (4 4)  (658 244)  (658 244)  routing T_13_15.sp4_v_t_42 <X> T_13_15.sp4_v_b_3
 (6 4)  (660 244)  (660 244)  routing T_13_15.sp4_v_t_42 <X> T_13_15.sp4_v_b_3
 (15 4)  (669 244)  (669 244)  routing T_13_15.sp4_h_l_4 <X> T_13_15.lc_trk_g1_1
 (16 4)  (670 244)  (670 244)  routing T_13_15.sp4_h_l_4 <X> T_13_15.lc_trk_g1_1
 (17 4)  (671 244)  (671 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (672 244)  (672 244)  routing T_13_15.sp4_h_l_4 <X> T_13_15.lc_trk_g1_1
 (21 4)  (675 244)  (675 244)  routing T_13_15.sp4_v_b_11 <X> T_13_15.lc_trk_g1_3
 (22 4)  (676 244)  (676 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (677 244)  (677 244)  routing T_13_15.sp4_v_b_11 <X> T_13_15.lc_trk_g1_3
 (25 4)  (679 244)  (679 244)  routing T_13_15.sp4_h_r_10 <X> T_13_15.lc_trk_g1_2
 (27 4)  (681 244)  (681 244)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 244)  (683 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 244)  (685 244)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 244)  (686 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 244)  (688 244)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 244)  (690 244)  LC_2 Logic Functioning bit
 (38 4)  (692 244)  (692 244)  LC_2 Logic Functioning bit
 (41 4)  (695 244)  (695 244)  LC_2 Logic Functioning bit
 (43 4)  (697 244)  (697 244)  LC_2 Logic Functioning bit
 (10 5)  (664 245)  (664 245)  routing T_13_15.sp4_h_r_11 <X> T_13_15.sp4_v_b_4
 (14 5)  (668 245)  (668 245)  routing T_13_15.top_op_0 <X> T_13_15.lc_trk_g1_0
 (15 5)  (669 245)  (669 245)  routing T_13_15.top_op_0 <X> T_13_15.lc_trk_g1_0
 (17 5)  (671 245)  (671 245)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (672 245)  (672 245)  routing T_13_15.sp4_h_l_4 <X> T_13_15.lc_trk_g1_1
 (21 5)  (675 245)  (675 245)  routing T_13_15.sp4_v_b_11 <X> T_13_15.lc_trk_g1_3
 (22 5)  (676 245)  (676 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (677 245)  (677 245)  routing T_13_15.sp4_h_r_10 <X> T_13_15.lc_trk_g1_2
 (24 5)  (678 245)  (678 245)  routing T_13_15.sp4_h_r_10 <X> T_13_15.lc_trk_g1_2
 (26 5)  (680 245)  (680 245)  routing T_13_15.lc_trk_g0_2 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 245)  (683 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 245)  (684 245)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 245)  (685 245)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (37 5)  (691 245)  (691 245)  LC_2 Logic Functioning bit
 (39 5)  (693 245)  (693 245)  LC_2 Logic Functioning bit
 (41 5)  (695 245)  (695 245)  LC_2 Logic Functioning bit
 (43 5)  (697 245)  (697 245)  LC_2 Logic Functioning bit
 (11 6)  (665 246)  (665 246)  routing T_13_15.sp4_h_l_37 <X> T_13_15.sp4_v_t_40
 (15 6)  (669 246)  (669 246)  routing T_13_15.sp4_v_b_21 <X> T_13_15.lc_trk_g1_5
 (16 6)  (670 246)  (670 246)  routing T_13_15.sp4_v_b_21 <X> T_13_15.lc_trk_g1_5
 (17 6)  (671 246)  (671 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (675 246)  (675 246)  routing T_13_15.sp4_v_b_15 <X> T_13_15.lc_trk_g1_7
 (22 6)  (676 246)  (676 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (677 246)  (677 246)  routing T_13_15.sp4_v_b_15 <X> T_13_15.lc_trk_g1_7
 (25 6)  (679 246)  (679 246)  routing T_13_15.sp4_h_r_14 <X> T_13_15.lc_trk_g1_6
 (26 6)  (680 246)  (680 246)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 246)  (681 246)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 246)  (682 246)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 246)  (683 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 246)  (684 246)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 246)  (685 246)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 246)  (686 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 246)  (687 246)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 246)  (688 246)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 246)  (690 246)  LC_3 Logic Functioning bit
 (37 6)  (691 246)  (691 246)  LC_3 Logic Functioning bit
 (38 6)  (692 246)  (692 246)  LC_3 Logic Functioning bit
 (41 6)  (695 246)  (695 246)  LC_3 Logic Functioning bit
 (43 6)  (697 246)  (697 246)  LC_3 Logic Functioning bit
 (50 6)  (704 246)  (704 246)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (668 247)  (668 247)  routing T_13_15.top_op_4 <X> T_13_15.lc_trk_g1_4
 (15 7)  (669 247)  (669 247)  routing T_13_15.top_op_4 <X> T_13_15.lc_trk_g1_4
 (17 7)  (671 247)  (671 247)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (675 247)  (675 247)  routing T_13_15.sp4_v_b_15 <X> T_13_15.lc_trk_g1_7
 (22 7)  (676 247)  (676 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (677 247)  (677 247)  routing T_13_15.sp4_h_r_14 <X> T_13_15.lc_trk_g1_6
 (24 7)  (678 247)  (678 247)  routing T_13_15.sp4_h_r_14 <X> T_13_15.lc_trk_g1_6
 (27 7)  (681 247)  (681 247)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 247)  (682 247)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 247)  (683 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 247)  (684 247)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (37 7)  (691 247)  (691 247)  LC_3 Logic Functioning bit
 (41 7)  (695 247)  (695 247)  LC_3 Logic Functioning bit
 (43 7)  (697 247)  (697 247)  LC_3 Logic Functioning bit
 (4 8)  (658 248)  (658 248)  routing T_13_15.sp4_v_t_47 <X> T_13_15.sp4_v_b_6
 (6 8)  (660 248)  (660 248)  routing T_13_15.sp4_v_t_47 <X> T_13_15.sp4_v_b_6
 (17 8)  (671 248)  (671 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (26 8)  (680 248)  (680 248)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.wire_logic_cluster/lc_4/in_0
 (28 8)  (682 248)  (682 248)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 248)  (683 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 248)  (684 248)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 248)  (686 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 248)  (687 248)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 248)  (688 248)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 248)  (689 248)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.input_2_4
 (37 8)  (691 248)  (691 248)  LC_4 Logic Functioning bit
 (39 8)  (693 248)  (693 248)  LC_4 Logic Functioning bit
 (45 8)  (699 248)  (699 248)  LC_4 Logic Functioning bit
 (46 8)  (700 248)  (700 248)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (16 9)  (670 249)  (670 249)  routing T_13_15.sp12_v_b_8 <X> T_13_15.lc_trk_g2_0
 (17 9)  (671 249)  (671 249)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (18 9)  (672 249)  (672 249)  routing T_13_15.sp4_r_v_b_33 <X> T_13_15.lc_trk_g2_1
 (28 9)  (682 249)  (682 249)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 249)  (683 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 249)  (684 249)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (32 9)  (686 249)  (686 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (687 249)  (687 249)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.input_2_4
 (35 9)  (689 249)  (689 249)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.input_2_4
 (36 9)  (690 249)  (690 249)  LC_4 Logic Functioning bit
 (37 9)  (691 249)  (691 249)  LC_4 Logic Functioning bit
 (39 9)  (693 249)  (693 249)  LC_4 Logic Functioning bit
 (43 9)  (697 249)  (697 249)  LC_4 Logic Functioning bit
 (3 10)  (657 250)  (657 250)  routing T_13_15.sp12_v_t_22 <X> T_13_15.sp12_h_l_22
 (16 10)  (670 250)  (670 250)  routing T_13_15.sp4_v_b_37 <X> T_13_15.lc_trk_g2_5
 (17 10)  (671 250)  (671 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (672 250)  (672 250)  routing T_13_15.sp4_v_b_37 <X> T_13_15.lc_trk_g2_5
 (22 10)  (676 250)  (676 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (677 250)  (677 250)  routing T_13_15.sp4_h_r_31 <X> T_13_15.lc_trk_g2_7
 (24 10)  (678 250)  (678 250)  routing T_13_15.sp4_h_r_31 <X> T_13_15.lc_trk_g2_7
 (25 10)  (679 250)  (679 250)  routing T_13_15.sp4_h_r_46 <X> T_13_15.lc_trk_g2_6
 (26 10)  (680 250)  (680 250)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (28 10)  (682 250)  (682 250)  routing T_13_15.lc_trk_g2_0 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 250)  (683 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 250)  (685 250)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 250)  (686 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 250)  (687 250)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 250)  (688 250)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 250)  (689 250)  routing T_13_15.lc_trk_g2_5 <X> T_13_15.input_2_5
 (36 10)  (690 250)  (690 250)  LC_5 Logic Functioning bit
 (41 10)  (695 250)  (695 250)  LC_5 Logic Functioning bit
 (43 10)  (697 250)  (697 250)  LC_5 Logic Functioning bit
 (14 11)  (668 251)  (668 251)  routing T_13_15.tnl_op_4 <X> T_13_15.lc_trk_g2_4
 (15 11)  (669 251)  (669 251)  routing T_13_15.tnl_op_4 <X> T_13_15.lc_trk_g2_4
 (17 11)  (671 251)  (671 251)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (18 11)  (672 251)  (672 251)  routing T_13_15.sp4_v_b_37 <X> T_13_15.lc_trk_g2_5
 (21 11)  (675 251)  (675 251)  routing T_13_15.sp4_h_r_31 <X> T_13_15.lc_trk_g2_7
 (22 11)  (676 251)  (676 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (677 251)  (677 251)  routing T_13_15.sp4_h_r_46 <X> T_13_15.lc_trk_g2_6
 (24 11)  (678 251)  (678 251)  routing T_13_15.sp4_h_r_46 <X> T_13_15.lc_trk_g2_6
 (25 11)  (679 251)  (679 251)  routing T_13_15.sp4_h_r_46 <X> T_13_15.lc_trk_g2_6
 (26 11)  (680 251)  (680 251)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 251)  (681 251)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 251)  (683 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 251)  (685 251)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 251)  (686 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (687 251)  (687 251)  routing T_13_15.lc_trk_g2_5 <X> T_13_15.input_2_5
 (36 11)  (690 251)  (690 251)  LC_5 Logic Functioning bit
 (37 11)  (691 251)  (691 251)  LC_5 Logic Functioning bit
 (38 11)  (692 251)  (692 251)  LC_5 Logic Functioning bit
 (40 11)  (694 251)  (694 251)  LC_5 Logic Functioning bit
 (42 11)  (696 251)  (696 251)  LC_5 Logic Functioning bit
 (48 11)  (702 251)  (702 251)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (5 12)  (659 252)  (659 252)  routing T_13_15.sp4_v_t_44 <X> T_13_15.sp4_h_r_9
 (11 12)  (665 252)  (665 252)  routing T_13_15.sp4_v_t_45 <X> T_13_15.sp4_v_b_11
 (22 12)  (676 252)  (676 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (680 252)  (680 252)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 252)  (681 252)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 252)  (683 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 252)  (684 252)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 252)  (686 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 252)  (688 252)  routing T_13_15.lc_trk_g1_0 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (37 12)  (691 252)  (691 252)  LC_6 Logic Functioning bit
 (38 12)  (692 252)  (692 252)  LC_6 Logic Functioning bit
 (39 12)  (693 252)  (693 252)  LC_6 Logic Functioning bit
 (41 12)  (695 252)  (695 252)  LC_6 Logic Functioning bit
 (42 12)  (696 252)  (696 252)  LC_6 Logic Functioning bit
 (43 12)  (697 252)  (697 252)  LC_6 Logic Functioning bit
 (46 12)  (700 252)  (700 252)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (12 13)  (666 253)  (666 253)  routing T_13_15.sp4_v_t_45 <X> T_13_15.sp4_v_b_11
 (14 13)  (668 253)  (668 253)  routing T_13_15.sp4_h_r_24 <X> T_13_15.lc_trk_g3_0
 (15 13)  (669 253)  (669 253)  routing T_13_15.sp4_h_r_24 <X> T_13_15.lc_trk_g3_0
 (16 13)  (670 253)  (670 253)  routing T_13_15.sp4_h_r_24 <X> T_13_15.lc_trk_g3_0
 (17 13)  (671 253)  (671 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (27 13)  (681 253)  (681 253)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 253)  (683 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (686 253)  (686 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (688 253)  (688 253)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.input_2_6
 (35 13)  (689 253)  (689 253)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.input_2_6
 (36 13)  (690 253)  (690 253)  LC_6 Logic Functioning bit
 (37 13)  (691 253)  (691 253)  LC_6 Logic Functioning bit
 (38 13)  (692 253)  (692 253)  LC_6 Logic Functioning bit
 (40 13)  (694 253)  (694 253)  LC_6 Logic Functioning bit
 (41 13)  (695 253)  (695 253)  LC_6 Logic Functioning bit
 (42 13)  (696 253)  (696 253)  LC_6 Logic Functioning bit
 (11 14)  (665 254)  (665 254)  routing T_13_15.sp4_v_b_8 <X> T_13_15.sp4_v_t_46
 (14 14)  (668 254)  (668 254)  routing T_13_15.sp4_v_b_36 <X> T_13_15.lc_trk_g3_4
 (17 14)  (671 254)  (671 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (676 254)  (676 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (12 15)  (666 255)  (666 255)  routing T_13_15.sp4_v_b_8 <X> T_13_15.sp4_v_t_46
 (14 15)  (668 255)  (668 255)  routing T_13_15.sp4_v_b_36 <X> T_13_15.lc_trk_g3_4
 (16 15)  (670 255)  (670 255)  routing T_13_15.sp4_v_b_36 <X> T_13_15.lc_trk_g3_4
 (17 15)  (671 255)  (671 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


LogicTile_14_15

 (9 0)  (717 240)  (717 240)  routing T_14_15.sp4_h_l_47 <X> T_14_15.sp4_h_r_1
 (10 0)  (718 240)  (718 240)  routing T_14_15.sp4_h_l_47 <X> T_14_15.sp4_h_r_1
 (14 0)  (722 240)  (722 240)  routing T_14_15.sp4_v_b_8 <X> T_14_15.lc_trk_g0_0
 (27 0)  (735 240)  (735 240)  routing T_14_15.lc_trk_g3_0 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 240)  (736 240)  routing T_14_15.lc_trk_g3_0 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 240)  (737 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 240)  (740 240)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (744 240)  (744 240)  LC_0 Logic Functioning bit
 (39 0)  (747 240)  (747 240)  LC_0 Logic Functioning bit
 (41 0)  (749 240)  (749 240)  LC_0 Logic Functioning bit
 (42 0)  (750 240)  (750 240)  LC_0 Logic Functioning bit
 (44 0)  (752 240)  (752 240)  LC_0 Logic Functioning bit
 (45 0)  (753 240)  (753 240)  LC_0 Logic Functioning bit
 (13 1)  (721 241)  (721 241)  routing T_14_15.sp4_v_t_44 <X> T_14_15.sp4_h_r_2
 (14 1)  (722 241)  (722 241)  routing T_14_15.sp4_v_b_8 <X> T_14_15.lc_trk_g0_0
 (16 1)  (724 241)  (724 241)  routing T_14_15.sp4_v_b_8 <X> T_14_15.lc_trk_g0_0
 (17 1)  (725 241)  (725 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (36 1)  (744 241)  (744 241)  LC_0 Logic Functioning bit
 (39 1)  (747 241)  (747 241)  LC_0 Logic Functioning bit
 (41 1)  (749 241)  (749 241)  LC_0 Logic Functioning bit
 (42 1)  (750 241)  (750 241)  LC_0 Logic Functioning bit
 (48 1)  (756 241)  (756 241)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (757 241)  (757 241)  Carry_In_Mux bit 

 (2 2)  (710 242)  (710 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (8 2)  (716 242)  (716 242)  routing T_14_15.sp4_h_r_5 <X> T_14_15.sp4_h_l_36
 (10 2)  (718 242)  (718 242)  routing T_14_15.sp4_h_r_5 <X> T_14_15.sp4_h_l_36
 (27 2)  (735 242)  (735 242)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 242)  (736 242)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 242)  (737 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 242)  (740 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (744 242)  (744 242)  LC_1 Logic Functioning bit
 (39 2)  (747 242)  (747 242)  LC_1 Logic Functioning bit
 (41 2)  (749 242)  (749 242)  LC_1 Logic Functioning bit
 (42 2)  (750 242)  (750 242)  LC_1 Logic Functioning bit
 (44 2)  (752 242)  (752 242)  LC_1 Logic Functioning bit
 (45 2)  (753 242)  (753 242)  LC_1 Logic Functioning bit
 (2 3)  (710 243)  (710 243)  routing T_14_15.lc_trk_g0_0 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (36 3)  (744 243)  (744 243)  LC_1 Logic Functioning bit
 (39 3)  (747 243)  (747 243)  LC_1 Logic Functioning bit
 (41 3)  (749 243)  (749 243)  LC_1 Logic Functioning bit
 (42 3)  (750 243)  (750 243)  LC_1 Logic Functioning bit
 (0 4)  (708 244)  (708 244)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_7/cen
 (1 4)  (709 244)  (709 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (11 4)  (719 244)  (719 244)  routing T_14_15.sp4_v_t_44 <X> T_14_15.sp4_v_b_5
 (13 4)  (721 244)  (721 244)  routing T_14_15.sp4_v_t_44 <X> T_14_15.sp4_v_b_5
 (28 4)  (736 244)  (736 244)  routing T_14_15.lc_trk_g2_3 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 244)  (737 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 244)  (740 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (744 244)  (744 244)  LC_2 Logic Functioning bit
 (39 4)  (747 244)  (747 244)  LC_2 Logic Functioning bit
 (41 4)  (749 244)  (749 244)  LC_2 Logic Functioning bit
 (42 4)  (750 244)  (750 244)  LC_2 Logic Functioning bit
 (0 5)  (708 245)  (708 245)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_7/cen
 (1 5)  (709 245)  (709 245)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_7/cen
 (13 5)  (721 245)  (721 245)  routing T_14_15.sp4_v_t_37 <X> T_14_15.sp4_h_r_5
 (30 5)  (738 245)  (738 245)  routing T_14_15.lc_trk_g2_3 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (36 5)  (744 245)  (744 245)  LC_2 Logic Functioning bit
 (39 5)  (747 245)  (747 245)  LC_2 Logic Functioning bit
 (41 5)  (749 245)  (749 245)  LC_2 Logic Functioning bit
 (42 5)  (750 245)  (750 245)  LC_2 Logic Functioning bit
 (8 7)  (716 247)  (716 247)  routing T_14_15.sp4_h_r_4 <X> T_14_15.sp4_v_t_41
 (9 7)  (717 247)  (717 247)  routing T_14_15.sp4_h_r_4 <X> T_14_15.sp4_v_t_41
 (21 8)  (729 248)  (729 248)  routing T_14_15.bnl_op_3 <X> T_14_15.lc_trk_g2_3
 (22 8)  (730 248)  (730 248)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (13 9)  (721 249)  (721 249)  routing T_14_15.sp4_v_t_38 <X> T_14_15.sp4_h_r_8
 (21 9)  (729 249)  (729 249)  routing T_14_15.bnl_op_3 <X> T_14_15.lc_trk_g2_3
 (6 10)  (714 250)  (714 250)  routing T_14_15.sp4_v_b_3 <X> T_14_15.sp4_v_t_43
 (14 10)  (722 250)  (722 250)  routing T_14_15.sp4_v_t_17 <X> T_14_15.lc_trk_g2_4
 (5 11)  (713 251)  (713 251)  routing T_14_15.sp4_v_b_3 <X> T_14_15.sp4_v_t_43
 (16 11)  (724 251)  (724 251)  routing T_14_15.sp4_v_t_17 <X> T_14_15.lc_trk_g2_4
 (17 11)  (725 251)  (725 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (8 12)  (716 252)  (716 252)  routing T_14_15.sp4_h_l_47 <X> T_14_15.sp4_h_r_10
 (14 12)  (722 252)  (722 252)  routing T_14_15.wire_logic_cluster/lc_0/out <X> T_14_15.lc_trk_g3_0
 (17 12)  (725 252)  (725 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 252)  (726 252)  routing T_14_15.wire_logic_cluster/lc_1/out <X> T_14_15.lc_trk_g3_1
 (21 12)  (729 252)  (729 252)  routing T_14_15.sp4_v_t_14 <X> T_14_15.lc_trk_g3_3
 (22 12)  (730 252)  (730 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (731 252)  (731 252)  routing T_14_15.sp4_v_t_14 <X> T_14_15.lc_trk_g3_3
 (8 13)  (716 253)  (716 253)  routing T_14_15.sp4_h_l_47 <X> T_14_15.sp4_v_b_10
 (9 13)  (717 253)  (717 253)  routing T_14_15.sp4_h_l_47 <X> T_14_15.sp4_v_b_10
 (17 13)  (725 253)  (725 253)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (0 14)  (708 254)  (708 254)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 254)  (709 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (3 14)  (711 254)  (711 254)  routing T_14_15.sp12_h_r_1 <X> T_14_15.sp12_v_t_22
 (1 15)  (709 255)  (709 255)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_7/s_r
 (3 15)  (711 255)  (711 255)  routing T_14_15.sp12_h_r_1 <X> T_14_15.sp12_v_t_22


LogicTile_15_15

 (4 0)  (766 240)  (766 240)  routing T_15_15.sp4_h_l_37 <X> T_15_15.sp4_v_b_0
 (22 0)  (784 240)  (784 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (785 240)  (785 240)  routing T_15_15.sp4_v_b_19 <X> T_15_15.lc_trk_g0_3
 (24 0)  (786 240)  (786 240)  routing T_15_15.sp4_v_b_19 <X> T_15_15.lc_trk_g0_3
 (29 0)  (791 240)  (791 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 240)  (792 240)  routing T_15_15.lc_trk_g0_5 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 240)  (794 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 240)  (796 240)  routing T_15_15.lc_trk_g1_2 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 240)  (798 240)  LC_0 Logic Functioning bit
 (37 0)  (799 240)  (799 240)  LC_0 Logic Functioning bit
 (43 0)  (805 240)  (805 240)  LC_0 Logic Functioning bit
 (5 1)  (767 241)  (767 241)  routing T_15_15.sp4_h_l_37 <X> T_15_15.sp4_v_b_0
 (22 1)  (784 241)  (784 241)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (785 241)  (785 241)  routing T_15_15.sp12_h_r_10 <X> T_15_15.lc_trk_g0_2
 (28 1)  (790 241)  (790 241)  routing T_15_15.lc_trk_g2_0 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 241)  (791 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 241)  (793 241)  routing T_15_15.lc_trk_g1_2 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 241)  (794 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (797 241)  (797 241)  routing T_15_15.lc_trk_g0_2 <X> T_15_15.input_2_0
 (36 1)  (798 241)  (798 241)  LC_0 Logic Functioning bit
 (43 1)  (805 241)  (805 241)  LC_0 Logic Functioning bit
 (51 1)  (813 241)  (813 241)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (762 242)  (762 242)  routing T_15_15.glb_netwk_6 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (1 2)  (763 242)  (763 242)  routing T_15_15.glb_netwk_6 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (2 2)  (764 242)  (764 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (766 242)  (766 242)  routing T_15_15.sp4_h_r_6 <X> T_15_15.sp4_v_t_37
 (6 2)  (768 242)  (768 242)  routing T_15_15.sp4_h_r_6 <X> T_15_15.sp4_v_t_37
 (14 2)  (776 242)  (776 242)  routing T_15_15.sp4_h_l_9 <X> T_15_15.lc_trk_g0_4
 (17 2)  (779 242)  (779 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (21 2)  (783 242)  (783 242)  routing T_15_15.sp4_v_b_15 <X> T_15_15.lc_trk_g0_7
 (22 2)  (784 242)  (784 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (785 242)  (785 242)  routing T_15_15.sp4_v_b_15 <X> T_15_15.lc_trk_g0_7
 (26 2)  (788 242)  (788 242)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 242)  (789 242)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 242)  (791 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 242)  (792 242)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 242)  (794 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 242)  (795 242)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 242)  (796 242)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (797 242)  (797 242)  routing T_15_15.lc_trk_g0_7 <X> T_15_15.input_2_1
 (36 2)  (798 242)  (798 242)  LC_1 Logic Functioning bit
 (37 2)  (799 242)  (799 242)  LC_1 Logic Functioning bit
 (39 2)  (801 242)  (801 242)  LC_1 Logic Functioning bit
 (43 2)  (805 242)  (805 242)  LC_1 Logic Functioning bit
 (45 2)  (807 242)  (807 242)  LC_1 Logic Functioning bit
 (51 2)  (813 242)  (813 242)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (1 3)  (763 243)  (763 243)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (5 3)  (767 243)  (767 243)  routing T_15_15.sp4_h_r_6 <X> T_15_15.sp4_v_t_37
 (14 3)  (776 243)  (776 243)  routing T_15_15.sp4_h_l_9 <X> T_15_15.lc_trk_g0_4
 (15 3)  (777 243)  (777 243)  routing T_15_15.sp4_h_l_9 <X> T_15_15.lc_trk_g0_4
 (16 3)  (778 243)  (778 243)  routing T_15_15.sp4_h_l_9 <X> T_15_15.lc_trk_g0_4
 (17 3)  (779 243)  (779 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (18 3)  (780 243)  (780 243)  routing T_15_15.sp4_r_v_b_29 <X> T_15_15.lc_trk_g0_5
 (21 3)  (783 243)  (783 243)  routing T_15_15.sp4_v_b_15 <X> T_15_15.lc_trk_g0_7
 (26 3)  (788 243)  (788 243)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 243)  (789 243)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 243)  (791 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 243)  (792 243)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (32 3)  (794 243)  (794 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (797 243)  (797 243)  routing T_15_15.lc_trk_g0_7 <X> T_15_15.input_2_1
 (36 3)  (798 243)  (798 243)  LC_1 Logic Functioning bit
 (37 3)  (799 243)  (799 243)  LC_1 Logic Functioning bit
 (38 3)  (800 243)  (800 243)  LC_1 Logic Functioning bit
 (39 3)  (801 243)  (801 243)  LC_1 Logic Functioning bit
 (47 3)  (809 243)  (809 243)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (16 4)  (778 244)  (778 244)  routing T_15_15.sp12_h_l_14 <X> T_15_15.lc_trk_g1_1
 (17 4)  (779 244)  (779 244)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (21 4)  (783 244)  (783 244)  routing T_15_15.wire_logic_cluster/lc_3/out <X> T_15_15.lc_trk_g1_3
 (22 4)  (784 244)  (784 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (788 244)  (788 244)  routing T_15_15.lc_trk_g0_4 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (29 4)  (791 244)  (791 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 244)  (792 244)  routing T_15_15.lc_trk_g0_5 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 244)  (793 244)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 244)  (794 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 244)  (795 244)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 244)  (796 244)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (37 4)  (799 244)  (799 244)  LC_2 Logic Functioning bit
 (41 4)  (803 244)  (803 244)  LC_2 Logic Functioning bit
 (43 4)  (805 244)  (805 244)  LC_2 Logic Functioning bit
 (45 4)  (807 244)  (807 244)  LC_2 Logic Functioning bit
 (46 4)  (808 244)  (808 244)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (53 4)  (815 244)  (815 244)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (18 5)  (780 245)  (780 245)  routing T_15_15.sp12_h_l_14 <X> T_15_15.lc_trk_g1_1
 (22 5)  (784 245)  (784 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (785 245)  (785 245)  routing T_15_15.sp4_h_r_2 <X> T_15_15.lc_trk_g1_2
 (24 5)  (786 245)  (786 245)  routing T_15_15.sp4_h_r_2 <X> T_15_15.lc_trk_g1_2
 (25 5)  (787 245)  (787 245)  routing T_15_15.sp4_h_r_2 <X> T_15_15.lc_trk_g1_2
 (29 5)  (791 245)  (791 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (794 245)  (794 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (796 245)  (796 245)  routing T_15_15.lc_trk_g1_1 <X> T_15_15.input_2_2
 (37 5)  (799 245)  (799 245)  LC_2 Logic Functioning bit
 (40 5)  (802 245)  (802 245)  LC_2 Logic Functioning bit
 (42 5)  (804 245)  (804 245)  LC_2 Logic Functioning bit
 (4 6)  (766 246)  (766 246)  routing T_15_15.sp4_h_r_3 <X> T_15_15.sp4_v_t_38
 (13 6)  (775 246)  (775 246)  routing T_15_15.sp4_v_b_5 <X> T_15_15.sp4_v_t_40
 (17 6)  (779 246)  (779 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 246)  (780 246)  routing T_15_15.wire_logic_cluster/lc_5/out <X> T_15_15.lc_trk_g1_5
 (21 6)  (783 246)  (783 246)  routing T_15_15.sp4_h_l_10 <X> T_15_15.lc_trk_g1_7
 (22 6)  (784 246)  (784 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (785 246)  (785 246)  routing T_15_15.sp4_h_l_10 <X> T_15_15.lc_trk_g1_7
 (24 6)  (786 246)  (786 246)  routing T_15_15.sp4_h_l_10 <X> T_15_15.lc_trk_g1_7
 (26 6)  (788 246)  (788 246)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 246)  (789 246)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 246)  (791 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 246)  (794 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 246)  (795 246)  routing T_15_15.lc_trk_g2_2 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (35 6)  (797 246)  (797 246)  routing T_15_15.lc_trk_g0_5 <X> T_15_15.input_2_3
 (38 6)  (800 246)  (800 246)  LC_3 Logic Functioning bit
 (45 6)  (807 246)  (807 246)  LC_3 Logic Functioning bit
 (47 6)  (809 246)  (809 246)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (4 7)  (766 247)  (766 247)  routing T_15_15.sp4_v_b_10 <X> T_15_15.sp4_h_l_38
 (5 7)  (767 247)  (767 247)  routing T_15_15.sp4_h_r_3 <X> T_15_15.sp4_v_t_38
 (21 7)  (783 247)  (783 247)  routing T_15_15.sp4_h_l_10 <X> T_15_15.lc_trk_g1_7
 (22 7)  (784 247)  (784 247)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (786 247)  (786 247)  routing T_15_15.top_op_6 <X> T_15_15.lc_trk_g1_6
 (25 7)  (787 247)  (787 247)  routing T_15_15.top_op_6 <X> T_15_15.lc_trk_g1_6
 (27 7)  (789 247)  (789 247)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 247)  (790 247)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 247)  (791 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 247)  (792 247)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 247)  (793 247)  routing T_15_15.lc_trk_g2_2 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 247)  (794 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (798 247)  (798 247)  LC_3 Logic Functioning bit
 (38 7)  (800 247)  (800 247)  LC_3 Logic Functioning bit
 (39 7)  (801 247)  (801 247)  LC_3 Logic Functioning bit
 (41 7)  (803 247)  (803 247)  LC_3 Logic Functioning bit
 (43 7)  (805 247)  (805 247)  LC_3 Logic Functioning bit
 (25 8)  (787 248)  (787 248)  routing T_15_15.sp4_v_b_26 <X> T_15_15.lc_trk_g2_2
 (26 8)  (788 248)  (788 248)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (29 8)  (791 248)  (791 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 248)  (792 248)  routing T_15_15.lc_trk_g0_7 <X> T_15_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 248)  (794 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (797 248)  (797 248)  routing T_15_15.lc_trk_g2_4 <X> T_15_15.input_2_4
 (36 8)  (798 248)  (798 248)  LC_4 Logic Functioning bit
 (38 8)  (800 248)  (800 248)  LC_4 Logic Functioning bit
 (42 8)  (804 248)  (804 248)  LC_4 Logic Functioning bit
 (43 8)  (805 248)  (805 248)  LC_4 Logic Functioning bit
 (45 8)  (807 248)  (807 248)  LC_4 Logic Functioning bit
 (17 9)  (779 249)  (779 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 9)  (784 249)  (784 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (785 249)  (785 249)  routing T_15_15.sp4_v_b_26 <X> T_15_15.lc_trk_g2_2
 (26 9)  (788 249)  (788 249)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 249)  (789 249)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 249)  (791 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 249)  (792 249)  routing T_15_15.lc_trk_g0_7 <X> T_15_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 249)  (793 249)  routing T_15_15.lc_trk_g0_3 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 249)  (794 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (795 249)  (795 249)  routing T_15_15.lc_trk_g2_4 <X> T_15_15.input_2_4
 (42 9)  (804 249)  (804 249)  LC_4 Logic Functioning bit
 (43 9)  (805 249)  (805 249)  LC_4 Logic Functioning bit
 (48 9)  (810 249)  (810 249)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (6 10)  (768 250)  (768 250)  routing T_15_15.sp4_h_l_36 <X> T_15_15.sp4_v_t_43
 (14 10)  (776 250)  (776 250)  routing T_15_15.wire_logic_cluster/lc_4/out <X> T_15_15.lc_trk_g2_4
 (15 10)  (777 250)  (777 250)  routing T_15_15.sp4_v_t_32 <X> T_15_15.lc_trk_g2_5
 (16 10)  (778 250)  (778 250)  routing T_15_15.sp4_v_t_32 <X> T_15_15.lc_trk_g2_5
 (17 10)  (779 250)  (779 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (28 10)  (790 250)  (790 250)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 250)  (791 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 250)  (792 250)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 250)  (793 250)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 250)  (794 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 250)  (796 250)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 250)  (797 250)  routing T_15_15.lc_trk_g2_5 <X> T_15_15.input_2_5
 (37 10)  (799 250)  (799 250)  LC_5 Logic Functioning bit
 (39 10)  (801 250)  (801 250)  LC_5 Logic Functioning bit
 (45 10)  (807 250)  (807 250)  LC_5 Logic Functioning bit
 (48 10)  (810 250)  (810 250)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (17 11)  (779 251)  (779 251)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (784 251)  (784 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (785 251)  (785 251)  routing T_15_15.sp4_h_r_30 <X> T_15_15.lc_trk_g2_6
 (24 11)  (786 251)  (786 251)  routing T_15_15.sp4_h_r_30 <X> T_15_15.lc_trk_g2_6
 (25 11)  (787 251)  (787 251)  routing T_15_15.sp4_h_r_30 <X> T_15_15.lc_trk_g2_6
 (26 11)  (788 251)  (788 251)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (789 251)  (789 251)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 251)  (790 251)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 251)  (791 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 251)  (792 251)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (32 11)  (794 251)  (794 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (795 251)  (795 251)  routing T_15_15.lc_trk_g2_5 <X> T_15_15.input_2_5
 (36 11)  (798 251)  (798 251)  LC_5 Logic Functioning bit
 (37 11)  (799 251)  (799 251)  LC_5 Logic Functioning bit
 (38 11)  (800 251)  (800 251)  LC_5 Logic Functioning bit
 (42 11)  (804 251)  (804 251)  LC_5 Logic Functioning bit
 (47 11)  (809 251)  (809 251)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (48 11)  (810 251)  (810 251)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (17 12)  (779 252)  (779 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 252)  (780 252)  routing T_15_15.wire_logic_cluster/lc_1/out <X> T_15_15.lc_trk_g3_1
 (26 12)  (788 252)  (788 252)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 252)  (789 252)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 252)  (791 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 252)  (792 252)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 252)  (793 252)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 252)  (794 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 252)  (795 252)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 252)  (796 252)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 252)  (797 252)  routing T_15_15.lc_trk_g2_4 <X> T_15_15.input_2_6
 (36 12)  (798 252)  (798 252)  LC_6 Logic Functioning bit
 (37 12)  (799 252)  (799 252)  LC_6 Logic Functioning bit
 (39 12)  (801 252)  (801 252)  LC_6 Logic Functioning bit
 (43 12)  (805 252)  (805 252)  LC_6 Logic Functioning bit
 (45 12)  (807 252)  (807 252)  LC_6 Logic Functioning bit
 (48 12)  (810 252)  (810 252)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (22 13)  (784 253)  (784 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (787 253)  (787 253)  routing T_15_15.sp4_r_v_b_42 <X> T_15_15.lc_trk_g3_2
 (26 13)  (788 253)  (788 253)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 253)  (789 253)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 253)  (791 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 253)  (792 253)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 253)  (793 253)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 253)  (794 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (795 253)  (795 253)  routing T_15_15.lc_trk_g2_4 <X> T_15_15.input_2_6
 (36 13)  (798 253)  (798 253)  LC_6 Logic Functioning bit
 (37 13)  (799 253)  (799 253)  LC_6 Logic Functioning bit
 (38 13)  (800 253)  (800 253)  LC_6 Logic Functioning bit
 (39 13)  (801 253)  (801 253)  LC_6 Logic Functioning bit
 (51 13)  (813 253)  (813 253)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (14 14)  (776 254)  (776 254)  routing T_15_15.sp4_h_r_44 <X> T_15_15.lc_trk_g3_4
 (25 14)  (787 254)  (787 254)  routing T_15_15.wire_logic_cluster/lc_6/out <X> T_15_15.lc_trk_g3_6
 (14 15)  (776 255)  (776 255)  routing T_15_15.sp4_h_r_44 <X> T_15_15.lc_trk_g3_4
 (15 15)  (777 255)  (777 255)  routing T_15_15.sp4_h_r_44 <X> T_15_15.lc_trk_g3_4
 (16 15)  (778 255)  (778 255)  routing T_15_15.sp4_h_r_44 <X> T_15_15.lc_trk_g3_4
 (17 15)  (779 255)  (779 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (784 255)  (784 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_16_15

 (12 0)  (828 240)  (828 240)  routing T_16_15.sp4_v_b_2 <X> T_16_15.sp4_h_r_2
 (14 0)  (830 240)  (830 240)  routing T_16_15.lft_op_0 <X> T_16_15.lc_trk_g0_0
 (15 0)  (831 240)  (831 240)  routing T_16_15.top_op_1 <X> T_16_15.lc_trk_g0_1
 (17 0)  (833 240)  (833 240)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (837 240)  (837 240)  routing T_16_15.wire_logic_cluster/lc_3/out <X> T_16_15.lc_trk_g0_3
 (22 0)  (838 240)  (838 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (11 1)  (827 241)  (827 241)  routing T_16_15.sp4_v_b_2 <X> T_16_15.sp4_h_r_2
 (15 1)  (831 241)  (831 241)  routing T_16_15.lft_op_0 <X> T_16_15.lc_trk_g0_0
 (17 1)  (833 241)  (833 241)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (18 1)  (834 241)  (834 241)  routing T_16_15.top_op_1 <X> T_16_15.lc_trk_g0_1
 (0 2)  (816 242)  (816 242)  routing T_16_15.glb_netwk_6 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (1 2)  (817 242)  (817 242)  routing T_16_15.glb_netwk_6 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (2 2)  (818 242)  (818 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (824 242)  (824 242)  routing T_16_15.sp4_h_r_1 <X> T_16_15.sp4_h_l_36
 (11 2)  (827 242)  (827 242)  routing T_16_15.sp4_v_b_11 <X> T_16_15.sp4_v_t_39
 (14 2)  (830 242)  (830 242)  routing T_16_15.wire_logic_cluster/lc_4/out <X> T_16_15.lc_trk_g0_4
 (22 2)  (838 242)  (838 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (839 242)  (839 242)  routing T_16_15.sp4_v_b_23 <X> T_16_15.lc_trk_g0_7
 (24 2)  (840 242)  (840 242)  routing T_16_15.sp4_v_b_23 <X> T_16_15.lc_trk_g0_7
 (26 2)  (842 242)  (842 242)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_1/in_0
 (29 2)  (845 242)  (845 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 242)  (847 242)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 242)  (848 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 242)  (849 242)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 242)  (852 242)  LC_1 Logic Functioning bit
 (37 2)  (853 242)  (853 242)  LC_1 Logic Functioning bit
 (38 2)  (854 242)  (854 242)  LC_1 Logic Functioning bit
 (42 2)  (858 242)  (858 242)  LC_1 Logic Functioning bit
 (45 2)  (861 242)  (861 242)  LC_1 Logic Functioning bit
 (12 3)  (828 243)  (828 243)  routing T_16_15.sp4_v_b_11 <X> T_16_15.sp4_v_t_39
 (17 3)  (833 243)  (833 243)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (842 243)  (842 243)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 243)  (844 243)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 243)  (845 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (848 243)  (848 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (849 243)  (849 243)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.input_2_1
 (34 3)  (850 243)  (850 243)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.input_2_1
 (35 3)  (851 243)  (851 243)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.input_2_1
 (37 3)  (853 243)  (853 243)  LC_1 Logic Functioning bit
 (42 3)  (858 243)  (858 243)  LC_1 Logic Functioning bit
 (51 3)  (867 243)  (867 243)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (8 4)  (824 244)  (824 244)  routing T_16_15.sp4_h_l_45 <X> T_16_15.sp4_h_r_4
 (10 4)  (826 244)  (826 244)  routing T_16_15.sp4_h_l_45 <X> T_16_15.sp4_h_r_4
 (11 4)  (827 244)  (827 244)  routing T_16_15.sp4_v_t_44 <X> T_16_15.sp4_v_b_5
 (13 4)  (829 244)  (829 244)  routing T_16_15.sp4_v_t_44 <X> T_16_15.sp4_v_b_5
 (21 4)  (837 244)  (837 244)  routing T_16_15.sp4_v_b_3 <X> T_16_15.lc_trk_g1_3
 (22 4)  (838 244)  (838 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (839 244)  (839 244)  routing T_16_15.sp4_v_b_3 <X> T_16_15.lc_trk_g1_3
 (25 4)  (841 244)  (841 244)  routing T_16_15.sp4_h_r_10 <X> T_16_15.lc_trk_g1_2
 (26 4)  (842 244)  (842 244)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_2/in_0
 (29 4)  (845 244)  (845 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 244)  (847 244)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 244)  (848 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (35 4)  (851 244)  (851 244)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.input_2_2
 (36 4)  (852 244)  (852 244)  LC_2 Logic Functioning bit
 (37 4)  (853 244)  (853 244)  LC_2 Logic Functioning bit
 (38 4)  (854 244)  (854 244)  LC_2 Logic Functioning bit
 (22 5)  (838 245)  (838 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (839 245)  (839 245)  routing T_16_15.sp4_h_r_10 <X> T_16_15.lc_trk_g1_2
 (24 5)  (840 245)  (840 245)  routing T_16_15.sp4_h_r_10 <X> T_16_15.lc_trk_g1_2
 (26 5)  (842 245)  (842 245)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 245)  (843 245)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 245)  (845 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 245)  (847 245)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 245)  (848 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (849 245)  (849 245)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.input_2_2
 (35 5)  (851 245)  (851 245)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.input_2_2
 (36 5)  (852 245)  (852 245)  LC_2 Logic Functioning bit
 (37 5)  (853 245)  (853 245)  LC_2 Logic Functioning bit
 (38 5)  (854 245)  (854 245)  LC_2 Logic Functioning bit
 (40 5)  (856 245)  (856 245)  LC_2 Logic Functioning bit
 (42 5)  (858 245)  (858 245)  LC_2 Logic Functioning bit
 (51 5)  (867 245)  (867 245)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (5 6)  (821 246)  (821 246)  routing T_16_15.sp4_v_t_44 <X> T_16_15.sp4_h_l_38
 (9 6)  (825 246)  (825 246)  routing T_16_15.sp4_h_r_1 <X> T_16_15.sp4_h_l_41
 (10 6)  (826 246)  (826 246)  routing T_16_15.sp4_h_r_1 <X> T_16_15.sp4_h_l_41
 (17 6)  (833 246)  (833 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (834 246)  (834 246)  routing T_16_15.wire_logic_cluster/lc_5/out <X> T_16_15.lc_trk_g1_5
 (21 6)  (837 246)  (837 246)  routing T_16_15.sp4_v_b_7 <X> T_16_15.lc_trk_g1_7
 (22 6)  (838 246)  (838 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (839 246)  (839 246)  routing T_16_15.sp4_v_b_7 <X> T_16_15.lc_trk_g1_7
 (28 6)  (844 246)  (844 246)  routing T_16_15.lc_trk_g2_0 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 246)  (845 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 246)  (848 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 246)  (849 246)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 246)  (850 246)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 246)  (852 246)  LC_3 Logic Functioning bit
 (37 6)  (853 246)  (853 246)  LC_3 Logic Functioning bit
 (38 6)  (854 246)  (854 246)  LC_3 Logic Functioning bit
 (42 6)  (858 246)  (858 246)  LC_3 Logic Functioning bit
 (45 6)  (861 246)  (861 246)  LC_3 Logic Functioning bit
 (4 7)  (820 247)  (820 247)  routing T_16_15.sp4_v_t_44 <X> T_16_15.sp4_h_l_38
 (6 7)  (822 247)  (822 247)  routing T_16_15.sp4_v_t_44 <X> T_16_15.sp4_h_l_38
 (22 7)  (838 247)  (838 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (839 247)  (839 247)  routing T_16_15.sp4_h_r_6 <X> T_16_15.lc_trk_g1_6
 (24 7)  (840 247)  (840 247)  routing T_16_15.sp4_h_r_6 <X> T_16_15.lc_trk_g1_6
 (25 7)  (841 247)  (841 247)  routing T_16_15.sp4_h_r_6 <X> T_16_15.lc_trk_g1_6
 (26 7)  (842 247)  (842 247)  routing T_16_15.lc_trk_g2_3 <X> T_16_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 247)  (844 247)  routing T_16_15.lc_trk_g2_3 <X> T_16_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 247)  (845 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (848 247)  (848 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (851 247)  (851 247)  routing T_16_15.lc_trk_g0_3 <X> T_16_15.input_2_3
 (37 7)  (853 247)  (853 247)  LC_3 Logic Functioning bit
 (42 7)  (858 247)  (858 247)  LC_3 Logic Functioning bit
 (14 8)  (830 248)  (830 248)  routing T_16_15.sp4_v_b_24 <X> T_16_15.lc_trk_g2_0
 (21 8)  (837 248)  (837 248)  routing T_16_15.sp4_v_t_14 <X> T_16_15.lc_trk_g2_3
 (22 8)  (838 248)  (838 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (839 248)  (839 248)  routing T_16_15.sp4_v_t_14 <X> T_16_15.lc_trk_g2_3
 (26 8)  (842 248)  (842 248)  routing T_16_15.lc_trk_g0_4 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (28 8)  (844 248)  (844 248)  routing T_16_15.lc_trk_g2_5 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 248)  (845 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 248)  (846 248)  routing T_16_15.lc_trk_g2_5 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 248)  (847 248)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 248)  (848 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 248)  (850 248)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (37 8)  (853 248)  (853 248)  LC_4 Logic Functioning bit
 (41 8)  (857 248)  (857 248)  LC_4 Logic Functioning bit
 (43 8)  (859 248)  (859 248)  LC_4 Logic Functioning bit
 (45 8)  (861 248)  (861 248)  LC_4 Logic Functioning bit
 (16 9)  (832 249)  (832 249)  routing T_16_15.sp4_v_b_24 <X> T_16_15.lc_trk_g2_0
 (17 9)  (833 249)  (833 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (29 9)  (845 249)  (845 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 249)  (847 249)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (848 249)  (848 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (850 249)  (850 249)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.input_2_4
 (35 9)  (851 249)  (851 249)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.input_2_4
 (37 9)  (853 249)  (853 249)  LC_4 Logic Functioning bit
 (40 9)  (856 249)  (856 249)  LC_4 Logic Functioning bit
 (42 9)  (858 249)  (858 249)  LC_4 Logic Functioning bit
 (46 9)  (862 249)  (862 249)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (14 10)  (830 250)  (830 250)  routing T_16_15.sp4_v_t_17 <X> T_16_15.lc_trk_g2_4
 (16 10)  (832 250)  (832 250)  routing T_16_15.sp4_v_t_16 <X> T_16_15.lc_trk_g2_5
 (17 10)  (833 250)  (833 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (834 250)  (834 250)  routing T_16_15.sp4_v_t_16 <X> T_16_15.lc_trk_g2_5
 (21 10)  (837 250)  (837 250)  routing T_16_15.sp4_h_r_39 <X> T_16_15.lc_trk_g2_7
 (22 10)  (838 250)  (838 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (839 250)  (839 250)  routing T_16_15.sp4_h_r_39 <X> T_16_15.lc_trk_g2_7
 (24 10)  (840 250)  (840 250)  routing T_16_15.sp4_h_r_39 <X> T_16_15.lc_trk_g2_7
 (25 10)  (841 250)  (841 250)  routing T_16_15.bnl_op_6 <X> T_16_15.lc_trk_g2_6
 (26 10)  (842 250)  (842 250)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 250)  (843 250)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 250)  (845 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 250)  (846 250)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 250)  (848 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 250)  (849 250)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 250)  (850 250)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (851 250)  (851 250)  routing T_16_15.lc_trk_g2_5 <X> T_16_15.input_2_5
 (38 10)  (854 250)  (854 250)  LC_5 Logic Functioning bit
 (45 10)  (861 250)  (861 250)  LC_5 Logic Functioning bit
 (4 11)  (820 251)  (820 251)  routing T_16_15.sp4_h_r_10 <X> T_16_15.sp4_h_l_43
 (6 11)  (822 251)  (822 251)  routing T_16_15.sp4_h_r_10 <X> T_16_15.sp4_h_l_43
 (16 11)  (832 251)  (832 251)  routing T_16_15.sp4_v_t_17 <X> T_16_15.lc_trk_g2_4
 (17 11)  (833 251)  (833 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 11)  (838 251)  (838 251)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (841 251)  (841 251)  routing T_16_15.bnl_op_6 <X> T_16_15.lc_trk_g2_6
 (26 11)  (842 251)  (842 251)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 251)  (843 251)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 251)  (845 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 251)  (847 251)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 251)  (848 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (849 251)  (849 251)  routing T_16_15.lc_trk_g2_5 <X> T_16_15.input_2_5
 (36 11)  (852 251)  (852 251)  LC_5 Logic Functioning bit
 (38 11)  (854 251)  (854 251)  LC_5 Logic Functioning bit
 (39 11)  (855 251)  (855 251)  LC_5 Logic Functioning bit
 (41 11)  (857 251)  (857 251)  LC_5 Logic Functioning bit
 (43 11)  (859 251)  (859 251)  LC_5 Logic Functioning bit
 (52 11)  (868 251)  (868 251)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (15 12)  (831 252)  (831 252)  routing T_16_15.sp4_h_r_25 <X> T_16_15.lc_trk_g3_1
 (16 12)  (832 252)  (832 252)  routing T_16_15.sp4_h_r_25 <X> T_16_15.lc_trk_g3_1
 (17 12)  (833 252)  (833 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (838 252)  (838 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (841 252)  (841 252)  routing T_16_15.sp4_v_t_23 <X> T_16_15.lc_trk_g3_2
 (27 12)  (843 252)  (843 252)  routing T_16_15.lc_trk_g1_2 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 252)  (845 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 252)  (847 252)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 252)  (848 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 252)  (849 252)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 252)  (850 252)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 252)  (852 252)  LC_6 Logic Functioning bit
 (37 12)  (853 252)  (853 252)  LC_6 Logic Functioning bit
 (38 12)  (854 252)  (854 252)  LC_6 Logic Functioning bit
 (39 12)  (855 252)  (855 252)  LC_6 Logic Functioning bit
 (41 12)  (857 252)  (857 252)  LC_6 Logic Functioning bit
 (43 12)  (859 252)  (859 252)  LC_6 Logic Functioning bit
 (51 12)  (867 252)  (867 252)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (10 13)  (826 253)  (826 253)  routing T_16_15.sp4_h_r_5 <X> T_16_15.sp4_v_b_10
 (18 13)  (834 253)  (834 253)  routing T_16_15.sp4_h_r_25 <X> T_16_15.lc_trk_g3_1
 (21 13)  (837 253)  (837 253)  routing T_16_15.sp4_r_v_b_43 <X> T_16_15.lc_trk_g3_3
 (22 13)  (838 253)  (838 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (839 253)  (839 253)  routing T_16_15.sp4_v_t_23 <X> T_16_15.lc_trk_g3_2
 (25 13)  (841 253)  (841 253)  routing T_16_15.sp4_v_t_23 <X> T_16_15.lc_trk_g3_2
 (30 13)  (846 253)  (846 253)  routing T_16_15.lc_trk_g1_2 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (36 13)  (852 253)  (852 253)  LC_6 Logic Functioning bit
 (37 13)  (853 253)  (853 253)  LC_6 Logic Functioning bit
 (38 13)  (854 253)  (854 253)  LC_6 Logic Functioning bit
 (39 13)  (855 253)  (855 253)  LC_6 Logic Functioning bit
 (41 13)  (857 253)  (857 253)  LC_6 Logic Functioning bit
 (43 13)  (859 253)  (859 253)  LC_6 Logic Functioning bit
 (5 14)  (821 254)  (821 254)  routing T_16_15.sp4_h_r_6 <X> T_16_15.sp4_h_l_44
 (14 14)  (830 254)  (830 254)  routing T_16_15.sp4_h_r_44 <X> T_16_15.lc_trk_g3_4
 (4 15)  (820 255)  (820 255)  routing T_16_15.sp4_h_r_6 <X> T_16_15.sp4_h_l_44
 (8 15)  (824 255)  (824 255)  routing T_16_15.sp4_h_l_47 <X> T_16_15.sp4_v_t_47
 (14 15)  (830 255)  (830 255)  routing T_16_15.sp4_h_r_44 <X> T_16_15.lc_trk_g3_4
 (15 15)  (831 255)  (831 255)  routing T_16_15.sp4_h_r_44 <X> T_16_15.lc_trk_g3_4
 (16 15)  (832 255)  (832 255)  routing T_16_15.sp4_h_r_44 <X> T_16_15.lc_trk_g3_4
 (17 15)  (833 255)  (833 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4


LogicTile_17_15

 (15 0)  (889 240)  (889 240)  routing T_17_15.sp4_h_l_4 <X> T_17_15.lc_trk_g0_1
 (16 0)  (890 240)  (890 240)  routing T_17_15.sp4_h_l_4 <X> T_17_15.lc_trk_g0_1
 (17 0)  (891 240)  (891 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (892 240)  (892 240)  routing T_17_15.sp4_h_l_4 <X> T_17_15.lc_trk_g0_1
 (26 0)  (900 240)  (900 240)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 240)  (901 240)  routing T_17_15.lc_trk_g1_0 <X> T_17_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 240)  (903 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 240)  (906 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 240)  (907 240)  routing T_17_15.lc_trk_g2_1 <X> T_17_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 240)  (910 240)  LC_0 Logic Functioning bit
 (37 0)  (911 240)  (911 240)  LC_0 Logic Functioning bit
 (38 0)  (912 240)  (912 240)  LC_0 Logic Functioning bit
 (39 0)  (913 240)  (913 240)  LC_0 Logic Functioning bit
 (41 0)  (915 240)  (915 240)  LC_0 Logic Functioning bit
 (43 0)  (917 240)  (917 240)  LC_0 Logic Functioning bit
 (8 1)  (882 241)  (882 241)  routing T_17_15.sp4_h_l_42 <X> T_17_15.sp4_v_b_1
 (9 1)  (883 241)  (883 241)  routing T_17_15.sp4_h_l_42 <X> T_17_15.sp4_v_b_1
 (10 1)  (884 241)  (884 241)  routing T_17_15.sp4_h_l_42 <X> T_17_15.sp4_v_b_1
 (18 1)  (892 241)  (892 241)  routing T_17_15.sp4_h_l_4 <X> T_17_15.lc_trk_g0_1
 (26 1)  (900 241)  (900 241)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 241)  (902 241)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 241)  (903 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (36 1)  (910 241)  (910 241)  LC_0 Logic Functioning bit
 (38 1)  (912 241)  (912 241)  LC_0 Logic Functioning bit
 (0 2)  (874 242)  (874 242)  routing T_17_15.glb_netwk_6 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (1 2)  (875 242)  (875 242)  routing T_17_15.glb_netwk_6 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (2 2)  (876 242)  (876 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (888 242)  (888 242)  routing T_17_15.sp4_h_l_9 <X> T_17_15.lc_trk_g0_4
 (22 2)  (896 242)  (896 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (900 242)  (900 242)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (901 242)  (901 242)  routing T_17_15.lc_trk_g1_5 <X> T_17_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 242)  (903 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 242)  (904 242)  routing T_17_15.lc_trk_g1_5 <X> T_17_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 242)  (906 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 242)  (907 242)  routing T_17_15.lc_trk_g2_0 <X> T_17_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 242)  (910 242)  LC_1 Logic Functioning bit
 (37 2)  (911 242)  (911 242)  LC_1 Logic Functioning bit
 (38 2)  (912 242)  (912 242)  LC_1 Logic Functioning bit
 (41 2)  (915 242)  (915 242)  LC_1 Logic Functioning bit
 (43 2)  (917 242)  (917 242)  LC_1 Logic Functioning bit
 (50 2)  (924 242)  (924 242)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (888 243)  (888 243)  routing T_17_15.sp4_h_l_9 <X> T_17_15.lc_trk_g0_4
 (15 3)  (889 243)  (889 243)  routing T_17_15.sp4_h_l_9 <X> T_17_15.lc_trk_g0_4
 (16 3)  (890 243)  (890 243)  routing T_17_15.sp4_h_l_9 <X> T_17_15.lc_trk_g0_4
 (17 3)  (891 243)  (891 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (21 3)  (895 243)  (895 243)  routing T_17_15.sp4_r_v_b_31 <X> T_17_15.lc_trk_g0_7
 (26 3)  (900 243)  (900 243)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (901 243)  (901 243)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 243)  (902 243)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 243)  (903 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (36 3)  (910 243)  (910 243)  LC_1 Logic Functioning bit
 (40 3)  (914 243)  (914 243)  LC_1 Logic Functioning bit
 (42 3)  (916 243)  (916 243)  LC_1 Logic Functioning bit
 (0 4)  (874 244)  (874 244)  routing T_17_15.lc_trk_g2_2 <X> T_17_15.wire_logic_cluster/lc_7/cen
 (1 4)  (875 244)  (875 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (13 4)  (887 244)  (887 244)  routing T_17_15.sp4_v_t_40 <X> T_17_15.sp4_v_b_5
 (14 4)  (888 244)  (888 244)  routing T_17_15.sp4_h_r_8 <X> T_17_15.lc_trk_g1_0
 (27 4)  (901 244)  (901 244)  routing T_17_15.lc_trk_g3_0 <X> T_17_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 244)  (902 244)  routing T_17_15.lc_trk_g3_0 <X> T_17_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 244)  (903 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 244)  (905 244)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 244)  (906 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 244)  (907 244)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 244)  (910 244)  LC_2 Logic Functioning bit
 (37 4)  (911 244)  (911 244)  LC_2 Logic Functioning bit
 (43 4)  (917 244)  (917 244)  LC_2 Logic Functioning bit
 (50 4)  (924 244)  (924 244)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (875 245)  (875 245)  routing T_17_15.lc_trk_g2_2 <X> T_17_15.wire_logic_cluster/lc_7/cen
 (3 5)  (877 245)  (877 245)  routing T_17_15.sp12_h_l_23 <X> T_17_15.sp12_h_r_0
 (15 5)  (889 245)  (889 245)  routing T_17_15.sp4_h_r_8 <X> T_17_15.lc_trk_g1_0
 (16 5)  (890 245)  (890 245)  routing T_17_15.sp4_h_r_8 <X> T_17_15.lc_trk_g1_0
 (17 5)  (891 245)  (891 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (28 5)  (902 245)  (902 245)  routing T_17_15.lc_trk_g2_0 <X> T_17_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 245)  (903 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 245)  (905 245)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 245)  (910 245)  LC_2 Logic Functioning bit
 (37 5)  (911 245)  (911 245)  LC_2 Logic Functioning bit
 (38 5)  (912 245)  (912 245)  LC_2 Logic Functioning bit
 (41 5)  (915 245)  (915 245)  LC_2 Logic Functioning bit
 (42 5)  (916 245)  (916 245)  LC_2 Logic Functioning bit
 (8 6)  (882 246)  (882 246)  routing T_17_15.sp4_v_t_47 <X> T_17_15.sp4_h_l_41
 (9 6)  (883 246)  (883 246)  routing T_17_15.sp4_v_t_47 <X> T_17_15.sp4_h_l_41
 (10 6)  (884 246)  (884 246)  routing T_17_15.sp4_v_t_47 <X> T_17_15.sp4_h_l_41
 (17 6)  (891 246)  (891 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (892 246)  (892 246)  routing T_17_15.wire_logic_cluster/lc_5/out <X> T_17_15.lc_trk_g1_5
 (22 6)  (896 246)  (896 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (897 246)  (897 246)  routing T_17_15.sp4_h_r_7 <X> T_17_15.lc_trk_g1_7
 (24 6)  (898 246)  (898 246)  routing T_17_15.sp4_h_r_7 <X> T_17_15.lc_trk_g1_7
 (27 6)  (901 246)  (901 246)  routing T_17_15.lc_trk_g3_5 <X> T_17_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 246)  (902 246)  routing T_17_15.lc_trk_g3_5 <X> T_17_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 246)  (903 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 246)  (904 246)  routing T_17_15.lc_trk_g3_5 <X> T_17_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 246)  (905 246)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 246)  (906 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 246)  (907 246)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 246)  (908 246)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 246)  (910 246)  LC_3 Logic Functioning bit
 (37 6)  (911 246)  (911 246)  LC_3 Logic Functioning bit
 (41 6)  (915 246)  (915 246)  LC_3 Logic Functioning bit
 (43 6)  (917 246)  (917 246)  LC_3 Logic Functioning bit
 (50 6)  (924 246)  (924 246)  Cascade bit: LH_LC03_inmux02_5

 (21 7)  (895 247)  (895 247)  routing T_17_15.sp4_h_r_7 <X> T_17_15.lc_trk_g1_7
 (31 7)  (905 247)  (905 247)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 247)  (910 247)  LC_3 Logic Functioning bit
 (37 7)  (911 247)  (911 247)  LC_3 Logic Functioning bit
 (41 7)  (915 247)  (915 247)  LC_3 Logic Functioning bit
 (43 7)  (917 247)  (917 247)  LC_3 Logic Functioning bit
 (12 8)  (886 248)  (886 248)  routing T_17_15.sp4_v_t_45 <X> T_17_15.sp4_h_r_8
 (15 8)  (889 248)  (889 248)  routing T_17_15.sp4_h_r_33 <X> T_17_15.lc_trk_g2_1
 (16 8)  (890 248)  (890 248)  routing T_17_15.sp4_h_r_33 <X> T_17_15.lc_trk_g2_1
 (17 8)  (891 248)  (891 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (892 248)  (892 248)  routing T_17_15.sp4_h_r_33 <X> T_17_15.lc_trk_g2_1
 (29 8)  (903 248)  (903 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 248)  (904 248)  routing T_17_15.lc_trk_g0_7 <X> T_17_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (905 248)  (905 248)  routing T_17_15.lc_trk_g3_4 <X> T_17_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 248)  (906 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 248)  (907 248)  routing T_17_15.lc_trk_g3_4 <X> T_17_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 248)  (908 248)  routing T_17_15.lc_trk_g3_4 <X> T_17_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 248)  (910 248)  LC_4 Logic Functioning bit
 (38 8)  (912 248)  (912 248)  LC_4 Logic Functioning bit
 (42 8)  (916 248)  (916 248)  LC_4 Logic Functioning bit
 (43 8)  (917 248)  (917 248)  LC_4 Logic Functioning bit
 (45 8)  (919 248)  (919 248)  LC_4 Logic Functioning bit
 (50 8)  (924 248)  (924 248)  Cascade bit: LH_LC04_inmux02_5

 (52 8)  (926 248)  (926 248)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (53 8)  (927 248)  (927 248)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (14 9)  (888 249)  (888 249)  routing T_17_15.tnl_op_0 <X> T_17_15.lc_trk_g2_0
 (15 9)  (889 249)  (889 249)  routing T_17_15.tnl_op_0 <X> T_17_15.lc_trk_g2_0
 (17 9)  (891 249)  (891 249)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (22 9)  (896 249)  (896 249)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (897 249)  (897 249)  routing T_17_15.sp12_v_b_18 <X> T_17_15.lc_trk_g2_2
 (25 9)  (899 249)  (899 249)  routing T_17_15.sp12_v_b_18 <X> T_17_15.lc_trk_g2_2
 (30 9)  (904 249)  (904 249)  routing T_17_15.lc_trk_g0_7 <X> T_17_15.wire_logic_cluster/lc_4/in_1
 (36 9)  (910 249)  (910 249)  LC_4 Logic Functioning bit
 (38 9)  (912 249)  (912 249)  LC_4 Logic Functioning bit
 (42 9)  (916 249)  (916 249)  LC_4 Logic Functioning bit
 (43 9)  (917 249)  (917 249)  LC_4 Logic Functioning bit
 (53 9)  (927 249)  (927 249)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (8 10)  (882 250)  (882 250)  routing T_17_15.sp4_h_r_11 <X> T_17_15.sp4_h_l_42
 (10 10)  (884 250)  (884 250)  routing T_17_15.sp4_h_r_11 <X> T_17_15.sp4_h_l_42
 (22 10)  (896 250)  (896 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (897 250)  (897 250)  routing T_17_15.sp4_v_b_47 <X> T_17_15.lc_trk_g2_7
 (24 10)  (898 250)  (898 250)  routing T_17_15.sp4_v_b_47 <X> T_17_15.lc_trk_g2_7
 (27 10)  (901 250)  (901 250)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 250)  (903 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 250)  (904 250)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (905 250)  (905 250)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 250)  (906 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 250)  (907 250)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 250)  (910 250)  LC_5 Logic Functioning bit
 (37 10)  (911 250)  (911 250)  LC_5 Logic Functioning bit
 (38 10)  (912 250)  (912 250)  LC_5 Logic Functioning bit
 (39 10)  (913 250)  (913 250)  LC_5 Logic Functioning bit
 (41 10)  (915 250)  (915 250)  LC_5 Logic Functioning bit
 (43 10)  (917 250)  (917 250)  LC_5 Logic Functioning bit
 (4 11)  (878 251)  (878 251)  routing T_17_15.sp4_h_r_10 <X> T_17_15.sp4_h_l_43
 (6 11)  (880 251)  (880 251)  routing T_17_15.sp4_h_r_10 <X> T_17_15.sp4_h_l_43
 (22 11)  (896 251)  (896 251)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (898 251)  (898 251)  routing T_17_15.tnl_op_6 <X> T_17_15.lc_trk_g2_6
 (25 11)  (899 251)  (899 251)  routing T_17_15.tnl_op_6 <X> T_17_15.lc_trk_g2_6
 (30 11)  (904 251)  (904 251)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 251)  (905 251)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (910 251)  (910 251)  LC_5 Logic Functioning bit
 (37 11)  (911 251)  (911 251)  LC_5 Logic Functioning bit
 (38 11)  (912 251)  (912 251)  LC_5 Logic Functioning bit
 (39 11)  (913 251)  (913 251)  LC_5 Logic Functioning bit
 (41 11)  (915 251)  (915 251)  LC_5 Logic Functioning bit
 (43 11)  (917 251)  (917 251)  LC_5 Logic Functioning bit
 (5 12)  (879 252)  (879 252)  routing T_17_15.sp4_v_b_9 <X> T_17_15.sp4_h_r_9
 (31 12)  (905 252)  (905 252)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 252)  (906 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 252)  (907 252)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 252)  (908 252)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 252)  (910 252)  LC_6 Logic Functioning bit
 (38 12)  (912 252)  (912 252)  LC_6 Logic Functioning bit
 (40 12)  (914 252)  (914 252)  LC_6 Logic Functioning bit
 (41 12)  (915 252)  (915 252)  LC_6 Logic Functioning bit
 (42 12)  (916 252)  (916 252)  LC_6 Logic Functioning bit
 (43 12)  (917 252)  (917 252)  LC_6 Logic Functioning bit
 (52 12)  (926 252)  (926 252)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (6 13)  (880 253)  (880 253)  routing T_17_15.sp4_v_b_9 <X> T_17_15.sp4_h_r_9
 (14 13)  (888 253)  (888 253)  routing T_17_15.sp4_r_v_b_40 <X> T_17_15.lc_trk_g3_0
 (17 13)  (891 253)  (891 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (28 13)  (902 253)  (902 253)  routing T_17_15.lc_trk_g2_0 <X> T_17_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 253)  (903 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 253)  (905 253)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_6/in_3
 (37 13)  (911 253)  (911 253)  LC_6 Logic Functioning bit
 (39 13)  (913 253)  (913 253)  LC_6 Logic Functioning bit
 (40 13)  (914 253)  (914 253)  LC_6 Logic Functioning bit
 (41 13)  (915 253)  (915 253)  LC_6 Logic Functioning bit
 (42 13)  (916 253)  (916 253)  LC_6 Logic Functioning bit
 (43 13)  (917 253)  (917 253)  LC_6 Logic Functioning bit
 (1 14)  (875 254)  (875 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (11 14)  (885 254)  (885 254)  routing T_17_15.sp4_h_r_5 <X> T_17_15.sp4_v_t_46
 (13 14)  (887 254)  (887 254)  routing T_17_15.sp4_h_r_5 <X> T_17_15.sp4_v_t_46
 (15 14)  (889 254)  (889 254)  routing T_17_15.sp4_h_r_45 <X> T_17_15.lc_trk_g3_5
 (16 14)  (890 254)  (890 254)  routing T_17_15.sp4_h_r_45 <X> T_17_15.lc_trk_g3_5
 (17 14)  (891 254)  (891 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (892 254)  (892 254)  routing T_17_15.sp4_h_r_45 <X> T_17_15.lc_trk_g3_5
 (21 14)  (895 254)  (895 254)  routing T_17_15.sp4_h_r_39 <X> T_17_15.lc_trk_g3_7
 (22 14)  (896 254)  (896 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (897 254)  (897 254)  routing T_17_15.sp4_h_r_39 <X> T_17_15.lc_trk_g3_7
 (24 14)  (898 254)  (898 254)  routing T_17_15.sp4_h_r_39 <X> T_17_15.lc_trk_g3_7
 (25 14)  (899 254)  (899 254)  routing T_17_15.sp4_v_b_30 <X> T_17_15.lc_trk_g3_6
 (26 14)  (900 254)  (900 254)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_7/in_0
 (28 14)  (902 254)  (902 254)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 254)  (903 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 254)  (904 254)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 254)  (906 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 254)  (907 254)  routing T_17_15.lc_trk_g2_0 <X> T_17_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 254)  (910 254)  LC_7 Logic Functioning bit
 (37 14)  (911 254)  (911 254)  LC_7 Logic Functioning bit
 (38 14)  (912 254)  (912 254)  LC_7 Logic Functioning bit
 (39 14)  (913 254)  (913 254)  LC_7 Logic Functioning bit
 (40 14)  (914 254)  (914 254)  LC_7 Logic Functioning bit
 (41 14)  (915 254)  (915 254)  LC_7 Logic Functioning bit
 (42 14)  (916 254)  (916 254)  LC_7 Logic Functioning bit
 (43 14)  (917 254)  (917 254)  LC_7 Logic Functioning bit
 (47 14)  (921 254)  (921 254)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (52 14)  (926 254)  (926 254)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (1 15)  (875 255)  (875 255)  routing T_17_15.lc_trk_g0_4 <X> T_17_15.wire_logic_cluster/lc_7/s_r
 (8 15)  (882 255)  (882 255)  routing T_17_15.sp4_h_r_10 <X> T_17_15.sp4_v_t_47
 (9 15)  (883 255)  (883 255)  routing T_17_15.sp4_h_r_10 <X> T_17_15.sp4_v_t_47
 (11 15)  (885 255)  (885 255)  routing T_17_15.sp4_h_r_11 <X> T_17_15.sp4_h_l_46
 (12 15)  (886 255)  (886 255)  routing T_17_15.sp4_h_r_5 <X> T_17_15.sp4_v_t_46
 (14 15)  (888 255)  (888 255)  routing T_17_15.sp4_r_v_b_44 <X> T_17_15.lc_trk_g3_4
 (17 15)  (891 255)  (891 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (892 255)  (892 255)  routing T_17_15.sp4_h_r_45 <X> T_17_15.lc_trk_g3_5
 (22 15)  (896 255)  (896 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (897 255)  (897 255)  routing T_17_15.sp4_v_b_30 <X> T_17_15.lc_trk_g3_6
 (26 15)  (900 255)  (900 255)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_7/in_0
 (27 15)  (901 255)  (901 255)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 255)  (902 255)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 255)  (903 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 255)  (904 255)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_7/in_1
 (32 15)  (906 255)  (906 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (910 255)  (910 255)  LC_7 Logic Functioning bit
 (37 15)  (911 255)  (911 255)  LC_7 Logic Functioning bit
 (38 15)  (912 255)  (912 255)  LC_7 Logic Functioning bit
 (39 15)  (913 255)  (913 255)  LC_7 Logic Functioning bit
 (40 15)  (914 255)  (914 255)  LC_7 Logic Functioning bit
 (42 15)  (916 255)  (916 255)  LC_7 Logic Functioning bit
 (43 15)  (917 255)  (917 255)  LC_7 Logic Functioning bit


LogicTile_18_15

 (2 0)  (930 240)  (930 240)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (15 0)  (943 240)  (943 240)  routing T_18_15.sp4_h_r_1 <X> T_18_15.lc_trk_g0_1
 (16 0)  (944 240)  (944 240)  routing T_18_15.sp4_h_r_1 <X> T_18_15.lc_trk_g0_1
 (17 0)  (945 240)  (945 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (29 0)  (957 240)  (957 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 240)  (960 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 240)  (961 240)  routing T_18_15.lc_trk_g2_1 <X> T_18_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 240)  (964 240)  LC_0 Logic Functioning bit
 (37 0)  (965 240)  (965 240)  LC_0 Logic Functioning bit
 (38 0)  (966 240)  (966 240)  LC_0 Logic Functioning bit
 (39 0)  (967 240)  (967 240)  LC_0 Logic Functioning bit
 (41 0)  (969 240)  (969 240)  LC_0 Logic Functioning bit
 (43 0)  (971 240)  (971 240)  LC_0 Logic Functioning bit
 (18 1)  (946 241)  (946 241)  routing T_18_15.sp4_h_r_1 <X> T_18_15.lc_trk_g0_1
 (27 1)  (955 241)  (955 241)  routing T_18_15.lc_trk_g3_1 <X> T_18_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 241)  (956 241)  routing T_18_15.lc_trk_g3_1 <X> T_18_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 241)  (957 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (37 1)  (965 241)  (965 241)  LC_0 Logic Functioning bit
 (39 1)  (967 241)  (967 241)  LC_0 Logic Functioning bit
 (0 2)  (928 242)  (928 242)  routing T_18_15.glb_netwk_6 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (1 2)  (929 242)  (929 242)  routing T_18_15.glb_netwk_6 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (2 2)  (930 242)  (930 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (942 242)  (942 242)  routing T_18_15.sp4_h_l_1 <X> T_18_15.lc_trk_g0_4
 (15 2)  (943 242)  (943 242)  routing T_18_15.sp12_h_r_5 <X> T_18_15.lc_trk_g0_5
 (17 2)  (945 242)  (945 242)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (946 242)  (946 242)  routing T_18_15.sp12_h_r_5 <X> T_18_15.lc_trk_g0_5
 (25 2)  (953 242)  (953 242)  routing T_18_15.sp4_h_l_11 <X> T_18_15.lc_trk_g0_6
 (26 2)  (954 242)  (954 242)  routing T_18_15.lc_trk_g2_5 <X> T_18_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (955 242)  (955 242)  routing T_18_15.lc_trk_g1_3 <X> T_18_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 242)  (957 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 242)  (959 242)  routing T_18_15.lc_trk_g1_7 <X> T_18_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 242)  (960 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 242)  (962 242)  routing T_18_15.lc_trk_g1_7 <X> T_18_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 242)  (964 242)  LC_1 Logic Functioning bit
 (38 2)  (966 242)  (966 242)  LC_1 Logic Functioning bit
 (41 2)  (969 242)  (969 242)  LC_1 Logic Functioning bit
 (42 2)  (970 242)  (970 242)  LC_1 Logic Functioning bit
 (43 2)  (971 242)  (971 242)  LC_1 Logic Functioning bit
 (45 2)  (973 242)  (973 242)  LC_1 Logic Functioning bit
 (50 2)  (978 242)  (978 242)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (980 242)  (980 242)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (12 3)  (940 243)  (940 243)  routing T_18_15.sp4_h_l_39 <X> T_18_15.sp4_v_t_39
 (15 3)  (943 243)  (943 243)  routing T_18_15.sp4_h_l_1 <X> T_18_15.lc_trk_g0_4
 (16 3)  (944 243)  (944 243)  routing T_18_15.sp4_h_l_1 <X> T_18_15.lc_trk_g0_4
 (17 3)  (945 243)  (945 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (946 243)  (946 243)  routing T_18_15.sp12_h_r_5 <X> T_18_15.lc_trk_g0_5
 (22 3)  (950 243)  (950 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (951 243)  (951 243)  routing T_18_15.sp4_h_l_11 <X> T_18_15.lc_trk_g0_6
 (24 3)  (952 243)  (952 243)  routing T_18_15.sp4_h_l_11 <X> T_18_15.lc_trk_g0_6
 (25 3)  (953 243)  (953 243)  routing T_18_15.sp4_h_l_11 <X> T_18_15.lc_trk_g0_6
 (28 3)  (956 243)  (956 243)  routing T_18_15.lc_trk_g2_5 <X> T_18_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 243)  (957 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 243)  (958 243)  routing T_18_15.lc_trk_g1_3 <X> T_18_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (959 243)  (959 243)  routing T_18_15.lc_trk_g1_7 <X> T_18_15.wire_logic_cluster/lc_1/in_3
 (36 3)  (964 243)  (964 243)  LC_1 Logic Functioning bit
 (38 3)  (966 243)  (966 243)  LC_1 Logic Functioning bit
 (42 3)  (970 243)  (970 243)  LC_1 Logic Functioning bit
 (0 4)  (928 244)  (928 244)  routing T_18_15.lc_trk_g3_3 <X> T_18_15.wire_logic_cluster/lc_7/cen
 (1 4)  (929 244)  (929 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (6 4)  (934 244)  (934 244)  routing T_18_15.sp4_h_r_10 <X> T_18_15.sp4_v_b_3
 (21 4)  (949 244)  (949 244)  routing T_18_15.wire_logic_cluster/lc_3/out <X> T_18_15.lc_trk_g1_3
 (22 4)  (950 244)  (950 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (957 244)  (957 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 244)  (960 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 244)  (961 244)  routing T_18_15.lc_trk_g3_0 <X> T_18_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 244)  (962 244)  routing T_18_15.lc_trk_g3_0 <X> T_18_15.wire_logic_cluster/lc_2/in_3
 (37 4)  (965 244)  (965 244)  LC_2 Logic Functioning bit
 (39 4)  (967 244)  (967 244)  LC_2 Logic Functioning bit
 (0 5)  (928 245)  (928 245)  routing T_18_15.lc_trk_g3_3 <X> T_18_15.wire_logic_cluster/lc_7/cen
 (1 5)  (929 245)  (929 245)  routing T_18_15.lc_trk_g3_3 <X> T_18_15.wire_logic_cluster/lc_7/cen
 (15 5)  (943 245)  (943 245)  routing T_18_15.sp4_v_t_5 <X> T_18_15.lc_trk_g1_0
 (16 5)  (944 245)  (944 245)  routing T_18_15.sp4_v_t_5 <X> T_18_15.lc_trk_g1_0
 (17 5)  (945 245)  (945 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (37 5)  (965 245)  (965 245)  LC_2 Logic Functioning bit
 (39 5)  (967 245)  (967 245)  LC_2 Logic Functioning bit
 (15 6)  (943 246)  (943 246)  routing T_18_15.bot_op_5 <X> T_18_15.lc_trk_g1_5
 (17 6)  (945 246)  (945 246)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (950 246)  (950 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (951 246)  (951 246)  routing T_18_15.sp4_h_r_7 <X> T_18_15.lc_trk_g1_7
 (24 6)  (952 246)  (952 246)  routing T_18_15.sp4_h_r_7 <X> T_18_15.lc_trk_g1_7
 (26 6)  (954 246)  (954 246)  routing T_18_15.lc_trk_g0_5 <X> T_18_15.wire_logic_cluster/lc_3/in_0
 (28 6)  (956 246)  (956 246)  routing T_18_15.lc_trk_g2_4 <X> T_18_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 246)  (957 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 246)  (958 246)  routing T_18_15.lc_trk_g2_4 <X> T_18_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 246)  (959 246)  routing T_18_15.lc_trk_g1_7 <X> T_18_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 246)  (960 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 246)  (962 246)  routing T_18_15.lc_trk_g1_7 <X> T_18_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 246)  (964 246)  LC_3 Logic Functioning bit
 (41 6)  (969 246)  (969 246)  LC_3 Logic Functioning bit
 (43 6)  (971 246)  (971 246)  LC_3 Logic Functioning bit
 (50 6)  (978 246)  (978 246)  Cascade bit: LH_LC03_inmux02_5

 (21 7)  (949 247)  (949 247)  routing T_18_15.sp4_h_r_7 <X> T_18_15.lc_trk_g1_7
 (22 7)  (950 247)  (950 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (29 7)  (957 247)  (957 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 247)  (959 247)  routing T_18_15.lc_trk_g1_7 <X> T_18_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (964 247)  (964 247)  LC_3 Logic Functioning bit
 (37 7)  (965 247)  (965 247)  LC_3 Logic Functioning bit
 (38 7)  (966 247)  (966 247)  LC_3 Logic Functioning bit
 (40 7)  (968 247)  (968 247)  LC_3 Logic Functioning bit
 (42 7)  (970 247)  (970 247)  LC_3 Logic Functioning bit
 (6 8)  (934 248)  (934 248)  routing T_18_15.sp4_h_r_1 <X> T_18_15.sp4_v_b_6
 (17 8)  (945 248)  (945 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (26 8)  (954 248)  (954 248)  routing T_18_15.lc_trk_g1_5 <X> T_18_15.wire_logic_cluster/lc_4/in_0
 (29 8)  (957 248)  (957 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 248)  (959 248)  routing T_18_15.lc_trk_g1_6 <X> T_18_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 248)  (960 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 248)  (962 248)  routing T_18_15.lc_trk_g1_6 <X> T_18_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 248)  (964 248)  LC_4 Logic Functioning bit
 (38 8)  (966 248)  (966 248)  LC_4 Logic Functioning bit
 (9 9)  (937 249)  (937 249)  routing T_18_15.sp4_v_t_42 <X> T_18_15.sp4_v_b_7
 (17 9)  (945 249)  (945 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (18 9)  (946 249)  (946 249)  routing T_18_15.sp4_r_v_b_33 <X> T_18_15.lc_trk_g2_1
 (22 9)  (950 249)  (950 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (951 249)  (951 249)  routing T_18_15.sp4_h_l_15 <X> T_18_15.lc_trk_g2_2
 (24 9)  (952 249)  (952 249)  routing T_18_15.sp4_h_l_15 <X> T_18_15.lc_trk_g2_2
 (25 9)  (953 249)  (953 249)  routing T_18_15.sp4_h_l_15 <X> T_18_15.lc_trk_g2_2
 (27 9)  (955 249)  (955 249)  routing T_18_15.lc_trk_g1_5 <X> T_18_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 249)  (957 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 249)  (959 249)  routing T_18_15.lc_trk_g1_6 <X> T_18_15.wire_logic_cluster/lc_4/in_3
 (36 9)  (964 249)  (964 249)  LC_4 Logic Functioning bit
 (37 9)  (965 249)  (965 249)  LC_4 Logic Functioning bit
 (38 9)  (966 249)  (966 249)  LC_4 Logic Functioning bit
 (39 9)  (967 249)  (967 249)  LC_4 Logic Functioning bit
 (40 9)  (968 249)  (968 249)  LC_4 Logic Functioning bit
 (42 9)  (970 249)  (970 249)  LC_4 Logic Functioning bit
 (6 10)  (934 250)  (934 250)  routing T_18_15.sp4_h_l_36 <X> T_18_15.sp4_v_t_43
 (14 10)  (942 250)  (942 250)  routing T_18_15.wire_logic_cluster/lc_4/out <X> T_18_15.lc_trk_g2_4
 (17 10)  (945 250)  (945 250)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (946 250)  (946 250)  routing T_18_15.wire_logic_cluster/lc_5/out <X> T_18_15.lc_trk_g2_5
 (27 10)  (955 250)  (955 250)  routing T_18_15.lc_trk_g3_5 <X> T_18_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 250)  (956 250)  routing T_18_15.lc_trk_g3_5 <X> T_18_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 250)  (957 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 250)  (958 250)  routing T_18_15.lc_trk_g3_5 <X> T_18_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 250)  (960 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 250)  (961 250)  routing T_18_15.lc_trk_g2_2 <X> T_18_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 250)  (964 250)  LC_5 Logic Functioning bit
 (37 10)  (965 250)  (965 250)  LC_5 Logic Functioning bit
 (38 10)  (966 250)  (966 250)  LC_5 Logic Functioning bit
 (39 10)  (967 250)  (967 250)  LC_5 Logic Functioning bit
 (41 10)  (969 250)  (969 250)  LC_5 Logic Functioning bit
 (43 10)  (971 250)  (971 250)  LC_5 Logic Functioning bit
 (17 11)  (945 251)  (945 251)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (29 11)  (957 251)  (957 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 251)  (959 251)  routing T_18_15.lc_trk_g2_2 <X> T_18_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (964 251)  (964 251)  LC_5 Logic Functioning bit
 (38 11)  (966 251)  (966 251)  LC_5 Logic Functioning bit
 (14 12)  (942 252)  (942 252)  routing T_18_15.sp4_h_l_21 <X> T_18_15.lc_trk_g3_0
 (17 12)  (945 252)  (945 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (950 252)  (950 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (951 252)  (951 252)  routing T_18_15.sp4_h_r_27 <X> T_18_15.lc_trk_g3_3
 (24 12)  (952 252)  (952 252)  routing T_18_15.sp4_h_r_27 <X> T_18_15.lc_trk_g3_3
 (29 12)  (957 252)  (957 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (959 252)  (959 252)  routing T_18_15.lc_trk_g0_5 <X> T_18_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 252)  (960 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (37 12)  (965 252)  (965 252)  LC_6 Logic Functioning bit
 (15 13)  (943 253)  (943 253)  routing T_18_15.sp4_h_l_21 <X> T_18_15.lc_trk_g3_0
 (16 13)  (944 253)  (944 253)  routing T_18_15.sp4_h_l_21 <X> T_18_15.lc_trk_g3_0
 (17 13)  (945 253)  (945 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (946 253)  (946 253)  routing T_18_15.sp4_r_v_b_41 <X> T_18_15.lc_trk_g3_1
 (21 13)  (949 253)  (949 253)  routing T_18_15.sp4_h_r_27 <X> T_18_15.lc_trk_g3_3
 (32 13)  (960 253)  (960 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (961 253)  (961 253)  routing T_18_15.lc_trk_g2_0 <X> T_18_15.input_2_6
 (37 13)  (965 253)  (965 253)  LC_6 Logic Functioning bit
 (1 14)  (929 254)  (929 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (943 254)  (943 254)  routing T_18_15.sp12_v_t_2 <X> T_18_15.lc_trk_g3_5
 (17 14)  (945 254)  (945 254)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (946 254)  (946 254)  routing T_18_15.sp12_v_t_2 <X> T_18_15.lc_trk_g3_5
 (22 14)  (950 254)  (950 254)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (952 254)  (952 254)  routing T_18_15.tnl_op_7 <X> T_18_15.lc_trk_g3_7
 (29 14)  (957 254)  (957 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 254)  (958 254)  routing T_18_15.lc_trk_g0_6 <X> T_18_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (959 254)  (959 254)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 254)  (960 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 254)  (961 254)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 254)  (962 254)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 254)  (964 254)  LC_7 Logic Functioning bit
 (43 14)  (971 254)  (971 254)  LC_7 Logic Functioning bit
 (50 14)  (978 254)  (978 254)  Cascade bit: LH_LC07_inmux02_5

 (1 15)  (929 255)  (929 255)  routing T_18_15.lc_trk_g0_4 <X> T_18_15.wire_logic_cluster/lc_7/s_r
 (8 15)  (936 255)  (936 255)  routing T_18_15.sp4_h_r_10 <X> T_18_15.sp4_v_t_47
 (9 15)  (937 255)  (937 255)  routing T_18_15.sp4_h_r_10 <X> T_18_15.sp4_v_t_47
 (18 15)  (946 255)  (946 255)  routing T_18_15.sp12_v_t_2 <X> T_18_15.lc_trk_g3_5
 (21 15)  (949 255)  (949 255)  routing T_18_15.tnl_op_7 <X> T_18_15.lc_trk_g3_7
 (27 15)  (955 255)  (955 255)  routing T_18_15.lc_trk_g1_0 <X> T_18_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 255)  (957 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 255)  (958 255)  routing T_18_15.lc_trk_g0_6 <X> T_18_15.wire_logic_cluster/lc_7/in_1
 (31 15)  (959 255)  (959 255)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_7/in_3
 (36 15)  (964 255)  (964 255)  LC_7 Logic Functioning bit
 (37 15)  (965 255)  (965 255)  LC_7 Logic Functioning bit
 (39 15)  (967 255)  (967 255)  LC_7 Logic Functioning bit
 (43 15)  (971 255)  (971 255)  LC_7 Logic Functioning bit


LogicTile_19_15

 (0 2)  (982 242)  (982 242)  routing T_19_15.glb_netwk_6 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (1 2)  (983 242)  (983 242)  routing T_19_15.glb_netwk_6 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (2 2)  (984 242)  (984 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (994 242)  (994 242)  routing T_19_15.sp4_v_b_2 <X> T_19_15.sp4_h_l_39
 (14 2)  (996 242)  (996 242)  routing T_19_15.sp4_v_t_1 <X> T_19_15.lc_trk_g0_4
 (17 2)  (999 242)  (999 242)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (1000 242)  (1000 242)  routing T_19_15.wire_logic_cluster/lc_5/out <X> T_19_15.lc_trk_g0_5
 (25 2)  (1007 242)  (1007 242)  routing T_19_15.bnr_op_6 <X> T_19_15.lc_trk_g0_6
 (32 2)  (1014 242)  (1014 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 242)  (1015 242)  routing T_19_15.lc_trk_g3_3 <X> T_19_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 242)  (1016 242)  routing T_19_15.lc_trk_g3_3 <X> T_19_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 242)  (1018 242)  LC_1 Logic Functioning bit
 (37 2)  (1019 242)  (1019 242)  LC_1 Logic Functioning bit
 (38 2)  (1020 242)  (1020 242)  LC_1 Logic Functioning bit
 (39 2)  (1021 242)  (1021 242)  LC_1 Logic Functioning bit
 (41 2)  (1023 242)  (1023 242)  LC_1 Logic Functioning bit
 (43 2)  (1025 242)  (1025 242)  LC_1 Logic Functioning bit
 (52 2)  (1034 242)  (1034 242)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (8 3)  (990 243)  (990 243)  routing T_19_15.sp4_h_r_7 <X> T_19_15.sp4_v_t_36
 (9 3)  (991 243)  (991 243)  routing T_19_15.sp4_h_r_7 <X> T_19_15.sp4_v_t_36
 (10 3)  (992 243)  (992 243)  routing T_19_15.sp4_h_r_7 <X> T_19_15.sp4_v_t_36
 (14 3)  (996 243)  (996 243)  routing T_19_15.sp4_v_t_1 <X> T_19_15.lc_trk_g0_4
 (16 3)  (998 243)  (998 243)  routing T_19_15.sp4_v_t_1 <X> T_19_15.lc_trk_g0_4
 (17 3)  (999 243)  (999 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (1004 243)  (1004 243)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (1007 243)  (1007 243)  routing T_19_15.bnr_op_6 <X> T_19_15.lc_trk_g0_6
 (26 3)  (1008 243)  (1008 243)  routing T_19_15.lc_trk_g2_3 <X> T_19_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 243)  (1010 243)  routing T_19_15.lc_trk_g2_3 <X> T_19_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 243)  (1011 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (1013 243)  (1013 243)  routing T_19_15.lc_trk_g3_3 <X> T_19_15.wire_logic_cluster/lc_1/in_3
 (36 3)  (1018 243)  (1018 243)  LC_1 Logic Functioning bit
 (37 3)  (1019 243)  (1019 243)  LC_1 Logic Functioning bit
 (38 3)  (1020 243)  (1020 243)  LC_1 Logic Functioning bit
 (39 3)  (1021 243)  (1021 243)  LC_1 Logic Functioning bit
 (40 3)  (1022 243)  (1022 243)  LC_1 Logic Functioning bit
 (42 3)  (1024 243)  (1024 243)  LC_1 Logic Functioning bit
 (47 3)  (1029 243)  (1029 243)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (1033 243)  (1033 243)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (982 244)  (982 244)  routing T_19_15.lc_trk_g2_2 <X> T_19_15.wire_logic_cluster/lc_7/cen
 (1 4)  (983 244)  (983 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (15 4)  (997 244)  (997 244)  routing T_19_15.sp4_h_r_1 <X> T_19_15.lc_trk_g1_1
 (16 4)  (998 244)  (998 244)  routing T_19_15.sp4_h_r_1 <X> T_19_15.lc_trk_g1_1
 (17 4)  (999 244)  (999 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (26 4)  (1008 244)  (1008 244)  routing T_19_15.lc_trk_g0_4 <X> T_19_15.wire_logic_cluster/lc_2/in_0
 (29 4)  (1011 244)  (1011 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 244)  (1012 244)  routing T_19_15.lc_trk_g0_5 <X> T_19_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 244)  (1014 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 244)  (1015 244)  routing T_19_15.lc_trk_g2_3 <X> T_19_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 244)  (1018 244)  LC_2 Logic Functioning bit
 (38 4)  (1020 244)  (1020 244)  LC_2 Logic Functioning bit
 (41 4)  (1023 244)  (1023 244)  LC_2 Logic Functioning bit
 (43 4)  (1025 244)  (1025 244)  LC_2 Logic Functioning bit
 (1 5)  (983 245)  (983 245)  routing T_19_15.lc_trk_g2_2 <X> T_19_15.wire_logic_cluster/lc_7/cen
 (4 5)  (986 245)  (986 245)  routing T_19_15.sp4_v_t_47 <X> T_19_15.sp4_h_r_3
 (18 5)  (1000 245)  (1000 245)  routing T_19_15.sp4_h_r_1 <X> T_19_15.lc_trk_g1_1
 (29 5)  (1011 245)  (1011 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 245)  (1013 245)  routing T_19_15.lc_trk_g2_3 <X> T_19_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (1014 245)  (1014 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (1016 245)  (1016 245)  routing T_19_15.lc_trk_g1_1 <X> T_19_15.input_2_2
 (41 5)  (1023 245)  (1023 245)  LC_2 Logic Functioning bit
 (15 6)  (997 246)  (997 246)  routing T_19_15.sp4_v_b_21 <X> T_19_15.lc_trk_g1_5
 (16 6)  (998 246)  (998 246)  routing T_19_15.sp4_v_b_21 <X> T_19_15.lc_trk_g1_5
 (17 6)  (999 246)  (999 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (22 6)  (1004 246)  (1004 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (1005 246)  (1005 246)  routing T_19_15.sp4_h_r_7 <X> T_19_15.lc_trk_g1_7
 (24 6)  (1006 246)  (1006 246)  routing T_19_15.sp4_h_r_7 <X> T_19_15.lc_trk_g1_7
 (27 6)  (1009 246)  (1009 246)  routing T_19_15.lc_trk_g3_3 <X> T_19_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (1010 246)  (1010 246)  routing T_19_15.lc_trk_g3_3 <X> T_19_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 246)  (1011 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 246)  (1013 246)  routing T_19_15.lc_trk_g1_7 <X> T_19_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 246)  (1014 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 246)  (1016 246)  routing T_19_15.lc_trk_g1_7 <X> T_19_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 246)  (1018 246)  LC_3 Logic Functioning bit
 (38 6)  (1020 246)  (1020 246)  LC_3 Logic Functioning bit
 (40 6)  (1022 246)  (1022 246)  LC_3 Logic Functioning bit
 (41 6)  (1023 246)  (1023 246)  LC_3 Logic Functioning bit
 (42 6)  (1024 246)  (1024 246)  LC_3 Logic Functioning bit
 (43 6)  (1025 246)  (1025 246)  LC_3 Logic Functioning bit
 (45 6)  (1027 246)  (1027 246)  LC_3 Logic Functioning bit
 (52 6)  (1034 246)  (1034 246)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (4 7)  (986 247)  (986 247)  routing T_19_15.sp4_h_r_7 <X> T_19_15.sp4_h_l_38
 (6 7)  (988 247)  (988 247)  routing T_19_15.sp4_h_r_7 <X> T_19_15.sp4_h_l_38
 (21 7)  (1003 247)  (1003 247)  routing T_19_15.sp4_h_r_7 <X> T_19_15.lc_trk_g1_7
 (30 7)  (1012 247)  (1012 247)  routing T_19_15.lc_trk_g3_3 <X> T_19_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (1013 247)  (1013 247)  routing T_19_15.lc_trk_g1_7 <X> T_19_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (1018 247)  (1018 247)  LC_3 Logic Functioning bit
 (38 7)  (1020 247)  (1020 247)  LC_3 Logic Functioning bit
 (40 7)  (1022 247)  (1022 247)  LC_3 Logic Functioning bit
 (41 7)  (1023 247)  (1023 247)  LC_3 Logic Functioning bit
 (42 7)  (1024 247)  (1024 247)  LC_3 Logic Functioning bit
 (43 7)  (1025 247)  (1025 247)  LC_3 Logic Functioning bit
 (5 8)  (987 248)  (987 248)  routing T_19_15.sp4_v_b_0 <X> T_19_15.sp4_h_r_6
 (22 8)  (1004 248)  (1004 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (25 8)  (1007 248)  (1007 248)  routing T_19_15.wire_logic_cluster/lc_2/out <X> T_19_15.lc_trk_g2_2
 (4 9)  (986 249)  (986 249)  routing T_19_15.sp4_v_b_0 <X> T_19_15.sp4_h_r_6
 (6 9)  (988 249)  (988 249)  routing T_19_15.sp4_v_b_0 <X> T_19_15.sp4_h_r_6
 (8 9)  (990 249)  (990 249)  routing T_19_15.sp4_h_r_7 <X> T_19_15.sp4_v_b_7
 (22 9)  (1004 249)  (1004 249)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (15 10)  (997 250)  (997 250)  routing T_19_15.sp4_h_l_24 <X> T_19_15.lc_trk_g2_5
 (16 10)  (998 250)  (998 250)  routing T_19_15.sp4_h_l_24 <X> T_19_15.lc_trk_g2_5
 (17 10)  (999 250)  (999 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (1000 250)  (1000 250)  routing T_19_15.sp4_h_l_24 <X> T_19_15.lc_trk_g2_5
 (27 10)  (1009 250)  (1009 250)  routing T_19_15.lc_trk_g3_3 <X> T_19_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (1010 250)  (1010 250)  routing T_19_15.lc_trk_g3_3 <X> T_19_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 250)  (1011 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 250)  (1013 250)  routing T_19_15.lc_trk_g0_4 <X> T_19_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 250)  (1014 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 250)  (1018 250)  LC_5 Logic Functioning bit
 (38 10)  (1020 250)  (1020 250)  LC_5 Logic Functioning bit
 (40 10)  (1022 250)  (1022 250)  LC_5 Logic Functioning bit
 (41 10)  (1023 250)  (1023 250)  LC_5 Logic Functioning bit
 (42 10)  (1024 250)  (1024 250)  LC_5 Logic Functioning bit
 (43 10)  (1025 250)  (1025 250)  LC_5 Logic Functioning bit
 (48 10)  (1030 250)  (1030 250)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (51 10)  (1033 250)  (1033 250)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (3 11)  (985 251)  (985 251)  routing T_19_15.sp12_v_b_1 <X> T_19_15.sp12_h_l_22
 (4 11)  (986 251)  (986 251)  routing T_19_15.sp4_v_b_1 <X> T_19_15.sp4_h_l_43
 (26 11)  (1008 251)  (1008 251)  routing T_19_15.lc_trk_g2_3 <X> T_19_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 251)  (1010 251)  routing T_19_15.lc_trk_g2_3 <X> T_19_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 251)  (1011 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 251)  (1012 251)  routing T_19_15.lc_trk_g3_3 <X> T_19_15.wire_logic_cluster/lc_5/in_1
 (36 11)  (1018 251)  (1018 251)  LC_5 Logic Functioning bit
 (37 11)  (1019 251)  (1019 251)  LC_5 Logic Functioning bit
 (38 11)  (1020 251)  (1020 251)  LC_5 Logic Functioning bit
 (39 11)  (1021 251)  (1021 251)  LC_5 Logic Functioning bit
 (40 11)  (1022 251)  (1022 251)  LC_5 Logic Functioning bit
 (41 11)  (1023 251)  (1023 251)  LC_5 Logic Functioning bit
 (42 11)  (1024 251)  (1024 251)  LC_5 Logic Functioning bit
 (43 11)  (1025 251)  (1025 251)  LC_5 Logic Functioning bit
 (46 11)  (1028 251)  (1028 251)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (51 11)  (1033 251)  (1033 251)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (21 12)  (1003 252)  (1003 252)  routing T_19_15.sp4_h_r_35 <X> T_19_15.lc_trk_g3_3
 (22 12)  (1004 252)  (1004 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1005 252)  (1005 252)  routing T_19_15.sp4_h_r_35 <X> T_19_15.lc_trk_g3_3
 (24 12)  (1006 252)  (1006 252)  routing T_19_15.sp4_h_r_35 <X> T_19_15.lc_trk_g3_3
 (26 12)  (1008 252)  (1008 252)  routing T_19_15.lc_trk_g0_4 <X> T_19_15.wire_logic_cluster/lc_6/in_0
 (32 12)  (1014 252)  (1014 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 252)  (1015 252)  routing T_19_15.lc_trk_g2_3 <X> T_19_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 252)  (1018 252)  LC_6 Logic Functioning bit
 (37 12)  (1019 252)  (1019 252)  LC_6 Logic Functioning bit
 (43 12)  (1025 252)  (1025 252)  LC_6 Logic Functioning bit
 (50 12)  (1032 252)  (1032 252)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (1033 252)  (1033 252)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (29 13)  (1011 253)  (1011 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 253)  (1013 253)  routing T_19_15.lc_trk_g2_3 <X> T_19_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (1018 253)  (1018 253)  LC_6 Logic Functioning bit
 (37 13)  (1019 253)  (1019 253)  LC_6 Logic Functioning bit
 (42 13)  (1024 253)  (1024 253)  LC_6 Logic Functioning bit
 (51 13)  (1033 253)  (1033 253)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (52 13)  (1034 253)  (1034 253)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (1 14)  (983 254)  (983 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (5 14)  (987 254)  (987 254)  routing T_19_15.sp4_v_t_44 <X> T_19_15.sp4_h_l_44
 (11 14)  (993 254)  (993 254)  routing T_19_15.sp4_h_l_43 <X> T_19_15.sp4_v_t_46
 (26 14)  (1008 254)  (1008 254)  routing T_19_15.lc_trk_g2_5 <X> T_19_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (1009 254)  (1009 254)  routing T_19_15.lc_trk_g1_7 <X> T_19_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 254)  (1011 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 254)  (1012 254)  routing T_19_15.lc_trk_g1_7 <X> T_19_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 254)  (1013 254)  routing T_19_15.lc_trk_g0_6 <X> T_19_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 254)  (1014 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 254)  (1018 254)  LC_7 Logic Functioning bit
 (37 14)  (1019 254)  (1019 254)  LC_7 Logic Functioning bit
 (43 14)  (1025 254)  (1025 254)  LC_7 Logic Functioning bit
 (50 14)  (1032 254)  (1032 254)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (1034 254)  (1034 254)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (982 255)  (982 255)  routing T_19_15.lc_trk_g1_5 <X> T_19_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (983 255)  (983 255)  routing T_19_15.lc_trk_g1_5 <X> T_19_15.wire_logic_cluster/lc_7/s_r
 (6 15)  (988 255)  (988 255)  routing T_19_15.sp4_v_t_44 <X> T_19_15.sp4_h_l_44
 (28 15)  (1010 255)  (1010 255)  routing T_19_15.lc_trk_g2_5 <X> T_19_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 255)  (1011 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 255)  (1012 255)  routing T_19_15.lc_trk_g1_7 <X> T_19_15.wire_logic_cluster/lc_7/in_1
 (31 15)  (1013 255)  (1013 255)  routing T_19_15.lc_trk_g0_6 <X> T_19_15.wire_logic_cluster/lc_7/in_3
 (37 15)  (1019 255)  (1019 255)  LC_7 Logic Functioning bit
 (42 15)  (1024 255)  (1024 255)  LC_7 Logic Functioning bit
 (51 15)  (1033 255)  (1033 255)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (53 15)  (1035 255)  (1035 255)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_20_15

 (15 0)  (1051 240)  (1051 240)  routing T_20_15.lft_op_1 <X> T_20_15.lc_trk_g0_1
 (17 0)  (1053 240)  (1053 240)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1054 240)  (1054 240)  routing T_20_15.lft_op_1 <X> T_20_15.lc_trk_g0_1
 (21 0)  (1057 240)  (1057 240)  routing T_20_15.bnr_op_3 <X> T_20_15.lc_trk_g0_3
 (22 0)  (1058 240)  (1058 240)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (8 1)  (1044 241)  (1044 241)  routing T_20_15.sp4_v_t_47 <X> T_20_15.sp4_v_b_1
 (10 1)  (1046 241)  (1046 241)  routing T_20_15.sp4_v_t_47 <X> T_20_15.sp4_v_b_1
 (21 1)  (1057 241)  (1057 241)  routing T_20_15.bnr_op_3 <X> T_20_15.lc_trk_g0_3
 (0 2)  (1036 242)  (1036 242)  routing T_20_15.glb_netwk_6 <X> T_20_15.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 242)  (1037 242)  routing T_20_15.glb_netwk_6 <X> T_20_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 242)  (1038 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (1044 242)  (1044 242)  routing T_20_15.sp4_v_t_36 <X> T_20_15.sp4_h_l_36
 (9 2)  (1045 242)  (1045 242)  routing T_20_15.sp4_v_t_36 <X> T_20_15.sp4_h_l_36
 (11 2)  (1047 242)  (1047 242)  routing T_20_15.sp4_v_b_11 <X> T_20_15.sp4_v_t_39
 (21 2)  (1057 242)  (1057 242)  routing T_20_15.sp4_v_b_7 <X> T_20_15.lc_trk_g0_7
 (22 2)  (1058 242)  (1058 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (1059 242)  (1059 242)  routing T_20_15.sp4_v_b_7 <X> T_20_15.lc_trk_g0_7
 (27 2)  (1063 242)  (1063 242)  routing T_20_15.lc_trk_g3_5 <X> T_20_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (1064 242)  (1064 242)  routing T_20_15.lc_trk_g3_5 <X> T_20_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 242)  (1065 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 242)  (1066 242)  routing T_20_15.lc_trk_g3_5 <X> T_20_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 242)  (1067 242)  routing T_20_15.lc_trk_g3_7 <X> T_20_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 242)  (1068 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 242)  (1069 242)  routing T_20_15.lc_trk_g3_7 <X> T_20_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 242)  (1070 242)  routing T_20_15.lc_trk_g3_7 <X> T_20_15.wire_logic_cluster/lc_1/in_3
 (37 2)  (1073 242)  (1073 242)  LC_1 Logic Functioning bit
 (39 2)  (1075 242)  (1075 242)  LC_1 Logic Functioning bit
 (41 2)  (1077 242)  (1077 242)  LC_1 Logic Functioning bit
 (43 2)  (1079 242)  (1079 242)  LC_1 Logic Functioning bit
 (45 2)  (1081 242)  (1081 242)  LC_1 Logic Functioning bit
 (46 2)  (1082 242)  (1082 242)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (48 2)  (1084 242)  (1084 242)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (53 2)  (1089 242)  (1089 242)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (4 3)  (1040 243)  (1040 243)  routing T_20_15.sp4_v_b_7 <X> T_20_15.sp4_h_l_37
 (12 3)  (1048 243)  (1048 243)  routing T_20_15.sp4_v_b_11 <X> T_20_15.sp4_v_t_39
 (29 3)  (1065 243)  (1065 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (1067 243)  (1067 243)  routing T_20_15.lc_trk_g3_7 <X> T_20_15.wire_logic_cluster/lc_1/in_3
 (36 3)  (1072 243)  (1072 243)  LC_1 Logic Functioning bit
 (38 3)  (1074 243)  (1074 243)  LC_1 Logic Functioning bit
 (41 3)  (1077 243)  (1077 243)  LC_1 Logic Functioning bit
 (43 3)  (1079 243)  (1079 243)  LC_1 Logic Functioning bit
 (46 3)  (1082 243)  (1082 243)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (47 3)  (1083 243)  (1083 243)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (0 4)  (1036 244)  (1036 244)  routing T_20_15.lc_trk_g3_3 <X> T_20_15.wire_logic_cluster/lc_7/cen
 (1 4)  (1037 244)  (1037 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (11 4)  (1047 244)  (1047 244)  routing T_20_15.sp4_v_t_44 <X> T_20_15.sp4_v_b_5
 (12 4)  (1048 244)  (1048 244)  routing T_20_15.sp4_v_b_11 <X> T_20_15.sp4_h_r_5
 (13 4)  (1049 244)  (1049 244)  routing T_20_15.sp4_v_t_44 <X> T_20_15.sp4_v_b_5
 (15 4)  (1051 244)  (1051 244)  routing T_20_15.sp4_v_b_17 <X> T_20_15.lc_trk_g1_1
 (16 4)  (1052 244)  (1052 244)  routing T_20_15.sp4_v_b_17 <X> T_20_15.lc_trk_g1_1
 (17 4)  (1053 244)  (1053 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (25 4)  (1061 244)  (1061 244)  routing T_20_15.sp4_h_l_7 <X> T_20_15.lc_trk_g1_2
 (29 4)  (1065 244)  (1065 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 244)  (1068 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 244)  (1070 244)  routing T_20_15.lc_trk_g1_2 <X> T_20_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 244)  (1072 244)  LC_2 Logic Functioning bit
 (37 4)  (1073 244)  (1073 244)  LC_2 Logic Functioning bit
 (38 4)  (1074 244)  (1074 244)  LC_2 Logic Functioning bit
 (39 4)  (1075 244)  (1075 244)  LC_2 Logic Functioning bit
 (40 4)  (1076 244)  (1076 244)  LC_2 Logic Functioning bit
 (42 4)  (1078 244)  (1078 244)  LC_2 Logic Functioning bit
 (0 5)  (1036 245)  (1036 245)  routing T_20_15.lc_trk_g3_3 <X> T_20_15.wire_logic_cluster/lc_7/cen
 (1 5)  (1037 245)  (1037 245)  routing T_20_15.lc_trk_g3_3 <X> T_20_15.wire_logic_cluster/lc_7/cen
 (5 5)  (1041 245)  (1041 245)  routing T_20_15.sp4_h_r_3 <X> T_20_15.sp4_v_b_3
 (11 5)  (1047 245)  (1047 245)  routing T_20_15.sp4_v_b_11 <X> T_20_15.sp4_h_r_5
 (13 5)  (1049 245)  (1049 245)  routing T_20_15.sp4_v_b_11 <X> T_20_15.sp4_h_r_5
 (22 5)  (1058 245)  (1058 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (1059 245)  (1059 245)  routing T_20_15.sp4_h_l_7 <X> T_20_15.lc_trk_g1_2
 (24 5)  (1060 245)  (1060 245)  routing T_20_15.sp4_h_l_7 <X> T_20_15.lc_trk_g1_2
 (25 5)  (1061 245)  (1061 245)  routing T_20_15.sp4_h_l_7 <X> T_20_15.lc_trk_g1_2
 (30 5)  (1066 245)  (1066 245)  routing T_20_15.lc_trk_g0_3 <X> T_20_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (1067 245)  (1067 245)  routing T_20_15.lc_trk_g1_2 <X> T_20_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (1072 245)  (1072 245)  LC_2 Logic Functioning bit
 (37 5)  (1073 245)  (1073 245)  LC_2 Logic Functioning bit
 (38 5)  (1074 245)  (1074 245)  LC_2 Logic Functioning bit
 (39 5)  (1075 245)  (1075 245)  LC_2 Logic Functioning bit
 (40 5)  (1076 245)  (1076 245)  LC_2 Logic Functioning bit
 (42 5)  (1078 245)  (1078 245)  LC_2 Logic Functioning bit
 (26 6)  (1062 246)  (1062 246)  routing T_20_15.lc_trk_g0_7 <X> T_20_15.wire_logic_cluster/lc_3/in_0
 (28 6)  (1064 246)  (1064 246)  routing T_20_15.lc_trk_g2_4 <X> T_20_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 246)  (1065 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 246)  (1066 246)  routing T_20_15.lc_trk_g2_4 <X> T_20_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 246)  (1068 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 246)  (1070 246)  routing T_20_15.lc_trk_g1_1 <X> T_20_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 246)  (1072 246)  LC_3 Logic Functioning bit
 (37 6)  (1073 246)  (1073 246)  LC_3 Logic Functioning bit
 (38 6)  (1074 246)  (1074 246)  LC_3 Logic Functioning bit
 (39 6)  (1075 246)  (1075 246)  LC_3 Logic Functioning bit
 (41 6)  (1077 246)  (1077 246)  LC_3 Logic Functioning bit
 (42 6)  (1078 246)  (1078 246)  LC_3 Logic Functioning bit
 (43 6)  (1079 246)  (1079 246)  LC_3 Logic Functioning bit
 (50 6)  (1086 246)  (1086 246)  Cascade bit: LH_LC03_inmux02_5

 (6 7)  (1042 247)  (1042 247)  routing T_20_15.sp4_h_r_3 <X> T_20_15.sp4_h_l_38
 (11 7)  (1047 247)  (1047 247)  routing T_20_15.sp4_h_r_9 <X> T_20_15.sp4_h_l_40
 (13 7)  (1049 247)  (1049 247)  routing T_20_15.sp4_h_r_9 <X> T_20_15.sp4_h_l_40
 (26 7)  (1062 247)  (1062 247)  routing T_20_15.lc_trk_g0_7 <X> T_20_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 247)  (1065 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (36 7)  (1072 247)  (1072 247)  LC_3 Logic Functioning bit
 (37 7)  (1073 247)  (1073 247)  LC_3 Logic Functioning bit
 (38 7)  (1074 247)  (1074 247)  LC_3 Logic Functioning bit
 (39 7)  (1075 247)  (1075 247)  LC_3 Logic Functioning bit
 (40 7)  (1076 247)  (1076 247)  LC_3 Logic Functioning bit
 (41 7)  (1077 247)  (1077 247)  LC_3 Logic Functioning bit
 (42 7)  (1078 247)  (1078 247)  LC_3 Logic Functioning bit
 (43 7)  (1079 247)  (1079 247)  LC_3 Logic Functioning bit
 (11 8)  (1047 248)  (1047 248)  routing T_20_15.sp4_h_r_3 <X> T_20_15.sp4_v_b_8
 (19 8)  (1055 248)  (1055 248)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (26 8)  (1062 248)  (1062 248)  routing T_20_15.lc_trk_g2_4 <X> T_20_15.wire_logic_cluster/lc_4/in_0
 (29 8)  (1065 248)  (1065 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 248)  (1068 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 248)  (1070 248)  routing T_20_15.lc_trk_g1_2 <X> T_20_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 248)  (1072 248)  LC_4 Logic Functioning bit
 (38 8)  (1074 248)  (1074 248)  LC_4 Logic Functioning bit
 (40 8)  (1076 248)  (1076 248)  LC_4 Logic Functioning bit
 (41 8)  (1077 248)  (1077 248)  LC_4 Logic Functioning bit
 (42 8)  (1078 248)  (1078 248)  LC_4 Logic Functioning bit
 (43 8)  (1079 248)  (1079 248)  LC_4 Logic Functioning bit
 (51 8)  (1087 248)  (1087 248)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (3 9)  (1039 249)  (1039 249)  routing T_20_15.sp12_h_l_22 <X> T_20_15.sp12_v_b_1
 (28 9)  (1064 249)  (1064 249)  routing T_20_15.lc_trk_g2_4 <X> T_20_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 249)  (1065 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 249)  (1066 249)  routing T_20_15.lc_trk_g0_3 <X> T_20_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (1067 249)  (1067 249)  routing T_20_15.lc_trk_g1_2 <X> T_20_15.wire_logic_cluster/lc_4/in_3
 (36 9)  (1072 249)  (1072 249)  LC_4 Logic Functioning bit
 (38 9)  (1074 249)  (1074 249)  LC_4 Logic Functioning bit
 (40 9)  (1076 249)  (1076 249)  LC_4 Logic Functioning bit
 (42 9)  (1078 249)  (1078 249)  LC_4 Logic Functioning bit
 (5 10)  (1041 250)  (1041 250)  routing T_20_15.sp4_v_b_6 <X> T_20_15.sp4_h_l_43
 (31 10)  (1067 250)  (1067 250)  routing T_20_15.lc_trk_g2_4 <X> T_20_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 250)  (1068 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 250)  (1069 250)  routing T_20_15.lc_trk_g2_4 <X> T_20_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 250)  (1072 250)  LC_5 Logic Functioning bit
 (37 10)  (1073 250)  (1073 250)  LC_5 Logic Functioning bit
 (38 10)  (1074 250)  (1074 250)  LC_5 Logic Functioning bit
 (39 10)  (1075 250)  (1075 250)  LC_5 Logic Functioning bit
 (40 10)  (1076 250)  (1076 250)  LC_5 Logic Functioning bit
 (42 10)  (1078 250)  (1078 250)  LC_5 Logic Functioning bit
 (14 11)  (1050 251)  (1050 251)  routing T_20_15.sp4_r_v_b_36 <X> T_20_15.lc_trk_g2_4
 (17 11)  (1053 251)  (1053 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (26 11)  (1062 251)  (1062 251)  routing T_20_15.lc_trk_g1_2 <X> T_20_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (1063 251)  (1063 251)  routing T_20_15.lc_trk_g1_2 <X> T_20_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 251)  (1065 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (36 11)  (1072 251)  (1072 251)  LC_5 Logic Functioning bit
 (37 11)  (1073 251)  (1073 251)  LC_5 Logic Functioning bit
 (38 11)  (1074 251)  (1074 251)  LC_5 Logic Functioning bit
 (39 11)  (1075 251)  (1075 251)  LC_5 Logic Functioning bit
 (41 11)  (1077 251)  (1077 251)  LC_5 Logic Functioning bit
 (43 11)  (1079 251)  (1079 251)  LC_5 Logic Functioning bit
 (48 11)  (1084 251)  (1084 251)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (21 12)  (1057 252)  (1057 252)  routing T_20_15.sp4_h_r_43 <X> T_20_15.lc_trk_g3_3
 (22 12)  (1058 252)  (1058 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1059 252)  (1059 252)  routing T_20_15.sp4_h_r_43 <X> T_20_15.lc_trk_g3_3
 (24 12)  (1060 252)  (1060 252)  routing T_20_15.sp4_h_r_43 <X> T_20_15.lc_trk_g3_3
 (29 12)  (1065 252)  (1065 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 252)  (1067 252)  routing T_20_15.lc_trk_g0_7 <X> T_20_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 252)  (1068 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 252)  (1072 252)  LC_6 Logic Functioning bit
 (37 12)  (1073 252)  (1073 252)  LC_6 Logic Functioning bit
 (38 12)  (1074 252)  (1074 252)  LC_6 Logic Functioning bit
 (39 12)  (1075 252)  (1075 252)  LC_6 Logic Functioning bit
 (40 12)  (1076 252)  (1076 252)  LC_6 Logic Functioning bit
 (41 12)  (1077 252)  (1077 252)  LC_6 Logic Functioning bit
 (42 12)  (1078 252)  (1078 252)  LC_6 Logic Functioning bit
 (43 12)  (1079 252)  (1079 252)  LC_6 Logic Functioning bit
 (50 12)  (1086 252)  (1086 252)  Cascade bit: LH_LC06_inmux02_5

 (5 13)  (1041 253)  (1041 253)  routing T_20_15.sp4_h_r_9 <X> T_20_15.sp4_v_b_9
 (21 13)  (1057 253)  (1057 253)  routing T_20_15.sp4_h_r_43 <X> T_20_15.lc_trk_g3_3
 (27 13)  (1063 253)  (1063 253)  routing T_20_15.lc_trk_g1_1 <X> T_20_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 253)  (1065 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (1066 253)  (1066 253)  routing T_20_15.lc_trk_g0_3 <X> T_20_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (1067 253)  (1067 253)  routing T_20_15.lc_trk_g0_7 <X> T_20_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (1072 253)  (1072 253)  LC_6 Logic Functioning bit
 (37 13)  (1073 253)  (1073 253)  LC_6 Logic Functioning bit
 (38 13)  (1074 253)  (1074 253)  LC_6 Logic Functioning bit
 (39 13)  (1075 253)  (1075 253)  LC_6 Logic Functioning bit
 (41 13)  (1077 253)  (1077 253)  LC_6 Logic Functioning bit
 (42 13)  (1078 253)  (1078 253)  LC_6 Logic Functioning bit
 (43 13)  (1079 253)  (1079 253)  LC_6 Logic Functioning bit
 (52 13)  (1088 253)  (1088 253)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (8 14)  (1044 254)  (1044 254)  routing T_20_15.sp4_h_r_2 <X> T_20_15.sp4_h_l_47
 (10 14)  (1046 254)  (1046 254)  routing T_20_15.sp4_h_r_2 <X> T_20_15.sp4_h_l_47
 (15 14)  (1051 254)  (1051 254)  routing T_20_15.sp4_v_t_32 <X> T_20_15.lc_trk_g3_5
 (16 14)  (1052 254)  (1052 254)  routing T_20_15.sp4_v_t_32 <X> T_20_15.lc_trk_g3_5
 (17 14)  (1053 254)  (1053 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (1057 254)  (1057 254)  routing T_20_15.sp4_v_t_18 <X> T_20_15.lc_trk_g3_7
 (22 14)  (1058 254)  (1058 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (1059 254)  (1059 254)  routing T_20_15.sp4_v_t_18 <X> T_20_15.lc_trk_g3_7
 (4 15)  (1040 255)  (1040 255)  routing T_20_15.sp4_v_b_4 <X> T_20_15.sp4_h_l_44


LogicTile_21_15

 (22 0)  (1112 240)  (1112 240)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (1114 240)  (1114 240)  routing T_21_15.bot_op_3 <X> T_21_15.lc_trk_g0_3
 (27 0)  (1117 240)  (1117 240)  routing T_21_15.lc_trk_g3_4 <X> T_21_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (1118 240)  (1118 240)  routing T_21_15.lc_trk_g3_4 <X> T_21_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 240)  (1119 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 240)  (1120 240)  routing T_21_15.lc_trk_g3_4 <X> T_21_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 240)  (1122 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (1125 240)  (1125 240)  routing T_21_15.lc_trk_g1_7 <X> T_21_15.input_2_0
 (36 0)  (1126 240)  (1126 240)  LC_0 Logic Functioning bit
 (37 0)  (1127 240)  (1127 240)  LC_0 Logic Functioning bit
 (38 0)  (1128 240)  (1128 240)  LC_0 Logic Functioning bit
 (40 0)  (1130 240)  (1130 240)  LC_0 Logic Functioning bit
 (41 0)  (1131 240)  (1131 240)  LC_0 Logic Functioning bit
 (42 0)  (1132 240)  (1132 240)  LC_0 Logic Functioning bit
 (43 0)  (1133 240)  (1133 240)  LC_0 Logic Functioning bit
 (51 0)  (1141 240)  (1141 240)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (27 1)  (1117 241)  (1117 241)  routing T_21_15.lc_trk_g3_1 <X> T_21_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 241)  (1118 241)  routing T_21_15.lc_trk_g3_1 <X> T_21_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 241)  (1119 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (1121 241)  (1121 241)  routing T_21_15.lc_trk_g0_3 <X> T_21_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (1122 241)  (1122 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (1124 241)  (1124 241)  routing T_21_15.lc_trk_g1_7 <X> T_21_15.input_2_0
 (35 1)  (1125 241)  (1125 241)  routing T_21_15.lc_trk_g1_7 <X> T_21_15.input_2_0
 (36 1)  (1126 241)  (1126 241)  LC_0 Logic Functioning bit
 (38 1)  (1128 241)  (1128 241)  LC_0 Logic Functioning bit
 (39 1)  (1129 241)  (1129 241)  LC_0 Logic Functioning bit
 (40 1)  (1130 241)  (1130 241)  LC_0 Logic Functioning bit
 (41 1)  (1131 241)  (1131 241)  LC_0 Logic Functioning bit
 (42 1)  (1132 241)  (1132 241)  LC_0 Logic Functioning bit
 (43 1)  (1133 241)  (1133 241)  LC_0 Logic Functioning bit
 (0 2)  (1090 242)  (1090 242)  routing T_21_15.glb_netwk_6 <X> T_21_15.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 242)  (1091 242)  routing T_21_15.glb_netwk_6 <X> T_21_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 242)  (1092 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (10 2)  (1100 242)  (1100 242)  routing T_21_15.sp4_v_b_8 <X> T_21_15.sp4_h_l_36
 (14 2)  (1104 242)  (1104 242)  routing T_21_15.wire_logic_cluster/lc_4/out <X> T_21_15.lc_trk_g0_4
 (17 2)  (1107 242)  (1107 242)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (1108 242)  (1108 242)  routing T_21_15.wire_logic_cluster/lc_5/out <X> T_21_15.lc_trk_g0_5
 (26 2)  (1116 242)  (1116 242)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_1/in_0
 (28 2)  (1118 242)  (1118 242)  routing T_21_15.lc_trk_g2_4 <X> T_21_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 242)  (1119 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 242)  (1120 242)  routing T_21_15.lc_trk_g2_4 <X> T_21_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 242)  (1122 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 242)  (1123 242)  routing T_21_15.lc_trk_g3_1 <X> T_21_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 242)  (1124 242)  routing T_21_15.lc_trk_g3_1 <X> T_21_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (1125 242)  (1125 242)  routing T_21_15.lc_trk_g1_4 <X> T_21_15.input_2_1
 (36 2)  (1126 242)  (1126 242)  LC_1 Logic Functioning bit
 (37 2)  (1127 242)  (1127 242)  LC_1 Logic Functioning bit
 (38 2)  (1128 242)  (1128 242)  LC_1 Logic Functioning bit
 (39 2)  (1129 242)  (1129 242)  LC_1 Logic Functioning bit
 (45 2)  (1135 242)  (1135 242)  LC_1 Logic Functioning bit
 (47 2)  (1137 242)  (1137 242)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (48 2)  (1138 242)  (1138 242)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (17 3)  (1107 243)  (1107 243)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (1116 243)  (1116 243)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (1117 243)  (1117 243)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (1118 243)  (1118 243)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 243)  (1119 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (1122 243)  (1122 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (1124 243)  (1124 243)  routing T_21_15.lc_trk_g1_4 <X> T_21_15.input_2_1
 (36 3)  (1126 243)  (1126 243)  LC_1 Logic Functioning bit
 (38 3)  (1128 243)  (1128 243)  LC_1 Logic Functioning bit
 (39 3)  (1129 243)  (1129 243)  LC_1 Logic Functioning bit
 (42 3)  (1132 243)  (1132 243)  LC_1 Logic Functioning bit
 (48 3)  (1138 243)  (1138 243)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (1141 243)  (1141 243)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (1090 244)  (1090 244)  routing T_21_15.lc_trk_g3_3 <X> T_21_15.wire_logic_cluster/lc_7/cen
 (1 4)  (1091 244)  (1091 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (1111 244)  (1111 244)  routing T_21_15.bnr_op_3 <X> T_21_15.lc_trk_g1_3
 (22 4)  (1112 244)  (1112 244)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (26 4)  (1116 244)  (1116 244)  routing T_21_15.lc_trk_g2_4 <X> T_21_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (1117 244)  (1117 244)  routing T_21_15.lc_trk_g1_4 <X> T_21_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 244)  (1119 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 244)  (1120 244)  routing T_21_15.lc_trk_g1_4 <X> T_21_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (1121 244)  (1121 244)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 244)  (1122 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 244)  (1123 244)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 244)  (1124 244)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 244)  (1126 244)  LC_2 Logic Functioning bit
 (37 4)  (1127 244)  (1127 244)  LC_2 Logic Functioning bit
 (38 4)  (1128 244)  (1128 244)  LC_2 Logic Functioning bit
 (39 4)  (1129 244)  (1129 244)  LC_2 Logic Functioning bit
 (41 4)  (1131 244)  (1131 244)  LC_2 Logic Functioning bit
 (43 4)  (1133 244)  (1133 244)  LC_2 Logic Functioning bit
 (45 4)  (1135 244)  (1135 244)  LC_2 Logic Functioning bit
 (46 4)  (1136 244)  (1136 244)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (48 4)  (1138 244)  (1138 244)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (52 4)  (1142 244)  (1142 244)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (0 5)  (1090 245)  (1090 245)  routing T_21_15.lc_trk_g3_3 <X> T_21_15.wire_logic_cluster/lc_7/cen
 (1 5)  (1091 245)  (1091 245)  routing T_21_15.lc_trk_g3_3 <X> T_21_15.wire_logic_cluster/lc_7/cen
 (21 5)  (1111 245)  (1111 245)  routing T_21_15.bnr_op_3 <X> T_21_15.lc_trk_g1_3
 (28 5)  (1118 245)  (1118 245)  routing T_21_15.lc_trk_g2_4 <X> T_21_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 245)  (1119 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (1121 245)  (1121 245)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_2/in_3
 (41 5)  (1131 245)  (1131 245)  LC_2 Logic Functioning bit
 (43 5)  (1133 245)  (1133 245)  LC_2 Logic Functioning bit
 (47 5)  (1137 245)  (1137 245)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (14 6)  (1104 246)  (1104 246)  routing T_21_15.sp4_h_l_9 <X> T_21_15.lc_trk_g1_4
 (22 6)  (1112 246)  (1112 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (1113 246)  (1113 246)  routing T_21_15.sp4_v_b_23 <X> T_21_15.lc_trk_g1_7
 (24 6)  (1114 246)  (1114 246)  routing T_21_15.sp4_v_b_23 <X> T_21_15.lc_trk_g1_7
 (14 7)  (1104 247)  (1104 247)  routing T_21_15.sp4_h_l_9 <X> T_21_15.lc_trk_g1_4
 (15 7)  (1105 247)  (1105 247)  routing T_21_15.sp4_h_l_9 <X> T_21_15.lc_trk_g1_4
 (16 7)  (1106 247)  (1106 247)  routing T_21_15.sp4_h_l_9 <X> T_21_15.lc_trk_g1_4
 (17 7)  (1107 247)  (1107 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (5 8)  (1095 248)  (1095 248)  routing T_21_15.sp4_v_b_0 <X> T_21_15.sp4_h_r_6
 (21 8)  (1111 248)  (1111 248)  routing T_21_15.sp4_h_r_35 <X> T_21_15.lc_trk_g2_3
 (22 8)  (1112 248)  (1112 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (1113 248)  (1113 248)  routing T_21_15.sp4_h_r_35 <X> T_21_15.lc_trk_g2_3
 (24 8)  (1114 248)  (1114 248)  routing T_21_15.sp4_h_r_35 <X> T_21_15.lc_trk_g2_3
 (26 8)  (1116 248)  (1116 248)  routing T_21_15.lc_trk_g3_7 <X> T_21_15.wire_logic_cluster/lc_4/in_0
 (28 8)  (1118 248)  (1118 248)  routing T_21_15.lc_trk_g2_3 <X> T_21_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 248)  (1119 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 248)  (1122 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 248)  (1123 248)  routing T_21_15.lc_trk_g3_2 <X> T_21_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 248)  (1124 248)  routing T_21_15.lc_trk_g3_2 <X> T_21_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (1125 248)  (1125 248)  routing T_21_15.lc_trk_g2_6 <X> T_21_15.input_2_4
 (36 8)  (1126 248)  (1126 248)  LC_4 Logic Functioning bit
 (38 8)  (1128 248)  (1128 248)  LC_4 Logic Functioning bit
 (4 9)  (1094 249)  (1094 249)  routing T_21_15.sp4_v_b_0 <X> T_21_15.sp4_h_r_6
 (6 9)  (1096 249)  (1096 249)  routing T_21_15.sp4_v_b_0 <X> T_21_15.sp4_h_r_6
 (26 9)  (1116 249)  (1116 249)  routing T_21_15.lc_trk_g3_7 <X> T_21_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (1117 249)  (1117 249)  routing T_21_15.lc_trk_g3_7 <X> T_21_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (1118 249)  (1118 249)  routing T_21_15.lc_trk_g3_7 <X> T_21_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 249)  (1119 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (1120 249)  (1120 249)  routing T_21_15.lc_trk_g2_3 <X> T_21_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (1121 249)  (1121 249)  routing T_21_15.lc_trk_g3_2 <X> T_21_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (1122 249)  (1122 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (1123 249)  (1123 249)  routing T_21_15.lc_trk_g2_6 <X> T_21_15.input_2_4
 (35 9)  (1125 249)  (1125 249)  routing T_21_15.lc_trk_g2_6 <X> T_21_15.input_2_4
 (37 9)  (1127 249)  (1127 249)  LC_4 Logic Functioning bit
 (38 9)  (1128 249)  (1128 249)  LC_4 Logic Functioning bit
 (39 9)  (1129 249)  (1129 249)  LC_4 Logic Functioning bit
 (5 10)  (1095 250)  (1095 250)  routing T_21_15.sp4_v_b_6 <X> T_21_15.sp4_h_l_43
 (8 10)  (1098 250)  (1098 250)  routing T_21_15.sp4_h_r_7 <X> T_21_15.sp4_h_l_42
 (13 10)  (1103 250)  (1103 250)  routing T_21_15.sp4_v_b_8 <X> T_21_15.sp4_v_t_45
 (26 10)  (1116 250)  (1116 250)  routing T_21_15.lc_trk_g1_4 <X> T_21_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (1117 250)  (1117 250)  routing T_21_15.lc_trk_g3_1 <X> T_21_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (1118 250)  (1118 250)  routing T_21_15.lc_trk_g3_1 <X> T_21_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 250)  (1119 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 250)  (1122 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 250)  (1124 250)  routing T_21_15.lc_trk_g1_3 <X> T_21_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (1125 250)  (1125 250)  routing T_21_15.lc_trk_g0_5 <X> T_21_15.input_2_5
 (37 10)  (1127 250)  (1127 250)  LC_5 Logic Functioning bit
 (38 10)  (1128 250)  (1128 250)  LC_5 Logic Functioning bit
 (42 10)  (1132 250)  (1132 250)  LC_5 Logic Functioning bit
 (43 10)  (1133 250)  (1133 250)  LC_5 Logic Functioning bit
 (45 10)  (1135 250)  (1135 250)  LC_5 Logic Functioning bit
 (14 11)  (1104 251)  (1104 251)  routing T_21_15.sp4_r_v_b_36 <X> T_21_15.lc_trk_g2_4
 (17 11)  (1107 251)  (1107 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (1112 251)  (1112 251)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (1113 251)  (1113 251)  routing T_21_15.sp12_v_b_14 <X> T_21_15.lc_trk_g2_6
 (27 11)  (1117 251)  (1117 251)  routing T_21_15.lc_trk_g1_4 <X> T_21_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 251)  (1119 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (1121 251)  (1121 251)  routing T_21_15.lc_trk_g1_3 <X> T_21_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (1122 251)  (1122 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (1126 251)  (1126 251)  LC_5 Logic Functioning bit
 (37 11)  (1127 251)  (1127 251)  LC_5 Logic Functioning bit
 (42 11)  (1132 251)  (1132 251)  LC_5 Logic Functioning bit
 (43 11)  (1133 251)  (1133 251)  LC_5 Logic Functioning bit
 (47 11)  (1137 251)  (1137 251)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (51 11)  (1141 251)  (1141 251)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (52 11)  (1142 251)  (1142 251)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (17 12)  (1107 252)  (1107 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1108 252)  (1108 252)  routing T_21_15.wire_logic_cluster/lc_1/out <X> T_21_15.lc_trk_g3_1
 (22 12)  (1112 252)  (1112 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1113 252)  (1113 252)  routing T_21_15.sp4_h_r_27 <X> T_21_15.lc_trk_g3_3
 (24 12)  (1114 252)  (1114 252)  routing T_21_15.sp4_h_r_27 <X> T_21_15.lc_trk_g3_3
 (25 12)  (1115 252)  (1115 252)  routing T_21_15.sp4_h_r_34 <X> T_21_15.lc_trk_g3_2
 (26 12)  (1116 252)  (1116 252)  routing T_21_15.lc_trk_g2_6 <X> T_21_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (1117 252)  (1117 252)  routing T_21_15.lc_trk_g1_4 <X> T_21_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 252)  (1119 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 252)  (1120 252)  routing T_21_15.lc_trk_g1_4 <X> T_21_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 252)  (1122 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (53 12)  (1143 252)  (1143 252)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (8 13)  (1098 253)  (1098 253)  routing T_21_15.sp4_h_l_47 <X> T_21_15.sp4_v_b_10
 (9 13)  (1099 253)  (1099 253)  routing T_21_15.sp4_h_l_47 <X> T_21_15.sp4_v_b_10
 (21 13)  (1111 253)  (1111 253)  routing T_21_15.sp4_h_r_27 <X> T_21_15.lc_trk_g3_3
 (22 13)  (1112 253)  (1112 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1113 253)  (1113 253)  routing T_21_15.sp4_h_r_34 <X> T_21_15.lc_trk_g3_2
 (24 13)  (1114 253)  (1114 253)  routing T_21_15.sp4_h_r_34 <X> T_21_15.lc_trk_g3_2
 (26 13)  (1116 253)  (1116 253)  routing T_21_15.lc_trk_g2_6 <X> T_21_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 253)  (1118 253)  routing T_21_15.lc_trk_g2_6 <X> T_21_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 253)  (1119 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (1121 253)  (1121 253)  routing T_21_15.lc_trk_g0_3 <X> T_21_15.wire_logic_cluster/lc_6/in_3
 (37 13)  (1127 253)  (1127 253)  LC_6 Logic Functioning bit
 (39 13)  (1129 253)  (1129 253)  LC_6 Logic Functioning bit
 (1 14)  (1091 254)  (1091 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (1102 254)  (1102 254)  routing T_21_15.sp4_v_b_11 <X> T_21_15.sp4_h_l_46
 (13 14)  (1103 254)  (1103 254)  routing T_21_15.sp4_v_b_11 <X> T_21_15.sp4_v_t_46
 (22 14)  (1112 254)  (1112 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (28 14)  (1118 254)  (1118 254)  routing T_21_15.lc_trk_g2_6 <X> T_21_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 254)  (1119 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 254)  (1120 254)  routing T_21_15.lc_trk_g2_6 <X> T_21_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (1121 254)  (1121 254)  routing T_21_15.lc_trk_g3_7 <X> T_21_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 254)  (1122 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 254)  (1123 254)  routing T_21_15.lc_trk_g3_7 <X> T_21_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 254)  (1124 254)  routing T_21_15.lc_trk_g3_7 <X> T_21_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 254)  (1126 254)  LC_7 Logic Functioning bit
 (38 14)  (1128 254)  (1128 254)  LC_7 Logic Functioning bit
 (43 14)  (1133 254)  (1133 254)  LC_7 Logic Functioning bit
 (51 14)  (1141 254)  (1141 254)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (1 15)  (1091 255)  (1091 255)  routing T_21_15.lc_trk_g0_4 <X> T_21_15.wire_logic_cluster/lc_7/s_r
 (5 15)  (1095 255)  (1095 255)  routing T_21_15.sp4_h_l_44 <X> T_21_15.sp4_v_t_44
 (15 15)  (1105 255)  (1105 255)  routing T_21_15.sp4_v_t_33 <X> T_21_15.lc_trk_g3_4
 (16 15)  (1106 255)  (1106 255)  routing T_21_15.sp4_v_t_33 <X> T_21_15.lc_trk_g3_4
 (17 15)  (1107 255)  (1107 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (1112 255)  (1112 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (1113 255)  (1113 255)  routing T_21_15.sp4_h_r_30 <X> T_21_15.lc_trk_g3_6
 (24 15)  (1114 255)  (1114 255)  routing T_21_15.sp4_h_r_30 <X> T_21_15.lc_trk_g3_6
 (25 15)  (1115 255)  (1115 255)  routing T_21_15.sp4_h_r_30 <X> T_21_15.lc_trk_g3_6
 (26 15)  (1116 255)  (1116 255)  routing T_21_15.lc_trk_g3_2 <X> T_21_15.wire_logic_cluster/lc_7/in_0
 (27 15)  (1117 255)  (1117 255)  routing T_21_15.lc_trk_g3_2 <X> T_21_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (1118 255)  (1118 255)  routing T_21_15.lc_trk_g3_2 <X> T_21_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 255)  (1119 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (1120 255)  (1120 255)  routing T_21_15.lc_trk_g2_6 <X> T_21_15.wire_logic_cluster/lc_7/in_1
 (31 15)  (1121 255)  (1121 255)  routing T_21_15.lc_trk_g3_7 <X> T_21_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (1122 255)  (1122 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (1123 255)  (1123 255)  routing T_21_15.lc_trk_g2_3 <X> T_21_15.input_2_7
 (35 15)  (1125 255)  (1125 255)  routing T_21_15.lc_trk_g2_3 <X> T_21_15.input_2_7
 (37 15)  (1127 255)  (1127 255)  LC_7 Logic Functioning bit
 (39 15)  (1129 255)  (1129 255)  LC_7 Logic Functioning bit
 (46 15)  (1136 255)  (1136 255)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (51 15)  (1141 255)  (1141 255)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_22_15

 (17 0)  (1161 240)  (1161 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (21 0)  (1165 240)  (1165 240)  routing T_22_15.sp4_h_r_19 <X> T_22_15.lc_trk_g0_3
 (22 0)  (1166 240)  (1166 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (1167 240)  (1167 240)  routing T_22_15.sp4_h_r_19 <X> T_22_15.lc_trk_g0_3
 (24 0)  (1168 240)  (1168 240)  routing T_22_15.sp4_h_r_19 <X> T_22_15.lc_trk_g0_3
 (26 0)  (1170 240)  (1170 240)  routing T_22_15.lc_trk_g2_4 <X> T_22_15.wire_logic_cluster/lc_0/in_0
 (29 0)  (1173 240)  (1173 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 240)  (1176 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 240)  (1177 240)  routing T_22_15.lc_trk_g2_3 <X> T_22_15.wire_logic_cluster/lc_0/in_3
 (37 0)  (1181 240)  (1181 240)  LC_0 Logic Functioning bit
 (39 0)  (1183 240)  (1183 240)  LC_0 Logic Functioning bit
 (15 1)  (1159 241)  (1159 241)  routing T_22_15.bot_op_0 <X> T_22_15.lc_trk_g0_0
 (17 1)  (1161 241)  (1161 241)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (21 1)  (1165 241)  (1165 241)  routing T_22_15.sp4_h_r_19 <X> T_22_15.lc_trk_g0_3
 (28 1)  (1172 241)  (1172 241)  routing T_22_15.lc_trk_g2_4 <X> T_22_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 241)  (1173 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (1175 241)  (1175 241)  routing T_22_15.lc_trk_g2_3 <X> T_22_15.wire_logic_cluster/lc_0/in_3
 (0 2)  (1144 242)  (1144 242)  routing T_22_15.glb_netwk_6 <X> T_22_15.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 242)  (1145 242)  routing T_22_15.glb_netwk_6 <X> T_22_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 242)  (1146 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (1165 242)  (1165 242)  routing T_22_15.wire_logic_cluster/lc_7/out <X> T_22_15.lc_trk_g0_7
 (22 2)  (1166 242)  (1166 242)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (22 4)  (1166 244)  (1166 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (28 4)  (1172 244)  (1172 244)  routing T_22_15.lc_trk_g2_3 <X> T_22_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 244)  (1173 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 244)  (1176 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 244)  (1177 244)  routing T_22_15.lc_trk_g3_2 <X> T_22_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 244)  (1178 244)  routing T_22_15.lc_trk_g3_2 <X> T_22_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 244)  (1180 244)  LC_2 Logic Functioning bit
 (38 4)  (1182 244)  (1182 244)  LC_2 Logic Functioning bit
 (21 5)  (1165 245)  (1165 245)  routing T_22_15.sp4_r_v_b_27 <X> T_22_15.lc_trk_g1_3
 (30 5)  (1174 245)  (1174 245)  routing T_22_15.lc_trk_g2_3 <X> T_22_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (1175 245)  (1175 245)  routing T_22_15.lc_trk_g3_2 <X> T_22_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (1180 245)  (1180 245)  LC_2 Logic Functioning bit
 (38 5)  (1182 245)  (1182 245)  LC_2 Logic Functioning bit
 (47 5)  (1191 245)  (1191 245)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (22 6)  (1166 246)  (1166 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (1167 246)  (1167 246)  routing T_22_15.sp4_v_b_23 <X> T_22_15.lc_trk_g1_7
 (24 6)  (1168 246)  (1168 246)  routing T_22_15.sp4_v_b_23 <X> T_22_15.lc_trk_g1_7
 (21 8)  (1165 248)  (1165 248)  routing T_22_15.bnl_op_3 <X> T_22_15.lc_trk_g2_3
 (22 8)  (1166 248)  (1166 248)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (28 8)  (1172 248)  (1172 248)  routing T_22_15.lc_trk_g2_5 <X> T_22_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 248)  (1173 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1174 248)  (1174 248)  routing T_22_15.lc_trk_g2_5 <X> T_22_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (1176 248)  (1176 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 248)  (1177 248)  routing T_22_15.lc_trk_g3_2 <X> T_22_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 248)  (1178 248)  routing T_22_15.lc_trk_g3_2 <X> T_22_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 248)  (1180 248)  LC_4 Logic Functioning bit
 (37 8)  (1181 248)  (1181 248)  LC_4 Logic Functioning bit
 (38 8)  (1182 248)  (1182 248)  LC_4 Logic Functioning bit
 (39 8)  (1183 248)  (1183 248)  LC_4 Logic Functioning bit
 (41 8)  (1185 248)  (1185 248)  LC_4 Logic Functioning bit
 (43 8)  (1187 248)  (1187 248)  LC_4 Logic Functioning bit
 (21 9)  (1165 249)  (1165 249)  routing T_22_15.bnl_op_3 <X> T_22_15.lc_trk_g2_3
 (31 9)  (1175 249)  (1175 249)  routing T_22_15.lc_trk_g3_2 <X> T_22_15.wire_logic_cluster/lc_4/in_3
 (36 9)  (1180 249)  (1180 249)  LC_4 Logic Functioning bit
 (37 9)  (1181 249)  (1181 249)  LC_4 Logic Functioning bit
 (38 9)  (1182 249)  (1182 249)  LC_4 Logic Functioning bit
 (39 9)  (1183 249)  (1183 249)  LC_4 Logic Functioning bit
 (41 9)  (1185 249)  (1185 249)  LC_4 Logic Functioning bit
 (43 9)  (1187 249)  (1187 249)  LC_4 Logic Functioning bit
 (4 10)  (1148 250)  (1148 250)  routing T_22_15.sp4_v_b_10 <X> T_22_15.sp4_v_t_43
 (6 10)  (1150 250)  (1150 250)  routing T_22_15.sp4_v_b_10 <X> T_22_15.sp4_v_t_43
 (14 10)  (1158 250)  (1158 250)  routing T_22_15.sp4_v_b_36 <X> T_22_15.lc_trk_g2_4
 (15 10)  (1159 250)  (1159 250)  routing T_22_15.sp4_h_l_16 <X> T_22_15.lc_trk_g2_5
 (16 10)  (1160 250)  (1160 250)  routing T_22_15.sp4_h_l_16 <X> T_22_15.lc_trk_g2_5
 (17 10)  (1161 250)  (1161 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (1165 250)  (1165 250)  routing T_22_15.sp4_h_l_34 <X> T_22_15.lc_trk_g2_7
 (22 10)  (1166 250)  (1166 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (1167 250)  (1167 250)  routing T_22_15.sp4_h_l_34 <X> T_22_15.lc_trk_g2_7
 (24 10)  (1168 250)  (1168 250)  routing T_22_15.sp4_h_l_34 <X> T_22_15.lc_trk_g2_7
 (25 10)  (1169 250)  (1169 250)  routing T_22_15.sp4_h_r_46 <X> T_22_15.lc_trk_g2_6
 (27 10)  (1171 250)  (1171 250)  routing T_22_15.lc_trk_g3_7 <X> T_22_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (1172 250)  (1172 250)  routing T_22_15.lc_trk_g3_7 <X> T_22_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 250)  (1173 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 250)  (1174 250)  routing T_22_15.lc_trk_g3_7 <X> T_22_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (1175 250)  (1175 250)  routing T_22_15.lc_trk_g1_7 <X> T_22_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 250)  (1176 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 250)  (1178 250)  routing T_22_15.lc_trk_g1_7 <X> T_22_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 250)  (1180 250)  LC_5 Logic Functioning bit
 (38 10)  (1182 250)  (1182 250)  LC_5 Logic Functioning bit
 (41 10)  (1185 250)  (1185 250)  LC_5 Logic Functioning bit
 (50 10)  (1194 250)  (1194 250)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (1158 251)  (1158 251)  routing T_22_15.sp4_v_b_36 <X> T_22_15.lc_trk_g2_4
 (16 11)  (1160 251)  (1160 251)  routing T_22_15.sp4_v_b_36 <X> T_22_15.lc_trk_g2_4
 (17 11)  (1161 251)  (1161 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (18 11)  (1162 251)  (1162 251)  routing T_22_15.sp4_h_l_16 <X> T_22_15.lc_trk_g2_5
 (21 11)  (1165 251)  (1165 251)  routing T_22_15.sp4_h_l_34 <X> T_22_15.lc_trk_g2_7
 (22 11)  (1166 251)  (1166 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1167 251)  (1167 251)  routing T_22_15.sp4_h_r_46 <X> T_22_15.lc_trk_g2_6
 (24 11)  (1168 251)  (1168 251)  routing T_22_15.sp4_h_r_46 <X> T_22_15.lc_trk_g2_6
 (25 11)  (1169 251)  (1169 251)  routing T_22_15.sp4_h_r_46 <X> T_22_15.lc_trk_g2_6
 (26 11)  (1170 251)  (1170 251)  routing T_22_15.lc_trk_g2_3 <X> T_22_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (1172 251)  (1172 251)  routing T_22_15.lc_trk_g2_3 <X> T_22_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 251)  (1173 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (1174 251)  (1174 251)  routing T_22_15.lc_trk_g3_7 <X> T_22_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (1175 251)  (1175 251)  routing T_22_15.lc_trk_g1_7 <X> T_22_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (1180 251)  (1180 251)  LC_5 Logic Functioning bit
 (38 11)  (1182 251)  (1182 251)  LC_5 Logic Functioning bit
 (48 11)  (1192 251)  (1192 251)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (25 12)  (1169 252)  (1169 252)  routing T_22_15.sp4_h_r_42 <X> T_22_15.lc_trk_g3_2
 (26 12)  (1170 252)  (1170 252)  routing T_22_15.lc_trk_g2_6 <X> T_22_15.wire_logic_cluster/lc_6/in_0
 (28 12)  (1172 252)  (1172 252)  routing T_22_15.lc_trk_g2_7 <X> T_22_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 252)  (1173 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 252)  (1174 252)  routing T_22_15.lc_trk_g2_7 <X> T_22_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (1176 252)  (1176 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 252)  (1180 252)  LC_6 Logic Functioning bit
 (38 12)  (1182 252)  (1182 252)  LC_6 Logic Functioning bit
 (51 12)  (1195 252)  (1195 252)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (1166 253)  (1166 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1167 253)  (1167 253)  routing T_22_15.sp4_h_r_42 <X> T_22_15.lc_trk_g3_2
 (24 13)  (1168 253)  (1168 253)  routing T_22_15.sp4_h_r_42 <X> T_22_15.lc_trk_g3_2
 (25 13)  (1169 253)  (1169 253)  routing T_22_15.sp4_h_r_42 <X> T_22_15.lc_trk_g3_2
 (26 13)  (1170 253)  (1170 253)  routing T_22_15.lc_trk_g2_6 <X> T_22_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (1172 253)  (1172 253)  routing T_22_15.lc_trk_g2_6 <X> T_22_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 253)  (1173 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (1174 253)  (1174 253)  routing T_22_15.lc_trk_g2_7 <X> T_22_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (1175 253)  (1175 253)  routing T_22_15.lc_trk_g0_3 <X> T_22_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (1176 253)  (1176 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (1180 253)  (1180 253)  LC_6 Logic Functioning bit
 (51 13)  (1195 253)  (1195 253)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (2 14)  (1146 254)  (1146 254)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (21 14)  (1165 254)  (1165 254)  routing T_22_15.sp4_h_l_34 <X> T_22_15.lc_trk_g3_7
 (22 14)  (1166 254)  (1166 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (1167 254)  (1167 254)  routing T_22_15.sp4_h_l_34 <X> T_22_15.lc_trk_g3_7
 (24 14)  (1168 254)  (1168 254)  routing T_22_15.sp4_h_l_34 <X> T_22_15.lc_trk_g3_7
 (26 14)  (1170 254)  (1170 254)  routing T_22_15.lc_trk_g0_7 <X> T_22_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (1171 254)  (1171 254)  routing T_22_15.lc_trk_g1_7 <X> T_22_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 254)  (1173 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1174 254)  (1174 254)  routing T_22_15.lc_trk_g1_7 <X> T_22_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (1176 254)  (1176 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (1178 254)  (1178 254)  routing T_22_15.lc_trk_g1_3 <X> T_22_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (1179 254)  (1179 254)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.input_2_7
 (37 14)  (1181 254)  (1181 254)  LC_7 Logic Functioning bit
 (41 14)  (1185 254)  (1185 254)  LC_7 Logic Functioning bit
 (43 14)  (1187 254)  (1187 254)  LC_7 Logic Functioning bit
 (45 14)  (1189 254)  (1189 254)  LC_7 Logic Functioning bit
 (21 15)  (1165 255)  (1165 255)  routing T_22_15.sp4_h_l_34 <X> T_22_15.lc_trk_g3_7
 (22 15)  (1166 255)  (1166 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1169 255)  (1169 255)  routing T_22_15.sp4_r_v_b_46 <X> T_22_15.lc_trk_g3_6
 (26 15)  (1170 255)  (1170 255)  routing T_22_15.lc_trk_g0_7 <X> T_22_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 255)  (1173 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (1174 255)  (1174 255)  routing T_22_15.lc_trk_g1_7 <X> T_22_15.wire_logic_cluster/lc_7/in_1
 (31 15)  (1175 255)  (1175 255)  routing T_22_15.lc_trk_g1_3 <X> T_22_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (1176 255)  (1176 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (1177 255)  (1177 255)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.input_2_7
 (34 15)  (1178 255)  (1178 255)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.input_2_7
 (35 15)  (1179 255)  (1179 255)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.input_2_7
 (37 15)  (1181 255)  (1181 255)  LC_7 Logic Functioning bit
 (40 15)  (1184 255)  (1184 255)  LC_7 Logic Functioning bit
 (42 15)  (1186 255)  (1186 255)  LC_7 Logic Functioning bit


LogicTile_23_15

 (31 0)  (1229 240)  (1229 240)  routing T_23_15.lc_trk_g3_6 <X> T_23_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (1230 240)  (1230 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 240)  (1231 240)  routing T_23_15.lc_trk_g3_6 <X> T_23_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 240)  (1232 240)  routing T_23_15.lc_trk_g3_6 <X> T_23_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 240)  (1234 240)  LC_0 Logic Functioning bit
 (37 0)  (1235 240)  (1235 240)  LC_0 Logic Functioning bit
 (38 0)  (1236 240)  (1236 240)  LC_0 Logic Functioning bit
 (39 0)  (1237 240)  (1237 240)  LC_0 Logic Functioning bit
 (45 0)  (1243 240)  (1243 240)  LC_0 Logic Functioning bit
 (48 0)  (1246 240)  (1246 240)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (8 1)  (1206 241)  (1206 241)  routing T_23_15.sp4_h_l_42 <X> T_23_15.sp4_v_b_1
 (9 1)  (1207 241)  (1207 241)  routing T_23_15.sp4_h_l_42 <X> T_23_15.sp4_v_b_1
 (10 1)  (1208 241)  (1208 241)  routing T_23_15.sp4_h_l_42 <X> T_23_15.sp4_v_b_1
 (31 1)  (1229 241)  (1229 241)  routing T_23_15.lc_trk_g3_6 <X> T_23_15.wire_logic_cluster/lc_0/in_3
 (36 1)  (1234 241)  (1234 241)  LC_0 Logic Functioning bit
 (37 1)  (1235 241)  (1235 241)  LC_0 Logic Functioning bit
 (38 1)  (1236 241)  (1236 241)  LC_0 Logic Functioning bit
 (39 1)  (1237 241)  (1237 241)  LC_0 Logic Functioning bit
 (45 1)  (1243 241)  (1243 241)  LC_0 Logic Functioning bit
 (48 1)  (1246 241)  (1246 241)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (1198 242)  (1198 242)  routing T_23_15.glb_netwk_6 <X> T_23_15.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 242)  (1199 242)  routing T_23_15.glb_netwk_6 <X> T_23_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 242)  (1200 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 9)  (1206 249)  (1206 249)  routing T_23_15.sp4_h_l_42 <X> T_23_15.sp4_v_b_7
 (9 9)  (1207 249)  (1207 249)  routing T_23_15.sp4_h_l_42 <X> T_23_15.sp4_v_b_7
 (8 11)  (1206 251)  (1206 251)  routing T_23_15.sp4_h_l_42 <X> T_23_15.sp4_v_t_42
 (0 14)  (1198 254)  (1198 254)  routing T_23_15.lc_trk_g3_5 <X> T_23_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (1199 254)  (1199 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (12 14)  (1210 254)  (1210 254)  routing T_23_15.sp4_v_b_11 <X> T_23_15.sp4_h_l_46
 (15 14)  (1213 254)  (1213 254)  routing T_23_15.sp4_h_l_16 <X> T_23_15.lc_trk_g3_5
 (16 14)  (1214 254)  (1214 254)  routing T_23_15.sp4_h_l_16 <X> T_23_15.lc_trk_g3_5
 (17 14)  (1215 254)  (1215 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (25 14)  (1223 254)  (1223 254)  routing T_23_15.sp4_v_b_30 <X> T_23_15.lc_trk_g3_6
 (0 15)  (1198 255)  (1198 255)  routing T_23_15.lc_trk_g3_5 <X> T_23_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (1199 255)  (1199 255)  routing T_23_15.lc_trk_g3_5 <X> T_23_15.wire_logic_cluster/lc_7/s_r
 (18 15)  (1216 255)  (1216 255)  routing T_23_15.sp4_h_l_16 <X> T_23_15.lc_trk_g3_5
 (22 15)  (1220 255)  (1220 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (1221 255)  (1221 255)  routing T_23_15.sp4_v_b_30 <X> T_23_15.lc_trk_g3_6


LogicTile_24_15

 (0 0)  (1252 240)  (1252 240)  Negative Clock bit

 (19 0)  (1271 240)  (1271 240)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (27 0)  (1279 240)  (1279 240)  routing T_24_15.lc_trk_g1_0 <X> T_24_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 240)  (1281 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1283 240)  (1283 240)  routing T_24_15.lc_trk_g1_4 <X> T_24_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (1284 240)  (1284 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 240)  (1286 240)  routing T_24_15.lc_trk_g1_4 <X> T_24_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 240)  (1288 240)  LC_0 Logic Functioning bit
 (38 0)  (1290 240)  (1290 240)  LC_0 Logic Functioning bit
 (41 0)  (1293 240)  (1293 240)  LC_0 Logic Functioning bit
 (43 0)  (1295 240)  (1295 240)  LC_0 Logic Functioning bit
 (45 0)  (1297 240)  (1297 240)  LC_0 Logic Functioning bit
 (28 1)  (1280 241)  (1280 241)  routing T_24_15.lc_trk_g2_0 <X> T_24_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 241)  (1281 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (37 1)  (1289 241)  (1289 241)  LC_0 Logic Functioning bit
 (39 1)  (1291 241)  (1291 241)  LC_0 Logic Functioning bit
 (41 1)  (1293 241)  (1293 241)  LC_0 Logic Functioning bit
 (43 1)  (1295 241)  (1295 241)  LC_0 Logic Functioning bit
 (45 1)  (1297 241)  (1297 241)  LC_0 Logic Functioning bit
 (48 1)  (1300 241)  (1300 241)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (1252 242)  (1252 242)  routing T_24_15.lc_trk_g3_1 <X> T_24_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 242)  (1254 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (1252 243)  (1252 243)  routing T_24_15.lc_trk_g3_1 <X> T_24_15.wire_logic_cluster/lc_7/clk
 (2 3)  (1254 243)  (1254 243)  routing T_24_15.lc_trk_g3_1 <X> T_24_15.wire_logic_cluster/lc_7/clk
 (15 3)  (1267 243)  (1267 243)  routing T_24_15.sp4_v_t_9 <X> T_24_15.lc_trk_g0_4
 (16 3)  (1268 243)  (1268 243)  routing T_24_15.sp4_v_t_9 <X> T_24_15.lc_trk_g0_4
 (17 3)  (1269 243)  (1269 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (14 5)  (1266 245)  (1266 245)  routing T_24_15.top_op_0 <X> T_24_15.lc_trk_g1_0
 (15 5)  (1267 245)  (1267 245)  routing T_24_15.top_op_0 <X> T_24_15.lc_trk_g1_0
 (17 5)  (1269 245)  (1269 245)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (14 6)  (1266 246)  (1266 246)  routing T_24_15.sp4_v_t_1 <X> T_24_15.lc_trk_g1_4
 (14 7)  (1266 247)  (1266 247)  routing T_24_15.sp4_v_t_1 <X> T_24_15.lc_trk_g1_4
 (16 7)  (1268 247)  (1268 247)  routing T_24_15.sp4_v_t_1 <X> T_24_15.lc_trk_g1_4
 (17 7)  (1269 247)  (1269 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (15 9)  (1267 249)  (1267 249)  routing T_24_15.sp4_v_t_29 <X> T_24_15.lc_trk_g2_0
 (16 9)  (1268 249)  (1268 249)  routing T_24_15.sp4_v_t_29 <X> T_24_15.lc_trk_g2_0
 (17 9)  (1269 249)  (1269 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (4 12)  (1256 252)  (1256 252)  routing T_24_15.sp4_h_l_44 <X> T_24_15.sp4_v_b_9
 (12 12)  (1264 252)  (1264 252)  routing T_24_15.sp4_v_t_46 <X> T_24_15.sp4_h_r_11
 (15 12)  (1267 252)  (1267 252)  routing T_24_15.sp4_v_t_28 <X> T_24_15.lc_trk_g3_1
 (16 12)  (1268 252)  (1268 252)  routing T_24_15.sp4_v_t_28 <X> T_24_15.lc_trk_g3_1
 (17 12)  (1269 252)  (1269 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (5 13)  (1257 253)  (1257 253)  routing T_24_15.sp4_h_l_44 <X> T_24_15.sp4_v_b_9
 (1 14)  (1253 254)  (1253 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (1253 255)  (1253 255)  routing T_24_15.lc_trk_g0_4 <X> T_24_15.wire_logic_cluster/lc_7/s_r


RAM_Tile_25_15

 (7 1)  (1313 241)  (1313 241)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 242)  (1306 242)  routing T_25_15.glb_netwk_6 <X> T_25_15.wire_bram/ram/RCLK
 (1 2)  (1307 242)  (1307 242)  routing T_25_15.glb_netwk_6 <X> T_25_15.wire_bram/ram/RCLK
 (2 2)  (1308 242)  (1308 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (27 4)  (1333 244)  (1333 244)  routing T_25_15.lc_trk_g1_6 <X> T_25_15.wire_bram/ram/WDATA_13
 (29 4)  (1335 244)  (1335 244)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g1_6 wire_bram/ram/WDATA_13
 (30 4)  (1336 244)  (1336 244)  routing T_25_15.lc_trk_g1_6 <X> T_25_15.wire_bram/ram/WDATA_13
 (38 4)  (1344 244)  (1344 244)  Enable bit of Mux _out_links/OutMux2_2 => wire_bram/ram/RDATA_13 sp4_v_t_25
 (14 5)  (1320 245)  (1320 245)  routing T_25_15.sp12_h_l_15 <X> T_25_15.lc_trk_g1_0
 (16 5)  (1322 245)  (1322 245)  routing T_25_15.sp12_h_l_15 <X> T_25_15.lc_trk_g1_0
 (17 5)  (1323 245)  (1323 245)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_l_15 lc_trk_g1_0
 (30 5)  (1336 245)  (1336 245)  routing T_25_15.lc_trk_g1_6 <X> T_25_15.wire_bram/ram/WDATA_13
 (25 6)  (1331 246)  (1331 246)  routing T_25_15.sp4_h_l_11 <X> T_25_15.lc_trk_g1_6
 (3 7)  (1309 247)  (1309 247)  routing T_25_15.sp12_h_l_23 <X> T_25_15.sp12_v_t_23
 (11 7)  (1317 247)  (1317 247)  routing T_25_15.sp4_h_r_5 <X> T_25_15.sp4_h_l_40
 (22 7)  (1328 247)  (1328 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (1329 247)  (1329 247)  routing T_25_15.sp4_h_l_11 <X> T_25_15.lc_trk_g1_6
 (24 7)  (1330 247)  (1330 247)  routing T_25_15.sp4_h_l_11 <X> T_25_15.lc_trk_g1_6
 (25 7)  (1331 247)  (1331 247)  routing T_25_15.sp4_h_l_11 <X> T_25_15.lc_trk_g1_6
 (8 10)  (1314 250)  (1314 250)  routing T_25_15.sp4_v_t_36 <X> T_25_15.sp4_h_l_42
 (9 10)  (1315 250)  (1315 250)  routing T_25_15.sp4_v_t_36 <X> T_25_15.sp4_h_l_42
 (10 10)  (1316 250)  (1316 250)  routing T_25_15.sp4_v_t_36 <X> T_25_15.sp4_h_l_42
 (17 11)  (1323 251)  (1323 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (27 12)  (1333 252)  (1333 252)  routing T_25_15.lc_trk_g1_0 <X> T_25_15.wire_bram/ram/WDATA_9
 (29 12)  (1335 252)  (1335 252)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g1_0 wire_bram/ram/WDATA_9
 (39 13)  (1345 253)  (1345 253)  Enable bit of Mux _out_links/OutMux0_6 => wire_bram/ram/RDATA_9 sp4_v_b_12
 (0 14)  (1306 254)  (1306 254)  routing T_25_15.lc_trk_g2_4 <X> T_25_15.wire_bram/ram/RE
 (1 14)  (1307 254)  (1307 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 255)  (1307 255)  routing T_25_15.lc_trk_g2_4 <X> T_25_15.wire_bram/ram/RE
 (8 15)  (1314 255)  (1314 255)  routing T_25_15.sp4_h_l_47 <X> T_25_15.sp4_v_t_47


LogicTile_26_15

 (22 0)  (1370 240)  (1370 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (26 0)  (1374 240)  (1374 240)  routing T_26_15.lc_trk_g2_4 <X> T_26_15.wire_logic_cluster/lc_0/in_0
 (31 0)  (1379 240)  (1379 240)  routing T_26_15.lc_trk_g2_5 <X> T_26_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (1380 240)  (1380 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1381 240)  (1381 240)  routing T_26_15.lc_trk_g2_5 <X> T_26_15.wire_logic_cluster/lc_0/in_3
 (37 0)  (1385 240)  (1385 240)  LC_0 Logic Functioning bit
 (39 0)  (1387 240)  (1387 240)  LC_0 Logic Functioning bit
 (46 0)  (1394 240)  (1394 240)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (28 1)  (1376 241)  (1376 241)  routing T_26_15.lc_trk_g2_4 <X> T_26_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1377 241)  (1377 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (36 1)  (1384 241)  (1384 241)  LC_0 Logic Functioning bit
 (38 1)  (1386 241)  (1386 241)  LC_0 Logic Functioning bit
 (3 3)  (1351 243)  (1351 243)  routing T_26_15.sp12_v_b_0 <X> T_26_15.sp12_h_l_23
 (16 10)  (1364 250)  (1364 250)  routing T_26_15.sp4_v_b_37 <X> T_26_15.lc_trk_g2_5
 (17 10)  (1365 250)  (1365 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (1366 250)  (1366 250)  routing T_26_15.sp4_v_b_37 <X> T_26_15.lc_trk_g2_5
 (14 11)  (1362 251)  (1362 251)  routing T_26_15.sp12_v_b_20 <X> T_26_15.lc_trk_g2_4
 (16 11)  (1364 251)  (1364 251)  routing T_26_15.sp12_v_b_20 <X> T_26_15.lc_trk_g2_4
 (17 11)  (1365 251)  (1365 251)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (18 11)  (1366 251)  (1366 251)  routing T_26_15.sp4_v_b_37 <X> T_26_15.lc_trk_g2_5
 (29 12)  (1377 252)  (1377 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (1379 252)  (1379 252)  routing T_26_15.lc_trk_g2_5 <X> T_26_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (1380 252)  (1380 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (1381 252)  (1381 252)  routing T_26_15.lc_trk_g2_5 <X> T_26_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (1384 252)  (1384 252)  LC_6 Logic Functioning bit
 (38 12)  (1386 252)  (1386 252)  LC_6 Logic Functioning bit
 (30 13)  (1378 253)  (1378 253)  routing T_26_15.lc_trk_g0_3 <X> T_26_15.wire_logic_cluster/lc_6/in_1
 (36 13)  (1384 253)  (1384 253)  LC_6 Logic Functioning bit
 (38 13)  (1386 253)  (1386 253)  LC_6 Logic Functioning bit
 (52 13)  (1400 253)  (1400 253)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13


IO_Tile_33_15

 (17 3)  (1743 243)  (1743 243)  IOB_0 IO Functioning bit
 (17 13)  (1743 253)  (1743 253)  IOB_1 IO Functioning bit


LogicTile_6_14

 (22 0)  (310 224)  (310 224)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (312 224)  (312 224)  routing T_6_14.bot_op_3 <X> T_6_14.lc_trk_g0_3
 (15 1)  (303 225)  (303 225)  routing T_6_14.bot_op_0 <X> T_6_14.lc_trk_g0_0
 (17 1)  (305 225)  (305 225)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 2)  (310 226)  (310 226)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (312 226)  (312 226)  routing T_6_14.bot_op_7 <X> T_6_14.lc_trk_g0_7
 (29 2)  (317 226)  (317 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (320 226)  (320 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 226)  (321 226)  routing T_6_14.lc_trk_g3_3 <X> T_6_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (322 226)  (322 226)  routing T_6_14.lc_trk_g3_3 <X> T_6_14.wire_logic_cluster/lc_1/in_3
 (35 2)  (323 226)  (323 226)  routing T_6_14.lc_trk_g1_6 <X> T_6_14.input_2_1
 (15 3)  (303 227)  (303 227)  routing T_6_14.bot_op_4 <X> T_6_14.lc_trk_g0_4
 (17 3)  (305 227)  (305 227)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (28 3)  (316 227)  (316 227)  routing T_6_14.lc_trk_g2_1 <X> T_6_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 227)  (317 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (319 227)  (319 227)  routing T_6_14.lc_trk_g3_3 <X> T_6_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (320 227)  (320 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (322 227)  (322 227)  routing T_6_14.lc_trk_g1_6 <X> T_6_14.input_2_1
 (35 3)  (323 227)  (323 227)  routing T_6_14.lc_trk_g1_6 <X> T_6_14.input_2_1
 (39 3)  (327 227)  (327 227)  LC_1 Logic Functioning bit
 (15 4)  (303 228)  (303 228)  routing T_6_14.bot_op_1 <X> T_6_14.lc_trk_g1_1
 (17 4)  (305 228)  (305 228)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 5)  (310 229)  (310 229)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (312 229)  (312 229)  routing T_6_14.bot_op_2 <X> T_6_14.lc_trk_g1_2
 (15 6)  (303 230)  (303 230)  routing T_6_14.bot_op_5 <X> T_6_14.lc_trk_g1_5
 (17 6)  (305 230)  (305 230)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 7)  (310 231)  (310 231)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (312 231)  (312 231)  routing T_6_14.bot_op_6 <X> T_6_14.lc_trk_g1_6
 (15 8)  (303 232)  (303 232)  routing T_6_14.rgt_op_1 <X> T_6_14.lc_trk_g2_1
 (17 8)  (305 232)  (305 232)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (306 232)  (306 232)  routing T_6_14.rgt_op_1 <X> T_6_14.lc_trk_g2_1
 (17 12)  (305 236)  (305 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (306 236)  (306 236)  routing T_6_14.wire_logic_cluster/lc_1/out <X> T_6_14.lc_trk_g3_1
 (22 12)  (310 236)  (310 236)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (312 236)  (312 236)  routing T_6_14.tnr_op_3 <X> T_6_14.lc_trk_g3_3
 (26 12)  (314 236)  (314 236)  routing T_6_14.lc_trk_g0_4 <X> T_6_14.wire_logic_cluster/lc_6/in_0
 (29 12)  (317 236)  (317 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (320 236)  (320 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (322 236)  (322 236)  routing T_6_14.lc_trk_g1_2 <X> T_6_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (323 236)  (323 236)  routing T_6_14.lc_trk_g1_5 <X> T_6_14.input_2_6
 (42 12)  (330 236)  (330 236)  LC_6 Logic Functioning bit
 (29 13)  (317 237)  (317 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (318 237)  (318 237)  routing T_6_14.lc_trk_g0_3 <X> T_6_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (319 237)  (319 237)  routing T_6_14.lc_trk_g1_2 <X> T_6_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (320 237)  (320 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (322 237)  (322 237)  routing T_6_14.lc_trk_g1_5 <X> T_6_14.input_2_6
 (26 14)  (314 238)  (314 238)  routing T_6_14.lc_trk_g0_7 <X> T_6_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (315 238)  (315 238)  routing T_6_14.lc_trk_g1_1 <X> T_6_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 238)  (317 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (320 238)  (320 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (321 238)  (321 238)  routing T_6_14.lc_trk_g3_1 <X> T_6_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (322 238)  (322 238)  routing T_6_14.lc_trk_g3_1 <X> T_6_14.wire_logic_cluster/lc_7/in_3
 (37 14)  (325 238)  (325 238)  LC_7 Logic Functioning bit
 (50 14)  (338 238)  (338 238)  Cascade bit: LH_LC07_inmux02_5

 (26 15)  (314 239)  (314 239)  routing T_6_14.lc_trk_g0_7 <X> T_6_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 239)  (317 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0


LogicTile_7_14

 (14 0)  (356 224)  (356 224)  routing T_7_14.sp4_h_l_5 <X> T_7_14.lc_trk_g0_0
 (22 0)  (364 224)  (364 224)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (366 224)  (366 224)  routing T_7_14.top_op_3 <X> T_7_14.lc_trk_g0_3
 (29 0)  (371 224)  (371 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (374 224)  (374 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 224)  (375 224)  routing T_7_14.lc_trk_g2_1 <X> T_7_14.wire_logic_cluster/lc_0/in_3
 (38 0)  (380 224)  (380 224)  LC_0 Logic Functioning bit
 (39 0)  (381 224)  (381 224)  LC_0 Logic Functioning bit
 (43 0)  (385 224)  (385 224)  LC_0 Logic Functioning bit
 (45 0)  (387 224)  (387 224)  LC_0 Logic Functioning bit
 (46 0)  (388 224)  (388 224)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (52 0)  (394 224)  (394 224)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (13 1)  (355 225)  (355 225)  routing T_7_14.sp4_v_t_44 <X> T_7_14.sp4_h_r_2
 (14 1)  (356 225)  (356 225)  routing T_7_14.sp4_h_l_5 <X> T_7_14.lc_trk_g0_0
 (15 1)  (357 225)  (357 225)  routing T_7_14.sp4_h_l_5 <X> T_7_14.lc_trk_g0_0
 (16 1)  (358 225)  (358 225)  routing T_7_14.sp4_h_l_5 <X> T_7_14.lc_trk_g0_0
 (17 1)  (359 225)  (359 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (21 1)  (363 225)  (363 225)  routing T_7_14.top_op_3 <X> T_7_14.lc_trk_g0_3
 (22 1)  (364 225)  (364 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (365 225)  (365 225)  routing T_7_14.sp4_h_r_2 <X> T_7_14.lc_trk_g0_2
 (24 1)  (366 225)  (366 225)  routing T_7_14.sp4_h_r_2 <X> T_7_14.lc_trk_g0_2
 (25 1)  (367 225)  (367 225)  routing T_7_14.sp4_h_r_2 <X> T_7_14.lc_trk_g0_2
 (30 1)  (372 225)  (372 225)  routing T_7_14.lc_trk_g0_3 <X> T_7_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (374 225)  (374 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (38 1)  (380 225)  (380 225)  LC_0 Logic Functioning bit
 (39 1)  (381 225)  (381 225)  LC_0 Logic Functioning bit
 (43 1)  (385 225)  (385 225)  LC_0 Logic Functioning bit
 (46 1)  (388 225)  (388 225)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (342 226)  (342 226)  routing T_7_14.glb_netwk_6 <X> T_7_14.wire_logic_cluster/lc_7/clk
 (1 2)  (343 226)  (343 226)  routing T_7_14.glb_netwk_6 <X> T_7_14.wire_logic_cluster/lc_7/clk
 (2 2)  (344 226)  (344 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (29 2)  (371 226)  (371 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (374 226)  (374 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (376 226)  (376 226)  routing T_7_14.lc_trk_g1_3 <X> T_7_14.wire_logic_cluster/lc_1/in_3
 (40 2)  (382 226)  (382 226)  LC_1 Logic Functioning bit
 (42 2)  (384 226)  (384 226)  LC_1 Logic Functioning bit
 (45 2)  (387 226)  (387 226)  LC_1 Logic Functioning bit
 (52 2)  (394 226)  (394 226)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (28 3)  (370 227)  (370 227)  routing T_7_14.lc_trk_g2_1 <X> T_7_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 227)  (371 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (373 227)  (373 227)  routing T_7_14.lc_trk_g1_3 <X> T_7_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (378 227)  (378 227)  LC_1 Logic Functioning bit
 (38 3)  (380 227)  (380 227)  LC_1 Logic Functioning bit
 (41 3)  (383 227)  (383 227)  LC_1 Logic Functioning bit
 (43 3)  (385 227)  (385 227)  LC_1 Logic Functioning bit
 (47 3)  (389 227)  (389 227)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (53 3)  (395 227)  (395 227)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (1 4)  (343 228)  (343 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (22 4)  (364 228)  (364 228)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (366 228)  (366 228)  routing T_7_14.top_op_3 <X> T_7_14.lc_trk_g1_3
 (1 5)  (343 229)  (343 229)  routing T_7_14.lc_trk_g0_2 <X> T_7_14.wire_logic_cluster/lc_7/cen
 (21 5)  (363 229)  (363 229)  routing T_7_14.top_op_3 <X> T_7_14.lc_trk_g1_3
 (17 8)  (359 232)  (359 232)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (360 232)  (360 232)  routing T_7_14.wire_logic_cluster/lc_1/out <X> T_7_14.lc_trk_g2_1
 (11 12)  (353 236)  (353 236)  routing T_7_14.sp4_v_t_38 <X> T_7_14.sp4_v_b_11
 (13 12)  (355 236)  (355 236)  routing T_7_14.sp4_v_t_38 <X> T_7_14.sp4_v_b_11


LogicTile_9_14

 (14 0)  (452 224)  (452 224)  routing T_9_14.sp4_v_b_8 <X> T_9_14.lc_trk_g0_0
 (22 0)  (460 224)  (460 224)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (461 224)  (461 224)  routing T_9_14.sp12_h_r_11 <X> T_9_14.lc_trk_g0_3
 (25 0)  (463 224)  (463 224)  routing T_9_14.sp12_h_r_2 <X> T_9_14.lc_trk_g0_2
 (14 1)  (452 225)  (452 225)  routing T_9_14.sp4_v_b_8 <X> T_9_14.lc_trk_g0_0
 (16 1)  (454 225)  (454 225)  routing T_9_14.sp4_v_b_8 <X> T_9_14.lc_trk_g0_0
 (17 1)  (455 225)  (455 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (22 1)  (460 225)  (460 225)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (462 225)  (462 225)  routing T_9_14.sp12_h_r_2 <X> T_9_14.lc_trk_g0_2
 (25 1)  (463 225)  (463 225)  routing T_9_14.sp12_h_r_2 <X> T_9_14.lc_trk_g0_2
 (2 2)  (440 226)  (440 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (21 2)  (459 226)  (459 226)  routing T_9_14.sp4_h_l_10 <X> T_9_14.lc_trk_g0_7
 (22 2)  (460 226)  (460 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (461 226)  (461 226)  routing T_9_14.sp4_h_l_10 <X> T_9_14.lc_trk_g0_7
 (24 2)  (462 226)  (462 226)  routing T_9_14.sp4_h_l_10 <X> T_9_14.lc_trk_g0_7
 (25 2)  (463 226)  (463 226)  routing T_9_14.wire_logic_cluster/lc_6/out <X> T_9_14.lc_trk_g0_6
 (0 3)  (438 227)  (438 227)  routing T_9_14.lc_trk_g1_1 <X> T_9_14.wire_logic_cluster/lc_7/clk
 (2 3)  (440 227)  (440 227)  routing T_9_14.lc_trk_g1_1 <X> T_9_14.wire_logic_cluster/lc_7/clk
 (21 3)  (459 227)  (459 227)  routing T_9_14.sp4_h_l_10 <X> T_9_14.lc_trk_g0_7
 (22 3)  (460 227)  (460 227)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (15 4)  (453 228)  (453 228)  routing T_9_14.sp4_v_b_17 <X> T_9_14.lc_trk_g1_1
 (16 4)  (454 228)  (454 228)  routing T_9_14.sp4_v_b_17 <X> T_9_14.lc_trk_g1_1
 (17 4)  (455 228)  (455 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (22 4)  (460 228)  (460 228)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (462 228)  (462 228)  routing T_9_14.bot_op_3 <X> T_9_14.lc_trk_g1_3
 (26 4)  (464 228)  (464 228)  routing T_9_14.lc_trk_g2_6 <X> T_9_14.wire_logic_cluster/lc_2/in_0
 (28 4)  (466 228)  (466 228)  routing T_9_14.lc_trk_g2_3 <X> T_9_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 228)  (467 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (469 228)  (469 228)  routing T_9_14.lc_trk_g1_4 <X> T_9_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 228)  (470 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 228)  (472 228)  routing T_9_14.lc_trk_g1_4 <X> T_9_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 228)  (474 228)  LC_2 Logic Functioning bit
 (37 4)  (475 228)  (475 228)  LC_2 Logic Functioning bit
 (38 4)  (476 228)  (476 228)  LC_2 Logic Functioning bit
 (39 4)  (477 228)  (477 228)  LC_2 Logic Functioning bit
 (41 4)  (479 228)  (479 228)  LC_2 Logic Functioning bit
 (42 4)  (480 228)  (480 228)  LC_2 Logic Functioning bit
 (43 4)  (481 228)  (481 228)  LC_2 Logic Functioning bit
 (26 5)  (464 229)  (464 229)  routing T_9_14.lc_trk_g2_6 <X> T_9_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 229)  (466 229)  routing T_9_14.lc_trk_g2_6 <X> T_9_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 229)  (467 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 229)  (468 229)  routing T_9_14.lc_trk_g2_3 <X> T_9_14.wire_logic_cluster/lc_2/in_1
 (32 5)  (470 229)  (470 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (474 229)  (474 229)  LC_2 Logic Functioning bit
 (37 5)  (475 229)  (475 229)  LC_2 Logic Functioning bit
 (38 5)  (476 229)  (476 229)  LC_2 Logic Functioning bit
 (39 5)  (477 229)  (477 229)  LC_2 Logic Functioning bit
 (40 5)  (478 229)  (478 229)  LC_2 Logic Functioning bit
 (41 5)  (479 229)  (479 229)  LC_2 Logic Functioning bit
 (42 5)  (480 229)  (480 229)  LC_2 Logic Functioning bit
 (43 5)  (481 229)  (481 229)  LC_2 Logic Functioning bit
 (14 6)  (452 230)  (452 230)  routing T_9_14.sp4_v_t_1 <X> T_9_14.lc_trk_g1_4
 (22 6)  (460 230)  (460 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (461 230)  (461 230)  routing T_9_14.sp4_h_r_7 <X> T_9_14.lc_trk_g1_7
 (24 6)  (462 230)  (462 230)  routing T_9_14.sp4_h_r_7 <X> T_9_14.lc_trk_g1_7
 (27 6)  (465 230)  (465 230)  routing T_9_14.lc_trk_g1_3 <X> T_9_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 230)  (467 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 230)  (470 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (474 230)  (474 230)  LC_3 Logic Functioning bit
 (37 6)  (475 230)  (475 230)  LC_3 Logic Functioning bit
 (38 6)  (476 230)  (476 230)  LC_3 Logic Functioning bit
 (39 6)  (477 230)  (477 230)  LC_3 Logic Functioning bit
 (41 6)  (479 230)  (479 230)  LC_3 Logic Functioning bit
 (42 6)  (480 230)  (480 230)  LC_3 Logic Functioning bit
 (43 6)  (481 230)  (481 230)  LC_3 Logic Functioning bit
 (47 6)  (485 230)  (485 230)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (488 230)  (488 230)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (452 231)  (452 231)  routing T_9_14.sp4_v_t_1 <X> T_9_14.lc_trk_g1_4
 (16 7)  (454 231)  (454 231)  routing T_9_14.sp4_v_t_1 <X> T_9_14.lc_trk_g1_4
 (17 7)  (455 231)  (455 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (21 7)  (459 231)  (459 231)  routing T_9_14.sp4_h_r_7 <X> T_9_14.lc_trk_g1_7
 (30 7)  (468 231)  (468 231)  routing T_9_14.lc_trk_g1_3 <X> T_9_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (469 231)  (469 231)  routing T_9_14.lc_trk_g0_2 <X> T_9_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (474 231)  (474 231)  LC_3 Logic Functioning bit
 (37 7)  (475 231)  (475 231)  LC_3 Logic Functioning bit
 (38 7)  (476 231)  (476 231)  LC_3 Logic Functioning bit
 (39 7)  (477 231)  (477 231)  LC_3 Logic Functioning bit
 (41 7)  (479 231)  (479 231)  LC_3 Logic Functioning bit
 (42 7)  (480 231)  (480 231)  LC_3 Logic Functioning bit
 (43 7)  (481 231)  (481 231)  LC_3 Logic Functioning bit
 (12 8)  (450 232)  (450 232)  routing T_9_14.sp4_v_t_45 <X> T_9_14.sp4_h_r_8
 (15 8)  (453 232)  (453 232)  routing T_9_14.rgt_op_1 <X> T_9_14.lc_trk_g2_1
 (17 8)  (455 232)  (455 232)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (456 232)  (456 232)  routing T_9_14.rgt_op_1 <X> T_9_14.lc_trk_g2_1
 (22 8)  (460 232)  (460 232)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (461 232)  (461 232)  routing T_9_14.sp12_v_b_11 <X> T_9_14.lc_trk_g2_3
 (28 8)  (466 232)  (466 232)  routing T_9_14.lc_trk_g2_1 <X> T_9_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 232)  (467 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (469 232)  (469 232)  routing T_9_14.lc_trk_g0_7 <X> T_9_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 232)  (470 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (37 8)  (475 232)  (475 232)  LC_4 Logic Functioning bit
 (39 8)  (477 232)  (477 232)  LC_4 Logic Functioning bit
 (41 8)  (479 232)  (479 232)  LC_4 Logic Functioning bit
 (42 8)  (480 232)  (480 232)  LC_4 Logic Functioning bit
 (43 8)  (481 232)  (481 232)  LC_4 Logic Functioning bit
 (50 8)  (488 232)  (488 232)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (442 233)  (442 233)  routing T_9_14.sp4_h_l_47 <X> T_9_14.sp4_h_r_6
 (6 9)  (444 233)  (444 233)  routing T_9_14.sp4_h_l_47 <X> T_9_14.sp4_h_r_6
 (31 9)  (469 233)  (469 233)  routing T_9_14.lc_trk_g0_7 <X> T_9_14.wire_logic_cluster/lc_4/in_3
 (37 9)  (475 233)  (475 233)  LC_4 Logic Functioning bit
 (39 9)  (477 233)  (477 233)  LC_4 Logic Functioning bit
 (41 9)  (479 233)  (479 233)  LC_4 Logic Functioning bit
 (42 9)  (480 233)  (480 233)  LC_4 Logic Functioning bit
 (43 9)  (481 233)  (481 233)  LC_4 Logic Functioning bit
 (21 10)  (459 234)  (459 234)  routing T_9_14.sp4_h_l_34 <X> T_9_14.lc_trk_g2_7
 (22 10)  (460 234)  (460 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (461 234)  (461 234)  routing T_9_14.sp4_h_l_34 <X> T_9_14.lc_trk_g2_7
 (24 10)  (462 234)  (462 234)  routing T_9_14.sp4_h_l_34 <X> T_9_14.lc_trk_g2_7
 (21 11)  (459 235)  (459 235)  routing T_9_14.sp4_h_l_34 <X> T_9_14.lc_trk_g2_7
 (22 11)  (460 235)  (460 235)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (461 235)  (461 235)  routing T_9_14.sp12_v_b_14 <X> T_9_14.lc_trk_g2_6
 (26 12)  (464 236)  (464 236)  routing T_9_14.lc_trk_g1_7 <X> T_9_14.wire_logic_cluster/lc_6/in_0
 (28 12)  (466 236)  (466 236)  routing T_9_14.lc_trk_g2_7 <X> T_9_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 236)  (467 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 236)  (468 236)  routing T_9_14.lc_trk_g2_7 <X> T_9_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 236)  (470 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (473 236)  (473 236)  routing T_9_14.lc_trk_g0_6 <X> T_9_14.input_2_6
 (37 12)  (475 236)  (475 236)  LC_6 Logic Functioning bit
 (42 12)  (480 236)  (480 236)  LC_6 Logic Functioning bit
 (45 12)  (483 236)  (483 236)  LC_6 Logic Functioning bit
 (26 13)  (464 237)  (464 237)  routing T_9_14.lc_trk_g1_7 <X> T_9_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 237)  (465 237)  routing T_9_14.lc_trk_g1_7 <X> T_9_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 237)  (467 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 237)  (468 237)  routing T_9_14.lc_trk_g2_7 <X> T_9_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (469 237)  (469 237)  routing T_9_14.lc_trk_g0_3 <X> T_9_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (470 237)  (470 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (473 237)  (473 237)  routing T_9_14.lc_trk_g0_6 <X> T_9_14.input_2_6
 (36 13)  (474 237)  (474 237)  LC_6 Logic Functioning bit
 (37 13)  (475 237)  (475 237)  LC_6 Logic Functioning bit
 (39 13)  (477 237)  (477 237)  LC_6 Logic Functioning bit
 (43 13)  (481 237)  (481 237)  LC_6 Logic Functioning bit
 (53 13)  (491 237)  (491 237)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45


LogicTile_10_14

 (12 0)  (504 224)  (504 224)  routing T_10_14.sp4_v_b_8 <X> T_10_14.sp4_h_r_2
 (17 0)  (509 224)  (509 224)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (510 224)  (510 224)  routing T_10_14.bnr_op_1 <X> T_10_14.lc_trk_g0_1
 (21 0)  (513 224)  (513 224)  routing T_10_14.wire_logic_cluster/lc_3/out <X> T_10_14.lc_trk_g0_3
 (22 0)  (514 224)  (514 224)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (521 224)  (521 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 224)  (522 224)  routing T_10_14.lc_trk_g0_7 <X> T_10_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (524 224)  (524 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (527 224)  (527 224)  routing T_10_14.lc_trk_g1_5 <X> T_10_14.input_2_0
 (36 0)  (528 224)  (528 224)  LC_0 Logic Functioning bit
 (37 0)  (529 224)  (529 224)  LC_0 Logic Functioning bit
 (38 0)  (530 224)  (530 224)  LC_0 Logic Functioning bit
 (39 0)  (531 224)  (531 224)  LC_0 Logic Functioning bit
 (42 0)  (534 224)  (534 224)  LC_0 Logic Functioning bit
 (11 1)  (503 225)  (503 225)  routing T_10_14.sp4_v_b_8 <X> T_10_14.sp4_h_r_2
 (13 1)  (505 225)  (505 225)  routing T_10_14.sp4_v_b_8 <X> T_10_14.sp4_h_r_2
 (15 1)  (507 225)  (507 225)  routing T_10_14.sp4_v_t_5 <X> T_10_14.lc_trk_g0_0
 (16 1)  (508 225)  (508 225)  routing T_10_14.sp4_v_t_5 <X> T_10_14.lc_trk_g0_0
 (17 1)  (509 225)  (509 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (18 1)  (510 225)  (510 225)  routing T_10_14.bnr_op_1 <X> T_10_14.lc_trk_g0_1
 (26 1)  (518 225)  (518 225)  routing T_10_14.lc_trk_g2_2 <X> T_10_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 225)  (520 225)  routing T_10_14.lc_trk_g2_2 <X> T_10_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 225)  (521 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 225)  (522 225)  routing T_10_14.lc_trk_g0_7 <X> T_10_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (523 225)  (523 225)  routing T_10_14.lc_trk_g0_3 <X> T_10_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 225)  (524 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (526 225)  (526 225)  routing T_10_14.lc_trk_g1_5 <X> T_10_14.input_2_0
 (36 1)  (528 225)  (528 225)  LC_0 Logic Functioning bit
 (38 1)  (530 225)  (530 225)  LC_0 Logic Functioning bit
 (42 1)  (534 225)  (534 225)  LC_0 Logic Functioning bit
 (0 2)  (492 226)  (492 226)  routing T_10_14.lc_trk_g2_0 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (2 2)  (494 226)  (494 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (14 2)  (506 226)  (506 226)  routing T_10_14.lft_op_4 <X> T_10_14.lc_trk_g0_4
 (22 2)  (514 226)  (514 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (515 226)  (515 226)  routing T_10_14.sp4_h_r_7 <X> T_10_14.lc_trk_g0_7
 (24 2)  (516 226)  (516 226)  routing T_10_14.sp4_h_r_7 <X> T_10_14.lc_trk_g0_7
 (25 2)  (517 226)  (517 226)  routing T_10_14.sp4_v_t_3 <X> T_10_14.lc_trk_g0_6
 (26 2)  (518 226)  (518 226)  routing T_10_14.lc_trk_g0_7 <X> T_10_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (519 226)  (519 226)  routing T_10_14.lc_trk_g1_1 <X> T_10_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 226)  (521 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 226)  (523 226)  routing T_10_14.lc_trk_g0_4 <X> T_10_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 226)  (524 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (529 226)  (529 226)  LC_1 Logic Functioning bit
 (42 2)  (534 226)  (534 226)  LC_1 Logic Functioning bit
 (45 2)  (537 226)  (537 226)  LC_1 Logic Functioning bit
 (47 2)  (539 226)  (539 226)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (48 2)  (540 226)  (540 226)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (50 2)  (542 226)  (542 226)  Cascade bit: LH_LC01_inmux02_5

 (2 3)  (494 227)  (494 227)  routing T_10_14.lc_trk_g2_0 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (15 3)  (507 227)  (507 227)  routing T_10_14.lft_op_4 <X> T_10_14.lc_trk_g0_4
 (17 3)  (509 227)  (509 227)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (21 3)  (513 227)  (513 227)  routing T_10_14.sp4_h_r_7 <X> T_10_14.lc_trk_g0_7
 (22 3)  (514 227)  (514 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (515 227)  (515 227)  routing T_10_14.sp4_v_t_3 <X> T_10_14.lc_trk_g0_6
 (25 3)  (517 227)  (517 227)  routing T_10_14.sp4_v_t_3 <X> T_10_14.lc_trk_g0_6
 (26 3)  (518 227)  (518 227)  routing T_10_14.lc_trk_g0_7 <X> T_10_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 227)  (521 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (36 3)  (528 227)  (528 227)  LC_1 Logic Functioning bit
 (37 3)  (529 227)  (529 227)  LC_1 Logic Functioning bit
 (38 3)  (530 227)  (530 227)  LC_1 Logic Functioning bit
 (42 3)  (534 227)  (534 227)  LC_1 Logic Functioning bit
 (48 3)  (540 227)  (540 227)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (543 227)  (543 227)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (493 228)  (493 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (17 4)  (509 228)  (509 228)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (510 228)  (510 228)  routing T_10_14.bnr_op_1 <X> T_10_14.lc_trk_g1_1
 (22 4)  (514 228)  (514 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (26 4)  (518 228)  (518 228)  routing T_10_14.lc_trk_g0_6 <X> T_10_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (519 228)  (519 228)  routing T_10_14.lc_trk_g1_4 <X> T_10_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 228)  (521 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 228)  (522 228)  routing T_10_14.lc_trk_g1_4 <X> T_10_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (524 228)  (524 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 228)  (526 228)  routing T_10_14.lc_trk_g1_2 <X> T_10_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 228)  (528 228)  LC_2 Logic Functioning bit
 (37 4)  (529 228)  (529 228)  LC_2 Logic Functioning bit
 (38 4)  (530 228)  (530 228)  LC_2 Logic Functioning bit
 (39 4)  (531 228)  (531 228)  LC_2 Logic Functioning bit
 (40 4)  (532 228)  (532 228)  LC_2 Logic Functioning bit
 (41 4)  (533 228)  (533 228)  LC_2 Logic Functioning bit
 (42 4)  (534 228)  (534 228)  LC_2 Logic Functioning bit
 (43 4)  (535 228)  (535 228)  LC_2 Logic Functioning bit
 (46 4)  (538 228)  (538 228)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (0 5)  (492 229)  (492 229)  routing T_10_14.lc_trk_g1_3 <X> T_10_14.wire_logic_cluster/lc_7/cen
 (1 5)  (493 229)  (493 229)  routing T_10_14.lc_trk_g1_3 <X> T_10_14.wire_logic_cluster/lc_7/cen
 (11 5)  (503 229)  (503 229)  routing T_10_14.sp4_h_l_40 <X> T_10_14.sp4_h_r_5
 (18 5)  (510 229)  (510 229)  routing T_10_14.bnr_op_1 <X> T_10_14.lc_trk_g1_1
 (22 5)  (514 229)  (514 229)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (516 229)  (516 229)  routing T_10_14.bot_op_2 <X> T_10_14.lc_trk_g1_2
 (26 5)  (518 229)  (518 229)  routing T_10_14.lc_trk_g0_6 <X> T_10_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 229)  (521 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 229)  (523 229)  routing T_10_14.lc_trk_g1_2 <X> T_10_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 229)  (524 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (528 229)  (528 229)  LC_2 Logic Functioning bit
 (37 5)  (529 229)  (529 229)  LC_2 Logic Functioning bit
 (38 5)  (530 229)  (530 229)  LC_2 Logic Functioning bit
 (39 5)  (531 229)  (531 229)  LC_2 Logic Functioning bit
 (40 5)  (532 229)  (532 229)  LC_2 Logic Functioning bit
 (41 5)  (533 229)  (533 229)  LC_2 Logic Functioning bit
 (43 5)  (535 229)  (535 229)  LC_2 Logic Functioning bit
 (14 6)  (506 230)  (506 230)  routing T_10_14.sp4_v_t_1 <X> T_10_14.lc_trk_g1_4
 (15 6)  (507 230)  (507 230)  routing T_10_14.sp4_v_b_21 <X> T_10_14.lc_trk_g1_5
 (16 6)  (508 230)  (508 230)  routing T_10_14.sp4_v_b_21 <X> T_10_14.lc_trk_g1_5
 (17 6)  (509 230)  (509 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (513 230)  (513 230)  routing T_10_14.sp4_v_b_7 <X> T_10_14.lc_trk_g1_7
 (22 6)  (514 230)  (514 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (515 230)  (515 230)  routing T_10_14.sp4_v_b_7 <X> T_10_14.lc_trk_g1_7
 (26 6)  (518 230)  (518 230)  routing T_10_14.lc_trk_g0_7 <X> T_10_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (519 230)  (519 230)  routing T_10_14.lc_trk_g3_1 <X> T_10_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 230)  (520 230)  routing T_10_14.lc_trk_g3_1 <X> T_10_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 230)  (521 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 230)  (524 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 230)  (525 230)  routing T_10_14.lc_trk_g2_2 <X> T_10_14.wire_logic_cluster/lc_3/in_3
 (41 6)  (533 230)  (533 230)  LC_3 Logic Functioning bit
 (50 6)  (542 230)  (542 230)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (506 231)  (506 231)  routing T_10_14.sp4_v_t_1 <X> T_10_14.lc_trk_g1_4
 (16 7)  (508 231)  (508 231)  routing T_10_14.sp4_v_t_1 <X> T_10_14.lc_trk_g1_4
 (17 7)  (509 231)  (509 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (26 7)  (518 231)  (518 231)  routing T_10_14.lc_trk_g0_7 <X> T_10_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 231)  (521 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 231)  (523 231)  routing T_10_14.lc_trk_g2_2 <X> T_10_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (528 231)  (528 231)  LC_3 Logic Functioning bit
 (37 7)  (529 231)  (529 231)  LC_3 Logic Functioning bit
 (38 7)  (530 231)  (530 231)  LC_3 Logic Functioning bit
 (39 7)  (531 231)  (531 231)  LC_3 Logic Functioning bit
 (41 7)  (533 231)  (533 231)  LC_3 Logic Functioning bit
 (43 7)  (535 231)  (535 231)  LC_3 Logic Functioning bit
 (5 8)  (497 232)  (497 232)  routing T_10_14.sp4_v_b_0 <X> T_10_14.sp4_h_r_6
 (21 8)  (513 232)  (513 232)  routing T_10_14.sp4_v_t_14 <X> T_10_14.lc_trk_g2_3
 (22 8)  (514 232)  (514 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (515 232)  (515 232)  routing T_10_14.sp4_v_t_14 <X> T_10_14.lc_trk_g2_3
 (25 8)  (517 232)  (517 232)  routing T_10_14.sp4_h_r_34 <X> T_10_14.lc_trk_g2_2
 (26 8)  (518 232)  (518 232)  routing T_10_14.lc_trk_g0_6 <X> T_10_14.wire_logic_cluster/lc_4/in_0
 (29 8)  (521 232)  (521 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (524 232)  (524 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 232)  (525 232)  routing T_10_14.lc_trk_g2_3 <X> T_10_14.wire_logic_cluster/lc_4/in_3
 (39 8)  (531 232)  (531 232)  LC_4 Logic Functioning bit
 (4 9)  (496 233)  (496 233)  routing T_10_14.sp4_v_b_0 <X> T_10_14.sp4_h_r_6
 (6 9)  (498 233)  (498 233)  routing T_10_14.sp4_v_b_0 <X> T_10_14.sp4_h_r_6
 (14 9)  (506 233)  (506 233)  routing T_10_14.sp4_r_v_b_32 <X> T_10_14.lc_trk_g2_0
 (17 9)  (509 233)  (509 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (514 233)  (514 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (515 233)  (515 233)  routing T_10_14.sp4_h_r_34 <X> T_10_14.lc_trk_g2_2
 (24 9)  (516 233)  (516 233)  routing T_10_14.sp4_h_r_34 <X> T_10_14.lc_trk_g2_2
 (26 9)  (518 233)  (518 233)  routing T_10_14.lc_trk_g0_6 <X> T_10_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 233)  (521 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 233)  (523 233)  routing T_10_14.lc_trk_g2_3 <X> T_10_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (524 233)  (524 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (4 10)  (496 234)  (496 234)  routing T_10_14.sp4_h_r_0 <X> T_10_14.sp4_v_t_43
 (6 10)  (498 234)  (498 234)  routing T_10_14.sp4_h_r_0 <X> T_10_14.sp4_v_t_43
 (27 10)  (519 234)  (519 234)  routing T_10_14.lc_trk_g3_1 <X> T_10_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 234)  (520 234)  routing T_10_14.lc_trk_g3_1 <X> T_10_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 234)  (521 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (524 234)  (524 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 234)  (525 234)  routing T_10_14.lc_trk_g2_2 <X> T_10_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 234)  (528 234)  LC_5 Logic Functioning bit
 (37 10)  (529 234)  (529 234)  LC_5 Logic Functioning bit
 (39 10)  (531 234)  (531 234)  LC_5 Logic Functioning bit
 (41 10)  (533 234)  (533 234)  LC_5 Logic Functioning bit
 (43 10)  (535 234)  (535 234)  LC_5 Logic Functioning bit
 (50 10)  (542 234)  (542 234)  Cascade bit: LH_LC05_inmux02_5

 (5 11)  (497 235)  (497 235)  routing T_10_14.sp4_h_r_0 <X> T_10_14.sp4_v_t_43
 (27 11)  (519 235)  (519 235)  routing T_10_14.lc_trk_g3_0 <X> T_10_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 235)  (520 235)  routing T_10_14.lc_trk_g3_0 <X> T_10_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 235)  (521 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (523 235)  (523 235)  routing T_10_14.lc_trk_g2_2 <X> T_10_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (528 235)  (528 235)  LC_5 Logic Functioning bit
 (40 11)  (532 235)  (532 235)  LC_5 Logic Functioning bit
 (42 11)  (534 235)  (534 235)  LC_5 Logic Functioning bit
 (14 12)  (506 236)  (506 236)  routing T_10_14.sp4_v_t_21 <X> T_10_14.lc_trk_g3_0
 (17 12)  (509 236)  (509 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 236)  (510 236)  routing T_10_14.wire_logic_cluster/lc_1/out <X> T_10_14.lc_trk_g3_1
 (26 12)  (518 236)  (518 236)  routing T_10_14.lc_trk_g1_7 <X> T_10_14.wire_logic_cluster/lc_6/in_0
 (29 12)  (521 236)  (521 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 236)  (523 236)  routing T_10_14.lc_trk_g0_7 <X> T_10_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 236)  (524 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (528 236)  (528 236)  LC_6 Logic Functioning bit
 (37 12)  (529 236)  (529 236)  LC_6 Logic Functioning bit
 (38 12)  (530 236)  (530 236)  LC_6 Logic Functioning bit
 (39 12)  (531 236)  (531 236)  LC_6 Logic Functioning bit
 (42 12)  (534 236)  (534 236)  LC_6 Logic Functioning bit
 (43 12)  (535 236)  (535 236)  LC_6 Logic Functioning bit
 (50 12)  (542 236)  (542 236)  Cascade bit: LH_LC06_inmux02_5

 (11 13)  (503 237)  (503 237)  routing T_10_14.sp4_h_l_46 <X> T_10_14.sp4_h_r_11
 (14 13)  (506 237)  (506 237)  routing T_10_14.sp4_v_t_21 <X> T_10_14.lc_trk_g3_0
 (16 13)  (508 237)  (508 237)  routing T_10_14.sp4_v_t_21 <X> T_10_14.lc_trk_g3_0
 (17 13)  (509 237)  (509 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (26 13)  (518 237)  (518 237)  routing T_10_14.lc_trk_g1_7 <X> T_10_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 237)  (519 237)  routing T_10_14.lc_trk_g1_7 <X> T_10_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 237)  (521 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 237)  (523 237)  routing T_10_14.lc_trk_g0_7 <X> T_10_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (528 237)  (528 237)  LC_6 Logic Functioning bit
 (37 13)  (529 237)  (529 237)  LC_6 Logic Functioning bit
 (38 13)  (530 237)  (530 237)  LC_6 Logic Functioning bit
 (39 13)  (531 237)  (531 237)  LC_6 Logic Functioning bit
 (41 13)  (533 237)  (533 237)  LC_6 Logic Functioning bit
 (42 13)  (534 237)  (534 237)  LC_6 Logic Functioning bit
 (43 13)  (535 237)  (535 237)  LC_6 Logic Functioning bit
 (47 13)  (539 237)  (539 237)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (9 14)  (501 238)  (501 238)  routing T_10_14.sp4_h_r_7 <X> T_10_14.sp4_h_l_47
 (10 14)  (502 238)  (502 238)  routing T_10_14.sp4_h_r_7 <X> T_10_14.sp4_h_l_47
 (12 14)  (504 238)  (504 238)  routing T_10_14.sp4_v_t_40 <X> T_10_14.sp4_h_l_46
 (11 15)  (503 239)  (503 239)  routing T_10_14.sp4_v_t_40 <X> T_10_14.sp4_h_l_46
 (13 15)  (505 239)  (505 239)  routing T_10_14.sp4_v_t_40 <X> T_10_14.sp4_h_l_46


LogicTile_11_14

 (22 0)  (568 224)  (568 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (572 224)  (572 224)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_0/in_0
 (28 0)  (574 224)  (574 224)  routing T_11_14.lc_trk_g2_3 <X> T_11_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 224)  (575 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 224)  (578 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 224)  (580 224)  routing T_11_14.lc_trk_g1_0 <X> T_11_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 224)  (581 224)  routing T_11_14.lc_trk_g3_5 <X> T_11_14.input_2_0
 (36 0)  (582 224)  (582 224)  LC_0 Logic Functioning bit
 (37 0)  (583 224)  (583 224)  LC_0 Logic Functioning bit
 (39 0)  (585 224)  (585 224)  LC_0 Logic Functioning bit
 (43 0)  (589 224)  (589 224)  LC_0 Logic Functioning bit
 (45 0)  (591 224)  (591 224)  LC_0 Logic Functioning bit
 (17 1)  (563 225)  (563 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (21 1)  (567 225)  (567 225)  routing T_11_14.sp4_r_v_b_32 <X> T_11_14.lc_trk_g0_3
 (26 1)  (572 225)  (572 225)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 225)  (574 225)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 225)  (575 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 225)  (576 225)  routing T_11_14.lc_trk_g2_3 <X> T_11_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (578 225)  (578 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (579 225)  (579 225)  routing T_11_14.lc_trk_g3_5 <X> T_11_14.input_2_0
 (34 1)  (580 225)  (580 225)  routing T_11_14.lc_trk_g3_5 <X> T_11_14.input_2_0
 (36 1)  (582 225)  (582 225)  LC_0 Logic Functioning bit
 (38 1)  (584 225)  (584 225)  LC_0 Logic Functioning bit
 (2 2)  (548 226)  (548 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (15 2)  (561 226)  (561 226)  routing T_11_14.sp4_h_r_5 <X> T_11_14.lc_trk_g0_5
 (16 2)  (562 226)  (562 226)  routing T_11_14.sp4_h_r_5 <X> T_11_14.lc_trk_g0_5
 (17 2)  (563 226)  (563 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (25 2)  (571 226)  (571 226)  routing T_11_14.sp4_h_l_11 <X> T_11_14.lc_trk_g0_6
 (28 2)  (574 226)  (574 226)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 226)  (575 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 226)  (576 226)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 226)  (578 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 226)  (579 226)  routing T_11_14.lc_trk_g3_1 <X> T_11_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 226)  (580 226)  routing T_11_14.lc_trk_g3_1 <X> T_11_14.wire_logic_cluster/lc_1/in_3
 (35 2)  (581 226)  (581 226)  routing T_11_14.lc_trk_g0_5 <X> T_11_14.input_2_1
 (36 2)  (582 226)  (582 226)  LC_1 Logic Functioning bit
 (37 2)  (583 226)  (583 226)  LC_1 Logic Functioning bit
 (39 2)  (585 226)  (585 226)  LC_1 Logic Functioning bit
 (43 2)  (589 226)  (589 226)  LC_1 Logic Functioning bit
 (45 2)  (591 226)  (591 226)  LC_1 Logic Functioning bit
 (0 3)  (546 227)  (546 227)  routing T_11_14.lc_trk_g1_1 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (2 3)  (548 227)  (548 227)  routing T_11_14.lc_trk_g1_1 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (14 3)  (560 227)  (560 227)  routing T_11_14.sp4_r_v_b_28 <X> T_11_14.lc_trk_g0_4
 (17 3)  (563 227)  (563 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (18 3)  (564 227)  (564 227)  routing T_11_14.sp4_h_r_5 <X> T_11_14.lc_trk_g0_5
 (22 3)  (568 227)  (568 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (569 227)  (569 227)  routing T_11_14.sp4_h_l_11 <X> T_11_14.lc_trk_g0_6
 (24 3)  (570 227)  (570 227)  routing T_11_14.sp4_h_l_11 <X> T_11_14.lc_trk_g0_6
 (25 3)  (571 227)  (571 227)  routing T_11_14.sp4_h_l_11 <X> T_11_14.lc_trk_g0_6
 (26 3)  (572 227)  (572 227)  routing T_11_14.lc_trk_g2_3 <X> T_11_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 227)  (574 227)  routing T_11_14.lc_trk_g2_3 <X> T_11_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 227)  (575 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 227)  (576 227)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_1/in_1
 (32 3)  (578 227)  (578 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (37 3)  (583 227)  (583 227)  LC_1 Logic Functioning bit
 (39 3)  (585 227)  (585 227)  LC_1 Logic Functioning bit
 (4 4)  (550 228)  (550 228)  routing T_11_14.sp4_h_l_44 <X> T_11_14.sp4_v_b_3
 (5 4)  (551 228)  (551 228)  routing T_11_14.sp4_h_l_37 <X> T_11_14.sp4_h_r_3
 (6 4)  (552 228)  (552 228)  routing T_11_14.sp4_h_l_44 <X> T_11_14.sp4_v_b_3
 (9 4)  (555 228)  (555 228)  routing T_11_14.sp4_v_t_41 <X> T_11_14.sp4_h_r_4
 (11 4)  (557 228)  (557 228)  routing T_11_14.sp4_h_r_0 <X> T_11_14.sp4_v_b_5
 (14 4)  (560 228)  (560 228)  routing T_11_14.wire_logic_cluster/lc_0/out <X> T_11_14.lc_trk_g1_0
 (16 4)  (562 228)  (562 228)  routing T_11_14.sp4_v_b_9 <X> T_11_14.lc_trk_g1_1
 (17 4)  (563 228)  (563 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (564 228)  (564 228)  routing T_11_14.sp4_v_b_9 <X> T_11_14.lc_trk_g1_1
 (21 4)  (567 228)  (567 228)  routing T_11_14.wire_logic_cluster/lc_3/out <X> T_11_14.lc_trk_g1_3
 (22 4)  (568 228)  (568 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (572 228)  (572 228)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_2/in_0
 (28 4)  (574 228)  (574 228)  routing T_11_14.lc_trk_g2_3 <X> T_11_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 228)  (575 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 228)  (577 228)  routing T_11_14.lc_trk_g3_4 <X> T_11_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 228)  (578 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 228)  (579 228)  routing T_11_14.lc_trk_g3_4 <X> T_11_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 228)  (580 228)  routing T_11_14.lc_trk_g3_4 <X> T_11_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 228)  (582 228)  LC_2 Logic Functioning bit
 (37 4)  (583 228)  (583 228)  LC_2 Logic Functioning bit
 (38 4)  (584 228)  (584 228)  LC_2 Logic Functioning bit
 (42 4)  (588 228)  (588 228)  LC_2 Logic Functioning bit
 (45 4)  (591 228)  (591 228)  LC_2 Logic Functioning bit
 (4 5)  (550 229)  (550 229)  routing T_11_14.sp4_h_l_37 <X> T_11_14.sp4_h_r_3
 (5 5)  (551 229)  (551 229)  routing T_11_14.sp4_h_l_44 <X> T_11_14.sp4_v_b_3
 (17 5)  (563 229)  (563 229)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (564 229)  (564 229)  routing T_11_14.sp4_v_b_9 <X> T_11_14.lc_trk_g1_1
 (26 5)  (572 229)  (572 229)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 229)  (574 229)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 229)  (575 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 229)  (576 229)  routing T_11_14.lc_trk_g2_3 <X> T_11_14.wire_logic_cluster/lc_2/in_1
 (32 5)  (578 229)  (578 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (579 229)  (579 229)  routing T_11_14.lc_trk_g2_2 <X> T_11_14.input_2_2
 (35 5)  (581 229)  (581 229)  routing T_11_14.lc_trk_g2_2 <X> T_11_14.input_2_2
 (36 5)  (582 229)  (582 229)  LC_2 Logic Functioning bit
 (43 5)  (589 229)  (589 229)  LC_2 Logic Functioning bit
 (17 6)  (563 230)  (563 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (564 230)  (564 230)  routing T_11_14.wire_logic_cluster/lc_5/out <X> T_11_14.lc_trk_g1_5
 (21 6)  (567 230)  (567 230)  routing T_11_14.wire_logic_cluster/lc_7/out <X> T_11_14.lc_trk_g1_7
 (22 6)  (568 230)  (568 230)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (571 230)  (571 230)  routing T_11_14.wire_logic_cluster/lc_6/out <X> T_11_14.lc_trk_g1_6
 (28 6)  (574 230)  (574 230)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 230)  (575 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 230)  (576 230)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 230)  (578 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 230)  (580 230)  routing T_11_14.lc_trk_g1_3 <X> T_11_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 230)  (582 230)  LC_3 Logic Functioning bit
 (37 6)  (583 230)  (583 230)  LC_3 Logic Functioning bit
 (39 6)  (585 230)  (585 230)  LC_3 Logic Functioning bit
 (43 6)  (589 230)  (589 230)  LC_3 Logic Functioning bit
 (45 6)  (591 230)  (591 230)  LC_3 Logic Functioning bit
 (22 7)  (568 231)  (568 231)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (572 231)  (572 231)  routing T_11_14.lc_trk_g2_3 <X> T_11_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 231)  (574 231)  routing T_11_14.lc_trk_g2_3 <X> T_11_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 231)  (575 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 231)  (576 231)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 231)  (577 231)  routing T_11_14.lc_trk_g1_3 <X> T_11_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 231)  (578 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (579 231)  (579 231)  routing T_11_14.lc_trk_g3_0 <X> T_11_14.input_2_3
 (34 7)  (580 231)  (580 231)  routing T_11_14.lc_trk_g3_0 <X> T_11_14.input_2_3
 (37 7)  (583 231)  (583 231)  LC_3 Logic Functioning bit
 (39 7)  (585 231)  (585 231)  LC_3 Logic Functioning bit
 (6 8)  (552 232)  (552 232)  routing T_11_14.sp4_h_r_1 <X> T_11_14.sp4_v_b_6
 (14 8)  (560 232)  (560 232)  routing T_11_14.sp4_h_l_21 <X> T_11_14.lc_trk_g2_0
 (21 8)  (567 232)  (567 232)  routing T_11_14.sp4_v_t_22 <X> T_11_14.lc_trk_g2_3
 (22 8)  (568 232)  (568 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (569 232)  (569 232)  routing T_11_14.sp4_v_t_22 <X> T_11_14.lc_trk_g2_3
 (25 8)  (571 232)  (571 232)  routing T_11_14.wire_logic_cluster/lc_2/out <X> T_11_14.lc_trk_g2_2
 (26 8)  (572 232)  (572 232)  routing T_11_14.lc_trk_g2_4 <X> T_11_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 232)  (573 232)  routing T_11_14.lc_trk_g1_6 <X> T_11_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 232)  (575 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 232)  (576 232)  routing T_11_14.lc_trk_g1_6 <X> T_11_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 232)  (578 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (43 8)  (589 232)  (589 232)  LC_4 Logic Functioning bit
 (45 8)  (591 232)  (591 232)  LC_4 Logic Functioning bit
 (46 8)  (592 232)  (592 232)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (15 9)  (561 233)  (561 233)  routing T_11_14.sp4_h_l_21 <X> T_11_14.lc_trk_g2_0
 (16 9)  (562 233)  (562 233)  routing T_11_14.sp4_h_l_21 <X> T_11_14.lc_trk_g2_0
 (17 9)  (563 233)  (563 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (21 9)  (567 233)  (567 233)  routing T_11_14.sp4_v_t_22 <X> T_11_14.lc_trk_g2_3
 (22 9)  (568 233)  (568 233)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (28 9)  (574 233)  (574 233)  routing T_11_14.lc_trk_g2_4 <X> T_11_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 233)  (575 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 233)  (576 233)  routing T_11_14.lc_trk_g1_6 <X> T_11_14.wire_logic_cluster/lc_4/in_1
 (31 9)  (577 233)  (577 233)  routing T_11_14.lc_trk_g0_3 <X> T_11_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (578 233)  (578 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (579 233)  (579 233)  routing T_11_14.lc_trk_g2_0 <X> T_11_14.input_2_4
 (37 9)  (583 233)  (583 233)  LC_4 Logic Functioning bit
 (39 9)  (585 233)  (585 233)  LC_4 Logic Functioning bit
 (40 9)  (586 233)  (586 233)  LC_4 Logic Functioning bit
 (42 9)  (588 233)  (588 233)  LC_4 Logic Functioning bit
 (43 9)  (589 233)  (589 233)  LC_4 Logic Functioning bit
 (14 10)  (560 234)  (560 234)  routing T_11_14.wire_logic_cluster/lc_4/out <X> T_11_14.lc_trk_g2_4
 (22 10)  (568 234)  (568 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (28 10)  (574 234)  (574 234)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 234)  (575 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 234)  (576 234)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 234)  (577 234)  routing T_11_14.lc_trk_g1_5 <X> T_11_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 234)  (578 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 234)  (580 234)  routing T_11_14.lc_trk_g1_5 <X> T_11_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 234)  (582 234)  LC_5 Logic Functioning bit
 (37 10)  (583 234)  (583 234)  LC_5 Logic Functioning bit
 (39 10)  (585 234)  (585 234)  LC_5 Logic Functioning bit
 (43 10)  (589 234)  (589 234)  LC_5 Logic Functioning bit
 (45 10)  (591 234)  (591 234)  LC_5 Logic Functioning bit
 (17 11)  (563 235)  (563 235)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (21 11)  (567 235)  (567 235)  routing T_11_14.sp4_r_v_b_39 <X> T_11_14.lc_trk_g2_7
 (22 11)  (568 235)  (568 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (571 235)  (571 235)  routing T_11_14.sp4_r_v_b_38 <X> T_11_14.lc_trk_g2_6
 (26 11)  (572 235)  (572 235)  routing T_11_14.lc_trk_g2_3 <X> T_11_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 235)  (574 235)  routing T_11_14.lc_trk_g2_3 <X> T_11_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 235)  (575 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 235)  (576 235)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_5/in_1
 (32 11)  (578 235)  (578 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (579 235)  (579 235)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.input_2_5
 (34 11)  (580 235)  (580 235)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.input_2_5
 (35 11)  (581 235)  (581 235)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.input_2_5
 (37 11)  (583 235)  (583 235)  LC_5 Logic Functioning bit
 (39 11)  (585 235)  (585 235)  LC_5 Logic Functioning bit
 (3 12)  (549 236)  (549 236)  routing T_11_14.sp12_v_t_22 <X> T_11_14.sp12_h_r_1
 (6 12)  (552 236)  (552 236)  routing T_11_14.sp4_h_r_4 <X> T_11_14.sp4_v_b_9
 (17 12)  (563 236)  (563 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 236)  (564 236)  routing T_11_14.wire_logic_cluster/lc_1/out <X> T_11_14.lc_trk_g3_1
 (29 12)  (575 236)  (575 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 236)  (577 236)  routing T_11_14.lc_trk_g2_7 <X> T_11_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 236)  (578 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 236)  (579 236)  routing T_11_14.lc_trk_g2_7 <X> T_11_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 236)  (581 236)  routing T_11_14.lc_trk_g0_4 <X> T_11_14.input_2_6
 (36 12)  (582 236)  (582 236)  LC_6 Logic Functioning bit
 (43 12)  (589 236)  (589 236)  LC_6 Logic Functioning bit
 (51 12)  (597 236)  (597 236)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (598 236)  (598 236)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (8 13)  (554 237)  (554 237)  routing T_11_14.sp4_h_r_10 <X> T_11_14.sp4_v_b_10
 (17 13)  (563 237)  (563 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (568 237)  (568 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (29 13)  (575 237)  (575 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 237)  (576 237)  routing T_11_14.lc_trk_g0_3 <X> T_11_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 237)  (577 237)  routing T_11_14.lc_trk_g2_7 <X> T_11_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 237)  (578 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (582 237)  (582 237)  LC_6 Logic Functioning bit
 (37 13)  (583 237)  (583 237)  LC_6 Logic Functioning bit
 (48 13)  (594 237)  (594 237)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (597 237)  (597 237)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (15 14)  (561 238)  (561 238)  routing T_11_14.sp4_h_l_24 <X> T_11_14.lc_trk_g3_5
 (16 14)  (562 238)  (562 238)  routing T_11_14.sp4_h_l_24 <X> T_11_14.lc_trk_g3_5
 (17 14)  (563 238)  (563 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (564 238)  (564 238)  routing T_11_14.sp4_h_l_24 <X> T_11_14.lc_trk_g3_5
 (29 14)  (575 238)  (575 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 238)  (576 238)  routing T_11_14.lc_trk_g0_6 <X> T_11_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 238)  (577 238)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 238)  (578 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 238)  (580 238)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_7/in_3
 (38 14)  (584 238)  (584 238)  LC_7 Logic Functioning bit
 (39 14)  (585 238)  (585 238)  LC_7 Logic Functioning bit
 (45 14)  (591 238)  (591 238)  LC_7 Logic Functioning bit
 (50 14)  (596 238)  (596 238)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (560 239)  (560 239)  routing T_11_14.sp4_r_v_b_44 <X> T_11_14.lc_trk_g3_4
 (17 15)  (563 239)  (563 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (26 15)  (572 239)  (572 239)  routing T_11_14.lc_trk_g0_3 <X> T_11_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 239)  (575 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 239)  (576 239)  routing T_11_14.lc_trk_g0_6 <X> T_11_14.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 239)  (577 239)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_7/in_3
 (36 15)  (582 239)  (582 239)  LC_7 Logic Functioning bit
 (38 15)  (584 239)  (584 239)  LC_7 Logic Functioning bit
 (39 15)  (585 239)  (585 239)  LC_7 Logic Functioning bit
 (43 15)  (589 239)  (589 239)  LC_7 Logic Functioning bit
 (47 15)  (593 239)  (593 239)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_12_14

 (12 0)  (612 224)  (612 224)  routing T_12_14.sp4_v_b_8 <X> T_12_14.sp4_h_r_2
 (25 0)  (625 224)  (625 224)  routing T_12_14.sp4_h_r_10 <X> T_12_14.lc_trk_g0_2
 (27 0)  (627 224)  (627 224)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 224)  (628 224)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 224)  (629 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 224)  (631 224)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 224)  (632 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 224)  (633 224)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 224)  (635 224)  routing T_12_14.lc_trk_g2_4 <X> T_12_14.input_2_0
 (37 0)  (637 224)  (637 224)  LC_0 Logic Functioning bit
 (38 0)  (638 224)  (638 224)  LC_0 Logic Functioning bit
 (39 0)  (639 224)  (639 224)  LC_0 Logic Functioning bit
 (41 0)  (641 224)  (641 224)  LC_0 Logic Functioning bit
 (42 0)  (642 224)  (642 224)  LC_0 Logic Functioning bit
 (45 0)  (645 224)  (645 224)  LC_0 Logic Functioning bit
 (52 0)  (652 224)  (652 224)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (8 1)  (608 225)  (608 225)  routing T_12_14.sp4_v_t_47 <X> T_12_14.sp4_v_b_1
 (10 1)  (610 225)  (610 225)  routing T_12_14.sp4_v_t_47 <X> T_12_14.sp4_v_b_1
 (11 1)  (611 225)  (611 225)  routing T_12_14.sp4_v_b_8 <X> T_12_14.sp4_h_r_2
 (13 1)  (613 225)  (613 225)  routing T_12_14.sp4_v_b_8 <X> T_12_14.sp4_h_r_2
 (22 1)  (622 225)  (622 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (623 225)  (623 225)  routing T_12_14.sp4_h_r_10 <X> T_12_14.lc_trk_g0_2
 (24 1)  (624 225)  (624 225)  routing T_12_14.sp4_h_r_10 <X> T_12_14.lc_trk_g0_2
 (27 1)  (627 225)  (627 225)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 225)  (628 225)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 225)  (629 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 225)  (631 225)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 225)  (632 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (633 225)  (633 225)  routing T_12_14.lc_trk_g2_4 <X> T_12_14.input_2_0
 (37 1)  (637 225)  (637 225)  LC_0 Logic Functioning bit
 (41 1)  (641 225)  (641 225)  LC_0 Logic Functioning bit
 (2 2)  (602 226)  (602 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (5 2)  (605 226)  (605 226)  routing T_12_14.sp4_v_t_43 <X> T_12_14.sp4_h_l_37
 (0 3)  (600 227)  (600 227)  routing T_12_14.lc_trk_g1_1 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (2 3)  (602 227)  (602 227)  routing T_12_14.lc_trk_g1_1 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (4 3)  (604 227)  (604 227)  routing T_12_14.sp4_v_t_43 <X> T_12_14.sp4_h_l_37
 (6 3)  (606 227)  (606 227)  routing T_12_14.sp4_v_t_43 <X> T_12_14.sp4_h_l_37
 (1 4)  (601 228)  (601 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (5 4)  (605 228)  (605 228)  routing T_12_14.sp4_v_b_9 <X> T_12_14.sp4_h_r_3
 (8 4)  (608 228)  (608 228)  routing T_12_14.sp4_v_b_10 <X> T_12_14.sp4_h_r_4
 (9 4)  (609 228)  (609 228)  routing T_12_14.sp4_v_b_10 <X> T_12_14.sp4_h_r_4
 (10 4)  (610 228)  (610 228)  routing T_12_14.sp4_v_b_10 <X> T_12_14.sp4_h_r_4
 (15 4)  (615 228)  (615 228)  routing T_12_14.sp4_h_l_4 <X> T_12_14.lc_trk_g1_1
 (16 4)  (616 228)  (616 228)  routing T_12_14.sp4_h_l_4 <X> T_12_14.lc_trk_g1_1
 (17 4)  (617 228)  (617 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (618 228)  (618 228)  routing T_12_14.sp4_h_l_4 <X> T_12_14.lc_trk_g1_1
 (27 4)  (627 228)  (627 228)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 228)  (628 228)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 228)  (629 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 228)  (631 228)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 228)  (632 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 228)  (633 228)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 228)  (635 228)  routing T_12_14.lc_trk_g2_4 <X> T_12_14.input_2_2
 (36 4)  (636 228)  (636 228)  LC_2 Logic Functioning bit
 (39 4)  (639 228)  (639 228)  LC_2 Logic Functioning bit
 (41 4)  (641 228)  (641 228)  LC_2 Logic Functioning bit
 (42 4)  (642 228)  (642 228)  LC_2 Logic Functioning bit
 (43 4)  (643 228)  (643 228)  LC_2 Logic Functioning bit
 (1 5)  (601 229)  (601 229)  routing T_12_14.lc_trk_g0_2 <X> T_12_14.wire_logic_cluster/lc_7/cen
 (4 5)  (604 229)  (604 229)  routing T_12_14.sp4_v_b_9 <X> T_12_14.sp4_h_r_3
 (6 5)  (606 229)  (606 229)  routing T_12_14.sp4_v_b_9 <X> T_12_14.sp4_h_r_3
 (18 5)  (618 229)  (618 229)  routing T_12_14.sp4_h_l_4 <X> T_12_14.lc_trk_g1_1
 (27 5)  (627 229)  (627 229)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 229)  (628 229)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 229)  (629 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 229)  (631 229)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 229)  (632 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (633 229)  (633 229)  routing T_12_14.lc_trk_g2_4 <X> T_12_14.input_2_2
 (36 5)  (636 229)  (636 229)  LC_2 Logic Functioning bit
 (38 5)  (638 229)  (638 229)  LC_2 Logic Functioning bit
 (39 5)  (639 229)  (639 229)  LC_2 Logic Functioning bit
 (42 5)  (642 229)  (642 229)  LC_2 Logic Functioning bit
 (51 5)  (651 229)  (651 229)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (4 6)  (604 230)  (604 230)  routing T_12_14.sp4_v_b_7 <X> T_12_14.sp4_v_t_38
 (6 6)  (606 230)  (606 230)  routing T_12_14.sp4_v_b_7 <X> T_12_14.sp4_v_t_38
 (26 6)  (626 230)  (626 230)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_3/in_0
 (28 6)  (628 230)  (628 230)  routing T_12_14.lc_trk_g2_4 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 230)  (629 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 230)  (630 230)  routing T_12_14.lc_trk_g2_4 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 230)  (632 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 230)  (633 230)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 230)  (634 230)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 230)  (636 230)  LC_3 Logic Functioning bit
 (37 6)  (637 230)  (637 230)  LC_3 Logic Functioning bit
 (43 6)  (643 230)  (643 230)  LC_3 Logic Functioning bit
 (10 7)  (610 231)  (610 231)  routing T_12_14.sp4_h_l_46 <X> T_12_14.sp4_v_t_41
 (26 7)  (626 231)  (626 231)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 231)  (628 231)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 231)  (629 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (632 231)  (632 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (633 231)  (633 231)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.input_2_3
 (34 7)  (634 231)  (634 231)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.input_2_3
 (36 7)  (636 231)  (636 231)  LC_3 Logic Functioning bit
 (40 7)  (640 231)  (640 231)  LC_3 Logic Functioning bit
 (41 7)  (641 231)  (641 231)  LC_3 Logic Functioning bit
 (53 7)  (653 231)  (653 231)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (5 8)  (605 232)  (605 232)  routing T_12_14.sp4_v_b_6 <X> T_12_14.sp4_h_r_6
 (27 8)  (627 232)  (627 232)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 232)  (628 232)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 232)  (629 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 232)  (631 232)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 232)  (632 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 232)  (633 232)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 232)  (635 232)  routing T_12_14.lc_trk_g2_4 <X> T_12_14.input_2_4
 (36 8)  (636 232)  (636 232)  LC_4 Logic Functioning bit
 (40 8)  (640 232)  (640 232)  LC_4 Logic Functioning bit
 (42 8)  (642 232)  (642 232)  LC_4 Logic Functioning bit
 (43 8)  (643 232)  (643 232)  LC_4 Logic Functioning bit
 (46 8)  (646 232)  (646 232)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (651 232)  (651 232)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (53 8)  (653 232)  (653 232)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (6 9)  (606 233)  (606 233)  routing T_12_14.sp4_v_b_6 <X> T_12_14.sp4_h_r_6
 (27 9)  (627 233)  (627 233)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 233)  (628 233)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 233)  (629 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 233)  (631 233)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 233)  (632 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (633 233)  (633 233)  routing T_12_14.lc_trk_g2_4 <X> T_12_14.input_2_4
 (36 9)  (636 233)  (636 233)  LC_4 Logic Functioning bit
 (42 9)  (642 233)  (642 233)  LC_4 Logic Functioning bit
 (14 10)  (614 234)  (614 234)  routing T_12_14.sp4_v_t_17 <X> T_12_14.lc_trk_g2_4
 (21 10)  (621 234)  (621 234)  routing T_12_14.sp4_v_t_26 <X> T_12_14.lc_trk_g2_7
 (22 10)  (622 234)  (622 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (623 234)  (623 234)  routing T_12_14.sp4_v_t_26 <X> T_12_14.lc_trk_g2_7
 (16 11)  (616 235)  (616 235)  routing T_12_14.sp4_v_t_17 <X> T_12_14.lc_trk_g2_4
 (17 11)  (617 235)  (617 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (21 11)  (621 235)  (621 235)  routing T_12_14.sp4_v_t_26 <X> T_12_14.lc_trk_g2_7
 (10 12)  (610 236)  (610 236)  routing T_12_14.sp4_v_t_40 <X> T_12_14.sp4_h_r_10
 (14 12)  (614 236)  (614 236)  routing T_12_14.sp4_v_t_21 <X> T_12_14.lc_trk_g3_0
 (17 12)  (617 236)  (617 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (26 12)  (626 236)  (626 236)  routing T_12_14.lc_trk_g2_4 <X> T_12_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 236)  (627 236)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 236)  (628 236)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 236)  (629 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 236)  (631 236)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 236)  (632 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 236)  (633 236)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 236)  (636 236)  LC_6 Logic Functioning bit
 (38 12)  (638 236)  (638 236)  LC_6 Logic Functioning bit
 (40 12)  (640 236)  (640 236)  LC_6 Logic Functioning bit
 (41 12)  (641 236)  (641 236)  LC_6 Logic Functioning bit
 (42 12)  (642 236)  (642 236)  LC_6 Logic Functioning bit
 (43 12)  (643 236)  (643 236)  LC_6 Logic Functioning bit
 (14 13)  (614 237)  (614 237)  routing T_12_14.sp4_v_t_21 <X> T_12_14.lc_trk_g3_0
 (16 13)  (616 237)  (616 237)  routing T_12_14.sp4_v_t_21 <X> T_12_14.lc_trk_g3_0
 (17 13)  (617 237)  (617 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (18 13)  (618 237)  (618 237)  routing T_12_14.sp4_r_v_b_41 <X> T_12_14.lc_trk_g3_1
 (28 13)  (628 237)  (628 237)  routing T_12_14.lc_trk_g2_4 <X> T_12_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 237)  (629 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 237)  (631 237)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (48 13)  (648 237)  (648 237)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (10 14)  (610 238)  (610 238)  routing T_12_14.sp4_v_b_5 <X> T_12_14.sp4_h_l_47


LogicTile_13_14

 (25 0)  (679 224)  (679 224)  routing T_13_14.sp4_h_r_10 <X> T_13_14.lc_trk_g0_2
 (22 1)  (676 225)  (676 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (677 225)  (677 225)  routing T_13_14.sp4_h_r_10 <X> T_13_14.lc_trk_g0_2
 (24 1)  (678 225)  (678 225)  routing T_13_14.sp4_h_r_10 <X> T_13_14.lc_trk_g0_2
 (0 2)  (654 226)  (654 226)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (2 2)  (656 226)  (656 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (27 2)  (681 226)  (681 226)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 226)  (682 226)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 226)  (683 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 226)  (685 226)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 226)  (686 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 226)  (687 226)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 226)  (688 226)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 226)  (690 226)  LC_1 Logic Functioning bit
 (37 2)  (691 226)  (691 226)  LC_1 Logic Functioning bit
 (38 2)  (692 226)  (692 226)  LC_1 Logic Functioning bit
 (39 2)  (693 226)  (693 226)  LC_1 Logic Functioning bit
 (40 2)  (694 226)  (694 226)  LC_1 Logic Functioning bit
 (41 2)  (695 226)  (695 226)  LC_1 Logic Functioning bit
 (42 2)  (696 226)  (696 226)  LC_1 Logic Functioning bit
 (43 2)  (697 226)  (697 226)  LC_1 Logic Functioning bit
 (47 2)  (701 226)  (701 226)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (654 227)  (654 227)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (2 3)  (656 227)  (656 227)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (5 3)  (659 227)  (659 227)  routing T_13_14.sp4_h_l_37 <X> T_13_14.sp4_v_t_37
 (26 3)  (680 227)  (680 227)  routing T_13_14.lc_trk_g2_3 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 227)  (682 227)  routing T_13_14.lc_trk_g2_3 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 227)  (683 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 227)  (684 227)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 227)  (685 227)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 227)  (686 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (688 227)  (688 227)  routing T_13_14.lc_trk_g1_2 <X> T_13_14.input_2_1
 (35 3)  (689 227)  (689 227)  routing T_13_14.lc_trk_g1_2 <X> T_13_14.input_2_1
 (36 3)  (690 227)  (690 227)  LC_1 Logic Functioning bit
 (37 3)  (691 227)  (691 227)  LC_1 Logic Functioning bit
 (38 3)  (692 227)  (692 227)  LC_1 Logic Functioning bit
 (39 3)  (693 227)  (693 227)  LC_1 Logic Functioning bit
 (41 3)  (695 227)  (695 227)  LC_1 Logic Functioning bit
 (42 3)  (696 227)  (696 227)  LC_1 Logic Functioning bit
 (43 3)  (697 227)  (697 227)  LC_1 Logic Functioning bit
 (1 4)  (655 228)  (655 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (16 4)  (670 228)  (670 228)  routing T_13_14.sp12_h_l_14 <X> T_13_14.lc_trk_g1_1
 (17 4)  (671 228)  (671 228)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (21 4)  (675 228)  (675 228)  routing T_13_14.wire_logic_cluster/lc_3/out <X> T_13_14.lc_trk_g1_3
 (22 4)  (676 228)  (676 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (681 228)  (681 228)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 228)  (682 228)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 228)  (683 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 228)  (685 228)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 228)  (686 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 228)  (688 228)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (40 4)  (694 228)  (694 228)  LC_2 Logic Functioning bit
 (42 4)  (696 228)  (696 228)  LC_2 Logic Functioning bit
 (1 5)  (655 229)  (655 229)  routing T_13_14.lc_trk_g0_2 <X> T_13_14.wire_logic_cluster/lc_7/cen
 (11 5)  (665 229)  (665 229)  routing T_13_14.sp4_h_l_44 <X> T_13_14.sp4_h_r_5
 (13 5)  (667 229)  (667 229)  routing T_13_14.sp4_h_l_44 <X> T_13_14.sp4_h_r_5
 (18 5)  (672 229)  (672 229)  routing T_13_14.sp12_h_l_14 <X> T_13_14.lc_trk_g1_1
 (22 5)  (676 229)  (676 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (677 229)  (677 229)  routing T_13_14.sp4_v_b_18 <X> T_13_14.lc_trk_g1_2
 (24 5)  (678 229)  (678 229)  routing T_13_14.sp4_v_b_18 <X> T_13_14.lc_trk_g1_2
 (26 5)  (680 229)  (680 229)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 229)  (681 229)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 229)  (683 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 229)  (684 229)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 229)  (685 229)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (37 5)  (691 229)  (691 229)  LC_2 Logic Functioning bit
 (39 5)  (693 229)  (693 229)  LC_2 Logic Functioning bit
 (3 6)  (657 230)  (657 230)  routing T_13_14.sp12_v_b_0 <X> T_13_14.sp12_v_t_23
 (26 6)  (680 230)  (680 230)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.wire_logic_cluster/lc_3/in_0
 (28 6)  (682 230)  (682 230)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 230)  (683 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 230)  (686 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 230)  (688 230)  routing T_13_14.lc_trk_g1_1 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (43 6)  (697 230)  (697 230)  LC_3 Logic Functioning bit
 (45 6)  (699 230)  (699 230)  LC_3 Logic Functioning bit
 (50 6)  (704 230)  (704 230)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (706 230)  (706 230)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (22 7)  (676 231)  (676 231)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_21 lc_trk_g1_6
 (23 7)  (677 231)  (677 231)  routing T_13_14.sp12_h_l_21 <X> T_13_14.lc_trk_g1_6
 (25 7)  (679 231)  (679 231)  routing T_13_14.sp12_h_l_21 <X> T_13_14.lc_trk_g1_6
 (28 7)  (682 231)  (682 231)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 231)  (683 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 231)  (684 231)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (36 7)  (690 231)  (690 231)  LC_3 Logic Functioning bit
 (38 7)  (692 231)  (692 231)  LC_3 Logic Functioning bit
 (41 7)  (695 231)  (695 231)  LC_3 Logic Functioning bit
 (42 7)  (696 231)  (696 231)  LC_3 Logic Functioning bit
 (43 7)  (697 231)  (697 231)  LC_3 Logic Functioning bit
 (4 8)  (658 232)  (658 232)  routing T_13_14.sp4_v_t_47 <X> T_13_14.sp4_v_b_6
 (6 8)  (660 232)  (660 232)  routing T_13_14.sp4_v_t_47 <X> T_13_14.sp4_v_b_6
 (10 8)  (664 232)  (664 232)  routing T_13_14.sp4_v_t_39 <X> T_13_14.sp4_h_r_7
 (12 8)  (666 232)  (666 232)  routing T_13_14.sp4_v_b_2 <X> T_13_14.sp4_h_r_8
 (14 8)  (668 232)  (668 232)  routing T_13_14.bnl_op_0 <X> T_13_14.lc_trk_g2_0
 (21 8)  (675 232)  (675 232)  routing T_13_14.sp4_v_t_22 <X> T_13_14.lc_trk_g2_3
 (22 8)  (676 232)  (676 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (677 232)  (677 232)  routing T_13_14.sp4_v_t_22 <X> T_13_14.lc_trk_g2_3
 (11 9)  (665 233)  (665 233)  routing T_13_14.sp4_v_b_2 <X> T_13_14.sp4_h_r_8
 (13 9)  (667 233)  (667 233)  routing T_13_14.sp4_v_b_2 <X> T_13_14.sp4_h_r_8
 (14 9)  (668 233)  (668 233)  routing T_13_14.bnl_op_0 <X> T_13_14.lc_trk_g2_0
 (17 9)  (671 233)  (671 233)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (21 9)  (675 233)  (675 233)  routing T_13_14.sp4_v_t_22 <X> T_13_14.lc_trk_g2_3
 (22 9)  (676 233)  (676 233)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (678 233)  (678 233)  routing T_13_14.tnr_op_2 <X> T_13_14.lc_trk_g2_2
 (10 10)  (664 234)  (664 234)  routing T_13_14.sp4_v_b_2 <X> T_13_14.sp4_h_l_42
 (11 10)  (665 234)  (665 234)  routing T_13_14.sp4_v_b_0 <X> T_13_14.sp4_v_t_45
 (13 10)  (667 234)  (667 234)  routing T_13_14.sp4_v_b_0 <X> T_13_14.sp4_v_t_45
 (17 10)  (671 234)  (671 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (26 10)  (680 234)  (680 234)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 234)  (681 234)  routing T_13_14.lc_trk_g1_1 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 234)  (683 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 234)  (686 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 234)  (687 234)  routing T_13_14.lc_trk_g2_0 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 234)  (690 234)  LC_5 Logic Functioning bit
 (41 10)  (695 234)  (695 234)  LC_5 Logic Functioning bit
 (43 10)  (697 234)  (697 234)  LC_5 Logic Functioning bit
 (18 11)  (672 235)  (672 235)  routing T_13_14.sp4_r_v_b_37 <X> T_13_14.lc_trk_g2_5
 (28 11)  (682 235)  (682 235)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 235)  (683 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (686 235)  (686 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (687 235)  (687 235)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.input_2_5
 (34 11)  (688 235)  (688 235)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.input_2_5
 (35 11)  (689 235)  (689 235)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.input_2_5
 (36 11)  (690 235)  (690 235)  LC_5 Logic Functioning bit
 (37 11)  (691 235)  (691 235)  LC_5 Logic Functioning bit
 (40 11)  (694 235)  (694 235)  LC_5 Logic Functioning bit
 (42 11)  (696 235)  (696 235)  LC_5 Logic Functioning bit
 (46 11)  (700 235)  (700 235)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (5 12)  (659 236)  (659 236)  routing T_13_14.sp4_h_l_43 <X> T_13_14.sp4_h_r_9
 (17 12)  (671 236)  (671 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (675 236)  (675 236)  routing T_13_14.sp4_h_r_43 <X> T_13_14.lc_trk_g3_3
 (22 12)  (676 236)  (676 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (677 236)  (677 236)  routing T_13_14.sp4_h_r_43 <X> T_13_14.lc_trk_g3_3
 (24 12)  (678 236)  (678 236)  routing T_13_14.sp4_h_r_43 <X> T_13_14.lc_trk_g3_3
 (25 12)  (679 236)  (679 236)  routing T_13_14.sp4_h_r_42 <X> T_13_14.lc_trk_g3_2
 (4 13)  (658 237)  (658 237)  routing T_13_14.sp4_h_l_43 <X> T_13_14.sp4_h_r_9
 (21 13)  (675 237)  (675 237)  routing T_13_14.sp4_h_r_43 <X> T_13_14.lc_trk_g3_3
 (22 13)  (676 237)  (676 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (677 237)  (677 237)  routing T_13_14.sp4_h_r_42 <X> T_13_14.lc_trk_g3_2
 (24 13)  (678 237)  (678 237)  routing T_13_14.sp4_h_r_42 <X> T_13_14.lc_trk_g3_2
 (25 13)  (679 237)  (679 237)  routing T_13_14.sp4_h_r_42 <X> T_13_14.lc_trk_g3_2
 (4 14)  (658 238)  (658 238)  routing T_13_14.sp4_v_b_1 <X> T_13_14.sp4_v_t_44
 (6 14)  (660 238)  (660 238)  routing T_13_14.sp4_v_b_1 <X> T_13_14.sp4_v_t_44
 (21 14)  (675 238)  (675 238)  routing T_13_14.sp4_h_r_39 <X> T_13_14.lc_trk_g3_7
 (22 14)  (676 238)  (676 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (677 238)  (677 238)  routing T_13_14.sp4_h_r_39 <X> T_13_14.lc_trk_g3_7
 (24 14)  (678 238)  (678 238)  routing T_13_14.sp4_h_r_39 <X> T_13_14.lc_trk_g3_7


LogicTile_14_14

 (12 0)  (720 224)  (720 224)  routing T_14_14.sp4_v_b_2 <X> T_14_14.sp4_h_r_2
 (27 0)  (735 224)  (735 224)  routing T_14_14.lc_trk_g3_0 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 224)  (736 224)  routing T_14_14.lc_trk_g3_0 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 224)  (737 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 224)  (740 224)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (744 224)  (744 224)  LC_0 Logic Functioning bit
 (39 0)  (747 224)  (747 224)  LC_0 Logic Functioning bit
 (41 0)  (749 224)  (749 224)  LC_0 Logic Functioning bit
 (42 0)  (750 224)  (750 224)  LC_0 Logic Functioning bit
 (44 0)  (752 224)  (752 224)  LC_0 Logic Functioning bit
 (45 0)  (753 224)  (753 224)  LC_0 Logic Functioning bit
 (11 1)  (719 225)  (719 225)  routing T_14_14.sp4_v_b_2 <X> T_14_14.sp4_h_r_2
 (36 1)  (744 225)  (744 225)  LC_0 Logic Functioning bit
 (39 1)  (747 225)  (747 225)  LC_0 Logic Functioning bit
 (41 1)  (749 225)  (749 225)  LC_0 Logic Functioning bit
 (42 1)  (750 225)  (750 225)  LC_0 Logic Functioning bit
 (49 1)  (757 225)  (757 225)  Carry_In_Mux bit 

 (0 2)  (708 226)  (708 226)  routing T_14_14.lc_trk_g2_0 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (2 2)  (710 226)  (710 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (27 2)  (735 226)  (735 226)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 226)  (736 226)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 226)  (737 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 226)  (740 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (744 226)  (744 226)  LC_1 Logic Functioning bit
 (39 2)  (747 226)  (747 226)  LC_1 Logic Functioning bit
 (41 2)  (749 226)  (749 226)  LC_1 Logic Functioning bit
 (42 2)  (750 226)  (750 226)  LC_1 Logic Functioning bit
 (44 2)  (752 226)  (752 226)  LC_1 Logic Functioning bit
 (45 2)  (753 226)  (753 226)  LC_1 Logic Functioning bit
 (2 3)  (710 227)  (710 227)  routing T_14_14.lc_trk_g2_0 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (9 3)  (717 227)  (717 227)  routing T_14_14.sp4_v_b_5 <X> T_14_14.sp4_v_t_36
 (10 3)  (718 227)  (718 227)  routing T_14_14.sp4_v_b_5 <X> T_14_14.sp4_v_t_36
 (36 3)  (744 227)  (744 227)  LC_1 Logic Functioning bit
 (39 3)  (747 227)  (747 227)  LC_1 Logic Functioning bit
 (41 3)  (749 227)  (749 227)  LC_1 Logic Functioning bit
 (42 3)  (750 227)  (750 227)  LC_1 Logic Functioning bit
 (0 4)  (708 228)  (708 228)  routing T_14_14.lc_trk_g2_2 <X> T_14_14.wire_logic_cluster/lc_7/cen
 (1 4)  (709 228)  (709 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (5 4)  (713 228)  (713 228)  routing T_14_14.sp4_v_t_38 <X> T_14_14.sp4_h_r_3
 (21 4)  (729 228)  (729 228)  routing T_14_14.wire_logic_cluster/lc_3/out <X> T_14_14.lc_trk_g1_3
 (22 4)  (730 228)  (730 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (733 228)  (733 228)  routing T_14_14.wire_logic_cluster/lc_2/out <X> T_14_14.lc_trk_g1_2
 (27 4)  (735 228)  (735 228)  routing T_14_14.lc_trk_g1_2 <X> T_14_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 228)  (737 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 228)  (740 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (744 228)  (744 228)  LC_2 Logic Functioning bit
 (39 4)  (747 228)  (747 228)  LC_2 Logic Functioning bit
 (41 4)  (749 228)  (749 228)  LC_2 Logic Functioning bit
 (42 4)  (750 228)  (750 228)  LC_2 Logic Functioning bit
 (44 4)  (752 228)  (752 228)  LC_2 Logic Functioning bit
 (45 4)  (753 228)  (753 228)  LC_2 Logic Functioning bit
 (1 5)  (709 229)  (709 229)  routing T_14_14.lc_trk_g2_2 <X> T_14_14.wire_logic_cluster/lc_7/cen
 (8 5)  (716 229)  (716 229)  routing T_14_14.sp4_h_l_41 <X> T_14_14.sp4_v_b_4
 (9 5)  (717 229)  (717 229)  routing T_14_14.sp4_h_l_41 <X> T_14_14.sp4_v_b_4
 (11 5)  (719 229)  (719 229)  routing T_14_14.sp4_h_l_40 <X> T_14_14.sp4_h_r_5
 (22 5)  (730 229)  (730 229)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (738 229)  (738 229)  routing T_14_14.lc_trk_g1_2 <X> T_14_14.wire_logic_cluster/lc_2/in_1
 (36 5)  (744 229)  (744 229)  LC_2 Logic Functioning bit
 (39 5)  (747 229)  (747 229)  LC_2 Logic Functioning bit
 (41 5)  (749 229)  (749 229)  LC_2 Logic Functioning bit
 (42 5)  (750 229)  (750 229)  LC_2 Logic Functioning bit
 (8 6)  (716 230)  (716 230)  routing T_14_14.sp4_h_r_8 <X> T_14_14.sp4_h_l_41
 (10 6)  (718 230)  (718 230)  routing T_14_14.sp4_h_r_8 <X> T_14_14.sp4_h_l_41
 (17 6)  (725 230)  (725 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 230)  (726 230)  routing T_14_14.wire_logic_cluster/lc_5/out <X> T_14_14.lc_trk_g1_5
 (25 6)  (733 230)  (733 230)  routing T_14_14.wire_logic_cluster/lc_6/out <X> T_14_14.lc_trk_g1_6
 (27 6)  (735 230)  (735 230)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 230)  (737 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 230)  (740 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (744 230)  (744 230)  LC_3 Logic Functioning bit
 (39 6)  (747 230)  (747 230)  LC_3 Logic Functioning bit
 (41 6)  (749 230)  (749 230)  LC_3 Logic Functioning bit
 (42 6)  (750 230)  (750 230)  LC_3 Logic Functioning bit
 (44 6)  (752 230)  (752 230)  LC_3 Logic Functioning bit
 (45 6)  (753 230)  (753 230)  LC_3 Logic Functioning bit
 (22 7)  (730 231)  (730 231)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (738 231)  (738 231)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (36 7)  (744 231)  (744 231)  LC_3 Logic Functioning bit
 (39 7)  (747 231)  (747 231)  LC_3 Logic Functioning bit
 (41 7)  (749 231)  (749 231)  LC_3 Logic Functioning bit
 (42 7)  (750 231)  (750 231)  LC_3 Logic Functioning bit
 (27 8)  (735 232)  (735 232)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 232)  (736 232)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 232)  (737 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 232)  (738 232)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 232)  (740 232)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (744 232)  (744 232)  LC_4 Logic Functioning bit
 (39 8)  (747 232)  (747 232)  LC_4 Logic Functioning bit
 (41 8)  (749 232)  (749 232)  LC_4 Logic Functioning bit
 (42 8)  (750 232)  (750 232)  LC_4 Logic Functioning bit
 (44 8)  (752 232)  (752 232)  LC_4 Logic Functioning bit
 (45 8)  (753 232)  (753 232)  LC_4 Logic Functioning bit
 (14 9)  (722 233)  (722 233)  routing T_14_14.sp4_r_v_b_32 <X> T_14_14.lc_trk_g2_0
 (17 9)  (725 233)  (725 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (730 233)  (730 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (731 233)  (731 233)  routing T_14_14.sp4_h_l_15 <X> T_14_14.lc_trk_g2_2
 (24 9)  (732 233)  (732 233)  routing T_14_14.sp4_h_l_15 <X> T_14_14.lc_trk_g2_2
 (25 9)  (733 233)  (733 233)  routing T_14_14.sp4_h_l_15 <X> T_14_14.lc_trk_g2_2
 (36 9)  (744 233)  (744 233)  LC_4 Logic Functioning bit
 (39 9)  (747 233)  (747 233)  LC_4 Logic Functioning bit
 (41 9)  (749 233)  (749 233)  LC_4 Logic Functioning bit
 (42 9)  (750 233)  (750 233)  LC_4 Logic Functioning bit
 (51 9)  (759 233)  (759 233)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (10 10)  (718 234)  (718 234)  routing T_14_14.sp4_v_b_2 <X> T_14_14.sp4_h_l_42
 (27 10)  (735 234)  (735 234)  routing T_14_14.lc_trk_g1_5 <X> T_14_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 234)  (737 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 234)  (738 234)  routing T_14_14.lc_trk_g1_5 <X> T_14_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 234)  (740 234)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (744 234)  (744 234)  LC_5 Logic Functioning bit
 (39 10)  (747 234)  (747 234)  LC_5 Logic Functioning bit
 (41 10)  (749 234)  (749 234)  LC_5 Logic Functioning bit
 (42 10)  (750 234)  (750 234)  LC_5 Logic Functioning bit
 (44 10)  (752 234)  (752 234)  LC_5 Logic Functioning bit
 (45 10)  (753 234)  (753 234)  LC_5 Logic Functioning bit
 (14 11)  (722 235)  (722 235)  routing T_14_14.sp4_h_l_17 <X> T_14_14.lc_trk_g2_4
 (15 11)  (723 235)  (723 235)  routing T_14_14.sp4_h_l_17 <X> T_14_14.lc_trk_g2_4
 (16 11)  (724 235)  (724 235)  routing T_14_14.sp4_h_l_17 <X> T_14_14.lc_trk_g2_4
 (17 11)  (725 235)  (725 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (36 11)  (744 235)  (744 235)  LC_5 Logic Functioning bit
 (39 11)  (747 235)  (747 235)  LC_5 Logic Functioning bit
 (41 11)  (749 235)  (749 235)  LC_5 Logic Functioning bit
 (42 11)  (750 235)  (750 235)  LC_5 Logic Functioning bit
 (48 11)  (756 235)  (756 235)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (14 12)  (722 236)  (722 236)  routing T_14_14.wire_logic_cluster/lc_0/out <X> T_14_14.lc_trk_g3_0
 (17 12)  (725 236)  (725 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 236)  (726 236)  routing T_14_14.wire_logic_cluster/lc_1/out <X> T_14_14.lc_trk_g3_1
 (27 12)  (735 236)  (735 236)  routing T_14_14.lc_trk_g1_6 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 236)  (737 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 236)  (738 236)  routing T_14_14.lc_trk_g1_6 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 236)  (740 236)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (744 236)  (744 236)  LC_6 Logic Functioning bit
 (39 12)  (747 236)  (747 236)  LC_6 Logic Functioning bit
 (41 12)  (749 236)  (749 236)  LC_6 Logic Functioning bit
 (42 12)  (750 236)  (750 236)  LC_6 Logic Functioning bit
 (44 12)  (752 236)  (752 236)  LC_6 Logic Functioning bit
 (45 12)  (753 236)  (753 236)  LC_6 Logic Functioning bit
 (48 12)  (756 236)  (756 236)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (17 13)  (725 237)  (725 237)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (738 237)  (738 237)  routing T_14_14.lc_trk_g1_6 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (36 13)  (744 237)  (744 237)  LC_6 Logic Functioning bit
 (39 13)  (747 237)  (747 237)  LC_6 Logic Functioning bit
 (41 13)  (749 237)  (749 237)  LC_6 Logic Functioning bit
 (42 13)  (750 237)  (750 237)  LC_6 Logic Functioning bit
 (0 14)  (708 238)  (708 238)  routing T_14_14.lc_trk_g2_4 <X> T_14_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 238)  (709 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (3 14)  (711 238)  (711 238)  routing T_14_14.sp12_h_r_1 <X> T_14_14.sp12_v_t_22
 (14 14)  (722 238)  (722 238)  routing T_14_14.wire_logic_cluster/lc_4/out <X> T_14_14.lc_trk_g3_4
 (21 14)  (729 238)  (729 238)  routing T_14_14.wire_logic_cluster/lc_7/out <X> T_14_14.lc_trk_g3_7
 (22 14)  (730 238)  (730 238)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (735 238)  (735 238)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 238)  (736 238)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 238)  (737 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 238)  (738 238)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 238)  (740 238)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (744 238)  (744 238)  LC_7 Logic Functioning bit
 (39 14)  (747 238)  (747 238)  LC_7 Logic Functioning bit
 (41 14)  (749 238)  (749 238)  LC_7 Logic Functioning bit
 (42 14)  (750 238)  (750 238)  LC_7 Logic Functioning bit
 (44 14)  (752 238)  (752 238)  LC_7 Logic Functioning bit
 (45 14)  (753 238)  (753 238)  LC_7 Logic Functioning bit
 (53 14)  (761 238)  (761 238)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (1 15)  (709 239)  (709 239)  routing T_14_14.lc_trk_g2_4 <X> T_14_14.wire_logic_cluster/lc_7/s_r
 (3 15)  (711 239)  (711 239)  routing T_14_14.sp12_h_r_1 <X> T_14_14.sp12_v_t_22
 (17 15)  (725 239)  (725 239)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (738 239)  (738 239)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_7/in_1
 (36 15)  (744 239)  (744 239)  LC_7 Logic Functioning bit
 (39 15)  (747 239)  (747 239)  LC_7 Logic Functioning bit
 (41 15)  (749 239)  (749 239)  LC_7 Logic Functioning bit
 (42 15)  (750 239)  (750 239)  LC_7 Logic Functioning bit


LogicTile_15_14

 (11 0)  (773 224)  (773 224)  routing T_15_14.sp4_v_t_43 <X> T_15_14.sp4_v_b_2
 (13 0)  (775 224)  (775 224)  routing T_15_14.sp4_v_t_43 <X> T_15_14.sp4_v_b_2
 (14 0)  (776 224)  (776 224)  routing T_15_14.wire_logic_cluster/lc_0/out <X> T_15_14.lc_trk_g0_0
 (17 0)  (779 224)  (779 224)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (780 224)  (780 224)  routing T_15_14.wire_logic_cluster/lc_1/out <X> T_15_14.lc_trk_g0_1
 (21 0)  (783 224)  (783 224)  routing T_15_14.lft_op_3 <X> T_15_14.lc_trk_g0_3
 (22 0)  (784 224)  (784 224)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (786 224)  (786 224)  routing T_15_14.lft_op_3 <X> T_15_14.lc_trk_g0_3
 (25 0)  (787 224)  (787 224)  routing T_15_14.wire_logic_cluster/lc_2/out <X> T_15_14.lc_trk_g0_2
 (29 0)  (791 224)  (791 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 224)  (792 224)  routing T_15_14.lc_trk_g0_7 <X> T_15_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 224)  (794 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 224)  (796 224)  routing T_15_14.lc_trk_g1_2 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (37 0)  (799 224)  (799 224)  LC_0 Logic Functioning bit
 (42 0)  (804 224)  (804 224)  LC_0 Logic Functioning bit
 (45 0)  (807 224)  (807 224)  LC_0 Logic Functioning bit
 (17 1)  (779 225)  (779 225)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (784 225)  (784 225)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (28 1)  (790 225)  (790 225)  routing T_15_14.lc_trk_g2_0 <X> T_15_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 225)  (791 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 225)  (792 225)  routing T_15_14.lc_trk_g0_7 <X> T_15_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 225)  (793 225)  routing T_15_14.lc_trk_g1_2 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 225)  (794 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (798 225)  (798 225)  LC_0 Logic Functioning bit
 (37 1)  (799 225)  (799 225)  LC_0 Logic Functioning bit
 (39 1)  (801 225)  (801 225)  LC_0 Logic Functioning bit
 (43 1)  (805 225)  (805 225)  LC_0 Logic Functioning bit
 (48 1)  (810 225)  (810 225)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (762 226)  (762 226)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (2 2)  (764 226)  (764 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (5 2)  (767 226)  (767 226)  routing T_15_14.sp4_v_t_37 <X> T_15_14.sp4_h_l_37
 (8 2)  (770 226)  (770 226)  routing T_15_14.sp4_v_t_36 <X> T_15_14.sp4_h_l_36
 (9 2)  (771 226)  (771 226)  routing T_15_14.sp4_v_t_36 <X> T_15_14.sp4_h_l_36
 (11 2)  (773 226)  (773 226)  routing T_15_14.sp4_v_b_11 <X> T_15_14.sp4_v_t_39
 (14 2)  (776 226)  (776 226)  routing T_15_14.wire_logic_cluster/lc_4/out <X> T_15_14.lc_trk_g0_4
 (21 2)  (783 226)  (783 226)  routing T_15_14.sp4_h_l_2 <X> T_15_14.lc_trk_g0_7
 (22 2)  (784 226)  (784 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (785 226)  (785 226)  routing T_15_14.sp4_h_l_2 <X> T_15_14.lc_trk_g0_7
 (24 2)  (786 226)  (786 226)  routing T_15_14.sp4_h_l_2 <X> T_15_14.lc_trk_g0_7
 (26 2)  (788 226)  (788 226)  routing T_15_14.lc_trk_g0_7 <X> T_15_14.wire_logic_cluster/lc_1/in_0
 (28 2)  (790 226)  (790 226)  routing T_15_14.lc_trk_g2_0 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 226)  (791 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 226)  (794 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 226)  (796 226)  routing T_15_14.lc_trk_g1_1 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (37 2)  (799 226)  (799 226)  LC_1 Logic Functioning bit
 (42 2)  (804 226)  (804 226)  LC_1 Logic Functioning bit
 (45 2)  (807 226)  (807 226)  LC_1 Logic Functioning bit
 (0 3)  (762 227)  (762 227)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (2 3)  (764 227)  (764 227)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (6 3)  (768 227)  (768 227)  routing T_15_14.sp4_v_t_37 <X> T_15_14.sp4_h_l_37
 (12 3)  (774 227)  (774 227)  routing T_15_14.sp4_v_b_11 <X> T_15_14.sp4_v_t_39
 (17 3)  (779 227)  (779 227)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (788 227)  (788 227)  routing T_15_14.lc_trk_g0_7 <X> T_15_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 227)  (791 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (794 227)  (794 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (798 227)  (798 227)  LC_1 Logic Functioning bit
 (37 3)  (799 227)  (799 227)  LC_1 Logic Functioning bit
 (38 3)  (800 227)  (800 227)  LC_1 Logic Functioning bit
 (42 3)  (804 227)  (804 227)  LC_1 Logic Functioning bit
 (46 3)  (808 227)  (808 227)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (14 4)  (776 228)  (776 228)  routing T_15_14.lft_op_0 <X> T_15_14.lc_trk_g1_0
 (15 4)  (777 228)  (777 228)  routing T_15_14.lft_op_1 <X> T_15_14.lc_trk_g1_1
 (17 4)  (779 228)  (779 228)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (780 228)  (780 228)  routing T_15_14.lft_op_1 <X> T_15_14.lc_trk_g1_1
 (25 4)  (787 228)  (787 228)  routing T_15_14.lft_op_2 <X> T_15_14.lc_trk_g1_2
 (29 4)  (791 228)  (791 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 228)  (792 228)  routing T_15_14.lc_trk_g0_7 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 228)  (794 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 228)  (796 228)  routing T_15_14.lc_trk_g1_0 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (37 4)  (799 228)  (799 228)  LC_2 Logic Functioning bit
 (42 4)  (804 228)  (804 228)  LC_2 Logic Functioning bit
 (45 4)  (807 228)  (807 228)  LC_2 Logic Functioning bit
 (47 4)  (809 228)  (809 228)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (15 5)  (777 229)  (777 229)  routing T_15_14.lft_op_0 <X> T_15_14.lc_trk_g1_0
 (17 5)  (779 229)  (779 229)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (784 229)  (784 229)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (786 229)  (786 229)  routing T_15_14.lft_op_2 <X> T_15_14.lc_trk_g1_2
 (28 5)  (790 229)  (790 229)  routing T_15_14.lc_trk_g2_0 <X> T_15_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 229)  (791 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 229)  (792 229)  routing T_15_14.lc_trk_g0_7 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (32 5)  (794 229)  (794 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (797 229)  (797 229)  routing T_15_14.lc_trk_g0_2 <X> T_15_14.input_2_2
 (36 5)  (798 229)  (798 229)  LC_2 Logic Functioning bit
 (37 5)  (799 229)  (799 229)  LC_2 Logic Functioning bit
 (39 5)  (801 229)  (801 229)  LC_2 Logic Functioning bit
 (43 5)  (805 229)  (805 229)  LC_2 Logic Functioning bit
 (12 6)  (774 230)  (774 230)  routing T_15_14.sp4_v_t_40 <X> T_15_14.sp4_h_l_40
 (16 6)  (778 230)  (778 230)  routing T_15_14.sp12_h_l_18 <X> T_15_14.lc_trk_g1_5
 (17 6)  (779 230)  (779 230)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (21 6)  (783 230)  (783 230)  routing T_15_14.sp4_v_b_15 <X> T_15_14.lc_trk_g1_7
 (22 6)  (784 230)  (784 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (785 230)  (785 230)  routing T_15_14.sp4_v_b_15 <X> T_15_14.lc_trk_g1_7
 (27 6)  (789 230)  (789 230)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 230)  (791 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 230)  (792 230)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 230)  (793 230)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 230)  (794 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 230)  (795 230)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 230)  (796 230)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (797 230)  (797 230)  routing T_15_14.lc_trk_g0_7 <X> T_15_14.input_2_3
 (36 6)  (798 230)  (798 230)  LC_3 Logic Functioning bit
 (37 6)  (799 230)  (799 230)  LC_3 Logic Functioning bit
 (43 6)  (805 230)  (805 230)  LC_3 Logic Functioning bit
 (5 7)  (767 231)  (767 231)  routing T_15_14.sp4_h_l_38 <X> T_15_14.sp4_v_t_38
 (11 7)  (773 231)  (773 231)  routing T_15_14.sp4_v_t_40 <X> T_15_14.sp4_h_l_40
 (18 7)  (780 231)  (780 231)  routing T_15_14.sp12_h_l_18 <X> T_15_14.lc_trk_g1_5
 (21 7)  (783 231)  (783 231)  routing T_15_14.sp4_v_b_15 <X> T_15_14.lc_trk_g1_7
 (26 7)  (788 231)  (788 231)  routing T_15_14.lc_trk_g2_3 <X> T_15_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 231)  (790 231)  routing T_15_14.lc_trk_g2_3 <X> T_15_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 231)  (791 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 231)  (793 231)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 231)  (794 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (797 231)  (797 231)  routing T_15_14.lc_trk_g0_7 <X> T_15_14.input_2_3
 (37 7)  (799 231)  (799 231)  LC_3 Logic Functioning bit
 (42 7)  (804 231)  (804 231)  LC_3 Logic Functioning bit
 (43 7)  (805 231)  (805 231)  LC_3 Logic Functioning bit
 (6 8)  (768 232)  (768 232)  routing T_15_14.sp4_h_r_1 <X> T_15_14.sp4_v_b_6
 (14 8)  (776 232)  (776 232)  routing T_15_14.sp4_h_l_21 <X> T_15_14.lc_trk_g2_0
 (15 8)  (777 232)  (777 232)  routing T_15_14.tnl_op_1 <X> T_15_14.lc_trk_g2_1
 (17 8)  (779 232)  (779 232)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (21 8)  (783 232)  (783 232)  routing T_15_14.sp4_h_r_43 <X> T_15_14.lc_trk_g2_3
 (22 8)  (784 232)  (784 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (785 232)  (785 232)  routing T_15_14.sp4_h_r_43 <X> T_15_14.lc_trk_g2_3
 (24 8)  (786 232)  (786 232)  routing T_15_14.sp4_h_r_43 <X> T_15_14.lc_trk_g2_3
 (29 8)  (791 232)  (791 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 232)  (792 232)  routing T_15_14.lc_trk_g0_7 <X> T_15_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 232)  (794 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (797 232)  (797 232)  routing T_15_14.lc_trk_g0_4 <X> T_15_14.input_2_4
 (37 8)  (799 232)  (799 232)  LC_4 Logic Functioning bit
 (42 8)  (804 232)  (804 232)  LC_4 Logic Functioning bit
 (45 8)  (807 232)  (807 232)  LC_4 Logic Functioning bit
 (15 9)  (777 233)  (777 233)  routing T_15_14.sp4_h_l_21 <X> T_15_14.lc_trk_g2_0
 (16 9)  (778 233)  (778 233)  routing T_15_14.sp4_h_l_21 <X> T_15_14.lc_trk_g2_0
 (17 9)  (779 233)  (779 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (780 233)  (780 233)  routing T_15_14.tnl_op_1 <X> T_15_14.lc_trk_g2_1
 (21 9)  (783 233)  (783 233)  routing T_15_14.sp4_h_r_43 <X> T_15_14.lc_trk_g2_3
 (28 9)  (790 233)  (790 233)  routing T_15_14.lc_trk_g2_0 <X> T_15_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 233)  (791 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 233)  (792 233)  routing T_15_14.lc_trk_g0_7 <X> T_15_14.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 233)  (793 233)  routing T_15_14.lc_trk_g0_3 <X> T_15_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 233)  (794 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (798 233)  (798 233)  LC_4 Logic Functioning bit
 (37 9)  (799 233)  (799 233)  LC_4 Logic Functioning bit
 (39 9)  (801 233)  (801 233)  LC_4 Logic Functioning bit
 (43 9)  (805 233)  (805 233)  LC_4 Logic Functioning bit
 (47 9)  (809 233)  (809 233)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (14 10)  (776 234)  (776 234)  routing T_15_14.bnl_op_4 <X> T_15_14.lc_trk_g2_4
 (17 10)  (779 234)  (779 234)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (780 234)  (780 234)  routing T_15_14.wire_logic_cluster/lc_5/out <X> T_15_14.lc_trk_g2_5
 (21 10)  (783 234)  (783 234)  routing T_15_14.wire_logic_cluster/lc_7/out <X> T_15_14.lc_trk_g2_7
 (22 10)  (784 234)  (784 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (788 234)  (788 234)  routing T_15_14.lc_trk_g0_7 <X> T_15_14.wire_logic_cluster/lc_5/in_0
 (28 10)  (790 234)  (790 234)  routing T_15_14.lc_trk_g2_0 <X> T_15_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 234)  (791 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 234)  (793 234)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 234)  (794 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 234)  (796 234)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 234)  (797 234)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.input_2_5
 (37 10)  (799 234)  (799 234)  LC_5 Logic Functioning bit
 (42 10)  (804 234)  (804 234)  LC_5 Logic Functioning bit
 (45 10)  (807 234)  (807 234)  LC_5 Logic Functioning bit
 (46 10)  (808 234)  (808 234)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (14 11)  (776 235)  (776 235)  routing T_15_14.bnl_op_4 <X> T_15_14.lc_trk_g2_4
 (17 11)  (779 235)  (779 235)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (26 11)  (788 235)  (788 235)  routing T_15_14.lc_trk_g0_7 <X> T_15_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 235)  (791 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 235)  (793 235)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 235)  (794 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (795 235)  (795 235)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.input_2_5
 (36 11)  (798 235)  (798 235)  LC_5 Logic Functioning bit
 (37 11)  (799 235)  (799 235)  LC_5 Logic Functioning bit
 (38 11)  (800 235)  (800 235)  LC_5 Logic Functioning bit
 (42 11)  (804 235)  (804 235)  LC_5 Logic Functioning bit
 (3 12)  (765 236)  (765 236)  routing T_15_14.sp12_v_t_22 <X> T_15_14.sp12_h_r_1
 (6 12)  (768 236)  (768 236)  routing T_15_14.sp4_h_r_4 <X> T_15_14.sp4_v_b_9
 (12 12)  (774 236)  (774 236)  routing T_15_14.sp4_v_t_46 <X> T_15_14.sp4_h_r_11
 (16 12)  (778 236)  (778 236)  routing T_15_14.sp4_v_b_33 <X> T_15_14.lc_trk_g3_1
 (17 12)  (779 236)  (779 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (780 236)  (780 236)  routing T_15_14.sp4_v_b_33 <X> T_15_14.lc_trk_g3_1
 (22 12)  (784 236)  (784 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (28 12)  (790 236)  (790 236)  routing T_15_14.lc_trk_g2_1 <X> T_15_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 236)  (791 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 236)  (793 236)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 236)  (794 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 236)  (795 236)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 236)  (796 236)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (37 12)  (799 236)  (799 236)  LC_6 Logic Functioning bit
 (38 12)  (800 236)  (800 236)  LC_6 Logic Functioning bit
 (39 12)  (801 236)  (801 236)  LC_6 Logic Functioning bit
 (41 12)  (803 236)  (803 236)  LC_6 Logic Functioning bit
 (45 12)  (807 236)  (807 236)  LC_6 Logic Functioning bit
 (18 13)  (780 237)  (780 237)  routing T_15_14.sp4_v_b_33 <X> T_15_14.lc_trk_g3_1
 (21 13)  (783 237)  (783 237)  routing T_15_14.sp4_r_v_b_43 <X> T_15_14.lc_trk_g3_3
 (28 13)  (790 237)  (790 237)  routing T_15_14.lc_trk_g2_0 <X> T_15_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 237)  (791 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 237)  (793 237)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 237)  (794 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (795 237)  (795 237)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.input_2_6
 (34 13)  (796 237)  (796 237)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.input_2_6
 (35 13)  (797 237)  (797 237)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.input_2_6
 (36 13)  (798 237)  (798 237)  LC_6 Logic Functioning bit
 (38 13)  (800 237)  (800 237)  LC_6 Logic Functioning bit
 (8 14)  (770 238)  (770 238)  routing T_15_14.sp4_v_t_41 <X> T_15_14.sp4_h_l_47
 (9 14)  (771 238)  (771 238)  routing T_15_14.sp4_v_t_41 <X> T_15_14.sp4_h_l_47
 (10 14)  (772 238)  (772 238)  routing T_15_14.sp4_v_t_41 <X> T_15_14.sp4_h_l_47
 (22 14)  (784 238)  (784 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (785 238)  (785 238)  routing T_15_14.sp4_v_b_47 <X> T_15_14.lc_trk_g3_7
 (24 14)  (786 238)  (786 238)  routing T_15_14.sp4_v_b_47 <X> T_15_14.lc_trk_g3_7
 (25 14)  (787 238)  (787 238)  routing T_15_14.wire_logic_cluster/lc_6/out <X> T_15_14.lc_trk_g3_6
 (26 14)  (788 238)  (788 238)  routing T_15_14.lc_trk_g0_7 <X> T_15_14.wire_logic_cluster/lc_7/in_0
 (28 14)  (790 238)  (790 238)  routing T_15_14.lc_trk_g2_0 <X> T_15_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 238)  (791 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 238)  (793 238)  routing T_15_14.lc_trk_g2_4 <X> T_15_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 238)  (794 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 238)  (795 238)  routing T_15_14.lc_trk_g2_4 <X> T_15_14.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 238)  (797 238)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.input_2_7
 (37 14)  (799 238)  (799 238)  LC_7 Logic Functioning bit
 (42 14)  (804 238)  (804 238)  LC_7 Logic Functioning bit
 (45 14)  (807 238)  (807 238)  LC_7 Logic Functioning bit
 (51 14)  (813 238)  (813 238)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (8 15)  (770 239)  (770 239)  routing T_15_14.sp4_h_r_4 <X> T_15_14.sp4_v_t_47
 (9 15)  (771 239)  (771 239)  routing T_15_14.sp4_h_r_4 <X> T_15_14.sp4_v_t_47
 (10 15)  (772 239)  (772 239)  routing T_15_14.sp4_h_r_4 <X> T_15_14.sp4_v_t_47
 (22 15)  (784 239)  (784 239)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (788 239)  (788 239)  routing T_15_14.lc_trk_g0_7 <X> T_15_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 239)  (791 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (794 239)  (794 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (795 239)  (795 239)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.input_2_7
 (35 15)  (797 239)  (797 239)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.input_2_7
 (36 15)  (798 239)  (798 239)  LC_7 Logic Functioning bit
 (37 15)  (799 239)  (799 239)  LC_7 Logic Functioning bit
 (38 15)  (800 239)  (800 239)  LC_7 Logic Functioning bit
 (42 15)  (804 239)  (804 239)  LC_7 Logic Functioning bit


LogicTile_16_14

 (4 0)  (820 224)  (820 224)  routing T_16_14.sp4_v_t_41 <X> T_16_14.sp4_v_b_0
 (6 0)  (822 224)  (822 224)  routing T_16_14.sp4_v_t_41 <X> T_16_14.sp4_v_b_0
 (10 0)  (826 224)  (826 224)  routing T_16_14.sp4_v_t_45 <X> T_16_14.sp4_h_r_1
 (14 0)  (830 224)  (830 224)  routing T_16_14.wire_logic_cluster/lc_0/out <X> T_16_14.lc_trk_g0_0
 (21 0)  (837 224)  (837 224)  routing T_16_14.bnr_op_3 <X> T_16_14.lc_trk_g0_3
 (22 0)  (838 224)  (838 224)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (841 224)  (841 224)  routing T_16_14.bnr_op_2 <X> T_16_14.lc_trk_g0_2
 (27 0)  (843 224)  (843 224)  routing T_16_14.lc_trk_g3_0 <X> T_16_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 224)  (844 224)  routing T_16_14.lc_trk_g3_0 <X> T_16_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 224)  (845 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 224)  (847 224)  routing T_16_14.lc_trk_g1_6 <X> T_16_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 224)  (848 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 224)  (850 224)  routing T_16_14.lc_trk_g1_6 <X> T_16_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 224)  (852 224)  LC_0 Logic Functioning bit
 (39 0)  (855 224)  (855 224)  LC_0 Logic Functioning bit
 (41 0)  (857 224)  (857 224)  LC_0 Logic Functioning bit
 (43 0)  (859 224)  (859 224)  LC_0 Logic Functioning bit
 (45 0)  (861 224)  (861 224)  LC_0 Logic Functioning bit
 (8 1)  (824 225)  (824 225)  routing T_16_14.sp4_v_t_47 <X> T_16_14.sp4_v_b_1
 (10 1)  (826 225)  (826 225)  routing T_16_14.sp4_v_t_47 <X> T_16_14.sp4_v_b_1
 (13 1)  (829 225)  (829 225)  routing T_16_14.sp4_v_t_44 <X> T_16_14.sp4_h_r_2
 (17 1)  (833 225)  (833 225)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (837 225)  (837 225)  routing T_16_14.bnr_op_3 <X> T_16_14.lc_trk_g0_3
 (22 1)  (838 225)  (838 225)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (841 225)  (841 225)  routing T_16_14.bnr_op_2 <X> T_16_14.lc_trk_g0_2
 (26 1)  (842 225)  (842 225)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 225)  (843 225)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 225)  (844 225)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 225)  (845 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 225)  (847 225)  routing T_16_14.lc_trk_g1_6 <X> T_16_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 225)  (848 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (852 225)  (852 225)  LC_0 Logic Functioning bit
 (39 1)  (855 225)  (855 225)  LC_0 Logic Functioning bit
 (40 1)  (856 225)  (856 225)  LC_0 Logic Functioning bit
 (42 1)  (858 225)  (858 225)  LC_0 Logic Functioning bit
 (47 1)  (863 225)  (863 225)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (816 226)  (816 226)  routing T_16_14.lc_trk_g3_1 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (2 2)  (818 226)  (818 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (19 2)  (835 226)  (835 226)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (29 2)  (845 226)  (845 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 226)  (848 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 226)  (850 226)  routing T_16_14.lc_trk_g1_1 <X> T_16_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 226)  (852 226)  LC_1 Logic Functioning bit
 (38 2)  (854 226)  (854 226)  LC_1 Logic Functioning bit
 (0 3)  (816 227)  (816 227)  routing T_16_14.lc_trk_g3_1 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (2 3)  (818 227)  (818 227)  routing T_16_14.lc_trk_g3_1 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (26 3)  (842 227)  (842 227)  routing T_16_14.lc_trk_g0_3 <X> T_16_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 227)  (845 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 227)  (846 227)  routing T_16_14.lc_trk_g0_2 <X> T_16_14.wire_logic_cluster/lc_1/in_1
 (53 3)  (869 227)  (869 227)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (1 4)  (817 228)  (817 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (17 4)  (833 228)  (833 228)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (834 228)  (834 228)  routing T_16_14.bnr_op_1 <X> T_16_14.lc_trk_g1_1
 (21 4)  (837 228)  (837 228)  routing T_16_14.lft_op_3 <X> T_16_14.lc_trk_g1_3
 (22 4)  (838 228)  (838 228)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (840 228)  (840 228)  routing T_16_14.lft_op_3 <X> T_16_14.lc_trk_g1_3
 (0 5)  (816 229)  (816 229)  routing T_16_14.lc_trk_g1_3 <X> T_16_14.wire_logic_cluster/lc_7/cen
 (1 5)  (817 229)  (817 229)  routing T_16_14.lc_trk_g1_3 <X> T_16_14.wire_logic_cluster/lc_7/cen
 (9 5)  (825 229)  (825 229)  routing T_16_14.sp4_v_t_45 <X> T_16_14.sp4_v_b_4
 (10 5)  (826 229)  (826 229)  routing T_16_14.sp4_v_t_45 <X> T_16_14.sp4_v_b_4
 (18 5)  (834 229)  (834 229)  routing T_16_14.bnr_op_1 <X> T_16_14.lc_trk_g1_1
 (5 7)  (821 231)  (821 231)  routing T_16_14.sp4_h_l_38 <X> T_16_14.sp4_v_t_38
 (12 7)  (828 231)  (828 231)  routing T_16_14.sp4_h_l_40 <X> T_16_14.sp4_v_t_40
 (22 7)  (838 231)  (838 231)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_21 lc_trk_g1_6
 (23 7)  (839 231)  (839 231)  routing T_16_14.sp12_h_l_21 <X> T_16_14.lc_trk_g1_6
 (25 7)  (841 231)  (841 231)  routing T_16_14.sp12_h_l_21 <X> T_16_14.lc_trk_g1_6
 (11 8)  (827 232)  (827 232)  routing T_16_14.sp4_h_r_3 <X> T_16_14.sp4_v_b_8
 (16 8)  (832 232)  (832 232)  routing T_16_14.sp12_v_t_14 <X> T_16_14.lc_trk_g2_1
 (17 8)  (833 232)  (833 232)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (8 9)  (824 233)  (824 233)  routing T_16_14.sp4_h_r_7 <X> T_16_14.sp4_v_b_7
 (18 9)  (834 233)  (834 233)  routing T_16_14.sp12_v_t_14 <X> T_16_14.lc_trk_g2_1
 (14 10)  (830 234)  (830 234)  routing T_16_14.sp4_v_t_17 <X> T_16_14.lc_trk_g2_4
 (16 11)  (832 235)  (832 235)  routing T_16_14.sp4_v_t_17 <X> T_16_14.lc_trk_g2_4
 (17 11)  (833 235)  (833 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (4 12)  (820 236)  (820 236)  routing T_16_14.sp4_v_t_36 <X> T_16_14.sp4_v_b_9
 (6 12)  (822 236)  (822 236)  routing T_16_14.sp4_v_t_36 <X> T_16_14.sp4_v_b_9
 (14 12)  (830 236)  (830 236)  routing T_16_14.sp4_h_r_40 <X> T_16_14.lc_trk_g3_0
 (17 12)  (833 236)  (833 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (838 236)  (838 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (839 236)  (839 236)  routing T_16_14.sp4_h_r_27 <X> T_16_14.lc_trk_g3_3
 (24 12)  (840 236)  (840 236)  routing T_16_14.sp4_h_r_27 <X> T_16_14.lc_trk_g3_3
 (26 12)  (842 236)  (842 236)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (843 236)  (843 236)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 236)  (844 236)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 236)  (845 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 236)  (846 236)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 236)  (848 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 236)  (849 236)  routing T_16_14.lc_trk_g2_1 <X> T_16_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 236)  (852 236)  LC_6 Logic Functioning bit
 (38 12)  (854 236)  (854 236)  LC_6 Logic Functioning bit
 (9 13)  (825 237)  (825 237)  routing T_16_14.sp4_v_t_47 <X> T_16_14.sp4_v_b_10
 (13 13)  (829 237)  (829 237)  routing T_16_14.sp4_v_t_43 <X> T_16_14.sp4_h_r_11
 (14 13)  (830 237)  (830 237)  routing T_16_14.sp4_h_r_40 <X> T_16_14.lc_trk_g3_0
 (15 13)  (831 237)  (831 237)  routing T_16_14.sp4_h_r_40 <X> T_16_14.lc_trk_g3_0
 (16 13)  (832 237)  (832 237)  routing T_16_14.sp4_h_r_40 <X> T_16_14.lc_trk_g3_0
 (17 13)  (833 237)  (833 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (21 13)  (837 237)  (837 237)  routing T_16_14.sp4_h_r_27 <X> T_16_14.lc_trk_g3_3
 (26 13)  (842 237)  (842 237)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 237)  (843 237)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 237)  (844 237)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 237)  (845 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (36 13)  (852 237)  (852 237)  LC_6 Logic Functioning bit
 (37 13)  (853 237)  (853 237)  LC_6 Logic Functioning bit
 (38 13)  (854 237)  (854 237)  LC_6 Logic Functioning bit
 (39 13)  (855 237)  (855 237)  LC_6 Logic Functioning bit
 (40 13)  (856 237)  (856 237)  LC_6 Logic Functioning bit
 (42 13)  (858 237)  (858 237)  LC_6 Logic Functioning bit
 (46 13)  (862 237)  (862 237)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (816 238)  (816 238)  routing T_16_14.lc_trk_g2_4 <X> T_16_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 238)  (817 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (830 238)  (830 238)  routing T_16_14.sp4_v_b_36 <X> T_16_14.lc_trk_g3_4
 (22 14)  (838 238)  (838 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (839 238)  (839 238)  routing T_16_14.sp4_h_r_31 <X> T_16_14.lc_trk_g3_7
 (24 14)  (840 238)  (840 238)  routing T_16_14.sp4_h_r_31 <X> T_16_14.lc_trk_g3_7
 (1 15)  (817 239)  (817 239)  routing T_16_14.lc_trk_g2_4 <X> T_16_14.wire_logic_cluster/lc_7/s_r
 (14 15)  (830 239)  (830 239)  routing T_16_14.sp4_v_b_36 <X> T_16_14.lc_trk_g3_4
 (16 15)  (832 239)  (832 239)  routing T_16_14.sp4_v_b_36 <X> T_16_14.lc_trk_g3_4
 (17 15)  (833 239)  (833 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (21 15)  (837 239)  (837 239)  routing T_16_14.sp4_h_r_31 <X> T_16_14.lc_trk_g3_7


LogicTile_17_14

 (4 0)  (878 224)  (878 224)  routing T_17_14.sp4_v_t_41 <X> T_17_14.sp4_v_b_0
 (6 0)  (880 224)  (880 224)  routing T_17_14.sp4_v_t_41 <X> T_17_14.sp4_v_b_0
 (17 0)  (891 224)  (891 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (28 0)  (902 224)  (902 224)  routing T_17_14.lc_trk_g2_5 <X> T_17_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 224)  (903 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 224)  (904 224)  routing T_17_14.lc_trk_g2_5 <X> T_17_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 224)  (906 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 224)  (908 224)  routing T_17_14.lc_trk_g1_2 <X> T_17_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 224)  (910 224)  LC_0 Logic Functioning bit
 (38 0)  (912 224)  (912 224)  LC_0 Logic Functioning bit
 (41 0)  (915 224)  (915 224)  LC_0 Logic Functioning bit
 (43 0)  (917 224)  (917 224)  LC_0 Logic Functioning bit
 (22 1)  (896 225)  (896 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (897 225)  (897 225)  routing T_17_14.sp4_h_r_2 <X> T_17_14.lc_trk_g0_2
 (24 1)  (898 225)  (898 225)  routing T_17_14.sp4_h_r_2 <X> T_17_14.lc_trk_g0_2
 (25 1)  (899 225)  (899 225)  routing T_17_14.sp4_h_r_2 <X> T_17_14.lc_trk_g0_2
 (26 1)  (900 225)  (900 225)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 225)  (901 225)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 225)  (902 225)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 225)  (903 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 225)  (905 225)  routing T_17_14.lc_trk_g1_2 <X> T_17_14.wire_logic_cluster/lc_0/in_3
 (36 1)  (910 225)  (910 225)  LC_0 Logic Functioning bit
 (38 1)  (912 225)  (912 225)  LC_0 Logic Functioning bit
 (40 1)  (914 225)  (914 225)  LC_0 Logic Functioning bit
 (42 1)  (916 225)  (916 225)  LC_0 Logic Functioning bit
 (0 2)  (874 226)  (874 226)  routing T_17_14.glb_netwk_6 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (1 2)  (875 226)  (875 226)  routing T_17_14.glb_netwk_6 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (2 2)  (876 226)  (876 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (885 226)  (885 226)  routing T_17_14.sp4_h_l_44 <X> T_17_14.sp4_v_t_39
 (15 2)  (889 226)  (889 226)  routing T_17_14.sp4_h_r_5 <X> T_17_14.lc_trk_g0_5
 (16 2)  (890 226)  (890 226)  routing T_17_14.sp4_h_r_5 <X> T_17_14.lc_trk_g0_5
 (17 2)  (891 226)  (891 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (26 2)  (900 226)  (900 226)  routing T_17_14.lc_trk_g0_5 <X> T_17_14.wire_logic_cluster/lc_1/in_0
 (31 2)  (905 226)  (905 226)  routing T_17_14.lc_trk_g0_4 <X> T_17_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 226)  (906 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (910 226)  (910 226)  LC_1 Logic Functioning bit
 (37 2)  (911 226)  (911 226)  LC_1 Logic Functioning bit
 (38 2)  (912 226)  (912 226)  LC_1 Logic Functioning bit
 (42 2)  (916 226)  (916 226)  LC_1 Logic Functioning bit
 (50 2)  (924 226)  (924 226)  Cascade bit: LH_LC01_inmux02_5

 (9 3)  (883 227)  (883 227)  routing T_17_14.sp4_v_b_5 <X> T_17_14.sp4_v_t_36
 (10 3)  (884 227)  (884 227)  routing T_17_14.sp4_v_b_5 <X> T_17_14.sp4_v_t_36
 (14 3)  (888 227)  (888 227)  routing T_17_14.sp12_h_r_20 <X> T_17_14.lc_trk_g0_4
 (16 3)  (890 227)  (890 227)  routing T_17_14.sp12_h_r_20 <X> T_17_14.lc_trk_g0_4
 (17 3)  (891 227)  (891 227)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (18 3)  (892 227)  (892 227)  routing T_17_14.sp4_h_r_5 <X> T_17_14.lc_trk_g0_5
 (29 3)  (903 227)  (903 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (910 227)  (910 227)  LC_1 Logic Functioning bit
 (37 3)  (911 227)  (911 227)  LC_1 Logic Functioning bit
 (39 3)  (913 227)  (913 227)  LC_1 Logic Functioning bit
 (43 3)  (917 227)  (917 227)  LC_1 Logic Functioning bit
 (1 4)  (875 228)  (875 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (12 4)  (886 228)  (886 228)  routing T_17_14.sp4_v_t_40 <X> T_17_14.sp4_h_r_5
 (14 4)  (888 228)  (888 228)  routing T_17_14.sp4_v_b_8 <X> T_17_14.lc_trk_g1_0
 (17 4)  (891 228)  (891 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (22 4)  (896 228)  (896 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (29 4)  (903 228)  (903 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 228)  (905 228)  routing T_17_14.lc_trk_g1_6 <X> T_17_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 228)  (906 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 228)  (908 228)  routing T_17_14.lc_trk_g1_6 <X> T_17_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 228)  (910 228)  LC_2 Logic Functioning bit
 (38 4)  (912 228)  (912 228)  LC_2 Logic Functioning bit
 (42 4)  (916 228)  (916 228)  LC_2 Logic Functioning bit
 (43 4)  (917 228)  (917 228)  LC_2 Logic Functioning bit
 (45 4)  (919 228)  (919 228)  LC_2 Logic Functioning bit
 (50 4)  (924 228)  (924 228)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (874 229)  (874 229)  routing T_17_14.lc_trk_g1_3 <X> T_17_14.wire_logic_cluster/lc_7/cen
 (1 5)  (875 229)  (875 229)  routing T_17_14.lc_trk_g1_3 <X> T_17_14.wire_logic_cluster/lc_7/cen
 (14 5)  (888 229)  (888 229)  routing T_17_14.sp4_v_b_8 <X> T_17_14.lc_trk_g1_0
 (16 5)  (890 229)  (890 229)  routing T_17_14.sp4_v_b_8 <X> T_17_14.lc_trk_g1_0
 (17 5)  (891 229)  (891 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (22 5)  (896 229)  (896 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (899 229)  (899 229)  routing T_17_14.sp4_r_v_b_26 <X> T_17_14.lc_trk_g1_2
 (31 5)  (905 229)  (905 229)  routing T_17_14.lc_trk_g1_6 <X> T_17_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 229)  (910 229)  LC_2 Logic Functioning bit
 (38 5)  (912 229)  (912 229)  LC_2 Logic Functioning bit
 (42 5)  (916 229)  (916 229)  LC_2 Logic Functioning bit
 (43 5)  (917 229)  (917 229)  LC_2 Logic Functioning bit
 (17 6)  (891 230)  (891 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (25 6)  (899 230)  (899 230)  routing T_17_14.sp12_h_l_5 <X> T_17_14.lc_trk_g1_6
 (26 6)  (900 230)  (900 230)  routing T_17_14.lc_trk_g0_5 <X> T_17_14.wire_logic_cluster/lc_3/in_0
 (32 6)  (906 230)  (906 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (910 230)  (910 230)  LC_3 Logic Functioning bit
 (37 6)  (911 230)  (911 230)  LC_3 Logic Functioning bit
 (38 6)  (912 230)  (912 230)  LC_3 Logic Functioning bit
 (42 6)  (916 230)  (916 230)  LC_3 Logic Functioning bit
 (22 7)  (896 231)  (896 231)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (898 231)  (898 231)  routing T_17_14.sp12_h_l_5 <X> T_17_14.lc_trk_g1_6
 (25 7)  (899 231)  (899 231)  routing T_17_14.sp12_h_l_5 <X> T_17_14.lc_trk_g1_6
 (29 7)  (903 231)  (903 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 231)  (905 231)  routing T_17_14.lc_trk_g0_2 <X> T_17_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (906 231)  (906 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (907 231)  (907 231)  routing T_17_14.lc_trk_g3_2 <X> T_17_14.input_2_3
 (34 7)  (908 231)  (908 231)  routing T_17_14.lc_trk_g3_2 <X> T_17_14.input_2_3
 (35 7)  (909 231)  (909 231)  routing T_17_14.lc_trk_g3_2 <X> T_17_14.input_2_3
 (36 7)  (910 231)  (910 231)  LC_3 Logic Functioning bit
 (37 7)  (911 231)  (911 231)  LC_3 Logic Functioning bit
 (39 7)  (913 231)  (913 231)  LC_3 Logic Functioning bit
 (43 7)  (917 231)  (917 231)  LC_3 Logic Functioning bit
 (5 8)  (879 232)  (879 232)  routing T_17_14.sp4_v_b_6 <X> T_17_14.sp4_h_r_6
 (8 8)  (882 232)  (882 232)  routing T_17_14.sp4_v_b_1 <X> T_17_14.sp4_h_r_7
 (9 8)  (883 232)  (883 232)  routing T_17_14.sp4_v_b_1 <X> T_17_14.sp4_h_r_7
 (10 8)  (884 232)  (884 232)  routing T_17_14.sp4_v_b_1 <X> T_17_14.sp4_h_r_7
 (11 8)  (885 232)  (885 232)  routing T_17_14.sp4_h_l_39 <X> T_17_14.sp4_v_b_8
 (13 8)  (887 232)  (887 232)  routing T_17_14.sp4_h_l_39 <X> T_17_14.sp4_v_b_8
 (15 8)  (889 232)  (889 232)  routing T_17_14.sp4_h_r_33 <X> T_17_14.lc_trk_g2_1
 (16 8)  (890 232)  (890 232)  routing T_17_14.sp4_h_r_33 <X> T_17_14.lc_trk_g2_1
 (17 8)  (891 232)  (891 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (892 232)  (892 232)  routing T_17_14.sp4_h_r_33 <X> T_17_14.lc_trk_g2_1
 (31 8)  (905 232)  (905 232)  routing T_17_14.lc_trk_g1_6 <X> T_17_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 232)  (906 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 232)  (908 232)  routing T_17_14.lc_trk_g1_6 <X> T_17_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 232)  (910 232)  LC_4 Logic Functioning bit
 (38 8)  (912 232)  (912 232)  LC_4 Logic Functioning bit
 (42 8)  (916 232)  (916 232)  LC_4 Logic Functioning bit
 (43 8)  (917 232)  (917 232)  LC_4 Logic Functioning bit
 (45 8)  (919 232)  (919 232)  LC_4 Logic Functioning bit
 (50 8)  (924 232)  (924 232)  Cascade bit: LH_LC04_inmux02_5

 (3 9)  (877 233)  (877 233)  routing T_17_14.sp12_h_l_22 <X> T_17_14.sp12_v_b_1
 (6 9)  (880 233)  (880 233)  routing T_17_14.sp4_v_b_6 <X> T_17_14.sp4_h_r_6
 (8 9)  (882 233)  (882 233)  routing T_17_14.sp4_h_l_42 <X> T_17_14.sp4_v_b_7
 (9 9)  (883 233)  (883 233)  routing T_17_14.sp4_h_l_42 <X> T_17_14.sp4_v_b_7
 (12 9)  (886 233)  (886 233)  routing T_17_14.sp4_h_l_39 <X> T_17_14.sp4_v_b_8
 (22 9)  (896 233)  (896 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (899 233)  (899 233)  routing T_17_14.sp4_r_v_b_34 <X> T_17_14.lc_trk_g2_2
 (27 9)  (901 233)  (901 233)  routing T_17_14.lc_trk_g1_1 <X> T_17_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 233)  (903 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 233)  (905 233)  routing T_17_14.lc_trk_g1_6 <X> T_17_14.wire_logic_cluster/lc_4/in_3
 (37 9)  (911 233)  (911 233)  LC_4 Logic Functioning bit
 (39 9)  (913 233)  (913 233)  LC_4 Logic Functioning bit
 (42 9)  (916 233)  (916 233)  LC_4 Logic Functioning bit
 (43 9)  (917 233)  (917 233)  LC_4 Logic Functioning bit
 (46 9)  (920 233)  (920 233)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (4 10)  (878 234)  (878 234)  routing T_17_14.sp4_v_b_10 <X> T_17_14.sp4_v_t_43
 (6 10)  (880 234)  (880 234)  routing T_17_14.sp4_v_b_10 <X> T_17_14.sp4_v_t_43
 (14 10)  (888 234)  (888 234)  routing T_17_14.sp4_v_t_17 <X> T_17_14.lc_trk_g2_4
 (17 10)  (891 234)  (891 234)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (892 234)  (892 234)  routing T_17_14.wire_logic_cluster/lc_5/out <X> T_17_14.lc_trk_g2_5
 (22 10)  (896 234)  (896 234)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (898 234)  (898 234)  routing T_17_14.tnr_op_7 <X> T_17_14.lc_trk_g2_7
 (28 10)  (902 234)  (902 234)  routing T_17_14.lc_trk_g2_4 <X> T_17_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 234)  (903 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 234)  (904 234)  routing T_17_14.lc_trk_g2_4 <X> T_17_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (905 234)  (905 234)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 234)  (906 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 234)  (907 234)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 234)  (908 234)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 234)  (910 234)  LC_5 Logic Functioning bit
 (38 10)  (912 234)  (912 234)  LC_5 Logic Functioning bit
 (41 10)  (915 234)  (915 234)  LC_5 Logic Functioning bit
 (43 10)  (917 234)  (917 234)  LC_5 Logic Functioning bit
 (8 11)  (882 235)  (882 235)  routing T_17_14.sp4_v_b_4 <X> T_17_14.sp4_v_t_42
 (10 11)  (884 235)  (884 235)  routing T_17_14.sp4_v_b_4 <X> T_17_14.sp4_v_t_42
 (16 11)  (890 235)  (890 235)  routing T_17_14.sp4_v_t_17 <X> T_17_14.lc_trk_g2_4
 (17 11)  (891 235)  (891 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 11)  (896 235)  (896 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (27 11)  (901 235)  (901 235)  routing T_17_14.lc_trk_g1_0 <X> T_17_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 235)  (903 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (37 11)  (911 235)  (911 235)  LC_5 Logic Functioning bit
 (39 11)  (913 235)  (913 235)  LC_5 Logic Functioning bit
 (41 11)  (915 235)  (915 235)  LC_5 Logic Functioning bit
 (43 11)  (917 235)  (917 235)  LC_5 Logic Functioning bit
 (5 12)  (879 236)  (879 236)  routing T_17_14.sp4_v_b_3 <X> T_17_14.sp4_h_r_9
 (6 12)  (880 236)  (880 236)  routing T_17_14.sp4_h_r_4 <X> T_17_14.sp4_v_b_9
 (11 12)  (885 236)  (885 236)  routing T_17_14.sp4_v_t_38 <X> T_17_14.sp4_v_b_11
 (13 12)  (887 236)  (887 236)  routing T_17_14.sp4_v_t_38 <X> T_17_14.sp4_v_b_11
 (21 12)  (895 236)  (895 236)  routing T_17_14.sp4_h_r_35 <X> T_17_14.lc_trk_g3_3
 (22 12)  (896 236)  (896 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (897 236)  (897 236)  routing T_17_14.sp4_h_r_35 <X> T_17_14.lc_trk_g3_3
 (24 12)  (898 236)  (898 236)  routing T_17_14.sp4_h_r_35 <X> T_17_14.lc_trk_g3_3
 (26 12)  (900 236)  (900 236)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_6/in_0
 (28 12)  (902 236)  (902 236)  routing T_17_14.lc_trk_g2_1 <X> T_17_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 236)  (903 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (905 236)  (905 236)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 236)  (906 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 236)  (907 236)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (909 236)  (909 236)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.input_2_6
 (36 12)  (910 236)  (910 236)  LC_6 Logic Functioning bit
 (43 12)  (917 236)  (917 236)  LC_6 Logic Functioning bit
 (4 13)  (878 237)  (878 237)  routing T_17_14.sp4_v_b_3 <X> T_17_14.sp4_h_r_9
 (6 13)  (880 237)  (880 237)  routing T_17_14.sp4_v_b_3 <X> T_17_14.sp4_h_r_9
 (22 13)  (896 237)  (896 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (897 237)  (897 237)  routing T_17_14.sp4_v_b_42 <X> T_17_14.lc_trk_g3_2
 (24 13)  (898 237)  (898 237)  routing T_17_14.sp4_v_b_42 <X> T_17_14.lc_trk_g3_2
 (26 13)  (900 237)  (900 237)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 237)  (902 237)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 237)  (903 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 237)  (905 237)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (906 237)  (906 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (907 237)  (907 237)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.input_2_6
 (34 13)  (908 237)  (908 237)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.input_2_6
 (35 13)  (909 237)  (909 237)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.input_2_6
 (36 13)  (910 237)  (910 237)  LC_6 Logic Functioning bit
 (38 13)  (912 237)  (912 237)  LC_6 Logic Functioning bit
 (43 13)  (917 237)  (917 237)  LC_6 Logic Functioning bit
 (47 13)  (921 237)  (921 237)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (53 13)  (927 237)  (927 237)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (1 14)  (875 238)  (875 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (890 238)  (890 238)  routing T_17_14.sp4_v_b_37 <X> T_17_14.lc_trk_g3_5
 (17 14)  (891 238)  (891 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (892 238)  (892 238)  routing T_17_14.sp4_v_b_37 <X> T_17_14.lc_trk_g3_5
 (21 14)  (895 238)  (895 238)  routing T_17_14.sp4_v_t_18 <X> T_17_14.lc_trk_g3_7
 (22 14)  (896 238)  (896 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (897 238)  (897 238)  routing T_17_14.sp4_v_t_18 <X> T_17_14.lc_trk_g3_7
 (32 14)  (906 238)  (906 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 238)  (907 238)  routing T_17_14.lc_trk_g2_2 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 238)  (910 238)  LC_7 Logic Functioning bit
 (37 14)  (911 238)  (911 238)  LC_7 Logic Functioning bit
 (50 14)  (924 238)  (924 238)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (874 239)  (874 239)  routing T_17_14.lc_trk_g1_5 <X> T_17_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 239)  (875 239)  routing T_17_14.lc_trk_g1_5 <X> T_17_14.wire_logic_cluster/lc_7/s_r
 (18 15)  (892 239)  (892 239)  routing T_17_14.sp4_v_b_37 <X> T_17_14.lc_trk_g3_5
 (19 15)  (893 239)  (893 239)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (31 15)  (905 239)  (905 239)  routing T_17_14.lc_trk_g2_2 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (36 15)  (910 239)  (910 239)  LC_7 Logic Functioning bit
 (37 15)  (911 239)  (911 239)  LC_7 Logic Functioning bit
 (47 15)  (921 239)  (921 239)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46
 (53 15)  (927 239)  (927 239)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_18_14

 (3 0)  (931 224)  (931 224)  routing T_18_14.sp12_v_t_23 <X> T_18_14.sp12_v_b_0
 (11 0)  (939 224)  (939 224)  routing T_18_14.sp4_v_t_43 <X> T_18_14.sp4_v_b_2
 (13 0)  (941 224)  (941 224)  routing T_18_14.sp4_v_t_43 <X> T_18_14.sp4_v_b_2
 (22 0)  (950 224)  (950 224)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (951 224)  (951 224)  routing T_18_14.sp12_h_r_11 <X> T_18_14.lc_trk_g0_3
 (25 0)  (953 224)  (953 224)  routing T_18_14.sp4_h_l_7 <X> T_18_14.lc_trk_g0_2
 (26 0)  (954 224)  (954 224)  routing T_18_14.lc_trk_g1_7 <X> T_18_14.wire_logic_cluster/lc_0/in_0
 (28 0)  (956 224)  (956 224)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 224)  (957 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 224)  (958 224)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 224)  (960 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 224)  (961 224)  routing T_18_14.lc_trk_g2_1 <X> T_18_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 224)  (964 224)  LC_0 Logic Functioning bit
 (38 0)  (966 224)  (966 224)  LC_0 Logic Functioning bit
 (45 0)  (973 224)  (973 224)  LC_0 Logic Functioning bit
 (22 1)  (950 225)  (950 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (951 225)  (951 225)  routing T_18_14.sp4_h_l_7 <X> T_18_14.lc_trk_g0_2
 (24 1)  (952 225)  (952 225)  routing T_18_14.sp4_h_l_7 <X> T_18_14.lc_trk_g0_2
 (25 1)  (953 225)  (953 225)  routing T_18_14.sp4_h_l_7 <X> T_18_14.lc_trk_g0_2
 (26 1)  (954 225)  (954 225)  routing T_18_14.lc_trk_g1_7 <X> T_18_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 225)  (955 225)  routing T_18_14.lc_trk_g1_7 <X> T_18_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 225)  (957 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 225)  (958 225)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_0/in_1
 (36 1)  (964 225)  (964 225)  LC_0 Logic Functioning bit
 (37 1)  (965 225)  (965 225)  LC_0 Logic Functioning bit
 (38 1)  (966 225)  (966 225)  LC_0 Logic Functioning bit
 (39 1)  (967 225)  (967 225)  LC_0 Logic Functioning bit
 (40 1)  (968 225)  (968 225)  LC_0 Logic Functioning bit
 (42 1)  (970 225)  (970 225)  LC_0 Logic Functioning bit
 (0 2)  (928 226)  (928 226)  routing T_18_14.glb_netwk_6 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (1 2)  (929 226)  (929 226)  routing T_18_14.glb_netwk_6 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (2 2)  (930 226)  (930 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (942 226)  (942 226)  routing T_18_14.sp4_h_l_9 <X> T_18_14.lc_trk_g0_4
 (15 2)  (943 226)  (943 226)  routing T_18_14.sp4_h_r_5 <X> T_18_14.lc_trk_g0_5
 (16 2)  (944 226)  (944 226)  routing T_18_14.sp4_h_r_5 <X> T_18_14.lc_trk_g0_5
 (17 2)  (945 226)  (945 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (26 2)  (954 226)  (954 226)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_1/in_0
 (32 2)  (960 226)  (960 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 226)  (962 226)  routing T_18_14.lc_trk_g1_3 <X> T_18_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 226)  (964 226)  LC_1 Logic Functioning bit
 (37 2)  (965 226)  (965 226)  LC_1 Logic Functioning bit
 (39 2)  (967 226)  (967 226)  LC_1 Logic Functioning bit
 (43 2)  (971 226)  (971 226)  LC_1 Logic Functioning bit
 (45 2)  (973 226)  (973 226)  LC_1 Logic Functioning bit
 (14 3)  (942 227)  (942 227)  routing T_18_14.sp4_h_l_9 <X> T_18_14.lc_trk_g0_4
 (15 3)  (943 227)  (943 227)  routing T_18_14.sp4_h_l_9 <X> T_18_14.lc_trk_g0_4
 (16 3)  (944 227)  (944 227)  routing T_18_14.sp4_h_l_9 <X> T_18_14.lc_trk_g0_4
 (17 3)  (945 227)  (945 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (18 3)  (946 227)  (946 227)  routing T_18_14.sp4_h_r_5 <X> T_18_14.lc_trk_g0_5
 (22 3)  (950 227)  (950 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (951 227)  (951 227)  routing T_18_14.sp4_h_r_6 <X> T_18_14.lc_trk_g0_6
 (24 3)  (952 227)  (952 227)  routing T_18_14.sp4_h_r_6 <X> T_18_14.lc_trk_g0_6
 (25 3)  (953 227)  (953 227)  routing T_18_14.sp4_h_r_6 <X> T_18_14.lc_trk_g0_6
 (26 3)  (954 227)  (954 227)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 227)  (956 227)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 227)  (957 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 227)  (959 227)  routing T_18_14.lc_trk_g1_3 <X> T_18_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (960 227)  (960 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (962 227)  (962 227)  routing T_18_14.lc_trk_g1_2 <X> T_18_14.input_2_1
 (35 3)  (963 227)  (963 227)  routing T_18_14.lc_trk_g1_2 <X> T_18_14.input_2_1
 (36 3)  (964 227)  (964 227)  LC_1 Logic Functioning bit
 (37 3)  (965 227)  (965 227)  LC_1 Logic Functioning bit
 (38 3)  (966 227)  (966 227)  LC_1 Logic Functioning bit
 (42 3)  (970 227)  (970 227)  LC_1 Logic Functioning bit
 (53 3)  (981 227)  (981 227)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (1 4)  (929 228)  (929 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (4 4)  (932 228)  (932 228)  routing T_18_14.sp4_h_l_44 <X> T_18_14.sp4_v_b_3
 (6 4)  (934 228)  (934 228)  routing T_18_14.sp4_h_l_44 <X> T_18_14.sp4_v_b_3
 (11 4)  (939 228)  (939 228)  routing T_18_14.sp4_h_l_46 <X> T_18_14.sp4_v_b_5
 (13 4)  (941 228)  (941 228)  routing T_18_14.sp4_h_l_46 <X> T_18_14.sp4_v_b_5
 (16 4)  (944 228)  (944 228)  routing T_18_14.sp4_v_b_1 <X> T_18_14.lc_trk_g1_1
 (17 4)  (945 228)  (945 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (946 228)  (946 228)  routing T_18_14.sp4_v_b_1 <X> T_18_14.lc_trk_g1_1
 (21 4)  (949 228)  (949 228)  routing T_18_14.sp4_h_r_11 <X> T_18_14.lc_trk_g1_3
 (22 4)  (950 228)  (950 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (951 228)  (951 228)  routing T_18_14.sp4_h_r_11 <X> T_18_14.lc_trk_g1_3
 (24 4)  (952 228)  (952 228)  routing T_18_14.sp4_h_r_11 <X> T_18_14.lc_trk_g1_3
 (26 4)  (954 228)  (954 228)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_2/in_0
 (28 4)  (956 228)  (956 228)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 228)  (957 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 228)  (958 228)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 228)  (960 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (964 228)  (964 228)  LC_2 Logic Functioning bit
 (37 4)  (965 228)  (965 228)  LC_2 Logic Functioning bit
 (38 4)  (966 228)  (966 228)  LC_2 Logic Functioning bit
 (39 4)  (967 228)  (967 228)  LC_2 Logic Functioning bit
 (41 4)  (969 228)  (969 228)  LC_2 Logic Functioning bit
 (43 4)  (971 228)  (971 228)  LC_2 Logic Functioning bit
 (45 4)  (973 228)  (973 228)  LC_2 Logic Functioning bit
 (52 4)  (980 228)  (980 228)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (1 5)  (929 229)  (929 229)  routing T_18_14.lc_trk_g0_2 <X> T_18_14.wire_logic_cluster/lc_7/cen
 (5 5)  (933 229)  (933 229)  routing T_18_14.sp4_h_l_44 <X> T_18_14.sp4_v_b_3
 (12 5)  (940 229)  (940 229)  routing T_18_14.sp4_h_l_46 <X> T_18_14.sp4_v_b_5
 (22 5)  (950 229)  (950 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (954 229)  (954 229)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 229)  (956 229)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 229)  (957 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 229)  (958 229)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (959 229)  (959 229)  routing T_18_14.lc_trk_g0_3 <X> T_18_14.wire_logic_cluster/lc_2/in_3
 (37 5)  (965 229)  (965 229)  LC_2 Logic Functioning bit
 (39 5)  (967 229)  (967 229)  LC_2 Logic Functioning bit
 (8 6)  (936 230)  (936 230)  routing T_18_14.sp4_v_t_41 <X> T_18_14.sp4_h_l_41
 (9 6)  (937 230)  (937 230)  routing T_18_14.sp4_v_t_41 <X> T_18_14.sp4_h_l_41
 (15 6)  (943 230)  (943 230)  routing T_18_14.sp4_h_r_13 <X> T_18_14.lc_trk_g1_5
 (16 6)  (944 230)  (944 230)  routing T_18_14.sp4_h_r_13 <X> T_18_14.lc_trk_g1_5
 (17 6)  (945 230)  (945 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (946 230)  (946 230)  routing T_18_14.sp4_h_r_13 <X> T_18_14.lc_trk_g1_5
 (22 6)  (950 230)  (950 230)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (951 230)  (951 230)  routing T_18_14.sp12_h_l_12 <X> T_18_14.lc_trk_g1_7
 (25 6)  (953 230)  (953 230)  routing T_18_14.sp4_h_r_14 <X> T_18_14.lc_trk_g1_6
 (26 6)  (954 230)  (954 230)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_3/in_0
 (31 6)  (959 230)  (959 230)  routing T_18_14.lc_trk_g1_5 <X> T_18_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 230)  (960 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 230)  (962 230)  routing T_18_14.lc_trk_g1_5 <X> T_18_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (963 230)  (963 230)  routing T_18_14.lc_trk_g1_4 <X> T_18_14.input_2_3
 (36 6)  (964 230)  (964 230)  LC_3 Logic Functioning bit
 (37 6)  (965 230)  (965 230)  LC_3 Logic Functioning bit
 (39 6)  (967 230)  (967 230)  LC_3 Logic Functioning bit
 (43 6)  (971 230)  (971 230)  LC_3 Logic Functioning bit
 (45 6)  (973 230)  (973 230)  LC_3 Logic Functioning bit
 (46 6)  (974 230)  (974 230)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (17 7)  (945 231)  (945 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (22 7)  (950 231)  (950 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (951 231)  (951 231)  routing T_18_14.sp4_h_r_14 <X> T_18_14.lc_trk_g1_6
 (24 7)  (952 231)  (952 231)  routing T_18_14.sp4_h_r_14 <X> T_18_14.lc_trk_g1_6
 (26 7)  (954 231)  (954 231)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 231)  (956 231)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 231)  (957 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (960 231)  (960 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (962 231)  (962 231)  routing T_18_14.lc_trk_g1_4 <X> T_18_14.input_2_3
 (36 7)  (964 231)  (964 231)  LC_3 Logic Functioning bit
 (37 7)  (965 231)  (965 231)  LC_3 Logic Functioning bit
 (38 7)  (966 231)  (966 231)  LC_3 Logic Functioning bit
 (42 7)  (970 231)  (970 231)  LC_3 Logic Functioning bit
 (9 8)  (937 232)  (937 232)  routing T_18_14.sp4_h_l_41 <X> T_18_14.sp4_h_r_7
 (10 8)  (938 232)  (938 232)  routing T_18_14.sp4_h_l_41 <X> T_18_14.sp4_h_r_7
 (11 8)  (939 232)  (939 232)  routing T_18_14.sp4_h_r_3 <X> T_18_14.sp4_v_b_8
 (14 8)  (942 232)  (942 232)  routing T_18_14.sp4_v_t_21 <X> T_18_14.lc_trk_g2_0
 (16 8)  (944 232)  (944 232)  routing T_18_14.sp4_v_t_12 <X> T_18_14.lc_trk_g2_1
 (17 8)  (945 232)  (945 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (946 232)  (946 232)  routing T_18_14.sp4_v_t_12 <X> T_18_14.lc_trk_g2_1
 (28 8)  (956 232)  (956 232)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 232)  (957 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 232)  (958 232)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (959 232)  (959 232)  routing T_18_14.lc_trk_g0_5 <X> T_18_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 232)  (960 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (964 232)  (964 232)  LC_4 Logic Functioning bit
 (37 8)  (965 232)  (965 232)  LC_4 Logic Functioning bit
 (38 8)  (966 232)  (966 232)  LC_4 Logic Functioning bit
 (39 8)  (967 232)  (967 232)  LC_4 Logic Functioning bit
 (41 8)  (969 232)  (969 232)  LC_4 Logic Functioning bit
 (43 8)  (971 232)  (971 232)  LC_4 Logic Functioning bit
 (45 8)  (973 232)  (973 232)  LC_4 Logic Functioning bit
 (14 9)  (942 233)  (942 233)  routing T_18_14.sp4_v_t_21 <X> T_18_14.lc_trk_g2_0
 (16 9)  (944 233)  (944 233)  routing T_18_14.sp4_v_t_21 <X> T_18_14.lc_trk_g2_0
 (17 9)  (945 233)  (945 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 9)  (950 233)  (950 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (953 233)  (953 233)  routing T_18_14.sp4_r_v_b_34 <X> T_18_14.lc_trk_g2_2
 (26 9)  (954 233)  (954 233)  routing T_18_14.lc_trk_g2_2 <X> T_18_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 233)  (956 233)  routing T_18_14.lc_trk_g2_2 <X> T_18_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 233)  (957 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 233)  (958 233)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_4/in_1
 (37 9)  (965 233)  (965 233)  LC_4 Logic Functioning bit
 (39 9)  (967 233)  (967 233)  LC_4 Logic Functioning bit
 (51 9)  (979 233)  (979 233)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (8 10)  (936 234)  (936 234)  routing T_18_14.sp4_v_t_42 <X> T_18_14.sp4_h_l_42
 (9 10)  (937 234)  (937 234)  routing T_18_14.sp4_v_t_42 <X> T_18_14.sp4_h_l_42
 (22 10)  (950 234)  (950 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (951 234)  (951 234)  routing T_18_14.sp4_h_r_31 <X> T_18_14.lc_trk_g2_7
 (24 10)  (952 234)  (952 234)  routing T_18_14.sp4_h_r_31 <X> T_18_14.lc_trk_g2_7
 (26 10)  (954 234)  (954 234)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (955 234)  (955 234)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 234)  (956 234)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 234)  (957 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 234)  (958 234)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 234)  (960 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 234)  (961 234)  routing T_18_14.lc_trk_g2_0 <X> T_18_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 234)  (964 234)  LC_5 Logic Functioning bit
 (37 10)  (965 234)  (965 234)  LC_5 Logic Functioning bit
 (38 10)  (966 234)  (966 234)  LC_5 Logic Functioning bit
 (39 10)  (967 234)  (967 234)  LC_5 Logic Functioning bit
 (41 10)  (969 234)  (969 234)  LC_5 Logic Functioning bit
 (43 10)  (971 234)  (971 234)  LC_5 Logic Functioning bit
 (45 10)  (973 234)  (973 234)  LC_5 Logic Functioning bit
 (21 11)  (949 235)  (949 235)  routing T_18_14.sp4_h_r_31 <X> T_18_14.lc_trk_g2_7
 (22 11)  (950 235)  (950 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (953 235)  (953 235)  routing T_18_14.sp4_r_v_b_38 <X> T_18_14.lc_trk_g2_6
 (26 11)  (954 235)  (954 235)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 235)  (956 235)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 235)  (957 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 235)  (958 235)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_5/in_1
 (36 11)  (964 235)  (964 235)  LC_5 Logic Functioning bit
 (38 11)  (966 235)  (966 235)  LC_5 Logic Functioning bit
 (16 12)  (944 236)  (944 236)  routing T_18_14.sp12_v_t_14 <X> T_18_14.lc_trk_g3_1
 (17 12)  (945 236)  (945 236)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (28 12)  (956 236)  (956 236)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 236)  (957 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 236)  (958 236)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (959 236)  (959 236)  routing T_18_14.lc_trk_g1_6 <X> T_18_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 236)  (960 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (962 236)  (962 236)  routing T_18_14.lc_trk_g1_6 <X> T_18_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 236)  (964 236)  LC_6 Logic Functioning bit
 (37 12)  (965 236)  (965 236)  LC_6 Logic Functioning bit
 (38 12)  (966 236)  (966 236)  LC_6 Logic Functioning bit
 (39 12)  (967 236)  (967 236)  LC_6 Logic Functioning bit
 (41 12)  (969 236)  (969 236)  LC_6 Logic Functioning bit
 (43 12)  (971 236)  (971 236)  LC_6 Logic Functioning bit
 (45 12)  (973 236)  (973 236)  LC_6 Logic Functioning bit
 (18 13)  (946 237)  (946 237)  routing T_18_14.sp12_v_t_14 <X> T_18_14.lc_trk_g3_1
 (27 13)  (955 237)  (955 237)  routing T_18_14.lc_trk_g3_1 <X> T_18_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 237)  (956 237)  routing T_18_14.lc_trk_g3_1 <X> T_18_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 237)  (957 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 237)  (958 237)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (959 237)  (959 237)  routing T_18_14.lc_trk_g1_6 <X> T_18_14.wire_logic_cluster/lc_6/in_3
 (37 13)  (965 237)  (965 237)  LC_6 Logic Functioning bit
 (39 13)  (967 237)  (967 237)  LC_6 Logic Functioning bit
 (46 13)  (974 237)  (974 237)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (1 14)  (929 238)  (929 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (932 238)  (932 238)  routing T_18_14.sp4_h_r_3 <X> T_18_14.sp4_v_t_44
 (6 14)  (934 238)  (934 238)  routing T_18_14.sp4_h_r_3 <X> T_18_14.sp4_v_t_44
 (22 14)  (950 238)  (950 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (954 238)  (954 238)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (955 238)  (955 238)  routing T_18_14.lc_trk_g1_1 <X> T_18_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 238)  (957 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (959 238)  (959 238)  routing T_18_14.lc_trk_g0_6 <X> T_18_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 238)  (960 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (964 238)  (964 238)  LC_7 Logic Functioning bit
 (37 14)  (965 238)  (965 238)  LC_7 Logic Functioning bit
 (38 14)  (966 238)  (966 238)  LC_7 Logic Functioning bit
 (39 14)  (967 238)  (967 238)  LC_7 Logic Functioning bit
 (41 14)  (969 238)  (969 238)  LC_7 Logic Functioning bit
 (43 14)  (971 238)  (971 238)  LC_7 Logic Functioning bit
 (45 14)  (973 238)  (973 238)  LC_7 Logic Functioning bit
 (1 15)  (929 239)  (929 239)  routing T_18_14.lc_trk_g0_4 <X> T_18_14.wire_logic_cluster/lc_7/s_r
 (5 15)  (933 239)  (933 239)  routing T_18_14.sp4_h_r_3 <X> T_18_14.sp4_v_t_44
 (10 15)  (938 239)  (938 239)  routing T_18_14.sp4_h_l_40 <X> T_18_14.sp4_v_t_47
 (26 15)  (954 239)  (954 239)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 239)  (956 239)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 239)  (957 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (959 239)  (959 239)  routing T_18_14.lc_trk_g0_6 <X> T_18_14.wire_logic_cluster/lc_7/in_3
 (36 15)  (964 239)  (964 239)  LC_7 Logic Functioning bit
 (38 15)  (966 239)  (966 239)  LC_7 Logic Functioning bit
 (51 15)  (979 239)  (979 239)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_19_14

 (6 0)  (988 224)  (988 224)  routing T_19_14.sp4_h_r_7 <X> T_19_14.sp4_v_b_0
 (12 0)  (994 224)  (994 224)  routing T_19_14.sp4_h_l_46 <X> T_19_14.sp4_h_r_2
 (14 0)  (996 224)  (996 224)  routing T_19_14.wire_logic_cluster/lc_0/out <X> T_19_14.lc_trk_g0_0
 (16 0)  (998 224)  (998 224)  routing T_19_14.sp12_h_r_9 <X> T_19_14.lc_trk_g0_1
 (17 0)  (999 224)  (999 224)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (29 0)  (1011 224)  (1011 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 224)  (1014 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 224)  (1015 224)  routing T_19_14.lc_trk_g2_1 <X> T_19_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 224)  (1017 224)  routing T_19_14.lc_trk_g3_5 <X> T_19_14.input_2_0
 (36 0)  (1018 224)  (1018 224)  LC_0 Logic Functioning bit
 (38 0)  (1020 224)  (1020 224)  LC_0 Logic Functioning bit
 (42 0)  (1024 224)  (1024 224)  LC_0 Logic Functioning bit
 (4 1)  (986 225)  (986 225)  routing T_19_14.sp4_v_t_42 <X> T_19_14.sp4_h_r_0
 (10 1)  (992 225)  (992 225)  routing T_19_14.sp4_h_r_8 <X> T_19_14.sp4_v_b_1
 (13 1)  (995 225)  (995 225)  routing T_19_14.sp4_h_l_46 <X> T_19_14.sp4_h_r_2
 (17 1)  (999 225)  (999 225)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (1004 225)  (1004 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (1008 225)  (1008 225)  routing T_19_14.lc_trk_g0_2 <X> T_19_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 225)  (1011 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (1014 225)  (1014 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (1015 225)  (1015 225)  routing T_19_14.lc_trk_g3_5 <X> T_19_14.input_2_0
 (34 1)  (1016 225)  (1016 225)  routing T_19_14.lc_trk_g3_5 <X> T_19_14.input_2_0
 (36 1)  (1018 225)  (1018 225)  LC_0 Logic Functioning bit
 (37 1)  (1019 225)  (1019 225)  LC_0 Logic Functioning bit
 (38 1)  (1020 225)  (1020 225)  LC_0 Logic Functioning bit
 (39 1)  (1021 225)  (1021 225)  LC_0 Logic Functioning bit
 (43 1)  (1025 225)  (1025 225)  LC_0 Logic Functioning bit
 (0 2)  (982 226)  (982 226)  routing T_19_14.glb_netwk_6 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (1 2)  (983 226)  (983 226)  routing T_19_14.glb_netwk_6 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (2 2)  (984 226)  (984 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (985 226)  (985 226)  routing T_19_14.sp12_h_r_0 <X> T_19_14.sp12_h_l_23
 (26 2)  (1008 226)  (1008 226)  routing T_19_14.lc_trk_g2_7 <X> T_19_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (1009 226)  (1009 226)  routing T_19_14.lc_trk_g1_3 <X> T_19_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 226)  (1011 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 226)  (1014 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 226)  (1018 226)  LC_1 Logic Functioning bit
 (41 2)  (1023 226)  (1023 226)  LC_1 Logic Functioning bit
 (43 2)  (1025 226)  (1025 226)  LC_1 Logic Functioning bit
 (3 3)  (985 227)  (985 227)  routing T_19_14.sp12_h_r_0 <X> T_19_14.sp12_h_l_23
 (26 3)  (1008 227)  (1008 227)  routing T_19_14.lc_trk_g2_7 <X> T_19_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 227)  (1010 227)  routing T_19_14.lc_trk_g2_7 <X> T_19_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 227)  (1011 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 227)  (1012 227)  routing T_19_14.lc_trk_g1_3 <X> T_19_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (1013 227)  (1013 227)  routing T_19_14.lc_trk_g0_2 <X> T_19_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (1014 227)  (1014 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (1015 227)  (1015 227)  routing T_19_14.lc_trk_g2_3 <X> T_19_14.input_2_1
 (35 3)  (1017 227)  (1017 227)  routing T_19_14.lc_trk_g2_3 <X> T_19_14.input_2_1
 (36 3)  (1018 227)  (1018 227)  LC_1 Logic Functioning bit
 (37 3)  (1019 227)  (1019 227)  LC_1 Logic Functioning bit
 (38 3)  (1020 227)  (1020 227)  LC_1 Logic Functioning bit
 (40 3)  (1022 227)  (1022 227)  LC_1 Logic Functioning bit
 (42 3)  (1024 227)  (1024 227)  LC_1 Logic Functioning bit
 (0 4)  (982 228)  (982 228)  routing T_19_14.lc_trk_g3_3 <X> T_19_14.wire_logic_cluster/lc_7/cen
 (1 4)  (983 228)  (983 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (12 4)  (994 228)  (994 228)  routing T_19_14.sp4_v_b_11 <X> T_19_14.sp4_h_r_5
 (22 4)  (1004 228)  (1004 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (26 4)  (1008 228)  (1008 228)  routing T_19_14.lc_trk_g2_6 <X> T_19_14.wire_logic_cluster/lc_2/in_0
 (28 4)  (1010 228)  (1010 228)  routing T_19_14.lc_trk_g2_7 <X> T_19_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 228)  (1011 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 228)  (1012 228)  routing T_19_14.lc_trk_g2_7 <X> T_19_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 228)  (1014 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 228)  (1015 228)  routing T_19_14.lc_trk_g3_2 <X> T_19_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 228)  (1016 228)  routing T_19_14.lc_trk_g3_2 <X> T_19_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 228)  (1018 228)  LC_2 Logic Functioning bit
 (37 4)  (1019 228)  (1019 228)  LC_2 Logic Functioning bit
 (38 4)  (1020 228)  (1020 228)  LC_2 Logic Functioning bit
 (39 4)  (1021 228)  (1021 228)  LC_2 Logic Functioning bit
 (41 4)  (1023 228)  (1023 228)  LC_2 Logic Functioning bit
 (43 4)  (1025 228)  (1025 228)  LC_2 Logic Functioning bit
 (0 5)  (982 229)  (982 229)  routing T_19_14.lc_trk_g3_3 <X> T_19_14.wire_logic_cluster/lc_7/cen
 (1 5)  (983 229)  (983 229)  routing T_19_14.lc_trk_g3_3 <X> T_19_14.wire_logic_cluster/lc_7/cen
 (11 5)  (993 229)  (993 229)  routing T_19_14.sp4_v_b_11 <X> T_19_14.sp4_h_r_5
 (13 5)  (995 229)  (995 229)  routing T_19_14.sp4_v_b_11 <X> T_19_14.sp4_h_r_5
 (21 5)  (1003 229)  (1003 229)  routing T_19_14.sp4_r_v_b_27 <X> T_19_14.lc_trk_g1_3
 (26 5)  (1008 229)  (1008 229)  routing T_19_14.lc_trk_g2_6 <X> T_19_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 229)  (1010 229)  routing T_19_14.lc_trk_g2_6 <X> T_19_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 229)  (1011 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 229)  (1012 229)  routing T_19_14.lc_trk_g2_7 <X> T_19_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (1013 229)  (1013 229)  routing T_19_14.lc_trk_g3_2 <X> T_19_14.wire_logic_cluster/lc_2/in_3
 (37 5)  (1019 229)  (1019 229)  LC_2 Logic Functioning bit
 (39 5)  (1021 229)  (1021 229)  LC_2 Logic Functioning bit
 (9 6)  (991 230)  (991 230)  routing T_19_14.sp4_v_b_4 <X> T_19_14.sp4_h_l_41
 (13 6)  (995 230)  (995 230)  routing T_19_14.sp4_h_r_5 <X> T_19_14.sp4_v_t_40
 (15 6)  (997 230)  (997 230)  routing T_19_14.sp4_h_r_5 <X> T_19_14.lc_trk_g1_5
 (16 6)  (998 230)  (998 230)  routing T_19_14.sp4_h_r_5 <X> T_19_14.lc_trk_g1_5
 (17 6)  (999 230)  (999 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (25 6)  (1007 230)  (1007 230)  routing T_19_14.sp4_h_r_14 <X> T_19_14.lc_trk_g1_6
 (26 6)  (1008 230)  (1008 230)  routing T_19_14.lc_trk_g2_7 <X> T_19_14.wire_logic_cluster/lc_3/in_0
 (28 6)  (1010 230)  (1010 230)  routing T_19_14.lc_trk_g2_2 <X> T_19_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 230)  (1011 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 230)  (1014 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (42 6)  (1024 230)  (1024 230)  LC_3 Logic Functioning bit
 (43 6)  (1025 230)  (1025 230)  LC_3 Logic Functioning bit
 (50 6)  (1032 230)  (1032 230)  Cascade bit: LH_LC03_inmux02_5

 (12 7)  (994 231)  (994 231)  routing T_19_14.sp4_h_r_5 <X> T_19_14.sp4_v_t_40
 (18 7)  (1000 231)  (1000 231)  routing T_19_14.sp4_h_r_5 <X> T_19_14.lc_trk_g1_5
 (22 7)  (1004 231)  (1004 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (1005 231)  (1005 231)  routing T_19_14.sp4_h_r_14 <X> T_19_14.lc_trk_g1_6
 (24 7)  (1006 231)  (1006 231)  routing T_19_14.sp4_h_r_14 <X> T_19_14.lc_trk_g1_6
 (26 7)  (1008 231)  (1008 231)  routing T_19_14.lc_trk_g2_7 <X> T_19_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 231)  (1010 231)  routing T_19_14.lc_trk_g2_7 <X> T_19_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 231)  (1011 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 231)  (1012 231)  routing T_19_14.lc_trk_g2_2 <X> T_19_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (1013 231)  (1013 231)  routing T_19_14.lc_trk_g0_2 <X> T_19_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (1018 231)  (1018 231)  LC_3 Logic Functioning bit
 (38 7)  (1020 231)  (1020 231)  LC_3 Logic Functioning bit
 (42 7)  (1024 231)  (1024 231)  LC_3 Logic Functioning bit
 (43 7)  (1025 231)  (1025 231)  LC_3 Logic Functioning bit
 (17 8)  (999 232)  (999 232)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1000 232)  (1000 232)  routing T_19_14.wire_logic_cluster/lc_1/out <X> T_19_14.lc_trk_g2_1
 (22 8)  (1004 232)  (1004 232)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (1005 232)  (1005 232)  routing T_19_14.sp12_v_b_11 <X> T_19_14.lc_trk_g2_3
 (25 8)  (1007 232)  (1007 232)  routing T_19_14.sp4_h_r_34 <X> T_19_14.lc_trk_g2_2
 (28 8)  (1010 232)  (1010 232)  routing T_19_14.lc_trk_g2_5 <X> T_19_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 232)  (1011 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 232)  (1012 232)  routing T_19_14.lc_trk_g2_5 <X> T_19_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 232)  (1013 232)  routing T_19_14.lc_trk_g3_4 <X> T_19_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 232)  (1014 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 232)  (1015 232)  routing T_19_14.lc_trk_g3_4 <X> T_19_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 232)  (1016 232)  routing T_19_14.lc_trk_g3_4 <X> T_19_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 232)  (1018 232)  LC_4 Logic Functioning bit
 (37 8)  (1019 232)  (1019 232)  LC_4 Logic Functioning bit
 (39 8)  (1021 232)  (1021 232)  LC_4 Logic Functioning bit
 (41 8)  (1023 232)  (1023 232)  LC_4 Logic Functioning bit
 (43 8)  (1025 232)  (1025 232)  LC_4 Logic Functioning bit
 (50 8)  (1032 232)  (1032 232)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (996 233)  (996 233)  routing T_19_14.sp4_r_v_b_32 <X> T_19_14.lc_trk_g2_0
 (17 9)  (999 233)  (999 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (1004 233)  (1004 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1005 233)  (1005 233)  routing T_19_14.sp4_h_r_34 <X> T_19_14.lc_trk_g2_2
 (24 9)  (1006 233)  (1006 233)  routing T_19_14.sp4_h_r_34 <X> T_19_14.lc_trk_g2_2
 (28 9)  (1010 233)  (1010 233)  routing T_19_14.lc_trk_g2_0 <X> T_19_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 233)  (1011 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (36 9)  (1018 233)  (1018 233)  LC_4 Logic Functioning bit
 (37 9)  (1019 233)  (1019 233)  LC_4 Logic Functioning bit
 (39 9)  (1021 233)  (1021 233)  LC_4 Logic Functioning bit
 (13 10)  (995 234)  (995 234)  routing T_19_14.sp4_v_b_8 <X> T_19_14.sp4_v_t_45
 (15 10)  (997 234)  (997 234)  routing T_19_14.sp4_h_l_16 <X> T_19_14.lc_trk_g2_5
 (16 10)  (998 234)  (998 234)  routing T_19_14.sp4_h_l_16 <X> T_19_14.lc_trk_g2_5
 (17 10)  (999 234)  (999 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (1003 234)  (1003 234)  routing T_19_14.sp4_v_t_18 <X> T_19_14.lc_trk_g2_7
 (22 10)  (1004 234)  (1004 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (1005 234)  (1005 234)  routing T_19_14.sp4_v_t_18 <X> T_19_14.lc_trk_g2_7
 (25 10)  (1007 234)  (1007 234)  routing T_19_14.sp4_h_r_46 <X> T_19_14.lc_trk_g2_6
 (26 10)  (1008 234)  (1008 234)  routing T_19_14.lc_trk_g2_5 <X> T_19_14.wire_logic_cluster/lc_5/in_0
 (29 10)  (1011 234)  (1011 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 234)  (1013 234)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 234)  (1014 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 234)  (1015 234)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 234)  (1016 234)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 234)  (1018 234)  LC_5 Logic Functioning bit
 (37 10)  (1019 234)  (1019 234)  LC_5 Logic Functioning bit
 (43 10)  (1025 234)  (1025 234)  LC_5 Logic Functioning bit
 (50 10)  (1032 234)  (1032 234)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (1000 235)  (1000 235)  routing T_19_14.sp4_h_l_16 <X> T_19_14.lc_trk_g2_5
 (22 11)  (1004 235)  (1004 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1005 235)  (1005 235)  routing T_19_14.sp4_h_r_46 <X> T_19_14.lc_trk_g2_6
 (24 11)  (1006 235)  (1006 235)  routing T_19_14.sp4_h_r_46 <X> T_19_14.lc_trk_g2_6
 (25 11)  (1007 235)  (1007 235)  routing T_19_14.sp4_h_r_46 <X> T_19_14.lc_trk_g2_6
 (28 11)  (1010 235)  (1010 235)  routing T_19_14.lc_trk_g2_5 <X> T_19_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 235)  (1011 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (1013 235)  (1013 235)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (1018 235)  (1018 235)  LC_5 Logic Functioning bit
 (37 11)  (1019 235)  (1019 235)  LC_5 Logic Functioning bit
 (38 11)  (1020 235)  (1020 235)  LC_5 Logic Functioning bit
 (41 11)  (1023 235)  (1023 235)  LC_5 Logic Functioning bit
 (42 11)  (1024 235)  (1024 235)  LC_5 Logic Functioning bit
 (4 12)  (986 236)  (986 236)  routing T_19_14.sp4_v_t_36 <X> T_19_14.sp4_v_b_9
 (6 12)  (988 236)  (988 236)  routing T_19_14.sp4_v_t_36 <X> T_19_14.sp4_v_b_9
 (8 12)  (990 236)  (990 236)  routing T_19_14.sp4_h_l_39 <X> T_19_14.sp4_h_r_10
 (10 12)  (992 236)  (992 236)  routing T_19_14.sp4_h_l_39 <X> T_19_14.sp4_h_r_10
 (12 12)  (994 236)  (994 236)  routing T_19_14.sp4_v_b_5 <X> T_19_14.sp4_h_r_11
 (21 12)  (1003 236)  (1003 236)  routing T_19_14.sp4_v_t_14 <X> T_19_14.lc_trk_g3_3
 (22 12)  (1004 236)  (1004 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1005 236)  (1005 236)  routing T_19_14.sp4_v_t_14 <X> T_19_14.lc_trk_g3_3
 (27 12)  (1009 236)  (1009 236)  routing T_19_14.lc_trk_g3_0 <X> T_19_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (1010 236)  (1010 236)  routing T_19_14.lc_trk_g3_0 <X> T_19_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 236)  (1011 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 236)  (1013 236)  routing T_19_14.lc_trk_g1_6 <X> T_19_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 236)  (1014 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 236)  (1016 236)  routing T_19_14.lc_trk_g1_6 <X> T_19_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 236)  (1018 236)  LC_6 Logic Functioning bit
 (38 12)  (1020 236)  (1020 236)  LC_6 Logic Functioning bit
 (42 12)  (1024 236)  (1024 236)  LC_6 Logic Functioning bit
 (43 12)  (1025 236)  (1025 236)  LC_6 Logic Functioning bit
 (45 12)  (1027 236)  (1027 236)  LC_6 Logic Functioning bit
 (50 12)  (1032 236)  (1032 236)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (1033 236)  (1033 236)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (11 13)  (993 237)  (993 237)  routing T_19_14.sp4_v_b_5 <X> T_19_14.sp4_h_r_11
 (13 13)  (995 237)  (995 237)  routing T_19_14.sp4_v_b_5 <X> T_19_14.sp4_h_r_11
 (16 13)  (998 237)  (998 237)  routing T_19_14.sp12_v_b_8 <X> T_19_14.lc_trk_g3_0
 (17 13)  (999 237)  (999 237)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (22 13)  (1004 237)  (1004 237)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (1005 237)  (1005 237)  routing T_19_14.sp12_v_b_18 <X> T_19_14.lc_trk_g3_2
 (25 13)  (1007 237)  (1007 237)  routing T_19_14.sp12_v_b_18 <X> T_19_14.lc_trk_g3_2
 (31 13)  (1013 237)  (1013 237)  routing T_19_14.lc_trk_g1_6 <X> T_19_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (1018 237)  (1018 237)  LC_6 Logic Functioning bit
 (38 13)  (1020 237)  (1020 237)  LC_6 Logic Functioning bit
 (42 13)  (1024 237)  (1024 237)  LC_6 Logic Functioning bit
 (43 13)  (1025 237)  (1025 237)  LC_6 Logic Functioning bit
 (51 13)  (1033 237)  (1033 237)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (53 13)  (1035 237)  (1035 237)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (1 14)  (983 238)  (983 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (5 14)  (987 238)  (987 238)  routing T_19_14.sp4_v_t_44 <X> T_19_14.sp4_h_l_44
 (14 14)  (996 238)  (996 238)  routing T_19_14.sp4_h_r_36 <X> T_19_14.lc_trk_g3_4
 (15 14)  (997 238)  (997 238)  routing T_19_14.sp4_v_t_32 <X> T_19_14.lc_trk_g3_5
 (16 14)  (998 238)  (998 238)  routing T_19_14.sp4_v_t_32 <X> T_19_14.lc_trk_g3_5
 (17 14)  (999 238)  (999 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 14)  (1004 238)  (1004 238)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (1005 238)  (1005 238)  routing T_19_14.sp12_v_b_23 <X> T_19_14.lc_trk_g3_7
 (0 15)  (982 239)  (982 239)  routing T_19_14.lc_trk_g1_5 <X> T_19_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (983 239)  (983 239)  routing T_19_14.lc_trk_g1_5 <X> T_19_14.wire_logic_cluster/lc_7/s_r
 (6 15)  (988 239)  (988 239)  routing T_19_14.sp4_v_t_44 <X> T_19_14.sp4_h_l_44
 (8 15)  (990 239)  (990 239)  routing T_19_14.sp4_h_r_10 <X> T_19_14.sp4_v_t_47
 (9 15)  (991 239)  (991 239)  routing T_19_14.sp4_h_r_10 <X> T_19_14.sp4_v_t_47
 (15 15)  (997 239)  (997 239)  routing T_19_14.sp4_h_r_36 <X> T_19_14.lc_trk_g3_4
 (16 15)  (998 239)  (998 239)  routing T_19_14.sp4_h_r_36 <X> T_19_14.lc_trk_g3_4
 (17 15)  (999 239)  (999 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (21 15)  (1003 239)  (1003 239)  routing T_19_14.sp12_v_b_23 <X> T_19_14.lc_trk_g3_7


LogicTile_20_14

 (17 0)  (1053 224)  (1053 224)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1054 224)  (1054 224)  routing T_20_14.wire_logic_cluster/lc_1/out <X> T_20_14.lc_trk_g0_1
 (21 0)  (1057 224)  (1057 224)  routing T_20_14.sp4_h_r_11 <X> T_20_14.lc_trk_g0_3
 (22 0)  (1058 224)  (1058 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (1059 224)  (1059 224)  routing T_20_14.sp4_h_r_11 <X> T_20_14.lc_trk_g0_3
 (24 0)  (1060 224)  (1060 224)  routing T_20_14.sp4_h_r_11 <X> T_20_14.lc_trk_g0_3
 (28 0)  (1064 224)  (1064 224)  routing T_20_14.lc_trk_g2_7 <X> T_20_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 224)  (1065 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 224)  (1066 224)  routing T_20_14.lc_trk_g2_7 <X> T_20_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 224)  (1068 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 224)  (1069 224)  routing T_20_14.lc_trk_g2_1 <X> T_20_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (1071 224)  (1071 224)  routing T_20_14.lc_trk_g0_6 <X> T_20_14.input_2_0
 (36 0)  (1072 224)  (1072 224)  LC_0 Logic Functioning bit
 (41 0)  (1077 224)  (1077 224)  LC_0 Logic Functioning bit
 (43 0)  (1079 224)  (1079 224)  LC_0 Logic Functioning bit
 (9 1)  (1045 225)  (1045 225)  routing T_20_14.sp4_v_t_40 <X> T_20_14.sp4_v_b_1
 (10 1)  (1046 225)  (1046 225)  routing T_20_14.sp4_v_t_40 <X> T_20_14.sp4_v_b_1
 (26 1)  (1062 225)  (1062 225)  routing T_20_14.lc_trk_g2_2 <X> T_20_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 225)  (1064 225)  routing T_20_14.lc_trk_g2_2 <X> T_20_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 225)  (1065 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 225)  (1066 225)  routing T_20_14.lc_trk_g2_7 <X> T_20_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (1068 225)  (1068 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (1071 225)  (1071 225)  routing T_20_14.lc_trk_g0_6 <X> T_20_14.input_2_0
 (36 1)  (1072 225)  (1072 225)  LC_0 Logic Functioning bit
 (37 1)  (1073 225)  (1073 225)  LC_0 Logic Functioning bit
 (38 1)  (1074 225)  (1074 225)  LC_0 Logic Functioning bit
 (40 1)  (1076 225)  (1076 225)  LC_0 Logic Functioning bit
 (42 1)  (1078 225)  (1078 225)  LC_0 Logic Functioning bit
 (0 2)  (1036 226)  (1036 226)  routing T_20_14.glb_netwk_6 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 226)  (1037 226)  routing T_20_14.glb_netwk_6 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 226)  (1038 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (1061 226)  (1061 226)  routing T_20_14.sp4_h_l_11 <X> T_20_14.lc_trk_g0_6
 (27 2)  (1063 226)  (1063 226)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (1064 226)  (1064 226)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 226)  (1065 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 226)  (1066 226)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 226)  (1068 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 226)  (1069 226)  routing T_20_14.lc_trk_g3_1 <X> T_20_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 226)  (1070 226)  routing T_20_14.lc_trk_g3_1 <X> T_20_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 226)  (1072 226)  LC_1 Logic Functioning bit
 (37 2)  (1073 226)  (1073 226)  LC_1 Logic Functioning bit
 (43 2)  (1079 226)  (1079 226)  LC_1 Logic Functioning bit
 (50 2)  (1086 226)  (1086 226)  Cascade bit: LH_LC01_inmux02_5

 (22 3)  (1058 227)  (1058 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (1059 227)  (1059 227)  routing T_20_14.sp4_h_l_11 <X> T_20_14.lc_trk_g0_6
 (24 3)  (1060 227)  (1060 227)  routing T_20_14.sp4_h_l_11 <X> T_20_14.lc_trk_g0_6
 (25 3)  (1061 227)  (1061 227)  routing T_20_14.sp4_h_l_11 <X> T_20_14.lc_trk_g0_6
 (28 3)  (1064 227)  (1064 227)  routing T_20_14.lc_trk_g2_1 <X> T_20_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 227)  (1065 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 227)  (1066 227)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_1/in_1
 (36 3)  (1072 227)  (1072 227)  LC_1 Logic Functioning bit
 (37 3)  (1073 227)  (1073 227)  LC_1 Logic Functioning bit
 (38 3)  (1074 227)  (1074 227)  LC_1 Logic Functioning bit
 (41 3)  (1077 227)  (1077 227)  LC_1 Logic Functioning bit
 (42 3)  (1078 227)  (1078 227)  LC_1 Logic Functioning bit
 (0 4)  (1036 228)  (1036 228)  routing T_20_14.lc_trk_g3_3 <X> T_20_14.wire_logic_cluster/lc_7/cen
 (1 4)  (1037 228)  (1037 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (2 4)  (1038 228)  (1038 228)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (12 4)  (1048 228)  (1048 228)  routing T_20_14.sp4_h_l_39 <X> T_20_14.sp4_h_r_5
 (28 4)  (1064 228)  (1064 228)  routing T_20_14.lc_trk_g2_3 <X> T_20_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 228)  (1065 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 228)  (1067 228)  routing T_20_14.lc_trk_g3_4 <X> T_20_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 228)  (1068 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 228)  (1069 228)  routing T_20_14.lc_trk_g3_4 <X> T_20_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 228)  (1070 228)  routing T_20_14.lc_trk_g3_4 <X> T_20_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 228)  (1072 228)  LC_2 Logic Functioning bit
 (37 4)  (1073 228)  (1073 228)  LC_2 Logic Functioning bit
 (38 4)  (1074 228)  (1074 228)  LC_2 Logic Functioning bit
 (39 4)  (1075 228)  (1075 228)  LC_2 Logic Functioning bit
 (41 4)  (1077 228)  (1077 228)  LC_2 Logic Functioning bit
 (43 4)  (1079 228)  (1079 228)  LC_2 Logic Functioning bit
 (0 5)  (1036 229)  (1036 229)  routing T_20_14.lc_trk_g3_3 <X> T_20_14.wire_logic_cluster/lc_7/cen
 (1 5)  (1037 229)  (1037 229)  routing T_20_14.lc_trk_g3_3 <X> T_20_14.wire_logic_cluster/lc_7/cen
 (10 5)  (1046 229)  (1046 229)  routing T_20_14.sp4_h_r_11 <X> T_20_14.sp4_v_b_4
 (13 5)  (1049 229)  (1049 229)  routing T_20_14.sp4_h_l_39 <X> T_20_14.sp4_h_r_5
 (26 5)  (1062 229)  (1062 229)  routing T_20_14.lc_trk_g2_2 <X> T_20_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 229)  (1064 229)  routing T_20_14.lc_trk_g2_2 <X> T_20_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 229)  (1065 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 229)  (1066 229)  routing T_20_14.lc_trk_g2_3 <X> T_20_14.wire_logic_cluster/lc_2/in_1
 (36 5)  (1072 229)  (1072 229)  LC_2 Logic Functioning bit
 (38 5)  (1074 229)  (1074 229)  LC_2 Logic Functioning bit
 (28 6)  (1064 230)  (1064 230)  routing T_20_14.lc_trk_g2_6 <X> T_20_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 230)  (1065 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 230)  (1066 230)  routing T_20_14.lc_trk_g2_6 <X> T_20_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 230)  (1068 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 230)  (1069 230)  routing T_20_14.lc_trk_g2_2 <X> T_20_14.wire_logic_cluster/lc_3/in_3
 (37 6)  (1073 230)  (1073 230)  LC_3 Logic Functioning bit
 (41 6)  (1077 230)  (1077 230)  LC_3 Logic Functioning bit
 (42 6)  (1078 230)  (1078 230)  LC_3 Logic Functioning bit
 (43 6)  (1079 230)  (1079 230)  LC_3 Logic Functioning bit
 (50 6)  (1086 230)  (1086 230)  Cascade bit: LH_LC03_inmux02_5

 (28 7)  (1064 231)  (1064 231)  routing T_20_14.lc_trk_g2_1 <X> T_20_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 231)  (1065 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 231)  (1066 231)  routing T_20_14.lc_trk_g2_6 <X> T_20_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (1067 231)  (1067 231)  routing T_20_14.lc_trk_g2_2 <X> T_20_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (1072 231)  (1072 231)  LC_3 Logic Functioning bit
 (43 7)  (1079 231)  (1079 231)  LC_3 Logic Functioning bit
 (12 8)  (1048 232)  (1048 232)  routing T_20_14.sp4_v_b_2 <X> T_20_14.sp4_h_r_8
 (14 8)  (1050 232)  (1050 232)  routing T_20_14.bnl_op_0 <X> T_20_14.lc_trk_g2_0
 (15 8)  (1051 232)  (1051 232)  routing T_20_14.tnr_op_1 <X> T_20_14.lc_trk_g2_1
 (17 8)  (1053 232)  (1053 232)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (21 8)  (1057 232)  (1057 232)  routing T_20_14.sp4_h_r_43 <X> T_20_14.lc_trk_g2_3
 (22 8)  (1058 232)  (1058 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (1059 232)  (1059 232)  routing T_20_14.sp4_h_r_43 <X> T_20_14.lc_trk_g2_3
 (24 8)  (1060 232)  (1060 232)  routing T_20_14.sp4_h_r_43 <X> T_20_14.lc_trk_g2_3
 (29 8)  (1065 232)  (1065 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 232)  (1067 232)  routing T_20_14.lc_trk_g2_5 <X> T_20_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 232)  (1068 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 232)  (1069 232)  routing T_20_14.lc_trk_g2_5 <X> T_20_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 232)  (1072 232)  LC_4 Logic Functioning bit
 (37 8)  (1073 232)  (1073 232)  LC_4 Logic Functioning bit
 (41 8)  (1077 232)  (1077 232)  LC_4 Logic Functioning bit
 (43 8)  (1079 232)  (1079 232)  LC_4 Logic Functioning bit
 (45 8)  (1081 232)  (1081 232)  LC_4 Logic Functioning bit
 (47 8)  (1083 232)  (1083 232)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (1086 232)  (1086 232)  Cascade bit: LH_LC04_inmux02_5

 (53 8)  (1089 232)  (1089 232)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (11 9)  (1047 233)  (1047 233)  routing T_20_14.sp4_v_b_2 <X> T_20_14.sp4_h_r_8
 (13 9)  (1049 233)  (1049 233)  routing T_20_14.sp4_v_b_2 <X> T_20_14.sp4_h_r_8
 (14 9)  (1050 233)  (1050 233)  routing T_20_14.bnl_op_0 <X> T_20_14.lc_trk_g2_0
 (17 9)  (1053 233)  (1053 233)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (21 9)  (1057 233)  (1057 233)  routing T_20_14.sp4_h_r_43 <X> T_20_14.lc_trk_g2_3
 (22 9)  (1058 233)  (1058 233)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (1060 233)  (1060 233)  routing T_20_14.tnr_op_2 <X> T_20_14.lc_trk_g2_2
 (36 9)  (1072 233)  (1072 233)  LC_4 Logic Functioning bit
 (37 9)  (1073 233)  (1073 233)  LC_4 Logic Functioning bit
 (41 9)  (1077 233)  (1077 233)  LC_4 Logic Functioning bit
 (43 9)  (1079 233)  (1079 233)  LC_4 Logic Functioning bit
 (2 10)  (1038 234)  (1038 234)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (8 10)  (1044 234)  (1044 234)  routing T_20_14.sp4_h_r_11 <X> T_20_14.sp4_h_l_42
 (10 10)  (1046 234)  (1046 234)  routing T_20_14.sp4_h_r_11 <X> T_20_14.sp4_h_l_42
 (13 10)  (1049 234)  (1049 234)  routing T_20_14.sp4_v_b_8 <X> T_20_14.sp4_v_t_45
 (14 10)  (1050 234)  (1050 234)  routing T_20_14.sp4_v_b_36 <X> T_20_14.lc_trk_g2_4
 (15 10)  (1051 234)  (1051 234)  routing T_20_14.tnr_op_5 <X> T_20_14.lc_trk_g2_5
 (17 10)  (1053 234)  (1053 234)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (21 10)  (1057 234)  (1057 234)  routing T_20_14.sp4_v_t_18 <X> T_20_14.lc_trk_g2_7
 (22 10)  (1058 234)  (1058 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (1059 234)  (1059 234)  routing T_20_14.sp4_v_t_18 <X> T_20_14.lc_trk_g2_7
 (25 10)  (1061 234)  (1061 234)  routing T_20_14.sp4_v_b_30 <X> T_20_14.lc_trk_g2_6
 (28 10)  (1064 234)  (1064 234)  routing T_20_14.lc_trk_g2_2 <X> T_20_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 234)  (1065 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 234)  (1068 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 234)  (1069 234)  routing T_20_14.lc_trk_g2_0 <X> T_20_14.wire_logic_cluster/lc_5/in_3
 (14 11)  (1050 235)  (1050 235)  routing T_20_14.sp4_v_b_36 <X> T_20_14.lc_trk_g2_4
 (16 11)  (1052 235)  (1052 235)  routing T_20_14.sp4_v_b_36 <X> T_20_14.lc_trk_g2_4
 (17 11)  (1053 235)  (1053 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (1058 235)  (1058 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (1059 235)  (1059 235)  routing T_20_14.sp4_v_b_30 <X> T_20_14.lc_trk_g2_6
 (28 11)  (1064 235)  (1064 235)  routing T_20_14.lc_trk_g2_1 <X> T_20_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 235)  (1065 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 235)  (1066 235)  routing T_20_14.lc_trk_g2_2 <X> T_20_14.wire_logic_cluster/lc_5/in_1
 (36 11)  (1072 235)  (1072 235)  LC_5 Logic Functioning bit
 (38 11)  (1074 235)  (1074 235)  LC_5 Logic Functioning bit
 (15 12)  (1051 236)  (1051 236)  routing T_20_14.sp4_h_r_25 <X> T_20_14.lc_trk_g3_1
 (16 12)  (1052 236)  (1052 236)  routing T_20_14.sp4_h_r_25 <X> T_20_14.lc_trk_g3_1
 (17 12)  (1053 236)  (1053 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (1058 236)  (1058 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (1062 236)  (1062 236)  routing T_20_14.lc_trk_g2_4 <X> T_20_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (1063 236)  (1063 236)  routing T_20_14.lc_trk_g3_0 <X> T_20_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (1064 236)  (1064 236)  routing T_20_14.lc_trk_g3_0 <X> T_20_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 236)  (1065 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 236)  (1068 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 236)  (1072 236)  LC_6 Logic Functioning bit
 (37 12)  (1073 236)  (1073 236)  LC_6 Logic Functioning bit
 (41 12)  (1077 236)  (1077 236)  LC_6 Logic Functioning bit
 (43 12)  (1079 236)  (1079 236)  LC_6 Logic Functioning bit
 (50 12)  (1086 236)  (1086 236)  Cascade bit: LH_LC06_inmux02_5

 (12 13)  (1048 237)  (1048 237)  routing T_20_14.sp4_h_r_11 <X> T_20_14.sp4_v_b_11
 (14 13)  (1050 237)  (1050 237)  routing T_20_14.sp4_r_v_b_40 <X> T_20_14.lc_trk_g3_0
 (17 13)  (1053 237)  (1053 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (1054 237)  (1054 237)  routing T_20_14.sp4_h_r_25 <X> T_20_14.lc_trk_g3_1
 (19 13)  (1055 237)  (1055 237)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (21 13)  (1057 237)  (1057 237)  routing T_20_14.sp4_r_v_b_43 <X> T_20_14.lc_trk_g3_3
 (28 13)  (1064 237)  (1064 237)  routing T_20_14.lc_trk_g2_4 <X> T_20_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 237)  (1065 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (1067 237)  (1067 237)  routing T_20_14.lc_trk_g0_3 <X> T_20_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (1072 237)  (1072 237)  LC_6 Logic Functioning bit
 (37 13)  (1073 237)  (1073 237)  LC_6 Logic Functioning bit
 (0 14)  (1036 238)  (1036 238)  routing T_20_14.lc_trk_g3_5 <X> T_20_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 238)  (1037 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (13 14)  (1049 238)  (1049 238)  routing T_20_14.sp4_h_r_11 <X> T_20_14.sp4_v_t_46
 (14 14)  (1050 238)  (1050 238)  routing T_20_14.sp4_h_r_36 <X> T_20_14.lc_trk_g3_4
 (17 14)  (1053 238)  (1053 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (1058 238)  (1058 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1059 238)  (1059 238)  routing T_20_14.sp4_h_r_31 <X> T_20_14.lc_trk_g3_7
 (24 14)  (1060 238)  (1060 238)  routing T_20_14.sp4_h_r_31 <X> T_20_14.lc_trk_g3_7
 (0 15)  (1036 239)  (1036 239)  routing T_20_14.lc_trk_g3_5 <X> T_20_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (1037 239)  (1037 239)  routing T_20_14.lc_trk_g3_5 <X> T_20_14.wire_logic_cluster/lc_7/s_r
 (12 15)  (1048 239)  (1048 239)  routing T_20_14.sp4_h_r_11 <X> T_20_14.sp4_v_t_46
 (15 15)  (1051 239)  (1051 239)  routing T_20_14.sp4_h_r_36 <X> T_20_14.lc_trk_g3_4
 (16 15)  (1052 239)  (1052 239)  routing T_20_14.sp4_h_r_36 <X> T_20_14.lc_trk_g3_4
 (17 15)  (1053 239)  (1053 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (21 15)  (1057 239)  (1057 239)  routing T_20_14.sp4_h_r_31 <X> T_20_14.lc_trk_g3_7


LogicTile_21_14

 (11 0)  (1101 224)  (1101 224)  routing T_21_14.sp4_h_l_45 <X> T_21_14.sp4_v_b_2
 (13 0)  (1103 224)  (1103 224)  routing T_21_14.sp4_h_l_45 <X> T_21_14.sp4_v_b_2
 (14 0)  (1104 224)  (1104 224)  routing T_21_14.sp4_h_l_5 <X> T_21_14.lc_trk_g0_0
 (27 0)  (1117 224)  (1117 224)  routing T_21_14.lc_trk_g1_6 <X> T_21_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 224)  (1119 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 224)  (1120 224)  routing T_21_14.lc_trk_g1_6 <X> T_21_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 224)  (1122 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 224)  (1124 224)  routing T_21_14.lc_trk_g1_2 <X> T_21_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (1125 224)  (1125 224)  routing T_21_14.lc_trk_g3_5 <X> T_21_14.input_2_0
 (36 0)  (1126 224)  (1126 224)  LC_0 Logic Functioning bit
 (41 0)  (1131 224)  (1131 224)  LC_0 Logic Functioning bit
 (43 0)  (1133 224)  (1133 224)  LC_0 Logic Functioning bit
 (12 1)  (1102 225)  (1102 225)  routing T_21_14.sp4_h_l_45 <X> T_21_14.sp4_v_b_2
 (14 1)  (1104 225)  (1104 225)  routing T_21_14.sp4_h_l_5 <X> T_21_14.lc_trk_g0_0
 (15 1)  (1105 225)  (1105 225)  routing T_21_14.sp4_h_l_5 <X> T_21_14.lc_trk_g0_0
 (16 1)  (1106 225)  (1106 225)  routing T_21_14.sp4_h_l_5 <X> T_21_14.lc_trk_g0_0
 (17 1)  (1107 225)  (1107 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (1112 225)  (1112 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (29 1)  (1119 225)  (1119 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (1120 225)  (1120 225)  routing T_21_14.lc_trk_g1_6 <X> T_21_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (1121 225)  (1121 225)  routing T_21_14.lc_trk_g1_2 <X> T_21_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (1122 225)  (1122 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (1123 225)  (1123 225)  routing T_21_14.lc_trk_g3_5 <X> T_21_14.input_2_0
 (34 1)  (1124 225)  (1124 225)  routing T_21_14.lc_trk_g3_5 <X> T_21_14.input_2_0
 (36 1)  (1126 225)  (1126 225)  LC_0 Logic Functioning bit
 (37 1)  (1127 225)  (1127 225)  LC_0 Logic Functioning bit
 (39 1)  (1129 225)  (1129 225)  LC_0 Logic Functioning bit
 (41 1)  (1131 225)  (1131 225)  LC_0 Logic Functioning bit
 (43 1)  (1133 225)  (1133 225)  LC_0 Logic Functioning bit
 (0 2)  (1090 226)  (1090 226)  routing T_21_14.glb_netwk_6 <X> T_21_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 226)  (1091 226)  routing T_21_14.glb_netwk_6 <X> T_21_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 226)  (1092 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (1095 226)  (1095 226)  routing T_21_14.sp4_v_t_37 <X> T_21_14.sp4_h_l_37
 (22 2)  (1112 226)  (1112 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (1113 226)  (1113 226)  routing T_21_14.sp4_v_b_23 <X> T_21_14.lc_trk_g0_7
 (24 2)  (1114 226)  (1114 226)  routing T_21_14.sp4_v_b_23 <X> T_21_14.lc_trk_g0_7
 (27 2)  (1117 226)  (1117 226)  routing T_21_14.lc_trk_g3_7 <X> T_21_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (1118 226)  (1118 226)  routing T_21_14.lc_trk_g3_7 <X> T_21_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 226)  (1119 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 226)  (1120 226)  routing T_21_14.lc_trk_g3_7 <X> T_21_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 226)  (1122 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 226)  (1124 226)  routing T_21_14.lc_trk_g1_3 <X> T_21_14.wire_logic_cluster/lc_1/in_3
 (35 2)  (1125 226)  (1125 226)  routing T_21_14.lc_trk_g1_6 <X> T_21_14.input_2_1
 (43 2)  (1133 226)  (1133 226)  LC_1 Logic Functioning bit
 (6 3)  (1096 227)  (1096 227)  routing T_21_14.sp4_v_t_37 <X> T_21_14.sp4_h_l_37
 (8 3)  (1098 227)  (1098 227)  routing T_21_14.sp4_h_r_1 <X> T_21_14.sp4_v_t_36
 (9 3)  (1099 227)  (1099 227)  routing T_21_14.sp4_h_r_1 <X> T_21_14.sp4_v_t_36
 (11 3)  (1101 227)  (1101 227)  routing T_21_14.sp4_h_r_2 <X> T_21_14.sp4_h_l_39
 (15 3)  (1105 227)  (1105 227)  routing T_21_14.bot_op_4 <X> T_21_14.lc_trk_g0_4
 (17 3)  (1107 227)  (1107 227)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (28 3)  (1118 227)  (1118 227)  routing T_21_14.lc_trk_g2_1 <X> T_21_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 227)  (1119 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (1120 227)  (1120 227)  routing T_21_14.lc_trk_g3_7 <X> T_21_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (1121 227)  (1121 227)  routing T_21_14.lc_trk_g1_3 <X> T_21_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (1122 227)  (1122 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (1124 227)  (1124 227)  routing T_21_14.lc_trk_g1_6 <X> T_21_14.input_2_1
 (35 3)  (1125 227)  (1125 227)  routing T_21_14.lc_trk_g1_6 <X> T_21_14.input_2_1
 (36 3)  (1126 227)  (1126 227)  LC_1 Logic Functioning bit
 (38 3)  (1128 227)  (1128 227)  LC_1 Logic Functioning bit
 (41 3)  (1131 227)  (1131 227)  LC_1 Logic Functioning bit
 (42 3)  (1132 227)  (1132 227)  LC_1 Logic Functioning bit
 (43 3)  (1133 227)  (1133 227)  LC_1 Logic Functioning bit
 (1 4)  (1091 228)  (1091 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (11 4)  (1101 228)  (1101 228)  routing T_21_14.sp4_h_l_46 <X> T_21_14.sp4_v_b_5
 (13 4)  (1103 228)  (1103 228)  routing T_21_14.sp4_h_l_46 <X> T_21_14.sp4_v_b_5
 (22 4)  (1112 228)  (1112 228)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (1114 228)  (1114 228)  routing T_21_14.bot_op_3 <X> T_21_14.lc_trk_g1_3
 (27 4)  (1117 228)  (1117 228)  routing T_21_14.lc_trk_g1_2 <X> T_21_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 228)  (1119 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 228)  (1122 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 228)  (1123 228)  routing T_21_14.lc_trk_g2_1 <X> T_21_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 228)  (1126 228)  LC_2 Logic Functioning bit
 (37 4)  (1127 228)  (1127 228)  LC_2 Logic Functioning bit
 (38 4)  (1128 228)  (1128 228)  LC_2 Logic Functioning bit
 (39 4)  (1129 228)  (1129 228)  LC_2 Logic Functioning bit
 (41 4)  (1131 228)  (1131 228)  LC_2 Logic Functioning bit
 (43 4)  (1133 228)  (1133 228)  LC_2 Logic Functioning bit
 (50 4)  (1140 228)  (1140 228)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (1091 229)  (1091 229)  routing T_21_14.lc_trk_g0_2 <X> T_21_14.wire_logic_cluster/lc_7/cen
 (12 5)  (1102 229)  (1102 229)  routing T_21_14.sp4_h_l_46 <X> T_21_14.sp4_v_b_5
 (22 5)  (1112 229)  (1112 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (28 5)  (1118 229)  (1118 229)  routing T_21_14.lc_trk_g2_0 <X> T_21_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 229)  (1119 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (1120 229)  (1120 229)  routing T_21_14.lc_trk_g1_2 <X> T_21_14.wire_logic_cluster/lc_2/in_1
 (37 5)  (1127 229)  (1127 229)  LC_2 Logic Functioning bit
 (42 5)  (1132 229)  (1132 229)  LC_2 Logic Functioning bit
 (5 6)  (1095 230)  (1095 230)  routing T_21_14.sp4_h_r_0 <X> T_21_14.sp4_h_l_38
 (10 6)  (1100 230)  (1100 230)  routing T_21_14.sp4_v_b_11 <X> T_21_14.sp4_h_l_41
 (25 6)  (1115 230)  (1115 230)  routing T_21_14.sp4_h_l_11 <X> T_21_14.lc_trk_g1_6
 (26 6)  (1116 230)  (1116 230)  routing T_21_14.lc_trk_g0_7 <X> T_21_14.wire_logic_cluster/lc_3/in_0
 (28 6)  (1118 230)  (1118 230)  routing T_21_14.lc_trk_g2_2 <X> T_21_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 230)  (1119 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (1121 230)  (1121 230)  routing T_21_14.lc_trk_g0_4 <X> T_21_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 230)  (1122 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (37 6)  (1127 230)  (1127 230)  LC_3 Logic Functioning bit
 (42 6)  (1132 230)  (1132 230)  LC_3 Logic Functioning bit
 (45 6)  (1135 230)  (1135 230)  LC_3 Logic Functioning bit
 (46 6)  (1136 230)  (1136 230)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (1137 230)  (1137 230)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (1140 230)  (1140 230)  Cascade bit: LH_LC03_inmux02_5

 (3 7)  (1093 231)  (1093 231)  routing T_21_14.sp12_h_l_23 <X> T_21_14.sp12_v_t_23
 (4 7)  (1094 231)  (1094 231)  routing T_21_14.sp4_h_r_0 <X> T_21_14.sp4_h_l_38
 (22 7)  (1112 231)  (1112 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (1113 231)  (1113 231)  routing T_21_14.sp4_h_l_11 <X> T_21_14.lc_trk_g1_6
 (24 7)  (1114 231)  (1114 231)  routing T_21_14.sp4_h_l_11 <X> T_21_14.lc_trk_g1_6
 (25 7)  (1115 231)  (1115 231)  routing T_21_14.sp4_h_l_11 <X> T_21_14.lc_trk_g1_6
 (26 7)  (1116 231)  (1116 231)  routing T_21_14.lc_trk_g0_7 <X> T_21_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 231)  (1119 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (1120 231)  (1120 231)  routing T_21_14.lc_trk_g2_2 <X> T_21_14.wire_logic_cluster/lc_3/in_1
 (36 7)  (1126 231)  (1126 231)  LC_3 Logic Functioning bit
 (37 7)  (1127 231)  (1127 231)  LC_3 Logic Functioning bit
 (38 7)  (1128 231)  (1128 231)  LC_3 Logic Functioning bit
 (42 7)  (1132 231)  (1132 231)  LC_3 Logic Functioning bit
 (47 7)  (1137 231)  (1137 231)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (1138 231)  (1138 231)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (1141 231)  (1141 231)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (52 7)  (1142 231)  (1142 231)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (53 7)  (1143 231)  (1143 231)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (1104 232)  (1104 232)  routing T_21_14.wire_logic_cluster/lc_0/out <X> T_21_14.lc_trk_g2_0
 (15 8)  (1105 232)  (1105 232)  routing T_21_14.tnl_op_1 <X> T_21_14.lc_trk_g2_1
 (17 8)  (1107 232)  (1107 232)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (17 9)  (1107 233)  (1107 233)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (18 9)  (1108 233)  (1108 233)  routing T_21_14.tnl_op_1 <X> T_21_14.lc_trk_g2_1
 (22 9)  (1112 233)  (1112 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (1115 233)  (1115 233)  routing T_21_14.sp4_r_v_b_34 <X> T_21_14.lc_trk_g2_2
 (9 11)  (1099 235)  (1099 235)  routing T_21_14.sp4_v_b_7 <X> T_21_14.sp4_v_t_42
 (13 12)  (1103 236)  (1103 236)  routing T_21_14.sp4_v_t_46 <X> T_21_14.sp4_v_b_11
 (22 12)  (1112 236)  (1112 236)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (1114 236)  (1114 236)  routing T_21_14.tnl_op_3 <X> T_21_14.lc_trk_g3_3
 (4 13)  (1094 237)  (1094 237)  routing T_21_14.sp4_v_t_41 <X> T_21_14.sp4_h_r_9
 (14 13)  (1104 237)  (1104 237)  routing T_21_14.sp4_h_r_24 <X> T_21_14.lc_trk_g3_0
 (15 13)  (1105 237)  (1105 237)  routing T_21_14.sp4_h_r_24 <X> T_21_14.lc_trk_g3_0
 (16 13)  (1106 237)  (1106 237)  routing T_21_14.sp4_h_r_24 <X> T_21_14.lc_trk_g3_0
 (17 13)  (1107 237)  (1107 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (21 13)  (1111 237)  (1111 237)  routing T_21_14.tnl_op_3 <X> T_21_14.lc_trk_g3_3
 (9 14)  (1099 238)  (1099 238)  routing T_21_14.sp4_h_r_7 <X> T_21_14.sp4_h_l_47
 (10 14)  (1100 238)  (1100 238)  routing T_21_14.sp4_h_r_7 <X> T_21_14.sp4_h_l_47
 (15 14)  (1105 238)  (1105 238)  routing T_21_14.tnl_op_5 <X> T_21_14.lc_trk_g3_5
 (17 14)  (1107 238)  (1107 238)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (21 14)  (1111 238)  (1111 238)  routing T_21_14.sp4_h_l_34 <X> T_21_14.lc_trk_g3_7
 (22 14)  (1112 238)  (1112 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (1113 238)  (1113 238)  routing T_21_14.sp4_h_l_34 <X> T_21_14.lc_trk_g3_7
 (24 14)  (1114 238)  (1114 238)  routing T_21_14.sp4_h_l_34 <X> T_21_14.lc_trk_g3_7
 (27 14)  (1117 238)  (1117 238)  routing T_21_14.lc_trk_g1_3 <X> T_21_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 238)  (1119 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 238)  (1122 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 238)  (1123 238)  routing T_21_14.lc_trk_g3_3 <X> T_21_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 238)  (1124 238)  routing T_21_14.lc_trk_g3_3 <X> T_21_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 238)  (1126 238)  LC_7 Logic Functioning bit
 (37 14)  (1127 238)  (1127 238)  LC_7 Logic Functioning bit
 (38 14)  (1128 238)  (1128 238)  LC_7 Logic Functioning bit
 (39 14)  (1129 238)  (1129 238)  LC_7 Logic Functioning bit
 (18 15)  (1108 239)  (1108 239)  routing T_21_14.tnl_op_5 <X> T_21_14.lc_trk_g3_5
 (21 15)  (1111 239)  (1111 239)  routing T_21_14.sp4_h_l_34 <X> T_21_14.lc_trk_g3_7
 (28 15)  (1118 239)  (1118 239)  routing T_21_14.lc_trk_g2_1 <X> T_21_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 239)  (1119 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (1120 239)  (1120 239)  routing T_21_14.lc_trk_g1_3 <X> T_21_14.wire_logic_cluster/lc_7/in_1
 (31 15)  (1121 239)  (1121 239)  routing T_21_14.lc_trk_g3_3 <X> T_21_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (1122 239)  (1122 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (1123 239)  (1123 239)  routing T_21_14.lc_trk_g3_0 <X> T_21_14.input_2_7
 (34 15)  (1124 239)  (1124 239)  routing T_21_14.lc_trk_g3_0 <X> T_21_14.input_2_7
 (36 15)  (1126 239)  (1126 239)  LC_7 Logic Functioning bit
 (37 15)  (1127 239)  (1127 239)  LC_7 Logic Functioning bit
 (38 15)  (1128 239)  (1128 239)  LC_7 Logic Functioning bit


LogicTile_22_14

 (10 0)  (1154 224)  (1154 224)  routing T_22_14.sp4_v_t_45 <X> T_22_14.sp4_h_r_1
 (21 0)  (1165 224)  (1165 224)  routing T_22_14.lft_op_3 <X> T_22_14.lc_trk_g0_3
 (22 0)  (1166 224)  (1166 224)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (1168 224)  (1168 224)  routing T_22_14.lft_op_3 <X> T_22_14.lc_trk_g0_3
 (25 0)  (1169 224)  (1169 224)  routing T_22_14.sp4_v_b_2 <X> T_22_14.lc_trk_g0_2
 (32 0)  (1176 224)  (1176 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 224)  (1178 224)  routing T_22_14.lc_trk_g1_2 <X> T_22_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 224)  (1180 224)  LC_0 Logic Functioning bit
 (37 0)  (1181 224)  (1181 224)  LC_0 Logic Functioning bit
 (38 0)  (1182 224)  (1182 224)  LC_0 Logic Functioning bit
 (39 0)  (1183 224)  (1183 224)  LC_0 Logic Functioning bit
 (41 0)  (1185 224)  (1185 224)  LC_0 Logic Functioning bit
 (43 0)  (1187 224)  (1187 224)  LC_0 Logic Functioning bit
 (14 1)  (1158 225)  (1158 225)  routing T_22_14.top_op_0 <X> T_22_14.lc_trk_g0_0
 (15 1)  (1159 225)  (1159 225)  routing T_22_14.top_op_0 <X> T_22_14.lc_trk_g0_0
 (17 1)  (1161 225)  (1161 225)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (1166 225)  (1166 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (1167 225)  (1167 225)  routing T_22_14.sp4_v_b_2 <X> T_22_14.lc_trk_g0_2
 (26 1)  (1170 225)  (1170 225)  routing T_22_14.lc_trk_g2_2 <X> T_22_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (1172 225)  (1172 225)  routing T_22_14.lc_trk_g2_2 <X> T_22_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 225)  (1173 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (1175 225)  (1175 225)  routing T_22_14.lc_trk_g1_2 <X> T_22_14.wire_logic_cluster/lc_0/in_3
 (36 1)  (1180 225)  (1180 225)  LC_0 Logic Functioning bit
 (37 1)  (1181 225)  (1181 225)  LC_0 Logic Functioning bit
 (38 1)  (1182 225)  (1182 225)  LC_0 Logic Functioning bit
 (39 1)  (1183 225)  (1183 225)  LC_0 Logic Functioning bit
 (40 1)  (1184 225)  (1184 225)  LC_0 Logic Functioning bit
 (42 1)  (1186 225)  (1186 225)  LC_0 Logic Functioning bit
 (48 1)  (1192 225)  (1192 225)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (8 2)  (1152 226)  (1152 226)  routing T_22_14.sp4_v_t_42 <X> T_22_14.sp4_h_l_36
 (9 2)  (1153 226)  (1153 226)  routing T_22_14.sp4_v_t_42 <X> T_22_14.sp4_h_l_36
 (10 2)  (1154 226)  (1154 226)  routing T_22_14.sp4_v_t_42 <X> T_22_14.sp4_h_l_36
 (13 2)  (1157 226)  (1157 226)  routing T_22_14.sp4_v_b_2 <X> T_22_14.sp4_v_t_39
 (29 2)  (1173 226)  (1173 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 226)  (1176 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 226)  (1177 226)  routing T_22_14.lc_trk_g2_2 <X> T_22_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 226)  (1180 226)  LC_1 Logic Functioning bit
 (38 2)  (1182 226)  (1182 226)  LC_1 Logic Functioning bit
 (8 3)  (1152 227)  (1152 227)  routing T_22_14.sp4_v_b_10 <X> T_22_14.sp4_v_t_36
 (10 3)  (1154 227)  (1154 227)  routing T_22_14.sp4_v_b_10 <X> T_22_14.sp4_v_t_36
 (26 3)  (1170 227)  (1170 227)  routing T_22_14.lc_trk_g0_3 <X> T_22_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 227)  (1173 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (1174 227)  (1174 227)  routing T_22_14.lc_trk_g0_2 <X> T_22_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (1175 227)  (1175 227)  routing T_22_14.lc_trk_g2_2 <X> T_22_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (1180 227)  (1180 227)  LC_1 Logic Functioning bit
 (37 3)  (1181 227)  (1181 227)  LC_1 Logic Functioning bit
 (38 3)  (1182 227)  (1182 227)  LC_1 Logic Functioning bit
 (39 3)  (1183 227)  (1183 227)  LC_1 Logic Functioning bit
 (53 3)  (1197 227)  (1197 227)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (3 4)  (1147 228)  (1147 228)  routing T_22_14.sp12_v_b_0 <X> T_22_14.sp12_h_r_0
 (21 4)  (1165 228)  (1165 228)  routing T_22_14.wire_logic_cluster/lc_3/out <X> T_22_14.lc_trk_g1_3
 (22 4)  (1166 228)  (1166 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1169 228)  (1169 228)  routing T_22_14.sp4_v_b_2 <X> T_22_14.lc_trk_g1_2
 (3 5)  (1147 229)  (1147 229)  routing T_22_14.sp12_v_b_0 <X> T_22_14.sp12_h_r_0
 (9 5)  (1153 229)  (1153 229)  routing T_22_14.sp4_v_t_45 <X> T_22_14.sp4_v_b_4
 (10 5)  (1154 229)  (1154 229)  routing T_22_14.sp4_v_t_45 <X> T_22_14.sp4_v_b_4
 (22 5)  (1166 229)  (1166 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (1167 229)  (1167 229)  routing T_22_14.sp4_v_b_2 <X> T_22_14.lc_trk_g1_2
 (12 6)  (1156 230)  (1156 230)  routing T_22_14.sp4_v_t_40 <X> T_22_14.sp4_h_l_40
 (31 6)  (1175 230)  (1175 230)  routing T_22_14.lc_trk_g2_4 <X> T_22_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 230)  (1176 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 230)  (1177 230)  routing T_22_14.lc_trk_g2_4 <X> T_22_14.wire_logic_cluster/lc_3/in_3
 (37 6)  (1181 230)  (1181 230)  LC_3 Logic Functioning bit
 (39 6)  (1183 230)  (1183 230)  LC_3 Logic Functioning bit
 (48 6)  (1192 230)  (1192 230)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (8 7)  (1152 231)  (1152 231)  routing T_22_14.sp4_v_b_1 <X> T_22_14.sp4_v_t_41
 (10 7)  (1154 231)  (1154 231)  routing T_22_14.sp4_v_b_1 <X> T_22_14.sp4_v_t_41
 (11 7)  (1155 231)  (1155 231)  routing T_22_14.sp4_v_t_40 <X> T_22_14.sp4_h_l_40
 (27 7)  (1171 231)  (1171 231)  routing T_22_14.lc_trk_g3_0 <X> T_22_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (1172 231)  (1172 231)  routing T_22_14.lc_trk_g3_0 <X> T_22_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 231)  (1173 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (36 7)  (1180 231)  (1180 231)  LC_3 Logic Functioning bit
 (38 7)  (1182 231)  (1182 231)  LC_3 Logic Functioning bit
 (11 8)  (1155 232)  (1155 232)  routing T_22_14.sp4_v_t_37 <X> T_22_14.sp4_v_b_8
 (13 8)  (1157 232)  (1157 232)  routing T_22_14.sp4_v_t_37 <X> T_22_14.sp4_v_b_8
 (14 8)  (1158 232)  (1158 232)  routing T_22_14.sp4_h_l_21 <X> T_22_14.lc_trk_g2_0
 (25 8)  (1169 232)  (1169 232)  routing T_22_14.sp4_v_t_23 <X> T_22_14.lc_trk_g2_2
 (29 8)  (1173 232)  (1173 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (1176 232)  (1176 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 232)  (1177 232)  routing T_22_14.lc_trk_g3_0 <X> T_22_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 232)  (1178 232)  routing T_22_14.lc_trk_g3_0 <X> T_22_14.wire_logic_cluster/lc_4/in_3
 (37 8)  (1181 232)  (1181 232)  LC_4 Logic Functioning bit
 (39 8)  (1183 232)  (1183 232)  LC_4 Logic Functioning bit
 (50 8)  (1194 232)  (1194 232)  Cascade bit: LH_LC04_inmux02_5

 (13 9)  (1157 233)  (1157 233)  routing T_22_14.sp4_v_t_38 <X> T_22_14.sp4_h_r_8
 (15 9)  (1159 233)  (1159 233)  routing T_22_14.sp4_h_l_21 <X> T_22_14.lc_trk_g2_0
 (16 9)  (1160 233)  (1160 233)  routing T_22_14.sp4_h_l_21 <X> T_22_14.lc_trk_g2_0
 (17 9)  (1161 233)  (1161 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (1166 233)  (1166 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1167 233)  (1167 233)  routing T_22_14.sp4_v_t_23 <X> T_22_14.lc_trk_g2_2
 (25 9)  (1169 233)  (1169 233)  routing T_22_14.sp4_v_t_23 <X> T_22_14.lc_trk_g2_2
 (26 9)  (1170 233)  (1170 233)  routing T_22_14.lc_trk_g0_2 <X> T_22_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 233)  (1173 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (1174 233)  (1174 233)  routing T_22_14.lc_trk_g0_3 <X> T_22_14.wire_logic_cluster/lc_4/in_1
 (37 9)  (1181 233)  (1181 233)  LC_4 Logic Functioning bit
 (42 9)  (1186 233)  (1186 233)  LC_4 Logic Functioning bit
 (5 10)  (1149 234)  (1149 234)  routing T_22_14.sp4_h_r_3 <X> T_22_14.sp4_h_l_43
 (29 10)  (1173 234)  (1173 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 234)  (1176 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 234)  (1177 234)  routing T_22_14.lc_trk_g2_2 <X> T_22_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 234)  (1180 234)  LC_5 Logic Functioning bit
 (37 10)  (1181 234)  (1181 234)  LC_5 Logic Functioning bit
 (38 10)  (1182 234)  (1182 234)  LC_5 Logic Functioning bit
 (39 10)  (1183 234)  (1183 234)  LC_5 Logic Functioning bit
 (40 10)  (1184 234)  (1184 234)  LC_5 Logic Functioning bit
 (41 10)  (1185 234)  (1185 234)  LC_5 Logic Functioning bit
 (42 10)  (1186 234)  (1186 234)  LC_5 Logic Functioning bit
 (50 10)  (1194 234)  (1194 234)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (1148 235)  (1148 235)  routing T_22_14.sp4_h_r_3 <X> T_22_14.sp4_h_l_43
 (14 11)  (1158 235)  (1158 235)  routing T_22_14.sp4_r_v_b_36 <X> T_22_14.lc_trk_g2_4
 (17 11)  (1161 235)  (1161 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (26 11)  (1170 235)  (1170 235)  routing T_22_14.lc_trk_g3_2 <X> T_22_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (1171 235)  (1171 235)  routing T_22_14.lc_trk_g3_2 <X> T_22_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (1172 235)  (1172 235)  routing T_22_14.lc_trk_g3_2 <X> T_22_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 235)  (1173 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (1175 235)  (1175 235)  routing T_22_14.lc_trk_g2_2 <X> T_22_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (1180 235)  (1180 235)  LC_5 Logic Functioning bit
 (37 11)  (1181 235)  (1181 235)  LC_5 Logic Functioning bit
 (38 11)  (1182 235)  (1182 235)  LC_5 Logic Functioning bit
 (39 11)  (1183 235)  (1183 235)  LC_5 Logic Functioning bit
 (40 11)  (1184 235)  (1184 235)  LC_5 Logic Functioning bit
 (51 11)  (1195 235)  (1195 235)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (14 12)  (1158 236)  (1158 236)  routing T_22_14.sp12_v_b_0 <X> T_22_14.lc_trk_g3_0
 (29 12)  (1173 236)  (1173 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (1176 236)  (1176 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 236)  (1177 236)  routing T_22_14.lc_trk_g3_2 <X> T_22_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 236)  (1178 236)  routing T_22_14.lc_trk_g3_2 <X> T_22_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 236)  (1180 236)  LC_6 Logic Functioning bit
 (38 12)  (1182 236)  (1182 236)  LC_6 Logic Functioning bit
 (40 12)  (1184 236)  (1184 236)  LC_6 Logic Functioning bit
 (41 12)  (1185 236)  (1185 236)  LC_6 Logic Functioning bit
 (42 12)  (1186 236)  (1186 236)  LC_6 Logic Functioning bit
 (43 12)  (1187 236)  (1187 236)  LC_6 Logic Functioning bit
 (14 13)  (1158 237)  (1158 237)  routing T_22_14.sp12_v_b_0 <X> T_22_14.lc_trk_g3_0
 (15 13)  (1159 237)  (1159 237)  routing T_22_14.sp12_v_b_0 <X> T_22_14.lc_trk_g3_0
 (17 13)  (1161 237)  (1161 237)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (19 13)  (1163 237)  (1163 237)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 13)  (1166 237)  (1166 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (30 13)  (1174 237)  (1174 237)  routing T_22_14.lc_trk_g0_3 <X> T_22_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (1175 237)  (1175 237)  routing T_22_14.lc_trk_g3_2 <X> T_22_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (1180 237)  (1180 237)  LC_6 Logic Functioning bit
 (38 13)  (1182 237)  (1182 237)  LC_6 Logic Functioning bit
 (40 13)  (1184 237)  (1184 237)  LC_6 Logic Functioning bit
 (41 13)  (1185 237)  (1185 237)  LC_6 Logic Functioning bit
 (42 13)  (1186 237)  (1186 237)  LC_6 Logic Functioning bit
 (43 13)  (1187 237)  (1187 237)  LC_6 Logic Functioning bit
 (51 13)  (1195 237)  (1195 237)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (2 14)  (1146 238)  (1146 238)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (9 14)  (1153 238)  (1153 238)  routing T_22_14.sp4_v_b_10 <X> T_22_14.sp4_h_l_47
 (28 14)  (1172 238)  (1172 238)  routing T_22_14.lc_trk_g2_0 <X> T_22_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 238)  (1173 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (1176 238)  (1176 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (1178 238)  (1178 238)  routing T_22_14.lc_trk_g1_3 <X> T_22_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 238)  (1180 238)  LC_7 Logic Functioning bit
 (37 14)  (1181 238)  (1181 238)  LC_7 Logic Functioning bit
 (38 14)  (1182 238)  (1182 238)  LC_7 Logic Functioning bit
 (40 14)  (1184 238)  (1184 238)  LC_7 Logic Functioning bit
 (41 14)  (1185 238)  (1185 238)  LC_7 Logic Functioning bit
 (42 14)  (1186 238)  (1186 238)  LC_7 Logic Functioning bit
 (43 14)  (1187 238)  (1187 238)  LC_7 Logic Functioning bit
 (50 14)  (1194 238)  (1194 238)  Cascade bit: LH_LC07_inmux02_5

 (11 15)  (1155 239)  (1155 239)  routing T_22_14.sp4_h_r_11 <X> T_22_14.sp4_h_l_46
 (31 15)  (1175 239)  (1175 239)  routing T_22_14.lc_trk_g1_3 <X> T_22_14.wire_logic_cluster/lc_7/in_3
 (36 15)  (1180 239)  (1180 239)  LC_7 Logic Functioning bit
 (37 15)  (1181 239)  (1181 239)  LC_7 Logic Functioning bit
 (38 15)  (1182 239)  (1182 239)  LC_7 Logic Functioning bit
 (40 15)  (1184 239)  (1184 239)  LC_7 Logic Functioning bit
 (41 15)  (1185 239)  (1185 239)  LC_7 Logic Functioning bit
 (42 15)  (1186 239)  (1186 239)  LC_7 Logic Functioning bit
 (43 15)  (1187 239)  (1187 239)  LC_7 Logic Functioning bit


LogicTile_23_14

 (4 0)  (1202 224)  (1202 224)  routing T_23_14.sp4_v_t_41 <X> T_23_14.sp4_v_b_0
 (6 0)  (1204 224)  (1204 224)  routing T_23_14.sp4_v_t_41 <X> T_23_14.sp4_v_b_0
 (36 0)  (1234 224)  (1234 224)  LC_0 Logic Functioning bit
 (38 0)  (1236 224)  (1236 224)  LC_0 Logic Functioning bit
 (41 0)  (1239 224)  (1239 224)  LC_0 Logic Functioning bit
 (43 0)  (1241 224)  (1241 224)  LC_0 Logic Functioning bit
 (45 0)  (1243 224)  (1243 224)  LC_0 Logic Functioning bit
 (11 1)  (1209 225)  (1209 225)  routing T_23_14.sp4_h_l_39 <X> T_23_14.sp4_h_r_2
 (26 1)  (1224 225)  (1224 225)  routing T_23_14.lc_trk_g3_3 <X> T_23_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (1225 225)  (1225 225)  routing T_23_14.lc_trk_g3_3 <X> T_23_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (1226 225)  (1226 225)  routing T_23_14.lc_trk_g3_3 <X> T_23_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 225)  (1227 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (37 1)  (1235 225)  (1235 225)  LC_0 Logic Functioning bit
 (39 1)  (1237 225)  (1237 225)  LC_0 Logic Functioning bit
 (40 1)  (1238 225)  (1238 225)  LC_0 Logic Functioning bit
 (42 1)  (1240 225)  (1240 225)  LC_0 Logic Functioning bit
 (44 1)  (1242 225)  (1242 225)  LC_0 Logic Functioning bit
 (45 1)  (1243 225)  (1243 225)  LC_0 Logic Functioning bit
 (48 1)  (1246 225)  (1246 225)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (1198 226)  (1198 226)  routing T_23_14.glb_netwk_6 <X> T_23_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 226)  (1199 226)  routing T_23_14.glb_netwk_6 <X> T_23_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 226)  (1200 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (1201 226)  (1201 226)  routing T_23_14.sp12_v_t_23 <X> T_23_14.sp12_h_l_23
 (8 3)  (1206 227)  (1206 227)  routing T_23_14.sp4_h_l_36 <X> T_23_14.sp4_v_t_36
 (14 10)  (1212 234)  (1212 234)  routing T_23_14.sp4_h_r_36 <X> T_23_14.lc_trk_g2_4
 (8 11)  (1206 235)  (1206 235)  routing T_23_14.sp4_v_b_4 <X> T_23_14.sp4_v_t_42
 (10 11)  (1208 235)  (1208 235)  routing T_23_14.sp4_v_b_4 <X> T_23_14.sp4_v_t_42
 (15 11)  (1213 235)  (1213 235)  routing T_23_14.sp4_h_r_36 <X> T_23_14.lc_trk_g2_4
 (16 11)  (1214 235)  (1214 235)  routing T_23_14.sp4_h_r_36 <X> T_23_14.lc_trk_g2_4
 (17 11)  (1215 235)  (1215 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 12)  (1220 236)  (1220 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1221 236)  (1221 236)  routing T_23_14.sp4_v_t_30 <X> T_23_14.lc_trk_g3_3
 (24 12)  (1222 236)  (1222 236)  routing T_23_14.sp4_v_t_30 <X> T_23_14.lc_trk_g3_3
 (0 14)  (1198 238)  (1198 238)  routing T_23_14.lc_trk_g2_4 <X> T_23_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1199 238)  (1199 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (1202 238)  (1202 238)  routing T_23_14.sp4_h_r_9 <X> T_23_14.sp4_v_t_44
 (11 14)  (1209 238)  (1209 238)  routing T_23_14.sp4_v_b_8 <X> T_23_14.sp4_v_t_46
 (1 15)  (1199 239)  (1199 239)  routing T_23_14.lc_trk_g2_4 <X> T_23_14.wire_logic_cluster/lc_7/s_r
 (5 15)  (1203 239)  (1203 239)  routing T_23_14.sp4_h_r_9 <X> T_23_14.sp4_v_t_44
 (12 15)  (1210 239)  (1210 239)  routing T_23_14.sp4_v_b_8 <X> T_23_14.sp4_v_t_46


LogicTile_24_14

 (0 0)  (1252 224)  (1252 224)  Negative Clock bit

 (11 0)  (1263 224)  (1263 224)  routing T_24_14.sp4_v_t_46 <X> T_24_14.sp4_v_b_2
 (28 0)  (1280 224)  (1280 224)  routing T_24_14.lc_trk_g2_1 <X> T_24_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 224)  (1281 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1283 224)  (1283 224)  routing T_24_14.lc_trk_g3_4 <X> T_24_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (1284 224)  (1284 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 224)  (1285 224)  routing T_24_14.lc_trk_g3_4 <X> T_24_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 224)  (1286 224)  routing T_24_14.lc_trk_g3_4 <X> T_24_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 224)  (1288 224)  LC_0 Logic Functioning bit
 (38 0)  (1290 224)  (1290 224)  LC_0 Logic Functioning bit
 (41 0)  (1293 224)  (1293 224)  LC_0 Logic Functioning bit
 (43 0)  (1295 224)  (1295 224)  LC_0 Logic Functioning bit
 (45 0)  (1297 224)  (1297 224)  LC_0 Logic Functioning bit
 (12 1)  (1264 225)  (1264 225)  routing T_24_14.sp4_v_t_46 <X> T_24_14.sp4_v_b_2
 (14 1)  (1266 225)  (1266 225)  routing T_24_14.top_op_0 <X> T_24_14.lc_trk_g0_0
 (15 1)  (1267 225)  (1267 225)  routing T_24_14.top_op_0 <X> T_24_14.lc_trk_g0_0
 (17 1)  (1269 225)  (1269 225)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (29 1)  (1281 225)  (1281 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (36 1)  (1288 225)  (1288 225)  LC_0 Logic Functioning bit
 (38 1)  (1290 225)  (1290 225)  LC_0 Logic Functioning bit
 (40 1)  (1292 225)  (1292 225)  LC_0 Logic Functioning bit
 (42 1)  (1294 225)  (1294 225)  LC_0 Logic Functioning bit
 (44 1)  (1296 225)  (1296 225)  LC_0 Logic Functioning bit
 (45 1)  (1297 225)  (1297 225)  LC_0 Logic Functioning bit
 (48 1)  (1300 225)  (1300 225)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (1252 226)  (1252 226)  routing T_24_14.glb_netwk_6 <X> T_24_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 226)  (1253 226)  routing T_24_14.glb_netwk_6 <X> T_24_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 226)  (1254 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (1260 226)  (1260 226)  routing T_24_14.sp4_v_t_42 <X> T_24_14.sp4_h_l_36
 (9 2)  (1261 226)  (1261 226)  routing T_24_14.sp4_v_t_42 <X> T_24_14.sp4_h_l_36
 (10 2)  (1262 226)  (1262 226)  routing T_24_14.sp4_v_t_42 <X> T_24_14.sp4_h_l_36
 (14 2)  (1266 226)  (1266 226)  routing T_24_14.wire_logic_cluster/lc_4/out <X> T_24_14.lc_trk_g0_4
 (17 3)  (1269 227)  (1269 227)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 4)  (1278 228)  (1278 228)  routing T_24_14.lc_trk_g3_7 <X> T_24_14.wire_logic_cluster/lc_2/in_0
 (32 4)  (1284 228)  (1284 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1285 228)  (1285 228)  routing T_24_14.lc_trk_g3_0 <X> T_24_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (1286 228)  (1286 228)  routing T_24_14.lc_trk_g3_0 <X> T_24_14.wire_logic_cluster/lc_2/in_3
 (37 4)  (1289 228)  (1289 228)  LC_2 Logic Functioning bit
 (39 4)  (1291 228)  (1291 228)  LC_2 Logic Functioning bit
 (46 4)  (1298 228)  (1298 228)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (26 5)  (1278 229)  (1278 229)  routing T_24_14.lc_trk_g3_7 <X> T_24_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (1279 229)  (1279 229)  routing T_24_14.lc_trk_g3_7 <X> T_24_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (1280 229)  (1280 229)  routing T_24_14.lc_trk_g3_7 <X> T_24_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 229)  (1281 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (36 5)  (1288 229)  (1288 229)  LC_2 Logic Functioning bit
 (38 5)  (1290 229)  (1290 229)  LC_2 Logic Functioning bit
 (15 8)  (1267 232)  (1267 232)  routing T_24_14.sp4_v_t_28 <X> T_24_14.lc_trk_g2_1
 (16 8)  (1268 232)  (1268 232)  routing T_24_14.sp4_v_t_28 <X> T_24_14.lc_trk_g2_1
 (17 8)  (1269 232)  (1269 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 8)  (1274 232)  (1274 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (1275 232)  (1275 232)  routing T_24_14.sp4_v_t_30 <X> T_24_14.lc_trk_g2_3
 (24 8)  (1276 232)  (1276 232)  routing T_24_14.sp4_v_t_30 <X> T_24_14.lc_trk_g2_3
 (26 8)  (1278 232)  (1278 232)  routing T_24_14.lc_trk_g0_4 <X> T_24_14.wire_logic_cluster/lc_4/in_0
 (28 8)  (1280 232)  (1280 232)  routing T_24_14.lc_trk_g2_3 <X> T_24_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 232)  (1281 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (1284 232)  (1284 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1285 232)  (1285 232)  routing T_24_14.lc_trk_g3_0 <X> T_24_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (1286 232)  (1286 232)  routing T_24_14.lc_trk_g3_0 <X> T_24_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (1288 232)  (1288 232)  LC_4 Logic Functioning bit
 (38 8)  (1290 232)  (1290 232)  LC_4 Logic Functioning bit
 (41 8)  (1293 232)  (1293 232)  LC_4 Logic Functioning bit
 (43 8)  (1295 232)  (1295 232)  LC_4 Logic Functioning bit
 (51 8)  (1303 232)  (1303 232)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (29 9)  (1281 233)  (1281 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (1282 233)  (1282 233)  routing T_24_14.lc_trk_g2_3 <X> T_24_14.wire_logic_cluster/lc_4/in_1
 (36 9)  (1288 233)  (1288 233)  LC_4 Logic Functioning bit
 (38 9)  (1290 233)  (1290 233)  LC_4 Logic Functioning bit
 (40 9)  (1292 233)  (1292 233)  LC_4 Logic Functioning bit
 (42 9)  (1294 233)  (1294 233)  LC_4 Logic Functioning bit
 (13 12)  (1265 236)  (1265 236)  routing T_24_14.sp4_h_l_46 <X> T_24_14.sp4_v_b_11
 (14 12)  (1266 236)  (1266 236)  routing T_24_14.sp4_h_l_21 <X> T_24_14.lc_trk_g3_0
 (12 13)  (1264 237)  (1264 237)  routing T_24_14.sp4_h_l_46 <X> T_24_14.sp4_v_b_11
 (15 13)  (1267 237)  (1267 237)  routing T_24_14.sp4_h_l_21 <X> T_24_14.lc_trk_g3_0
 (16 13)  (1268 237)  (1268 237)  routing T_24_14.sp4_h_l_21 <X> T_24_14.lc_trk_g3_0
 (17 13)  (1269 237)  (1269 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (0 14)  (1252 238)  (1252 238)  routing T_24_14.lc_trk_g3_5 <X> T_24_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1253 238)  (1253 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (1266 238)  (1266 238)  routing T_24_14.sp4_h_r_44 <X> T_24_14.lc_trk_g3_4
 (16 14)  (1268 238)  (1268 238)  routing T_24_14.sp4_v_b_37 <X> T_24_14.lc_trk_g3_5
 (17 14)  (1269 238)  (1269 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1270 238)  (1270 238)  routing T_24_14.sp4_v_b_37 <X> T_24_14.lc_trk_g3_5
 (22 14)  (1274 238)  (1274 238)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (1275 238)  (1275 238)  routing T_24_14.sp12_v_b_23 <X> T_24_14.lc_trk_g3_7
 (0 15)  (1252 239)  (1252 239)  routing T_24_14.lc_trk_g3_5 <X> T_24_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (1253 239)  (1253 239)  routing T_24_14.lc_trk_g3_5 <X> T_24_14.wire_logic_cluster/lc_7/s_r
 (14 15)  (1266 239)  (1266 239)  routing T_24_14.sp4_h_r_44 <X> T_24_14.lc_trk_g3_4
 (15 15)  (1267 239)  (1267 239)  routing T_24_14.sp4_h_r_44 <X> T_24_14.lc_trk_g3_4
 (16 15)  (1268 239)  (1268 239)  routing T_24_14.sp4_h_r_44 <X> T_24_14.lc_trk_g3_4
 (17 15)  (1269 239)  (1269 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (18 15)  (1270 239)  (1270 239)  routing T_24_14.sp4_v_b_37 <X> T_24_14.lc_trk_g3_5
 (21 15)  (1273 239)  (1273 239)  routing T_24_14.sp12_v_b_23 <X> T_24_14.lc_trk_g3_7


RAM_Tile_25_14

 (0 0)  (1306 224)  (1306 224)  Negative Clock bit

 (7 0)  (1313 224)  (1313 224)  Ram config bit: MEMT_bram_cbit_1

 (0 2)  (1306 226)  (1306 226)  routing T_25_14.glb_netwk_6 <X> T_25_14.wire_bram/ram/WCLK
 (1 2)  (1307 226)  (1307 226)  routing T_25_14.glb_netwk_6 <X> T_25_14.wire_bram/ram/WCLK
 (2 2)  (1308 226)  (1308 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (3 2)  (1309 226)  (1309 226)  routing T_25_14.sp12_v_t_23 <X> T_25_14.sp12_h_l_23
 (5 2)  (1311 226)  (1311 226)  routing T_25_14.sp4_v_t_37 <X> T_25_14.sp4_h_l_37
 (7 2)  (1313 226)  (1313 226)  Ram config bit: MEMT_bram_cbit_3

 (6 3)  (1312 227)  (1312 227)  routing T_25_14.sp4_v_t_37 <X> T_25_14.sp4_h_l_37
 (13 3)  (1319 227)  (1319 227)  routing T_25_14.sp4_v_b_9 <X> T_25_14.sp4_h_l_39
 (4 4)  (1310 228)  (1310 228)  routing T_25_14.sp4_h_l_44 <X> T_25_14.sp4_v_b_3
 (6 4)  (1312 228)  (1312 228)  routing T_25_14.sp4_h_l_44 <X> T_25_14.sp4_v_b_3
 (7 4)  (1313 228)  (1313 228)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_5

 (27 4)  (1333 228)  (1333 228)  routing T_25_14.lc_trk_g3_2 <X> T_25_14.wire_bram/ram/WDATA_5
 (28 4)  (1334 228)  (1334 228)  routing T_25_14.lc_trk_g3_2 <X> T_25_14.wire_bram/ram/WDATA_5
 (29 4)  (1335 228)  (1335 228)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_2 wire_bram/ram/WDATA_5
 (37 4)  (1343 228)  (1343 228)  Enable bit of Mux _out_links/OutMux5_2 => wire_bram/ram/RDATA_5 sp12_h_r_12
 (5 5)  (1311 229)  (1311 229)  routing T_25_14.sp4_h_l_44 <X> T_25_14.sp4_v_b_3
 (7 5)  (1313 229)  (1313 229)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_4

 (30 5)  (1336 229)  (1336 229)  routing T_25_14.lc_trk_g3_2 <X> T_25_14.wire_bram/ram/WDATA_5
 (7 6)  (1313 230)  (1313 230)  Cascade buffer Enable bit: MEMT_LC07_inmux02_bram_cbit_7

 (7 7)  (1313 231)  (1313 231)  Cascade bit: MEMT_LC07_inmux02_bram_cbit_6

 (8 10)  (1314 234)  (1314 234)  routing T_25_14.sp4_v_t_36 <X> T_25_14.sp4_h_l_42
 (9 10)  (1315 234)  (1315 234)  routing T_25_14.sp4_v_t_36 <X> T_25_14.sp4_h_l_42
 (10 10)  (1316 234)  (1316 234)  routing T_25_14.sp4_v_t_36 <X> T_25_14.sp4_h_l_42
 (14 10)  (1320 234)  (1320 234)  routing T_25_14.sp4_h_r_36 <X> T_25_14.lc_trk_g2_4
 (15 10)  (1321 234)  (1321 234)  routing T_25_14.sp12_v_b_5 <X> T_25_14.lc_trk_g2_5
 (17 10)  (1323 234)  (1323 234)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_5 lc_trk_g2_5
 (18 10)  (1324 234)  (1324 234)  routing T_25_14.sp12_v_b_5 <X> T_25_14.lc_trk_g2_5
 (15 11)  (1321 235)  (1321 235)  routing T_25_14.sp4_h_r_36 <X> T_25_14.lc_trk_g2_4
 (16 11)  (1322 235)  (1322 235)  routing T_25_14.sp4_h_r_36 <X> T_25_14.lc_trk_g2_4
 (17 11)  (1323 235)  (1323 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (1324 235)  (1324 235)  routing T_25_14.sp12_v_b_5 <X> T_25_14.lc_trk_g2_5
 (28 12)  (1334 236)  (1334 236)  routing T_25_14.lc_trk_g2_5 <X> T_25_14.wire_bram/ram/WDATA_1
 (29 12)  (1335 236)  (1335 236)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_5 wire_bram/ram/WDATA_1
 (30 12)  (1336 236)  (1336 236)  routing T_25_14.lc_trk_g2_5 <X> T_25_14.wire_bram/ram/WDATA_1
 (8 13)  (1314 237)  (1314 237)  routing T_25_14.sp4_h_l_47 <X> T_25_14.sp4_v_b_10
 (9 13)  (1315 237)  (1315 237)  routing T_25_14.sp4_h_l_47 <X> T_25_14.sp4_v_b_10
 (22 13)  (1328 237)  (1328 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (1329 237)  (1329 237)  routing T_25_14.sp4_h_l_15 <X> T_25_14.lc_trk_g3_2
 (24 13)  (1330 237)  (1330 237)  routing T_25_14.sp4_h_l_15 <X> T_25_14.lc_trk_g3_2
 (25 13)  (1331 237)  (1331 237)  routing T_25_14.sp4_h_l_15 <X> T_25_14.lc_trk_g3_2
 (38 13)  (1344 237)  (1344 237)  Enable bit of Mux _out_links/OutMux5_6 => wire_bram/ram/RDATA_1 sp12_h_r_20
 (0 14)  (1306 238)  (1306 238)  routing T_25_14.lc_trk_g2_4 <X> T_25_14.wire_bram/ram/WE
 (1 14)  (1307 238)  (1307 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 239)  (1307 239)  routing T_25_14.lc_trk_g2_4 <X> T_25_14.wire_bram/ram/WE


LogicTile_26_14

 (3 3)  (1351 227)  (1351 227)  routing T_26_14.sp12_v_b_0 <X> T_26_14.sp12_h_l_23
 (9 5)  (1357 229)  (1357 229)  routing T_26_14.sp4_v_t_41 <X> T_26_14.sp4_v_b_4
 (5 6)  (1353 230)  (1353 230)  routing T_26_14.sp4_v_t_38 <X> T_26_14.sp4_h_l_38
 (6 7)  (1354 231)  (1354 231)  routing T_26_14.sp4_v_t_38 <X> T_26_14.sp4_h_l_38
 (12 14)  (1360 238)  (1360 238)  routing T_26_14.sp4_v_t_46 <X> T_26_14.sp4_h_l_46
 (11 15)  (1359 239)  (1359 239)  routing T_26_14.sp4_v_t_46 <X> T_26_14.sp4_h_l_46


IO_Tile_33_14

 (17 13)  (1743 237)  (1743 237)  IOB_1 IO Functioning bit


LogicTile_2_13

 (10 5)  (82 213)  (82 213)  routing T_2_13.sp4_h_r_11 <X> T_2_13.sp4_v_b_4


LogicTile_4_13

 (12 2)  (192 210)  (192 210)  routing T_4_13.sp4_h_r_11 <X> T_4_13.sp4_h_l_39
 (13 3)  (193 211)  (193 211)  routing T_4_13.sp4_h_r_11 <X> T_4_13.sp4_h_l_39
 (12 4)  (192 212)  (192 212)  routing T_4_13.sp4_h_l_39 <X> T_4_13.sp4_h_r_5
 (13 5)  (193 213)  (193 213)  routing T_4_13.sp4_h_l_39 <X> T_4_13.sp4_h_r_5


LogicTile_6_13

 (27 0)  (315 208)  (315 208)  routing T_6_13.lc_trk_g3_0 <X> T_6_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 208)  (316 208)  routing T_6_13.lc_trk_g3_0 <X> T_6_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 208)  (317 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (320 208)  (320 208)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (324 208)  (324 208)  LC_0 Logic Functioning bit
 (39 0)  (327 208)  (327 208)  LC_0 Logic Functioning bit
 (41 0)  (329 208)  (329 208)  LC_0 Logic Functioning bit
 (42 0)  (330 208)  (330 208)  LC_0 Logic Functioning bit
 (44 0)  (332 208)  (332 208)  LC_0 Logic Functioning bit
 (45 0)  (333 208)  (333 208)  LC_0 Logic Functioning bit
 (36 1)  (324 209)  (324 209)  LC_0 Logic Functioning bit
 (39 1)  (327 209)  (327 209)  LC_0 Logic Functioning bit
 (41 1)  (329 209)  (329 209)  LC_0 Logic Functioning bit
 (42 1)  (330 209)  (330 209)  LC_0 Logic Functioning bit
 (50 1)  (338 209)  (338 209)  Carry_In_Mux bit 

 (0 2)  (288 210)  (288 210)  routing T_6_13.glb_netwk_6 <X> T_6_13.wire_logic_cluster/lc_7/clk
 (1 2)  (289 210)  (289 210)  routing T_6_13.glb_netwk_6 <X> T_6_13.wire_logic_cluster/lc_7/clk
 (2 2)  (290 210)  (290 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (315 210)  (315 210)  routing T_6_13.lc_trk_g3_1 <X> T_6_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (316 210)  (316 210)  routing T_6_13.lc_trk_g3_1 <X> T_6_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 210)  (317 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (320 210)  (320 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (324 210)  (324 210)  LC_1 Logic Functioning bit
 (39 2)  (327 210)  (327 210)  LC_1 Logic Functioning bit
 (41 2)  (329 210)  (329 210)  LC_1 Logic Functioning bit
 (42 2)  (330 210)  (330 210)  LC_1 Logic Functioning bit
 (44 2)  (332 210)  (332 210)  LC_1 Logic Functioning bit
 (45 2)  (333 210)  (333 210)  LC_1 Logic Functioning bit
 (36 3)  (324 211)  (324 211)  LC_1 Logic Functioning bit
 (39 3)  (327 211)  (327 211)  LC_1 Logic Functioning bit
 (41 3)  (329 211)  (329 211)  LC_1 Logic Functioning bit
 (42 3)  (330 211)  (330 211)  LC_1 Logic Functioning bit
 (0 4)  (288 212)  (288 212)  routing T_6_13.lc_trk_g3_3 <X> T_6_13.wire_logic_cluster/lc_7/cen
 (1 4)  (289 212)  (289 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (309 212)  (309 212)  routing T_6_13.wire_logic_cluster/lc_3/out <X> T_6_13.lc_trk_g1_3
 (22 4)  (310 212)  (310 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (313 212)  (313 212)  routing T_6_13.wire_logic_cluster/lc_2/out <X> T_6_13.lc_trk_g1_2
 (27 4)  (315 212)  (315 212)  routing T_6_13.lc_trk_g1_2 <X> T_6_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 212)  (317 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (320 212)  (320 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (324 212)  (324 212)  LC_2 Logic Functioning bit
 (39 4)  (327 212)  (327 212)  LC_2 Logic Functioning bit
 (41 4)  (329 212)  (329 212)  LC_2 Logic Functioning bit
 (42 4)  (330 212)  (330 212)  LC_2 Logic Functioning bit
 (44 4)  (332 212)  (332 212)  LC_2 Logic Functioning bit
 (45 4)  (333 212)  (333 212)  LC_2 Logic Functioning bit
 (0 5)  (288 213)  (288 213)  routing T_6_13.lc_trk_g3_3 <X> T_6_13.wire_logic_cluster/lc_7/cen
 (1 5)  (289 213)  (289 213)  routing T_6_13.lc_trk_g3_3 <X> T_6_13.wire_logic_cluster/lc_7/cen
 (22 5)  (310 213)  (310 213)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (318 213)  (318 213)  routing T_6_13.lc_trk_g1_2 <X> T_6_13.wire_logic_cluster/lc_2/in_1
 (36 5)  (324 213)  (324 213)  LC_2 Logic Functioning bit
 (39 5)  (327 213)  (327 213)  LC_2 Logic Functioning bit
 (41 5)  (329 213)  (329 213)  LC_2 Logic Functioning bit
 (42 5)  (330 213)  (330 213)  LC_2 Logic Functioning bit
 (17 6)  (305 214)  (305 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (306 214)  (306 214)  routing T_6_13.wire_logic_cluster/lc_5/out <X> T_6_13.lc_trk_g1_5
 (21 6)  (309 214)  (309 214)  routing T_6_13.wire_logic_cluster/lc_7/out <X> T_6_13.lc_trk_g1_7
 (22 6)  (310 214)  (310 214)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (313 214)  (313 214)  routing T_6_13.wire_logic_cluster/lc_6/out <X> T_6_13.lc_trk_g1_6
 (27 6)  (315 214)  (315 214)  routing T_6_13.lc_trk_g1_3 <X> T_6_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 214)  (317 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (320 214)  (320 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (324 214)  (324 214)  LC_3 Logic Functioning bit
 (39 6)  (327 214)  (327 214)  LC_3 Logic Functioning bit
 (41 6)  (329 214)  (329 214)  LC_3 Logic Functioning bit
 (42 6)  (330 214)  (330 214)  LC_3 Logic Functioning bit
 (44 6)  (332 214)  (332 214)  LC_3 Logic Functioning bit
 (45 6)  (333 214)  (333 214)  LC_3 Logic Functioning bit
 (22 7)  (310 215)  (310 215)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (318 215)  (318 215)  routing T_6_13.lc_trk_g1_3 <X> T_6_13.wire_logic_cluster/lc_3/in_1
 (36 7)  (324 215)  (324 215)  LC_3 Logic Functioning bit
 (39 7)  (327 215)  (327 215)  LC_3 Logic Functioning bit
 (41 7)  (329 215)  (329 215)  LC_3 Logic Functioning bit
 (42 7)  (330 215)  (330 215)  LC_3 Logic Functioning bit
 (27 8)  (315 216)  (315 216)  routing T_6_13.lc_trk_g3_4 <X> T_6_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (316 216)  (316 216)  routing T_6_13.lc_trk_g3_4 <X> T_6_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 216)  (317 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 216)  (318 216)  routing T_6_13.lc_trk_g3_4 <X> T_6_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (320 216)  (320 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (324 216)  (324 216)  LC_4 Logic Functioning bit
 (39 8)  (327 216)  (327 216)  LC_4 Logic Functioning bit
 (41 8)  (329 216)  (329 216)  LC_4 Logic Functioning bit
 (42 8)  (330 216)  (330 216)  LC_4 Logic Functioning bit
 (44 8)  (332 216)  (332 216)  LC_4 Logic Functioning bit
 (45 8)  (333 216)  (333 216)  LC_4 Logic Functioning bit
 (4 9)  (292 217)  (292 217)  routing T_6_13.sp4_v_t_36 <X> T_6_13.sp4_h_r_6
 (36 9)  (324 217)  (324 217)  LC_4 Logic Functioning bit
 (39 9)  (327 217)  (327 217)  LC_4 Logic Functioning bit
 (41 9)  (329 217)  (329 217)  LC_4 Logic Functioning bit
 (42 9)  (330 217)  (330 217)  LC_4 Logic Functioning bit
 (27 10)  (315 218)  (315 218)  routing T_6_13.lc_trk_g1_5 <X> T_6_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 218)  (317 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 218)  (318 218)  routing T_6_13.lc_trk_g1_5 <X> T_6_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (320 218)  (320 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (324 218)  (324 218)  LC_5 Logic Functioning bit
 (39 10)  (327 218)  (327 218)  LC_5 Logic Functioning bit
 (41 10)  (329 218)  (329 218)  LC_5 Logic Functioning bit
 (42 10)  (330 218)  (330 218)  LC_5 Logic Functioning bit
 (44 10)  (332 218)  (332 218)  LC_5 Logic Functioning bit
 (45 10)  (333 218)  (333 218)  LC_5 Logic Functioning bit
 (36 11)  (324 219)  (324 219)  LC_5 Logic Functioning bit
 (39 11)  (327 219)  (327 219)  LC_5 Logic Functioning bit
 (41 11)  (329 219)  (329 219)  LC_5 Logic Functioning bit
 (42 11)  (330 219)  (330 219)  LC_5 Logic Functioning bit
 (14 12)  (302 220)  (302 220)  routing T_6_13.wire_logic_cluster/lc_0/out <X> T_6_13.lc_trk_g3_0
 (17 12)  (305 220)  (305 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (306 220)  (306 220)  routing T_6_13.wire_logic_cluster/lc_1/out <X> T_6_13.lc_trk_g3_1
 (21 12)  (309 220)  (309 220)  routing T_6_13.sp4_h_r_43 <X> T_6_13.lc_trk_g3_3
 (22 12)  (310 220)  (310 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (311 220)  (311 220)  routing T_6_13.sp4_h_r_43 <X> T_6_13.lc_trk_g3_3
 (24 12)  (312 220)  (312 220)  routing T_6_13.sp4_h_r_43 <X> T_6_13.lc_trk_g3_3
 (27 12)  (315 220)  (315 220)  routing T_6_13.lc_trk_g1_6 <X> T_6_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 220)  (317 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 220)  (318 220)  routing T_6_13.lc_trk_g1_6 <X> T_6_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (320 220)  (320 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (324 220)  (324 220)  LC_6 Logic Functioning bit
 (39 12)  (327 220)  (327 220)  LC_6 Logic Functioning bit
 (41 12)  (329 220)  (329 220)  LC_6 Logic Functioning bit
 (42 12)  (330 220)  (330 220)  LC_6 Logic Functioning bit
 (44 12)  (332 220)  (332 220)  LC_6 Logic Functioning bit
 (45 12)  (333 220)  (333 220)  LC_6 Logic Functioning bit
 (17 13)  (305 221)  (305 221)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (309 221)  (309 221)  routing T_6_13.sp4_h_r_43 <X> T_6_13.lc_trk_g3_3
 (30 13)  (318 221)  (318 221)  routing T_6_13.lc_trk_g1_6 <X> T_6_13.wire_logic_cluster/lc_6/in_1
 (36 13)  (324 221)  (324 221)  LC_6 Logic Functioning bit
 (39 13)  (327 221)  (327 221)  LC_6 Logic Functioning bit
 (41 13)  (329 221)  (329 221)  LC_6 Logic Functioning bit
 (42 13)  (330 221)  (330 221)  LC_6 Logic Functioning bit
 (0 14)  (288 222)  (288 222)  routing T_6_13.lc_trk_g3_5 <X> T_6_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 222)  (289 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (302 222)  (302 222)  routing T_6_13.wire_logic_cluster/lc_4/out <X> T_6_13.lc_trk_g3_4
 (15 14)  (303 222)  (303 222)  routing T_6_13.sp4_h_l_16 <X> T_6_13.lc_trk_g3_5
 (16 14)  (304 222)  (304 222)  routing T_6_13.sp4_h_l_16 <X> T_6_13.lc_trk_g3_5
 (17 14)  (305 222)  (305 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (27 14)  (315 222)  (315 222)  routing T_6_13.lc_trk_g1_7 <X> T_6_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 222)  (317 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (318 222)  (318 222)  routing T_6_13.lc_trk_g1_7 <X> T_6_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (320 222)  (320 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (324 222)  (324 222)  LC_7 Logic Functioning bit
 (39 14)  (327 222)  (327 222)  LC_7 Logic Functioning bit
 (41 14)  (329 222)  (329 222)  LC_7 Logic Functioning bit
 (42 14)  (330 222)  (330 222)  LC_7 Logic Functioning bit
 (45 14)  (333 222)  (333 222)  LC_7 Logic Functioning bit
 (0 15)  (288 223)  (288 223)  routing T_6_13.lc_trk_g3_5 <X> T_6_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (289 223)  (289 223)  routing T_6_13.lc_trk_g3_5 <X> T_6_13.wire_logic_cluster/lc_7/s_r
 (11 15)  (299 223)  (299 223)  routing T_6_13.sp4_h_r_11 <X> T_6_13.sp4_h_l_46
 (17 15)  (305 223)  (305 223)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (306 223)  (306 223)  routing T_6_13.sp4_h_l_16 <X> T_6_13.lc_trk_g3_5
 (30 15)  (318 223)  (318 223)  routing T_6_13.lc_trk_g1_7 <X> T_6_13.wire_logic_cluster/lc_7/in_1
 (36 15)  (324 223)  (324 223)  LC_7 Logic Functioning bit
 (39 15)  (327 223)  (327 223)  LC_7 Logic Functioning bit
 (41 15)  (329 223)  (329 223)  LC_7 Logic Functioning bit
 (42 15)  (330 223)  (330 223)  LC_7 Logic Functioning bit


LogicTile_7_13

 (14 1)  (356 209)  (356 209)  routing T_7_13.top_op_0 <X> T_7_13.lc_trk_g0_0
 (15 1)  (357 209)  (357 209)  routing T_7_13.top_op_0 <X> T_7_13.lc_trk_g0_0
 (17 1)  (359 209)  (359 209)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (0 2)  (342 210)  (342 210)  routing T_7_13.glb_netwk_6 <X> T_7_13.wire_logic_cluster/lc_7/clk
 (1 2)  (343 210)  (343 210)  routing T_7_13.glb_netwk_6 <X> T_7_13.wire_logic_cluster/lc_7/clk
 (2 2)  (344 210)  (344 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (356 210)  (356 210)  routing T_7_13.wire_logic_cluster/lc_4/out <X> T_7_13.lc_trk_g0_4
 (25 2)  (367 210)  (367 210)  routing T_7_13.wire_logic_cluster/lc_6/out <X> T_7_13.lc_trk_g0_6
 (17 3)  (359 211)  (359 211)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (364 211)  (364 211)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (21 4)  (363 212)  (363 212)  routing T_7_13.wire_logic_cluster/lc_3/out <X> T_7_13.lc_trk_g1_3
 (22 4)  (364 212)  (364 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (15 6)  (357 214)  (357 214)  routing T_7_13.bot_op_5 <X> T_7_13.lc_trk_g1_5
 (17 6)  (359 214)  (359 214)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (26 6)  (368 214)  (368 214)  routing T_7_13.lc_trk_g3_6 <X> T_7_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (369 214)  (369 214)  routing T_7_13.lc_trk_g1_3 <X> T_7_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 214)  (371 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (373 214)  (373 214)  routing T_7_13.lc_trk_g0_6 <X> T_7_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 214)  (374 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (378 214)  (378 214)  LC_3 Logic Functioning bit
 (38 6)  (380 214)  (380 214)  LC_3 Logic Functioning bit
 (41 6)  (383 214)  (383 214)  LC_3 Logic Functioning bit
 (45 6)  (387 214)  (387 214)  LC_3 Logic Functioning bit
 (47 6)  (389 214)  (389 214)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (26 7)  (368 215)  (368 215)  routing T_7_13.lc_trk_g3_6 <X> T_7_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (369 215)  (369 215)  routing T_7_13.lc_trk_g3_6 <X> T_7_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (370 215)  (370 215)  routing T_7_13.lc_trk_g3_6 <X> T_7_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 215)  (371 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 215)  (372 215)  routing T_7_13.lc_trk_g1_3 <X> T_7_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (373 215)  (373 215)  routing T_7_13.lc_trk_g0_6 <X> T_7_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (374 215)  (374 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (375 215)  (375 215)  routing T_7_13.lc_trk_g3_2 <X> T_7_13.input_2_3
 (34 7)  (376 215)  (376 215)  routing T_7_13.lc_trk_g3_2 <X> T_7_13.input_2_3
 (35 7)  (377 215)  (377 215)  routing T_7_13.lc_trk_g3_2 <X> T_7_13.input_2_3
 (37 7)  (379 215)  (379 215)  LC_3 Logic Functioning bit
 (38 7)  (380 215)  (380 215)  LC_3 Logic Functioning bit
 (41 7)  (383 215)  (383 215)  LC_3 Logic Functioning bit
 (26 8)  (368 216)  (368 216)  routing T_7_13.lc_trk_g0_4 <X> T_7_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (369 216)  (369 216)  routing T_7_13.lc_trk_g3_2 <X> T_7_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (370 216)  (370 216)  routing T_7_13.lc_trk_g3_2 <X> T_7_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 216)  (371 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (373 216)  (373 216)  routing T_7_13.lc_trk_g3_6 <X> T_7_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 216)  (374 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 216)  (375 216)  routing T_7_13.lc_trk_g3_6 <X> T_7_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (376 216)  (376 216)  routing T_7_13.lc_trk_g3_6 <X> T_7_13.wire_logic_cluster/lc_4/in_3
 (35 8)  (377 216)  (377 216)  routing T_7_13.lc_trk_g1_5 <X> T_7_13.input_2_4
 (36 8)  (378 216)  (378 216)  LC_4 Logic Functioning bit
 (45 8)  (387 216)  (387 216)  LC_4 Logic Functioning bit
 (29 9)  (371 217)  (371 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (372 217)  (372 217)  routing T_7_13.lc_trk_g3_2 <X> T_7_13.wire_logic_cluster/lc_4/in_1
 (31 9)  (373 217)  (373 217)  routing T_7_13.lc_trk_g3_6 <X> T_7_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (374 217)  (374 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (376 217)  (376 217)  routing T_7_13.lc_trk_g1_5 <X> T_7_13.input_2_4
 (36 9)  (378 217)  (378 217)  LC_4 Logic Functioning bit
 (37 9)  (379 217)  (379 217)  LC_4 Logic Functioning bit
 (39 9)  (381 217)  (381 217)  LC_4 Logic Functioning bit
 (40 9)  (382 217)  (382 217)  LC_4 Logic Functioning bit
 (42 9)  (384 217)  (384 217)  LC_4 Logic Functioning bit
 (5 10)  (347 218)  (347 218)  routing T_7_13.sp4_v_t_43 <X> T_7_13.sp4_h_l_43
 (25 10)  (367 218)  (367 218)  routing T_7_13.sp4_v_b_38 <X> T_7_13.lc_trk_g2_6
 (6 11)  (348 219)  (348 219)  routing T_7_13.sp4_v_t_43 <X> T_7_13.sp4_h_l_43
 (22 11)  (364 219)  (364 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (365 219)  (365 219)  routing T_7_13.sp4_v_b_38 <X> T_7_13.lc_trk_g2_6
 (25 11)  (367 219)  (367 219)  routing T_7_13.sp4_v_b_38 <X> T_7_13.lc_trk_g2_6
 (26 12)  (368 220)  (368 220)  routing T_7_13.lc_trk_g0_4 <X> T_7_13.wire_logic_cluster/lc_6/in_0
 (27 12)  (369 220)  (369 220)  routing T_7_13.lc_trk_g3_2 <X> T_7_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (370 220)  (370 220)  routing T_7_13.lc_trk_g3_2 <X> T_7_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 220)  (371 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (373 220)  (373 220)  routing T_7_13.lc_trk_g3_6 <X> T_7_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 220)  (374 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 220)  (375 220)  routing T_7_13.lc_trk_g3_6 <X> T_7_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (376 220)  (376 220)  routing T_7_13.lc_trk_g3_6 <X> T_7_13.wire_logic_cluster/lc_6/in_3
 (35 12)  (377 220)  (377 220)  routing T_7_13.lc_trk_g0_6 <X> T_7_13.input_2_6
 (36 12)  (378 220)  (378 220)  LC_6 Logic Functioning bit
 (37 12)  (379 220)  (379 220)  LC_6 Logic Functioning bit
 (38 12)  (380 220)  (380 220)  LC_6 Logic Functioning bit
 (42 12)  (384 220)  (384 220)  LC_6 Logic Functioning bit
 (45 12)  (387 220)  (387 220)  LC_6 Logic Functioning bit
 (22 13)  (364 221)  (364 221)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (365 221)  (365 221)  routing T_7_13.sp12_v_b_18 <X> T_7_13.lc_trk_g3_2
 (25 13)  (367 221)  (367 221)  routing T_7_13.sp12_v_b_18 <X> T_7_13.lc_trk_g3_2
 (29 13)  (371 221)  (371 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (372 221)  (372 221)  routing T_7_13.lc_trk_g3_2 <X> T_7_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (373 221)  (373 221)  routing T_7_13.lc_trk_g3_6 <X> T_7_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (374 221)  (374 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (377 221)  (377 221)  routing T_7_13.lc_trk_g0_6 <X> T_7_13.input_2_6
 (37 13)  (379 221)  (379 221)  LC_6 Logic Functioning bit
 (42 13)  (384 221)  (384 221)  LC_6 Logic Functioning bit
 (25 14)  (367 222)  (367 222)  routing T_7_13.sp4_v_b_30 <X> T_7_13.lc_trk_g3_6
 (29 14)  (371 222)  (371 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (373 222)  (373 222)  routing T_7_13.lc_trk_g2_6 <X> T_7_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 222)  (374 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 222)  (375 222)  routing T_7_13.lc_trk_g2_6 <X> T_7_13.wire_logic_cluster/lc_7/in_3
 (37 14)  (379 222)  (379 222)  LC_7 Logic Functioning bit
 (39 14)  (381 222)  (381 222)  LC_7 Logic Functioning bit
 (22 15)  (364 223)  (364 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (365 223)  (365 223)  routing T_7_13.sp4_v_b_30 <X> T_7_13.lc_trk_g3_6
 (31 15)  (373 223)  (373 223)  routing T_7_13.lc_trk_g2_6 <X> T_7_13.wire_logic_cluster/lc_7/in_3
 (37 15)  (379 223)  (379 223)  LC_7 Logic Functioning bit
 (39 15)  (381 223)  (381 223)  LC_7 Logic Functioning bit
 (47 15)  (389 223)  (389 223)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


RAM_Tile_8_13

 (6 0)  (402 208)  (402 208)  routing T_8_13.sp4_h_r_7 <X> T_8_13.sp4_v_b_0
 (12 5)  (408 213)  (408 213)  routing T_8_13.sp4_h_r_5 <X> T_8_13.sp4_v_b_5


LogicTile_9_13

 (14 0)  (452 208)  (452 208)  routing T_9_13.bnr_op_0 <X> T_9_13.lc_trk_g0_0
 (21 0)  (459 208)  (459 208)  routing T_9_13.bnr_op_3 <X> T_9_13.lc_trk_g0_3
 (22 0)  (460 208)  (460 208)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (27 0)  (465 208)  (465 208)  routing T_9_13.lc_trk_g1_2 <X> T_9_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 208)  (467 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (469 208)  (469 208)  routing T_9_13.lc_trk_g0_5 <X> T_9_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 208)  (470 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (41 0)  (479 208)  (479 208)  LC_0 Logic Functioning bit
 (8 1)  (446 209)  (446 209)  routing T_9_13.sp4_h_r_1 <X> T_9_13.sp4_v_b_1
 (14 1)  (452 209)  (452 209)  routing T_9_13.bnr_op_0 <X> T_9_13.lc_trk_g0_0
 (17 1)  (455 209)  (455 209)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (21 1)  (459 209)  (459 209)  routing T_9_13.bnr_op_3 <X> T_9_13.lc_trk_g0_3
 (22 1)  (460 209)  (460 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (461 209)  (461 209)  routing T_9_13.sp4_v_b_18 <X> T_9_13.lc_trk_g0_2
 (24 1)  (462 209)  (462 209)  routing T_9_13.sp4_v_b_18 <X> T_9_13.lc_trk_g0_2
 (29 1)  (467 209)  (467 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 209)  (468 209)  routing T_9_13.lc_trk_g1_2 <X> T_9_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (470 209)  (470 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (472 209)  (472 209)  routing T_9_13.lc_trk_g1_1 <X> T_9_13.input_2_0
 (0 2)  (438 210)  (438 210)  routing T_9_13.glb_netwk_6 <X> T_9_13.wire_logic_cluster/lc_7/clk
 (1 2)  (439 210)  (439 210)  routing T_9_13.glb_netwk_6 <X> T_9_13.wire_logic_cluster/lc_7/clk
 (2 2)  (440 210)  (440 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (455 210)  (455 210)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (456 210)  (456 210)  routing T_9_13.bnr_op_5 <X> T_9_13.lc_trk_g0_5
 (18 3)  (456 211)  (456 211)  routing T_9_13.bnr_op_5 <X> T_9_13.lc_trk_g0_5
 (22 3)  (460 211)  (460 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (461 211)  (461 211)  routing T_9_13.sp4_v_b_22 <X> T_9_13.lc_trk_g0_6
 (24 3)  (462 211)  (462 211)  routing T_9_13.sp4_v_b_22 <X> T_9_13.lc_trk_g0_6
 (0 4)  (438 212)  (438 212)  routing T_9_13.lc_trk_g2_2 <X> T_9_13.wire_logic_cluster/lc_7/cen
 (1 4)  (439 212)  (439 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (2 4)  (440 212)  (440 212)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (17 4)  (455 212)  (455 212)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (456 212)  (456 212)  routing T_9_13.bnr_op_1 <X> T_9_13.lc_trk_g1_1
 (25 4)  (463 212)  (463 212)  routing T_9_13.bnr_op_2 <X> T_9_13.lc_trk_g1_2
 (29 4)  (467 212)  (467 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 212)  (470 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 212)  (472 212)  routing T_9_13.lc_trk_g1_2 <X> T_9_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 212)  (474 212)  LC_2 Logic Functioning bit
 (38 4)  (476 212)  (476 212)  LC_2 Logic Functioning bit
 (40 4)  (478 212)  (478 212)  LC_2 Logic Functioning bit
 (41 4)  (479 212)  (479 212)  LC_2 Logic Functioning bit
 (42 4)  (480 212)  (480 212)  LC_2 Logic Functioning bit
 (43 4)  (481 212)  (481 212)  LC_2 Logic Functioning bit
 (1 5)  (439 213)  (439 213)  routing T_9_13.lc_trk_g2_2 <X> T_9_13.wire_logic_cluster/lc_7/cen
 (15 5)  (453 213)  (453 213)  routing T_9_13.sp4_v_t_5 <X> T_9_13.lc_trk_g1_0
 (16 5)  (454 213)  (454 213)  routing T_9_13.sp4_v_t_5 <X> T_9_13.lc_trk_g1_0
 (17 5)  (455 213)  (455 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (18 5)  (456 213)  (456 213)  routing T_9_13.bnr_op_1 <X> T_9_13.lc_trk_g1_1
 (22 5)  (460 213)  (460 213)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (463 213)  (463 213)  routing T_9_13.bnr_op_2 <X> T_9_13.lc_trk_g1_2
 (30 5)  (468 213)  (468 213)  routing T_9_13.lc_trk_g0_3 <X> T_9_13.wire_logic_cluster/lc_2/in_1
 (31 5)  (469 213)  (469 213)  routing T_9_13.lc_trk_g1_2 <X> T_9_13.wire_logic_cluster/lc_2/in_3
 (36 5)  (474 213)  (474 213)  LC_2 Logic Functioning bit
 (38 5)  (476 213)  (476 213)  LC_2 Logic Functioning bit
 (40 5)  (478 213)  (478 213)  LC_2 Logic Functioning bit
 (41 5)  (479 213)  (479 213)  LC_2 Logic Functioning bit
 (42 5)  (480 213)  (480 213)  LC_2 Logic Functioning bit
 (43 5)  (481 213)  (481 213)  LC_2 Logic Functioning bit
 (53 5)  (491 213)  (491 213)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (21 6)  (459 214)  (459 214)  routing T_9_13.sp12_h_l_4 <X> T_9_13.lc_trk_g1_7
 (22 6)  (460 214)  (460 214)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (462 214)  (462 214)  routing T_9_13.sp12_h_l_4 <X> T_9_13.lc_trk_g1_7
 (25 6)  (463 214)  (463 214)  routing T_9_13.sp4_v_t_3 <X> T_9_13.lc_trk_g1_6
 (29 6)  (467 214)  (467 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 214)  (468 214)  routing T_9_13.lc_trk_g0_6 <X> T_9_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (470 214)  (470 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (473 214)  (473 214)  routing T_9_13.lc_trk_g1_6 <X> T_9_13.input_2_3
 (36 6)  (474 214)  (474 214)  LC_3 Logic Functioning bit
 (37 6)  (475 214)  (475 214)  LC_3 Logic Functioning bit
 (38 6)  (476 214)  (476 214)  LC_3 Logic Functioning bit
 (39 6)  (477 214)  (477 214)  LC_3 Logic Functioning bit
 (41 6)  (479 214)  (479 214)  LC_3 Logic Functioning bit
 (42 6)  (480 214)  (480 214)  LC_3 Logic Functioning bit
 (43 6)  (481 214)  (481 214)  LC_3 Logic Functioning bit
 (21 7)  (459 215)  (459 215)  routing T_9_13.sp12_h_l_4 <X> T_9_13.lc_trk_g1_7
 (22 7)  (460 215)  (460 215)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (461 215)  (461 215)  routing T_9_13.sp4_v_t_3 <X> T_9_13.lc_trk_g1_6
 (25 7)  (463 215)  (463 215)  routing T_9_13.sp4_v_t_3 <X> T_9_13.lc_trk_g1_6
 (27 7)  (465 215)  (465 215)  routing T_9_13.lc_trk_g1_0 <X> T_9_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 215)  (467 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 215)  (468 215)  routing T_9_13.lc_trk_g0_6 <X> T_9_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (469 215)  (469 215)  routing T_9_13.lc_trk_g0_2 <X> T_9_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (470 215)  (470 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (472 215)  (472 215)  routing T_9_13.lc_trk_g1_6 <X> T_9_13.input_2_3
 (35 7)  (473 215)  (473 215)  routing T_9_13.lc_trk_g1_6 <X> T_9_13.input_2_3
 (36 7)  (474 215)  (474 215)  LC_3 Logic Functioning bit
 (37 7)  (475 215)  (475 215)  LC_3 Logic Functioning bit
 (38 7)  (476 215)  (476 215)  LC_3 Logic Functioning bit
 (39 7)  (477 215)  (477 215)  LC_3 Logic Functioning bit
 (40 7)  (478 215)  (478 215)  LC_3 Logic Functioning bit
 (41 7)  (479 215)  (479 215)  LC_3 Logic Functioning bit
 (42 7)  (480 215)  (480 215)  LC_3 Logic Functioning bit
 (43 7)  (481 215)  (481 215)  LC_3 Logic Functioning bit
 (25 8)  (463 216)  (463 216)  routing T_9_13.sp4_h_r_42 <X> T_9_13.lc_trk_g2_2
 (22 9)  (460 217)  (460 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (461 217)  (461 217)  routing T_9_13.sp4_h_r_42 <X> T_9_13.lc_trk_g2_2
 (24 9)  (462 217)  (462 217)  routing T_9_13.sp4_h_r_42 <X> T_9_13.lc_trk_g2_2
 (25 9)  (463 217)  (463 217)  routing T_9_13.sp4_h_r_42 <X> T_9_13.lc_trk_g2_2
 (26 10)  (464 218)  (464 218)  routing T_9_13.lc_trk_g3_4 <X> T_9_13.wire_logic_cluster/lc_5/in_0
 (27 10)  (465 218)  (465 218)  routing T_9_13.lc_trk_g3_3 <X> T_9_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (466 218)  (466 218)  routing T_9_13.lc_trk_g3_3 <X> T_9_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 218)  (467 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 218)  (469 218)  routing T_9_13.lc_trk_g1_7 <X> T_9_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 218)  (470 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 218)  (472 218)  routing T_9_13.lc_trk_g1_7 <X> T_9_13.wire_logic_cluster/lc_5/in_3
 (37 10)  (475 218)  (475 218)  LC_5 Logic Functioning bit
 (39 10)  (477 218)  (477 218)  LC_5 Logic Functioning bit
 (45 10)  (483 218)  (483 218)  LC_5 Logic Functioning bit
 (46 10)  (484 218)  (484 218)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (27 11)  (465 219)  (465 219)  routing T_9_13.lc_trk_g3_4 <X> T_9_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 219)  (466 219)  routing T_9_13.lc_trk_g3_4 <X> T_9_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 219)  (467 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 219)  (468 219)  routing T_9_13.lc_trk_g3_3 <X> T_9_13.wire_logic_cluster/lc_5/in_1
 (31 11)  (469 219)  (469 219)  routing T_9_13.lc_trk_g1_7 <X> T_9_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (470 219)  (470 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (471 219)  (471 219)  routing T_9_13.lc_trk_g3_2 <X> T_9_13.input_2_5
 (34 11)  (472 219)  (472 219)  routing T_9_13.lc_trk_g3_2 <X> T_9_13.input_2_5
 (35 11)  (473 219)  (473 219)  routing T_9_13.lc_trk_g3_2 <X> T_9_13.input_2_5
 (36 11)  (474 219)  (474 219)  LC_5 Logic Functioning bit
 (37 11)  (475 219)  (475 219)  LC_5 Logic Functioning bit
 (39 11)  (477 219)  (477 219)  LC_5 Logic Functioning bit
 (43 11)  (481 219)  (481 219)  LC_5 Logic Functioning bit
 (21 12)  (459 220)  (459 220)  routing T_9_13.sp4_h_r_43 <X> T_9_13.lc_trk_g3_3
 (22 12)  (460 220)  (460 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (461 220)  (461 220)  routing T_9_13.sp4_h_r_43 <X> T_9_13.lc_trk_g3_3
 (24 12)  (462 220)  (462 220)  routing T_9_13.sp4_h_r_43 <X> T_9_13.lc_trk_g3_3
 (21 13)  (459 221)  (459 221)  routing T_9_13.sp4_h_r_43 <X> T_9_13.lc_trk_g3_3
 (22 13)  (460 221)  (460 221)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (461 221)  (461 221)  routing T_9_13.sp12_v_t_9 <X> T_9_13.lc_trk_g3_2
 (14 15)  (452 223)  (452 223)  routing T_9_13.sp12_v_b_20 <X> T_9_13.lc_trk_g3_4
 (16 15)  (454 223)  (454 223)  routing T_9_13.sp12_v_b_20 <X> T_9_13.lc_trk_g3_4
 (17 15)  (455 223)  (455 223)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4


LogicTile_10_13

 (8 0)  (500 208)  (500 208)  routing T_10_13.sp4_h_l_40 <X> T_10_13.sp4_h_r_1
 (10 0)  (502 208)  (502 208)  routing T_10_13.sp4_h_l_40 <X> T_10_13.sp4_h_r_1
 (11 0)  (503 208)  (503 208)  routing T_10_13.sp4_h_r_9 <X> T_10_13.sp4_v_b_2
 (15 0)  (507 208)  (507 208)  routing T_10_13.bot_op_1 <X> T_10_13.lc_trk_g0_1
 (17 0)  (509 208)  (509 208)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (514 208)  (514 208)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (516 208)  (516 208)  routing T_10_13.bot_op_3 <X> T_10_13.lc_trk_g0_3
 (26 0)  (518 208)  (518 208)  routing T_10_13.lc_trk_g3_7 <X> T_10_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (519 208)  (519 208)  routing T_10_13.lc_trk_g3_0 <X> T_10_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 208)  (520 208)  routing T_10_13.lc_trk_g3_0 <X> T_10_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 208)  (521 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 208)  (524 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 208)  (525 208)  routing T_10_13.lc_trk_g2_1 <X> T_10_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 208)  (527 208)  routing T_10_13.lc_trk_g0_4 <X> T_10_13.input_2_0
 (36 0)  (528 208)  (528 208)  LC_0 Logic Functioning bit
 (38 0)  (530 208)  (530 208)  LC_0 Logic Functioning bit
 (43 0)  (535 208)  (535 208)  LC_0 Logic Functioning bit
 (15 1)  (507 209)  (507 209)  routing T_10_13.bot_op_0 <X> T_10_13.lc_trk_g0_0
 (17 1)  (509 209)  (509 209)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (514 209)  (514 209)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (516 209)  (516 209)  routing T_10_13.bot_op_2 <X> T_10_13.lc_trk_g0_2
 (26 1)  (518 209)  (518 209)  routing T_10_13.lc_trk_g3_7 <X> T_10_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 209)  (519 209)  routing T_10_13.lc_trk_g3_7 <X> T_10_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 209)  (520 209)  routing T_10_13.lc_trk_g3_7 <X> T_10_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 209)  (521 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (524 209)  (524 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (528 209)  (528 209)  LC_0 Logic Functioning bit
 (38 1)  (530 209)  (530 209)  LC_0 Logic Functioning bit
 (51 1)  (543 209)  (543 209)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (492 210)  (492 210)  routing T_10_13.lc_trk_g3_1 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (2 2)  (494 210)  (494 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (5 2)  (497 210)  (497 210)  routing T_10_13.sp4_h_r_9 <X> T_10_13.sp4_h_l_37
 (15 2)  (507 210)  (507 210)  routing T_10_13.bot_op_5 <X> T_10_13.lc_trk_g0_5
 (17 2)  (509 210)  (509 210)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (26 2)  (518 210)  (518 210)  routing T_10_13.lc_trk_g0_5 <X> T_10_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (519 210)  (519 210)  routing T_10_13.lc_trk_g1_7 <X> T_10_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 210)  (521 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 210)  (522 210)  routing T_10_13.lc_trk_g1_7 <X> T_10_13.wire_logic_cluster/lc_1/in_1
 (31 2)  (523 210)  (523 210)  routing T_10_13.lc_trk_g0_6 <X> T_10_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 210)  (524 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (528 210)  (528 210)  LC_1 Logic Functioning bit
 (37 2)  (529 210)  (529 210)  LC_1 Logic Functioning bit
 (38 2)  (530 210)  (530 210)  LC_1 Logic Functioning bit
 (39 2)  (531 210)  (531 210)  LC_1 Logic Functioning bit
 (41 2)  (533 210)  (533 210)  LC_1 Logic Functioning bit
 (43 2)  (535 210)  (535 210)  LC_1 Logic Functioning bit
 (0 3)  (492 211)  (492 211)  routing T_10_13.lc_trk_g3_1 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (2 3)  (494 211)  (494 211)  routing T_10_13.lc_trk_g3_1 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (4 3)  (496 211)  (496 211)  routing T_10_13.sp4_h_r_9 <X> T_10_13.sp4_h_l_37
 (15 3)  (507 211)  (507 211)  routing T_10_13.bot_op_4 <X> T_10_13.lc_trk_g0_4
 (17 3)  (509 211)  (509 211)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (514 211)  (514 211)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (516 211)  (516 211)  routing T_10_13.bot_op_6 <X> T_10_13.lc_trk_g0_6
 (29 3)  (521 211)  (521 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 211)  (522 211)  routing T_10_13.lc_trk_g1_7 <X> T_10_13.wire_logic_cluster/lc_1/in_1
 (31 3)  (523 211)  (523 211)  routing T_10_13.lc_trk_g0_6 <X> T_10_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (528 211)  (528 211)  LC_1 Logic Functioning bit
 (37 3)  (529 211)  (529 211)  LC_1 Logic Functioning bit
 (38 3)  (530 211)  (530 211)  LC_1 Logic Functioning bit
 (39 3)  (531 211)  (531 211)  LC_1 Logic Functioning bit
 (40 3)  (532 211)  (532 211)  LC_1 Logic Functioning bit
 (41 3)  (533 211)  (533 211)  LC_1 Logic Functioning bit
 (42 3)  (534 211)  (534 211)  LC_1 Logic Functioning bit
 (43 3)  (535 211)  (535 211)  LC_1 Logic Functioning bit
 (14 4)  (506 212)  (506 212)  routing T_10_13.lft_op_0 <X> T_10_13.lc_trk_g1_0
 (29 4)  (521 212)  (521 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (36 4)  (528 212)  (528 212)  LC_2 Logic Functioning bit
 (37 4)  (529 212)  (529 212)  LC_2 Logic Functioning bit
 (38 4)  (530 212)  (530 212)  LC_2 Logic Functioning bit
 (41 4)  (533 212)  (533 212)  LC_2 Logic Functioning bit
 (42 4)  (534 212)  (534 212)  LC_2 Logic Functioning bit
 (43 4)  (535 212)  (535 212)  LC_2 Logic Functioning bit
 (50 4)  (542 212)  (542 212)  Cascade bit: LH_LC02_inmux02_5

 (10 5)  (502 213)  (502 213)  routing T_10_13.sp4_h_r_11 <X> T_10_13.sp4_v_b_4
 (15 5)  (507 213)  (507 213)  routing T_10_13.lft_op_0 <X> T_10_13.lc_trk_g1_0
 (17 5)  (509 213)  (509 213)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (19 5)  (511 213)  (511 213)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (22 5)  (514 213)  (514 213)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (515 213)  (515 213)  routing T_10_13.sp12_h_l_17 <X> T_10_13.lc_trk_g1_2
 (25 5)  (517 213)  (517 213)  routing T_10_13.sp12_h_l_17 <X> T_10_13.lc_trk_g1_2
 (29 5)  (521 213)  (521 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (36 5)  (528 213)  (528 213)  LC_2 Logic Functioning bit
 (37 5)  (529 213)  (529 213)  LC_2 Logic Functioning bit
 (38 5)  (530 213)  (530 213)  LC_2 Logic Functioning bit
 (39 5)  (531 213)  (531 213)  LC_2 Logic Functioning bit
 (40 5)  (532 213)  (532 213)  LC_2 Logic Functioning bit
 (41 5)  (533 213)  (533 213)  LC_2 Logic Functioning bit
 (42 5)  (534 213)  (534 213)  LC_2 Logic Functioning bit
 (43 5)  (535 213)  (535 213)  LC_2 Logic Functioning bit
 (22 6)  (514 214)  (514 214)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (516 214)  (516 214)  routing T_10_13.bot_op_7 <X> T_10_13.lc_trk_g1_7
 (25 6)  (517 214)  (517 214)  routing T_10_13.sp12_h_l_5 <X> T_10_13.lc_trk_g1_6
 (27 6)  (519 214)  (519 214)  routing T_10_13.lc_trk_g1_7 <X> T_10_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 214)  (521 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 214)  (522 214)  routing T_10_13.lc_trk_g1_7 <X> T_10_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (523 214)  (523 214)  routing T_10_13.lc_trk_g0_6 <X> T_10_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 214)  (524 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (11 7)  (503 215)  (503 215)  routing T_10_13.sp4_h_r_9 <X> T_10_13.sp4_h_l_40
 (13 7)  (505 215)  (505 215)  routing T_10_13.sp4_h_r_9 <X> T_10_13.sp4_h_l_40
 (22 7)  (514 215)  (514 215)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (516 215)  (516 215)  routing T_10_13.sp12_h_l_5 <X> T_10_13.lc_trk_g1_6
 (25 7)  (517 215)  (517 215)  routing T_10_13.sp12_h_l_5 <X> T_10_13.lc_trk_g1_6
 (27 7)  (519 215)  (519 215)  routing T_10_13.lc_trk_g1_0 <X> T_10_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 215)  (521 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 215)  (522 215)  routing T_10_13.lc_trk_g1_7 <X> T_10_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (523 215)  (523 215)  routing T_10_13.lc_trk_g0_6 <X> T_10_13.wire_logic_cluster/lc_3/in_3
 (40 7)  (532 215)  (532 215)  LC_3 Logic Functioning bit
 (42 7)  (534 215)  (534 215)  LC_3 Logic Functioning bit
 (51 7)  (543 215)  (543 215)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (4 8)  (496 216)  (496 216)  routing T_10_13.sp4_h_l_37 <X> T_10_13.sp4_v_b_6
 (6 8)  (498 216)  (498 216)  routing T_10_13.sp4_h_l_37 <X> T_10_13.sp4_v_b_6
 (12 8)  (504 216)  (504 216)  routing T_10_13.sp4_v_t_45 <X> T_10_13.sp4_h_r_8
 (17 8)  (509 216)  (509 216)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (510 216)  (510 216)  routing T_10_13.wire_logic_cluster/lc_1/out <X> T_10_13.lc_trk_g2_1
 (22 8)  (514 216)  (514 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (5 9)  (497 217)  (497 217)  routing T_10_13.sp4_h_l_37 <X> T_10_13.sp4_v_b_6
 (14 9)  (506 217)  (506 217)  routing T_10_13.sp4_h_r_24 <X> T_10_13.lc_trk_g2_0
 (15 9)  (507 217)  (507 217)  routing T_10_13.sp4_h_r_24 <X> T_10_13.lc_trk_g2_0
 (16 9)  (508 217)  (508 217)  routing T_10_13.sp4_h_r_24 <X> T_10_13.lc_trk_g2_0
 (17 9)  (509 217)  (509 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (21 9)  (513 217)  (513 217)  routing T_10_13.sp4_r_v_b_35 <X> T_10_13.lc_trk_g2_3
 (8 10)  (500 218)  (500 218)  routing T_10_13.sp4_v_t_42 <X> T_10_13.sp4_h_l_42
 (9 10)  (501 218)  (501 218)  routing T_10_13.sp4_v_t_42 <X> T_10_13.sp4_h_l_42
 (25 10)  (517 218)  (517 218)  routing T_10_13.wire_logic_cluster/lc_6/out <X> T_10_13.lc_trk_g2_6
 (26 10)  (518 218)  (518 218)  routing T_10_13.lc_trk_g1_6 <X> T_10_13.wire_logic_cluster/lc_5/in_0
 (27 10)  (519 218)  (519 218)  routing T_10_13.lc_trk_g3_5 <X> T_10_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 218)  (520 218)  routing T_10_13.lc_trk_g3_5 <X> T_10_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 218)  (521 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 218)  (522 218)  routing T_10_13.lc_trk_g3_5 <X> T_10_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 218)  (524 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 218)  (525 218)  routing T_10_13.lc_trk_g2_0 <X> T_10_13.wire_logic_cluster/lc_5/in_3
 (38 10)  (530 218)  (530 218)  LC_5 Logic Functioning bit
 (41 10)  (533 218)  (533 218)  LC_5 Logic Functioning bit
 (43 10)  (535 218)  (535 218)  LC_5 Logic Functioning bit
 (45 10)  (537 218)  (537 218)  LC_5 Logic Functioning bit
 (22 11)  (514 219)  (514 219)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (518 219)  (518 219)  routing T_10_13.lc_trk_g1_6 <X> T_10_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 219)  (519 219)  routing T_10_13.lc_trk_g1_6 <X> T_10_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 219)  (521 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (524 219)  (524 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (525 219)  (525 219)  routing T_10_13.lc_trk_g2_3 <X> T_10_13.input_2_5
 (35 11)  (527 219)  (527 219)  routing T_10_13.lc_trk_g2_3 <X> T_10_13.input_2_5
 (38 11)  (530 219)  (530 219)  LC_5 Logic Functioning bit
 (41 11)  (533 219)  (533 219)  LC_5 Logic Functioning bit
 (42 11)  (534 219)  (534 219)  LC_5 Logic Functioning bit
 (53 11)  (545 219)  (545 219)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (11 12)  (503 220)  (503 220)  routing T_10_13.sp4_h_r_6 <X> T_10_13.sp4_v_b_11
 (14 12)  (506 220)  (506 220)  routing T_10_13.sp4_h_r_40 <X> T_10_13.lc_trk_g3_0
 (16 12)  (508 220)  (508 220)  routing T_10_13.sp4_v_b_33 <X> T_10_13.lc_trk_g3_1
 (17 12)  (509 220)  (509 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (510 220)  (510 220)  routing T_10_13.sp4_v_b_33 <X> T_10_13.lc_trk_g3_1
 (28 12)  (520 220)  (520 220)  routing T_10_13.lc_trk_g2_3 <X> T_10_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 220)  (521 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (524 220)  (524 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 220)  (526 220)  routing T_10_13.lc_trk_g1_2 <X> T_10_13.wire_logic_cluster/lc_6/in_3
 (35 12)  (527 220)  (527 220)  routing T_10_13.lc_trk_g2_6 <X> T_10_13.input_2_6
 (37 12)  (529 220)  (529 220)  LC_6 Logic Functioning bit
 (42 12)  (534 220)  (534 220)  LC_6 Logic Functioning bit
 (45 12)  (537 220)  (537 220)  LC_6 Logic Functioning bit
 (14 13)  (506 221)  (506 221)  routing T_10_13.sp4_h_r_40 <X> T_10_13.lc_trk_g3_0
 (15 13)  (507 221)  (507 221)  routing T_10_13.sp4_h_r_40 <X> T_10_13.lc_trk_g3_0
 (16 13)  (508 221)  (508 221)  routing T_10_13.sp4_h_r_40 <X> T_10_13.lc_trk_g3_0
 (17 13)  (509 221)  (509 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (18 13)  (510 221)  (510 221)  routing T_10_13.sp4_v_b_33 <X> T_10_13.lc_trk_g3_1
 (28 13)  (520 221)  (520 221)  routing T_10_13.lc_trk_g2_0 <X> T_10_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 221)  (521 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 221)  (522 221)  routing T_10_13.lc_trk_g2_3 <X> T_10_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 221)  (523 221)  routing T_10_13.lc_trk_g1_2 <X> T_10_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 221)  (524 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (525 221)  (525 221)  routing T_10_13.lc_trk_g2_6 <X> T_10_13.input_2_6
 (35 13)  (527 221)  (527 221)  routing T_10_13.lc_trk_g2_6 <X> T_10_13.input_2_6
 (36 13)  (528 221)  (528 221)  LC_6 Logic Functioning bit
 (37 13)  (529 221)  (529 221)  LC_6 Logic Functioning bit
 (38 13)  (530 221)  (530 221)  LC_6 Logic Functioning bit
 (42 13)  (534 221)  (534 221)  LC_6 Logic Functioning bit
 (51 13)  (543 221)  (543 221)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (12 14)  (504 222)  (504 222)  routing T_10_13.sp4_v_t_40 <X> T_10_13.sp4_h_l_46
 (17 14)  (509 222)  (509 222)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (510 222)  (510 222)  routing T_10_13.wire_logic_cluster/lc_5/out <X> T_10_13.lc_trk_g3_5
 (21 14)  (513 222)  (513 222)  routing T_10_13.wire_logic_cluster/lc_7/out <X> T_10_13.lc_trk_g3_7
 (22 14)  (514 222)  (514 222)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (29 14)  (521 222)  (521 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (524 222)  (524 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (528 222)  (528 222)  LC_7 Logic Functioning bit
 (37 14)  (529 222)  (529 222)  LC_7 Logic Functioning bit
 (38 14)  (530 222)  (530 222)  LC_7 Logic Functioning bit
 (42 14)  (534 222)  (534 222)  LC_7 Logic Functioning bit
 (43 14)  (535 222)  (535 222)  LC_7 Logic Functioning bit
 (11 15)  (503 223)  (503 223)  routing T_10_13.sp4_v_t_40 <X> T_10_13.sp4_h_l_46
 (13 15)  (505 223)  (505 223)  routing T_10_13.sp4_v_t_40 <X> T_10_13.sp4_h_l_46
 (29 15)  (521 223)  (521 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (523 223)  (523 223)  routing T_10_13.lc_trk_g0_2 <X> T_10_13.wire_logic_cluster/lc_7/in_3
 (32 15)  (524 223)  (524 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (527 223)  (527 223)  routing T_10_13.lc_trk_g0_3 <X> T_10_13.input_2_7
 (36 15)  (528 223)  (528 223)  LC_7 Logic Functioning bit
 (37 15)  (529 223)  (529 223)  LC_7 Logic Functioning bit
 (42 15)  (534 223)  (534 223)  LC_7 Logic Functioning bit
 (43 15)  (535 223)  (535 223)  LC_7 Logic Functioning bit


LogicTile_11_13

 (22 1)  (568 209)  (568 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (569 209)  (569 209)  routing T_11_13.sp4_v_b_18 <X> T_11_13.lc_trk_g0_2
 (24 1)  (570 209)  (570 209)  routing T_11_13.sp4_v_b_18 <X> T_11_13.lc_trk_g0_2
 (0 2)  (546 210)  (546 210)  routing T_11_13.lc_trk_g2_0 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (2 2)  (548 210)  (548 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (27 2)  (573 210)  (573 210)  routing T_11_13.lc_trk_g1_1 <X> T_11_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 210)  (575 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 210)  (578 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 210)  (579 210)  routing T_11_13.lc_trk_g3_1 <X> T_11_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 210)  (580 210)  routing T_11_13.lc_trk_g3_1 <X> T_11_13.wire_logic_cluster/lc_1/in_3
 (41 2)  (587 210)  (587 210)  LC_1 Logic Functioning bit
 (45 2)  (591 210)  (591 210)  LC_1 Logic Functioning bit
 (46 2)  (592 210)  (592 210)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (52 2)  (598 210)  (598 210)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (53 2)  (599 210)  (599 210)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (2 3)  (548 211)  (548 211)  routing T_11_13.lc_trk_g2_0 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (27 3)  (573 211)  (573 211)  routing T_11_13.lc_trk_g3_0 <X> T_11_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 211)  (574 211)  routing T_11_13.lc_trk_g3_0 <X> T_11_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 211)  (575 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (578 211)  (578 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (580 211)  (580 211)  routing T_11_13.lc_trk_g1_0 <X> T_11_13.input_2_1
 (37 3)  (583 211)  (583 211)  LC_1 Logic Functioning bit
 (38 3)  (584 211)  (584 211)  LC_1 Logic Functioning bit
 (41 3)  (587 211)  (587 211)  LC_1 Logic Functioning bit
 (51 3)  (597 211)  (597 211)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (547 212)  (547 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (17 4)  (563 212)  (563 212)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (564 212)  (564 212)  routing T_11_13.wire_logic_cluster/lc_1/out <X> T_11_13.lc_trk_g1_1
 (28 4)  (574 212)  (574 212)  routing T_11_13.lc_trk_g2_1 <X> T_11_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 212)  (575 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 212)  (578 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 212)  (580 212)  routing T_11_13.lc_trk_g1_0 <X> T_11_13.wire_logic_cluster/lc_2/in_3
 (35 4)  (581 212)  (581 212)  routing T_11_13.lc_trk_g1_5 <X> T_11_13.input_2_2
 (36 4)  (582 212)  (582 212)  LC_2 Logic Functioning bit
 (38 4)  (584 212)  (584 212)  LC_2 Logic Functioning bit
 (41 4)  (587 212)  (587 212)  LC_2 Logic Functioning bit
 (46 4)  (592 212)  (592 212)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (53 4)  (599 212)  (599 212)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (1 5)  (547 213)  (547 213)  routing T_11_13.lc_trk_g0_2 <X> T_11_13.wire_logic_cluster/lc_7/cen
 (12 5)  (558 213)  (558 213)  routing T_11_13.sp4_h_r_5 <X> T_11_13.sp4_v_b_5
 (17 5)  (563 213)  (563 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (27 5)  (573 213)  (573 213)  routing T_11_13.lc_trk_g1_1 <X> T_11_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 213)  (575 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (578 213)  (578 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (580 213)  (580 213)  routing T_11_13.lc_trk_g1_5 <X> T_11_13.input_2_2
 (36 5)  (582 213)  (582 213)  LC_2 Logic Functioning bit
 (37 5)  (583 213)  (583 213)  LC_2 Logic Functioning bit
 (39 5)  (585 213)  (585 213)  LC_2 Logic Functioning bit
 (52 5)  (598 213)  (598 213)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (15 6)  (561 214)  (561 214)  routing T_11_13.sp4_h_r_5 <X> T_11_13.lc_trk_g1_5
 (16 6)  (562 214)  (562 214)  routing T_11_13.sp4_h_r_5 <X> T_11_13.lc_trk_g1_5
 (17 6)  (563 214)  (563 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (32 6)  (578 214)  (578 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 214)  (580 214)  routing T_11_13.lc_trk_g1_1 <X> T_11_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 214)  (582 214)  LC_3 Logic Functioning bit
 (37 6)  (583 214)  (583 214)  LC_3 Logic Functioning bit
 (46 6)  (592 214)  (592 214)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (596 214)  (596 214)  Cascade bit: LH_LC03_inmux02_5

 (53 6)  (599 214)  (599 214)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (11 7)  (557 215)  (557 215)  routing T_11_13.sp4_h_r_5 <X> T_11_13.sp4_h_l_40
 (18 7)  (564 215)  (564 215)  routing T_11_13.sp4_h_r_5 <X> T_11_13.lc_trk_g1_5
 (36 7)  (582 215)  (582 215)  LC_3 Logic Functioning bit
 (37 7)  (583 215)  (583 215)  LC_3 Logic Functioning bit
 (46 7)  (592 215)  (592 215)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (53 7)  (599 215)  (599 215)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (8 8)  (554 216)  (554 216)  routing T_11_13.sp4_v_b_1 <X> T_11_13.sp4_h_r_7
 (9 8)  (555 216)  (555 216)  routing T_11_13.sp4_v_b_1 <X> T_11_13.sp4_h_r_7
 (10 8)  (556 216)  (556 216)  routing T_11_13.sp4_v_b_1 <X> T_11_13.sp4_h_r_7
 (15 8)  (561 216)  (561 216)  routing T_11_13.tnl_op_1 <X> T_11_13.lc_trk_g2_1
 (17 8)  (563 216)  (563 216)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (32 8)  (578 216)  (578 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 216)  (580 216)  routing T_11_13.lc_trk_g1_0 <X> T_11_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 216)  (582 216)  LC_4 Logic Functioning bit
 (37 8)  (583 216)  (583 216)  LC_4 Logic Functioning bit
 (38 8)  (584 216)  (584 216)  LC_4 Logic Functioning bit
 (39 8)  (585 216)  (585 216)  LC_4 Logic Functioning bit
 (41 8)  (587 216)  (587 216)  LC_4 Logic Functioning bit
 (43 8)  (589 216)  (589 216)  LC_4 Logic Functioning bit
 (15 9)  (561 217)  (561 217)  routing T_11_13.sp4_v_t_29 <X> T_11_13.lc_trk_g2_0
 (16 9)  (562 217)  (562 217)  routing T_11_13.sp4_v_t_29 <X> T_11_13.lc_trk_g2_0
 (17 9)  (563 217)  (563 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (18 9)  (564 217)  (564 217)  routing T_11_13.tnl_op_1 <X> T_11_13.lc_trk_g2_1
 (27 9)  (573 217)  (573 217)  routing T_11_13.lc_trk_g1_1 <X> T_11_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 217)  (575 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (582 217)  (582 217)  LC_4 Logic Functioning bit
 (37 9)  (583 217)  (583 217)  LC_4 Logic Functioning bit
 (38 9)  (584 217)  (584 217)  LC_4 Logic Functioning bit
 (39 9)  (585 217)  (585 217)  LC_4 Logic Functioning bit
 (40 9)  (586 217)  (586 217)  LC_4 Logic Functioning bit
 (42 9)  (588 217)  (588 217)  LC_4 Logic Functioning bit
 (51 9)  (597 217)  (597 217)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (32 10)  (578 218)  (578 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 218)  (580 218)  routing T_11_13.lc_trk_g1_1 <X> T_11_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 218)  (582 218)  LC_5 Logic Functioning bit
 (38 10)  (584 218)  (584 218)  LC_5 Logic Functioning bit
 (6 11)  (552 219)  (552 219)  routing T_11_13.sp4_h_r_6 <X> T_11_13.sp4_h_l_43
 (10 11)  (556 219)  (556 219)  routing T_11_13.sp4_h_l_39 <X> T_11_13.sp4_v_t_42
 (14 11)  (560 219)  (560 219)  routing T_11_13.sp4_h_l_17 <X> T_11_13.lc_trk_g2_4
 (15 11)  (561 219)  (561 219)  routing T_11_13.sp4_h_l_17 <X> T_11_13.lc_trk_g2_4
 (16 11)  (562 219)  (562 219)  routing T_11_13.sp4_h_l_17 <X> T_11_13.lc_trk_g2_4
 (17 11)  (563 219)  (563 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (27 11)  (573 219)  (573 219)  routing T_11_13.lc_trk_g1_0 <X> T_11_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 219)  (575 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (37 11)  (583 219)  (583 219)  LC_5 Logic Functioning bit
 (39 11)  (585 219)  (585 219)  LC_5 Logic Functioning bit
 (53 11)  (599 219)  (599 219)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (5 12)  (551 220)  (551 220)  routing T_11_13.sp4_h_l_43 <X> T_11_13.sp4_h_r_9
 (14 12)  (560 220)  (560 220)  routing T_11_13.rgt_op_0 <X> T_11_13.lc_trk_g3_0
 (15 12)  (561 220)  (561 220)  routing T_11_13.tnl_op_1 <X> T_11_13.lc_trk_g3_1
 (17 12)  (563 220)  (563 220)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (27 12)  (573 220)  (573 220)  routing T_11_13.lc_trk_g1_0 <X> T_11_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 220)  (575 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (578 220)  (578 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 220)  (579 220)  routing T_11_13.lc_trk_g2_1 <X> T_11_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 220)  (582 220)  LC_6 Logic Functioning bit
 (38 12)  (584 220)  (584 220)  LC_6 Logic Functioning bit
 (4 13)  (550 221)  (550 221)  routing T_11_13.sp4_h_l_43 <X> T_11_13.sp4_h_r_9
 (15 13)  (561 221)  (561 221)  routing T_11_13.rgt_op_0 <X> T_11_13.lc_trk_g3_0
 (17 13)  (563 221)  (563 221)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (18 13)  (564 221)  (564 221)  routing T_11_13.tnl_op_1 <X> T_11_13.lc_trk_g3_1
 (36 13)  (582 221)  (582 221)  LC_6 Logic Functioning bit
 (38 13)  (584 221)  (584 221)  LC_6 Logic Functioning bit
 (27 14)  (573 222)  (573 222)  routing T_11_13.lc_trk_g1_1 <X> T_11_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 222)  (575 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 222)  (577 222)  routing T_11_13.lc_trk_g2_4 <X> T_11_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 222)  (578 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 222)  (579 222)  routing T_11_13.lc_trk_g2_4 <X> T_11_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 222)  (582 222)  LC_7 Logic Functioning bit
 (37 14)  (583 222)  (583 222)  LC_7 Logic Functioning bit
 (38 14)  (584 222)  (584 222)  LC_7 Logic Functioning bit
 (39 14)  (585 222)  (585 222)  LC_7 Logic Functioning bit
 (50 14)  (596 222)  (596 222)  Cascade bit: LH_LC07_inmux02_5

 (27 15)  (573 223)  (573 223)  routing T_11_13.lc_trk_g3_0 <X> T_11_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 223)  (574 223)  routing T_11_13.lc_trk_g3_0 <X> T_11_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 223)  (575 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (36 15)  (582 223)  (582 223)  LC_7 Logic Functioning bit
 (37 15)  (583 223)  (583 223)  LC_7 Logic Functioning bit
 (38 15)  (584 223)  (584 223)  LC_7 Logic Functioning bit
 (53 15)  (599 223)  (599 223)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_12_13

 (17 0)  (617 208)  (617 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (25 0)  (625 208)  (625 208)  routing T_12_13.sp4_h_l_7 <X> T_12_13.lc_trk_g0_2
 (26 0)  (626 208)  (626 208)  routing T_12_13.lc_trk_g0_6 <X> T_12_13.wire_logic_cluster/lc_0/in_0
 (28 0)  (628 208)  (628 208)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 208)  (629 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 208)  (630 208)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 208)  (632 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 208)  (634 208)  routing T_12_13.lc_trk_g1_0 <X> T_12_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 208)  (635 208)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.input_2_0
 (42 0)  (642 208)  (642 208)  LC_0 Logic Functioning bit
 (45 0)  (645 208)  (645 208)  LC_0 Logic Functioning bit
 (46 0)  (646 208)  (646 208)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (10 1)  (610 209)  (610 209)  routing T_12_13.sp4_h_r_8 <X> T_12_13.sp4_v_b_1
 (17 1)  (617 209)  (617 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (622 209)  (622 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (623 209)  (623 209)  routing T_12_13.sp4_h_l_7 <X> T_12_13.lc_trk_g0_2
 (24 1)  (624 209)  (624 209)  routing T_12_13.sp4_h_l_7 <X> T_12_13.lc_trk_g0_2
 (25 1)  (625 209)  (625 209)  routing T_12_13.sp4_h_l_7 <X> T_12_13.lc_trk_g0_2
 (26 1)  (626 209)  (626 209)  routing T_12_13.lc_trk_g0_6 <X> T_12_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 209)  (629 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 209)  (630 209)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 209)  (632 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (633 209)  (633 209)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.input_2_0
 (34 1)  (634 209)  (634 209)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.input_2_0
 (35 1)  (635 209)  (635 209)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.input_2_0
 (40 1)  (640 209)  (640 209)  LC_0 Logic Functioning bit
 (41 1)  (641 209)  (641 209)  LC_0 Logic Functioning bit
 (42 1)  (642 209)  (642 209)  LC_0 Logic Functioning bit
 (43 1)  (643 209)  (643 209)  LC_0 Logic Functioning bit
 (48 1)  (648 209)  (648 209)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (651 209)  (651 209)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (2 2)  (602 210)  (602 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (5 2)  (605 210)  (605 210)  routing T_12_13.sp4_v_b_0 <X> T_12_13.sp4_h_l_37
 (8 2)  (608 210)  (608 210)  routing T_12_13.sp4_v_t_36 <X> T_12_13.sp4_h_l_36
 (9 2)  (609 210)  (609 210)  routing T_12_13.sp4_v_t_36 <X> T_12_13.sp4_h_l_36
 (32 2)  (632 210)  (632 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 210)  (633 210)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.wire_logic_cluster/lc_1/in_3
 (35 2)  (635 210)  (635 210)  routing T_12_13.lc_trk_g1_4 <X> T_12_13.input_2_1
 (41 2)  (641 210)  (641 210)  LC_1 Logic Functioning bit
 (2 3)  (602 211)  (602 211)  routing T_12_13.lc_trk_g0_0 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (22 3)  (622 211)  (622 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (623 211)  (623 211)  routing T_12_13.sp4_h_r_6 <X> T_12_13.lc_trk_g0_6
 (24 3)  (624 211)  (624 211)  routing T_12_13.sp4_h_r_6 <X> T_12_13.lc_trk_g0_6
 (25 3)  (625 211)  (625 211)  routing T_12_13.sp4_h_r_6 <X> T_12_13.lc_trk_g0_6
 (26 3)  (626 211)  (626 211)  routing T_12_13.lc_trk_g2_3 <X> T_12_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 211)  (628 211)  routing T_12_13.lc_trk_g2_3 <X> T_12_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 211)  (629 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 211)  (631 211)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 211)  (632 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (634 211)  (634 211)  routing T_12_13.lc_trk_g1_4 <X> T_12_13.input_2_1
 (40 3)  (640 211)  (640 211)  LC_1 Logic Functioning bit
 (48 3)  (648 211)  (648 211)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (651 211)  (651 211)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (601 212)  (601 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (9 4)  (609 212)  (609 212)  routing T_12_13.sp4_h_l_36 <X> T_12_13.sp4_h_r_4
 (10 4)  (610 212)  (610 212)  routing T_12_13.sp4_h_l_36 <X> T_12_13.sp4_h_r_4
 (14 4)  (614 212)  (614 212)  routing T_12_13.wire_logic_cluster/lc_0/out <X> T_12_13.lc_trk_g1_0
 (27 4)  (627 212)  (627 212)  routing T_12_13.lc_trk_g1_4 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 212)  (629 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 212)  (630 212)  routing T_12_13.lc_trk_g1_4 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 212)  (631 212)  routing T_12_13.lc_trk_g2_5 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 212)  (632 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 212)  (633 212)  routing T_12_13.lc_trk_g2_5 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (37 4)  (637 212)  (637 212)  LC_2 Logic Functioning bit
 (39 4)  (639 212)  (639 212)  LC_2 Logic Functioning bit
 (1 5)  (601 213)  (601 213)  routing T_12_13.lc_trk_g0_2 <X> T_12_13.wire_logic_cluster/lc_7/cen
 (17 5)  (617 213)  (617 213)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (626 213)  (626 213)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 213)  (628 213)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 213)  (629 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (48 5)  (648 213)  (648 213)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (25 6)  (625 214)  (625 214)  routing T_12_13.sp4_h_l_11 <X> T_12_13.lc_trk_g1_6
 (11 7)  (611 215)  (611 215)  routing T_12_13.sp4_h_r_9 <X> T_12_13.sp4_h_l_40
 (13 7)  (613 215)  (613 215)  routing T_12_13.sp4_h_r_9 <X> T_12_13.sp4_h_l_40
 (14 7)  (614 215)  (614 215)  routing T_12_13.sp4_r_v_b_28 <X> T_12_13.lc_trk_g1_4
 (17 7)  (617 215)  (617 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (22 7)  (622 215)  (622 215)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (623 215)  (623 215)  routing T_12_13.sp4_h_l_11 <X> T_12_13.lc_trk_g1_6
 (24 7)  (624 215)  (624 215)  routing T_12_13.sp4_h_l_11 <X> T_12_13.lc_trk_g1_6
 (25 7)  (625 215)  (625 215)  routing T_12_13.sp4_h_l_11 <X> T_12_13.lc_trk_g1_6
 (5 8)  (605 216)  (605 216)  routing T_12_13.sp4_v_b_0 <X> T_12_13.sp4_h_r_6
 (13 8)  (613 216)  (613 216)  routing T_12_13.sp4_v_t_45 <X> T_12_13.sp4_v_b_8
 (22 8)  (622 216)  (622 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (623 216)  (623 216)  routing T_12_13.sp4_h_r_27 <X> T_12_13.lc_trk_g2_3
 (24 8)  (624 216)  (624 216)  routing T_12_13.sp4_h_r_27 <X> T_12_13.lc_trk_g2_3
 (25 8)  (625 216)  (625 216)  routing T_12_13.sp4_v_b_26 <X> T_12_13.lc_trk_g2_2
 (27 8)  (627 216)  (627 216)  routing T_12_13.lc_trk_g1_4 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 216)  (629 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 216)  (630 216)  routing T_12_13.lc_trk_g1_4 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 216)  (631 216)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 216)  (632 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 216)  (634 216)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_4/in_3
 (37 8)  (637 216)  (637 216)  LC_4 Logic Functioning bit
 (39 8)  (639 216)  (639 216)  LC_4 Logic Functioning bit
 (48 8)  (648 216)  (648 216)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (3 9)  (603 217)  (603 217)  routing T_12_13.sp12_h_l_22 <X> T_12_13.sp12_v_b_1
 (4 9)  (604 217)  (604 217)  routing T_12_13.sp4_v_b_0 <X> T_12_13.sp4_h_r_6
 (6 9)  (606 217)  (606 217)  routing T_12_13.sp4_v_b_0 <X> T_12_13.sp4_h_r_6
 (9 9)  (609 217)  (609 217)  routing T_12_13.sp4_v_t_46 <X> T_12_13.sp4_v_b_7
 (10 9)  (610 217)  (610 217)  routing T_12_13.sp4_v_t_46 <X> T_12_13.sp4_v_b_7
 (21 9)  (621 217)  (621 217)  routing T_12_13.sp4_h_r_27 <X> T_12_13.lc_trk_g2_3
 (22 9)  (622 217)  (622 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (623 217)  (623 217)  routing T_12_13.sp4_v_b_26 <X> T_12_13.lc_trk_g2_2
 (26 9)  (626 217)  (626 217)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 217)  (628 217)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 217)  (629 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 217)  (631 217)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_4/in_3
 (17 10)  (617 218)  (617 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 10)  (622 218)  (622 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (623 218)  (623 218)  routing T_12_13.sp4_h_r_31 <X> T_12_13.lc_trk_g2_7
 (24 10)  (624 218)  (624 218)  routing T_12_13.sp4_h_r_31 <X> T_12_13.lc_trk_g2_7
 (32 10)  (632 218)  (632 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 218)  (633 218)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.wire_logic_cluster/lc_5/in_3
 (35 10)  (635 218)  (635 218)  routing T_12_13.lc_trk_g1_4 <X> T_12_13.input_2_5
 (41 10)  (641 218)  (641 218)  LC_5 Logic Functioning bit
 (46 10)  (646 218)  (646 218)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (651 218)  (651 218)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (21 11)  (621 219)  (621 219)  routing T_12_13.sp4_h_r_31 <X> T_12_13.lc_trk_g2_7
 (26 11)  (626 219)  (626 219)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 219)  (627 219)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 219)  (628 219)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 219)  (629 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 219)  (631 219)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 219)  (632 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (634 219)  (634 219)  routing T_12_13.lc_trk_g1_4 <X> T_12_13.input_2_5
 (40 11)  (640 219)  (640 219)  LC_5 Logic Functioning bit
 (12 12)  (612 220)  (612 220)  routing T_12_13.sp4_v_b_5 <X> T_12_13.sp4_h_r_11
 (25 12)  (625 220)  (625 220)  routing T_12_13.sp4_h_r_34 <X> T_12_13.lc_trk_g3_2
 (29 12)  (629 220)  (629 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 220)  (631 220)  routing T_12_13.lc_trk_g1_4 <X> T_12_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 220)  (632 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 220)  (634 220)  routing T_12_13.lc_trk_g1_4 <X> T_12_13.wire_logic_cluster/lc_6/in_3
 (47 12)  (647 220)  (647 220)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (8 13)  (608 221)  (608 221)  routing T_12_13.sp4_h_r_10 <X> T_12_13.sp4_v_b_10
 (11 13)  (611 221)  (611 221)  routing T_12_13.sp4_v_b_5 <X> T_12_13.sp4_h_r_11
 (13 13)  (613 221)  (613 221)  routing T_12_13.sp4_v_b_5 <X> T_12_13.sp4_h_r_11
 (22 13)  (622 221)  (622 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (623 221)  (623 221)  routing T_12_13.sp4_h_r_34 <X> T_12_13.lc_trk_g3_2
 (24 13)  (624 221)  (624 221)  routing T_12_13.sp4_h_r_34 <X> T_12_13.lc_trk_g3_2
 (26 13)  (626 221)  (626 221)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 221)  (628 221)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 221)  (629 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (41 13)  (641 221)  (641 221)  LC_6 Logic Functioning bit
 (43 13)  (643 221)  (643 221)  LC_6 Logic Functioning bit
 (51 13)  (651 221)  (651 221)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (22 14)  (622 222)  (622 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (21 15)  (621 223)  (621 223)  routing T_12_13.sp4_r_v_b_47 <X> T_12_13.lc_trk_g3_7


LogicTile_13_13

 (4 0)  (658 208)  (658 208)  routing T_13_13.sp4_v_t_37 <X> T_13_13.sp4_v_b_0
 (5 0)  (659 208)  (659 208)  routing T_13_13.sp4_v_t_37 <X> T_13_13.sp4_h_r_0
 (14 0)  (668 208)  (668 208)  routing T_13_13.wire_logic_cluster/lc_0/out <X> T_13_13.lc_trk_g0_0
 (21 0)  (675 208)  (675 208)  routing T_13_13.wire_logic_cluster/lc_3/out <X> T_13_13.lc_trk_g0_3
 (22 0)  (676 208)  (676 208)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (679 208)  (679 208)  routing T_13_13.sp4_v_b_10 <X> T_13_13.lc_trk_g0_2
 (26 0)  (680 208)  (680 208)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_0/in_0
 (29 0)  (683 208)  (683 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 208)  (684 208)  routing T_13_13.lc_trk_g0_7 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 208)  (685 208)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 208)  (686 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 208)  (687 208)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (37 0)  (691 208)  (691 208)  LC_0 Logic Functioning bit
 (41 0)  (695 208)  (695 208)  LC_0 Logic Functioning bit
 (42 0)  (696 208)  (696 208)  LC_0 Logic Functioning bit
 (43 0)  (697 208)  (697 208)  LC_0 Logic Functioning bit
 (45 0)  (699 208)  (699 208)  LC_0 Logic Functioning bit
 (17 1)  (671 209)  (671 209)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (676 209)  (676 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (677 209)  (677 209)  routing T_13_13.sp4_v_b_10 <X> T_13_13.lc_trk_g0_2
 (25 1)  (679 209)  (679 209)  routing T_13_13.sp4_v_b_10 <X> T_13_13.lc_trk_g0_2
 (26 1)  (680 209)  (680 209)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 209)  (681 209)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 209)  (682 209)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 209)  (683 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 209)  (684 209)  routing T_13_13.lc_trk_g0_7 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 209)  (685 209)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 209)  (686 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (37 1)  (691 209)  (691 209)  LC_0 Logic Functioning bit
 (42 1)  (696 209)  (696 209)  LC_0 Logic Functioning bit
 (51 1)  (705 209)  (705 209)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (654 210)  (654 210)  routing T_13_13.lc_trk_g2_0 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (2 2)  (656 210)  (656 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (9 2)  (663 210)  (663 210)  routing T_13_13.sp4_h_r_10 <X> T_13_13.sp4_h_l_36
 (10 2)  (664 210)  (664 210)  routing T_13_13.sp4_h_r_10 <X> T_13_13.sp4_h_l_36
 (12 2)  (666 210)  (666 210)  routing T_13_13.sp4_v_t_39 <X> T_13_13.sp4_h_l_39
 (14 2)  (668 210)  (668 210)  routing T_13_13.sp4_h_l_1 <X> T_13_13.lc_trk_g0_4
 (21 2)  (675 210)  (675 210)  routing T_13_13.sp4_v_b_15 <X> T_13_13.lc_trk_g0_7
 (22 2)  (676 210)  (676 210)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (677 210)  (677 210)  routing T_13_13.sp4_v_b_15 <X> T_13_13.lc_trk_g0_7
 (25 2)  (679 210)  (679 210)  routing T_13_13.wire_logic_cluster/lc_6/out <X> T_13_13.lc_trk_g0_6
 (26 2)  (680 210)  (680 210)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 210)  (681 210)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 210)  (682 210)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 210)  (683 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 210)  (685 210)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 210)  (686 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 210)  (687 210)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 210)  (689 210)  routing T_13_13.lc_trk_g0_7 <X> T_13_13.input_2_1
 (37 2)  (691 210)  (691 210)  LC_1 Logic Functioning bit
 (38 2)  (692 210)  (692 210)  LC_1 Logic Functioning bit
 (41 2)  (695 210)  (695 210)  LC_1 Logic Functioning bit
 (45 2)  (699 210)  (699 210)  LC_1 Logic Functioning bit
 (2 3)  (656 211)  (656 211)  routing T_13_13.lc_trk_g2_0 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (11 3)  (665 211)  (665 211)  routing T_13_13.sp4_v_t_39 <X> T_13_13.sp4_h_l_39
 (15 3)  (669 211)  (669 211)  routing T_13_13.sp4_h_l_1 <X> T_13_13.lc_trk_g0_4
 (16 3)  (670 211)  (670 211)  routing T_13_13.sp4_h_l_1 <X> T_13_13.lc_trk_g0_4
 (17 3)  (671 211)  (671 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (21 3)  (675 211)  (675 211)  routing T_13_13.sp4_v_b_15 <X> T_13_13.lc_trk_g0_7
 (22 3)  (676 211)  (676 211)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (680 211)  (680 211)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 211)  (682 211)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 211)  (683 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 211)  (685 211)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 211)  (686 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (689 211)  (689 211)  routing T_13_13.lc_trk_g0_7 <X> T_13_13.input_2_1
 (36 3)  (690 211)  (690 211)  LC_1 Logic Functioning bit
 (38 3)  (692 211)  (692 211)  LC_1 Logic Functioning bit
 (41 3)  (695 211)  (695 211)  LC_1 Logic Functioning bit
 (47 3)  (701 211)  (701 211)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (3 4)  (657 212)  (657 212)  routing T_13_13.sp12_v_b_0 <X> T_13_13.sp12_h_r_0
 (12 4)  (666 212)  (666 212)  routing T_13_13.sp4_h_l_39 <X> T_13_13.sp4_h_r_5
 (22 4)  (676 212)  (676 212)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (678 212)  (678 212)  routing T_13_13.bot_op_3 <X> T_13_13.lc_trk_g1_3
 (26 4)  (680 212)  (680 212)  routing T_13_13.lc_trk_g0_4 <X> T_13_13.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 212)  (681 212)  routing T_13_13.lc_trk_g3_4 <X> T_13_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 212)  (682 212)  routing T_13_13.lc_trk_g3_4 <X> T_13_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 212)  (683 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 212)  (684 212)  routing T_13_13.lc_trk_g3_4 <X> T_13_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 212)  (686 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 212)  (687 212)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 212)  (688 212)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 212)  (689 212)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.input_2_2
 (36 4)  (690 212)  (690 212)  LC_2 Logic Functioning bit
 (37 4)  (691 212)  (691 212)  LC_2 Logic Functioning bit
 (38 4)  (692 212)  (692 212)  LC_2 Logic Functioning bit
 (47 4)  (701 212)  (701 212)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (3 5)  (657 213)  (657 213)  routing T_13_13.sp12_v_b_0 <X> T_13_13.sp12_h_r_0
 (4 5)  (658 213)  (658 213)  routing T_13_13.sp4_v_t_47 <X> T_13_13.sp4_h_r_3
 (13 5)  (667 213)  (667 213)  routing T_13_13.sp4_h_l_39 <X> T_13_13.sp4_h_r_5
 (22 5)  (676 213)  (676 213)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (678 213)  (678 213)  routing T_13_13.bot_op_2 <X> T_13_13.lc_trk_g1_2
 (29 5)  (683 213)  (683 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 213)  (685 213)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 213)  (686 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (687 213)  (687 213)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.input_2_2
 (34 5)  (688 213)  (688 213)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.input_2_2
 (36 5)  (690 213)  (690 213)  LC_2 Logic Functioning bit
 (37 5)  (691 213)  (691 213)  LC_2 Logic Functioning bit
 (39 5)  (693 213)  (693 213)  LC_2 Logic Functioning bit
 (41 5)  (695 213)  (695 213)  LC_2 Logic Functioning bit
 (43 5)  (697 213)  (697 213)  LC_2 Logic Functioning bit
 (8 6)  (662 214)  (662 214)  routing T_13_13.sp4_h_r_4 <X> T_13_13.sp4_h_l_41
 (11 6)  (665 214)  (665 214)  routing T_13_13.sp4_v_b_2 <X> T_13_13.sp4_v_t_40
 (14 6)  (668 214)  (668 214)  routing T_13_13.wire_logic_cluster/lc_4/out <X> T_13_13.lc_trk_g1_4
 (21 6)  (675 214)  (675 214)  routing T_13_13.wire_logic_cluster/lc_7/out <X> T_13_13.lc_trk_g1_7
 (22 6)  (676 214)  (676 214)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (681 214)  (681 214)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 214)  (683 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 214)  (686 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 214)  (687 214)  routing T_13_13.lc_trk_g2_2 <X> T_13_13.wire_logic_cluster/lc_3/in_3
 (38 6)  (692 214)  (692 214)  LC_3 Logic Functioning bit
 (41 6)  (695 214)  (695 214)  LC_3 Logic Functioning bit
 (43 6)  (697 214)  (697 214)  LC_3 Logic Functioning bit
 (45 6)  (699 214)  (699 214)  LC_3 Logic Functioning bit
 (12 7)  (666 215)  (666 215)  routing T_13_13.sp4_v_b_2 <X> T_13_13.sp4_v_t_40
 (17 7)  (671 215)  (671 215)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (680 215)  (680 215)  routing T_13_13.lc_trk_g0_3 <X> T_13_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 215)  (683 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 215)  (684 215)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 215)  (685 215)  routing T_13_13.lc_trk_g2_2 <X> T_13_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 215)  (686 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (688 215)  (688 215)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.input_2_3
 (35 7)  (689 215)  (689 215)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.input_2_3
 (39 7)  (693 215)  (693 215)  LC_3 Logic Functioning bit
 (40 7)  (694 215)  (694 215)  LC_3 Logic Functioning bit
 (43 7)  (697 215)  (697 215)  LC_3 Logic Functioning bit
 (4 8)  (658 216)  (658 216)  routing T_13_13.sp4_v_t_47 <X> T_13_13.sp4_v_b_6
 (6 8)  (660 216)  (660 216)  routing T_13_13.sp4_v_t_47 <X> T_13_13.sp4_v_b_6
 (25 8)  (679 216)  (679 216)  routing T_13_13.sp4_h_r_42 <X> T_13_13.lc_trk_g2_2
 (27 8)  (681 216)  (681 216)  routing T_13_13.lc_trk_g1_4 <X> T_13_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 216)  (683 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 216)  (684 216)  routing T_13_13.lc_trk_g1_4 <X> T_13_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 216)  (686 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 216)  (688 216)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 216)  (689 216)  routing T_13_13.lc_trk_g0_6 <X> T_13_13.input_2_4
 (37 8)  (691 216)  (691 216)  LC_4 Logic Functioning bit
 (41 8)  (695 216)  (695 216)  LC_4 Logic Functioning bit
 (43 8)  (697 216)  (697 216)  LC_4 Logic Functioning bit
 (45 8)  (699 216)  (699 216)  LC_4 Logic Functioning bit
 (14 9)  (668 217)  (668 217)  routing T_13_13.sp4_r_v_b_32 <X> T_13_13.lc_trk_g2_0
 (17 9)  (671 217)  (671 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (676 217)  (676 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (677 217)  (677 217)  routing T_13_13.sp4_h_r_42 <X> T_13_13.lc_trk_g2_2
 (24 9)  (678 217)  (678 217)  routing T_13_13.sp4_h_r_42 <X> T_13_13.lc_trk_g2_2
 (25 9)  (679 217)  (679 217)  routing T_13_13.sp4_h_r_42 <X> T_13_13.lc_trk_g2_2
 (26 9)  (680 217)  (680 217)  routing T_13_13.lc_trk_g2_2 <X> T_13_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 217)  (682 217)  routing T_13_13.lc_trk_g2_2 <X> T_13_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 217)  (683 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 217)  (685 217)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 217)  (686 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (689 217)  (689 217)  routing T_13_13.lc_trk_g0_6 <X> T_13_13.input_2_4
 (36 9)  (690 217)  (690 217)  LC_4 Logic Functioning bit
 (41 9)  (695 217)  (695 217)  LC_4 Logic Functioning bit
 (43 9)  (697 217)  (697 217)  LC_4 Logic Functioning bit
 (3 10)  (657 218)  (657 218)  routing T_13_13.sp12_v_t_22 <X> T_13_13.sp12_h_l_22
 (17 10)  (671 218)  (671 218)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (672 218)  (672 218)  routing T_13_13.wire_logic_cluster/lc_5/out <X> T_13_13.lc_trk_g2_5
 (22 10)  (676 218)  (676 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 10)  (679 218)  (679 218)  routing T_13_13.rgt_op_6 <X> T_13_13.lc_trk_g2_6
 (26 10)  (680 218)  (680 218)  routing T_13_13.lc_trk_g2_5 <X> T_13_13.wire_logic_cluster/lc_5/in_0
 (29 10)  (683 218)  (683 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 218)  (686 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 218)  (687 218)  routing T_13_13.lc_trk_g2_2 <X> T_13_13.wire_logic_cluster/lc_5/in_3
 (38 10)  (692 218)  (692 218)  LC_5 Logic Functioning bit
 (41 10)  (695 218)  (695 218)  LC_5 Logic Functioning bit
 (43 10)  (697 218)  (697 218)  LC_5 Logic Functioning bit
 (45 10)  (699 218)  (699 218)  LC_5 Logic Functioning bit
 (22 11)  (676 219)  (676 219)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (678 219)  (678 219)  routing T_13_13.rgt_op_6 <X> T_13_13.lc_trk_g2_6
 (28 11)  (682 219)  (682 219)  routing T_13_13.lc_trk_g2_5 <X> T_13_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 219)  (683 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 219)  (684 219)  routing T_13_13.lc_trk_g0_2 <X> T_13_13.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 219)  (685 219)  routing T_13_13.lc_trk_g2_2 <X> T_13_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 219)  (686 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (688 219)  (688 219)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.input_2_5
 (35 11)  (689 219)  (689 219)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.input_2_5
 (39 11)  (693 219)  (693 219)  LC_5 Logic Functioning bit
 (40 11)  (694 219)  (694 219)  LC_5 Logic Functioning bit
 (43 11)  (697 219)  (697 219)  LC_5 Logic Functioning bit
 (52 11)  (706 219)  (706 219)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (12 12)  (666 220)  (666 220)  routing T_13_13.sp4_v_b_5 <X> T_13_13.sp4_h_r_11
 (17 12)  (671 220)  (671 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 220)  (672 220)  routing T_13_13.wire_logic_cluster/lc_1/out <X> T_13_13.lc_trk_g3_1
 (25 12)  (679 220)  (679 220)  routing T_13_13.sp4_v_t_23 <X> T_13_13.lc_trk_g3_2
 (29 12)  (683 220)  (683 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 220)  (686 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 220)  (688 220)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.wire_logic_cluster/lc_6/in_3
 (35 12)  (689 220)  (689 220)  routing T_13_13.lc_trk_g0_6 <X> T_13_13.input_2_6
 (42 12)  (696 220)  (696 220)  LC_6 Logic Functioning bit
 (43 12)  (697 220)  (697 220)  LC_6 Logic Functioning bit
 (45 12)  (699 220)  (699 220)  LC_6 Logic Functioning bit
 (11 13)  (665 221)  (665 221)  routing T_13_13.sp4_v_b_5 <X> T_13_13.sp4_h_r_11
 (13 13)  (667 221)  (667 221)  routing T_13_13.sp4_v_b_5 <X> T_13_13.sp4_h_r_11
 (22 13)  (676 221)  (676 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (677 221)  (677 221)  routing T_13_13.sp4_v_t_23 <X> T_13_13.lc_trk_g3_2
 (25 13)  (679 221)  (679 221)  routing T_13_13.sp4_v_t_23 <X> T_13_13.lc_trk_g3_2
 (26 13)  (680 221)  (680 221)  routing T_13_13.lc_trk_g2_2 <X> T_13_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 221)  (682 221)  routing T_13_13.lc_trk_g2_2 <X> T_13_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 221)  (683 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 221)  (684 221)  routing T_13_13.lc_trk_g0_3 <X> T_13_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 221)  (685 221)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 221)  (686 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (689 221)  (689 221)  routing T_13_13.lc_trk_g0_6 <X> T_13_13.input_2_6
 (36 13)  (690 221)  (690 221)  LC_6 Logic Functioning bit
 (38 13)  (692 221)  (692 221)  LC_6 Logic Functioning bit
 (42 13)  (696 221)  (696 221)  LC_6 Logic Functioning bit
 (43 13)  (697 221)  (697 221)  LC_6 Logic Functioning bit
 (15 14)  (669 222)  (669 222)  routing T_13_13.sp4_h_r_45 <X> T_13_13.lc_trk_g3_5
 (16 14)  (670 222)  (670 222)  routing T_13_13.sp4_h_r_45 <X> T_13_13.lc_trk_g3_5
 (17 14)  (671 222)  (671 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (672 222)  (672 222)  routing T_13_13.sp4_h_r_45 <X> T_13_13.lc_trk_g3_5
 (22 14)  (676 222)  (676 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (680 222)  (680 222)  routing T_13_13.lc_trk_g1_4 <X> T_13_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 222)  (681 222)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 222)  (683 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 222)  (684 222)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 222)  (686 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 222)  (687 222)  routing T_13_13.lc_trk_g2_2 <X> T_13_13.wire_logic_cluster/lc_7/in_3
 (38 14)  (692 222)  (692 222)  LC_7 Logic Functioning bit
 (41 14)  (695 222)  (695 222)  LC_7 Logic Functioning bit
 (43 14)  (697 222)  (697 222)  LC_7 Logic Functioning bit
 (45 14)  (699 222)  (699 222)  LC_7 Logic Functioning bit
 (14 15)  (668 223)  (668 223)  routing T_13_13.sp4_h_l_17 <X> T_13_13.lc_trk_g3_4
 (15 15)  (669 223)  (669 223)  routing T_13_13.sp4_h_l_17 <X> T_13_13.lc_trk_g3_4
 (16 15)  (670 223)  (670 223)  routing T_13_13.sp4_h_l_17 <X> T_13_13.lc_trk_g3_4
 (17 15)  (671 223)  (671 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (18 15)  (672 223)  (672 223)  routing T_13_13.sp4_h_r_45 <X> T_13_13.lc_trk_g3_5
 (27 15)  (681 223)  (681 223)  routing T_13_13.lc_trk_g1_4 <X> T_13_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 223)  (683 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 223)  (684 223)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 223)  (685 223)  routing T_13_13.lc_trk_g2_2 <X> T_13_13.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 223)  (686 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (688 223)  (688 223)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.input_2_7
 (35 15)  (689 223)  (689 223)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.input_2_7
 (38 15)  (692 223)  (692 223)  LC_7 Logic Functioning bit
 (41 15)  (695 223)  (695 223)  LC_7 Logic Functioning bit
 (42 15)  (696 223)  (696 223)  LC_7 Logic Functioning bit


LogicTile_14_13

 (10 0)  (718 208)  (718 208)  routing T_14_13.sp4_v_t_45 <X> T_14_13.sp4_h_r_1
 (11 0)  (719 208)  (719 208)  routing T_14_13.sp4_h_r_9 <X> T_14_13.sp4_v_b_2
 (15 0)  (723 208)  (723 208)  routing T_14_13.sp4_v_b_17 <X> T_14_13.lc_trk_g0_1
 (16 0)  (724 208)  (724 208)  routing T_14_13.sp4_v_b_17 <X> T_14_13.lc_trk_g0_1
 (17 0)  (725 208)  (725 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (27 0)  (735 208)  (735 208)  routing T_14_13.lc_trk_g1_0 <X> T_14_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 208)  (737 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 208)  (740 208)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (35 0)  (743 208)  (743 208)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.input_2_0
 (36 0)  (744 208)  (744 208)  LC_0 Logic Functioning bit
 (39 0)  (747 208)  (747 208)  LC_0 Logic Functioning bit
 (41 0)  (749 208)  (749 208)  LC_0 Logic Functioning bit
 (42 0)  (750 208)  (750 208)  LC_0 Logic Functioning bit
 (44 0)  (752 208)  (752 208)  LC_0 Logic Functioning bit
 (45 0)  (753 208)  (753 208)  LC_0 Logic Functioning bit
 (8 1)  (716 209)  (716 209)  routing T_14_13.sp4_h_l_42 <X> T_14_13.sp4_v_b_1
 (9 1)  (717 209)  (717 209)  routing T_14_13.sp4_h_l_42 <X> T_14_13.sp4_v_b_1
 (10 1)  (718 209)  (718 209)  routing T_14_13.sp4_h_l_42 <X> T_14_13.sp4_v_b_1
 (32 1)  (740 209)  (740 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (743 209)  (743 209)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.input_2_0
 (36 1)  (744 209)  (744 209)  LC_0 Logic Functioning bit
 (39 1)  (747 209)  (747 209)  LC_0 Logic Functioning bit
 (41 1)  (749 209)  (749 209)  LC_0 Logic Functioning bit
 (42 1)  (750 209)  (750 209)  LC_0 Logic Functioning bit
 (47 1)  (755 209)  (755 209)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (49 1)  (757 209)  (757 209)  Carry_In_Mux bit 

 (0 2)  (708 210)  (708 210)  routing T_14_13.lc_trk_g2_0 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (2 2)  (710 210)  (710 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (6 2)  (714 210)  (714 210)  routing T_14_13.sp4_h_l_42 <X> T_14_13.sp4_v_t_37
 (16 2)  (724 210)  (724 210)  routing T_14_13.sp4_v_b_5 <X> T_14_13.lc_trk_g0_5
 (17 2)  (725 210)  (725 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (726 210)  (726 210)  routing T_14_13.sp4_v_b_5 <X> T_14_13.lc_trk_g0_5
 (25 2)  (733 210)  (733 210)  routing T_14_13.lft_op_6 <X> T_14_13.lc_trk_g0_6
 (27 2)  (735 210)  (735 210)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 210)  (736 210)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 210)  (737 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 210)  (740 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (743 210)  (743 210)  routing T_14_13.lc_trk_g1_4 <X> T_14_13.input_2_1
 (36 2)  (744 210)  (744 210)  LC_1 Logic Functioning bit
 (39 2)  (747 210)  (747 210)  LC_1 Logic Functioning bit
 (41 2)  (749 210)  (749 210)  LC_1 Logic Functioning bit
 (42 2)  (750 210)  (750 210)  LC_1 Logic Functioning bit
 (44 2)  (752 210)  (752 210)  LC_1 Logic Functioning bit
 (45 2)  (753 210)  (753 210)  LC_1 Logic Functioning bit
 (2 3)  (710 211)  (710 211)  routing T_14_13.lc_trk_g2_0 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (12 3)  (720 211)  (720 211)  routing T_14_13.sp4_h_l_39 <X> T_14_13.sp4_v_t_39
 (22 3)  (730 211)  (730 211)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (732 211)  (732 211)  routing T_14_13.lft_op_6 <X> T_14_13.lc_trk_g0_6
 (32 3)  (740 211)  (740 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (742 211)  (742 211)  routing T_14_13.lc_trk_g1_4 <X> T_14_13.input_2_1
 (36 3)  (744 211)  (744 211)  LC_1 Logic Functioning bit
 (39 3)  (747 211)  (747 211)  LC_1 Logic Functioning bit
 (41 3)  (749 211)  (749 211)  LC_1 Logic Functioning bit
 (42 3)  (750 211)  (750 211)  LC_1 Logic Functioning bit
 (47 3)  (755 211)  (755 211)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (0 4)  (708 212)  (708 212)  routing T_14_13.lc_trk_g3_3 <X> T_14_13.wire_logic_cluster/lc_7/cen
 (1 4)  (709 212)  (709 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (722 212)  (722 212)  routing T_14_13.wire_logic_cluster/lc_0/out <X> T_14_13.lc_trk_g1_0
 (21 4)  (729 212)  (729 212)  routing T_14_13.wire_logic_cluster/lc_3/out <X> T_14_13.lc_trk_g1_3
 (22 4)  (730 212)  (730 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (733 212)  (733 212)  routing T_14_13.wire_logic_cluster/lc_2/out <X> T_14_13.lc_trk_g1_2
 (27 4)  (735 212)  (735 212)  routing T_14_13.lc_trk_g1_2 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 212)  (737 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 212)  (740 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (743 212)  (743 212)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.input_2_2
 (36 4)  (744 212)  (744 212)  LC_2 Logic Functioning bit
 (39 4)  (747 212)  (747 212)  LC_2 Logic Functioning bit
 (41 4)  (749 212)  (749 212)  LC_2 Logic Functioning bit
 (42 4)  (750 212)  (750 212)  LC_2 Logic Functioning bit
 (44 4)  (752 212)  (752 212)  LC_2 Logic Functioning bit
 (45 4)  (753 212)  (753 212)  LC_2 Logic Functioning bit
 (0 5)  (708 213)  (708 213)  routing T_14_13.lc_trk_g3_3 <X> T_14_13.wire_logic_cluster/lc_7/cen
 (1 5)  (709 213)  (709 213)  routing T_14_13.lc_trk_g3_3 <X> T_14_13.wire_logic_cluster/lc_7/cen
 (9 5)  (717 213)  (717 213)  routing T_14_13.sp4_v_t_41 <X> T_14_13.sp4_v_b_4
 (17 5)  (725 213)  (725 213)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (730 213)  (730 213)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (738 213)  (738 213)  routing T_14_13.lc_trk_g1_2 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (32 5)  (740 213)  (740 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (742 213)  (742 213)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.input_2_2
 (35 5)  (743 213)  (743 213)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.input_2_2
 (36 5)  (744 213)  (744 213)  LC_2 Logic Functioning bit
 (39 5)  (747 213)  (747 213)  LC_2 Logic Functioning bit
 (41 5)  (749 213)  (749 213)  LC_2 Logic Functioning bit
 (42 5)  (750 213)  (750 213)  LC_2 Logic Functioning bit
 (53 5)  (761 213)  (761 213)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (4 6)  (712 214)  (712 214)  routing T_14_13.sp4_h_r_9 <X> T_14_13.sp4_v_t_38
 (5 6)  (713 214)  (713 214)  routing T_14_13.sp4_h_r_0 <X> T_14_13.sp4_h_l_38
 (6 6)  (714 214)  (714 214)  routing T_14_13.sp4_h_r_9 <X> T_14_13.sp4_v_t_38
 (14 6)  (722 214)  (722 214)  routing T_14_13.lft_op_4 <X> T_14_13.lc_trk_g1_4
 (17 6)  (725 214)  (725 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 214)  (726 214)  routing T_14_13.wire_logic_cluster/lc_5/out <X> T_14_13.lc_trk_g1_5
 (21 6)  (729 214)  (729 214)  routing T_14_13.lft_op_7 <X> T_14_13.lc_trk_g1_7
 (22 6)  (730 214)  (730 214)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (732 214)  (732 214)  routing T_14_13.lft_op_7 <X> T_14_13.lc_trk_g1_7
 (25 6)  (733 214)  (733 214)  routing T_14_13.wire_logic_cluster/lc_6/out <X> T_14_13.lc_trk_g1_6
 (27 6)  (735 214)  (735 214)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 214)  (737 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 214)  (740 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (743 214)  (743 214)  routing T_14_13.lc_trk_g2_5 <X> T_14_13.input_2_3
 (36 6)  (744 214)  (744 214)  LC_3 Logic Functioning bit
 (39 6)  (747 214)  (747 214)  LC_3 Logic Functioning bit
 (41 6)  (749 214)  (749 214)  LC_3 Logic Functioning bit
 (42 6)  (750 214)  (750 214)  LC_3 Logic Functioning bit
 (44 6)  (752 214)  (752 214)  LC_3 Logic Functioning bit
 (45 6)  (753 214)  (753 214)  LC_3 Logic Functioning bit
 (47 6)  (755 214)  (755 214)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (4 7)  (712 215)  (712 215)  routing T_14_13.sp4_h_r_0 <X> T_14_13.sp4_h_l_38
 (5 7)  (713 215)  (713 215)  routing T_14_13.sp4_h_r_9 <X> T_14_13.sp4_v_t_38
 (10 7)  (718 215)  (718 215)  routing T_14_13.sp4_h_l_46 <X> T_14_13.sp4_v_t_41
 (15 7)  (723 215)  (723 215)  routing T_14_13.lft_op_4 <X> T_14_13.lc_trk_g1_4
 (17 7)  (725 215)  (725 215)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (730 215)  (730 215)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (738 215)  (738 215)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (32 7)  (740 215)  (740 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (741 215)  (741 215)  routing T_14_13.lc_trk_g2_5 <X> T_14_13.input_2_3
 (36 7)  (744 215)  (744 215)  LC_3 Logic Functioning bit
 (39 7)  (747 215)  (747 215)  LC_3 Logic Functioning bit
 (41 7)  (749 215)  (749 215)  LC_3 Logic Functioning bit
 (42 7)  (750 215)  (750 215)  LC_3 Logic Functioning bit
 (14 8)  (722 216)  (722 216)  routing T_14_13.sp4_v_t_21 <X> T_14_13.lc_trk_g2_0
 (27 8)  (735 216)  (735 216)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 216)  (736 216)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 216)  (737 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 216)  (738 216)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 216)  (740 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (743 216)  (743 216)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.input_2_4
 (36 8)  (744 216)  (744 216)  LC_4 Logic Functioning bit
 (39 8)  (747 216)  (747 216)  LC_4 Logic Functioning bit
 (41 8)  (749 216)  (749 216)  LC_4 Logic Functioning bit
 (42 8)  (750 216)  (750 216)  LC_4 Logic Functioning bit
 (44 8)  (752 216)  (752 216)  LC_4 Logic Functioning bit
 (45 8)  (753 216)  (753 216)  LC_4 Logic Functioning bit
 (8 9)  (716 217)  (716 217)  routing T_14_13.sp4_h_l_36 <X> T_14_13.sp4_v_b_7
 (9 9)  (717 217)  (717 217)  routing T_14_13.sp4_h_l_36 <X> T_14_13.sp4_v_b_7
 (10 9)  (718 217)  (718 217)  routing T_14_13.sp4_h_l_36 <X> T_14_13.sp4_v_b_7
 (14 9)  (722 217)  (722 217)  routing T_14_13.sp4_v_t_21 <X> T_14_13.lc_trk_g2_0
 (16 9)  (724 217)  (724 217)  routing T_14_13.sp4_v_t_21 <X> T_14_13.lc_trk_g2_0
 (17 9)  (725 217)  (725 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (32 9)  (740 217)  (740 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (741 217)  (741 217)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.input_2_4
 (35 9)  (743 217)  (743 217)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.input_2_4
 (36 9)  (744 217)  (744 217)  LC_4 Logic Functioning bit
 (39 9)  (747 217)  (747 217)  LC_4 Logic Functioning bit
 (41 9)  (749 217)  (749 217)  LC_4 Logic Functioning bit
 (42 9)  (750 217)  (750 217)  LC_4 Logic Functioning bit
 (5 10)  (713 218)  (713 218)  routing T_14_13.sp4_v_t_43 <X> T_14_13.sp4_h_l_43
 (14 10)  (722 218)  (722 218)  routing T_14_13.sp4_h_r_44 <X> T_14_13.lc_trk_g2_4
 (17 10)  (725 218)  (725 218)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (726 218)  (726 218)  routing T_14_13.bnl_op_5 <X> T_14_13.lc_trk_g2_5
 (25 10)  (733 218)  (733 218)  routing T_14_13.bnl_op_6 <X> T_14_13.lc_trk_g2_6
 (27 10)  (735 218)  (735 218)  routing T_14_13.lc_trk_g1_5 <X> T_14_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 218)  (737 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 218)  (738 218)  routing T_14_13.lc_trk_g1_5 <X> T_14_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 218)  (740 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (743 218)  (743 218)  routing T_14_13.lc_trk_g0_5 <X> T_14_13.input_2_5
 (36 10)  (744 218)  (744 218)  LC_5 Logic Functioning bit
 (39 10)  (747 218)  (747 218)  LC_5 Logic Functioning bit
 (41 10)  (749 218)  (749 218)  LC_5 Logic Functioning bit
 (42 10)  (750 218)  (750 218)  LC_5 Logic Functioning bit
 (44 10)  (752 218)  (752 218)  LC_5 Logic Functioning bit
 (45 10)  (753 218)  (753 218)  LC_5 Logic Functioning bit
 (51 10)  (759 218)  (759 218)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (6 11)  (714 219)  (714 219)  routing T_14_13.sp4_v_t_43 <X> T_14_13.sp4_h_l_43
 (14 11)  (722 219)  (722 219)  routing T_14_13.sp4_h_r_44 <X> T_14_13.lc_trk_g2_4
 (15 11)  (723 219)  (723 219)  routing T_14_13.sp4_h_r_44 <X> T_14_13.lc_trk_g2_4
 (16 11)  (724 219)  (724 219)  routing T_14_13.sp4_h_r_44 <X> T_14_13.lc_trk_g2_4
 (17 11)  (725 219)  (725 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (726 219)  (726 219)  routing T_14_13.bnl_op_5 <X> T_14_13.lc_trk_g2_5
 (22 11)  (730 219)  (730 219)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (733 219)  (733 219)  routing T_14_13.bnl_op_6 <X> T_14_13.lc_trk_g2_6
 (32 11)  (740 219)  (740 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (744 219)  (744 219)  LC_5 Logic Functioning bit
 (39 11)  (747 219)  (747 219)  LC_5 Logic Functioning bit
 (41 11)  (749 219)  (749 219)  LC_5 Logic Functioning bit
 (42 11)  (750 219)  (750 219)  LC_5 Logic Functioning bit
 (17 12)  (725 220)  (725 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 220)  (726 220)  routing T_14_13.wire_logic_cluster/lc_1/out <X> T_14_13.lc_trk_g3_1
 (21 12)  (729 220)  (729 220)  routing T_14_13.sp4_h_r_35 <X> T_14_13.lc_trk_g3_3
 (22 12)  (730 220)  (730 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (731 220)  (731 220)  routing T_14_13.sp4_h_r_35 <X> T_14_13.lc_trk_g3_3
 (24 12)  (732 220)  (732 220)  routing T_14_13.sp4_h_r_35 <X> T_14_13.lc_trk_g3_3
 (27 12)  (735 220)  (735 220)  routing T_14_13.lc_trk_g1_6 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 220)  (737 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 220)  (738 220)  routing T_14_13.lc_trk_g1_6 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 220)  (740 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (743 220)  (743 220)  routing T_14_13.lc_trk_g3_5 <X> T_14_13.input_2_6
 (36 12)  (744 220)  (744 220)  LC_6 Logic Functioning bit
 (39 12)  (747 220)  (747 220)  LC_6 Logic Functioning bit
 (41 12)  (749 220)  (749 220)  LC_6 Logic Functioning bit
 (42 12)  (750 220)  (750 220)  LC_6 Logic Functioning bit
 (44 12)  (752 220)  (752 220)  LC_6 Logic Functioning bit
 (45 12)  (753 220)  (753 220)  LC_6 Logic Functioning bit
 (4 13)  (712 221)  (712 221)  routing T_14_13.sp4_h_l_36 <X> T_14_13.sp4_h_r_9
 (6 13)  (714 221)  (714 221)  routing T_14_13.sp4_h_l_36 <X> T_14_13.sp4_h_r_9
 (30 13)  (738 221)  (738 221)  routing T_14_13.lc_trk_g1_6 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (32 13)  (740 221)  (740 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (741 221)  (741 221)  routing T_14_13.lc_trk_g3_5 <X> T_14_13.input_2_6
 (34 13)  (742 221)  (742 221)  routing T_14_13.lc_trk_g3_5 <X> T_14_13.input_2_6
 (36 13)  (744 221)  (744 221)  LC_6 Logic Functioning bit
 (39 13)  (747 221)  (747 221)  LC_6 Logic Functioning bit
 (41 13)  (749 221)  (749 221)  LC_6 Logic Functioning bit
 (42 13)  (750 221)  (750 221)  LC_6 Logic Functioning bit
 (0 14)  (708 222)  (708 222)  routing T_14_13.lc_trk_g2_4 <X> T_14_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 222)  (709 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (9 14)  (717 222)  (717 222)  routing T_14_13.sp4_h_r_7 <X> T_14_13.sp4_h_l_47
 (10 14)  (718 222)  (718 222)  routing T_14_13.sp4_h_r_7 <X> T_14_13.sp4_h_l_47
 (14 14)  (722 222)  (722 222)  routing T_14_13.wire_logic_cluster/lc_4/out <X> T_14_13.lc_trk_g3_4
 (16 14)  (724 222)  (724 222)  routing T_14_13.sp12_v_t_10 <X> T_14_13.lc_trk_g3_5
 (17 14)  (725 222)  (725 222)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (21 14)  (729 222)  (729 222)  routing T_14_13.wire_logic_cluster/lc_7/out <X> T_14_13.lc_trk_g3_7
 (22 14)  (730 222)  (730 222)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (735 222)  (735 222)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 222)  (736 222)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 222)  (737 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 222)  (738 222)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 222)  (740 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (744 222)  (744 222)  LC_7 Logic Functioning bit
 (39 14)  (747 222)  (747 222)  LC_7 Logic Functioning bit
 (41 14)  (749 222)  (749 222)  LC_7 Logic Functioning bit
 (42 14)  (750 222)  (750 222)  LC_7 Logic Functioning bit
 (44 14)  (752 222)  (752 222)  LC_7 Logic Functioning bit
 (45 14)  (753 222)  (753 222)  LC_7 Logic Functioning bit
 (1 15)  (709 223)  (709 223)  routing T_14_13.lc_trk_g2_4 <X> T_14_13.wire_logic_cluster/lc_7/s_r
 (17 15)  (725 223)  (725 223)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (738 223)  (738 223)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_7/in_1
 (32 15)  (740 223)  (740 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (744 223)  (744 223)  LC_7 Logic Functioning bit
 (39 15)  (747 223)  (747 223)  LC_7 Logic Functioning bit
 (41 15)  (749 223)  (749 223)  LC_7 Logic Functioning bit
 (42 15)  (750 223)  (750 223)  LC_7 Logic Functioning bit
 (48 15)  (756 223)  (756 223)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_15_13

 (9 0)  (771 208)  (771 208)  routing T_15_13.sp4_h_l_47 <X> T_15_13.sp4_h_r_1
 (10 0)  (772 208)  (772 208)  routing T_15_13.sp4_h_l_47 <X> T_15_13.sp4_h_r_1
 (14 0)  (776 208)  (776 208)  routing T_15_13.wire_logic_cluster/lc_0/out <X> T_15_13.lc_trk_g0_0
 (26 0)  (788 208)  (788 208)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_0/in_0
 (28 0)  (790 208)  (790 208)  routing T_15_13.lc_trk_g2_3 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 208)  (791 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 208)  (793 208)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 208)  (794 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 208)  (795 208)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 208)  (796 208)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 208)  (798 208)  LC_0 Logic Functioning bit
 (38 0)  (800 208)  (800 208)  LC_0 Logic Functioning bit
 (42 0)  (804 208)  (804 208)  LC_0 Logic Functioning bit
 (43 0)  (805 208)  (805 208)  LC_0 Logic Functioning bit
 (45 0)  (807 208)  (807 208)  LC_0 Logic Functioning bit
 (51 0)  (813 208)  (813 208)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (17 1)  (779 209)  (779 209)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (28 1)  (790 209)  (790 209)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 209)  (791 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 209)  (792 209)  routing T_15_13.lc_trk_g2_3 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (794 209)  (794 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (42 1)  (804 209)  (804 209)  LC_0 Logic Functioning bit
 (43 1)  (805 209)  (805 209)  LC_0 Logic Functioning bit
 (48 1)  (810 209)  (810 209)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (762 210)  (762 210)  routing T_15_13.glb_netwk_6 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (1 2)  (763 210)  (763 210)  routing T_15_13.glb_netwk_6 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (2 2)  (764 210)  (764 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (765 210)  (765 210)  routing T_15_13.sp12_v_t_23 <X> T_15_13.sp12_h_l_23
 (11 2)  (773 210)  (773 210)  routing T_15_13.sp4_h_r_8 <X> T_15_13.sp4_v_t_39
 (13 2)  (775 210)  (775 210)  routing T_15_13.sp4_h_r_8 <X> T_15_13.sp4_v_t_39
 (14 2)  (776 210)  (776 210)  routing T_15_13.sp4_h_l_1 <X> T_15_13.lc_trk_g0_4
 (21 2)  (783 210)  (783 210)  routing T_15_13.sp4_h_l_10 <X> T_15_13.lc_trk_g0_7
 (22 2)  (784 210)  (784 210)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (785 210)  (785 210)  routing T_15_13.sp4_h_l_10 <X> T_15_13.lc_trk_g0_7
 (24 2)  (786 210)  (786 210)  routing T_15_13.sp4_h_l_10 <X> T_15_13.lc_trk_g0_7
 (12 3)  (774 211)  (774 211)  routing T_15_13.sp4_h_r_8 <X> T_15_13.sp4_v_t_39
 (15 3)  (777 211)  (777 211)  routing T_15_13.sp4_h_l_1 <X> T_15_13.lc_trk_g0_4
 (16 3)  (778 211)  (778 211)  routing T_15_13.sp4_h_l_1 <X> T_15_13.lc_trk_g0_4
 (17 3)  (779 211)  (779 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (21 3)  (783 211)  (783 211)  routing T_15_13.sp4_h_l_10 <X> T_15_13.lc_trk_g0_7
 (26 4)  (788 212)  (788 212)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.wire_logic_cluster/lc_2/in_0
 (28 4)  (790 212)  (790 212)  routing T_15_13.lc_trk_g2_7 <X> T_15_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 212)  (791 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 212)  (792 212)  routing T_15_13.lc_trk_g2_7 <X> T_15_13.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 212)  (793 212)  routing T_15_13.lc_trk_g2_5 <X> T_15_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 212)  (794 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 212)  (795 212)  routing T_15_13.lc_trk_g2_5 <X> T_15_13.wire_logic_cluster/lc_2/in_3
 (42 4)  (804 212)  (804 212)  LC_2 Logic Functioning bit
 (43 4)  (805 212)  (805 212)  LC_2 Logic Functioning bit
 (27 5)  (789 213)  (789 213)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 213)  (791 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 213)  (792 213)  routing T_15_13.lc_trk_g2_7 <X> T_15_13.wire_logic_cluster/lc_2/in_1
 (32 5)  (794 213)  (794 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (795 213)  (795 213)  routing T_15_13.lc_trk_g2_0 <X> T_15_13.input_2_2
 (37 5)  (799 213)  (799 213)  LC_2 Logic Functioning bit
 (38 5)  (800 213)  (800 213)  LC_2 Logic Functioning bit
 (41 5)  (803 213)  (803 213)  LC_2 Logic Functioning bit
 (42 5)  (804 213)  (804 213)  LC_2 Logic Functioning bit
 (43 5)  (805 213)  (805 213)  LC_2 Logic Functioning bit
 (8 6)  (770 214)  (770 214)  routing T_15_13.sp4_v_t_41 <X> T_15_13.sp4_h_l_41
 (9 6)  (771 214)  (771 214)  routing T_15_13.sp4_v_t_41 <X> T_15_13.sp4_h_l_41
 (17 6)  (779 214)  (779 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (26 6)  (788 214)  (788 214)  routing T_15_13.lc_trk_g2_5 <X> T_15_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 214)  (789 214)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 214)  (790 214)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 214)  (791 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 214)  (792 214)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 214)  (793 214)  routing T_15_13.lc_trk_g0_4 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 214)  (794 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (798 214)  (798 214)  LC_3 Logic Functioning bit
 (37 6)  (799 214)  (799 214)  LC_3 Logic Functioning bit
 (39 6)  (801 214)  (801 214)  LC_3 Logic Functioning bit
 (46 6)  (808 214)  (808 214)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (812 214)  (812 214)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (814 214)  (814 214)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (18 7)  (780 215)  (780 215)  routing T_15_13.sp4_r_v_b_29 <X> T_15_13.lc_trk_g1_5
 (19 7)  (781 215)  (781 215)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (28 7)  (790 215)  (790 215)  routing T_15_13.lc_trk_g2_5 <X> T_15_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 215)  (791 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 215)  (792 215)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (36 7)  (798 215)  (798 215)  LC_3 Logic Functioning bit
 (37 7)  (799 215)  (799 215)  LC_3 Logic Functioning bit
 (8 8)  (770 216)  (770 216)  routing T_15_13.sp4_v_b_1 <X> T_15_13.sp4_h_r_7
 (9 8)  (771 216)  (771 216)  routing T_15_13.sp4_v_b_1 <X> T_15_13.sp4_h_r_7
 (10 8)  (772 216)  (772 216)  routing T_15_13.sp4_v_b_1 <X> T_15_13.sp4_h_r_7
 (15 8)  (777 216)  (777 216)  routing T_15_13.sp4_v_t_28 <X> T_15_13.lc_trk_g2_1
 (16 8)  (778 216)  (778 216)  routing T_15_13.sp4_v_t_28 <X> T_15_13.lc_trk_g2_1
 (17 8)  (779 216)  (779 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 8)  (784 216)  (784 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (785 216)  (785 216)  routing T_15_13.sp4_h_r_27 <X> T_15_13.lc_trk_g2_3
 (24 8)  (786 216)  (786 216)  routing T_15_13.sp4_h_r_27 <X> T_15_13.lc_trk_g2_3
 (25 8)  (787 216)  (787 216)  routing T_15_13.sp4_v_t_23 <X> T_15_13.lc_trk_g2_2
 (26 8)  (788 216)  (788 216)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.wire_logic_cluster/lc_4/in_0
 (28 8)  (790 216)  (790 216)  routing T_15_13.lc_trk_g2_1 <X> T_15_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 216)  (791 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 216)  (793 216)  routing T_15_13.lc_trk_g0_7 <X> T_15_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 216)  (794 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (798 216)  (798 216)  LC_4 Logic Functioning bit
 (37 8)  (799 216)  (799 216)  LC_4 Logic Functioning bit
 (38 8)  (800 216)  (800 216)  LC_4 Logic Functioning bit
 (39 8)  (801 216)  (801 216)  LC_4 Logic Functioning bit
 (41 8)  (803 216)  (803 216)  LC_4 Logic Functioning bit
 (43 8)  (805 216)  (805 216)  LC_4 Logic Functioning bit
 (12 9)  (774 217)  (774 217)  routing T_15_13.sp4_h_r_8 <X> T_15_13.sp4_v_b_8
 (14 9)  (776 217)  (776 217)  routing T_15_13.sp4_h_r_24 <X> T_15_13.lc_trk_g2_0
 (15 9)  (777 217)  (777 217)  routing T_15_13.sp4_h_r_24 <X> T_15_13.lc_trk_g2_0
 (16 9)  (778 217)  (778 217)  routing T_15_13.sp4_h_r_24 <X> T_15_13.lc_trk_g2_0
 (17 9)  (779 217)  (779 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (21 9)  (783 217)  (783 217)  routing T_15_13.sp4_h_r_27 <X> T_15_13.lc_trk_g2_3
 (22 9)  (784 217)  (784 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (785 217)  (785 217)  routing T_15_13.sp4_v_t_23 <X> T_15_13.lc_trk_g2_2
 (25 9)  (787 217)  (787 217)  routing T_15_13.sp4_v_t_23 <X> T_15_13.lc_trk_g2_2
 (27 9)  (789 217)  (789 217)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 217)  (791 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 217)  (793 217)  routing T_15_13.lc_trk_g0_7 <X> T_15_13.wire_logic_cluster/lc_4/in_3
 (36 9)  (798 217)  (798 217)  LC_4 Logic Functioning bit
 (38 9)  (800 217)  (800 217)  LC_4 Logic Functioning bit
 (17 10)  (779 218)  (779 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (784 218)  (784 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (787 218)  (787 218)  routing T_15_13.wire_logic_cluster/lc_6/out <X> T_15_13.lc_trk_g2_6
 (26 10)  (788 218)  (788 218)  routing T_15_13.lc_trk_g2_5 <X> T_15_13.wire_logic_cluster/lc_5/in_0
 (31 10)  (793 218)  (793 218)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 218)  (794 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 218)  (795 218)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 218)  (798 218)  LC_5 Logic Functioning bit
 (37 10)  (799 218)  (799 218)  LC_5 Logic Functioning bit
 (39 10)  (801 218)  (801 218)  LC_5 Logic Functioning bit
 (43 10)  (805 218)  (805 218)  LC_5 Logic Functioning bit
 (46 10)  (808 218)  (808 218)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (812 218)  (812 218)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (776 219)  (776 219)  routing T_15_13.sp4_r_v_b_36 <X> T_15_13.lc_trk_g2_4
 (17 11)  (779 219)  (779 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (780 219)  (780 219)  routing T_15_13.sp4_r_v_b_37 <X> T_15_13.lc_trk_g2_5
 (21 11)  (783 219)  (783 219)  routing T_15_13.sp4_r_v_b_39 <X> T_15_13.lc_trk_g2_7
 (22 11)  (784 219)  (784 219)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (790 219)  (790 219)  routing T_15_13.lc_trk_g2_5 <X> T_15_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 219)  (791 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 219)  (793 219)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.wire_logic_cluster/lc_5/in_3
 (36 11)  (798 219)  (798 219)  LC_5 Logic Functioning bit
 (37 11)  (799 219)  (799 219)  LC_5 Logic Functioning bit
 (38 11)  (800 219)  (800 219)  LC_5 Logic Functioning bit
 (42 11)  (804 219)  (804 219)  LC_5 Logic Functioning bit
 (14 12)  (776 220)  (776 220)  routing T_15_13.sp4_v_b_24 <X> T_15_13.lc_trk_g3_0
 (26 12)  (788 220)  (788 220)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 220)  (789 220)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 220)  (790 220)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 220)  (791 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 220)  (792 220)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 220)  (794 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 220)  (795 220)  routing T_15_13.lc_trk_g2_3 <X> T_15_13.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 220)  (797 220)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.input_2_6
 (36 12)  (798 220)  (798 220)  LC_6 Logic Functioning bit
 (41 12)  (803 220)  (803 220)  LC_6 Logic Functioning bit
 (43 12)  (805 220)  (805 220)  LC_6 Logic Functioning bit
 (45 12)  (807 220)  (807 220)  LC_6 Logic Functioning bit
 (48 12)  (810 220)  (810 220)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (16 13)  (778 221)  (778 221)  routing T_15_13.sp4_v_b_24 <X> T_15_13.lc_trk_g3_0
 (17 13)  (779 221)  (779 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (26 13)  (788 221)  (788 221)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 221)  (790 221)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 221)  (791 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 221)  (792 221)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 221)  (793 221)  routing T_15_13.lc_trk_g2_3 <X> T_15_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 221)  (794 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (795 221)  (795 221)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.input_2_6
 (36 13)  (798 221)  (798 221)  LC_6 Logic Functioning bit
 (37 13)  (799 221)  (799 221)  LC_6 Logic Functioning bit
 (39 13)  (801 221)  (801 221)  LC_6 Logic Functioning bit
 (40 13)  (802 221)  (802 221)  LC_6 Logic Functioning bit
 (42 13)  (804 221)  (804 221)  LC_6 Logic Functioning bit
 (4 14)  (766 222)  (766 222)  routing T_15_13.sp4_h_r_3 <X> T_15_13.sp4_v_t_44
 (6 14)  (768 222)  (768 222)  routing T_15_13.sp4_h_r_3 <X> T_15_13.sp4_v_t_44
 (22 14)  (784 222)  (784 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (788 222)  (788 222)  routing T_15_13.lc_trk_g2_7 <X> T_15_13.wire_logic_cluster/lc_7/in_0
 (28 14)  (790 222)  (790 222)  routing T_15_13.lc_trk_g2_2 <X> T_15_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 222)  (791 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 222)  (793 222)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 222)  (794 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 222)  (796 222)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 222)  (798 222)  LC_7 Logic Functioning bit
 (37 14)  (799 222)  (799 222)  LC_7 Logic Functioning bit
 (39 14)  (801 222)  (801 222)  LC_7 Logic Functioning bit
 (41 14)  (803 222)  (803 222)  LC_7 Logic Functioning bit
 (43 14)  (805 222)  (805 222)  LC_7 Logic Functioning bit
 (5 15)  (767 223)  (767 223)  routing T_15_13.sp4_h_r_3 <X> T_15_13.sp4_v_t_44
 (10 15)  (772 223)  (772 223)  routing T_15_13.sp4_h_l_40 <X> T_15_13.sp4_v_t_47
 (11 15)  (773 223)  (773 223)  routing T_15_13.sp4_h_r_3 <X> T_15_13.sp4_h_l_46
 (13 15)  (775 223)  (775 223)  routing T_15_13.sp4_h_r_3 <X> T_15_13.sp4_h_l_46
 (14 15)  (776 223)  (776 223)  routing T_15_13.sp4_r_v_b_44 <X> T_15_13.lc_trk_g3_4
 (17 15)  (779 223)  (779 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (784 223)  (784 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (787 223)  (787 223)  routing T_15_13.sp4_r_v_b_46 <X> T_15_13.lc_trk_g3_6
 (26 15)  (788 223)  (788 223)  routing T_15_13.lc_trk_g2_7 <X> T_15_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 223)  (790 223)  routing T_15_13.lc_trk_g2_7 <X> T_15_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 223)  (791 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 223)  (792 223)  routing T_15_13.lc_trk_g2_2 <X> T_15_13.wire_logic_cluster/lc_7/in_1
 (32 15)  (794 223)  (794 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (795 223)  (795 223)  routing T_15_13.lc_trk_g3_0 <X> T_15_13.input_2_7
 (34 15)  (796 223)  (796 223)  routing T_15_13.lc_trk_g3_0 <X> T_15_13.input_2_7
 (36 15)  (798 223)  (798 223)  LC_7 Logic Functioning bit
 (37 15)  (799 223)  (799 223)  LC_7 Logic Functioning bit
 (38 15)  (800 223)  (800 223)  LC_7 Logic Functioning bit
 (53 15)  (815 223)  (815 223)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_16_13

 (15 0)  (831 208)  (831 208)  routing T_16_13.sp4_h_r_9 <X> T_16_13.lc_trk_g0_1
 (16 0)  (832 208)  (832 208)  routing T_16_13.sp4_h_r_9 <X> T_16_13.lc_trk_g0_1
 (17 0)  (833 208)  (833 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (834 208)  (834 208)  routing T_16_13.sp4_h_r_9 <X> T_16_13.lc_trk_g0_1
 (21 0)  (837 208)  (837 208)  routing T_16_13.sp4_v_b_11 <X> T_16_13.lc_trk_g0_3
 (22 0)  (838 208)  (838 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (839 208)  (839 208)  routing T_16_13.sp4_v_b_11 <X> T_16_13.lc_trk_g0_3
 (25 0)  (841 208)  (841 208)  routing T_16_13.sp4_h_l_7 <X> T_16_13.lc_trk_g0_2
 (29 0)  (845 208)  (845 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 208)  (847 208)  routing T_16_13.lc_trk_g0_7 <X> T_16_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 208)  (848 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (852 208)  (852 208)  LC_0 Logic Functioning bit
 (37 0)  (853 208)  (853 208)  LC_0 Logic Functioning bit
 (38 0)  (854 208)  (854 208)  LC_0 Logic Functioning bit
 (39 0)  (855 208)  (855 208)  LC_0 Logic Functioning bit
 (41 0)  (857 208)  (857 208)  LC_0 Logic Functioning bit
 (43 0)  (859 208)  (859 208)  LC_0 Logic Functioning bit
 (45 0)  (861 208)  (861 208)  LC_0 Logic Functioning bit
 (21 1)  (837 209)  (837 209)  routing T_16_13.sp4_v_b_11 <X> T_16_13.lc_trk_g0_3
 (22 1)  (838 209)  (838 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (839 209)  (839 209)  routing T_16_13.sp4_h_l_7 <X> T_16_13.lc_trk_g0_2
 (24 1)  (840 209)  (840 209)  routing T_16_13.sp4_h_l_7 <X> T_16_13.lc_trk_g0_2
 (25 1)  (841 209)  (841 209)  routing T_16_13.sp4_h_l_7 <X> T_16_13.lc_trk_g0_2
 (27 1)  (843 209)  (843 209)  routing T_16_13.lc_trk_g1_1 <X> T_16_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 209)  (845 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 209)  (847 209)  routing T_16_13.lc_trk_g0_7 <X> T_16_13.wire_logic_cluster/lc_0/in_3
 (36 1)  (852 209)  (852 209)  LC_0 Logic Functioning bit
 (38 1)  (854 209)  (854 209)  LC_0 Logic Functioning bit
 (53 1)  (869 209)  (869 209)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (816 210)  (816 210)  routing T_16_13.glb_netwk_6 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (1 2)  (817 210)  (817 210)  routing T_16_13.glb_netwk_6 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (2 2)  (818 210)  (818 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (824 210)  (824 210)  routing T_16_13.sp4_v_t_42 <X> T_16_13.sp4_h_l_36
 (9 2)  (825 210)  (825 210)  routing T_16_13.sp4_v_t_42 <X> T_16_13.sp4_h_l_36
 (10 2)  (826 210)  (826 210)  routing T_16_13.sp4_v_t_42 <X> T_16_13.sp4_h_l_36
 (15 2)  (831 210)  (831 210)  routing T_16_13.sp4_h_r_21 <X> T_16_13.lc_trk_g0_5
 (16 2)  (832 210)  (832 210)  routing T_16_13.sp4_h_r_21 <X> T_16_13.lc_trk_g0_5
 (17 2)  (833 210)  (833 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (834 210)  (834 210)  routing T_16_13.sp4_h_r_21 <X> T_16_13.lc_trk_g0_5
 (21 2)  (837 210)  (837 210)  routing T_16_13.sp12_h_l_4 <X> T_16_13.lc_trk_g0_7
 (22 2)  (838 210)  (838 210)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (840 210)  (840 210)  routing T_16_13.sp12_h_l_4 <X> T_16_13.lc_trk_g0_7
 (26 2)  (842 210)  (842 210)  routing T_16_13.lc_trk_g0_5 <X> T_16_13.wire_logic_cluster/lc_1/in_0
 (28 2)  (844 210)  (844 210)  routing T_16_13.lc_trk_g2_6 <X> T_16_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 210)  (845 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 210)  (846 210)  routing T_16_13.lc_trk_g2_6 <X> T_16_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 210)  (848 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 210)  (850 210)  routing T_16_13.lc_trk_g1_1 <X> T_16_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 210)  (852 210)  LC_1 Logic Functioning bit
 (38 2)  (854 210)  (854 210)  LC_1 Logic Functioning bit
 (41 2)  (857 210)  (857 210)  LC_1 Logic Functioning bit
 (43 2)  (859 210)  (859 210)  LC_1 Logic Functioning bit
 (45 2)  (861 210)  (861 210)  LC_1 Logic Functioning bit
 (47 2)  (863 210)  (863 210)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (18 3)  (834 211)  (834 211)  routing T_16_13.sp4_h_r_21 <X> T_16_13.lc_trk_g0_5
 (21 3)  (837 211)  (837 211)  routing T_16_13.sp12_h_l_4 <X> T_16_13.lc_trk_g0_7
 (29 3)  (845 211)  (845 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 211)  (846 211)  routing T_16_13.lc_trk_g2_6 <X> T_16_13.wire_logic_cluster/lc_1/in_1
 (37 3)  (853 211)  (853 211)  LC_1 Logic Functioning bit
 (39 3)  (855 211)  (855 211)  LC_1 Logic Functioning bit
 (41 3)  (857 211)  (857 211)  LC_1 Logic Functioning bit
 (43 3)  (859 211)  (859 211)  LC_1 Logic Functioning bit
 (0 4)  (816 212)  (816 212)  routing T_16_13.lc_trk_g2_2 <X> T_16_13.wire_logic_cluster/lc_7/cen
 (1 4)  (817 212)  (817 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (17 4)  (833 212)  (833 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (27 4)  (843 212)  (843 212)  routing T_16_13.lc_trk_g1_0 <X> T_16_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 212)  (845 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 212)  (848 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (852 212)  (852 212)  LC_2 Logic Functioning bit
 (37 4)  (853 212)  (853 212)  LC_2 Logic Functioning bit
 (38 4)  (854 212)  (854 212)  LC_2 Logic Functioning bit
 (39 4)  (855 212)  (855 212)  LC_2 Logic Functioning bit
 (41 4)  (857 212)  (857 212)  LC_2 Logic Functioning bit
 (43 4)  (859 212)  (859 212)  LC_2 Logic Functioning bit
 (45 4)  (861 212)  (861 212)  LC_2 Logic Functioning bit
 (46 4)  (862 212)  (862 212)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (1 5)  (817 213)  (817 213)  routing T_16_13.lc_trk_g2_2 <X> T_16_13.wire_logic_cluster/lc_7/cen
 (4 5)  (820 213)  (820 213)  routing T_16_13.sp4_v_t_47 <X> T_16_13.sp4_h_r_3
 (8 5)  (824 213)  (824 213)  routing T_16_13.sp4_v_t_36 <X> T_16_13.sp4_v_b_4
 (10 5)  (826 213)  (826 213)  routing T_16_13.sp4_v_t_36 <X> T_16_13.sp4_v_b_4
 (14 5)  (830 213)  (830 213)  routing T_16_13.sp4_h_r_0 <X> T_16_13.lc_trk_g1_0
 (15 5)  (831 213)  (831 213)  routing T_16_13.sp4_h_r_0 <X> T_16_13.lc_trk_g1_0
 (16 5)  (832 213)  (832 213)  routing T_16_13.sp4_h_r_0 <X> T_16_13.lc_trk_g1_0
 (17 5)  (833 213)  (833 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (18 5)  (834 213)  (834 213)  routing T_16_13.sp4_r_v_b_25 <X> T_16_13.lc_trk_g1_1
 (22 5)  (838 213)  (838 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (839 213)  (839 213)  routing T_16_13.sp4_v_b_18 <X> T_16_13.lc_trk_g1_2
 (24 5)  (840 213)  (840 213)  routing T_16_13.sp4_v_b_18 <X> T_16_13.lc_trk_g1_2
 (27 5)  (843 213)  (843 213)  routing T_16_13.lc_trk_g1_1 <X> T_16_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 213)  (845 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 213)  (847 213)  routing T_16_13.lc_trk_g0_3 <X> T_16_13.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 213)  (852 213)  LC_2 Logic Functioning bit
 (38 5)  (854 213)  (854 213)  LC_2 Logic Functioning bit
 (29 6)  (845 214)  (845 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 214)  (847 214)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 214)  (848 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 214)  (849 214)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 214)  (850 214)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 214)  (852 214)  LC_3 Logic Functioning bit
 (38 6)  (854 214)  (854 214)  LC_3 Logic Functioning bit
 (45 6)  (861 214)  (861 214)  LC_3 Logic Functioning bit
 (3 7)  (819 215)  (819 215)  routing T_16_13.sp12_h_l_23 <X> T_16_13.sp12_v_t_23
 (8 7)  (824 215)  (824 215)  routing T_16_13.sp4_h_r_4 <X> T_16_13.sp4_v_t_41
 (9 7)  (825 215)  (825 215)  routing T_16_13.sp4_h_r_4 <X> T_16_13.sp4_v_t_41
 (26 7)  (842 215)  (842 215)  routing T_16_13.lc_trk_g1_2 <X> T_16_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 215)  (843 215)  routing T_16_13.lc_trk_g1_2 <X> T_16_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 215)  (845 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 215)  (846 215)  routing T_16_13.lc_trk_g0_2 <X> T_16_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 215)  (847 215)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 215)  (852 215)  LC_3 Logic Functioning bit
 (37 7)  (853 215)  (853 215)  LC_3 Logic Functioning bit
 (38 7)  (854 215)  (854 215)  LC_3 Logic Functioning bit
 (39 7)  (855 215)  (855 215)  LC_3 Logic Functioning bit
 (41 7)  (857 215)  (857 215)  LC_3 Logic Functioning bit
 (43 7)  (859 215)  (859 215)  LC_3 Logic Functioning bit
 (6 8)  (822 216)  (822 216)  routing T_16_13.sp4_h_r_1 <X> T_16_13.sp4_v_b_6
 (9 8)  (825 216)  (825 216)  routing T_16_13.sp4_h_l_41 <X> T_16_13.sp4_h_r_7
 (10 8)  (826 216)  (826 216)  routing T_16_13.sp4_h_l_41 <X> T_16_13.sp4_h_r_7
 (21 8)  (837 216)  (837 216)  routing T_16_13.sp4_v_t_14 <X> T_16_13.lc_trk_g2_3
 (22 8)  (838 216)  (838 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (839 216)  (839 216)  routing T_16_13.sp4_v_t_14 <X> T_16_13.lc_trk_g2_3
 (28 8)  (844 216)  (844 216)  routing T_16_13.lc_trk_g2_3 <X> T_16_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 216)  (845 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 216)  (847 216)  routing T_16_13.lc_trk_g3_6 <X> T_16_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 216)  (848 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 216)  (849 216)  routing T_16_13.lc_trk_g3_6 <X> T_16_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 216)  (850 216)  routing T_16_13.lc_trk_g3_6 <X> T_16_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 216)  (852 216)  LC_4 Logic Functioning bit
 (37 8)  (853 216)  (853 216)  LC_4 Logic Functioning bit
 (38 8)  (854 216)  (854 216)  LC_4 Logic Functioning bit
 (39 8)  (855 216)  (855 216)  LC_4 Logic Functioning bit
 (41 8)  (857 216)  (857 216)  LC_4 Logic Functioning bit
 (43 8)  (859 216)  (859 216)  LC_4 Logic Functioning bit
 (45 8)  (861 216)  (861 216)  LC_4 Logic Functioning bit
 (52 8)  (868 216)  (868 216)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (4 9)  (820 217)  (820 217)  routing T_16_13.sp4_v_t_36 <X> T_16_13.sp4_h_r_6
 (22 9)  (838 217)  (838 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (839 217)  (839 217)  routing T_16_13.sp4_h_l_15 <X> T_16_13.lc_trk_g2_2
 (24 9)  (840 217)  (840 217)  routing T_16_13.sp4_h_l_15 <X> T_16_13.lc_trk_g2_2
 (25 9)  (841 217)  (841 217)  routing T_16_13.sp4_h_l_15 <X> T_16_13.lc_trk_g2_2
 (27 9)  (843 217)  (843 217)  routing T_16_13.lc_trk_g1_1 <X> T_16_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 217)  (845 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 217)  (846 217)  routing T_16_13.lc_trk_g2_3 <X> T_16_13.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 217)  (847 217)  routing T_16_13.lc_trk_g3_6 <X> T_16_13.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 217)  (852 217)  LC_4 Logic Functioning bit
 (38 9)  (854 217)  (854 217)  LC_4 Logic Functioning bit
 (25 10)  (841 218)  (841 218)  routing T_16_13.sp4_h_r_46 <X> T_16_13.lc_trk_g2_6
 (27 10)  (843 218)  (843 218)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 218)  (844 218)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 218)  (845 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (848 218)  (848 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 218)  (850 218)  routing T_16_13.lc_trk_g1_1 <X> T_16_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 218)  (852 218)  LC_5 Logic Functioning bit
 (38 10)  (854 218)  (854 218)  LC_5 Logic Functioning bit
 (41 10)  (857 218)  (857 218)  LC_5 Logic Functioning bit
 (43 10)  (859 218)  (859 218)  LC_5 Logic Functioning bit
 (45 10)  (861 218)  (861 218)  LC_5 Logic Functioning bit
 (51 10)  (867 218)  (867 218)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (5 11)  (821 219)  (821 219)  routing T_16_13.sp4_h_l_43 <X> T_16_13.sp4_v_t_43
 (14 11)  (830 219)  (830 219)  routing T_16_13.sp4_h_l_17 <X> T_16_13.lc_trk_g2_4
 (15 11)  (831 219)  (831 219)  routing T_16_13.sp4_h_l_17 <X> T_16_13.lc_trk_g2_4
 (16 11)  (832 219)  (832 219)  routing T_16_13.sp4_h_l_17 <X> T_16_13.lc_trk_g2_4
 (17 11)  (833 219)  (833 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (838 219)  (838 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (839 219)  (839 219)  routing T_16_13.sp4_h_r_46 <X> T_16_13.lc_trk_g2_6
 (24 11)  (840 219)  (840 219)  routing T_16_13.sp4_h_r_46 <X> T_16_13.lc_trk_g2_6
 (25 11)  (841 219)  (841 219)  routing T_16_13.sp4_h_r_46 <X> T_16_13.lc_trk_g2_6
 (27 11)  (843 219)  (843 219)  routing T_16_13.lc_trk_g3_0 <X> T_16_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 219)  (844 219)  routing T_16_13.lc_trk_g3_0 <X> T_16_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 219)  (845 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 219)  (846 219)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_5/in_1
 (37 11)  (853 219)  (853 219)  LC_5 Logic Functioning bit
 (39 11)  (855 219)  (855 219)  LC_5 Logic Functioning bit
 (41 11)  (857 219)  (857 219)  LC_5 Logic Functioning bit
 (43 11)  (859 219)  (859 219)  LC_5 Logic Functioning bit
 (22 12)  (838 220)  (838 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (839 220)  (839 220)  routing T_16_13.sp4_v_t_30 <X> T_16_13.lc_trk_g3_3
 (24 12)  (840 220)  (840 220)  routing T_16_13.sp4_v_t_30 <X> T_16_13.lc_trk_g3_3
 (17 13)  (833 221)  (833 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (0 14)  (816 222)  (816 222)  routing T_16_13.lc_trk_g2_4 <X> T_16_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 222)  (817 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (821 222)  (821 222)  routing T_16_13.sp4_v_t_44 <X> T_16_13.sp4_h_l_44
 (11 14)  (827 222)  (827 222)  routing T_16_13.sp4_h_r_5 <X> T_16_13.sp4_v_t_46
 (13 14)  (829 222)  (829 222)  routing T_16_13.sp4_h_r_5 <X> T_16_13.sp4_v_t_46
 (22 14)  (838 222)  (838 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (841 222)  (841 222)  routing T_16_13.sp4_v_b_30 <X> T_16_13.lc_trk_g3_6
 (1 15)  (817 223)  (817 223)  routing T_16_13.lc_trk_g2_4 <X> T_16_13.wire_logic_cluster/lc_7/s_r
 (6 15)  (822 223)  (822 223)  routing T_16_13.sp4_v_t_44 <X> T_16_13.sp4_h_l_44
 (12 15)  (828 223)  (828 223)  routing T_16_13.sp4_h_r_5 <X> T_16_13.sp4_v_t_46
 (22 15)  (838 223)  (838 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (839 223)  (839 223)  routing T_16_13.sp4_v_b_30 <X> T_16_13.lc_trk_g3_6


LogicTile_17_13

 (14 0)  (888 208)  (888 208)  routing T_17_13.sp4_h_r_8 <X> T_17_13.lc_trk_g0_0
 (25 0)  (899 208)  (899 208)  routing T_17_13.sp4_h_l_7 <X> T_17_13.lc_trk_g0_2
 (27 0)  (901 208)  (901 208)  routing T_17_13.lc_trk_g3_0 <X> T_17_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 208)  (902 208)  routing T_17_13.lc_trk_g3_0 <X> T_17_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 208)  (903 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 208)  (906 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 208)  (908 208)  routing T_17_13.lc_trk_g1_2 <X> T_17_13.wire_logic_cluster/lc_0/in_3
 (38 0)  (912 208)  (912 208)  LC_0 Logic Functioning bit
 (41 0)  (915 208)  (915 208)  LC_0 Logic Functioning bit
 (43 0)  (917 208)  (917 208)  LC_0 Logic Functioning bit
 (45 0)  (919 208)  (919 208)  LC_0 Logic Functioning bit
 (46 0)  (920 208)  (920 208)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (15 1)  (889 209)  (889 209)  routing T_17_13.sp4_h_r_8 <X> T_17_13.lc_trk_g0_0
 (16 1)  (890 209)  (890 209)  routing T_17_13.sp4_h_r_8 <X> T_17_13.lc_trk_g0_0
 (17 1)  (891 209)  (891 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (896 209)  (896 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (897 209)  (897 209)  routing T_17_13.sp4_h_l_7 <X> T_17_13.lc_trk_g0_2
 (24 1)  (898 209)  (898 209)  routing T_17_13.sp4_h_l_7 <X> T_17_13.lc_trk_g0_2
 (25 1)  (899 209)  (899 209)  routing T_17_13.sp4_h_l_7 <X> T_17_13.lc_trk_g0_2
 (27 1)  (901 209)  (901 209)  routing T_17_13.lc_trk_g3_1 <X> T_17_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 209)  (902 209)  routing T_17_13.lc_trk_g3_1 <X> T_17_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 209)  (903 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 209)  (905 209)  routing T_17_13.lc_trk_g1_2 <X> T_17_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 209)  (906 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (908 209)  (908 209)  routing T_17_13.lc_trk_g1_3 <X> T_17_13.input_2_0
 (35 1)  (909 209)  (909 209)  routing T_17_13.lc_trk_g1_3 <X> T_17_13.input_2_0
 (36 1)  (910 209)  (910 209)  LC_0 Logic Functioning bit
 (37 1)  (911 209)  (911 209)  LC_0 Logic Functioning bit
 (38 1)  (912 209)  (912 209)  LC_0 Logic Functioning bit
 (41 1)  (915 209)  (915 209)  LC_0 Logic Functioning bit
 (43 1)  (917 209)  (917 209)  LC_0 Logic Functioning bit
 (2 2)  (876 210)  (876 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (14 2)  (888 210)  (888 210)  routing T_17_13.sp4_h_l_1 <X> T_17_13.lc_trk_g0_4
 (27 2)  (901 210)  (901 210)  routing T_17_13.lc_trk_g1_3 <X> T_17_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 210)  (903 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 210)  (906 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 210)  (907 210)  routing T_17_13.lc_trk_g3_1 <X> T_17_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 210)  (908 210)  routing T_17_13.lc_trk_g3_1 <X> T_17_13.wire_logic_cluster/lc_1/in_3
 (37 2)  (911 210)  (911 210)  LC_1 Logic Functioning bit
 (39 2)  (913 210)  (913 210)  LC_1 Logic Functioning bit
 (41 2)  (915 210)  (915 210)  LC_1 Logic Functioning bit
 (43 2)  (917 210)  (917 210)  LC_1 Logic Functioning bit
 (45 2)  (919 210)  (919 210)  LC_1 Logic Functioning bit
 (2 3)  (876 211)  (876 211)  routing T_17_13.lc_trk_g0_0 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (15 3)  (889 211)  (889 211)  routing T_17_13.sp4_h_l_1 <X> T_17_13.lc_trk_g0_4
 (16 3)  (890 211)  (890 211)  routing T_17_13.sp4_h_l_1 <X> T_17_13.lc_trk_g0_4
 (17 3)  (891 211)  (891 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (30 3)  (904 211)  (904 211)  routing T_17_13.lc_trk_g1_3 <X> T_17_13.wire_logic_cluster/lc_1/in_1
 (37 3)  (911 211)  (911 211)  LC_1 Logic Functioning bit
 (39 3)  (913 211)  (913 211)  LC_1 Logic Functioning bit
 (41 3)  (915 211)  (915 211)  LC_1 Logic Functioning bit
 (43 3)  (917 211)  (917 211)  LC_1 Logic Functioning bit
 (1 4)  (875 212)  (875 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (895 212)  (895 212)  routing T_17_13.wire_logic_cluster/lc_3/out <X> T_17_13.lc_trk_g1_3
 (22 4)  (896 212)  (896 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (899 212)  (899 212)  routing T_17_13.wire_logic_cluster/lc_2/out <X> T_17_13.lc_trk_g1_2
 (32 4)  (906 212)  (906 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 212)  (908 212)  routing T_17_13.lc_trk_g1_2 <X> T_17_13.wire_logic_cluster/lc_2/in_3
 (37 4)  (911 212)  (911 212)  LC_2 Logic Functioning bit
 (38 4)  (912 212)  (912 212)  LC_2 Logic Functioning bit
 (39 4)  (913 212)  (913 212)  LC_2 Logic Functioning bit
 (43 4)  (917 212)  (917 212)  LC_2 Logic Functioning bit
 (45 4)  (919 212)  (919 212)  LC_2 Logic Functioning bit
 (1 5)  (875 213)  (875 213)  routing T_17_13.lc_trk_g0_2 <X> T_17_13.wire_logic_cluster/lc_7/cen
 (3 5)  (877 213)  (877 213)  routing T_17_13.sp12_h_l_23 <X> T_17_13.sp12_h_r_0
 (11 5)  (885 213)  (885 213)  routing T_17_13.sp4_h_l_40 <X> T_17_13.sp4_h_r_5
 (22 5)  (896 213)  (896 213)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (901 213)  (901 213)  routing T_17_13.lc_trk_g3_1 <X> T_17_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 213)  (902 213)  routing T_17_13.lc_trk_g3_1 <X> T_17_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 213)  (903 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 213)  (905 213)  routing T_17_13.lc_trk_g1_2 <X> T_17_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 213)  (906 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (908 213)  (908 213)  routing T_17_13.lc_trk_g1_3 <X> T_17_13.input_2_2
 (35 5)  (909 213)  (909 213)  routing T_17_13.lc_trk_g1_3 <X> T_17_13.input_2_2
 (36 5)  (910 213)  (910 213)  LC_2 Logic Functioning bit
 (38 5)  (912 213)  (912 213)  LC_2 Logic Functioning bit
 (39 5)  (913 213)  (913 213)  LC_2 Logic Functioning bit
 (42 5)  (916 213)  (916 213)  LC_2 Logic Functioning bit
 (10 6)  (884 214)  (884 214)  routing T_17_13.sp4_v_b_11 <X> T_17_13.sp4_h_l_41
 (15 6)  (889 214)  (889 214)  routing T_17_13.sp4_h_r_5 <X> T_17_13.lc_trk_g1_5
 (16 6)  (890 214)  (890 214)  routing T_17_13.sp4_h_r_5 <X> T_17_13.lc_trk_g1_5
 (17 6)  (891 214)  (891 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (32 6)  (906 214)  (906 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 214)  (908 214)  routing T_17_13.lc_trk_g1_3 <X> T_17_13.wire_logic_cluster/lc_3/in_3
 (40 6)  (914 214)  (914 214)  LC_3 Logic Functioning bit
 (41 6)  (915 214)  (915 214)  LC_3 Logic Functioning bit
 (42 6)  (916 214)  (916 214)  LC_3 Logic Functioning bit
 (43 6)  (917 214)  (917 214)  LC_3 Logic Functioning bit
 (45 6)  (919 214)  (919 214)  LC_3 Logic Functioning bit
 (18 7)  (892 215)  (892 215)  routing T_17_13.sp4_h_r_5 <X> T_17_13.lc_trk_g1_5
 (31 7)  (905 215)  (905 215)  routing T_17_13.lc_trk_g1_3 <X> T_17_13.wire_logic_cluster/lc_3/in_3
 (40 7)  (914 215)  (914 215)  LC_3 Logic Functioning bit
 (41 7)  (915 215)  (915 215)  LC_3 Logic Functioning bit
 (42 7)  (916 215)  (916 215)  LC_3 Logic Functioning bit
 (43 7)  (917 215)  (917 215)  LC_3 Logic Functioning bit
 (25 8)  (899 216)  (899 216)  routing T_17_13.sp4_h_r_34 <X> T_17_13.lc_trk_g2_2
 (27 8)  (901 216)  (901 216)  routing T_17_13.lc_trk_g3_2 <X> T_17_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 216)  (902 216)  routing T_17_13.lc_trk_g3_2 <X> T_17_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 216)  (903 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 216)  (905 216)  routing T_17_13.lc_trk_g2_7 <X> T_17_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 216)  (906 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 216)  (907 216)  routing T_17_13.lc_trk_g2_7 <X> T_17_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 216)  (910 216)  LC_4 Logic Functioning bit
 (38 8)  (912 216)  (912 216)  LC_4 Logic Functioning bit
 (41 8)  (915 216)  (915 216)  LC_4 Logic Functioning bit
 (43 8)  (917 216)  (917 216)  LC_4 Logic Functioning bit
 (46 8)  (920 216)  (920 216)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (10 9)  (884 217)  (884 217)  routing T_17_13.sp4_h_r_2 <X> T_17_13.sp4_v_b_7
 (22 9)  (896 217)  (896 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (897 217)  (897 217)  routing T_17_13.sp4_h_r_34 <X> T_17_13.lc_trk_g2_2
 (24 9)  (898 217)  (898 217)  routing T_17_13.sp4_h_r_34 <X> T_17_13.lc_trk_g2_2
 (26 9)  (900 217)  (900 217)  routing T_17_13.lc_trk_g2_2 <X> T_17_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 217)  (902 217)  routing T_17_13.lc_trk_g2_2 <X> T_17_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 217)  (903 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 217)  (904 217)  routing T_17_13.lc_trk_g3_2 <X> T_17_13.wire_logic_cluster/lc_4/in_1
 (31 9)  (905 217)  (905 217)  routing T_17_13.lc_trk_g2_7 <X> T_17_13.wire_logic_cluster/lc_4/in_3
 (37 9)  (911 217)  (911 217)  LC_4 Logic Functioning bit
 (39 9)  (913 217)  (913 217)  LC_4 Logic Functioning bit
 (21 10)  (895 218)  (895 218)  routing T_17_13.rgt_op_7 <X> T_17_13.lc_trk_g2_7
 (22 10)  (896 218)  (896 218)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (898 218)  (898 218)  routing T_17_13.rgt_op_7 <X> T_17_13.lc_trk_g2_7
 (31 10)  (905 218)  (905 218)  routing T_17_13.lc_trk_g0_4 <X> T_17_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 218)  (906 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (910 218)  (910 218)  LC_5 Logic Functioning bit
 (37 10)  (911 218)  (911 218)  LC_5 Logic Functioning bit
 (50 10)  (924 218)  (924 218)  Cascade bit: LH_LC05_inmux02_5

 (10 11)  (884 219)  (884 219)  routing T_17_13.sp4_h_l_39 <X> T_17_13.sp4_v_t_42
 (36 11)  (910 219)  (910 219)  LC_5 Logic Functioning bit
 (37 11)  (911 219)  (911 219)  LC_5 Logic Functioning bit
 (6 12)  (880 220)  (880 220)  routing T_17_13.sp4_h_r_4 <X> T_17_13.sp4_v_b_9
 (14 12)  (888 220)  (888 220)  routing T_17_13.wire_logic_cluster/lc_0/out <X> T_17_13.lc_trk_g3_0
 (17 12)  (891 220)  (891 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 220)  (892 220)  routing T_17_13.wire_logic_cluster/lc_1/out <X> T_17_13.lc_trk_g3_1
 (32 12)  (906 220)  (906 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 220)  (907 220)  routing T_17_13.lc_trk_g3_2 <X> T_17_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 220)  (908 220)  routing T_17_13.lc_trk_g3_2 <X> T_17_13.wire_logic_cluster/lc_6/in_3
 (35 12)  (909 220)  (909 220)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.input_2_6
 (36 12)  (910 220)  (910 220)  LC_6 Logic Functioning bit
 (38 12)  (912 220)  (912 220)  LC_6 Logic Functioning bit
 (43 12)  (917 220)  (917 220)  LC_6 Logic Functioning bit
 (8 13)  (882 221)  (882 221)  routing T_17_13.sp4_h_r_10 <X> T_17_13.sp4_v_b_10
 (17 13)  (891 221)  (891 221)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (896 221)  (896 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (897 221)  (897 221)  routing T_17_13.sp4_v_b_42 <X> T_17_13.lc_trk_g3_2
 (24 13)  (898 221)  (898 221)  routing T_17_13.sp4_v_b_42 <X> T_17_13.lc_trk_g3_2
 (26 13)  (900 221)  (900 221)  routing T_17_13.lc_trk_g2_2 <X> T_17_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 221)  (902 221)  routing T_17_13.lc_trk_g2_2 <X> T_17_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 221)  (903 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 221)  (905 221)  routing T_17_13.lc_trk_g3_2 <X> T_17_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (906 221)  (906 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (907 221)  (907 221)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.input_2_6
 (34 13)  (908 221)  (908 221)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.input_2_6
 (35 13)  (909 221)  (909 221)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.input_2_6
 (37 13)  (911 221)  (911 221)  LC_6 Logic Functioning bit
 (39 13)  (913 221)  (913 221)  LC_6 Logic Functioning bit
 (42 13)  (916 221)  (916 221)  LC_6 Logic Functioning bit
 (48 13)  (922 221)  (922 221)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (1 14)  (875 222)  (875 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (8 14)  (882 222)  (882 222)  routing T_17_13.sp4_v_t_41 <X> T_17_13.sp4_h_l_47
 (9 14)  (883 222)  (883 222)  routing T_17_13.sp4_v_t_41 <X> T_17_13.sp4_h_l_47
 (10 14)  (884 222)  (884 222)  routing T_17_13.sp4_v_t_41 <X> T_17_13.sp4_h_l_47
 (11 14)  (885 222)  (885 222)  routing T_17_13.sp4_v_b_8 <X> T_17_13.sp4_v_t_46
 (21 14)  (895 222)  (895 222)  routing T_17_13.bnl_op_7 <X> T_17_13.lc_trk_g3_7
 (22 14)  (896 222)  (896 222)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (31 14)  (905 222)  (905 222)  routing T_17_13.lc_trk_g0_4 <X> T_17_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 222)  (906 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (910 222)  (910 222)  LC_7 Logic Functioning bit
 (37 14)  (911 222)  (911 222)  LC_7 Logic Functioning bit
 (50 14)  (924 222)  (924 222)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (874 223)  (874 223)  routing T_17_13.lc_trk_g1_5 <X> T_17_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 223)  (875 223)  routing T_17_13.lc_trk_g1_5 <X> T_17_13.wire_logic_cluster/lc_7/s_r
 (12 15)  (886 223)  (886 223)  routing T_17_13.sp4_v_b_8 <X> T_17_13.sp4_v_t_46
 (21 15)  (895 223)  (895 223)  routing T_17_13.bnl_op_7 <X> T_17_13.lc_trk_g3_7
 (36 15)  (910 223)  (910 223)  LC_7 Logic Functioning bit
 (37 15)  (911 223)  (911 223)  LC_7 Logic Functioning bit
 (48 15)  (922 223)  (922 223)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_18_13

 (26 0)  (954 208)  (954 208)  routing T_18_13.lc_trk_g1_7 <X> T_18_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 208)  (955 208)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 208)  (956 208)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 208)  (957 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 208)  (958 208)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (959 208)  (959 208)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 208)  (960 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 208)  (961 208)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 208)  (962 208)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 208)  (964 208)  LC_0 Logic Functioning bit
 (38 0)  (966 208)  (966 208)  LC_0 Logic Functioning bit
 (41 0)  (969 208)  (969 208)  LC_0 Logic Functioning bit
 (43 0)  (971 208)  (971 208)  LC_0 Logic Functioning bit
 (14 1)  (942 209)  (942 209)  routing T_18_13.sp4_r_v_b_35 <X> T_18_13.lc_trk_g0_0
 (17 1)  (945 209)  (945 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (26 1)  (954 209)  (954 209)  routing T_18_13.lc_trk_g1_7 <X> T_18_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 209)  (955 209)  routing T_18_13.lc_trk_g1_7 <X> T_18_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 209)  (957 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 209)  (959 209)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_0/in_3
 (36 1)  (964 209)  (964 209)  LC_0 Logic Functioning bit
 (38 1)  (966 209)  (966 209)  LC_0 Logic Functioning bit
 (40 1)  (968 209)  (968 209)  LC_0 Logic Functioning bit
 (42 1)  (970 209)  (970 209)  LC_0 Logic Functioning bit
 (0 2)  (928 210)  (928 210)  routing T_18_13.glb_netwk_6 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (1 2)  (929 210)  (929 210)  routing T_18_13.glb_netwk_6 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (2 2)  (930 210)  (930 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (931 210)  (931 210)  routing T_18_13.sp12_v_t_23 <X> T_18_13.sp12_h_l_23
 (5 2)  (933 210)  (933 210)  routing T_18_13.sp4_v_t_37 <X> T_18_13.sp4_h_l_37
 (12 2)  (940 210)  (940 210)  routing T_18_13.sp4_v_t_45 <X> T_18_13.sp4_h_l_39
 (21 2)  (949 210)  (949 210)  routing T_18_13.sp4_h_l_2 <X> T_18_13.lc_trk_g0_7
 (22 2)  (950 210)  (950 210)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (951 210)  (951 210)  routing T_18_13.sp4_h_l_2 <X> T_18_13.lc_trk_g0_7
 (24 2)  (952 210)  (952 210)  routing T_18_13.sp4_h_l_2 <X> T_18_13.lc_trk_g0_7
 (25 2)  (953 210)  (953 210)  routing T_18_13.sp4_h_r_14 <X> T_18_13.lc_trk_g0_6
 (26 2)  (954 210)  (954 210)  routing T_18_13.lc_trk_g0_7 <X> T_18_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (955 210)  (955 210)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 210)  (956 210)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 210)  (957 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 210)  (959 210)  routing T_18_13.lc_trk_g1_5 <X> T_18_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 210)  (960 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 210)  (962 210)  routing T_18_13.lc_trk_g1_5 <X> T_18_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 210)  (964 210)  LC_1 Logic Functioning bit
 (38 2)  (966 210)  (966 210)  LC_1 Logic Functioning bit
 (42 2)  (970 210)  (970 210)  LC_1 Logic Functioning bit
 (45 2)  (973 210)  (973 210)  LC_1 Logic Functioning bit
 (47 2)  (975 210)  (975 210)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (978 210)  (978 210)  Cascade bit: LH_LC01_inmux02_5

 (6 3)  (934 211)  (934 211)  routing T_18_13.sp4_v_t_37 <X> T_18_13.sp4_h_l_37
 (11 3)  (939 211)  (939 211)  routing T_18_13.sp4_v_t_45 <X> T_18_13.sp4_h_l_39
 (13 3)  (941 211)  (941 211)  routing T_18_13.sp4_v_t_45 <X> T_18_13.sp4_h_l_39
 (14 3)  (942 211)  (942 211)  routing T_18_13.sp4_r_v_b_28 <X> T_18_13.lc_trk_g0_4
 (17 3)  (945 211)  (945 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 3)  (950 211)  (950 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (951 211)  (951 211)  routing T_18_13.sp4_h_r_14 <X> T_18_13.lc_trk_g0_6
 (24 3)  (952 211)  (952 211)  routing T_18_13.sp4_h_r_14 <X> T_18_13.lc_trk_g0_6
 (26 3)  (954 211)  (954 211)  routing T_18_13.lc_trk_g0_7 <X> T_18_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 211)  (957 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 211)  (958 211)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.wire_logic_cluster/lc_1/in_1
 (36 3)  (964 211)  (964 211)  LC_1 Logic Functioning bit
 (37 3)  (965 211)  (965 211)  LC_1 Logic Functioning bit
 (38 3)  (966 211)  (966 211)  LC_1 Logic Functioning bit
 (39 3)  (967 211)  (967 211)  LC_1 Logic Functioning bit
 (43 3)  (971 211)  (971 211)  LC_1 Logic Functioning bit
 (1 4)  (929 212)  (929 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (9 4)  (937 212)  (937 212)  routing T_18_13.sp4_v_t_41 <X> T_18_13.sp4_h_r_4
 (11 4)  (939 212)  (939 212)  routing T_18_13.sp4_v_t_39 <X> T_18_13.sp4_v_b_5
 (15 4)  (943 212)  (943 212)  routing T_18_13.sp4_h_l_4 <X> T_18_13.lc_trk_g1_1
 (16 4)  (944 212)  (944 212)  routing T_18_13.sp4_h_l_4 <X> T_18_13.lc_trk_g1_1
 (17 4)  (945 212)  (945 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (946 212)  (946 212)  routing T_18_13.sp4_h_l_4 <X> T_18_13.lc_trk_g1_1
 (21 4)  (949 212)  (949 212)  routing T_18_13.sp4_h_r_19 <X> T_18_13.lc_trk_g1_3
 (22 4)  (950 212)  (950 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (951 212)  (951 212)  routing T_18_13.sp4_h_r_19 <X> T_18_13.lc_trk_g1_3
 (24 4)  (952 212)  (952 212)  routing T_18_13.sp4_h_r_19 <X> T_18_13.lc_trk_g1_3
 (27 4)  (955 212)  (955 212)  routing T_18_13.lc_trk_g1_6 <X> T_18_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 212)  (957 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 212)  (958 212)  routing T_18_13.lc_trk_g1_6 <X> T_18_13.wire_logic_cluster/lc_2/in_1
 (31 4)  (959 212)  (959 212)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 212)  (960 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 212)  (961 212)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 212)  (962 212)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_2/in_3
 (41 4)  (969 212)  (969 212)  LC_2 Logic Functioning bit
 (43 4)  (971 212)  (971 212)  LC_2 Logic Functioning bit
 (0 5)  (928 213)  (928 213)  routing T_18_13.lc_trk_g1_3 <X> T_18_13.wire_logic_cluster/lc_7/cen
 (1 5)  (929 213)  (929 213)  routing T_18_13.lc_trk_g1_3 <X> T_18_13.wire_logic_cluster/lc_7/cen
 (12 5)  (940 213)  (940 213)  routing T_18_13.sp4_v_t_39 <X> T_18_13.sp4_v_b_5
 (14 5)  (942 213)  (942 213)  routing T_18_13.top_op_0 <X> T_18_13.lc_trk_g1_0
 (15 5)  (943 213)  (943 213)  routing T_18_13.top_op_0 <X> T_18_13.lc_trk_g1_0
 (17 5)  (945 213)  (945 213)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (946 213)  (946 213)  routing T_18_13.sp4_h_l_4 <X> T_18_13.lc_trk_g1_1
 (21 5)  (949 213)  (949 213)  routing T_18_13.sp4_h_r_19 <X> T_18_13.lc_trk_g1_3
 (30 5)  (958 213)  (958 213)  routing T_18_13.lc_trk_g1_6 <X> T_18_13.wire_logic_cluster/lc_2/in_1
 (31 5)  (959 213)  (959 213)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_2/in_3
 (41 5)  (969 213)  (969 213)  LC_2 Logic Functioning bit
 (43 5)  (971 213)  (971 213)  LC_2 Logic Functioning bit
 (8 6)  (936 214)  (936 214)  routing T_18_13.sp4_v_t_47 <X> T_18_13.sp4_h_l_41
 (9 6)  (937 214)  (937 214)  routing T_18_13.sp4_v_t_47 <X> T_18_13.sp4_h_l_41
 (10 6)  (938 214)  (938 214)  routing T_18_13.sp4_v_t_47 <X> T_18_13.sp4_h_l_41
 (17 6)  (945 214)  (945 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (946 214)  (946 214)  routing T_18_13.wire_logic_cluster/lc_5/out <X> T_18_13.lc_trk_g1_5
 (21 6)  (949 214)  (949 214)  routing T_18_13.sp4_v_b_15 <X> T_18_13.lc_trk_g1_7
 (22 6)  (950 214)  (950 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (951 214)  (951 214)  routing T_18_13.sp4_v_b_15 <X> T_18_13.lc_trk_g1_7
 (25 6)  (953 214)  (953 214)  routing T_18_13.sp12_h_l_5 <X> T_18_13.lc_trk_g1_6
 (26 6)  (954 214)  (954 214)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_3/in_0
 (31 6)  (959 214)  (959 214)  routing T_18_13.lc_trk_g3_7 <X> T_18_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 214)  (960 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 214)  (961 214)  routing T_18_13.lc_trk_g3_7 <X> T_18_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 214)  (962 214)  routing T_18_13.lc_trk_g3_7 <X> T_18_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 214)  (964 214)  LC_3 Logic Functioning bit
 (37 6)  (965 214)  (965 214)  LC_3 Logic Functioning bit
 (38 6)  (966 214)  (966 214)  LC_3 Logic Functioning bit
 (42 6)  (970 214)  (970 214)  LC_3 Logic Functioning bit
 (21 7)  (949 215)  (949 215)  routing T_18_13.sp4_v_b_15 <X> T_18_13.lc_trk_g1_7
 (22 7)  (950 215)  (950 215)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (952 215)  (952 215)  routing T_18_13.sp12_h_l_5 <X> T_18_13.lc_trk_g1_6
 (25 7)  (953 215)  (953 215)  routing T_18_13.sp12_h_l_5 <X> T_18_13.lc_trk_g1_6
 (26 7)  (954 215)  (954 215)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 215)  (955 215)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 215)  (956 215)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 215)  (957 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 215)  (959 215)  routing T_18_13.lc_trk_g3_7 <X> T_18_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (960 215)  (960 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (961 215)  (961 215)  routing T_18_13.lc_trk_g3_2 <X> T_18_13.input_2_3
 (34 7)  (962 215)  (962 215)  routing T_18_13.lc_trk_g3_2 <X> T_18_13.input_2_3
 (35 7)  (963 215)  (963 215)  routing T_18_13.lc_trk_g3_2 <X> T_18_13.input_2_3
 (36 7)  (964 215)  (964 215)  LC_3 Logic Functioning bit
 (37 7)  (965 215)  (965 215)  LC_3 Logic Functioning bit
 (39 7)  (967 215)  (967 215)  LC_3 Logic Functioning bit
 (43 7)  (971 215)  (971 215)  LC_3 Logic Functioning bit
 (8 8)  (936 216)  (936 216)  routing T_18_13.sp4_h_l_46 <X> T_18_13.sp4_h_r_7
 (10 8)  (938 216)  (938 216)  routing T_18_13.sp4_h_l_46 <X> T_18_13.sp4_h_r_7
 (15 8)  (943 216)  (943 216)  routing T_18_13.rgt_op_1 <X> T_18_13.lc_trk_g2_1
 (17 8)  (945 216)  (945 216)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (946 216)  (946 216)  routing T_18_13.rgt_op_1 <X> T_18_13.lc_trk_g2_1
 (25 8)  (953 216)  (953 216)  routing T_18_13.wire_logic_cluster/lc_2/out <X> T_18_13.lc_trk_g2_2
 (27 8)  (955 216)  (955 216)  routing T_18_13.lc_trk_g1_0 <X> T_18_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 216)  (957 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 216)  (959 216)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 216)  (960 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 216)  (961 216)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 216)  (962 216)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 216)  (964 216)  LC_4 Logic Functioning bit
 (38 8)  (966 216)  (966 216)  LC_4 Logic Functioning bit
 (41 8)  (969 216)  (969 216)  LC_4 Logic Functioning bit
 (43 8)  (971 216)  (971 216)  LC_4 Logic Functioning bit
 (22 9)  (950 217)  (950 217)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (29 9)  (957 217)  (957 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 217)  (959 217)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_4/in_3
 (37 9)  (965 217)  (965 217)  LC_4 Logic Functioning bit
 (39 9)  (967 217)  (967 217)  LC_4 Logic Functioning bit
 (41 9)  (969 217)  (969 217)  LC_4 Logic Functioning bit
 (43 9)  (971 217)  (971 217)  LC_4 Logic Functioning bit
 (8 10)  (936 218)  (936 218)  routing T_18_13.sp4_v_t_36 <X> T_18_13.sp4_h_l_42
 (9 10)  (937 218)  (937 218)  routing T_18_13.sp4_v_t_36 <X> T_18_13.sp4_h_l_42
 (10 10)  (938 218)  (938 218)  routing T_18_13.sp4_v_t_36 <X> T_18_13.sp4_h_l_42
 (26 10)  (954 218)  (954 218)  routing T_18_13.lc_trk_g0_7 <X> T_18_13.wire_logic_cluster/lc_5/in_0
 (28 10)  (956 218)  (956 218)  routing T_18_13.lc_trk_g2_2 <X> T_18_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 218)  (957 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (960 218)  (960 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 218)  (962 218)  routing T_18_13.lc_trk_g1_1 <X> T_18_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 218)  (964 218)  LC_5 Logic Functioning bit
 (37 10)  (965 218)  (965 218)  LC_5 Logic Functioning bit
 (38 10)  (966 218)  (966 218)  LC_5 Logic Functioning bit
 (39 10)  (967 218)  (967 218)  LC_5 Logic Functioning bit
 (43 10)  (971 218)  (971 218)  LC_5 Logic Functioning bit
 (50 10)  (978 218)  (978 218)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (950 219)  (950 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (951 219)  (951 219)  routing T_18_13.sp4_v_b_46 <X> T_18_13.lc_trk_g2_6
 (24 11)  (952 219)  (952 219)  routing T_18_13.sp4_v_b_46 <X> T_18_13.lc_trk_g2_6
 (26 11)  (954 219)  (954 219)  routing T_18_13.lc_trk_g0_7 <X> T_18_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 219)  (957 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 219)  (958 219)  routing T_18_13.lc_trk_g2_2 <X> T_18_13.wire_logic_cluster/lc_5/in_1
 (36 11)  (964 219)  (964 219)  LC_5 Logic Functioning bit
 (38 11)  (966 219)  (966 219)  LC_5 Logic Functioning bit
 (42 11)  (970 219)  (970 219)  LC_5 Logic Functioning bit
 (12 12)  (940 220)  (940 220)  routing T_18_13.sp4_v_b_11 <X> T_18_13.sp4_h_r_11
 (21 12)  (949 220)  (949 220)  routing T_18_13.wire_logic_cluster/lc_3/out <X> T_18_13.lc_trk_g3_3
 (22 12)  (950 220)  (950 220)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (29 12)  (957 220)  (957 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 220)  (958 220)  routing T_18_13.lc_trk_g0_7 <X> T_18_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 220)  (960 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 220)  (961 220)  routing T_18_13.lc_trk_g2_1 <X> T_18_13.wire_logic_cluster/lc_6/in_3
 (11 13)  (939 221)  (939 221)  routing T_18_13.sp4_v_b_11 <X> T_18_13.sp4_h_r_11
 (22 13)  (950 221)  (950 221)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (952 221)  (952 221)  routing T_18_13.tnl_op_2 <X> T_18_13.lc_trk_g3_2
 (25 13)  (953 221)  (953 221)  routing T_18_13.tnl_op_2 <X> T_18_13.lc_trk_g3_2
 (27 13)  (955 221)  (955 221)  routing T_18_13.lc_trk_g1_1 <X> T_18_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 221)  (957 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 221)  (958 221)  routing T_18_13.lc_trk_g0_7 <X> T_18_13.wire_logic_cluster/lc_6/in_1
 (37 13)  (965 221)  (965 221)  LC_6 Logic Functioning bit
 (39 13)  (967 221)  (967 221)  LC_6 Logic Functioning bit
 (1 14)  (929 222)  (929 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (936 222)  (936 222)  routing T_18_13.sp4_v_t_41 <X> T_18_13.sp4_h_l_47
 (9 14)  (937 222)  (937 222)  routing T_18_13.sp4_v_t_41 <X> T_18_13.sp4_h_l_47
 (10 14)  (938 222)  (938 222)  routing T_18_13.sp4_v_t_41 <X> T_18_13.sp4_h_l_47
 (13 14)  (941 222)  (941 222)  routing T_18_13.sp4_v_b_11 <X> T_18_13.sp4_v_t_46
 (22 14)  (950 222)  (950 222)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (951 222)  (951 222)  routing T_18_13.sp12_v_t_12 <X> T_18_13.lc_trk_g3_7
 (25 14)  (953 222)  (953 222)  routing T_18_13.sp4_v_b_30 <X> T_18_13.lc_trk_g3_6
 (26 14)  (954 222)  (954 222)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_7/in_0
 (29 14)  (957 222)  (957 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 222)  (958 222)  routing T_18_13.lc_trk_g0_6 <X> T_18_13.wire_logic_cluster/lc_7/in_1
 (31 14)  (959 222)  (959 222)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 222)  (960 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 222)  (961 222)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 222)  (964 222)  LC_7 Logic Functioning bit
 (40 14)  (968 222)  (968 222)  LC_7 Logic Functioning bit
 (42 14)  (970 222)  (970 222)  LC_7 Logic Functioning bit
 (43 14)  (971 222)  (971 222)  LC_7 Logic Functioning bit
 (50 14)  (978 222)  (978 222)  Cascade bit: LH_LC07_inmux02_5

 (1 15)  (929 223)  (929 223)  routing T_18_13.lc_trk_g0_4 <X> T_18_13.wire_logic_cluster/lc_7/s_r
 (17 15)  (945 223)  (945 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (950 223)  (950 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (951 223)  (951 223)  routing T_18_13.sp4_v_b_30 <X> T_18_13.lc_trk_g3_6
 (26 15)  (954 223)  (954 223)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_7/in_0
 (27 15)  (955 223)  (955 223)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 223)  (956 223)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 223)  (957 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 223)  (958 223)  routing T_18_13.lc_trk_g0_6 <X> T_18_13.wire_logic_cluster/lc_7/in_1
 (31 15)  (959 223)  (959 223)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.wire_logic_cluster/lc_7/in_3
 (40 15)  (968 223)  (968 223)  LC_7 Logic Functioning bit
 (42 15)  (970 223)  (970 223)  LC_7 Logic Functioning bit


LogicTile_19_13

 (0 0)  (982 208)  (982 208)  Negative Clock bit

 (5 0)  (987 208)  (987 208)  routing T_19_13.sp4_v_b_0 <X> T_19_13.sp4_h_r_0
 (12 0)  (994 208)  (994 208)  routing T_19_13.sp4_v_t_39 <X> T_19_13.sp4_h_r_2
 (26 0)  (1008 208)  (1008 208)  routing T_19_13.lc_trk_g1_5 <X> T_19_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (1009 208)  (1009 208)  routing T_19_13.lc_trk_g3_2 <X> T_19_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 208)  (1010 208)  routing T_19_13.lc_trk_g3_2 <X> T_19_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 208)  (1011 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 208)  (1013 208)  routing T_19_13.lc_trk_g3_6 <X> T_19_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 208)  (1014 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 208)  (1015 208)  routing T_19_13.lc_trk_g3_6 <X> T_19_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 208)  (1016 208)  routing T_19_13.lc_trk_g3_6 <X> T_19_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 208)  (1017 208)  routing T_19_13.lc_trk_g0_4 <X> T_19_13.input_2_0
 (42 0)  (1024 208)  (1024 208)  LC_0 Logic Functioning bit
 (6 1)  (988 209)  (988 209)  routing T_19_13.sp4_v_b_0 <X> T_19_13.sp4_h_r_0
 (8 1)  (990 209)  (990 209)  routing T_19_13.sp4_h_r_1 <X> T_19_13.sp4_v_b_1
 (22 1)  (1004 209)  (1004 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (1007 209)  (1007 209)  routing T_19_13.sp4_r_v_b_33 <X> T_19_13.lc_trk_g0_2
 (27 1)  (1009 209)  (1009 209)  routing T_19_13.lc_trk_g1_5 <X> T_19_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 209)  (1011 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 209)  (1012 209)  routing T_19_13.lc_trk_g3_2 <X> T_19_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (1013 209)  (1013 209)  routing T_19_13.lc_trk_g3_6 <X> T_19_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 209)  (1014 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (51 1)  (1033 209)  (1033 209)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (982 210)  (982 210)  routing T_19_13.glb_netwk_6 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (1 2)  (983 210)  (983 210)  routing T_19_13.glb_netwk_6 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (2 2)  (984 210)  (984 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (996 210)  (996 210)  routing T_19_13.wire_logic_cluster/lc_4/out <X> T_19_13.lc_trk_g0_4
 (16 2)  (998 210)  (998 210)  routing T_19_13.sp4_v_b_13 <X> T_19_13.lc_trk_g0_5
 (17 2)  (999 210)  (999 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (1000 210)  (1000 210)  routing T_19_13.sp4_v_b_13 <X> T_19_13.lc_trk_g0_5
 (26 2)  (1008 210)  (1008 210)  routing T_19_13.lc_trk_g3_6 <X> T_19_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (1009 210)  (1009 210)  routing T_19_13.lc_trk_g3_7 <X> T_19_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 210)  (1010 210)  routing T_19_13.lc_trk_g3_7 <X> T_19_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 210)  (1011 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 210)  (1012 210)  routing T_19_13.lc_trk_g3_7 <X> T_19_13.wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 210)  (1013 210)  routing T_19_13.lc_trk_g0_4 <X> T_19_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 210)  (1014 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (1017 210)  (1017 210)  routing T_19_13.lc_trk_g0_5 <X> T_19_13.input_2_1
 (39 2)  (1021 210)  (1021 210)  LC_1 Logic Functioning bit
 (8 3)  (990 211)  (990 211)  routing T_19_13.sp4_h_l_36 <X> T_19_13.sp4_v_t_36
 (17 3)  (999 211)  (999 211)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (1000 211)  (1000 211)  routing T_19_13.sp4_v_b_13 <X> T_19_13.lc_trk_g0_5
 (26 3)  (1008 211)  (1008 211)  routing T_19_13.lc_trk_g3_6 <X> T_19_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (1009 211)  (1009 211)  routing T_19_13.lc_trk_g3_6 <X> T_19_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 211)  (1010 211)  routing T_19_13.lc_trk_g3_6 <X> T_19_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 211)  (1011 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 211)  (1012 211)  routing T_19_13.lc_trk_g3_7 <X> T_19_13.wire_logic_cluster/lc_1/in_1
 (32 3)  (1014 211)  (1014 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (47 3)  (1029 211)  (1029 211)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (31 4)  (1013 212)  (1013 212)  routing T_19_13.lc_trk_g3_4 <X> T_19_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 212)  (1014 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 212)  (1015 212)  routing T_19_13.lc_trk_g3_4 <X> T_19_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 212)  (1016 212)  routing T_19_13.lc_trk_g3_4 <X> T_19_13.wire_logic_cluster/lc_2/in_3
 (42 4)  (1024 212)  (1024 212)  LC_2 Logic Functioning bit
 (43 4)  (1025 212)  (1025 212)  LC_2 Logic Functioning bit
 (50 4)  (1032 212)  (1032 212)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (1004 213)  (1004 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1007 213)  (1007 213)  routing T_19_13.sp4_r_v_b_26 <X> T_19_13.lc_trk_g1_2
 (42 5)  (1024 213)  (1024 213)  LC_2 Logic Functioning bit
 (43 5)  (1025 213)  (1025 213)  LC_2 Logic Functioning bit
 (4 6)  (986 214)  (986 214)  routing T_19_13.sp4_v_b_3 <X> T_19_13.sp4_v_t_38
 (5 6)  (987 214)  (987 214)  routing T_19_13.sp4_v_t_44 <X> T_19_13.sp4_h_l_38
 (16 6)  (998 214)  (998 214)  routing T_19_13.sp4_v_b_13 <X> T_19_13.lc_trk_g1_5
 (17 6)  (999 214)  (999 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1000 214)  (1000 214)  routing T_19_13.sp4_v_b_13 <X> T_19_13.lc_trk_g1_5
 (29 6)  (1011 214)  (1011 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 214)  (1014 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 214)  (1015 214)  routing T_19_13.lc_trk_g3_1 <X> T_19_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 214)  (1016 214)  routing T_19_13.lc_trk_g3_1 <X> T_19_13.wire_logic_cluster/lc_3/in_3
 (37 6)  (1019 214)  (1019 214)  LC_3 Logic Functioning bit
 (40 6)  (1022 214)  (1022 214)  LC_3 Logic Functioning bit
 (41 6)  (1023 214)  (1023 214)  LC_3 Logic Functioning bit
 (42 6)  (1024 214)  (1024 214)  LC_3 Logic Functioning bit
 (43 6)  (1025 214)  (1025 214)  LC_3 Logic Functioning bit
 (50 6)  (1032 214)  (1032 214)  Cascade bit: LH_LC03_inmux02_5

 (3 7)  (985 215)  (985 215)  routing T_19_13.sp12_h_l_23 <X> T_19_13.sp12_v_t_23
 (4 7)  (986 215)  (986 215)  routing T_19_13.sp4_v_t_44 <X> T_19_13.sp4_h_l_38
 (6 7)  (988 215)  (988 215)  routing T_19_13.sp4_v_t_44 <X> T_19_13.sp4_h_l_38
 (18 7)  (1000 215)  (1000 215)  routing T_19_13.sp4_v_b_13 <X> T_19_13.lc_trk_g1_5
 (26 7)  (1008 215)  (1008 215)  routing T_19_13.lc_trk_g3_2 <X> T_19_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (1009 215)  (1009 215)  routing T_19_13.lc_trk_g3_2 <X> T_19_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 215)  (1010 215)  routing T_19_13.lc_trk_g3_2 <X> T_19_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 215)  (1011 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 215)  (1012 215)  routing T_19_13.lc_trk_g0_2 <X> T_19_13.wire_logic_cluster/lc_3/in_1
 (40 7)  (1022 215)  (1022 215)  LC_3 Logic Functioning bit
 (41 7)  (1023 215)  (1023 215)  LC_3 Logic Functioning bit
 (42 7)  (1024 215)  (1024 215)  LC_3 Logic Functioning bit
 (43 7)  (1025 215)  (1025 215)  LC_3 Logic Functioning bit
 (4 8)  (986 216)  (986 216)  routing T_19_13.sp4_h_l_37 <X> T_19_13.sp4_v_b_6
 (6 8)  (988 216)  (988 216)  routing T_19_13.sp4_h_l_37 <X> T_19_13.sp4_v_b_6
 (25 8)  (1007 216)  (1007 216)  routing T_19_13.sp12_v_t_1 <X> T_19_13.lc_trk_g2_2
 (31 8)  (1013 216)  (1013 216)  routing T_19_13.lc_trk_g2_5 <X> T_19_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 216)  (1014 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 216)  (1015 216)  routing T_19_13.lc_trk_g2_5 <X> T_19_13.wire_logic_cluster/lc_4/in_3
 (37 8)  (1019 216)  (1019 216)  LC_4 Logic Functioning bit
 (39 8)  (1021 216)  (1021 216)  LC_4 Logic Functioning bit
 (45 8)  (1027 216)  (1027 216)  LC_4 Logic Functioning bit
 (5 9)  (987 217)  (987 217)  routing T_19_13.sp4_h_l_37 <X> T_19_13.sp4_v_b_6
 (22 9)  (1004 217)  (1004 217)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (1006 217)  (1006 217)  routing T_19_13.sp12_v_t_1 <X> T_19_13.lc_trk_g2_2
 (25 9)  (1007 217)  (1007 217)  routing T_19_13.sp12_v_t_1 <X> T_19_13.lc_trk_g2_2
 (26 9)  (1008 217)  (1008 217)  routing T_19_13.lc_trk_g2_2 <X> T_19_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 217)  (1010 217)  routing T_19_13.lc_trk_g2_2 <X> T_19_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 217)  (1011 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (36 9)  (1018 217)  (1018 217)  LC_4 Logic Functioning bit
 (38 9)  (1020 217)  (1020 217)  LC_4 Logic Functioning bit
 (45 9)  (1027 217)  (1027 217)  LC_4 Logic Functioning bit
 (46 9)  (1028 217)  (1028 217)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (51 9)  (1033 217)  (1033 217)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (53 9)  (1035 217)  (1035 217)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (17 10)  (999 218)  (999 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (27 10)  (1009 218)  (1009 218)  routing T_19_13.lc_trk_g3_1 <X> T_19_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (1010 218)  (1010 218)  routing T_19_13.lc_trk_g3_1 <X> T_19_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 218)  (1011 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 218)  (1013 218)  routing T_19_13.lc_trk_g0_4 <X> T_19_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 218)  (1014 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (1017 218)  (1017 218)  routing T_19_13.lc_trk_g0_5 <X> T_19_13.input_2_5
 (8 11)  (990 219)  (990 219)  routing T_19_13.sp4_h_r_1 <X> T_19_13.sp4_v_t_42
 (9 11)  (991 219)  (991 219)  routing T_19_13.sp4_h_r_1 <X> T_19_13.sp4_v_t_42
 (10 11)  (992 219)  (992 219)  routing T_19_13.sp4_h_r_1 <X> T_19_13.sp4_v_t_42
 (13 11)  (995 219)  (995 219)  routing T_19_13.sp4_v_b_3 <X> T_19_13.sp4_h_l_45
 (15 11)  (997 219)  (997 219)  routing T_19_13.sp4_v_t_33 <X> T_19_13.lc_trk_g2_4
 (16 11)  (998 219)  (998 219)  routing T_19_13.sp4_v_t_33 <X> T_19_13.lc_trk_g2_4
 (17 11)  (999 219)  (999 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (26 11)  (1008 219)  (1008 219)  routing T_19_13.lc_trk_g1_2 <X> T_19_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (1009 219)  (1009 219)  routing T_19_13.lc_trk_g1_2 <X> T_19_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 219)  (1011 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (1014 219)  (1014 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (37 11)  (1019 219)  (1019 219)  LC_5 Logic Functioning bit
 (38 11)  (1020 219)  (1020 219)  LC_5 Logic Functioning bit
 (39 11)  (1021 219)  (1021 219)  LC_5 Logic Functioning bit
 (40 11)  (1022 219)  (1022 219)  LC_5 Logic Functioning bit
 (42 11)  (1024 219)  (1024 219)  LC_5 Logic Functioning bit
 (51 11)  (1033 219)  (1033 219)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (8 12)  (990 220)  (990 220)  routing T_19_13.sp4_v_b_10 <X> T_19_13.sp4_h_r_10
 (9 12)  (991 220)  (991 220)  routing T_19_13.sp4_v_b_10 <X> T_19_13.sp4_h_r_10
 (17 12)  (999 220)  (999 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (6 13)  (988 221)  (988 221)  routing T_19_13.sp4_h_l_44 <X> T_19_13.sp4_h_r_9
 (22 13)  (1004 221)  (1004 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (1005 221)  (1005 221)  routing T_19_13.sp4_h_l_15 <X> T_19_13.lc_trk_g3_2
 (24 13)  (1006 221)  (1006 221)  routing T_19_13.sp4_h_l_15 <X> T_19_13.lc_trk_g3_2
 (25 13)  (1007 221)  (1007 221)  routing T_19_13.sp4_h_l_15 <X> T_19_13.lc_trk_g3_2
 (0 14)  (982 222)  (982 222)  routing T_19_13.lc_trk_g2_4 <X> T_19_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 222)  (983 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (990 222)  (990 222)  routing T_19_13.sp4_v_t_41 <X> T_19_13.sp4_h_l_47
 (9 14)  (991 222)  (991 222)  routing T_19_13.sp4_v_t_41 <X> T_19_13.sp4_h_l_47
 (10 14)  (992 222)  (992 222)  routing T_19_13.sp4_v_t_41 <X> T_19_13.sp4_h_l_47
 (11 14)  (993 222)  (993 222)  routing T_19_13.sp4_v_b_3 <X> T_19_13.sp4_v_t_46
 (13 14)  (995 222)  (995 222)  routing T_19_13.sp4_v_b_3 <X> T_19_13.sp4_v_t_46
 (21 14)  (1003 222)  (1003 222)  routing T_19_13.sp4_v_t_18 <X> T_19_13.lc_trk_g3_7
 (22 14)  (1004 222)  (1004 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (1005 222)  (1005 222)  routing T_19_13.sp4_v_t_18 <X> T_19_13.lc_trk_g3_7
 (25 14)  (1007 222)  (1007 222)  routing T_19_13.sp4_h_r_38 <X> T_19_13.lc_trk_g3_6
 (27 14)  (1009 222)  (1009 222)  routing T_19_13.lc_trk_g3_1 <X> T_19_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 222)  (1010 222)  routing T_19_13.lc_trk_g3_1 <X> T_19_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 222)  (1011 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 222)  (1013 222)  routing T_19_13.lc_trk_g0_4 <X> T_19_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 222)  (1014 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (1017 222)  (1017 222)  routing T_19_13.lc_trk_g0_5 <X> T_19_13.input_2_7
 (37 14)  (1019 222)  (1019 222)  LC_7 Logic Functioning bit
 (39 14)  (1021 222)  (1021 222)  LC_7 Logic Functioning bit
 (40 14)  (1022 222)  (1022 222)  LC_7 Logic Functioning bit
 (42 14)  (1024 222)  (1024 222)  LC_7 Logic Functioning bit
 (43 14)  (1025 222)  (1025 222)  LC_7 Logic Functioning bit
 (1 15)  (983 223)  (983 223)  routing T_19_13.lc_trk_g2_4 <X> T_19_13.wire_logic_cluster/lc_7/s_r
 (14 15)  (996 223)  (996 223)  routing T_19_13.sp4_h_l_17 <X> T_19_13.lc_trk_g3_4
 (15 15)  (997 223)  (997 223)  routing T_19_13.sp4_h_l_17 <X> T_19_13.lc_trk_g3_4
 (16 15)  (998 223)  (998 223)  routing T_19_13.sp4_h_l_17 <X> T_19_13.lc_trk_g3_4
 (17 15)  (999 223)  (999 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (1004 223)  (1004 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (1005 223)  (1005 223)  routing T_19_13.sp4_h_r_38 <X> T_19_13.lc_trk_g3_6
 (24 15)  (1006 223)  (1006 223)  routing T_19_13.sp4_h_r_38 <X> T_19_13.lc_trk_g3_6
 (26 15)  (1008 223)  (1008 223)  routing T_19_13.lc_trk_g1_2 <X> T_19_13.wire_logic_cluster/lc_7/in_0
 (27 15)  (1009 223)  (1009 223)  routing T_19_13.lc_trk_g1_2 <X> T_19_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 223)  (1011 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (1014 223)  (1014 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (1018 223)  (1018 223)  LC_7 Logic Functioning bit
 (37 15)  (1019 223)  (1019 223)  LC_7 Logic Functioning bit
 (38 15)  (1020 223)  (1020 223)  LC_7 Logic Functioning bit
 (39 15)  (1021 223)  (1021 223)  LC_7 Logic Functioning bit
 (40 15)  (1022 223)  (1022 223)  LC_7 Logic Functioning bit
 (42 15)  (1024 223)  (1024 223)  LC_7 Logic Functioning bit
 (43 15)  (1025 223)  (1025 223)  LC_7 Logic Functioning bit
 (46 15)  (1028 223)  (1028 223)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_20_13

 (15 0)  (1051 208)  (1051 208)  routing T_20_13.lft_op_1 <X> T_20_13.lc_trk_g0_1
 (17 0)  (1053 208)  (1053 208)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1054 208)  (1054 208)  routing T_20_13.lft_op_1 <X> T_20_13.lc_trk_g0_1
 (26 0)  (1062 208)  (1062 208)  routing T_20_13.lc_trk_g0_4 <X> T_20_13.wire_logic_cluster/lc_0/in_0
 (29 0)  (1065 208)  (1065 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 208)  (1066 208)  routing T_20_13.lc_trk_g0_7 <X> T_20_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 208)  (1068 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 208)  (1070 208)  routing T_20_13.lc_trk_g1_2 <X> T_20_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 208)  (1072 208)  LC_0 Logic Functioning bit
 (37 0)  (1073 208)  (1073 208)  LC_0 Logic Functioning bit
 (38 0)  (1074 208)  (1074 208)  LC_0 Logic Functioning bit
 (39 0)  (1075 208)  (1075 208)  LC_0 Logic Functioning bit
 (41 0)  (1077 208)  (1077 208)  LC_0 Logic Functioning bit
 (43 0)  (1079 208)  (1079 208)  LC_0 Logic Functioning bit
 (29 1)  (1065 209)  (1065 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 209)  (1066 209)  routing T_20_13.lc_trk_g0_7 <X> T_20_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (1067 209)  (1067 209)  routing T_20_13.lc_trk_g1_2 <X> T_20_13.wire_logic_cluster/lc_0/in_3
 (36 1)  (1072 209)  (1072 209)  LC_0 Logic Functioning bit
 (38 1)  (1074 209)  (1074 209)  LC_0 Logic Functioning bit
 (0 2)  (1036 210)  (1036 210)  routing T_20_13.glb_netwk_6 <X> T_20_13.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 210)  (1037 210)  routing T_20_13.glb_netwk_6 <X> T_20_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 210)  (1038 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (1040 210)  (1040 210)  routing T_20_13.sp4_v_b_0 <X> T_20_13.sp4_v_t_37
 (5 2)  (1041 210)  (1041 210)  routing T_20_13.sp4_v_b_0 <X> T_20_13.sp4_h_l_37
 (8 2)  (1044 210)  (1044 210)  routing T_20_13.sp4_v_t_42 <X> T_20_13.sp4_h_l_36
 (9 2)  (1045 210)  (1045 210)  routing T_20_13.sp4_v_t_42 <X> T_20_13.sp4_h_l_36
 (10 2)  (1046 210)  (1046 210)  routing T_20_13.sp4_v_t_42 <X> T_20_13.sp4_h_l_36
 (13 2)  (1049 210)  (1049 210)  routing T_20_13.sp4_v_b_2 <X> T_20_13.sp4_v_t_39
 (21 2)  (1057 210)  (1057 210)  routing T_20_13.sp4_h_l_10 <X> T_20_13.lc_trk_g0_7
 (22 2)  (1058 210)  (1058 210)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (1059 210)  (1059 210)  routing T_20_13.sp4_h_l_10 <X> T_20_13.lc_trk_g0_7
 (24 2)  (1060 210)  (1060 210)  routing T_20_13.sp4_h_l_10 <X> T_20_13.lc_trk_g0_7
 (27 2)  (1063 210)  (1063 210)  routing T_20_13.lc_trk_g3_5 <X> T_20_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (1064 210)  (1064 210)  routing T_20_13.lc_trk_g3_5 <X> T_20_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 210)  (1065 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 210)  (1066 210)  routing T_20_13.lc_trk_g3_5 <X> T_20_13.wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 210)  (1067 210)  routing T_20_13.lc_trk_g0_4 <X> T_20_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 210)  (1068 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (41 2)  (1077 210)  (1077 210)  LC_1 Logic Functioning bit
 (43 2)  (1079 210)  (1079 210)  LC_1 Logic Functioning bit
 (14 3)  (1050 211)  (1050 211)  routing T_20_13.sp4_r_v_b_28 <X> T_20_13.lc_trk_g0_4
 (17 3)  (1053 211)  (1053 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (21 3)  (1057 211)  (1057 211)  routing T_20_13.sp4_h_l_10 <X> T_20_13.lc_trk_g0_7
 (41 3)  (1077 211)  (1077 211)  LC_1 Logic Functioning bit
 (43 3)  (1079 211)  (1079 211)  LC_1 Logic Functioning bit
 (0 4)  (1036 212)  (1036 212)  routing T_20_13.lc_trk_g3_3 <X> T_20_13.wire_logic_cluster/lc_7/cen
 (1 4)  (1037 212)  (1037 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (4 4)  (1040 212)  (1040 212)  routing T_20_13.sp4_h_l_38 <X> T_20_13.sp4_v_b_3
 (14 4)  (1050 212)  (1050 212)  routing T_20_13.sp4_h_r_8 <X> T_20_13.lc_trk_g1_0
 (15 4)  (1051 212)  (1051 212)  routing T_20_13.bot_op_1 <X> T_20_13.lc_trk_g1_1
 (17 4)  (1053 212)  (1053 212)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (27 4)  (1063 212)  (1063 212)  routing T_20_13.lc_trk_g1_0 <X> T_20_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 212)  (1065 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 212)  (1067 212)  routing T_20_13.lc_trk_g2_7 <X> T_20_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 212)  (1068 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 212)  (1069 212)  routing T_20_13.lc_trk_g2_7 <X> T_20_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 212)  (1072 212)  LC_2 Logic Functioning bit
 (41 4)  (1077 212)  (1077 212)  LC_2 Logic Functioning bit
 (43 4)  (1079 212)  (1079 212)  LC_2 Logic Functioning bit
 (50 4)  (1086 212)  (1086 212)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (1036 213)  (1036 213)  routing T_20_13.lc_trk_g3_3 <X> T_20_13.wire_logic_cluster/lc_7/cen
 (1 5)  (1037 213)  (1037 213)  routing T_20_13.lc_trk_g3_3 <X> T_20_13.wire_logic_cluster/lc_7/cen
 (5 5)  (1041 213)  (1041 213)  routing T_20_13.sp4_h_l_38 <X> T_20_13.sp4_v_b_3
 (15 5)  (1051 213)  (1051 213)  routing T_20_13.sp4_h_r_8 <X> T_20_13.lc_trk_g1_0
 (16 5)  (1052 213)  (1052 213)  routing T_20_13.sp4_h_r_8 <X> T_20_13.lc_trk_g1_0
 (17 5)  (1053 213)  (1053 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (22 5)  (1058 213)  (1058 213)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (1059 213)  (1059 213)  routing T_20_13.sp12_h_l_17 <X> T_20_13.lc_trk_g1_2
 (25 5)  (1061 213)  (1061 213)  routing T_20_13.sp12_h_l_17 <X> T_20_13.lc_trk_g1_2
 (27 5)  (1063 213)  (1063 213)  routing T_20_13.lc_trk_g3_1 <X> T_20_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 213)  (1064 213)  routing T_20_13.lc_trk_g3_1 <X> T_20_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 213)  (1065 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (1067 213)  (1067 213)  routing T_20_13.lc_trk_g2_7 <X> T_20_13.wire_logic_cluster/lc_2/in_3
 (36 5)  (1072 213)  (1072 213)  LC_2 Logic Functioning bit
 (37 5)  (1073 213)  (1073 213)  LC_2 Logic Functioning bit
 (38 5)  (1074 213)  (1074 213)  LC_2 Logic Functioning bit
 (40 5)  (1076 213)  (1076 213)  LC_2 Logic Functioning bit
 (42 5)  (1078 213)  (1078 213)  LC_2 Logic Functioning bit
 (3 6)  (1039 214)  (1039 214)  routing T_20_13.sp12_v_b_0 <X> T_20_13.sp12_v_t_23
 (9 6)  (1045 214)  (1045 214)  routing T_20_13.sp4_v_b_4 <X> T_20_13.sp4_h_l_41
 (15 6)  (1051 214)  (1051 214)  routing T_20_13.sp4_h_r_13 <X> T_20_13.lc_trk_g1_5
 (16 6)  (1052 214)  (1052 214)  routing T_20_13.sp4_h_r_13 <X> T_20_13.lc_trk_g1_5
 (17 6)  (1053 214)  (1053 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (1054 214)  (1054 214)  routing T_20_13.sp4_h_r_13 <X> T_20_13.lc_trk_g1_5
 (21 6)  (1057 214)  (1057 214)  routing T_20_13.sp4_h_l_2 <X> T_20_13.lc_trk_g1_7
 (22 6)  (1058 214)  (1058 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (1059 214)  (1059 214)  routing T_20_13.sp4_h_l_2 <X> T_20_13.lc_trk_g1_7
 (24 6)  (1060 214)  (1060 214)  routing T_20_13.sp4_h_l_2 <X> T_20_13.lc_trk_g1_7
 (26 6)  (1062 214)  (1062 214)  routing T_20_13.lc_trk_g2_7 <X> T_20_13.wire_logic_cluster/lc_3/in_0
 (28 6)  (1064 214)  (1064 214)  routing T_20_13.lc_trk_g2_2 <X> T_20_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 214)  (1065 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 214)  (1068 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 214)  (1069 214)  routing T_20_13.lc_trk_g2_0 <X> T_20_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 214)  (1072 214)  LC_3 Logic Functioning bit
 (37 6)  (1073 214)  (1073 214)  LC_3 Logic Functioning bit
 (43 6)  (1079 214)  (1079 214)  LC_3 Logic Functioning bit
 (45 6)  (1081 214)  (1081 214)  LC_3 Logic Functioning bit
 (50 6)  (1086 214)  (1086 214)  Cascade bit: LH_LC03_inmux02_5

 (9 7)  (1045 215)  (1045 215)  routing T_20_13.sp4_v_b_4 <X> T_20_13.sp4_v_t_41
 (26 7)  (1062 215)  (1062 215)  routing T_20_13.lc_trk_g2_7 <X> T_20_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 215)  (1064 215)  routing T_20_13.lc_trk_g2_7 <X> T_20_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 215)  (1065 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 215)  (1066 215)  routing T_20_13.lc_trk_g2_2 <X> T_20_13.wire_logic_cluster/lc_3/in_1
 (36 7)  (1072 215)  (1072 215)  LC_3 Logic Functioning bit
 (37 7)  (1073 215)  (1073 215)  LC_3 Logic Functioning bit
 (38 7)  (1074 215)  (1074 215)  LC_3 Logic Functioning bit
 (41 7)  (1077 215)  (1077 215)  LC_3 Logic Functioning bit
 (42 7)  (1078 215)  (1078 215)  LC_3 Logic Functioning bit
 (46 7)  (1082 215)  (1082 215)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (4 8)  (1040 216)  (1040 216)  routing T_20_13.sp4_h_l_43 <X> T_20_13.sp4_v_b_6
 (14 8)  (1050 216)  (1050 216)  routing T_20_13.wire_logic_cluster/lc_0/out <X> T_20_13.lc_trk_g2_0
 (21 8)  (1057 216)  (1057 216)  routing T_20_13.sp4_h_r_35 <X> T_20_13.lc_trk_g2_3
 (22 8)  (1058 216)  (1058 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (1059 216)  (1059 216)  routing T_20_13.sp4_h_r_35 <X> T_20_13.lc_trk_g2_3
 (24 8)  (1060 216)  (1060 216)  routing T_20_13.sp4_h_r_35 <X> T_20_13.lc_trk_g2_3
 (5 9)  (1041 217)  (1041 217)  routing T_20_13.sp4_h_l_43 <X> T_20_13.sp4_v_b_6
 (17 9)  (1053 217)  (1053 217)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (1058 217)  (1058 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1059 217)  (1059 217)  routing T_20_13.sp4_h_l_15 <X> T_20_13.lc_trk_g2_2
 (24 9)  (1060 217)  (1060 217)  routing T_20_13.sp4_h_l_15 <X> T_20_13.lc_trk_g2_2
 (25 9)  (1061 217)  (1061 217)  routing T_20_13.sp4_h_l_15 <X> T_20_13.lc_trk_g2_2
 (15 10)  (1051 218)  (1051 218)  routing T_20_13.sp4_h_l_16 <X> T_20_13.lc_trk_g2_5
 (16 10)  (1052 218)  (1052 218)  routing T_20_13.sp4_h_l_16 <X> T_20_13.lc_trk_g2_5
 (17 10)  (1053 218)  (1053 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (1057 218)  (1057 218)  routing T_20_13.sp4_h_r_39 <X> T_20_13.lc_trk_g2_7
 (22 10)  (1058 218)  (1058 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (1059 218)  (1059 218)  routing T_20_13.sp4_h_r_39 <X> T_20_13.lc_trk_g2_7
 (24 10)  (1060 218)  (1060 218)  routing T_20_13.sp4_h_r_39 <X> T_20_13.lc_trk_g2_7
 (28 10)  (1064 218)  (1064 218)  routing T_20_13.lc_trk_g2_6 <X> T_20_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 218)  (1065 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 218)  (1066 218)  routing T_20_13.lc_trk_g2_6 <X> T_20_13.wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 218)  (1067 218)  routing T_20_13.lc_trk_g0_4 <X> T_20_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 218)  (1068 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 218)  (1072 218)  LC_5 Logic Functioning bit
 (38 10)  (1074 218)  (1074 218)  LC_5 Logic Functioning bit
 (41 10)  (1077 218)  (1077 218)  LC_5 Logic Functioning bit
 (43 10)  (1079 218)  (1079 218)  LC_5 Logic Functioning bit
 (46 10)  (1082 218)  (1082 218)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (9 11)  (1045 219)  (1045 219)  routing T_20_13.sp4_v_b_7 <X> T_20_13.sp4_v_t_42
 (18 11)  (1054 219)  (1054 219)  routing T_20_13.sp4_h_l_16 <X> T_20_13.lc_trk_g2_5
 (22 11)  (1058 219)  (1058 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1061 219)  (1061 219)  routing T_20_13.sp4_r_v_b_38 <X> T_20_13.lc_trk_g2_6
 (26 11)  (1062 219)  (1062 219)  routing T_20_13.lc_trk_g2_3 <X> T_20_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 219)  (1064 219)  routing T_20_13.lc_trk_g2_3 <X> T_20_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 219)  (1065 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 219)  (1066 219)  routing T_20_13.lc_trk_g2_6 <X> T_20_13.wire_logic_cluster/lc_5/in_1
 (36 11)  (1072 219)  (1072 219)  LC_5 Logic Functioning bit
 (38 11)  (1074 219)  (1074 219)  LC_5 Logic Functioning bit
 (40 11)  (1076 219)  (1076 219)  LC_5 Logic Functioning bit
 (42 11)  (1078 219)  (1078 219)  LC_5 Logic Functioning bit
 (11 12)  (1047 220)  (1047 220)  routing T_20_13.sp4_v_t_38 <X> T_20_13.sp4_v_b_11
 (13 12)  (1049 220)  (1049 220)  routing T_20_13.sp4_v_t_38 <X> T_20_13.sp4_v_b_11
 (15 12)  (1051 220)  (1051 220)  routing T_20_13.sp4_h_r_41 <X> T_20_13.lc_trk_g3_1
 (16 12)  (1052 220)  (1052 220)  routing T_20_13.sp4_h_r_41 <X> T_20_13.lc_trk_g3_1
 (17 12)  (1053 220)  (1053 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (1054 220)  (1054 220)  routing T_20_13.sp4_h_r_41 <X> T_20_13.lc_trk_g3_1
 (21 12)  (1057 220)  (1057 220)  routing T_20_13.sp4_v_t_14 <X> T_20_13.lc_trk_g3_3
 (22 12)  (1058 220)  (1058 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1059 220)  (1059 220)  routing T_20_13.sp4_v_t_14 <X> T_20_13.lc_trk_g3_3
 (29 12)  (1065 220)  (1065 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 220)  (1067 220)  routing T_20_13.lc_trk_g2_7 <X> T_20_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 220)  (1068 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 220)  (1069 220)  routing T_20_13.lc_trk_g2_7 <X> T_20_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 220)  (1072 220)  LC_6 Logic Functioning bit
 (38 12)  (1074 220)  (1074 220)  LC_6 Logic Functioning bit
 (18 13)  (1054 221)  (1054 221)  routing T_20_13.sp4_h_r_41 <X> T_20_13.lc_trk_g3_1
 (27 13)  (1063 221)  (1063 221)  routing T_20_13.lc_trk_g3_1 <X> T_20_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 221)  (1064 221)  routing T_20_13.lc_trk_g3_1 <X> T_20_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 221)  (1065 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (1067 221)  (1067 221)  routing T_20_13.lc_trk_g2_7 <X> T_20_13.wire_logic_cluster/lc_6/in_3
 (1 14)  (1037 222)  (1037 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (11 14)  (1047 222)  (1047 222)  routing T_20_13.sp4_v_b_8 <X> T_20_13.sp4_v_t_46
 (15 14)  (1051 222)  (1051 222)  routing T_20_13.sp12_v_t_2 <X> T_20_13.lc_trk_g3_5
 (17 14)  (1053 222)  (1053 222)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (1054 222)  (1054 222)  routing T_20_13.sp12_v_t_2 <X> T_20_13.lc_trk_g3_5
 (26 14)  (1062 222)  (1062 222)  routing T_20_13.lc_trk_g2_5 <X> T_20_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (1063 222)  (1063 222)  routing T_20_13.lc_trk_g1_7 <X> T_20_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 222)  (1065 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 222)  (1066 222)  routing T_20_13.lc_trk_g1_7 <X> T_20_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 222)  (1068 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 222)  (1070 222)  routing T_20_13.lc_trk_g1_1 <X> T_20_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 222)  (1072 222)  LC_7 Logic Functioning bit
 (38 14)  (1074 222)  (1074 222)  LC_7 Logic Functioning bit
 (43 14)  (1079 222)  (1079 222)  LC_7 Logic Functioning bit
 (50 14)  (1086 222)  (1086 222)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (1036 223)  (1036 223)  routing T_20_13.lc_trk_g1_5 <X> T_20_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (1037 223)  (1037 223)  routing T_20_13.lc_trk_g1_5 <X> T_20_13.wire_logic_cluster/lc_7/s_r
 (4 15)  (1040 223)  (1040 223)  routing T_20_13.sp4_v_b_4 <X> T_20_13.sp4_h_l_44
 (12 15)  (1048 223)  (1048 223)  routing T_20_13.sp4_v_b_8 <X> T_20_13.sp4_v_t_46
 (18 15)  (1054 223)  (1054 223)  routing T_20_13.sp12_v_t_2 <X> T_20_13.lc_trk_g3_5
 (28 15)  (1064 223)  (1064 223)  routing T_20_13.lc_trk_g2_5 <X> T_20_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 223)  (1065 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 223)  (1066 223)  routing T_20_13.lc_trk_g1_7 <X> T_20_13.wire_logic_cluster/lc_7/in_1
 (36 15)  (1072 223)  (1072 223)  LC_7 Logic Functioning bit
 (38 15)  (1074 223)  (1074 223)  LC_7 Logic Functioning bit
 (46 15)  (1082 223)  (1082 223)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (51 15)  (1087 223)  (1087 223)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_21_13

 (15 0)  (1105 208)  (1105 208)  routing T_21_13.sp12_h_r_1 <X> T_21_13.lc_trk_g0_1
 (17 0)  (1107 208)  (1107 208)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (1108 208)  (1108 208)  routing T_21_13.sp12_h_r_1 <X> T_21_13.lc_trk_g0_1
 (22 0)  (1112 208)  (1112 208)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (1114 208)  (1114 208)  routing T_21_13.top_op_3 <X> T_21_13.lc_trk_g0_3
 (26 0)  (1116 208)  (1116 208)  routing T_21_13.lc_trk_g1_7 <X> T_21_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (1117 208)  (1117 208)  routing T_21_13.lc_trk_g1_0 <X> T_21_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 208)  (1119 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 208)  (1122 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 208)  (1123 208)  routing T_21_13.lc_trk_g2_1 <X> T_21_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (1125 208)  (1125 208)  routing T_21_13.lc_trk_g0_4 <X> T_21_13.input_2_0
 (43 0)  (1133 208)  (1133 208)  LC_0 Logic Functioning bit
 (45 0)  (1135 208)  (1135 208)  LC_0 Logic Functioning bit
 (15 1)  (1105 209)  (1105 209)  routing T_21_13.sp4_v_t_5 <X> T_21_13.lc_trk_g0_0
 (16 1)  (1106 209)  (1106 209)  routing T_21_13.sp4_v_t_5 <X> T_21_13.lc_trk_g0_0
 (17 1)  (1107 209)  (1107 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (18 1)  (1108 209)  (1108 209)  routing T_21_13.sp12_h_r_1 <X> T_21_13.lc_trk_g0_1
 (21 1)  (1111 209)  (1111 209)  routing T_21_13.top_op_3 <X> T_21_13.lc_trk_g0_3
 (26 1)  (1116 209)  (1116 209)  routing T_21_13.lc_trk_g1_7 <X> T_21_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (1117 209)  (1117 209)  routing T_21_13.lc_trk_g1_7 <X> T_21_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 209)  (1119 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (1122 209)  (1122 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (1126 209)  (1126 209)  LC_0 Logic Functioning bit
 (38 1)  (1128 209)  (1128 209)  LC_0 Logic Functioning bit
 (41 1)  (1131 209)  (1131 209)  LC_0 Logic Functioning bit
 (42 1)  (1132 209)  (1132 209)  LC_0 Logic Functioning bit
 (43 1)  (1133 209)  (1133 209)  LC_0 Logic Functioning bit
 (0 2)  (1090 210)  (1090 210)  routing T_21_13.glb_netwk_6 <X> T_21_13.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 210)  (1091 210)  routing T_21_13.glb_netwk_6 <X> T_21_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 210)  (1092 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (1102 210)  (1102 210)  routing T_21_13.sp4_v_t_39 <X> T_21_13.sp4_h_l_39
 (22 2)  (1112 210)  (1112 210)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (1114 210)  (1114 210)  routing T_21_13.top_op_7 <X> T_21_13.lc_trk_g0_7
 (27 2)  (1117 210)  (1117 210)  routing T_21_13.lc_trk_g3_3 <X> T_21_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (1118 210)  (1118 210)  routing T_21_13.lc_trk_g3_3 <X> T_21_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 210)  (1119 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 210)  (1122 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 210)  (1123 210)  routing T_21_13.lc_trk_g2_0 <X> T_21_13.wire_logic_cluster/lc_1/in_3
 (35 2)  (1125 210)  (1125 210)  routing T_21_13.lc_trk_g2_5 <X> T_21_13.input_2_1
 (37 2)  (1127 210)  (1127 210)  LC_1 Logic Functioning bit
 (39 2)  (1129 210)  (1129 210)  LC_1 Logic Functioning bit
 (40 2)  (1130 210)  (1130 210)  LC_1 Logic Functioning bit
 (42 2)  (1132 210)  (1132 210)  LC_1 Logic Functioning bit
 (43 2)  (1133 210)  (1133 210)  LC_1 Logic Functioning bit
 (11 3)  (1101 211)  (1101 211)  routing T_21_13.sp4_v_t_39 <X> T_21_13.sp4_h_l_39
 (15 3)  (1105 211)  (1105 211)  routing T_21_13.sp4_v_t_9 <X> T_21_13.lc_trk_g0_4
 (16 3)  (1106 211)  (1106 211)  routing T_21_13.sp4_v_t_9 <X> T_21_13.lc_trk_g0_4
 (17 3)  (1107 211)  (1107 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (21 3)  (1111 211)  (1111 211)  routing T_21_13.top_op_7 <X> T_21_13.lc_trk_g0_7
 (26 3)  (1116 211)  (1116 211)  routing T_21_13.lc_trk_g0_3 <X> T_21_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 211)  (1119 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (1120 211)  (1120 211)  routing T_21_13.lc_trk_g3_3 <X> T_21_13.wire_logic_cluster/lc_1/in_1
 (32 3)  (1122 211)  (1122 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (1123 211)  (1123 211)  routing T_21_13.lc_trk_g2_5 <X> T_21_13.input_2_1
 (36 3)  (1126 211)  (1126 211)  LC_1 Logic Functioning bit
 (37 3)  (1127 211)  (1127 211)  LC_1 Logic Functioning bit
 (38 3)  (1128 211)  (1128 211)  LC_1 Logic Functioning bit
 (39 3)  (1129 211)  (1129 211)  LC_1 Logic Functioning bit
 (41 3)  (1131 211)  (1131 211)  LC_1 Logic Functioning bit
 (42 3)  (1132 211)  (1132 211)  LC_1 Logic Functioning bit
 (43 3)  (1133 211)  (1133 211)  LC_1 Logic Functioning bit
 (14 4)  (1104 212)  (1104 212)  routing T_21_13.wire_logic_cluster/lc_0/out <X> T_21_13.lc_trk_g1_0
 (21 4)  (1111 212)  (1111 212)  routing T_21_13.sp4_v_b_11 <X> T_21_13.lc_trk_g1_3
 (22 4)  (1112 212)  (1112 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (1113 212)  (1113 212)  routing T_21_13.sp4_v_b_11 <X> T_21_13.lc_trk_g1_3
 (25 4)  (1115 212)  (1115 212)  routing T_21_13.sp4_h_r_10 <X> T_21_13.lc_trk_g1_2
 (26 4)  (1116 212)  (1116 212)  routing T_21_13.lc_trk_g1_5 <X> T_21_13.wire_logic_cluster/lc_2/in_0
 (28 4)  (1118 212)  (1118 212)  routing T_21_13.lc_trk_g2_7 <X> T_21_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 212)  (1119 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 212)  (1120 212)  routing T_21_13.lc_trk_g2_7 <X> T_21_13.wire_logic_cluster/lc_2/in_1
 (31 4)  (1121 212)  (1121 212)  routing T_21_13.lc_trk_g3_6 <X> T_21_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 212)  (1122 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 212)  (1123 212)  routing T_21_13.lc_trk_g3_6 <X> T_21_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 212)  (1124 212)  routing T_21_13.lc_trk_g3_6 <X> T_21_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 212)  (1126 212)  LC_2 Logic Functioning bit
 (38 4)  (1128 212)  (1128 212)  LC_2 Logic Functioning bit
 (50 4)  (1140 212)  (1140 212)  Cascade bit: LH_LC02_inmux02_5

 (4 5)  (1094 213)  (1094 213)  routing T_21_13.sp4_v_t_47 <X> T_21_13.sp4_h_r_3
 (17 5)  (1107 213)  (1107 213)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (1111 213)  (1111 213)  routing T_21_13.sp4_v_b_11 <X> T_21_13.lc_trk_g1_3
 (22 5)  (1112 213)  (1112 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (1113 213)  (1113 213)  routing T_21_13.sp4_h_r_10 <X> T_21_13.lc_trk_g1_2
 (24 5)  (1114 213)  (1114 213)  routing T_21_13.sp4_h_r_10 <X> T_21_13.lc_trk_g1_2
 (27 5)  (1117 213)  (1117 213)  routing T_21_13.lc_trk_g1_5 <X> T_21_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 213)  (1119 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (1120 213)  (1120 213)  routing T_21_13.lc_trk_g2_7 <X> T_21_13.wire_logic_cluster/lc_2/in_1
 (31 5)  (1121 213)  (1121 213)  routing T_21_13.lc_trk_g3_6 <X> T_21_13.wire_logic_cluster/lc_2/in_3
 (36 5)  (1126 213)  (1126 213)  LC_2 Logic Functioning bit
 (5 6)  (1095 214)  (1095 214)  routing T_21_13.sp4_v_t_38 <X> T_21_13.sp4_h_l_38
 (8 6)  (1098 214)  (1098 214)  routing T_21_13.sp4_v_t_47 <X> T_21_13.sp4_h_l_41
 (9 6)  (1099 214)  (1099 214)  routing T_21_13.sp4_v_t_47 <X> T_21_13.sp4_h_l_41
 (10 6)  (1100 214)  (1100 214)  routing T_21_13.sp4_v_t_47 <X> T_21_13.sp4_h_l_41
 (17 6)  (1107 214)  (1107 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (21 6)  (1111 214)  (1111 214)  routing T_21_13.lft_op_7 <X> T_21_13.lc_trk_g1_7
 (22 6)  (1112 214)  (1112 214)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (1114 214)  (1114 214)  routing T_21_13.lft_op_7 <X> T_21_13.lc_trk_g1_7
 (26 6)  (1116 214)  (1116 214)  routing T_21_13.lc_trk_g2_5 <X> T_21_13.wire_logic_cluster/lc_3/in_0
 (32 6)  (1122 214)  (1122 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 214)  (1123 214)  routing T_21_13.lc_trk_g2_0 <X> T_21_13.wire_logic_cluster/lc_3/in_3
 (41 6)  (1131 214)  (1131 214)  LC_3 Logic Functioning bit
 (43 6)  (1133 214)  (1133 214)  LC_3 Logic Functioning bit
 (6 7)  (1096 215)  (1096 215)  routing T_21_13.sp4_v_t_38 <X> T_21_13.sp4_h_l_38
 (18 7)  (1108 215)  (1108 215)  routing T_21_13.sp4_r_v_b_29 <X> T_21_13.lc_trk_g1_5
 (28 7)  (1118 215)  (1118 215)  routing T_21_13.lc_trk_g2_5 <X> T_21_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 215)  (1119 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (40 7)  (1130 215)  (1130 215)  LC_3 Logic Functioning bit
 (42 7)  (1132 215)  (1132 215)  LC_3 Logic Functioning bit
 (11 8)  (1101 216)  (1101 216)  routing T_21_13.sp4_v_t_40 <X> T_21_13.sp4_v_b_8
 (14 8)  (1104 216)  (1104 216)  routing T_21_13.sp4_h_l_21 <X> T_21_13.lc_trk_g2_0
 (17 8)  (1107 216)  (1107 216)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (1108 216)  (1108 216)  routing T_21_13.bnl_op_1 <X> T_21_13.lc_trk_g2_1
 (27 8)  (1117 216)  (1117 216)  routing T_21_13.lc_trk_g3_2 <X> T_21_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (1118 216)  (1118 216)  routing T_21_13.lc_trk_g3_2 <X> T_21_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 216)  (1119 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 216)  (1122 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (37 8)  (1127 216)  (1127 216)  LC_4 Logic Functioning bit
 (38 8)  (1128 216)  (1128 216)  LC_4 Logic Functioning bit
 (39 8)  (1129 216)  (1129 216)  LC_4 Logic Functioning bit
 (40 8)  (1130 216)  (1130 216)  LC_4 Logic Functioning bit
 (42 8)  (1132 216)  (1132 216)  LC_4 Logic Functioning bit
 (50 8)  (1140 216)  (1140 216)  Cascade bit: LH_LC04_inmux02_5

 (12 9)  (1102 217)  (1102 217)  routing T_21_13.sp4_v_t_40 <X> T_21_13.sp4_v_b_8
 (15 9)  (1105 217)  (1105 217)  routing T_21_13.sp4_h_l_21 <X> T_21_13.lc_trk_g2_0
 (16 9)  (1106 217)  (1106 217)  routing T_21_13.sp4_h_l_21 <X> T_21_13.lc_trk_g2_0
 (17 9)  (1107 217)  (1107 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (1108 217)  (1108 217)  routing T_21_13.bnl_op_1 <X> T_21_13.lc_trk_g2_1
 (26 9)  (1116 217)  (1116 217)  routing T_21_13.lc_trk_g3_3 <X> T_21_13.wire_logic_cluster/lc_4/in_0
 (27 9)  (1117 217)  (1117 217)  routing T_21_13.lc_trk_g3_3 <X> T_21_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (1118 217)  (1118 217)  routing T_21_13.lc_trk_g3_3 <X> T_21_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 217)  (1119 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (1120 217)  (1120 217)  routing T_21_13.lc_trk_g3_2 <X> T_21_13.wire_logic_cluster/lc_4/in_1
 (31 9)  (1121 217)  (1121 217)  routing T_21_13.lc_trk_g0_3 <X> T_21_13.wire_logic_cluster/lc_4/in_3
 (39 9)  (1129 217)  (1129 217)  LC_4 Logic Functioning bit
 (5 10)  (1095 218)  (1095 218)  routing T_21_13.sp4_v_t_43 <X> T_21_13.sp4_h_l_43
 (12 10)  (1102 218)  (1102 218)  routing T_21_13.sp4_v_t_45 <X> T_21_13.sp4_h_l_45
 (17 10)  (1107 218)  (1107 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 10)  (1112 218)  (1112 218)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (1114 218)  (1114 218)  routing T_21_13.tnr_op_7 <X> T_21_13.lc_trk_g2_7
 (25 10)  (1115 218)  (1115 218)  routing T_21_13.sp4_h_r_38 <X> T_21_13.lc_trk_g2_6
 (29 10)  (1119 218)  (1119 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 218)  (1122 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 218)  (1124 218)  routing T_21_13.lc_trk_g1_3 <X> T_21_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 218)  (1126 218)  LC_5 Logic Functioning bit
 (38 10)  (1128 218)  (1128 218)  LC_5 Logic Functioning bit
 (39 10)  (1129 218)  (1129 218)  LC_5 Logic Functioning bit
 (41 10)  (1131 218)  (1131 218)  LC_5 Logic Functioning bit
 (43 10)  (1133 218)  (1133 218)  LC_5 Logic Functioning bit
 (6 11)  (1096 219)  (1096 219)  routing T_21_13.sp4_v_t_43 <X> T_21_13.sp4_h_l_43
 (9 11)  (1099 219)  (1099 219)  routing T_21_13.sp4_v_b_11 <X> T_21_13.sp4_v_t_42
 (10 11)  (1100 219)  (1100 219)  routing T_21_13.sp4_v_b_11 <X> T_21_13.sp4_v_t_42
 (11 11)  (1101 219)  (1101 219)  routing T_21_13.sp4_v_t_45 <X> T_21_13.sp4_h_l_45
 (22 11)  (1112 219)  (1112 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (1113 219)  (1113 219)  routing T_21_13.sp4_h_r_38 <X> T_21_13.lc_trk_g2_6
 (24 11)  (1114 219)  (1114 219)  routing T_21_13.sp4_h_r_38 <X> T_21_13.lc_trk_g2_6
 (29 11)  (1119 219)  (1119 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (1121 219)  (1121 219)  routing T_21_13.lc_trk_g1_3 <X> T_21_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (1122 219)  (1122 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (1124 219)  (1124 219)  routing T_21_13.lc_trk_g1_2 <X> T_21_13.input_2_5
 (35 11)  (1125 219)  (1125 219)  routing T_21_13.lc_trk_g1_2 <X> T_21_13.input_2_5
 (37 11)  (1127 219)  (1127 219)  LC_5 Logic Functioning bit
 (38 11)  (1128 219)  (1128 219)  LC_5 Logic Functioning bit
 (42 11)  (1132 219)  (1132 219)  LC_5 Logic Functioning bit
 (4 12)  (1094 220)  (1094 220)  routing T_21_13.sp4_v_t_44 <X> T_21_13.sp4_v_b_9
 (9 12)  (1099 220)  (1099 220)  routing T_21_13.sp4_v_t_47 <X> T_21_13.sp4_h_r_10
 (17 12)  (1107 220)  (1107 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (1112 220)  (1112 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1113 220)  (1113 220)  routing T_21_13.sp4_v_t_30 <X> T_21_13.lc_trk_g3_3
 (24 12)  (1114 220)  (1114 220)  routing T_21_13.sp4_v_t_30 <X> T_21_13.lc_trk_g3_3
 (25 12)  (1115 220)  (1115 220)  routing T_21_13.sp4_h_r_42 <X> T_21_13.lc_trk_g3_2
 (27 12)  (1117 220)  (1117 220)  routing T_21_13.lc_trk_g3_0 <X> T_21_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (1118 220)  (1118 220)  routing T_21_13.lc_trk_g3_0 <X> T_21_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 220)  (1119 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (1121 220)  (1121 220)  routing T_21_13.lc_trk_g0_7 <X> T_21_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 220)  (1122 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (1125 220)  (1125 220)  routing T_21_13.lc_trk_g3_7 <X> T_21_13.input_2_6
 (36 12)  (1126 220)  (1126 220)  LC_6 Logic Functioning bit
 (38 12)  (1128 220)  (1128 220)  LC_6 Logic Functioning bit
 (39 12)  (1129 220)  (1129 220)  LC_6 Logic Functioning bit
 (15 13)  (1105 221)  (1105 221)  routing T_21_13.tnr_op_0 <X> T_21_13.lc_trk_g3_0
 (17 13)  (1107 221)  (1107 221)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (18 13)  (1108 221)  (1108 221)  routing T_21_13.sp4_r_v_b_41 <X> T_21_13.lc_trk_g3_1
 (22 13)  (1112 221)  (1112 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1113 221)  (1113 221)  routing T_21_13.sp4_h_r_42 <X> T_21_13.lc_trk_g3_2
 (24 13)  (1114 221)  (1114 221)  routing T_21_13.sp4_h_r_42 <X> T_21_13.lc_trk_g3_2
 (25 13)  (1115 221)  (1115 221)  routing T_21_13.sp4_h_r_42 <X> T_21_13.lc_trk_g3_2
 (27 13)  (1117 221)  (1117 221)  routing T_21_13.lc_trk_g3_1 <X> T_21_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 221)  (1118 221)  routing T_21_13.lc_trk_g3_1 <X> T_21_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 221)  (1119 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (1121 221)  (1121 221)  routing T_21_13.lc_trk_g0_7 <X> T_21_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (1122 221)  (1122 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (1123 221)  (1123 221)  routing T_21_13.lc_trk_g3_7 <X> T_21_13.input_2_6
 (34 13)  (1124 221)  (1124 221)  routing T_21_13.lc_trk_g3_7 <X> T_21_13.input_2_6
 (35 13)  (1125 221)  (1125 221)  routing T_21_13.lc_trk_g3_7 <X> T_21_13.input_2_6
 (36 13)  (1126 221)  (1126 221)  LC_6 Logic Functioning bit
 (37 13)  (1127 221)  (1127 221)  LC_6 Logic Functioning bit
 (38 13)  (1128 221)  (1128 221)  LC_6 Logic Functioning bit
 (39 13)  (1129 221)  (1129 221)  LC_6 Logic Functioning bit
 (16 14)  (1106 222)  (1106 222)  routing T_21_13.sp4_v_b_37 <X> T_21_13.lc_trk_g3_5
 (17 14)  (1107 222)  (1107 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1108 222)  (1108 222)  routing T_21_13.sp4_v_b_37 <X> T_21_13.lc_trk_g3_5
 (22 14)  (1112 222)  (1112 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (1115 222)  (1115 222)  routing T_21_13.wire_logic_cluster/lc_6/out <X> T_21_13.lc_trk_g3_6
 (27 14)  (1117 222)  (1117 222)  routing T_21_13.lc_trk_g3_5 <X> T_21_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (1118 222)  (1118 222)  routing T_21_13.lc_trk_g3_5 <X> T_21_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 222)  (1119 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 222)  (1120 222)  routing T_21_13.lc_trk_g3_5 <X> T_21_13.wire_logic_cluster/lc_7/in_1
 (31 14)  (1121 222)  (1121 222)  routing T_21_13.lc_trk_g2_6 <X> T_21_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 222)  (1122 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 222)  (1123 222)  routing T_21_13.lc_trk_g2_6 <X> T_21_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 222)  (1126 222)  LC_7 Logic Functioning bit
 (43 14)  (1133 222)  (1133 222)  LC_7 Logic Functioning bit
 (50 14)  (1140 222)  (1140 222)  Cascade bit: LH_LC07_inmux02_5

 (18 15)  (1108 223)  (1108 223)  routing T_21_13.sp4_v_b_37 <X> T_21_13.lc_trk_g3_5
 (22 15)  (1112 223)  (1112 223)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (1117 223)  (1117 223)  routing T_21_13.lc_trk_g3_0 <X> T_21_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (1118 223)  (1118 223)  routing T_21_13.lc_trk_g3_0 <X> T_21_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 223)  (1119 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (1121 223)  (1121 223)  routing T_21_13.lc_trk_g2_6 <X> T_21_13.wire_logic_cluster/lc_7/in_3
 (36 15)  (1126 223)  (1126 223)  LC_7 Logic Functioning bit
 (51 15)  (1141 223)  (1141 223)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_22_13

 (19 0)  (1163 208)  (1163 208)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (21 0)  (1165 208)  (1165 208)  routing T_22_13.wire_logic_cluster/lc_3/out <X> T_22_13.lc_trk_g0_3
 (22 0)  (1166 208)  (1166 208)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (1171 208)  (1171 208)  routing T_22_13.lc_trk_g3_0 <X> T_22_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (1172 208)  (1172 208)  routing T_22_13.lc_trk_g3_0 <X> T_22_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 208)  (1173 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1175 208)  (1175 208)  routing T_22_13.lc_trk_g2_7 <X> T_22_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 208)  (1176 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 208)  (1177 208)  routing T_22_13.lc_trk_g2_7 <X> T_22_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 208)  (1180 208)  LC_0 Logic Functioning bit
 (38 0)  (1182 208)  (1182 208)  LC_0 Logic Functioning bit
 (41 0)  (1185 208)  (1185 208)  LC_0 Logic Functioning bit
 (43 0)  (1187 208)  (1187 208)  LC_0 Logic Functioning bit
 (53 0)  (1197 208)  (1197 208)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (14 1)  (1158 209)  (1158 209)  routing T_22_13.sp4_h_r_0 <X> T_22_13.lc_trk_g0_0
 (15 1)  (1159 209)  (1159 209)  routing T_22_13.sp4_h_r_0 <X> T_22_13.lc_trk_g0_0
 (16 1)  (1160 209)  (1160 209)  routing T_22_13.sp4_h_r_0 <X> T_22_13.lc_trk_g0_0
 (17 1)  (1161 209)  (1161 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (28 1)  (1172 209)  (1172 209)  routing T_22_13.lc_trk_g2_0 <X> T_22_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 209)  (1173 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (1175 209)  (1175 209)  routing T_22_13.lc_trk_g2_7 <X> T_22_13.wire_logic_cluster/lc_0/in_3
 (37 1)  (1181 209)  (1181 209)  LC_0 Logic Functioning bit
 (39 1)  (1183 209)  (1183 209)  LC_0 Logic Functioning bit
 (41 1)  (1185 209)  (1185 209)  LC_0 Logic Functioning bit
 (43 1)  (1187 209)  (1187 209)  LC_0 Logic Functioning bit
 (0 2)  (1144 210)  (1144 210)  routing T_22_13.glb_netwk_6 <X> T_22_13.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 210)  (1145 210)  routing T_22_13.glb_netwk_6 <X> T_22_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 210)  (1146 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (1169 210)  (1169 210)  routing T_22_13.sp4_h_r_14 <X> T_22_13.lc_trk_g0_6
 (27 2)  (1171 210)  (1171 210)  routing T_22_13.lc_trk_g3_1 <X> T_22_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (1172 210)  (1172 210)  routing T_22_13.lc_trk_g3_1 <X> T_22_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 210)  (1173 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 210)  (1176 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 210)  (1177 210)  routing T_22_13.lc_trk_g3_3 <X> T_22_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (1178 210)  (1178 210)  routing T_22_13.lc_trk_g3_3 <X> T_22_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 210)  (1180 210)  LC_1 Logic Functioning bit
 (37 2)  (1181 210)  (1181 210)  LC_1 Logic Functioning bit
 (41 2)  (1185 210)  (1185 210)  LC_1 Logic Functioning bit
 (43 2)  (1187 210)  (1187 210)  LC_1 Logic Functioning bit
 (50 2)  (1194 210)  (1194 210)  Cascade bit: LH_LC01_inmux02_5

 (22 3)  (1166 211)  (1166 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (1167 211)  (1167 211)  routing T_22_13.sp4_h_r_14 <X> T_22_13.lc_trk_g0_6
 (24 3)  (1168 211)  (1168 211)  routing T_22_13.sp4_h_r_14 <X> T_22_13.lc_trk_g0_6
 (31 3)  (1175 211)  (1175 211)  routing T_22_13.lc_trk_g3_3 <X> T_22_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (1180 211)  (1180 211)  LC_1 Logic Functioning bit
 (37 3)  (1181 211)  (1181 211)  LC_1 Logic Functioning bit
 (41 3)  (1185 211)  (1185 211)  LC_1 Logic Functioning bit
 (43 3)  (1187 211)  (1187 211)  LC_1 Logic Functioning bit
 (8 4)  (1152 212)  (1152 212)  routing T_22_13.sp4_h_l_41 <X> T_22_13.sp4_h_r_4
 (28 4)  (1172 212)  (1172 212)  routing T_22_13.lc_trk_g2_1 <X> T_22_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 212)  (1173 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 212)  (1176 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 212)  (1177 212)  routing T_22_13.lc_trk_g3_2 <X> T_22_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 212)  (1178 212)  routing T_22_13.lc_trk_g3_2 <X> T_22_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 212)  (1180 212)  LC_2 Logic Functioning bit
 (38 4)  (1182 212)  (1182 212)  LC_2 Logic Functioning bit
 (39 4)  (1183 212)  (1183 212)  LC_2 Logic Functioning bit
 (43 4)  (1187 212)  (1187 212)  LC_2 Logic Functioning bit
 (50 4)  (1194 212)  (1194 212)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (1196 212)  (1196 212)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (31 5)  (1175 213)  (1175 213)  routing T_22_13.lc_trk_g3_2 <X> T_22_13.wire_logic_cluster/lc_2/in_3
 (36 5)  (1180 213)  (1180 213)  LC_2 Logic Functioning bit
 (38 5)  (1182 213)  (1182 213)  LC_2 Logic Functioning bit
 (39 5)  (1183 213)  (1183 213)  LC_2 Logic Functioning bit
 (43 5)  (1187 213)  (1187 213)  LC_2 Logic Functioning bit
 (47 5)  (1191 213)  (1191 213)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (51 5)  (1195 213)  (1195 213)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (12 6)  (1156 214)  (1156 214)  routing T_22_13.sp4_v_t_40 <X> T_22_13.sp4_h_l_40
 (25 6)  (1169 214)  (1169 214)  routing T_22_13.wire_logic_cluster/lc_6/out <X> T_22_13.lc_trk_g1_6
 (27 6)  (1171 214)  (1171 214)  routing T_22_13.lc_trk_g3_7 <X> T_22_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (1172 214)  (1172 214)  routing T_22_13.lc_trk_g3_7 <X> T_22_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 214)  (1173 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1174 214)  (1174 214)  routing T_22_13.lc_trk_g3_7 <X> T_22_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (1175 214)  (1175 214)  routing T_22_13.lc_trk_g2_6 <X> T_22_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 214)  (1176 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 214)  (1177 214)  routing T_22_13.lc_trk_g2_6 <X> T_22_13.wire_logic_cluster/lc_3/in_3
 (37 6)  (1181 214)  (1181 214)  LC_3 Logic Functioning bit
 (41 6)  (1185 214)  (1185 214)  LC_3 Logic Functioning bit
 (43 6)  (1187 214)  (1187 214)  LC_3 Logic Functioning bit
 (45 6)  (1189 214)  (1189 214)  LC_3 Logic Functioning bit
 (47 6)  (1191 214)  (1191 214)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (1194 214)  (1194 214)  Cascade bit: LH_LC03_inmux02_5

 (3 7)  (1147 215)  (1147 215)  routing T_22_13.sp12_h_l_23 <X> T_22_13.sp12_v_t_23
 (11 7)  (1155 215)  (1155 215)  routing T_22_13.sp4_v_t_40 <X> T_22_13.sp4_h_l_40
 (22 7)  (1166 215)  (1166 215)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (1170 215)  (1170 215)  routing T_22_13.lc_trk_g0_3 <X> T_22_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 215)  (1173 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (1174 215)  (1174 215)  routing T_22_13.lc_trk_g3_7 <X> T_22_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (1175 215)  (1175 215)  routing T_22_13.lc_trk_g2_6 <X> T_22_13.wire_logic_cluster/lc_3/in_3
 (37 7)  (1181 215)  (1181 215)  LC_3 Logic Functioning bit
 (40 7)  (1184 215)  (1184 215)  LC_3 Logic Functioning bit
 (42 7)  (1186 215)  (1186 215)  LC_3 Logic Functioning bit
 (16 8)  (1160 216)  (1160 216)  routing T_22_13.sp4_v_b_33 <X> T_22_13.lc_trk_g2_1
 (17 8)  (1161 216)  (1161 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (1162 216)  (1162 216)  routing T_22_13.sp4_v_b_33 <X> T_22_13.lc_trk_g2_1
 (21 8)  (1165 216)  (1165 216)  routing T_22_13.sp4_v_t_22 <X> T_22_13.lc_trk_g2_3
 (22 8)  (1166 216)  (1166 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (1167 216)  (1167 216)  routing T_22_13.sp4_v_t_22 <X> T_22_13.lc_trk_g2_3
 (15 9)  (1159 217)  (1159 217)  routing T_22_13.tnr_op_0 <X> T_22_13.lc_trk_g2_0
 (17 9)  (1161 217)  (1161 217)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (18 9)  (1162 217)  (1162 217)  routing T_22_13.sp4_v_b_33 <X> T_22_13.lc_trk_g2_1
 (21 9)  (1165 217)  (1165 217)  routing T_22_13.sp4_v_t_22 <X> T_22_13.lc_trk_g2_3
 (14 10)  (1158 218)  (1158 218)  routing T_22_13.sp4_h_r_44 <X> T_22_13.lc_trk_g2_4
 (21 10)  (1165 218)  (1165 218)  routing T_22_13.wire_logic_cluster/lc_7/out <X> T_22_13.lc_trk_g2_7
 (22 10)  (1166 218)  (1166 218)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (1169 218)  (1169 218)  routing T_22_13.sp4_h_r_38 <X> T_22_13.lc_trk_g2_6
 (28 10)  (1172 218)  (1172 218)  routing T_22_13.lc_trk_g2_4 <X> T_22_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 218)  (1173 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 218)  (1174 218)  routing T_22_13.lc_trk_g2_4 <X> T_22_13.wire_logic_cluster/lc_5/in_1
 (31 10)  (1175 218)  (1175 218)  routing T_22_13.lc_trk_g0_6 <X> T_22_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 218)  (1176 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (35 10)  (1179 218)  (1179 218)  routing T_22_13.lc_trk_g1_6 <X> T_22_13.input_2_5
 (36 10)  (1180 218)  (1180 218)  LC_5 Logic Functioning bit
 (41 10)  (1185 218)  (1185 218)  LC_5 Logic Functioning bit
 (43 10)  (1187 218)  (1187 218)  LC_5 Logic Functioning bit
 (47 10)  (1191 218)  (1191 218)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (14 11)  (1158 219)  (1158 219)  routing T_22_13.sp4_h_r_44 <X> T_22_13.lc_trk_g2_4
 (15 11)  (1159 219)  (1159 219)  routing T_22_13.sp4_h_r_44 <X> T_22_13.lc_trk_g2_4
 (16 11)  (1160 219)  (1160 219)  routing T_22_13.sp4_h_r_44 <X> T_22_13.lc_trk_g2_4
 (17 11)  (1161 219)  (1161 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (1166 219)  (1166 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (1167 219)  (1167 219)  routing T_22_13.sp4_h_r_38 <X> T_22_13.lc_trk_g2_6
 (24 11)  (1168 219)  (1168 219)  routing T_22_13.sp4_h_r_38 <X> T_22_13.lc_trk_g2_6
 (26 11)  (1170 219)  (1170 219)  routing T_22_13.lc_trk_g2_3 <X> T_22_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (1172 219)  (1172 219)  routing T_22_13.lc_trk_g2_3 <X> T_22_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 219)  (1173 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (1175 219)  (1175 219)  routing T_22_13.lc_trk_g0_6 <X> T_22_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (1176 219)  (1176 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (1178 219)  (1178 219)  routing T_22_13.lc_trk_g1_6 <X> T_22_13.input_2_5
 (35 11)  (1179 219)  (1179 219)  routing T_22_13.lc_trk_g1_6 <X> T_22_13.input_2_5
 (36 11)  (1180 219)  (1180 219)  LC_5 Logic Functioning bit
 (37 11)  (1181 219)  (1181 219)  LC_5 Logic Functioning bit
 (38 11)  (1182 219)  (1182 219)  LC_5 Logic Functioning bit
 (40 11)  (1184 219)  (1184 219)  LC_5 Logic Functioning bit
 (42 11)  (1186 219)  (1186 219)  LC_5 Logic Functioning bit
 (17 12)  (1161 220)  (1161 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1162 220)  (1162 220)  routing T_22_13.wire_logic_cluster/lc_1/out <X> T_22_13.lc_trk_g3_1
 (22 12)  (1166 220)  (1166 220)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (1167 220)  (1167 220)  routing T_22_13.sp12_v_b_19 <X> T_22_13.lc_trk_g3_3
 (25 12)  (1169 220)  (1169 220)  routing T_22_13.rgt_op_2 <X> T_22_13.lc_trk_g3_2
 (26 12)  (1170 220)  (1170 220)  routing T_22_13.lc_trk_g2_6 <X> T_22_13.wire_logic_cluster/lc_6/in_0
 (27 12)  (1171 220)  (1171 220)  routing T_22_13.lc_trk_g3_4 <X> T_22_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (1172 220)  (1172 220)  routing T_22_13.lc_trk_g3_4 <X> T_22_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 220)  (1173 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 220)  (1174 220)  routing T_22_13.lc_trk_g3_4 <X> T_22_13.wire_logic_cluster/lc_6/in_1
 (31 12)  (1175 220)  (1175 220)  routing T_22_13.lc_trk_g1_6 <X> T_22_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (1176 220)  (1176 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 220)  (1178 220)  routing T_22_13.lc_trk_g1_6 <X> T_22_13.wire_logic_cluster/lc_6/in_3
 (35 12)  (1179 220)  (1179 220)  routing T_22_13.lc_trk_g3_7 <X> T_22_13.input_2_6
 (37 12)  (1181 220)  (1181 220)  LC_6 Logic Functioning bit
 (38 12)  (1182 220)  (1182 220)  LC_6 Logic Functioning bit
 (39 12)  (1183 220)  (1183 220)  LC_6 Logic Functioning bit
 (41 12)  (1185 220)  (1185 220)  LC_6 Logic Functioning bit
 (45 12)  (1189 220)  (1189 220)  LC_6 Logic Functioning bit
 (14 13)  (1158 221)  (1158 221)  routing T_22_13.sp4_r_v_b_40 <X> T_22_13.lc_trk_g3_0
 (17 13)  (1161 221)  (1161 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (1165 221)  (1165 221)  routing T_22_13.sp12_v_b_19 <X> T_22_13.lc_trk_g3_3
 (22 13)  (1166 221)  (1166 221)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (1168 221)  (1168 221)  routing T_22_13.rgt_op_2 <X> T_22_13.lc_trk_g3_2
 (26 13)  (1170 221)  (1170 221)  routing T_22_13.lc_trk_g2_6 <X> T_22_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (1172 221)  (1172 221)  routing T_22_13.lc_trk_g2_6 <X> T_22_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 221)  (1173 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (1175 221)  (1175 221)  routing T_22_13.lc_trk_g1_6 <X> T_22_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (1176 221)  (1176 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (1177 221)  (1177 221)  routing T_22_13.lc_trk_g3_7 <X> T_22_13.input_2_6
 (34 13)  (1178 221)  (1178 221)  routing T_22_13.lc_trk_g3_7 <X> T_22_13.input_2_6
 (35 13)  (1179 221)  (1179 221)  routing T_22_13.lc_trk_g3_7 <X> T_22_13.input_2_6
 (36 13)  (1180 221)  (1180 221)  LC_6 Logic Functioning bit
 (38 13)  (1182 221)  (1182 221)  LC_6 Logic Functioning bit
 (22 14)  (1166 222)  (1166 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (1167 222)  (1167 222)  routing T_22_13.sp4_v_b_47 <X> T_22_13.lc_trk_g3_7
 (24 14)  (1168 222)  (1168 222)  routing T_22_13.sp4_v_b_47 <X> T_22_13.lc_trk_g3_7
 (26 14)  (1170 222)  (1170 222)  routing T_22_13.lc_trk_g2_7 <X> T_22_13.wire_logic_cluster/lc_7/in_0
 (29 14)  (1173 222)  (1173 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (1176 222)  (1176 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 222)  (1177 222)  routing T_22_13.lc_trk_g3_3 <X> T_22_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (1178 222)  (1178 222)  routing T_22_13.lc_trk_g3_3 <X> T_22_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 222)  (1180 222)  LC_7 Logic Functioning bit
 (38 14)  (1182 222)  (1182 222)  LC_7 Logic Functioning bit
 (41 14)  (1185 222)  (1185 222)  LC_7 Logic Functioning bit
 (43 14)  (1187 222)  (1187 222)  LC_7 Logic Functioning bit
 (17 15)  (1161 223)  (1161 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (26 15)  (1170 223)  (1170 223)  routing T_22_13.lc_trk_g2_7 <X> T_22_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (1172 223)  (1172 223)  routing T_22_13.lc_trk_g2_7 <X> T_22_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 223)  (1173 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (1175 223)  (1175 223)  routing T_22_13.lc_trk_g3_3 <X> T_22_13.wire_logic_cluster/lc_7/in_3
 (36 15)  (1180 223)  (1180 223)  LC_7 Logic Functioning bit
 (38 15)  (1182 223)  (1182 223)  LC_7 Logic Functioning bit
 (40 15)  (1184 223)  (1184 223)  LC_7 Logic Functioning bit
 (42 15)  (1186 223)  (1186 223)  LC_7 Logic Functioning bit


LogicTile_23_13

 (11 0)  (1209 208)  (1209 208)  routing T_23_13.sp4_h_l_45 <X> T_23_13.sp4_v_b_2
 (13 0)  (1211 208)  (1211 208)  routing T_23_13.sp4_h_l_45 <X> T_23_13.sp4_v_b_2
 (12 1)  (1210 209)  (1210 209)  routing T_23_13.sp4_h_l_45 <X> T_23_13.sp4_v_b_2
 (0 2)  (1198 210)  (1198 210)  routing T_23_13.lc_trk_g3_1 <X> T_23_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 210)  (1200 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (6 2)  (1204 210)  (1204 210)  routing T_23_13.sp4_v_b_9 <X> T_23_13.sp4_v_t_37
 (0 3)  (1198 211)  (1198 211)  routing T_23_13.lc_trk_g3_1 <X> T_23_13.wire_logic_cluster/lc_7/clk
 (2 3)  (1200 211)  (1200 211)  routing T_23_13.lc_trk_g3_1 <X> T_23_13.wire_logic_cluster/lc_7/clk
 (5 3)  (1203 211)  (1203 211)  routing T_23_13.sp4_v_b_9 <X> T_23_13.sp4_v_t_37
 (10 3)  (1208 211)  (1208 211)  routing T_23_13.sp4_h_l_45 <X> T_23_13.sp4_v_t_36
 (26 4)  (1224 212)  (1224 212)  routing T_23_13.lc_trk_g1_7 <X> T_23_13.wire_logic_cluster/lc_2/in_0
 (27 4)  (1225 212)  (1225 212)  routing T_23_13.lc_trk_g1_0 <X> T_23_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 212)  (1227 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1230 212)  (1230 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1231 212)  (1231 212)  routing T_23_13.lc_trk_g3_0 <X> T_23_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (1232 212)  (1232 212)  routing T_23_13.lc_trk_g3_0 <X> T_23_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (1234 212)  (1234 212)  LC_2 Logic Functioning bit
 (37 4)  (1235 212)  (1235 212)  LC_2 Logic Functioning bit
 (38 4)  (1236 212)  (1236 212)  LC_2 Logic Functioning bit
 (39 4)  (1237 212)  (1237 212)  LC_2 Logic Functioning bit
 (41 4)  (1239 212)  (1239 212)  LC_2 Logic Functioning bit
 (43 4)  (1241 212)  (1241 212)  LC_2 Logic Functioning bit
 (45 4)  (1243 212)  (1243 212)  LC_2 Logic Functioning bit
 (14 5)  (1212 213)  (1212 213)  routing T_23_13.top_op_0 <X> T_23_13.lc_trk_g1_0
 (15 5)  (1213 213)  (1213 213)  routing T_23_13.top_op_0 <X> T_23_13.lc_trk_g1_0
 (17 5)  (1215 213)  (1215 213)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (26 5)  (1224 213)  (1224 213)  routing T_23_13.lc_trk_g1_7 <X> T_23_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (1225 213)  (1225 213)  routing T_23_13.lc_trk_g1_7 <X> T_23_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 213)  (1227 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (36 5)  (1234 213)  (1234 213)  LC_2 Logic Functioning bit
 (38 5)  (1236 213)  (1236 213)  LC_2 Logic Functioning bit
 (45 5)  (1243 213)  (1243 213)  LC_2 Logic Functioning bit
 (16 6)  (1214 214)  (1214 214)  routing T_23_13.sp4_v_b_13 <X> T_23_13.lc_trk_g1_5
 (17 6)  (1215 214)  (1215 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1216 214)  (1216 214)  routing T_23_13.sp4_v_b_13 <X> T_23_13.lc_trk_g1_5
 (21 6)  (1219 214)  (1219 214)  routing T_23_13.lft_op_7 <X> T_23_13.lc_trk_g1_7
 (22 6)  (1220 214)  (1220 214)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (1222 214)  (1222 214)  routing T_23_13.lft_op_7 <X> T_23_13.lc_trk_g1_7
 (5 7)  (1203 215)  (1203 215)  routing T_23_13.sp4_h_l_38 <X> T_23_13.sp4_v_t_38
 (18 7)  (1216 215)  (1216 215)  routing T_23_13.sp4_v_b_13 <X> T_23_13.lc_trk_g1_5
 (4 10)  (1202 218)  (1202 218)  routing T_23_13.sp4_h_r_6 <X> T_23_13.sp4_v_t_43
 (5 11)  (1203 219)  (1203 219)  routing T_23_13.sp4_h_r_6 <X> T_23_13.sp4_v_t_43
 (15 12)  (1213 220)  (1213 220)  routing T_23_13.sp4_v_t_28 <X> T_23_13.lc_trk_g3_1
 (16 12)  (1214 220)  (1214 220)  routing T_23_13.sp4_v_t_28 <X> T_23_13.lc_trk_g3_1
 (17 12)  (1215 220)  (1215 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (15 13)  (1213 221)  (1213 221)  routing T_23_13.sp4_v_t_29 <X> T_23_13.lc_trk_g3_0
 (16 13)  (1214 221)  (1214 221)  routing T_23_13.sp4_v_t_29 <X> T_23_13.lc_trk_g3_0
 (17 13)  (1215 221)  (1215 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (1 14)  (1199 222)  (1199 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (11 14)  (1209 222)  (1209 222)  routing T_23_13.sp4_h_r_5 <X> T_23_13.sp4_v_t_46
 (13 14)  (1211 222)  (1211 222)  routing T_23_13.sp4_h_r_5 <X> T_23_13.sp4_v_t_46
 (0 15)  (1198 223)  (1198 223)  routing T_23_13.lc_trk_g1_5 <X> T_23_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (1199 223)  (1199 223)  routing T_23_13.lc_trk_g1_5 <X> T_23_13.wire_logic_cluster/lc_7/s_r
 (12 15)  (1210 223)  (1210 223)  routing T_23_13.sp4_h_r_5 <X> T_23_13.sp4_v_t_46


LogicTile_24_13

 (0 0)  (1252 208)  (1252 208)  Negative Clock bit

 (15 0)  (1267 208)  (1267 208)  routing T_24_13.sp4_h_r_9 <X> T_24_13.lc_trk_g0_1
 (16 0)  (1268 208)  (1268 208)  routing T_24_13.sp4_h_r_9 <X> T_24_13.lc_trk_g0_1
 (17 0)  (1269 208)  (1269 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (1270 208)  (1270 208)  routing T_24_13.sp4_h_r_9 <X> T_24_13.lc_trk_g0_1
 (0 2)  (1252 210)  (1252 210)  routing T_24_13.glb_netwk_6 <X> T_24_13.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 210)  (1253 210)  routing T_24_13.glb_netwk_6 <X> T_24_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 210)  (1254 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (28 2)  (1280 210)  (1280 210)  routing T_24_13.lc_trk_g2_0 <X> T_24_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (1281 210)  (1281 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1283 210)  (1283 210)  routing T_24_13.lc_trk_g2_6 <X> T_24_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (1284 210)  (1284 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1285 210)  (1285 210)  routing T_24_13.lc_trk_g2_6 <X> T_24_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (1288 210)  (1288 210)  LC_1 Logic Functioning bit
 (38 2)  (1290 210)  (1290 210)  LC_1 Logic Functioning bit
 (41 2)  (1293 210)  (1293 210)  LC_1 Logic Functioning bit
 (43 2)  (1295 210)  (1295 210)  LC_1 Logic Functioning bit
 (45 2)  (1297 210)  (1297 210)  LC_1 Logic Functioning bit
 (29 3)  (1281 211)  (1281 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (1283 211)  (1283 211)  routing T_24_13.lc_trk_g2_6 <X> T_24_13.wire_logic_cluster/lc_1/in_3
 (37 3)  (1289 211)  (1289 211)  LC_1 Logic Functioning bit
 (39 3)  (1291 211)  (1291 211)  LC_1 Logic Functioning bit
 (41 3)  (1293 211)  (1293 211)  LC_1 Logic Functioning bit
 (43 3)  (1295 211)  (1295 211)  LC_1 Logic Functioning bit
 (45 3)  (1297 211)  (1297 211)  LC_1 Logic Functioning bit
 (3 4)  (1255 212)  (1255 212)  routing T_24_13.sp12_v_b_0 <X> T_24_13.sp12_h_r_0
 (3 5)  (1255 213)  (1255 213)  routing T_24_13.sp12_v_b_0 <X> T_24_13.sp12_h_r_0
 (3 6)  (1255 214)  (1255 214)  routing T_24_13.sp12_v_b_0 <X> T_24_13.sp12_v_t_23
 (15 9)  (1267 217)  (1267 217)  routing T_24_13.sp4_v_t_29 <X> T_24_13.lc_trk_g2_0
 (16 9)  (1268 217)  (1268 217)  routing T_24_13.sp4_v_t_29 <X> T_24_13.lc_trk_g2_0
 (17 9)  (1269 217)  (1269 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (12 10)  (1264 218)  (1264 218)  routing T_24_13.sp4_v_b_8 <X> T_24_13.sp4_h_l_45
 (5 11)  (1257 219)  (1257 219)  routing T_24_13.sp4_h_l_43 <X> T_24_13.sp4_v_t_43
 (15 11)  (1267 219)  (1267 219)  routing T_24_13.sp4_v_t_33 <X> T_24_13.lc_trk_g2_4
 (16 11)  (1268 219)  (1268 219)  routing T_24_13.sp4_v_t_33 <X> T_24_13.lc_trk_g2_4
 (17 11)  (1269 219)  (1269 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (1274 219)  (1274 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (4 13)  (1256 221)  (1256 221)  routing T_24_13.sp4_v_t_41 <X> T_24_13.sp4_h_r_9
 (0 14)  (1252 222)  (1252 222)  routing T_24_13.lc_trk_g2_4 <X> T_24_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (1253 222)  (1253 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (2 14)  (1254 222)  (1254 222)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (1 15)  (1253 223)  (1253 223)  routing T_24_13.lc_trk_g2_4 <X> T_24_13.wire_logic_cluster/lc_7/s_r


RAM_Tile_25_13

 (7 1)  (1313 209)  (1313 209)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 210)  (1306 210)  routing T_25_13.glb_netwk_6 <X> T_25_13.wire_bram/ram/RCLK
 (1 2)  (1307 210)  (1307 210)  routing T_25_13.glb_netwk_6 <X> T_25_13.wire_bram/ram/RCLK
 (2 2)  (1308 210)  (1308 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (27 4)  (1333 212)  (1333 212)  routing T_25_13.lc_trk_g1_0 <X> T_25_13.wire_bram/ram/WDATA_13
 (29 4)  (1335 212)  (1335 212)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g1_0 wire_bram/ram/WDATA_13
 (14 5)  (1320 213)  (1320 213)  routing T_25_13.sp12_h_l_15 <X> T_25_13.lc_trk_g1_0
 (16 5)  (1322 213)  (1322 213)  routing T_25_13.sp12_h_l_15 <X> T_25_13.lc_trk_g1_0
 (17 5)  (1323 213)  (1323 213)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_l_15 lc_trk_g1_0
 (39 5)  (1345 213)  (1345 213)  Enable bit of Mux _out_links/OutMux1_2 => wire_bram/ram/RDATA_13 sp4_v_b_20
 (15 8)  (1321 216)  (1321 216)  routing T_25_13.sp4_h_l_28 <X> T_25_13.lc_trk_g2_1
 (16 8)  (1322 216)  (1322 216)  routing T_25_13.sp4_h_l_28 <X> T_25_13.lc_trk_g2_1
 (17 8)  (1323 216)  (1323 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_l_28 lc_trk_g2_1
 (18 8)  (1324 216)  (1324 216)  routing T_25_13.sp4_h_l_28 <X> T_25_13.lc_trk_g2_1
 (18 9)  (1324 217)  (1324 217)  routing T_25_13.sp4_h_l_28 <X> T_25_13.lc_trk_g2_1
 (14 11)  (1320 219)  (1320 219)  routing T_25_13.sp4_r_v_b_36 <X> T_25_13.lc_trk_g2_4
 (17 11)  (1323 219)  (1323 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (28 12)  (1334 220)  (1334 220)  routing T_25_13.lc_trk_g2_1 <X> T_25_13.wire_bram/ram/WDATA_9
 (29 12)  (1335 220)  (1335 220)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_1 wire_bram/ram/WDATA_9
 (38 12)  (1344 220)  (1344 220)  Enable bit of Mux _out_links/OutMux1_6 => wire_bram/ram/RDATA_9 sp4_v_b_28
 (0 14)  (1306 222)  (1306 222)  routing T_25_13.lc_trk_g2_4 <X> T_25_13.wire_bram/ram/RE
 (1 14)  (1307 222)  (1307 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 223)  (1307 223)  routing T_25_13.lc_trk_g2_4 <X> T_25_13.wire_bram/ram/RE
 (3 15)  (1309 223)  (1309 223)  routing T_25_13.sp12_h_l_22 <X> T_25_13.sp12_v_t_22


LogicTile_26_13

 (5 2)  (1353 210)  (1353 210)  routing T_26_13.sp4_v_b_0 <X> T_26_13.sp4_h_l_37
 (3 4)  (1351 212)  (1351 212)  routing T_26_13.sp12_v_b_0 <X> T_26_13.sp12_h_r_0
 (3 5)  (1351 213)  (1351 213)  routing T_26_13.sp12_v_b_0 <X> T_26_13.sp12_h_r_0
 (3 6)  (1351 214)  (1351 214)  routing T_26_13.sp12_v_b_0 <X> T_26_13.sp12_v_t_23


LogicTile_27_13

 (6 6)  (1408 214)  (1408 214)  routing T_27_13.sp4_h_l_47 <X> T_27_13.sp4_v_t_38
 (13 6)  (1415 214)  (1415 214)  routing T_27_13.sp4_h_r_5 <X> T_27_13.sp4_v_t_40
 (11 7)  (1413 215)  (1413 215)  routing T_27_13.sp4_h_r_5 <X> T_27_13.sp4_h_l_40
 (12 7)  (1414 215)  (1414 215)  routing T_27_13.sp4_h_r_5 <X> T_27_13.sp4_v_t_40
 (5 10)  (1407 218)  (1407 218)  routing T_27_13.sp4_h_r_3 <X> T_27_13.sp4_h_l_43
 (4 11)  (1406 219)  (1406 219)  routing T_27_13.sp4_h_r_3 <X> T_27_13.sp4_h_l_43


LogicTile_28_13

 (2 0)  (1458 208)  (1458 208)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (19 15)  (1475 223)  (1475 223)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


IO_Tile_0_12

 (16 0)  (1 192)  (1 192)  IOB_0 IO Functioning bit
 (3 1)  (14 193)  (14 193)  IO control bit: IOLEFT_REN_1

 (6 3)  (11 195)  (11 195)  routing T_0_12.span12_horz_10 <X> T_0_12.lc_trk_g0_2
 (7 3)  (10 195)  (10 195)  Enable bit of Mux _local_links/g0_mux_2 => span12_horz_10 lc_trk_g0_2
 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (6 4)  (11 196)  (11 196)  routing T_0_12.span12_horz_13 <X> T_0_12.lc_trk_g0_5
 (7 4)  (10 196)  (10 196)  Enable bit of Mux _local_links/g0_mux_5 => span12_horz_13 lc_trk_g0_5
 (16 4)  (1 196)  (1 196)  IOB_0 IO Functioning bit
 (12 5)  (5 197)  (5 197)  routing T_0_12.lc_trk_g0_2 <X> T_0_12.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 197)  (4 197)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 198)  (15 198)  IO control bit: IOLEFT_REN_0

 (13 10)  (4 202)  (4 202)  routing T_0_12.lc_trk_g0_5 <X> T_0_12.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 202)  (1 202)  IOB_1 IO Functioning bit
 (13 11)  (4 203)  (4 203)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 205)  (0 205)  IOB_1 IO Functioning bit
 (16 14)  (1 206)  (1 206)  IOB_1 IO Functioning bit


LogicTile_4_12

 (9 4)  (189 196)  (189 196)  routing T_4_12.sp4_v_t_41 <X> T_4_12.sp4_h_r_4


LogicTile_6_12

 (3 10)  (291 202)  (291 202)  routing T_6_12.sp12_h_r_1 <X> T_6_12.sp12_h_l_22
 (3 11)  (291 203)  (291 203)  routing T_6_12.sp12_h_r_1 <X> T_6_12.sp12_h_l_22


LogicTile_7_12

 (14 0)  (356 192)  (356 192)  routing T_7_12.wire_logic_cluster/lc_0/out <X> T_7_12.lc_trk_g0_0
 (28 0)  (370 192)  (370 192)  routing T_7_12.lc_trk_g2_5 <X> T_7_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 192)  (371 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 192)  (372 192)  routing T_7_12.lc_trk_g2_5 <X> T_7_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (374 192)  (374 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 192)  (375 192)  routing T_7_12.lc_trk_g2_3 <X> T_7_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 192)  (378 192)  LC_0 Logic Functioning bit
 (45 0)  (387 192)  (387 192)  LC_0 Logic Functioning bit
 (17 1)  (359 193)  (359 193)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (371 193)  (371 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (373 193)  (373 193)  routing T_7_12.lc_trk_g2_3 <X> T_7_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (374 193)  (374 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (375 193)  (375 193)  routing T_7_12.lc_trk_g3_1 <X> T_7_12.input_2_0
 (34 1)  (376 193)  (376 193)  routing T_7_12.lc_trk_g3_1 <X> T_7_12.input_2_0
 (36 1)  (378 193)  (378 193)  LC_0 Logic Functioning bit
 (37 1)  (379 193)  (379 193)  LC_0 Logic Functioning bit
 (39 1)  (381 193)  (381 193)  LC_0 Logic Functioning bit
 (40 1)  (382 193)  (382 193)  LC_0 Logic Functioning bit
 (42 1)  (384 193)  (384 193)  LC_0 Logic Functioning bit
 (0 2)  (342 194)  (342 194)  routing T_7_12.glb_netwk_6 <X> T_7_12.wire_logic_cluster/lc_7/clk
 (1 2)  (343 194)  (343 194)  routing T_7_12.glb_netwk_6 <X> T_7_12.wire_logic_cluster/lc_7/clk
 (2 2)  (344 194)  (344 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 6)  (359 198)  (359 198)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (360 198)  (360 198)  routing T_7_12.wire_logic_cluster/lc_5/out <X> T_7_12.lc_trk_g1_5
 (22 8)  (364 200)  (364 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (365 200)  (365 200)  routing T_7_12.sp4_v_t_30 <X> T_7_12.lc_trk_g2_3
 (24 8)  (366 200)  (366 200)  routing T_7_12.sp4_v_t_30 <X> T_7_12.lc_trk_g2_3
 (3 10)  (345 202)  (345 202)  routing T_7_12.sp12_h_r_1 <X> T_7_12.sp12_h_l_22
 (16 10)  (358 202)  (358 202)  routing T_7_12.sp12_v_b_21 <X> T_7_12.lc_trk_g2_5
 (17 10)  (359 202)  (359 202)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (29 10)  (371 202)  (371 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (373 202)  (373 202)  routing T_7_12.lc_trk_g1_5 <X> T_7_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 202)  (374 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (376 202)  (376 202)  routing T_7_12.lc_trk_g1_5 <X> T_7_12.wire_logic_cluster/lc_5/in_3
 (35 10)  (377 202)  (377 202)  routing T_7_12.lc_trk_g2_5 <X> T_7_12.input_2_5
 (36 10)  (378 202)  (378 202)  LC_5 Logic Functioning bit
 (38 10)  (380 202)  (380 202)  LC_5 Logic Functioning bit
 (39 10)  (381 202)  (381 202)  LC_5 Logic Functioning bit
 (43 10)  (385 202)  (385 202)  LC_5 Logic Functioning bit
 (45 10)  (387 202)  (387 202)  LC_5 Logic Functioning bit
 (3 11)  (345 203)  (345 203)  routing T_7_12.sp12_h_r_1 <X> T_7_12.sp12_h_l_22
 (18 11)  (360 203)  (360 203)  routing T_7_12.sp12_v_b_21 <X> T_7_12.lc_trk_g2_5
 (26 11)  (368 203)  (368 203)  routing T_7_12.lc_trk_g2_3 <X> T_7_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (370 203)  (370 203)  routing T_7_12.lc_trk_g2_3 <X> T_7_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 203)  (371 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (374 203)  (374 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (375 203)  (375 203)  routing T_7_12.lc_trk_g2_5 <X> T_7_12.input_2_5
 (38 11)  (380 203)  (380 203)  LC_5 Logic Functioning bit
 (39 11)  (381 203)  (381 203)  LC_5 Logic Functioning bit
 (15 12)  (357 204)  (357 204)  routing T_7_12.sp4_h_r_41 <X> T_7_12.lc_trk_g3_1
 (16 12)  (358 204)  (358 204)  routing T_7_12.sp4_h_r_41 <X> T_7_12.lc_trk_g3_1
 (17 12)  (359 204)  (359 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (360 204)  (360 204)  routing T_7_12.sp4_h_r_41 <X> T_7_12.lc_trk_g3_1
 (18 13)  (360 205)  (360 205)  routing T_7_12.sp4_h_r_41 <X> T_7_12.lc_trk_g3_1


RAM_Tile_8_12

 (5 4)  (401 196)  (401 196)  routing T_8_12.sp4_v_b_9 <X> T_8_12.sp4_h_r_3
 (4 5)  (400 197)  (400 197)  routing T_8_12.sp4_v_b_9 <X> T_8_12.sp4_h_r_3
 (6 5)  (402 197)  (402 197)  routing T_8_12.sp4_v_b_9 <X> T_8_12.sp4_h_r_3
 (9 12)  (405 204)  (405 204)  routing T_8_12.sp4_v_t_47 <X> T_8_12.sp4_h_r_10


LogicTile_9_12

 (12 0)  (450 192)  (450 192)  routing T_9_12.sp4_v_t_39 <X> T_9_12.sp4_h_r_2
 (27 0)  (465 192)  (465 192)  routing T_9_12.lc_trk_g3_0 <X> T_9_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 192)  (466 192)  routing T_9_12.lc_trk_g3_0 <X> T_9_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 192)  (467 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 192)  (470 192)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (474 192)  (474 192)  LC_0 Logic Functioning bit
 (39 0)  (477 192)  (477 192)  LC_0 Logic Functioning bit
 (41 0)  (479 192)  (479 192)  LC_0 Logic Functioning bit
 (42 0)  (480 192)  (480 192)  LC_0 Logic Functioning bit
 (44 0)  (482 192)  (482 192)  LC_0 Logic Functioning bit
 (45 0)  (483 192)  (483 192)  LC_0 Logic Functioning bit
 (36 1)  (474 193)  (474 193)  LC_0 Logic Functioning bit
 (39 1)  (477 193)  (477 193)  LC_0 Logic Functioning bit
 (41 1)  (479 193)  (479 193)  LC_0 Logic Functioning bit
 (42 1)  (480 193)  (480 193)  LC_0 Logic Functioning bit
 (49 1)  (487 193)  (487 193)  Carry_In_Mux bit 

 (51 1)  (489 193)  (489 193)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (438 194)  (438 194)  routing T_9_12.lc_trk_g2_0 <X> T_9_12.wire_logic_cluster/lc_7/clk
 (2 2)  (440 194)  (440 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (27 2)  (465 194)  (465 194)  routing T_9_12.lc_trk_g3_1 <X> T_9_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 194)  (466 194)  routing T_9_12.lc_trk_g3_1 <X> T_9_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 194)  (467 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 194)  (470 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (474 194)  (474 194)  LC_1 Logic Functioning bit
 (39 2)  (477 194)  (477 194)  LC_1 Logic Functioning bit
 (41 2)  (479 194)  (479 194)  LC_1 Logic Functioning bit
 (42 2)  (480 194)  (480 194)  LC_1 Logic Functioning bit
 (44 2)  (482 194)  (482 194)  LC_1 Logic Functioning bit
 (45 2)  (483 194)  (483 194)  LC_1 Logic Functioning bit
 (52 2)  (490 194)  (490 194)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (2 3)  (440 195)  (440 195)  routing T_9_12.lc_trk_g2_0 <X> T_9_12.wire_logic_cluster/lc_7/clk
 (36 3)  (474 195)  (474 195)  LC_1 Logic Functioning bit
 (39 3)  (477 195)  (477 195)  LC_1 Logic Functioning bit
 (41 3)  (479 195)  (479 195)  LC_1 Logic Functioning bit
 (42 3)  (480 195)  (480 195)  LC_1 Logic Functioning bit
 (0 4)  (438 196)  (438 196)  routing T_9_12.lc_trk_g3_3 <X> T_9_12.wire_logic_cluster/lc_7/cen
 (1 4)  (439 196)  (439 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (3 4)  (441 196)  (441 196)  routing T_9_12.sp12_v_t_23 <X> T_9_12.sp12_h_r_0
 (21 4)  (459 196)  (459 196)  routing T_9_12.wire_logic_cluster/lc_3/out <X> T_9_12.lc_trk_g1_3
 (22 4)  (460 196)  (460 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (463 196)  (463 196)  routing T_9_12.wire_logic_cluster/lc_2/out <X> T_9_12.lc_trk_g1_2
 (27 4)  (465 196)  (465 196)  routing T_9_12.lc_trk_g1_2 <X> T_9_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 196)  (467 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 196)  (470 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (474 196)  (474 196)  LC_2 Logic Functioning bit
 (39 4)  (477 196)  (477 196)  LC_2 Logic Functioning bit
 (41 4)  (479 196)  (479 196)  LC_2 Logic Functioning bit
 (42 4)  (480 196)  (480 196)  LC_2 Logic Functioning bit
 (44 4)  (482 196)  (482 196)  LC_2 Logic Functioning bit
 (45 4)  (483 196)  (483 196)  LC_2 Logic Functioning bit
 (0 5)  (438 197)  (438 197)  routing T_9_12.lc_trk_g3_3 <X> T_9_12.wire_logic_cluster/lc_7/cen
 (1 5)  (439 197)  (439 197)  routing T_9_12.lc_trk_g3_3 <X> T_9_12.wire_logic_cluster/lc_7/cen
 (8 5)  (446 197)  (446 197)  routing T_9_12.sp4_v_t_36 <X> T_9_12.sp4_v_b_4
 (10 5)  (448 197)  (448 197)  routing T_9_12.sp4_v_t_36 <X> T_9_12.sp4_v_b_4
 (22 5)  (460 197)  (460 197)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (468 197)  (468 197)  routing T_9_12.lc_trk_g1_2 <X> T_9_12.wire_logic_cluster/lc_2/in_1
 (36 5)  (474 197)  (474 197)  LC_2 Logic Functioning bit
 (39 5)  (477 197)  (477 197)  LC_2 Logic Functioning bit
 (41 5)  (479 197)  (479 197)  LC_2 Logic Functioning bit
 (42 5)  (480 197)  (480 197)  LC_2 Logic Functioning bit
 (51 5)  (489 197)  (489 197)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (453 198)  (453 198)  routing T_9_12.sp4_h_r_21 <X> T_9_12.lc_trk_g1_5
 (16 6)  (454 198)  (454 198)  routing T_9_12.sp4_h_r_21 <X> T_9_12.lc_trk_g1_5
 (17 6)  (455 198)  (455 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (456 198)  (456 198)  routing T_9_12.sp4_h_r_21 <X> T_9_12.lc_trk_g1_5
 (27 6)  (465 198)  (465 198)  routing T_9_12.lc_trk_g1_3 <X> T_9_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 198)  (467 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 198)  (470 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (474 198)  (474 198)  LC_3 Logic Functioning bit
 (39 6)  (477 198)  (477 198)  LC_3 Logic Functioning bit
 (41 6)  (479 198)  (479 198)  LC_3 Logic Functioning bit
 (42 6)  (480 198)  (480 198)  LC_3 Logic Functioning bit
 (45 6)  (483 198)  (483 198)  LC_3 Logic Functioning bit
 (18 7)  (456 199)  (456 199)  routing T_9_12.sp4_h_r_21 <X> T_9_12.lc_trk_g1_5
 (30 7)  (468 199)  (468 199)  routing T_9_12.lc_trk_g1_3 <X> T_9_12.wire_logic_cluster/lc_3/in_1
 (36 7)  (474 199)  (474 199)  LC_3 Logic Functioning bit
 (39 7)  (477 199)  (477 199)  LC_3 Logic Functioning bit
 (41 7)  (479 199)  (479 199)  LC_3 Logic Functioning bit
 (42 7)  (480 199)  (480 199)  LC_3 Logic Functioning bit
 (46 7)  (484 199)  (484 199)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (3 8)  (441 200)  (441 200)  routing T_9_12.sp12_v_t_22 <X> T_9_12.sp12_v_b_1
 (14 8)  (452 200)  (452 200)  routing T_9_12.sp4_h_l_21 <X> T_9_12.lc_trk_g2_0
 (15 9)  (453 201)  (453 201)  routing T_9_12.sp4_h_l_21 <X> T_9_12.lc_trk_g2_0
 (16 9)  (454 201)  (454 201)  routing T_9_12.sp4_h_l_21 <X> T_9_12.lc_trk_g2_0
 (17 9)  (455 201)  (455 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (14 12)  (452 204)  (452 204)  routing T_9_12.wire_logic_cluster/lc_0/out <X> T_9_12.lc_trk_g3_0
 (17 12)  (455 204)  (455 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 204)  (456 204)  routing T_9_12.wire_logic_cluster/lc_1/out <X> T_9_12.lc_trk_g3_1
 (22 12)  (460 204)  (460 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (17 13)  (455 205)  (455 205)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (19 13)  (457 205)  (457 205)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (1 14)  (439 206)  (439 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (438 207)  (438 207)  routing T_9_12.lc_trk_g1_5 <X> T_9_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (439 207)  (439 207)  routing T_9_12.lc_trk_g1_5 <X> T_9_12.wire_logic_cluster/lc_7/s_r


LogicTile_10_12

 (5 0)  (497 192)  (497 192)  routing T_10_12.sp4_v_t_37 <X> T_10_12.sp4_h_r_0
 (25 0)  (517 192)  (517 192)  routing T_10_12.sp4_h_l_7 <X> T_10_12.lc_trk_g0_2
 (27 0)  (519 192)  (519 192)  routing T_10_12.lc_trk_g3_0 <X> T_10_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 192)  (520 192)  routing T_10_12.lc_trk_g3_0 <X> T_10_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 192)  (521 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 192)  (524 192)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (528 192)  (528 192)  LC_0 Logic Functioning bit
 (39 0)  (531 192)  (531 192)  LC_0 Logic Functioning bit
 (41 0)  (533 192)  (533 192)  LC_0 Logic Functioning bit
 (42 0)  (534 192)  (534 192)  LC_0 Logic Functioning bit
 (44 0)  (536 192)  (536 192)  LC_0 Logic Functioning bit
 (45 0)  (537 192)  (537 192)  LC_0 Logic Functioning bit
 (22 1)  (514 193)  (514 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (515 193)  (515 193)  routing T_10_12.sp4_h_l_7 <X> T_10_12.lc_trk_g0_2
 (24 1)  (516 193)  (516 193)  routing T_10_12.sp4_h_l_7 <X> T_10_12.lc_trk_g0_2
 (25 1)  (517 193)  (517 193)  routing T_10_12.sp4_h_l_7 <X> T_10_12.lc_trk_g0_2
 (36 1)  (528 193)  (528 193)  LC_0 Logic Functioning bit
 (39 1)  (531 193)  (531 193)  LC_0 Logic Functioning bit
 (41 1)  (533 193)  (533 193)  LC_0 Logic Functioning bit
 (42 1)  (534 193)  (534 193)  LC_0 Logic Functioning bit
 (50 1)  (542 193)  (542 193)  Carry_In_Mux bit 

 (0 2)  (492 194)  (492 194)  routing T_10_12.lc_trk_g2_0 <X> T_10_12.wire_logic_cluster/lc_7/clk
 (2 2)  (494 194)  (494 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (27 2)  (519 194)  (519 194)  routing T_10_12.lc_trk_g3_1 <X> T_10_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 194)  (520 194)  routing T_10_12.lc_trk_g3_1 <X> T_10_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 194)  (521 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 194)  (524 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (528 194)  (528 194)  LC_1 Logic Functioning bit
 (39 2)  (531 194)  (531 194)  LC_1 Logic Functioning bit
 (41 2)  (533 194)  (533 194)  LC_1 Logic Functioning bit
 (42 2)  (534 194)  (534 194)  LC_1 Logic Functioning bit
 (44 2)  (536 194)  (536 194)  LC_1 Logic Functioning bit
 (45 2)  (537 194)  (537 194)  LC_1 Logic Functioning bit
 (2 3)  (494 195)  (494 195)  routing T_10_12.lc_trk_g2_0 <X> T_10_12.wire_logic_cluster/lc_7/clk
 (36 3)  (528 195)  (528 195)  LC_1 Logic Functioning bit
 (39 3)  (531 195)  (531 195)  LC_1 Logic Functioning bit
 (41 3)  (533 195)  (533 195)  LC_1 Logic Functioning bit
 (42 3)  (534 195)  (534 195)  LC_1 Logic Functioning bit
 (1 4)  (493 196)  (493 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (513 196)  (513 196)  routing T_10_12.wire_logic_cluster/lc_3/out <X> T_10_12.lc_trk_g1_3
 (22 4)  (514 196)  (514 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (517 196)  (517 196)  routing T_10_12.wire_logic_cluster/lc_2/out <X> T_10_12.lc_trk_g1_2
 (27 4)  (519 196)  (519 196)  routing T_10_12.lc_trk_g1_2 <X> T_10_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 196)  (521 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 196)  (524 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (528 196)  (528 196)  LC_2 Logic Functioning bit
 (39 4)  (531 196)  (531 196)  LC_2 Logic Functioning bit
 (41 4)  (533 196)  (533 196)  LC_2 Logic Functioning bit
 (42 4)  (534 196)  (534 196)  LC_2 Logic Functioning bit
 (44 4)  (536 196)  (536 196)  LC_2 Logic Functioning bit
 (45 4)  (537 196)  (537 196)  LC_2 Logic Functioning bit
 (1 5)  (493 197)  (493 197)  routing T_10_12.lc_trk_g0_2 <X> T_10_12.wire_logic_cluster/lc_7/cen
 (4 5)  (496 197)  (496 197)  routing T_10_12.sp4_v_t_47 <X> T_10_12.sp4_h_r_3
 (22 5)  (514 197)  (514 197)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (522 197)  (522 197)  routing T_10_12.lc_trk_g1_2 <X> T_10_12.wire_logic_cluster/lc_2/in_1
 (36 5)  (528 197)  (528 197)  LC_2 Logic Functioning bit
 (39 5)  (531 197)  (531 197)  LC_2 Logic Functioning bit
 (41 5)  (533 197)  (533 197)  LC_2 Logic Functioning bit
 (42 5)  (534 197)  (534 197)  LC_2 Logic Functioning bit
 (51 5)  (543 197)  (543 197)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (509 198)  (509 198)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (510 198)  (510 198)  routing T_10_12.wire_logic_cluster/lc_5/out <X> T_10_12.lc_trk_g1_5
 (21 6)  (513 198)  (513 198)  routing T_10_12.wire_logic_cluster/lc_7/out <X> T_10_12.lc_trk_g1_7
 (22 6)  (514 198)  (514 198)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (517 198)  (517 198)  routing T_10_12.wire_logic_cluster/lc_6/out <X> T_10_12.lc_trk_g1_6
 (27 6)  (519 198)  (519 198)  routing T_10_12.lc_trk_g1_3 <X> T_10_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 198)  (521 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 198)  (524 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (528 198)  (528 198)  LC_3 Logic Functioning bit
 (39 6)  (531 198)  (531 198)  LC_3 Logic Functioning bit
 (41 6)  (533 198)  (533 198)  LC_3 Logic Functioning bit
 (42 6)  (534 198)  (534 198)  LC_3 Logic Functioning bit
 (44 6)  (536 198)  (536 198)  LC_3 Logic Functioning bit
 (45 6)  (537 198)  (537 198)  LC_3 Logic Functioning bit
 (22 7)  (514 199)  (514 199)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (522 199)  (522 199)  routing T_10_12.lc_trk_g1_3 <X> T_10_12.wire_logic_cluster/lc_3/in_1
 (36 7)  (528 199)  (528 199)  LC_3 Logic Functioning bit
 (39 7)  (531 199)  (531 199)  LC_3 Logic Functioning bit
 (41 7)  (533 199)  (533 199)  LC_3 Logic Functioning bit
 (42 7)  (534 199)  (534 199)  LC_3 Logic Functioning bit
 (51 7)  (543 199)  (543 199)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (27 8)  (519 200)  (519 200)  routing T_10_12.lc_trk_g3_4 <X> T_10_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 200)  (520 200)  routing T_10_12.lc_trk_g3_4 <X> T_10_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 200)  (521 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 200)  (522 200)  routing T_10_12.lc_trk_g3_4 <X> T_10_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 200)  (524 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (528 200)  (528 200)  LC_4 Logic Functioning bit
 (39 8)  (531 200)  (531 200)  LC_4 Logic Functioning bit
 (41 8)  (533 200)  (533 200)  LC_4 Logic Functioning bit
 (42 8)  (534 200)  (534 200)  LC_4 Logic Functioning bit
 (44 8)  (536 200)  (536 200)  LC_4 Logic Functioning bit
 (45 8)  (537 200)  (537 200)  LC_4 Logic Functioning bit
 (51 8)  (543 200)  (543 200)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (17 9)  (509 201)  (509 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (19 9)  (511 201)  (511 201)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (36 9)  (528 201)  (528 201)  LC_4 Logic Functioning bit
 (39 9)  (531 201)  (531 201)  LC_4 Logic Functioning bit
 (41 9)  (533 201)  (533 201)  LC_4 Logic Functioning bit
 (42 9)  (534 201)  (534 201)  LC_4 Logic Functioning bit
 (27 10)  (519 202)  (519 202)  routing T_10_12.lc_trk_g1_5 <X> T_10_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 202)  (521 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 202)  (522 202)  routing T_10_12.lc_trk_g1_5 <X> T_10_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 202)  (524 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (528 202)  (528 202)  LC_5 Logic Functioning bit
 (39 10)  (531 202)  (531 202)  LC_5 Logic Functioning bit
 (41 10)  (533 202)  (533 202)  LC_5 Logic Functioning bit
 (42 10)  (534 202)  (534 202)  LC_5 Logic Functioning bit
 (44 10)  (536 202)  (536 202)  LC_5 Logic Functioning bit
 (45 10)  (537 202)  (537 202)  LC_5 Logic Functioning bit
 (14 11)  (506 203)  (506 203)  routing T_10_12.sp4_h_l_17 <X> T_10_12.lc_trk_g2_4
 (15 11)  (507 203)  (507 203)  routing T_10_12.sp4_h_l_17 <X> T_10_12.lc_trk_g2_4
 (16 11)  (508 203)  (508 203)  routing T_10_12.sp4_h_l_17 <X> T_10_12.lc_trk_g2_4
 (17 11)  (509 203)  (509 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (36 11)  (528 203)  (528 203)  LC_5 Logic Functioning bit
 (39 11)  (531 203)  (531 203)  LC_5 Logic Functioning bit
 (41 11)  (533 203)  (533 203)  LC_5 Logic Functioning bit
 (42 11)  (534 203)  (534 203)  LC_5 Logic Functioning bit
 (11 12)  (503 204)  (503 204)  routing T_10_12.sp4_v_t_45 <X> T_10_12.sp4_v_b_11
 (14 12)  (506 204)  (506 204)  routing T_10_12.wire_logic_cluster/lc_0/out <X> T_10_12.lc_trk_g3_0
 (17 12)  (509 204)  (509 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 204)  (510 204)  routing T_10_12.wire_logic_cluster/lc_1/out <X> T_10_12.lc_trk_g3_1
 (27 12)  (519 204)  (519 204)  routing T_10_12.lc_trk_g1_6 <X> T_10_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 204)  (521 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 204)  (522 204)  routing T_10_12.lc_trk_g1_6 <X> T_10_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (524 204)  (524 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (528 204)  (528 204)  LC_6 Logic Functioning bit
 (39 12)  (531 204)  (531 204)  LC_6 Logic Functioning bit
 (41 12)  (533 204)  (533 204)  LC_6 Logic Functioning bit
 (42 12)  (534 204)  (534 204)  LC_6 Logic Functioning bit
 (44 12)  (536 204)  (536 204)  LC_6 Logic Functioning bit
 (45 12)  (537 204)  (537 204)  LC_6 Logic Functioning bit
 (12 13)  (504 205)  (504 205)  routing T_10_12.sp4_v_t_45 <X> T_10_12.sp4_v_b_11
 (17 13)  (509 205)  (509 205)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (522 205)  (522 205)  routing T_10_12.lc_trk_g1_6 <X> T_10_12.wire_logic_cluster/lc_6/in_1
 (36 13)  (528 205)  (528 205)  LC_6 Logic Functioning bit
 (39 13)  (531 205)  (531 205)  LC_6 Logic Functioning bit
 (41 13)  (533 205)  (533 205)  LC_6 Logic Functioning bit
 (42 13)  (534 205)  (534 205)  LC_6 Logic Functioning bit
 (0 14)  (492 206)  (492 206)  routing T_10_12.lc_trk_g2_4 <X> T_10_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 206)  (493 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (506 206)  (506 206)  routing T_10_12.wire_logic_cluster/lc_4/out <X> T_10_12.lc_trk_g3_4
 (27 14)  (519 206)  (519 206)  routing T_10_12.lc_trk_g1_7 <X> T_10_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 206)  (521 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 206)  (522 206)  routing T_10_12.lc_trk_g1_7 <X> T_10_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 206)  (524 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (528 206)  (528 206)  LC_7 Logic Functioning bit
 (39 14)  (531 206)  (531 206)  LC_7 Logic Functioning bit
 (41 14)  (533 206)  (533 206)  LC_7 Logic Functioning bit
 (42 14)  (534 206)  (534 206)  LC_7 Logic Functioning bit
 (45 14)  (537 206)  (537 206)  LC_7 Logic Functioning bit
 (1 15)  (493 207)  (493 207)  routing T_10_12.lc_trk_g2_4 <X> T_10_12.wire_logic_cluster/lc_7/s_r
 (17 15)  (509 207)  (509 207)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (522 207)  (522 207)  routing T_10_12.lc_trk_g1_7 <X> T_10_12.wire_logic_cluster/lc_7/in_1
 (36 15)  (528 207)  (528 207)  LC_7 Logic Functioning bit
 (39 15)  (531 207)  (531 207)  LC_7 Logic Functioning bit
 (41 15)  (533 207)  (533 207)  LC_7 Logic Functioning bit
 (42 15)  (534 207)  (534 207)  LC_7 Logic Functioning bit


LogicTile_11_12

 (13 0)  (559 192)  (559 192)  routing T_11_12.sp4_v_t_39 <X> T_11_12.sp4_v_b_2
 (14 0)  (560 192)  (560 192)  routing T_11_12.sp4_h_r_8 <X> T_11_12.lc_trk_g0_0
 (22 0)  (568 192)  (568 192)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (569 192)  (569 192)  routing T_11_12.sp12_h_r_11 <X> T_11_12.lc_trk_g0_3
 (25 0)  (571 192)  (571 192)  routing T_11_12.wire_logic_cluster/lc_2/out <X> T_11_12.lc_trk_g0_2
 (27 0)  (573 192)  (573 192)  routing T_11_12.lc_trk_g1_6 <X> T_11_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 192)  (575 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 192)  (576 192)  routing T_11_12.lc_trk_g1_6 <X> T_11_12.wire_logic_cluster/lc_0/in_1
 (31 0)  (577 192)  (577 192)  routing T_11_12.lc_trk_g2_5 <X> T_11_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 192)  (578 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 192)  (579 192)  routing T_11_12.lc_trk_g2_5 <X> T_11_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 192)  (581 192)  routing T_11_12.lc_trk_g3_7 <X> T_11_12.input_2_0
 (36 0)  (582 192)  (582 192)  LC_0 Logic Functioning bit
 (37 0)  (583 192)  (583 192)  LC_0 Logic Functioning bit
 (38 0)  (584 192)  (584 192)  LC_0 Logic Functioning bit
 (40 0)  (586 192)  (586 192)  LC_0 Logic Functioning bit
 (42 0)  (588 192)  (588 192)  LC_0 Logic Functioning bit
 (43 0)  (589 192)  (589 192)  LC_0 Logic Functioning bit
 (15 1)  (561 193)  (561 193)  routing T_11_12.sp4_h_r_8 <X> T_11_12.lc_trk_g0_0
 (16 1)  (562 193)  (562 193)  routing T_11_12.sp4_h_r_8 <X> T_11_12.lc_trk_g0_0
 (17 1)  (563 193)  (563 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (568 193)  (568 193)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (28 1)  (574 193)  (574 193)  routing T_11_12.lc_trk_g2_0 <X> T_11_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 193)  (575 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 193)  (576 193)  routing T_11_12.lc_trk_g1_6 <X> T_11_12.wire_logic_cluster/lc_0/in_1
 (32 1)  (578 193)  (578 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (579 193)  (579 193)  routing T_11_12.lc_trk_g3_7 <X> T_11_12.input_2_0
 (34 1)  (580 193)  (580 193)  routing T_11_12.lc_trk_g3_7 <X> T_11_12.input_2_0
 (35 1)  (581 193)  (581 193)  routing T_11_12.lc_trk_g3_7 <X> T_11_12.input_2_0
 (36 1)  (582 193)  (582 193)  LC_0 Logic Functioning bit
 (37 1)  (583 193)  (583 193)  LC_0 Logic Functioning bit
 (38 1)  (584 193)  (584 193)  LC_0 Logic Functioning bit
 (39 1)  (585 193)  (585 193)  LC_0 Logic Functioning bit
 (42 1)  (588 193)  (588 193)  LC_0 Logic Functioning bit
 (43 1)  (589 193)  (589 193)  LC_0 Logic Functioning bit
 (2 2)  (548 194)  (548 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (14 2)  (560 194)  (560 194)  routing T_11_12.lft_op_4 <X> T_11_12.lc_trk_g0_4
 (15 2)  (561 194)  (561 194)  routing T_11_12.sp4_h_r_13 <X> T_11_12.lc_trk_g0_5
 (16 2)  (562 194)  (562 194)  routing T_11_12.sp4_h_r_13 <X> T_11_12.lc_trk_g0_5
 (17 2)  (563 194)  (563 194)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (564 194)  (564 194)  routing T_11_12.sp4_h_r_13 <X> T_11_12.lc_trk_g0_5
 (22 2)  (568 194)  (568 194)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (570 194)  (570 194)  routing T_11_12.bot_op_7 <X> T_11_12.lc_trk_g0_7
 (26 2)  (572 194)  (572 194)  routing T_11_12.lc_trk_g1_6 <X> T_11_12.wire_logic_cluster/lc_1/in_0
 (28 2)  (574 194)  (574 194)  routing T_11_12.lc_trk_g2_2 <X> T_11_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 194)  (575 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 194)  (578 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 194)  (579 194)  routing T_11_12.lc_trk_g3_3 <X> T_11_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 194)  (580 194)  routing T_11_12.lc_trk_g3_3 <X> T_11_12.wire_logic_cluster/lc_1/in_3
 (37 2)  (583 194)  (583 194)  LC_1 Logic Functioning bit
 (38 2)  (584 194)  (584 194)  LC_1 Logic Functioning bit
 (41 2)  (587 194)  (587 194)  LC_1 Logic Functioning bit
 (45 2)  (591 194)  (591 194)  LC_1 Logic Functioning bit
 (47 2)  (593 194)  (593 194)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (596 194)  (596 194)  Cascade bit: LH_LC01_inmux02_5

 (2 3)  (548 195)  (548 195)  routing T_11_12.lc_trk_g0_0 <X> T_11_12.wire_logic_cluster/lc_7/clk
 (15 3)  (561 195)  (561 195)  routing T_11_12.lft_op_4 <X> T_11_12.lc_trk_g0_4
 (17 3)  (563 195)  (563 195)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (568 195)  (568 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (569 195)  (569 195)  routing T_11_12.sp4_h_r_6 <X> T_11_12.lc_trk_g0_6
 (24 3)  (570 195)  (570 195)  routing T_11_12.sp4_h_r_6 <X> T_11_12.lc_trk_g0_6
 (25 3)  (571 195)  (571 195)  routing T_11_12.sp4_h_r_6 <X> T_11_12.lc_trk_g0_6
 (26 3)  (572 195)  (572 195)  routing T_11_12.lc_trk_g1_6 <X> T_11_12.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 195)  (573 195)  routing T_11_12.lc_trk_g1_6 <X> T_11_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 195)  (575 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 195)  (576 195)  routing T_11_12.lc_trk_g2_2 <X> T_11_12.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 195)  (577 195)  routing T_11_12.lc_trk_g3_3 <X> T_11_12.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 195)  (582 195)  LC_1 Logic Functioning bit
 (38 3)  (584 195)  (584 195)  LC_1 Logic Functioning bit
 (41 3)  (587 195)  (587 195)  LC_1 Logic Functioning bit
 (47 3)  (593 195)  (593 195)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (14 4)  (560 196)  (560 196)  routing T_11_12.lft_op_0 <X> T_11_12.lc_trk_g1_0
 (15 4)  (561 196)  (561 196)  routing T_11_12.lft_op_1 <X> T_11_12.lc_trk_g1_1
 (17 4)  (563 196)  (563 196)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (564 196)  (564 196)  routing T_11_12.lft_op_1 <X> T_11_12.lc_trk_g1_1
 (21 4)  (567 196)  (567 196)  routing T_11_12.bnr_op_3 <X> T_11_12.lc_trk_g1_3
 (22 4)  (568 196)  (568 196)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (28 4)  (574 196)  (574 196)  routing T_11_12.lc_trk_g2_5 <X> T_11_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 196)  (575 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 196)  (576 196)  routing T_11_12.lc_trk_g2_5 <X> T_11_12.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 196)  (578 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (37 4)  (583 196)  (583 196)  LC_2 Logic Functioning bit
 (42 4)  (588 196)  (588 196)  LC_2 Logic Functioning bit
 (45 4)  (591 196)  (591 196)  LC_2 Logic Functioning bit
 (15 5)  (561 197)  (561 197)  routing T_11_12.lft_op_0 <X> T_11_12.lc_trk_g1_0
 (17 5)  (563 197)  (563 197)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (21 5)  (567 197)  (567 197)  routing T_11_12.bnr_op_3 <X> T_11_12.lc_trk_g1_3
 (26 5)  (572 197)  (572 197)  routing T_11_12.lc_trk_g1_3 <X> T_11_12.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 197)  (573 197)  routing T_11_12.lc_trk_g1_3 <X> T_11_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 197)  (575 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 197)  (577 197)  routing T_11_12.lc_trk_g0_3 <X> T_11_12.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 197)  (578 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (581 197)  (581 197)  routing T_11_12.lc_trk_g0_2 <X> T_11_12.input_2_2
 (36 5)  (582 197)  (582 197)  LC_2 Logic Functioning bit
 (37 5)  (583 197)  (583 197)  LC_2 Logic Functioning bit
 (39 5)  (585 197)  (585 197)  LC_2 Logic Functioning bit
 (43 5)  (589 197)  (589 197)  LC_2 Logic Functioning bit
 (46 5)  (592 197)  (592 197)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (13 6)  (559 198)  (559 198)  routing T_11_12.sp4_h_r_5 <X> T_11_12.sp4_v_t_40
 (25 6)  (571 198)  (571 198)  routing T_11_12.sp4_h_r_14 <X> T_11_12.lc_trk_g1_6
 (27 6)  (573 198)  (573 198)  routing T_11_12.lc_trk_g1_1 <X> T_11_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 198)  (575 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 198)  (578 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 198)  (579 198)  routing T_11_12.lc_trk_g3_1 <X> T_11_12.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 198)  (580 198)  routing T_11_12.lc_trk_g3_1 <X> T_11_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 198)  (582 198)  LC_3 Logic Functioning bit
 (37 6)  (583 198)  (583 198)  LC_3 Logic Functioning bit
 (38 6)  (584 198)  (584 198)  LC_3 Logic Functioning bit
 (39 6)  (585 198)  (585 198)  LC_3 Logic Functioning bit
 (41 6)  (587 198)  (587 198)  LC_3 Logic Functioning bit
 (43 6)  (589 198)  (589 198)  LC_3 Logic Functioning bit
 (12 7)  (558 199)  (558 199)  routing T_11_12.sp4_h_r_5 <X> T_11_12.sp4_v_t_40
 (22 7)  (568 199)  (568 199)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (569 199)  (569 199)  routing T_11_12.sp4_h_r_14 <X> T_11_12.lc_trk_g1_6
 (24 7)  (570 199)  (570 199)  routing T_11_12.sp4_h_r_14 <X> T_11_12.lc_trk_g1_6
 (36 7)  (582 199)  (582 199)  LC_3 Logic Functioning bit
 (37 7)  (583 199)  (583 199)  LC_3 Logic Functioning bit
 (38 7)  (584 199)  (584 199)  LC_3 Logic Functioning bit
 (39 7)  (585 199)  (585 199)  LC_3 Logic Functioning bit
 (41 7)  (587 199)  (587 199)  LC_3 Logic Functioning bit
 (43 7)  (589 199)  (589 199)  LC_3 Logic Functioning bit
 (25 8)  (571 200)  (571 200)  routing T_11_12.sp4_h_r_34 <X> T_11_12.lc_trk_g2_2
 (26 8)  (572 200)  (572 200)  routing T_11_12.lc_trk_g0_4 <X> T_11_12.wire_logic_cluster/lc_4/in_0
 (29 8)  (575 200)  (575 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 200)  (576 200)  routing T_11_12.lc_trk_g0_5 <X> T_11_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 200)  (578 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 200)  (580 200)  routing T_11_12.lc_trk_g1_0 <X> T_11_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 200)  (582 200)  LC_4 Logic Functioning bit
 (37 8)  (583 200)  (583 200)  LC_4 Logic Functioning bit
 (38 8)  (584 200)  (584 200)  LC_4 Logic Functioning bit
 (40 8)  (586 200)  (586 200)  LC_4 Logic Functioning bit
 (41 8)  (587 200)  (587 200)  LC_4 Logic Functioning bit
 (42 8)  (588 200)  (588 200)  LC_4 Logic Functioning bit
 (43 8)  (589 200)  (589 200)  LC_4 Logic Functioning bit
 (50 8)  (596 200)  (596 200)  Cascade bit: LH_LC04_inmux02_5

 (12 9)  (558 201)  (558 201)  routing T_11_12.sp4_h_r_8 <X> T_11_12.sp4_v_b_8
 (15 9)  (561 201)  (561 201)  routing T_11_12.tnr_op_0 <X> T_11_12.lc_trk_g2_0
 (17 9)  (563 201)  (563 201)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (568 201)  (568 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (569 201)  (569 201)  routing T_11_12.sp4_h_r_34 <X> T_11_12.lc_trk_g2_2
 (24 9)  (570 201)  (570 201)  routing T_11_12.sp4_h_r_34 <X> T_11_12.lc_trk_g2_2
 (29 9)  (575 201)  (575 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (582 201)  (582 201)  LC_4 Logic Functioning bit
 (37 9)  (583 201)  (583 201)  LC_4 Logic Functioning bit
 (38 9)  (584 201)  (584 201)  LC_4 Logic Functioning bit
 (39 9)  (585 201)  (585 201)  LC_4 Logic Functioning bit
 (40 9)  (586 201)  (586 201)  LC_4 Logic Functioning bit
 (41 9)  (587 201)  (587 201)  LC_4 Logic Functioning bit
 (42 9)  (588 201)  (588 201)  LC_4 Logic Functioning bit
 (43 9)  (589 201)  (589 201)  LC_4 Logic Functioning bit
 (13 10)  (559 202)  (559 202)  routing T_11_12.sp4_h_r_8 <X> T_11_12.sp4_v_t_45
 (17 10)  (563 202)  (563 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (567 202)  (567 202)  routing T_11_12.wire_logic_cluster/lc_7/out <X> T_11_12.lc_trk_g2_7
 (22 10)  (568 202)  (568 202)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (32 10)  (578 202)  (578 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 202)  (579 202)  routing T_11_12.lc_trk_g2_0 <X> T_11_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 202)  (582 202)  LC_5 Logic Functioning bit
 (37 10)  (583 202)  (583 202)  LC_5 Logic Functioning bit
 (50 10)  (596 202)  (596 202)  Cascade bit: LH_LC05_inmux02_5

 (11 11)  (557 203)  (557 203)  routing T_11_12.sp4_h_r_8 <X> T_11_12.sp4_h_l_45
 (12 11)  (558 203)  (558 203)  routing T_11_12.sp4_h_r_8 <X> T_11_12.sp4_v_t_45
 (36 11)  (582 203)  (582 203)  LC_5 Logic Functioning bit
 (37 11)  (583 203)  (583 203)  LC_5 Logic Functioning bit
 (3 12)  (549 204)  (549 204)  routing T_11_12.sp12_v_t_22 <X> T_11_12.sp12_h_r_1
 (4 12)  (550 204)  (550 204)  routing T_11_12.sp4_v_t_36 <X> T_11_12.sp4_v_b_9
 (6 12)  (552 204)  (552 204)  routing T_11_12.sp4_v_t_36 <X> T_11_12.sp4_v_b_9
 (15 12)  (561 204)  (561 204)  routing T_11_12.tnl_op_1 <X> T_11_12.lc_trk_g3_1
 (17 12)  (563 204)  (563 204)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (21 12)  (567 204)  (567 204)  routing T_11_12.sp4_v_t_22 <X> T_11_12.lc_trk_g3_3
 (22 12)  (568 204)  (568 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (569 204)  (569 204)  routing T_11_12.sp4_v_t_22 <X> T_11_12.lc_trk_g3_3
 (26 12)  (572 204)  (572 204)  routing T_11_12.lc_trk_g3_5 <X> T_11_12.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 204)  (573 204)  routing T_11_12.lc_trk_g1_6 <X> T_11_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 204)  (575 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 204)  (576 204)  routing T_11_12.lc_trk_g1_6 <X> T_11_12.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 204)  (577 204)  routing T_11_12.lc_trk_g0_7 <X> T_11_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 204)  (578 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (582 204)  (582 204)  LC_6 Logic Functioning bit
 (37 12)  (583 204)  (583 204)  LC_6 Logic Functioning bit
 (38 12)  (584 204)  (584 204)  LC_6 Logic Functioning bit
 (39 12)  (585 204)  (585 204)  LC_6 Logic Functioning bit
 (50 12)  (596 204)  (596 204)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (564 205)  (564 205)  routing T_11_12.tnl_op_1 <X> T_11_12.lc_trk_g3_1
 (21 13)  (567 205)  (567 205)  routing T_11_12.sp4_v_t_22 <X> T_11_12.lc_trk_g3_3
 (27 13)  (573 205)  (573 205)  routing T_11_12.lc_trk_g3_5 <X> T_11_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 205)  (574 205)  routing T_11_12.lc_trk_g3_5 <X> T_11_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 205)  (575 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 205)  (576 205)  routing T_11_12.lc_trk_g1_6 <X> T_11_12.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 205)  (577 205)  routing T_11_12.lc_trk_g0_7 <X> T_11_12.wire_logic_cluster/lc_6/in_3
 (37 13)  (583 205)  (583 205)  LC_6 Logic Functioning bit
 (38 13)  (584 205)  (584 205)  LC_6 Logic Functioning bit
 (39 13)  (585 205)  (585 205)  LC_6 Logic Functioning bit
 (48 13)  (594 205)  (594 205)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (16 14)  (562 206)  (562 206)  routing T_11_12.sp4_v_b_37 <X> T_11_12.lc_trk_g3_5
 (17 14)  (563 206)  (563 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (564 206)  (564 206)  routing T_11_12.sp4_v_b_37 <X> T_11_12.lc_trk_g3_5
 (22 14)  (568 206)  (568 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (569 206)  (569 206)  routing T_11_12.sp4_v_b_47 <X> T_11_12.lc_trk_g3_7
 (24 14)  (570 206)  (570 206)  routing T_11_12.sp4_v_b_47 <X> T_11_12.lc_trk_g3_7
 (26 14)  (572 206)  (572 206)  routing T_11_12.lc_trk_g2_5 <X> T_11_12.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 206)  (573 206)  routing T_11_12.lc_trk_g1_3 <X> T_11_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 206)  (575 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 206)  (577 206)  routing T_11_12.lc_trk_g0_6 <X> T_11_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 206)  (578 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (581 206)  (581 206)  routing T_11_12.lc_trk_g2_7 <X> T_11_12.input_2_7
 (37 14)  (583 206)  (583 206)  LC_7 Logic Functioning bit
 (42 14)  (588 206)  (588 206)  LC_7 Logic Functioning bit
 (45 14)  (591 206)  (591 206)  LC_7 Logic Functioning bit
 (18 15)  (564 207)  (564 207)  routing T_11_12.sp4_v_b_37 <X> T_11_12.lc_trk_g3_5
 (28 15)  (574 207)  (574 207)  routing T_11_12.lc_trk_g2_5 <X> T_11_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 207)  (575 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 207)  (576 207)  routing T_11_12.lc_trk_g1_3 <X> T_11_12.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 207)  (577 207)  routing T_11_12.lc_trk_g0_6 <X> T_11_12.wire_logic_cluster/lc_7/in_3
 (32 15)  (578 207)  (578 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (579 207)  (579 207)  routing T_11_12.lc_trk_g2_7 <X> T_11_12.input_2_7
 (35 15)  (581 207)  (581 207)  routing T_11_12.lc_trk_g2_7 <X> T_11_12.input_2_7
 (36 15)  (582 207)  (582 207)  LC_7 Logic Functioning bit
 (37 15)  (583 207)  (583 207)  LC_7 Logic Functioning bit
 (38 15)  (584 207)  (584 207)  LC_7 Logic Functioning bit
 (42 15)  (588 207)  (588 207)  LC_7 Logic Functioning bit
 (48 15)  (594 207)  (594 207)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_12_12

 (5 0)  (605 192)  (605 192)  routing T_12_12.sp4_v_b_0 <X> T_12_12.sp4_h_r_0
 (9 0)  (609 192)  (609 192)  routing T_12_12.sp4_h_l_47 <X> T_12_12.sp4_h_r_1
 (10 0)  (610 192)  (610 192)  routing T_12_12.sp4_h_l_47 <X> T_12_12.sp4_h_r_1
 (14 0)  (614 192)  (614 192)  routing T_12_12.sp4_h_l_5 <X> T_12_12.lc_trk_g0_0
 (17 0)  (617 192)  (617 192)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (618 192)  (618 192)  routing T_12_12.wire_logic_cluster/lc_1/out <X> T_12_12.lc_trk_g0_1
 (21 0)  (621 192)  (621 192)  routing T_12_12.wire_logic_cluster/lc_3/out <X> T_12_12.lc_trk_g0_3
 (22 0)  (622 192)  (622 192)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (626 192)  (626 192)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 192)  (627 192)  routing T_12_12.lc_trk_g3_0 <X> T_12_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 192)  (628 192)  routing T_12_12.lc_trk_g3_0 <X> T_12_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 192)  (629 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 192)  (631 192)  routing T_12_12.lc_trk_g1_4 <X> T_12_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 192)  (632 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 192)  (634 192)  routing T_12_12.lc_trk_g1_4 <X> T_12_12.wire_logic_cluster/lc_0/in_3
 (37 0)  (637 192)  (637 192)  LC_0 Logic Functioning bit
 (38 0)  (638 192)  (638 192)  LC_0 Logic Functioning bit
 (41 0)  (641 192)  (641 192)  LC_0 Logic Functioning bit
 (45 0)  (645 192)  (645 192)  LC_0 Logic Functioning bit
 (6 1)  (606 193)  (606 193)  routing T_12_12.sp4_v_b_0 <X> T_12_12.sp4_h_r_0
 (8 1)  (608 193)  (608 193)  routing T_12_12.sp4_h_r_1 <X> T_12_12.sp4_v_b_1
 (14 1)  (614 193)  (614 193)  routing T_12_12.sp4_h_l_5 <X> T_12_12.lc_trk_g0_0
 (15 1)  (615 193)  (615 193)  routing T_12_12.sp4_h_l_5 <X> T_12_12.lc_trk_g0_0
 (16 1)  (616 193)  (616 193)  routing T_12_12.sp4_h_l_5 <X> T_12_12.lc_trk_g0_0
 (17 1)  (617 193)  (617 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (27 1)  (627 193)  (627 193)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 193)  (629 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 193)  (632 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (634 193)  (634 193)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.input_2_0
 (35 1)  (635 193)  (635 193)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.input_2_0
 (36 1)  (636 193)  (636 193)  LC_0 Logic Functioning bit
 (38 1)  (638 193)  (638 193)  LC_0 Logic Functioning bit
 (41 1)  (641 193)  (641 193)  LC_0 Logic Functioning bit
 (52 1)  (652 193)  (652 193)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (2 2)  (602 194)  (602 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (17 2)  (617 194)  (617 194)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (22 2)  (622 194)  (622 194)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (623 194)  (623 194)  routing T_12_12.sp4_v_b_23 <X> T_12_12.lc_trk_g0_7
 (24 2)  (624 194)  (624 194)  routing T_12_12.sp4_v_b_23 <X> T_12_12.lc_trk_g0_7
 (27 2)  (627 194)  (627 194)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 194)  (629 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 194)  (630 194)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 194)  (632 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 194)  (634 194)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.wire_logic_cluster/lc_1/in_3
 (37 2)  (637 194)  (637 194)  LC_1 Logic Functioning bit
 (41 2)  (641 194)  (641 194)  LC_1 Logic Functioning bit
 (43 2)  (643 194)  (643 194)  LC_1 Logic Functioning bit
 (45 2)  (645 194)  (645 194)  LC_1 Logic Functioning bit
 (2 3)  (602 195)  (602 195)  routing T_12_12.lc_trk_g0_0 <X> T_12_12.wire_logic_cluster/lc_7/clk
 (18 3)  (618 195)  (618 195)  routing T_12_12.sp4_r_v_b_29 <X> T_12_12.lc_trk_g0_5
 (29 3)  (629 195)  (629 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 195)  (631 195)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 195)  (632 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (633 195)  (633 195)  routing T_12_12.lc_trk_g2_1 <X> T_12_12.input_2_1
 (37 3)  (637 195)  (637 195)  LC_1 Logic Functioning bit
 (40 3)  (640 195)  (640 195)  LC_1 Logic Functioning bit
 (42 3)  (642 195)  (642 195)  LC_1 Logic Functioning bit
 (46 3)  (646 195)  (646 195)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (4 4)  (604 196)  (604 196)  routing T_12_12.sp4_v_t_38 <X> T_12_12.sp4_v_b_3
 (8 4)  (608 196)  (608 196)  routing T_12_12.sp4_h_l_45 <X> T_12_12.sp4_h_r_4
 (10 4)  (610 196)  (610 196)  routing T_12_12.sp4_h_l_45 <X> T_12_12.sp4_h_r_4
 (14 4)  (614 196)  (614 196)  routing T_12_12.sp12_h_r_0 <X> T_12_12.lc_trk_g1_0
 (22 4)  (622 196)  (622 196)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (624 196)  (624 196)  routing T_12_12.bot_op_3 <X> T_12_12.lc_trk_g1_3
 (25 4)  (625 196)  (625 196)  routing T_12_12.sp4_h_l_7 <X> T_12_12.lc_trk_g1_2
 (26 4)  (626 196)  (626 196)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 196)  (627 196)  routing T_12_12.lc_trk_g3_2 <X> T_12_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 196)  (628 196)  routing T_12_12.lc_trk_g3_2 <X> T_12_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 196)  (629 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 196)  (631 196)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 196)  (632 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 196)  (634 196)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.wire_logic_cluster/lc_2/in_3
 (37 4)  (637 196)  (637 196)  LC_2 Logic Functioning bit
 (38 4)  (638 196)  (638 196)  LC_2 Logic Functioning bit
 (41 4)  (641 196)  (641 196)  LC_2 Logic Functioning bit
 (45 4)  (645 196)  (645 196)  LC_2 Logic Functioning bit
 (51 4)  (651 196)  (651 196)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (6 5)  (606 197)  (606 197)  routing T_12_12.sp4_h_l_38 <X> T_12_12.sp4_h_r_3
 (8 5)  (608 197)  (608 197)  routing T_12_12.sp4_h_l_47 <X> T_12_12.sp4_v_b_4
 (9 5)  (609 197)  (609 197)  routing T_12_12.sp4_h_l_47 <X> T_12_12.sp4_v_b_4
 (10 5)  (610 197)  (610 197)  routing T_12_12.sp4_h_l_47 <X> T_12_12.sp4_v_b_4
 (14 5)  (614 197)  (614 197)  routing T_12_12.sp12_h_r_0 <X> T_12_12.lc_trk_g1_0
 (15 5)  (615 197)  (615 197)  routing T_12_12.sp12_h_r_0 <X> T_12_12.lc_trk_g1_0
 (17 5)  (617 197)  (617 197)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (22 5)  (622 197)  (622 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (623 197)  (623 197)  routing T_12_12.sp4_h_l_7 <X> T_12_12.lc_trk_g1_2
 (24 5)  (624 197)  (624 197)  routing T_12_12.sp4_h_l_7 <X> T_12_12.lc_trk_g1_2
 (25 5)  (625 197)  (625 197)  routing T_12_12.sp4_h_l_7 <X> T_12_12.lc_trk_g1_2
 (27 5)  (627 197)  (627 197)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 197)  (629 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 197)  (630 197)  routing T_12_12.lc_trk_g3_2 <X> T_12_12.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 197)  (631 197)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 197)  (632 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (634 197)  (634 197)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.input_2_2
 (35 5)  (635 197)  (635 197)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.input_2_2
 (36 5)  (636 197)  (636 197)  LC_2 Logic Functioning bit
 (38 5)  (638 197)  (638 197)  LC_2 Logic Functioning bit
 (41 5)  (641 197)  (641 197)  LC_2 Logic Functioning bit
 (8 6)  (608 198)  (608 198)  routing T_12_12.sp4_v_t_47 <X> T_12_12.sp4_h_l_41
 (9 6)  (609 198)  (609 198)  routing T_12_12.sp4_v_t_47 <X> T_12_12.sp4_h_l_41
 (10 6)  (610 198)  (610 198)  routing T_12_12.sp4_v_t_47 <X> T_12_12.sp4_h_l_41
 (14 6)  (614 198)  (614 198)  routing T_12_12.sp4_v_t_1 <X> T_12_12.lc_trk_g1_4
 (16 6)  (616 198)  (616 198)  routing T_12_12.sp4_v_b_13 <X> T_12_12.lc_trk_g1_5
 (17 6)  (617 198)  (617 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (618 198)  (618 198)  routing T_12_12.sp4_v_b_13 <X> T_12_12.lc_trk_g1_5
 (27 6)  (627 198)  (627 198)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 198)  (629 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 198)  (631 198)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 198)  (632 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 198)  (634 198)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_3/in_3
 (35 6)  (635 198)  (635 198)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.input_2_3
 (43 6)  (643 198)  (643 198)  LC_3 Logic Functioning bit
 (45 6)  (645 198)  (645 198)  LC_3 Logic Functioning bit
 (52 6)  (652 198)  (652 198)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (14 7)  (614 199)  (614 199)  routing T_12_12.sp4_v_t_1 <X> T_12_12.lc_trk_g1_4
 (16 7)  (616 199)  (616 199)  routing T_12_12.sp4_v_t_1 <X> T_12_12.lc_trk_g1_4
 (17 7)  (617 199)  (617 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (18 7)  (618 199)  (618 199)  routing T_12_12.sp4_v_b_13 <X> T_12_12.lc_trk_g1_5
 (22 7)  (622 199)  (622 199)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (623 199)  (623 199)  routing T_12_12.sp4_h_r_6 <X> T_12_12.lc_trk_g1_6
 (24 7)  (624 199)  (624 199)  routing T_12_12.sp4_h_r_6 <X> T_12_12.lc_trk_g1_6
 (25 7)  (625 199)  (625 199)  routing T_12_12.sp4_h_r_6 <X> T_12_12.lc_trk_g1_6
 (26 7)  (626 199)  (626 199)  routing T_12_12.lc_trk_g0_3 <X> T_12_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 199)  (629 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 199)  (630 199)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.wire_logic_cluster/lc_3/in_1
 (32 7)  (632 199)  (632 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (633 199)  (633 199)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.input_2_3
 (34 7)  (634 199)  (634 199)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.input_2_3
 (35 7)  (635 199)  (635 199)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.input_2_3
 (37 7)  (637 199)  (637 199)  LC_3 Logic Functioning bit
 (39 7)  (639 199)  (639 199)  LC_3 Logic Functioning bit
 (40 7)  (640 199)  (640 199)  LC_3 Logic Functioning bit
 (42 7)  (642 199)  (642 199)  LC_3 Logic Functioning bit
 (43 7)  (643 199)  (643 199)  LC_3 Logic Functioning bit
 (6 8)  (606 200)  (606 200)  routing T_12_12.sp4_v_t_38 <X> T_12_12.sp4_v_b_6
 (15 8)  (615 200)  (615 200)  routing T_12_12.sp4_h_r_25 <X> T_12_12.lc_trk_g2_1
 (16 8)  (616 200)  (616 200)  routing T_12_12.sp4_h_r_25 <X> T_12_12.lc_trk_g2_1
 (17 8)  (617 200)  (617 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (21 8)  (621 200)  (621 200)  routing T_12_12.sp4_h_r_35 <X> T_12_12.lc_trk_g2_3
 (22 8)  (622 200)  (622 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (623 200)  (623 200)  routing T_12_12.sp4_h_r_35 <X> T_12_12.lc_trk_g2_3
 (24 8)  (624 200)  (624 200)  routing T_12_12.sp4_h_r_35 <X> T_12_12.lc_trk_g2_3
 (26 8)  (626 200)  (626 200)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 200)  (627 200)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 200)  (628 200)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 200)  (629 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 200)  (630 200)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 200)  (632 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 200)  (634 200)  routing T_12_12.lc_trk_g1_2 <X> T_12_12.wire_logic_cluster/lc_4/in_3
 (37 8)  (637 200)  (637 200)  LC_4 Logic Functioning bit
 (38 8)  (638 200)  (638 200)  LC_4 Logic Functioning bit
 (41 8)  (641 200)  (641 200)  LC_4 Logic Functioning bit
 (45 8)  (645 200)  (645 200)  LC_4 Logic Functioning bit
 (5 9)  (605 201)  (605 201)  routing T_12_12.sp4_v_t_38 <X> T_12_12.sp4_v_b_6
 (18 9)  (618 201)  (618 201)  routing T_12_12.sp4_h_r_25 <X> T_12_12.lc_trk_g2_1
 (27 9)  (627 201)  (627 201)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 201)  (629 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 201)  (631 201)  routing T_12_12.lc_trk_g1_2 <X> T_12_12.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 201)  (632 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (634 201)  (634 201)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.input_2_4
 (35 9)  (635 201)  (635 201)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.input_2_4
 (36 9)  (636 201)  (636 201)  LC_4 Logic Functioning bit
 (38 9)  (638 201)  (638 201)  LC_4 Logic Functioning bit
 (41 9)  (641 201)  (641 201)  LC_4 Logic Functioning bit
 (51 9)  (651 201)  (651 201)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (12 10)  (612 202)  (612 202)  routing T_12_12.sp4_v_t_39 <X> T_12_12.sp4_h_l_45
 (17 10)  (617 202)  (617 202)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (618 202)  (618 202)  routing T_12_12.wire_logic_cluster/lc_5/out <X> T_12_12.lc_trk_g2_5
 (21 10)  (621 202)  (621 202)  routing T_12_12.wire_logic_cluster/lc_7/out <X> T_12_12.lc_trk_g2_7
 (22 10)  (622 202)  (622 202)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (626 202)  (626 202)  routing T_12_12.lc_trk_g2_5 <X> T_12_12.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 202)  (627 202)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 202)  (629 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 202)  (630 202)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 202)  (632 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 202)  (634 202)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.wire_logic_cluster/lc_5/in_3
 (35 10)  (635 202)  (635 202)  routing T_12_12.lc_trk_g0_7 <X> T_12_12.input_2_5
 (37 10)  (637 202)  (637 202)  LC_5 Logic Functioning bit
 (41 10)  (641 202)  (641 202)  LC_5 Logic Functioning bit
 (43 10)  (643 202)  (643 202)  LC_5 Logic Functioning bit
 (45 10)  (645 202)  (645 202)  LC_5 Logic Functioning bit
 (46 10)  (646 202)  (646 202)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (11 11)  (611 203)  (611 203)  routing T_12_12.sp4_v_t_39 <X> T_12_12.sp4_h_l_45
 (13 11)  (613 203)  (613 203)  routing T_12_12.sp4_v_t_39 <X> T_12_12.sp4_h_l_45
 (28 11)  (628 203)  (628 203)  routing T_12_12.lc_trk_g2_5 <X> T_12_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 203)  (629 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 203)  (631 203)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 203)  (632 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (635 203)  (635 203)  routing T_12_12.lc_trk_g0_7 <X> T_12_12.input_2_5
 (37 11)  (637 203)  (637 203)  LC_5 Logic Functioning bit
 (40 11)  (640 203)  (640 203)  LC_5 Logic Functioning bit
 (42 11)  (642 203)  (642 203)  LC_5 Logic Functioning bit
 (14 12)  (614 204)  (614 204)  routing T_12_12.wire_logic_cluster/lc_0/out <X> T_12_12.lc_trk_g3_0
 (25 12)  (625 204)  (625 204)  routing T_12_12.wire_logic_cluster/lc_2/out <X> T_12_12.lc_trk_g3_2
 (26 12)  (626 204)  (626 204)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_6/in_0
 (29 12)  (629 204)  (629 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 204)  (630 204)  routing T_12_12.lc_trk_g0_5 <X> T_12_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 204)  (632 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 204)  (634 204)  routing T_12_12.lc_trk_g1_0 <X> T_12_12.wire_logic_cluster/lc_6/in_3
 (37 12)  (637 204)  (637 204)  LC_6 Logic Functioning bit
 (38 12)  (638 204)  (638 204)  LC_6 Logic Functioning bit
 (41 12)  (641 204)  (641 204)  LC_6 Logic Functioning bit
 (45 12)  (645 204)  (645 204)  LC_6 Logic Functioning bit
 (53 12)  (653 204)  (653 204)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (4 13)  (604 205)  (604 205)  routing T_12_12.sp4_h_l_36 <X> T_12_12.sp4_h_r_9
 (6 13)  (606 205)  (606 205)  routing T_12_12.sp4_h_l_36 <X> T_12_12.sp4_h_r_9
 (13 13)  (613 205)  (613 205)  routing T_12_12.sp4_v_t_43 <X> T_12_12.sp4_h_r_11
 (17 13)  (617 205)  (617 205)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (622 205)  (622 205)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (627 205)  (627 205)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 205)  (629 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (632 205)  (632 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (634 205)  (634 205)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.input_2_6
 (35 13)  (635 205)  (635 205)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.input_2_6
 (36 13)  (636 205)  (636 205)  LC_6 Logic Functioning bit
 (38 13)  (638 205)  (638 205)  LC_6 Logic Functioning bit
 (41 13)  (641 205)  (641 205)  LC_6 Logic Functioning bit
 (46 13)  (646 205)  (646 205)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (11 14)  (611 206)  (611 206)  routing T_12_12.sp4_v_b_8 <X> T_12_12.sp4_v_t_46
 (14 14)  (614 206)  (614 206)  routing T_12_12.wire_logic_cluster/lc_4/out <X> T_12_12.lc_trk_g3_4
 (26 14)  (626 206)  (626 206)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 206)  (627 206)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 206)  (629 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 206)  (631 206)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 206)  (632 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 206)  (634 206)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_7/in_3
 (43 14)  (643 206)  (643 206)  LC_7 Logic Functioning bit
 (45 14)  (645 206)  (645 206)  LC_7 Logic Functioning bit
 (12 15)  (612 207)  (612 207)  routing T_12_12.sp4_v_b_8 <X> T_12_12.sp4_v_t_46
 (17 15)  (617 207)  (617 207)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (622 207)  (622 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (623 207)  (623 207)  routing T_12_12.sp4_h_r_30 <X> T_12_12.lc_trk_g3_6
 (24 15)  (624 207)  (624 207)  routing T_12_12.sp4_h_r_30 <X> T_12_12.lc_trk_g3_6
 (25 15)  (625 207)  (625 207)  routing T_12_12.sp4_h_r_30 <X> T_12_12.lc_trk_g3_6
 (26 15)  (626 207)  (626 207)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 207)  (628 207)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 207)  (629 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 207)  (630 207)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.wire_logic_cluster/lc_7/in_1
 (32 15)  (632 207)  (632 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (633 207)  (633 207)  routing T_12_12.lc_trk_g2_3 <X> T_12_12.input_2_7
 (35 15)  (635 207)  (635 207)  routing T_12_12.lc_trk_g2_3 <X> T_12_12.input_2_7
 (37 15)  (637 207)  (637 207)  LC_7 Logic Functioning bit
 (39 15)  (639 207)  (639 207)  LC_7 Logic Functioning bit
 (40 15)  (640 207)  (640 207)  LC_7 Logic Functioning bit
 (42 15)  (642 207)  (642 207)  LC_7 Logic Functioning bit
 (43 15)  (643 207)  (643 207)  LC_7 Logic Functioning bit
 (52 15)  (652 207)  (652 207)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_13_12

 (2 0)  (656 192)  (656 192)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (6 0)  (660 192)  (660 192)  routing T_13_12.sp4_v_t_44 <X> T_13_12.sp4_v_b_0
 (26 0)  (680 192)  (680 192)  routing T_13_12.lc_trk_g2_4 <X> T_13_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 192)  (681 192)  routing T_13_12.lc_trk_g1_0 <X> T_13_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 192)  (683 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 192)  (686 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 192)  (687 192)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 192)  (688 192)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 192)  (689 192)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.input_2_0
 (37 0)  (691 192)  (691 192)  LC_0 Logic Functioning bit
 (41 0)  (695 192)  (695 192)  LC_0 Logic Functioning bit
 (43 0)  (697 192)  (697 192)  LC_0 Logic Functioning bit
 (45 0)  (699 192)  (699 192)  LC_0 Logic Functioning bit
 (5 1)  (659 193)  (659 193)  routing T_13_12.sp4_v_t_44 <X> T_13_12.sp4_v_b_0
 (22 1)  (676 193)  (676 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (28 1)  (682 193)  (682 193)  routing T_13_12.lc_trk_g2_4 <X> T_13_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 193)  (683 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 193)  (685 193)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 193)  (686 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (687 193)  (687 193)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.input_2_0
 (34 1)  (688 193)  (688 193)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.input_2_0
 (35 1)  (689 193)  (689 193)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.input_2_0
 (36 1)  (690 193)  (690 193)  LC_0 Logic Functioning bit
 (41 1)  (695 193)  (695 193)  LC_0 Logic Functioning bit
 (43 1)  (697 193)  (697 193)  LC_0 Logic Functioning bit
 (0 2)  (654 194)  (654 194)  routing T_13_12.lc_trk_g2_0 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (2 2)  (656 194)  (656 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (27 2)  (681 194)  (681 194)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 194)  (682 194)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 194)  (683 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 194)  (685 194)  routing T_13_12.lc_trk_g2_4 <X> T_13_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 194)  (686 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 194)  (687 194)  routing T_13_12.lc_trk_g2_4 <X> T_13_12.wire_logic_cluster/lc_1/in_3
 (38 2)  (692 194)  (692 194)  LC_1 Logic Functioning bit
 (41 2)  (695 194)  (695 194)  LC_1 Logic Functioning bit
 (43 2)  (697 194)  (697 194)  LC_1 Logic Functioning bit
 (45 2)  (699 194)  (699 194)  LC_1 Logic Functioning bit
 (2 3)  (656 195)  (656 195)  routing T_13_12.lc_trk_g2_0 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (12 3)  (666 195)  (666 195)  routing T_13_12.sp4_h_l_39 <X> T_13_12.sp4_v_t_39
 (15 3)  (669 195)  (669 195)  routing T_13_12.bot_op_4 <X> T_13_12.lc_trk_g0_4
 (17 3)  (671 195)  (671 195)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (27 3)  (681 195)  (681 195)  routing T_13_12.lc_trk_g1_0 <X> T_13_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 195)  (683 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (686 195)  (686 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (687 195)  (687 195)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.input_2_1
 (34 3)  (688 195)  (688 195)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.input_2_1
 (35 3)  (689 195)  (689 195)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.input_2_1
 (38 3)  (692 195)  (692 195)  LC_1 Logic Functioning bit
 (41 3)  (695 195)  (695 195)  LC_1 Logic Functioning bit
 (42 3)  (696 195)  (696 195)  LC_1 Logic Functioning bit
 (53 3)  (707 195)  (707 195)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (14 4)  (668 196)  (668 196)  routing T_13_12.wire_logic_cluster/lc_0/out <X> T_13_12.lc_trk_g1_0
 (21 4)  (675 196)  (675 196)  routing T_13_12.wire_logic_cluster/lc_3/out <X> T_13_12.lc_trk_g1_3
 (22 4)  (676 196)  (676 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (680 196)  (680 196)  routing T_13_12.lc_trk_g2_4 <X> T_13_12.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 196)  (681 196)  routing T_13_12.lc_trk_g3_6 <X> T_13_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 196)  (682 196)  routing T_13_12.lc_trk_g3_6 <X> T_13_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 196)  (683 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 196)  (684 196)  routing T_13_12.lc_trk_g3_6 <X> T_13_12.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 196)  (686 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 196)  (687 196)  routing T_13_12.lc_trk_g3_0 <X> T_13_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 196)  (688 196)  routing T_13_12.lc_trk_g3_0 <X> T_13_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 196)  (690 196)  LC_2 Logic Functioning bit
 (37 4)  (691 196)  (691 196)  LC_2 Logic Functioning bit
 (43 4)  (697 196)  (697 196)  LC_2 Logic Functioning bit
 (53 4)  (707 196)  (707 196)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (17 5)  (671 197)  (671 197)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (28 5)  (682 197)  (682 197)  routing T_13_12.lc_trk_g2_4 <X> T_13_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 197)  (683 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 197)  (684 197)  routing T_13_12.lc_trk_g3_6 <X> T_13_12.wire_logic_cluster/lc_2/in_1
 (32 5)  (686 197)  (686 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (689 197)  (689 197)  routing T_13_12.lc_trk_g0_2 <X> T_13_12.input_2_2
 (37 5)  (691 197)  (691 197)  LC_2 Logic Functioning bit
 (42 5)  (696 197)  (696 197)  LC_2 Logic Functioning bit
 (14 6)  (668 198)  (668 198)  routing T_13_12.wire_logic_cluster/lc_4/out <X> T_13_12.lc_trk_g1_4
 (22 6)  (676 198)  (676 198)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (678 198)  (678 198)  routing T_13_12.top_op_7 <X> T_13_12.lc_trk_g1_7
 (26 6)  (680 198)  (680 198)  routing T_13_12.lc_trk_g1_4 <X> T_13_12.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 198)  (681 198)  routing T_13_12.lc_trk_g1_3 <X> T_13_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 198)  (683 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 198)  (685 198)  routing T_13_12.lc_trk_g2_4 <X> T_13_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 198)  (686 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 198)  (687 198)  routing T_13_12.lc_trk_g2_4 <X> T_13_12.wire_logic_cluster/lc_3/in_3
 (38 6)  (692 198)  (692 198)  LC_3 Logic Functioning bit
 (41 6)  (695 198)  (695 198)  LC_3 Logic Functioning bit
 (43 6)  (697 198)  (697 198)  LC_3 Logic Functioning bit
 (45 6)  (699 198)  (699 198)  LC_3 Logic Functioning bit
 (50 6)  (704 198)  (704 198)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (671 199)  (671 199)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (675 199)  (675 199)  routing T_13_12.top_op_7 <X> T_13_12.lc_trk_g1_7
 (27 7)  (681 199)  (681 199)  routing T_13_12.lc_trk_g1_4 <X> T_13_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 199)  (683 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 199)  (684 199)  routing T_13_12.lc_trk_g1_3 <X> T_13_12.wire_logic_cluster/lc_3/in_1
 (38 7)  (692 199)  (692 199)  LC_3 Logic Functioning bit
 (41 7)  (695 199)  (695 199)  LC_3 Logic Functioning bit
 (42 7)  (696 199)  (696 199)  LC_3 Logic Functioning bit
 (14 8)  (668 200)  (668 200)  routing T_13_12.sp4_h_l_21 <X> T_13_12.lc_trk_g2_0
 (26 8)  (680 200)  (680 200)  routing T_13_12.lc_trk_g2_4 <X> T_13_12.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 200)  (681 200)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 200)  (682 200)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 200)  (683 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 200)  (685 200)  routing T_13_12.lc_trk_g1_4 <X> T_13_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 200)  (686 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 200)  (688 200)  routing T_13_12.lc_trk_g1_4 <X> T_13_12.wire_logic_cluster/lc_4/in_3
 (37 8)  (691 200)  (691 200)  LC_4 Logic Functioning bit
 (39 8)  (693 200)  (693 200)  LC_4 Logic Functioning bit
 (45 8)  (699 200)  (699 200)  LC_4 Logic Functioning bit
 (15 9)  (669 201)  (669 201)  routing T_13_12.sp4_h_l_21 <X> T_13_12.lc_trk_g2_0
 (16 9)  (670 201)  (670 201)  routing T_13_12.sp4_h_l_21 <X> T_13_12.lc_trk_g2_0
 (17 9)  (671 201)  (671 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (28 9)  (682 201)  (682 201)  routing T_13_12.lc_trk_g2_4 <X> T_13_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 201)  (683 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 201)  (684 201)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_4/in_1
 (32 9)  (686 201)  (686 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (687 201)  (687 201)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.input_2_4
 (34 9)  (688 201)  (688 201)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.input_2_4
 (36 9)  (690 201)  (690 201)  LC_4 Logic Functioning bit
 (37 9)  (691 201)  (691 201)  LC_4 Logic Functioning bit
 (39 9)  (693 201)  (693 201)  LC_4 Logic Functioning bit
 (43 9)  (697 201)  (697 201)  LC_4 Logic Functioning bit
 (8 10)  (662 202)  (662 202)  routing T_13_12.sp4_h_r_7 <X> T_13_12.sp4_h_l_42
 (17 10)  (671 202)  (671 202)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (672 202)  (672 202)  routing T_13_12.wire_logic_cluster/lc_5/out <X> T_13_12.lc_trk_g2_5
 (21 10)  (675 202)  (675 202)  routing T_13_12.wire_logic_cluster/lc_7/out <X> T_13_12.lc_trk_g2_7
 (22 10)  (676 202)  (676 202)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (679 202)  (679 202)  routing T_13_12.wire_logic_cluster/lc_6/out <X> T_13_12.lc_trk_g2_6
 (26 10)  (680 202)  (680 202)  routing T_13_12.lc_trk_g2_5 <X> T_13_12.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 202)  (681 202)  routing T_13_12.lc_trk_g1_7 <X> T_13_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 202)  (683 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 202)  (684 202)  routing T_13_12.lc_trk_g1_7 <X> T_13_12.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 202)  (685 202)  routing T_13_12.lc_trk_g2_4 <X> T_13_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 202)  (686 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 202)  (687 202)  routing T_13_12.lc_trk_g2_4 <X> T_13_12.wire_logic_cluster/lc_5/in_3
 (38 10)  (692 202)  (692 202)  LC_5 Logic Functioning bit
 (41 10)  (695 202)  (695 202)  LC_5 Logic Functioning bit
 (43 10)  (697 202)  (697 202)  LC_5 Logic Functioning bit
 (45 10)  (699 202)  (699 202)  LC_5 Logic Functioning bit
 (17 11)  (671 203)  (671 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (676 203)  (676 203)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (682 203)  (682 203)  routing T_13_12.lc_trk_g2_5 <X> T_13_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 203)  (683 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 203)  (684 203)  routing T_13_12.lc_trk_g1_7 <X> T_13_12.wire_logic_cluster/lc_5/in_1
 (32 11)  (686 203)  (686 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (687 203)  (687 203)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.input_2_5
 (34 11)  (688 203)  (688 203)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.input_2_5
 (35 11)  (689 203)  (689 203)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.input_2_5
 (39 11)  (693 203)  (693 203)  LC_5 Logic Functioning bit
 (40 11)  (694 203)  (694 203)  LC_5 Logic Functioning bit
 (43 11)  (697 203)  (697 203)  LC_5 Logic Functioning bit
 (4 12)  (658 204)  (658 204)  routing T_13_12.sp4_v_t_44 <X> T_13_12.sp4_v_b_9
 (9 12)  (663 204)  (663 204)  routing T_13_12.sp4_v_t_47 <X> T_13_12.sp4_h_r_10
 (12 12)  (666 204)  (666 204)  routing T_13_12.sp4_v_b_11 <X> T_13_12.sp4_h_r_11
 (17 12)  (671 204)  (671 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 204)  (672 204)  routing T_13_12.wire_logic_cluster/lc_1/out <X> T_13_12.lc_trk_g3_1
 (25 12)  (679 204)  (679 204)  routing T_13_12.wire_logic_cluster/lc_2/out <X> T_13_12.lc_trk_g3_2
 (26 12)  (680 204)  (680 204)  routing T_13_12.lc_trk_g2_4 <X> T_13_12.wire_logic_cluster/lc_6/in_0
 (28 12)  (682 204)  (682 204)  routing T_13_12.lc_trk_g2_5 <X> T_13_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 204)  (683 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 204)  (684 204)  routing T_13_12.lc_trk_g2_5 <X> T_13_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 204)  (686 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 204)  (687 204)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 204)  (688 204)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_6/in_3
 (35 12)  (689 204)  (689 204)  routing T_13_12.lc_trk_g2_6 <X> T_13_12.input_2_6
 (42 12)  (696 204)  (696 204)  LC_6 Logic Functioning bit
 (43 12)  (697 204)  (697 204)  LC_6 Logic Functioning bit
 (45 12)  (699 204)  (699 204)  LC_6 Logic Functioning bit
 (9 13)  (663 205)  (663 205)  routing T_13_12.sp4_v_t_47 <X> T_13_12.sp4_v_b_10
 (11 13)  (665 205)  (665 205)  routing T_13_12.sp4_v_b_11 <X> T_13_12.sp4_h_r_11
 (14 13)  (668 205)  (668 205)  routing T_13_12.tnl_op_0 <X> T_13_12.lc_trk_g3_0
 (15 13)  (669 205)  (669 205)  routing T_13_12.tnl_op_0 <X> T_13_12.lc_trk_g3_0
 (17 13)  (671 205)  (671 205)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (22 13)  (676 205)  (676 205)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (682 205)  (682 205)  routing T_13_12.lc_trk_g2_4 <X> T_13_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 205)  (683 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 205)  (685 205)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 205)  (686 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (687 205)  (687 205)  routing T_13_12.lc_trk_g2_6 <X> T_13_12.input_2_6
 (35 13)  (689 205)  (689 205)  routing T_13_12.lc_trk_g2_6 <X> T_13_12.input_2_6
 (36 13)  (690 205)  (690 205)  LC_6 Logic Functioning bit
 (38 13)  (692 205)  (692 205)  LC_6 Logic Functioning bit
 (42 13)  (696 205)  (696 205)  LC_6 Logic Functioning bit
 (43 13)  (697 205)  (697 205)  LC_6 Logic Functioning bit
 (52 13)  (706 205)  (706 205)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (11 14)  (665 206)  (665 206)  routing T_13_12.sp4_h_l_43 <X> T_13_12.sp4_v_t_46
 (21 14)  (675 206)  (675 206)  routing T_13_12.wire_logic_cluster/lc_7/out <X> T_13_12.lc_trk_g3_7
 (22 14)  (676 206)  (676 206)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (679 206)  (679 206)  routing T_13_12.sp4_h_r_38 <X> T_13_12.lc_trk_g3_6
 (26 14)  (680 206)  (680 206)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_7/in_0
 (29 14)  (683 206)  (683 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 206)  (684 206)  routing T_13_12.lc_trk_g0_4 <X> T_13_12.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 206)  (685 206)  routing T_13_12.lc_trk_g2_4 <X> T_13_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 206)  (686 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 206)  (687 206)  routing T_13_12.lc_trk_g2_4 <X> T_13_12.wire_logic_cluster/lc_7/in_3
 (38 14)  (692 206)  (692 206)  LC_7 Logic Functioning bit
 (41 14)  (695 206)  (695 206)  LC_7 Logic Functioning bit
 (43 14)  (697 206)  (697 206)  LC_7 Logic Functioning bit
 (45 14)  (699 206)  (699 206)  LC_7 Logic Functioning bit
 (22 15)  (676 207)  (676 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (677 207)  (677 207)  routing T_13_12.sp4_h_r_38 <X> T_13_12.lc_trk_g3_6
 (24 15)  (678 207)  (678 207)  routing T_13_12.sp4_h_r_38 <X> T_13_12.lc_trk_g3_6
 (26 15)  (680 207)  (680 207)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 207)  (682 207)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 207)  (683 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (686 207)  (686 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (687 207)  (687 207)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.input_2_7
 (34 15)  (688 207)  (688 207)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.input_2_7
 (35 15)  (689 207)  (689 207)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.input_2_7
 (39 15)  (693 207)  (693 207)  LC_7 Logic Functioning bit
 (40 15)  (694 207)  (694 207)  LC_7 Logic Functioning bit
 (43 15)  (697 207)  (697 207)  LC_7 Logic Functioning bit


LogicTile_14_12

 (13 0)  (721 192)  (721 192)  routing T_14_12.sp4_h_l_39 <X> T_14_12.sp4_v_b_2
 (21 0)  (729 192)  (729 192)  routing T_14_12.lft_op_3 <X> T_14_12.lc_trk_g0_3
 (22 0)  (730 192)  (730 192)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (732 192)  (732 192)  routing T_14_12.lft_op_3 <X> T_14_12.lc_trk_g0_3
 (27 0)  (735 192)  (735 192)  routing T_14_12.lc_trk_g3_0 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 192)  (736 192)  routing T_14_12.lc_trk_g3_0 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 192)  (737 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 192)  (740 192)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (35 0)  (743 192)  (743 192)  routing T_14_12.lc_trk_g3_5 <X> T_14_12.input_2_0
 (36 0)  (744 192)  (744 192)  LC_0 Logic Functioning bit
 (39 0)  (747 192)  (747 192)  LC_0 Logic Functioning bit
 (41 0)  (749 192)  (749 192)  LC_0 Logic Functioning bit
 (42 0)  (750 192)  (750 192)  LC_0 Logic Functioning bit
 (44 0)  (752 192)  (752 192)  LC_0 Logic Functioning bit
 (45 0)  (753 192)  (753 192)  LC_0 Logic Functioning bit
 (12 1)  (720 193)  (720 193)  routing T_14_12.sp4_h_l_39 <X> T_14_12.sp4_v_b_2
 (22 1)  (730 193)  (730 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (731 193)  (731 193)  routing T_14_12.sp4_v_b_18 <X> T_14_12.lc_trk_g0_2
 (24 1)  (732 193)  (732 193)  routing T_14_12.sp4_v_b_18 <X> T_14_12.lc_trk_g0_2
 (32 1)  (740 193)  (740 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (741 193)  (741 193)  routing T_14_12.lc_trk_g3_5 <X> T_14_12.input_2_0
 (34 1)  (742 193)  (742 193)  routing T_14_12.lc_trk_g3_5 <X> T_14_12.input_2_0
 (36 1)  (744 193)  (744 193)  LC_0 Logic Functioning bit
 (39 1)  (747 193)  (747 193)  LC_0 Logic Functioning bit
 (41 1)  (749 193)  (749 193)  LC_0 Logic Functioning bit
 (42 1)  (750 193)  (750 193)  LC_0 Logic Functioning bit
 (49 1)  (757 193)  (757 193)  Carry_In_Mux bit 

 (2 2)  (710 194)  (710 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (8 2)  (716 194)  (716 194)  routing T_14_12.sp4_v_t_42 <X> T_14_12.sp4_h_l_36
 (9 2)  (717 194)  (717 194)  routing T_14_12.sp4_v_t_42 <X> T_14_12.sp4_h_l_36
 (10 2)  (718 194)  (718 194)  routing T_14_12.sp4_v_t_42 <X> T_14_12.sp4_h_l_36
 (14 2)  (722 194)  (722 194)  routing T_14_12.lft_op_4 <X> T_14_12.lc_trk_g0_4
 (17 2)  (725 194)  (725 194)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (726 194)  (726 194)  routing T_14_12.wire_logic_cluster/lc_5/out <X> T_14_12.lc_trk_g0_5
 (27 2)  (735 194)  (735 194)  routing T_14_12.lc_trk_g3_1 <X> T_14_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 194)  (736 194)  routing T_14_12.lc_trk_g3_1 <X> T_14_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 194)  (737 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 194)  (740 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (743 194)  (743 194)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.input_2_1
 (36 2)  (744 194)  (744 194)  LC_1 Logic Functioning bit
 (39 2)  (747 194)  (747 194)  LC_1 Logic Functioning bit
 (41 2)  (749 194)  (749 194)  LC_1 Logic Functioning bit
 (42 2)  (750 194)  (750 194)  LC_1 Logic Functioning bit
 (44 2)  (752 194)  (752 194)  LC_1 Logic Functioning bit
 (45 2)  (753 194)  (753 194)  LC_1 Logic Functioning bit
 (0 3)  (708 195)  (708 195)  routing T_14_12.lc_trk_g1_1 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (2 3)  (710 195)  (710 195)  routing T_14_12.lc_trk_g1_1 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (15 3)  (723 195)  (723 195)  routing T_14_12.lft_op_4 <X> T_14_12.lc_trk_g0_4
 (17 3)  (725 195)  (725 195)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (32 3)  (740 195)  (740 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (741 195)  (741 195)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.input_2_1
 (34 3)  (742 195)  (742 195)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.input_2_1
 (36 3)  (744 195)  (744 195)  LC_1 Logic Functioning bit
 (39 3)  (747 195)  (747 195)  LC_1 Logic Functioning bit
 (41 3)  (749 195)  (749 195)  LC_1 Logic Functioning bit
 (42 3)  (750 195)  (750 195)  LC_1 Logic Functioning bit
 (1 4)  (709 196)  (709 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (14 4)  (722 196)  (722 196)  routing T_14_12.lft_op_0 <X> T_14_12.lc_trk_g1_0
 (17 4)  (725 196)  (725 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (21 4)  (729 196)  (729 196)  routing T_14_12.wire_logic_cluster/lc_3/out <X> T_14_12.lc_trk_g1_3
 (22 4)  (730 196)  (730 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (733 196)  (733 196)  routing T_14_12.wire_logic_cluster/lc_2/out <X> T_14_12.lc_trk_g1_2
 (27 4)  (735 196)  (735 196)  routing T_14_12.lc_trk_g1_2 <X> T_14_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 196)  (737 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 196)  (740 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (743 196)  (743 196)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.input_2_2
 (36 4)  (744 196)  (744 196)  LC_2 Logic Functioning bit
 (39 4)  (747 196)  (747 196)  LC_2 Logic Functioning bit
 (41 4)  (749 196)  (749 196)  LC_2 Logic Functioning bit
 (42 4)  (750 196)  (750 196)  LC_2 Logic Functioning bit
 (44 4)  (752 196)  (752 196)  LC_2 Logic Functioning bit
 (45 4)  (753 196)  (753 196)  LC_2 Logic Functioning bit
 (1 5)  (709 197)  (709 197)  routing T_14_12.lc_trk_g0_2 <X> T_14_12.wire_logic_cluster/lc_7/cen
 (15 5)  (723 197)  (723 197)  routing T_14_12.lft_op_0 <X> T_14_12.lc_trk_g1_0
 (17 5)  (725 197)  (725 197)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (730 197)  (730 197)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (738 197)  (738 197)  routing T_14_12.lc_trk_g1_2 <X> T_14_12.wire_logic_cluster/lc_2/in_1
 (32 5)  (740 197)  (740 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (742 197)  (742 197)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.input_2_2
 (35 5)  (743 197)  (743 197)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.input_2_2
 (36 5)  (744 197)  (744 197)  LC_2 Logic Functioning bit
 (39 5)  (747 197)  (747 197)  LC_2 Logic Functioning bit
 (41 5)  (749 197)  (749 197)  LC_2 Logic Functioning bit
 (42 5)  (750 197)  (750 197)  LC_2 Logic Functioning bit
 (14 6)  (722 198)  (722 198)  routing T_14_12.wire_logic_cluster/lc_4/out <X> T_14_12.lc_trk_g1_4
 (21 6)  (729 198)  (729 198)  routing T_14_12.lft_op_7 <X> T_14_12.lc_trk_g1_7
 (22 6)  (730 198)  (730 198)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (732 198)  (732 198)  routing T_14_12.lft_op_7 <X> T_14_12.lc_trk_g1_7
 (27 6)  (735 198)  (735 198)  routing T_14_12.lc_trk_g1_3 <X> T_14_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 198)  (737 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 198)  (740 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (744 198)  (744 198)  LC_3 Logic Functioning bit
 (39 6)  (747 198)  (747 198)  LC_3 Logic Functioning bit
 (41 6)  (749 198)  (749 198)  LC_3 Logic Functioning bit
 (42 6)  (750 198)  (750 198)  LC_3 Logic Functioning bit
 (44 6)  (752 198)  (752 198)  LC_3 Logic Functioning bit
 (45 6)  (753 198)  (753 198)  LC_3 Logic Functioning bit
 (17 7)  (725 199)  (725 199)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (30 7)  (738 199)  (738 199)  routing T_14_12.lc_trk_g1_3 <X> T_14_12.wire_logic_cluster/lc_3/in_1
 (32 7)  (740 199)  (740 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (742 199)  (742 199)  routing T_14_12.lc_trk_g1_0 <X> T_14_12.input_2_3
 (36 7)  (744 199)  (744 199)  LC_3 Logic Functioning bit
 (39 7)  (747 199)  (747 199)  LC_3 Logic Functioning bit
 (41 7)  (749 199)  (749 199)  LC_3 Logic Functioning bit
 (42 7)  (750 199)  (750 199)  LC_3 Logic Functioning bit
 (53 7)  (761 199)  (761 199)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (13 8)  (721 200)  (721 200)  routing T_14_12.sp4_v_t_45 <X> T_14_12.sp4_v_b_8
 (22 8)  (730 200)  (730 200)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (732 200)  (732 200)  routing T_14_12.tnl_op_3 <X> T_14_12.lc_trk_g2_3
 (27 8)  (735 200)  (735 200)  routing T_14_12.lc_trk_g1_4 <X> T_14_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 200)  (737 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 200)  (738 200)  routing T_14_12.lc_trk_g1_4 <X> T_14_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 200)  (740 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (744 200)  (744 200)  LC_4 Logic Functioning bit
 (39 8)  (747 200)  (747 200)  LC_4 Logic Functioning bit
 (41 8)  (749 200)  (749 200)  LC_4 Logic Functioning bit
 (42 8)  (750 200)  (750 200)  LC_4 Logic Functioning bit
 (44 8)  (752 200)  (752 200)  LC_4 Logic Functioning bit
 (45 8)  (753 200)  (753 200)  LC_4 Logic Functioning bit
 (48 8)  (756 200)  (756 200)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (21 9)  (729 201)  (729 201)  routing T_14_12.tnl_op_3 <X> T_14_12.lc_trk_g2_3
 (32 9)  (740 201)  (740 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (741 201)  (741 201)  routing T_14_12.lc_trk_g3_3 <X> T_14_12.input_2_4
 (34 9)  (742 201)  (742 201)  routing T_14_12.lc_trk_g3_3 <X> T_14_12.input_2_4
 (35 9)  (743 201)  (743 201)  routing T_14_12.lc_trk_g3_3 <X> T_14_12.input_2_4
 (36 9)  (744 201)  (744 201)  LC_4 Logic Functioning bit
 (39 9)  (747 201)  (747 201)  LC_4 Logic Functioning bit
 (41 9)  (749 201)  (749 201)  LC_4 Logic Functioning bit
 (42 9)  (750 201)  (750 201)  LC_4 Logic Functioning bit
 (4 10)  (712 202)  (712 202)  routing T_14_12.sp4_h_r_6 <X> T_14_12.sp4_v_t_43
 (5 10)  (713 202)  (713 202)  routing T_14_12.sp4_v_t_37 <X> T_14_12.sp4_h_l_43
 (25 10)  (733 202)  (733 202)  routing T_14_12.wire_logic_cluster/lc_6/out <X> T_14_12.lc_trk_g2_6
 (29 10)  (737 202)  (737 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 202)  (738 202)  routing T_14_12.lc_trk_g0_4 <X> T_14_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 202)  (740 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (743 202)  (743 202)  routing T_14_12.lc_trk_g0_5 <X> T_14_12.input_2_5
 (36 10)  (744 202)  (744 202)  LC_5 Logic Functioning bit
 (39 10)  (747 202)  (747 202)  LC_5 Logic Functioning bit
 (41 10)  (749 202)  (749 202)  LC_5 Logic Functioning bit
 (42 10)  (750 202)  (750 202)  LC_5 Logic Functioning bit
 (44 10)  (752 202)  (752 202)  LC_5 Logic Functioning bit
 (45 10)  (753 202)  (753 202)  LC_5 Logic Functioning bit
 (4 11)  (712 203)  (712 203)  routing T_14_12.sp4_v_t_37 <X> T_14_12.sp4_h_l_43
 (5 11)  (713 203)  (713 203)  routing T_14_12.sp4_h_r_6 <X> T_14_12.sp4_v_t_43
 (6 11)  (714 203)  (714 203)  routing T_14_12.sp4_v_t_37 <X> T_14_12.sp4_h_l_43
 (14 11)  (722 203)  (722 203)  routing T_14_12.sp4_h_l_17 <X> T_14_12.lc_trk_g2_4
 (15 11)  (723 203)  (723 203)  routing T_14_12.sp4_h_l_17 <X> T_14_12.lc_trk_g2_4
 (16 11)  (724 203)  (724 203)  routing T_14_12.sp4_h_l_17 <X> T_14_12.lc_trk_g2_4
 (17 11)  (725 203)  (725 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (730 203)  (730 203)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (32 11)  (740 203)  (740 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (744 203)  (744 203)  LC_5 Logic Functioning bit
 (39 11)  (747 203)  (747 203)  LC_5 Logic Functioning bit
 (41 11)  (749 203)  (749 203)  LC_5 Logic Functioning bit
 (42 11)  (750 203)  (750 203)  LC_5 Logic Functioning bit
 (53 11)  (761 203)  (761 203)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (3 12)  (711 204)  (711 204)  routing T_14_12.sp12_v_t_22 <X> T_14_12.sp12_h_r_1
 (14 12)  (722 204)  (722 204)  routing T_14_12.wire_logic_cluster/lc_0/out <X> T_14_12.lc_trk_g3_0
 (17 12)  (725 204)  (725 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 204)  (726 204)  routing T_14_12.wire_logic_cluster/lc_1/out <X> T_14_12.lc_trk_g3_1
 (21 12)  (729 204)  (729 204)  routing T_14_12.sp4_v_t_22 <X> T_14_12.lc_trk_g3_3
 (22 12)  (730 204)  (730 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (731 204)  (731 204)  routing T_14_12.sp4_v_t_22 <X> T_14_12.lc_trk_g3_3
 (29 12)  (737 204)  (737 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 204)  (740 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (743 204)  (743 204)  routing T_14_12.lc_trk_g2_6 <X> T_14_12.input_2_6
 (36 12)  (744 204)  (744 204)  LC_6 Logic Functioning bit
 (39 12)  (747 204)  (747 204)  LC_6 Logic Functioning bit
 (41 12)  (749 204)  (749 204)  LC_6 Logic Functioning bit
 (42 12)  (750 204)  (750 204)  LC_6 Logic Functioning bit
 (44 12)  (752 204)  (752 204)  LC_6 Logic Functioning bit
 (45 12)  (753 204)  (753 204)  LC_6 Logic Functioning bit
 (47 12)  (755 204)  (755 204)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (17 13)  (725 205)  (725 205)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (729 205)  (729 205)  routing T_14_12.sp4_v_t_22 <X> T_14_12.lc_trk_g3_3
 (30 13)  (738 205)  (738 205)  routing T_14_12.lc_trk_g0_3 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (32 13)  (740 205)  (740 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (741 205)  (741 205)  routing T_14_12.lc_trk_g2_6 <X> T_14_12.input_2_6
 (35 13)  (743 205)  (743 205)  routing T_14_12.lc_trk_g2_6 <X> T_14_12.input_2_6
 (36 13)  (744 205)  (744 205)  LC_6 Logic Functioning bit
 (39 13)  (747 205)  (747 205)  LC_6 Logic Functioning bit
 (41 13)  (749 205)  (749 205)  LC_6 Logic Functioning bit
 (42 13)  (750 205)  (750 205)  LC_6 Logic Functioning bit
 (0 14)  (708 206)  (708 206)  routing T_14_12.lc_trk_g2_4 <X> T_14_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 206)  (709 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (720 206)  (720 206)  routing T_14_12.sp4_v_t_40 <X> T_14_12.sp4_h_l_46
 (14 14)  (722 206)  (722 206)  routing T_14_12.bnl_op_4 <X> T_14_12.lc_trk_g3_4
 (15 14)  (723 206)  (723 206)  routing T_14_12.tnl_op_5 <X> T_14_12.lc_trk_g3_5
 (17 14)  (725 206)  (725 206)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (21 14)  (729 206)  (729 206)  routing T_14_12.wire_logic_cluster/lc_7/out <X> T_14_12.lc_trk_g3_7
 (22 14)  (730 206)  (730 206)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (735 206)  (735 206)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 206)  (736 206)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 206)  (737 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 206)  (738 206)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 206)  (740 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (744 206)  (744 206)  LC_7 Logic Functioning bit
 (39 14)  (747 206)  (747 206)  LC_7 Logic Functioning bit
 (41 14)  (749 206)  (749 206)  LC_7 Logic Functioning bit
 (42 14)  (750 206)  (750 206)  LC_7 Logic Functioning bit
 (44 14)  (752 206)  (752 206)  LC_7 Logic Functioning bit
 (45 14)  (753 206)  (753 206)  LC_7 Logic Functioning bit
 (46 14)  (754 206)  (754 206)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (1 15)  (709 207)  (709 207)  routing T_14_12.lc_trk_g2_4 <X> T_14_12.wire_logic_cluster/lc_7/s_r
 (11 15)  (719 207)  (719 207)  routing T_14_12.sp4_v_t_40 <X> T_14_12.sp4_h_l_46
 (13 15)  (721 207)  (721 207)  routing T_14_12.sp4_v_t_40 <X> T_14_12.sp4_h_l_46
 (14 15)  (722 207)  (722 207)  routing T_14_12.bnl_op_4 <X> T_14_12.lc_trk_g3_4
 (17 15)  (725 207)  (725 207)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (18 15)  (726 207)  (726 207)  routing T_14_12.tnl_op_5 <X> T_14_12.lc_trk_g3_5
 (30 15)  (738 207)  (738 207)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_7/in_1
 (32 15)  (740 207)  (740 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (741 207)  (741 207)  routing T_14_12.lc_trk_g2_3 <X> T_14_12.input_2_7
 (35 15)  (743 207)  (743 207)  routing T_14_12.lc_trk_g2_3 <X> T_14_12.input_2_7
 (36 15)  (744 207)  (744 207)  LC_7 Logic Functioning bit
 (39 15)  (747 207)  (747 207)  LC_7 Logic Functioning bit
 (41 15)  (749 207)  (749 207)  LC_7 Logic Functioning bit
 (42 15)  (750 207)  (750 207)  LC_7 Logic Functioning bit


LogicTile_15_12

 (11 0)  (773 192)  (773 192)  routing T_15_12.sp4_v_t_43 <X> T_15_12.sp4_v_b_2
 (13 0)  (775 192)  (775 192)  routing T_15_12.sp4_v_t_43 <X> T_15_12.sp4_v_b_2
 (28 0)  (790 192)  (790 192)  routing T_15_12.lc_trk_g2_3 <X> T_15_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 192)  (791 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 192)  (793 192)  routing T_15_12.lc_trk_g0_7 <X> T_15_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 192)  (794 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (798 192)  (798 192)  LC_0 Logic Functioning bit
 (38 0)  (800 192)  (800 192)  LC_0 Logic Functioning bit
 (41 0)  (803 192)  (803 192)  LC_0 Logic Functioning bit
 (43 0)  (805 192)  (805 192)  LC_0 Logic Functioning bit
 (45 0)  (807 192)  (807 192)  LC_0 Logic Functioning bit
 (46 0)  (808 192)  (808 192)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (28 1)  (790 193)  (790 193)  routing T_15_12.lc_trk_g2_0 <X> T_15_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 193)  (791 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 193)  (792 193)  routing T_15_12.lc_trk_g2_3 <X> T_15_12.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 193)  (793 193)  routing T_15_12.lc_trk_g0_7 <X> T_15_12.wire_logic_cluster/lc_0/in_3
 (37 1)  (799 193)  (799 193)  LC_0 Logic Functioning bit
 (39 1)  (801 193)  (801 193)  LC_0 Logic Functioning bit
 (41 1)  (803 193)  (803 193)  LC_0 Logic Functioning bit
 (43 1)  (805 193)  (805 193)  LC_0 Logic Functioning bit
 (0 2)  (762 194)  (762 194)  routing T_15_12.glb_netwk_6 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (1 2)  (763 194)  (763 194)  routing T_15_12.glb_netwk_6 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (2 2)  (764 194)  (764 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (776 194)  (776 194)  routing T_15_12.sp4_v_b_4 <X> T_15_12.lc_trk_g0_4
 (22 2)  (784 194)  (784 194)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (788 194)  (788 194)  routing T_15_12.lc_trk_g0_7 <X> T_15_12.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 194)  (789 194)  routing T_15_12.lc_trk_g1_5 <X> T_15_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 194)  (791 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 194)  (792 194)  routing T_15_12.lc_trk_g1_5 <X> T_15_12.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 194)  (793 194)  routing T_15_12.lc_trk_g0_4 <X> T_15_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 194)  (794 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (798 194)  (798 194)  LC_1 Logic Functioning bit
 (37 2)  (799 194)  (799 194)  LC_1 Logic Functioning bit
 (38 2)  (800 194)  (800 194)  LC_1 Logic Functioning bit
 (39 2)  (801 194)  (801 194)  LC_1 Logic Functioning bit
 (41 2)  (803 194)  (803 194)  LC_1 Logic Functioning bit
 (43 2)  (805 194)  (805 194)  LC_1 Logic Functioning bit
 (45 2)  (807 194)  (807 194)  LC_1 Logic Functioning bit
 (47 2)  (809 194)  (809 194)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (16 3)  (778 195)  (778 195)  routing T_15_12.sp4_v_b_4 <X> T_15_12.lc_trk_g0_4
 (17 3)  (779 195)  (779 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (21 3)  (783 195)  (783 195)  routing T_15_12.sp4_r_v_b_31 <X> T_15_12.lc_trk_g0_7
 (26 3)  (788 195)  (788 195)  routing T_15_12.lc_trk_g0_7 <X> T_15_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 195)  (791 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (36 3)  (798 195)  (798 195)  LC_1 Logic Functioning bit
 (38 3)  (800 195)  (800 195)  LC_1 Logic Functioning bit
 (0 4)  (762 196)  (762 196)  routing T_15_12.lc_trk_g2_2 <X> T_15_12.wire_logic_cluster/lc_7/cen
 (1 4)  (763 196)  (763 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (4 4)  (766 196)  (766 196)  routing T_15_12.sp4_v_t_38 <X> T_15_12.sp4_v_b_3
 (11 4)  (773 196)  (773 196)  routing T_15_12.sp4_h_r_0 <X> T_15_12.sp4_v_b_5
 (27 4)  (789 196)  (789 196)  routing T_15_12.lc_trk_g3_6 <X> T_15_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 196)  (790 196)  routing T_15_12.lc_trk_g3_6 <X> T_15_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 196)  (791 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 196)  (792 196)  routing T_15_12.lc_trk_g3_6 <X> T_15_12.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 196)  (793 196)  routing T_15_12.lc_trk_g0_7 <X> T_15_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 196)  (794 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (798 196)  (798 196)  LC_2 Logic Functioning bit
 (38 4)  (800 196)  (800 196)  LC_2 Logic Functioning bit
 (41 4)  (803 196)  (803 196)  LC_2 Logic Functioning bit
 (43 4)  (805 196)  (805 196)  LC_2 Logic Functioning bit
 (45 4)  (807 196)  (807 196)  LC_2 Logic Functioning bit
 (46 4)  (808 196)  (808 196)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (1 5)  (763 197)  (763 197)  routing T_15_12.lc_trk_g2_2 <X> T_15_12.wire_logic_cluster/lc_7/cen
 (27 5)  (789 197)  (789 197)  routing T_15_12.lc_trk_g3_1 <X> T_15_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 197)  (790 197)  routing T_15_12.lc_trk_g3_1 <X> T_15_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 197)  (791 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 197)  (792 197)  routing T_15_12.lc_trk_g3_6 <X> T_15_12.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 197)  (793 197)  routing T_15_12.lc_trk_g0_7 <X> T_15_12.wire_logic_cluster/lc_2/in_3
 (37 5)  (799 197)  (799 197)  LC_2 Logic Functioning bit
 (39 5)  (801 197)  (801 197)  LC_2 Logic Functioning bit
 (41 5)  (803 197)  (803 197)  LC_2 Logic Functioning bit
 (43 5)  (805 197)  (805 197)  LC_2 Logic Functioning bit
 (12 6)  (774 198)  (774 198)  routing T_15_12.sp4_v_b_5 <X> T_15_12.sp4_h_l_40
 (15 6)  (777 198)  (777 198)  routing T_15_12.sp4_v_b_21 <X> T_15_12.lc_trk_g1_5
 (16 6)  (778 198)  (778 198)  routing T_15_12.sp4_v_b_21 <X> T_15_12.lc_trk_g1_5
 (17 6)  (779 198)  (779 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (8 7)  (770 199)  (770 199)  routing T_15_12.sp4_h_l_41 <X> T_15_12.sp4_v_t_41
 (14 8)  (776 200)  (776 200)  routing T_15_12.sp4_v_t_21 <X> T_15_12.lc_trk_g2_0
 (22 8)  (784 200)  (784 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (8 9)  (770 201)  (770 201)  routing T_15_12.sp4_h_l_36 <X> T_15_12.sp4_v_b_7
 (9 9)  (771 201)  (771 201)  routing T_15_12.sp4_h_l_36 <X> T_15_12.sp4_v_b_7
 (10 9)  (772 201)  (772 201)  routing T_15_12.sp4_h_l_36 <X> T_15_12.sp4_v_b_7
 (14 9)  (776 201)  (776 201)  routing T_15_12.sp4_v_t_21 <X> T_15_12.lc_trk_g2_0
 (16 9)  (778 201)  (778 201)  routing T_15_12.sp4_v_t_21 <X> T_15_12.lc_trk_g2_0
 (17 9)  (779 201)  (779 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (21 9)  (783 201)  (783 201)  routing T_15_12.sp4_r_v_b_35 <X> T_15_12.lc_trk_g2_3
 (22 9)  (784 201)  (784 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (785 201)  (785 201)  routing T_15_12.sp4_v_b_42 <X> T_15_12.lc_trk_g2_2
 (24 9)  (786 201)  (786 201)  routing T_15_12.sp4_v_b_42 <X> T_15_12.lc_trk_g2_2
 (5 10)  (767 202)  (767 202)  routing T_15_12.sp4_v_t_37 <X> T_15_12.sp4_h_l_43
 (8 10)  (770 202)  (770 202)  routing T_15_12.sp4_v_t_42 <X> T_15_12.sp4_h_l_42
 (9 10)  (771 202)  (771 202)  routing T_15_12.sp4_v_t_42 <X> T_15_12.sp4_h_l_42
 (11 10)  (773 202)  (773 202)  routing T_15_12.sp4_v_b_5 <X> T_15_12.sp4_v_t_45
 (4 11)  (766 203)  (766 203)  routing T_15_12.sp4_v_t_37 <X> T_15_12.sp4_h_l_43
 (6 11)  (768 203)  (768 203)  routing T_15_12.sp4_v_t_37 <X> T_15_12.sp4_h_l_43
 (11 11)  (773 203)  (773 203)  routing T_15_12.sp4_h_r_0 <X> T_15_12.sp4_h_l_45
 (12 11)  (774 203)  (774 203)  routing T_15_12.sp4_v_b_5 <X> T_15_12.sp4_v_t_45
 (13 11)  (775 203)  (775 203)  routing T_15_12.sp4_h_r_0 <X> T_15_12.sp4_h_l_45
 (15 11)  (777 203)  (777 203)  routing T_15_12.sp4_v_t_33 <X> T_15_12.lc_trk_g2_4
 (16 11)  (778 203)  (778 203)  routing T_15_12.sp4_v_t_33 <X> T_15_12.lc_trk_g2_4
 (17 11)  (779 203)  (779 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (3 12)  (765 204)  (765 204)  routing T_15_12.sp12_v_t_22 <X> T_15_12.sp12_h_r_1
 (16 12)  (778 204)  (778 204)  routing T_15_12.sp4_v_b_33 <X> T_15_12.lc_trk_g3_1
 (17 12)  (779 204)  (779 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (780 204)  (780 204)  routing T_15_12.sp4_v_b_33 <X> T_15_12.lc_trk_g3_1
 (18 13)  (780 205)  (780 205)  routing T_15_12.sp4_v_b_33 <X> T_15_12.lc_trk_g3_1
 (0 14)  (762 206)  (762 206)  routing T_15_12.lc_trk_g2_4 <X> T_15_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 206)  (763 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (766 206)  (766 206)  routing T_15_12.sp4_v_b_1 <X> T_15_12.sp4_v_t_44
 (6 14)  (768 206)  (768 206)  routing T_15_12.sp4_v_b_1 <X> T_15_12.sp4_v_t_44
 (25 14)  (787 206)  (787 206)  routing T_15_12.sp4_h_r_38 <X> T_15_12.lc_trk_g3_6
 (1 15)  (763 207)  (763 207)  routing T_15_12.lc_trk_g2_4 <X> T_15_12.wire_logic_cluster/lc_7/s_r
 (22 15)  (784 207)  (784 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (785 207)  (785 207)  routing T_15_12.sp4_h_r_38 <X> T_15_12.lc_trk_g3_6
 (24 15)  (786 207)  (786 207)  routing T_15_12.sp4_h_r_38 <X> T_15_12.lc_trk_g3_6


LogicTile_16_12

 (4 0)  (820 192)  (820 192)  routing T_16_12.sp4_v_t_37 <X> T_16_12.sp4_v_b_0
 (10 0)  (826 192)  (826 192)  routing T_16_12.sp4_v_t_45 <X> T_16_12.sp4_h_r_1
 (12 0)  (828 192)  (828 192)  routing T_16_12.sp4_v_t_39 <X> T_16_12.sp4_h_r_2
 (22 0)  (838 192)  (838 192)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (840 192)  (840 192)  routing T_16_12.top_op_3 <X> T_16_12.lc_trk_g0_3
 (26 0)  (842 192)  (842 192)  routing T_16_12.lc_trk_g0_6 <X> T_16_12.wire_logic_cluster/lc_0/in_0
 (29 0)  (845 192)  (845 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 192)  (847 192)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 192)  (848 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 192)  (849 192)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 192)  (852 192)  LC_0 Logic Functioning bit
 (38 0)  (854 192)  (854 192)  LC_0 Logic Functioning bit
 (41 0)  (857 192)  (857 192)  LC_0 Logic Functioning bit
 (43 0)  (859 192)  (859 192)  LC_0 Logic Functioning bit
 (6 1)  (822 193)  (822 193)  routing T_16_12.sp4_h_l_37 <X> T_16_12.sp4_h_r_0
 (8 1)  (824 193)  (824 193)  routing T_16_12.sp4_h_l_36 <X> T_16_12.sp4_v_b_1
 (9 1)  (825 193)  (825 193)  routing T_16_12.sp4_h_l_36 <X> T_16_12.sp4_v_b_1
 (17 1)  (833 193)  (833 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (21 1)  (837 193)  (837 193)  routing T_16_12.top_op_3 <X> T_16_12.lc_trk_g0_3
 (22 1)  (838 193)  (838 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (841 193)  (841 193)  routing T_16_12.sp4_r_v_b_33 <X> T_16_12.lc_trk_g0_2
 (26 1)  (842 193)  (842 193)  routing T_16_12.lc_trk_g0_6 <X> T_16_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 193)  (845 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 193)  (846 193)  routing T_16_12.lc_trk_g0_3 <X> T_16_12.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 193)  (847 193)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.wire_logic_cluster/lc_0/in_3
 (37 1)  (853 193)  (853 193)  LC_0 Logic Functioning bit
 (39 1)  (855 193)  (855 193)  LC_0 Logic Functioning bit
 (41 1)  (857 193)  (857 193)  LC_0 Logic Functioning bit
 (43 1)  (859 193)  (859 193)  LC_0 Logic Functioning bit
 (0 2)  (816 194)  (816 194)  routing T_16_12.glb_netwk_6 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (1 2)  (817 194)  (817 194)  routing T_16_12.glb_netwk_6 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (2 2)  (818 194)  (818 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (830 194)  (830 194)  routing T_16_12.wire_logic_cluster/lc_4/out <X> T_16_12.lc_trk_g0_4
 (25 2)  (841 194)  (841 194)  routing T_16_12.sp12_h_l_5 <X> T_16_12.lc_trk_g0_6
 (27 2)  (843 194)  (843 194)  routing T_16_12.lc_trk_g1_5 <X> T_16_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 194)  (845 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 194)  (846 194)  routing T_16_12.lc_trk_g1_5 <X> T_16_12.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 194)  (847 194)  routing T_16_12.lc_trk_g0_4 <X> T_16_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 194)  (848 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (852 194)  (852 194)  LC_1 Logic Functioning bit
 (37 2)  (853 194)  (853 194)  LC_1 Logic Functioning bit
 (38 2)  (854 194)  (854 194)  LC_1 Logic Functioning bit
 (45 2)  (861 194)  (861 194)  LC_1 Logic Functioning bit
 (46 2)  (862 194)  (862 194)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (866 194)  (866 194)  Cascade bit: LH_LC01_inmux02_5

 (17 3)  (833 195)  (833 195)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (838 195)  (838 195)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (840 195)  (840 195)  routing T_16_12.sp12_h_l_5 <X> T_16_12.lc_trk_g0_6
 (25 3)  (841 195)  (841 195)  routing T_16_12.sp12_h_l_5 <X> T_16_12.lc_trk_g0_6
 (26 3)  (842 195)  (842 195)  routing T_16_12.lc_trk_g3_2 <X> T_16_12.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 195)  (843 195)  routing T_16_12.lc_trk_g3_2 <X> T_16_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 195)  (844 195)  routing T_16_12.lc_trk_g3_2 <X> T_16_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 195)  (845 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (36 3)  (852 195)  (852 195)  LC_1 Logic Functioning bit
 (37 3)  (853 195)  (853 195)  LC_1 Logic Functioning bit
 (39 3)  (855 195)  (855 195)  LC_1 Logic Functioning bit
 (41 3)  (857 195)  (857 195)  LC_1 Logic Functioning bit
 (43 3)  (859 195)  (859 195)  LC_1 Logic Functioning bit
 (1 4)  (817 196)  (817 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (3 4)  (819 196)  (819 196)  routing T_16_12.sp12_v_t_23 <X> T_16_12.sp12_h_r_0
 (12 4)  (828 196)  (828 196)  routing T_16_12.sp4_h_l_39 <X> T_16_12.sp4_h_r_5
 (13 4)  (829 196)  (829 196)  routing T_16_12.sp4_h_l_40 <X> T_16_12.sp4_v_b_5
 (21 4)  (837 196)  (837 196)  routing T_16_12.sp4_h_r_11 <X> T_16_12.lc_trk_g1_3
 (22 4)  (838 196)  (838 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (839 196)  (839 196)  routing T_16_12.sp4_h_r_11 <X> T_16_12.lc_trk_g1_3
 (24 4)  (840 196)  (840 196)  routing T_16_12.sp4_h_r_11 <X> T_16_12.lc_trk_g1_3
 (27 4)  (843 196)  (843 196)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 196)  (844 196)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 196)  (845 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 196)  (846 196)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 196)  (847 196)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 196)  (848 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 196)  (849 196)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.wire_logic_cluster/lc_2/in_3
 (41 4)  (857 196)  (857 196)  LC_2 Logic Functioning bit
 (43 4)  (859 196)  (859 196)  LC_2 Logic Functioning bit
 (1 5)  (817 197)  (817 197)  routing T_16_12.lc_trk_g0_2 <X> T_16_12.wire_logic_cluster/lc_7/cen
 (12 5)  (828 197)  (828 197)  routing T_16_12.sp4_h_l_40 <X> T_16_12.sp4_v_b_5
 (13 5)  (829 197)  (829 197)  routing T_16_12.sp4_h_l_39 <X> T_16_12.sp4_h_r_5
 (30 5)  (846 197)  (846 197)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 197)  (847 197)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.wire_logic_cluster/lc_2/in_3
 (41 5)  (857 197)  (857 197)  LC_2 Logic Functioning bit
 (43 5)  (859 197)  (859 197)  LC_2 Logic Functioning bit
 (13 6)  (829 198)  (829 198)  routing T_16_12.sp4_h_r_5 <X> T_16_12.sp4_v_t_40
 (17 6)  (833 198)  (833 198)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (834 198)  (834 198)  routing T_16_12.wire_logic_cluster/lc_5/out <X> T_16_12.lc_trk_g1_5
 (22 6)  (838 198)  (838 198)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (840 198)  (840 198)  routing T_16_12.bot_op_7 <X> T_16_12.lc_trk_g1_7
 (26 6)  (842 198)  (842 198)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 198)  (843 198)  routing T_16_12.lc_trk_g1_7 <X> T_16_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 198)  (845 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 198)  (846 198)  routing T_16_12.lc_trk_g1_7 <X> T_16_12.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 198)  (848 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 198)  (849 198)  routing T_16_12.lc_trk_g2_0 <X> T_16_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 198)  (852 198)  LC_3 Logic Functioning bit
 (37 6)  (853 198)  (853 198)  LC_3 Logic Functioning bit
 (38 6)  (854 198)  (854 198)  LC_3 Logic Functioning bit
 (39 6)  (855 198)  (855 198)  LC_3 Logic Functioning bit
 (41 6)  (857 198)  (857 198)  LC_3 Logic Functioning bit
 (43 6)  (859 198)  (859 198)  LC_3 Logic Functioning bit
 (10 7)  (826 199)  (826 199)  routing T_16_12.sp4_h_l_46 <X> T_16_12.sp4_v_t_41
 (12 7)  (828 199)  (828 199)  routing T_16_12.sp4_h_r_5 <X> T_16_12.sp4_v_t_40
 (26 7)  (842 199)  (842 199)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 199)  (844 199)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 199)  (845 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 199)  (846 199)  routing T_16_12.lc_trk_g1_7 <X> T_16_12.wire_logic_cluster/lc_3/in_1
 (36 7)  (852 199)  (852 199)  LC_3 Logic Functioning bit
 (38 7)  (854 199)  (854 199)  LC_3 Logic Functioning bit
 (9 8)  (825 200)  (825 200)  routing T_16_12.sp4_v_t_42 <X> T_16_12.sp4_h_r_7
 (11 8)  (827 200)  (827 200)  routing T_16_12.sp4_h_r_3 <X> T_16_12.sp4_v_b_8
 (25 8)  (841 200)  (841 200)  routing T_16_12.wire_logic_cluster/lc_2/out <X> T_16_12.lc_trk_g2_2
 (27 8)  (843 200)  (843 200)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 200)  (844 200)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 200)  (845 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 200)  (846 200)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 200)  (848 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 200)  (849 200)  routing T_16_12.lc_trk_g3_2 <X> T_16_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 200)  (850 200)  routing T_16_12.lc_trk_g3_2 <X> T_16_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 200)  (852 200)  LC_4 Logic Functioning bit
 (37 8)  (853 200)  (853 200)  LC_4 Logic Functioning bit
 (38 8)  (854 200)  (854 200)  LC_4 Logic Functioning bit
 (41 8)  (857 200)  (857 200)  LC_4 Logic Functioning bit
 (43 8)  (859 200)  (859 200)  LC_4 Logic Functioning bit
 (50 8)  (866 200)  (866 200)  Cascade bit: LH_LC04_inmux02_5

 (8 9)  (824 201)  (824 201)  routing T_16_12.sp4_h_l_36 <X> T_16_12.sp4_v_b_7
 (9 9)  (825 201)  (825 201)  routing T_16_12.sp4_h_l_36 <X> T_16_12.sp4_v_b_7
 (10 9)  (826 201)  (826 201)  routing T_16_12.sp4_h_l_36 <X> T_16_12.sp4_v_b_7
 (14 9)  (830 201)  (830 201)  routing T_16_12.sp4_h_r_24 <X> T_16_12.lc_trk_g2_0
 (15 9)  (831 201)  (831 201)  routing T_16_12.sp4_h_r_24 <X> T_16_12.lc_trk_g2_0
 (16 9)  (832 201)  (832 201)  routing T_16_12.sp4_h_r_24 <X> T_16_12.lc_trk_g2_0
 (17 9)  (833 201)  (833 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (838 201)  (838 201)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (842 201)  (842 201)  routing T_16_12.lc_trk_g2_2 <X> T_16_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 201)  (844 201)  routing T_16_12.lc_trk_g2_2 <X> T_16_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 201)  (845 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 201)  (847 201)  routing T_16_12.lc_trk_g3_2 <X> T_16_12.wire_logic_cluster/lc_4/in_3
 (37 9)  (853 201)  (853 201)  LC_4 Logic Functioning bit
 (41 9)  (857 201)  (857 201)  LC_4 Logic Functioning bit
 (43 9)  (859 201)  (859 201)  LC_4 Logic Functioning bit
 (4 10)  (820 202)  (820 202)  routing T_16_12.sp4_v_b_6 <X> T_16_12.sp4_v_t_43
 (22 10)  (838 202)  (838 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (839 202)  (839 202)  routing T_16_12.sp4_v_b_47 <X> T_16_12.lc_trk_g2_7
 (24 10)  (840 202)  (840 202)  routing T_16_12.sp4_v_b_47 <X> T_16_12.lc_trk_g2_7
 (26 10)  (842 202)  (842 202)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.wire_logic_cluster/lc_5/in_0
 (29 10)  (845 202)  (845 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (848 202)  (848 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 202)  (850 202)  routing T_16_12.lc_trk_g1_3 <X> T_16_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 202)  (852 202)  LC_5 Logic Functioning bit
 (37 10)  (853 202)  (853 202)  LC_5 Logic Functioning bit
 (38 10)  (854 202)  (854 202)  LC_5 Logic Functioning bit
 (39 10)  (855 202)  (855 202)  LC_5 Logic Functioning bit
 (41 10)  (857 202)  (857 202)  LC_5 Logic Functioning bit
 (43 10)  (859 202)  (859 202)  LC_5 Logic Functioning bit
 (14 11)  (830 203)  (830 203)  routing T_16_12.sp4_r_v_b_36 <X> T_16_12.lc_trk_g2_4
 (17 11)  (833 203)  (833 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (26 11)  (842 203)  (842 203)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 203)  (844 203)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 203)  (845 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 203)  (847 203)  routing T_16_12.lc_trk_g1_3 <X> T_16_12.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 203)  (852 203)  LC_5 Logic Functioning bit
 (38 11)  (854 203)  (854 203)  LC_5 Logic Functioning bit
 (11 12)  (827 204)  (827 204)  routing T_16_12.sp4_h_r_6 <X> T_16_12.sp4_v_b_11
 (21 12)  (837 204)  (837 204)  routing T_16_12.sp4_h_r_35 <X> T_16_12.lc_trk_g3_3
 (22 12)  (838 204)  (838 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (839 204)  (839 204)  routing T_16_12.sp4_h_r_35 <X> T_16_12.lc_trk_g3_3
 (24 12)  (840 204)  (840 204)  routing T_16_12.sp4_h_r_35 <X> T_16_12.lc_trk_g3_3
 (27 12)  (843 204)  (843 204)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 204)  (844 204)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 204)  (845 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 204)  (846 204)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 204)  (848 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 204)  (849 204)  routing T_16_12.lc_trk_g3_2 <X> T_16_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 204)  (850 204)  routing T_16_12.lc_trk_g3_2 <X> T_16_12.wire_logic_cluster/lc_6/in_3
 (35 12)  (851 204)  (851 204)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.input_2_6
 (37 12)  (853 204)  (853 204)  LC_6 Logic Functioning bit
 (22 13)  (838 205)  (838 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (31 13)  (847 205)  (847 205)  routing T_16_12.lc_trk_g3_2 <X> T_16_12.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 205)  (848 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (849 205)  (849 205)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.input_2_6
 (34 13)  (850 205)  (850 205)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.input_2_6
 (35 13)  (851 205)  (851 205)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.input_2_6
 (37 13)  (853 205)  (853 205)  LC_6 Logic Functioning bit
 (0 14)  (816 206)  (816 206)  routing T_16_12.lc_trk_g3_5 <X> T_16_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 206)  (817 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (833 206)  (833 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (838 206)  (838 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (842 206)  (842 206)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.wire_logic_cluster/lc_7/in_0
 (28 14)  (844 206)  (844 206)  routing T_16_12.lc_trk_g2_4 <X> T_16_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 206)  (845 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 206)  (846 206)  routing T_16_12.lc_trk_g2_4 <X> T_16_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 206)  (848 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 206)  (849 206)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 206)  (850 206)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_7/in_3
 (40 14)  (856 206)  (856 206)  LC_7 Logic Functioning bit
 (42 14)  (858 206)  (858 206)  LC_7 Logic Functioning bit
 (50 14)  (866 206)  (866 206)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (816 207)  (816 207)  routing T_16_12.lc_trk_g3_5 <X> T_16_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 207)  (817 207)  routing T_16_12.lc_trk_g3_5 <X> T_16_12.wire_logic_cluster/lc_7/s_r
 (5 15)  (821 207)  (821 207)  routing T_16_12.sp4_h_l_44 <X> T_16_12.sp4_v_t_44
 (17 15)  (833 207)  (833 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (834 207)  (834 207)  routing T_16_12.sp4_r_v_b_45 <X> T_16_12.lc_trk_g3_5
 (22 15)  (838 207)  (838 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (841 207)  (841 207)  routing T_16_12.sp4_r_v_b_46 <X> T_16_12.lc_trk_g3_6
 (26 15)  (842 207)  (842 207)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 207)  (844 207)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 207)  (845 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 207)  (847 207)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 207)  (852 207)  LC_7 Logic Functioning bit
 (40 15)  (856 207)  (856 207)  LC_7 Logic Functioning bit
 (42 15)  (858 207)  (858 207)  LC_7 Logic Functioning bit
 (43 15)  (859 207)  (859 207)  LC_7 Logic Functioning bit


LogicTile_17_12

 (0 0)  (874 192)  (874 192)  Negative Clock bit

 (9 0)  (883 192)  (883 192)  routing T_17_12.sp4_v_t_36 <X> T_17_12.sp4_h_r_1
 (14 0)  (888 192)  (888 192)  routing T_17_12.wire_logic_cluster/lc_0/out <X> T_17_12.lc_trk_g0_0
 (25 0)  (899 192)  (899 192)  routing T_17_12.wire_logic_cluster/lc_2/out <X> T_17_12.lc_trk_g0_2
 (29 0)  (903 192)  (903 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 192)  (904 192)  routing T_17_12.lc_trk_g0_7 <X> T_17_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 192)  (906 192)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (910 192)  (910 192)  LC_0 Logic Functioning bit
 (39 0)  (913 192)  (913 192)  LC_0 Logic Functioning bit
 (41 0)  (915 192)  (915 192)  LC_0 Logic Functioning bit
 (42 0)  (916 192)  (916 192)  LC_0 Logic Functioning bit
 (44 0)  (918 192)  (918 192)  LC_0 Logic Functioning bit
 (45 0)  (919 192)  (919 192)  LC_0 Logic Functioning bit
 (17 1)  (891 193)  (891 193)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (896 193)  (896 193)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (30 1)  (904 193)  (904 193)  routing T_17_12.lc_trk_g0_7 <X> T_17_12.wire_logic_cluster/lc_0/in_1
 (32 1)  (906 193)  (906 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (910 193)  (910 193)  LC_0 Logic Functioning bit
 (39 1)  (913 193)  (913 193)  LC_0 Logic Functioning bit
 (41 1)  (915 193)  (915 193)  LC_0 Logic Functioning bit
 (42 1)  (916 193)  (916 193)  LC_0 Logic Functioning bit
 (49 1)  (923 193)  (923 193)  Carry_In_Mux bit 

 (0 2)  (874 194)  (874 194)  routing T_17_12.glb_netwk_3 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (2 2)  (876 194)  (876 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (888 194)  (888 194)  routing T_17_12.sp4_v_t_1 <X> T_17_12.lc_trk_g0_4
 (21 2)  (895 194)  (895 194)  routing T_17_12.sp4_v_b_15 <X> T_17_12.lc_trk_g0_7
 (22 2)  (896 194)  (896 194)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (897 194)  (897 194)  routing T_17_12.sp4_v_b_15 <X> T_17_12.lc_trk_g0_7
 (27 2)  (901 194)  (901 194)  routing T_17_12.lc_trk_g3_1 <X> T_17_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 194)  (902 194)  routing T_17_12.lc_trk_g3_1 <X> T_17_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 194)  (903 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 194)  (906 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (909 194)  (909 194)  routing T_17_12.lc_trk_g0_7 <X> T_17_12.input_2_1
 (36 2)  (910 194)  (910 194)  LC_1 Logic Functioning bit
 (39 2)  (913 194)  (913 194)  LC_1 Logic Functioning bit
 (41 2)  (915 194)  (915 194)  LC_1 Logic Functioning bit
 (42 2)  (916 194)  (916 194)  LC_1 Logic Functioning bit
 (44 2)  (918 194)  (918 194)  LC_1 Logic Functioning bit
 (45 2)  (919 194)  (919 194)  LC_1 Logic Functioning bit
 (0 3)  (874 195)  (874 195)  routing T_17_12.glb_netwk_3 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (14 3)  (888 195)  (888 195)  routing T_17_12.sp4_v_t_1 <X> T_17_12.lc_trk_g0_4
 (16 3)  (890 195)  (890 195)  routing T_17_12.sp4_v_t_1 <X> T_17_12.lc_trk_g0_4
 (17 3)  (891 195)  (891 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (21 3)  (895 195)  (895 195)  routing T_17_12.sp4_v_b_15 <X> T_17_12.lc_trk_g0_7
 (32 3)  (906 195)  (906 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (909 195)  (909 195)  routing T_17_12.lc_trk_g0_7 <X> T_17_12.input_2_1
 (36 3)  (910 195)  (910 195)  LC_1 Logic Functioning bit
 (39 3)  (913 195)  (913 195)  LC_1 Logic Functioning bit
 (41 3)  (915 195)  (915 195)  LC_1 Logic Functioning bit
 (42 3)  (916 195)  (916 195)  LC_1 Logic Functioning bit
 (0 4)  (874 196)  (874 196)  routing T_17_12.lc_trk_g2_2 <X> T_17_12.wire_logic_cluster/lc_7/cen
 (1 4)  (875 196)  (875 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (5 4)  (879 196)  (879 196)  routing T_17_12.sp4_v_t_38 <X> T_17_12.sp4_h_r_3
 (21 4)  (895 196)  (895 196)  routing T_17_12.wire_logic_cluster/lc_3/out <X> T_17_12.lc_trk_g1_3
 (22 4)  (896 196)  (896 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (903 196)  (903 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 196)  (904 196)  routing T_17_12.lc_trk_g0_7 <X> T_17_12.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 196)  (906 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (910 196)  (910 196)  LC_2 Logic Functioning bit
 (39 4)  (913 196)  (913 196)  LC_2 Logic Functioning bit
 (41 4)  (915 196)  (915 196)  LC_2 Logic Functioning bit
 (42 4)  (916 196)  (916 196)  LC_2 Logic Functioning bit
 (44 4)  (918 196)  (918 196)  LC_2 Logic Functioning bit
 (45 4)  (919 196)  (919 196)  LC_2 Logic Functioning bit
 (1 5)  (875 197)  (875 197)  routing T_17_12.lc_trk_g2_2 <X> T_17_12.wire_logic_cluster/lc_7/cen
 (8 5)  (882 197)  (882 197)  routing T_17_12.sp4_h_l_47 <X> T_17_12.sp4_v_b_4
 (9 5)  (883 197)  (883 197)  routing T_17_12.sp4_h_l_47 <X> T_17_12.sp4_v_b_4
 (10 5)  (884 197)  (884 197)  routing T_17_12.sp4_h_l_47 <X> T_17_12.sp4_v_b_4
 (30 5)  (904 197)  (904 197)  routing T_17_12.lc_trk_g0_7 <X> T_17_12.wire_logic_cluster/lc_2/in_1
 (32 5)  (906 197)  (906 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (909 197)  (909 197)  routing T_17_12.lc_trk_g0_2 <X> T_17_12.input_2_2
 (36 5)  (910 197)  (910 197)  LC_2 Logic Functioning bit
 (39 5)  (913 197)  (913 197)  LC_2 Logic Functioning bit
 (41 5)  (915 197)  (915 197)  LC_2 Logic Functioning bit
 (42 5)  (916 197)  (916 197)  LC_2 Logic Functioning bit
 (17 6)  (891 198)  (891 198)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (892 198)  (892 198)  routing T_17_12.wire_logic_cluster/lc_5/out <X> T_17_12.lc_trk_g1_5
 (21 6)  (895 198)  (895 198)  routing T_17_12.wire_logic_cluster/lc_7/out <X> T_17_12.lc_trk_g1_7
 (22 6)  (896 198)  (896 198)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (901 198)  (901 198)  routing T_17_12.lc_trk_g1_3 <X> T_17_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 198)  (903 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 198)  (906 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (909 198)  (909 198)  routing T_17_12.lc_trk_g0_7 <X> T_17_12.input_2_3
 (36 6)  (910 198)  (910 198)  LC_3 Logic Functioning bit
 (39 6)  (913 198)  (913 198)  LC_3 Logic Functioning bit
 (41 6)  (915 198)  (915 198)  LC_3 Logic Functioning bit
 (42 6)  (916 198)  (916 198)  LC_3 Logic Functioning bit
 (44 6)  (918 198)  (918 198)  LC_3 Logic Functioning bit
 (45 6)  (919 198)  (919 198)  LC_3 Logic Functioning bit
 (10 7)  (884 199)  (884 199)  routing T_17_12.sp4_h_l_46 <X> T_17_12.sp4_v_t_41
 (30 7)  (904 199)  (904 199)  routing T_17_12.lc_trk_g1_3 <X> T_17_12.wire_logic_cluster/lc_3/in_1
 (32 7)  (906 199)  (906 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (909 199)  (909 199)  routing T_17_12.lc_trk_g0_7 <X> T_17_12.input_2_3
 (36 7)  (910 199)  (910 199)  LC_3 Logic Functioning bit
 (39 7)  (913 199)  (913 199)  LC_3 Logic Functioning bit
 (41 7)  (915 199)  (915 199)  LC_3 Logic Functioning bit
 (42 7)  (916 199)  (916 199)  LC_3 Logic Functioning bit
 (25 8)  (899 200)  (899 200)  routing T_17_12.sp4_v_b_26 <X> T_17_12.lc_trk_g2_2
 (29 8)  (903 200)  (903 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 200)  (904 200)  routing T_17_12.lc_trk_g0_7 <X> T_17_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 200)  (906 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (909 200)  (909 200)  routing T_17_12.lc_trk_g2_4 <X> T_17_12.input_2_4
 (36 8)  (910 200)  (910 200)  LC_4 Logic Functioning bit
 (39 8)  (913 200)  (913 200)  LC_4 Logic Functioning bit
 (41 8)  (915 200)  (915 200)  LC_4 Logic Functioning bit
 (42 8)  (916 200)  (916 200)  LC_4 Logic Functioning bit
 (44 8)  (918 200)  (918 200)  LC_4 Logic Functioning bit
 (45 8)  (919 200)  (919 200)  LC_4 Logic Functioning bit
 (22 9)  (896 201)  (896 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (897 201)  (897 201)  routing T_17_12.sp4_v_b_26 <X> T_17_12.lc_trk_g2_2
 (30 9)  (904 201)  (904 201)  routing T_17_12.lc_trk_g0_7 <X> T_17_12.wire_logic_cluster/lc_4/in_1
 (32 9)  (906 201)  (906 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (907 201)  (907 201)  routing T_17_12.lc_trk_g2_4 <X> T_17_12.input_2_4
 (36 9)  (910 201)  (910 201)  LC_4 Logic Functioning bit
 (39 9)  (913 201)  (913 201)  LC_4 Logic Functioning bit
 (41 9)  (915 201)  (915 201)  LC_4 Logic Functioning bit
 (42 9)  (916 201)  (916 201)  LC_4 Logic Functioning bit
 (4 10)  (878 202)  (878 202)  routing T_17_12.sp4_h_r_6 <X> T_17_12.sp4_v_t_43
 (10 10)  (884 202)  (884 202)  routing T_17_12.sp4_v_b_2 <X> T_17_12.sp4_h_l_42
 (14 10)  (888 202)  (888 202)  routing T_17_12.wire_logic_cluster/lc_4/out <X> T_17_12.lc_trk_g2_4
 (25 10)  (899 202)  (899 202)  routing T_17_12.wire_logic_cluster/lc_6/out <X> T_17_12.lc_trk_g2_6
 (27 10)  (901 202)  (901 202)  routing T_17_12.lc_trk_g1_5 <X> T_17_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 202)  (903 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 202)  (904 202)  routing T_17_12.lc_trk_g1_5 <X> T_17_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 202)  (906 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (909 202)  (909 202)  routing T_17_12.lc_trk_g0_7 <X> T_17_12.input_2_5
 (36 10)  (910 202)  (910 202)  LC_5 Logic Functioning bit
 (39 10)  (913 202)  (913 202)  LC_5 Logic Functioning bit
 (41 10)  (915 202)  (915 202)  LC_5 Logic Functioning bit
 (42 10)  (916 202)  (916 202)  LC_5 Logic Functioning bit
 (44 10)  (918 202)  (918 202)  LC_5 Logic Functioning bit
 (45 10)  (919 202)  (919 202)  LC_5 Logic Functioning bit
 (5 11)  (879 203)  (879 203)  routing T_17_12.sp4_h_r_6 <X> T_17_12.sp4_v_t_43
 (8 11)  (882 203)  (882 203)  routing T_17_12.sp4_h_r_7 <X> T_17_12.sp4_v_t_42
 (9 11)  (883 203)  (883 203)  routing T_17_12.sp4_h_r_7 <X> T_17_12.sp4_v_t_42
 (17 11)  (891 203)  (891 203)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (896 203)  (896 203)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (32 11)  (906 203)  (906 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (909 203)  (909 203)  routing T_17_12.lc_trk_g0_7 <X> T_17_12.input_2_5
 (36 11)  (910 203)  (910 203)  LC_5 Logic Functioning bit
 (39 11)  (913 203)  (913 203)  LC_5 Logic Functioning bit
 (41 11)  (915 203)  (915 203)  LC_5 Logic Functioning bit
 (42 11)  (916 203)  (916 203)  LC_5 Logic Functioning bit
 (17 12)  (891 204)  (891 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 204)  (892 204)  routing T_17_12.wire_logic_cluster/lc_1/out <X> T_17_12.lc_trk_g3_1
 (29 12)  (903 204)  (903 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 204)  (904 204)  routing T_17_12.lc_trk_g0_7 <X> T_17_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 204)  (906 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (909 204)  (909 204)  routing T_17_12.lc_trk_g2_6 <X> T_17_12.input_2_6
 (36 12)  (910 204)  (910 204)  LC_6 Logic Functioning bit
 (39 12)  (913 204)  (913 204)  LC_6 Logic Functioning bit
 (41 12)  (915 204)  (915 204)  LC_6 Logic Functioning bit
 (42 12)  (916 204)  (916 204)  LC_6 Logic Functioning bit
 (44 12)  (918 204)  (918 204)  LC_6 Logic Functioning bit
 (45 12)  (919 204)  (919 204)  LC_6 Logic Functioning bit
 (30 13)  (904 205)  (904 205)  routing T_17_12.lc_trk_g0_7 <X> T_17_12.wire_logic_cluster/lc_6/in_1
 (32 13)  (906 205)  (906 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (907 205)  (907 205)  routing T_17_12.lc_trk_g2_6 <X> T_17_12.input_2_6
 (35 13)  (909 205)  (909 205)  routing T_17_12.lc_trk_g2_6 <X> T_17_12.input_2_6
 (36 13)  (910 205)  (910 205)  LC_6 Logic Functioning bit
 (39 13)  (913 205)  (913 205)  LC_6 Logic Functioning bit
 (41 13)  (915 205)  (915 205)  LC_6 Logic Functioning bit
 (42 13)  (916 205)  (916 205)  LC_6 Logic Functioning bit
 (1 14)  (875 206)  (875 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (3 14)  (877 206)  (877 206)  routing T_17_12.sp12_h_r_1 <X> T_17_12.sp12_v_t_22
 (26 14)  (900 206)  (900 206)  routing T_17_12.lc_trk_g0_7 <X> T_17_12.wire_logic_cluster/lc_7/in_0
 (27 14)  (901 206)  (901 206)  routing T_17_12.lc_trk_g1_7 <X> T_17_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 206)  (903 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 206)  (904 206)  routing T_17_12.lc_trk_g1_7 <X> T_17_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 206)  (906 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (910 206)  (910 206)  LC_7 Logic Functioning bit
 (37 14)  (911 206)  (911 206)  LC_7 Logic Functioning bit
 (38 14)  (912 206)  (912 206)  LC_7 Logic Functioning bit
 (39 14)  (913 206)  (913 206)  LC_7 Logic Functioning bit
 (45 14)  (919 206)  (919 206)  LC_7 Logic Functioning bit
 (1 15)  (875 207)  (875 207)  routing T_17_12.lc_trk_g0_4 <X> T_17_12.wire_logic_cluster/lc_7/s_r
 (3 15)  (877 207)  (877 207)  routing T_17_12.sp12_h_r_1 <X> T_17_12.sp12_v_t_22
 (19 15)  (893 207)  (893 207)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (26 15)  (900 207)  (900 207)  routing T_17_12.lc_trk_g0_7 <X> T_17_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 207)  (903 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 207)  (904 207)  routing T_17_12.lc_trk_g1_7 <X> T_17_12.wire_logic_cluster/lc_7/in_1
 (40 15)  (914 207)  (914 207)  LC_7 Logic Functioning bit
 (41 15)  (915 207)  (915 207)  LC_7 Logic Functioning bit
 (42 15)  (916 207)  (916 207)  LC_7 Logic Functioning bit
 (43 15)  (917 207)  (917 207)  LC_7 Logic Functioning bit


LogicTile_18_12

 (27 0)  (955 192)  (955 192)  routing T_18_12.lc_trk_g3_0 <X> T_18_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 192)  (956 192)  routing T_18_12.lc_trk_g3_0 <X> T_18_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 192)  (957 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 192)  (959 192)  routing T_18_12.lc_trk_g0_7 <X> T_18_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 192)  (960 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (964 192)  (964 192)  LC_0 Logic Functioning bit
 (38 0)  (966 192)  (966 192)  LC_0 Logic Functioning bit
 (45 0)  (973 192)  (973 192)  LC_0 Logic Functioning bit
 (52 0)  (980 192)  (980 192)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (22 1)  (950 193)  (950 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (954 193)  (954 193)  routing T_18_12.lc_trk_g1_3 <X> T_18_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 193)  (955 193)  routing T_18_12.lc_trk_g1_3 <X> T_18_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 193)  (957 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 193)  (959 193)  routing T_18_12.lc_trk_g0_7 <X> T_18_12.wire_logic_cluster/lc_0/in_3
 (36 1)  (964 193)  (964 193)  LC_0 Logic Functioning bit
 (37 1)  (965 193)  (965 193)  LC_0 Logic Functioning bit
 (38 1)  (966 193)  (966 193)  LC_0 Logic Functioning bit
 (39 1)  (967 193)  (967 193)  LC_0 Logic Functioning bit
 (40 1)  (968 193)  (968 193)  LC_0 Logic Functioning bit
 (42 1)  (970 193)  (970 193)  LC_0 Logic Functioning bit
 (0 2)  (928 194)  (928 194)  routing T_18_12.glb_netwk_6 <X> T_18_12.wire_logic_cluster/lc_7/clk
 (1 2)  (929 194)  (929 194)  routing T_18_12.glb_netwk_6 <X> T_18_12.wire_logic_cluster/lc_7/clk
 (2 2)  (930 194)  (930 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (933 194)  (933 194)  routing T_18_12.sp4_v_t_37 <X> T_18_12.sp4_h_l_37
 (22 2)  (950 194)  (950 194)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (951 194)  (951 194)  routing T_18_12.sp4_h_r_7 <X> T_18_12.lc_trk_g0_7
 (24 2)  (952 194)  (952 194)  routing T_18_12.sp4_h_r_7 <X> T_18_12.lc_trk_g0_7
 (28 2)  (956 194)  (956 194)  routing T_18_12.lc_trk_g2_2 <X> T_18_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 194)  (957 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 194)  (959 194)  routing T_18_12.lc_trk_g0_6 <X> T_18_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 194)  (960 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (964 194)  (964 194)  LC_1 Logic Functioning bit
 (37 2)  (965 194)  (965 194)  LC_1 Logic Functioning bit
 (38 2)  (966 194)  (966 194)  LC_1 Logic Functioning bit
 (39 2)  (967 194)  (967 194)  LC_1 Logic Functioning bit
 (41 2)  (969 194)  (969 194)  LC_1 Logic Functioning bit
 (43 2)  (971 194)  (971 194)  LC_1 Logic Functioning bit
 (45 2)  (973 194)  (973 194)  LC_1 Logic Functioning bit
 (47 2)  (975 194)  (975 194)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (6 3)  (934 195)  (934 195)  routing T_18_12.sp4_v_t_37 <X> T_18_12.sp4_h_l_37
 (8 3)  (936 195)  (936 195)  routing T_18_12.sp4_h_r_7 <X> T_18_12.sp4_v_t_36
 (9 3)  (937 195)  (937 195)  routing T_18_12.sp4_h_r_7 <X> T_18_12.sp4_v_t_36
 (10 3)  (938 195)  (938 195)  routing T_18_12.sp4_h_r_7 <X> T_18_12.sp4_v_t_36
 (14 3)  (942 195)  (942 195)  routing T_18_12.sp4_r_v_b_28 <X> T_18_12.lc_trk_g0_4
 (17 3)  (945 195)  (945 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (21 3)  (949 195)  (949 195)  routing T_18_12.sp4_h_r_7 <X> T_18_12.lc_trk_g0_7
 (22 3)  (950 195)  (950 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (953 195)  (953 195)  routing T_18_12.sp4_r_v_b_30 <X> T_18_12.lc_trk_g0_6
 (27 3)  (955 195)  (955 195)  routing T_18_12.lc_trk_g3_0 <X> T_18_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 195)  (956 195)  routing T_18_12.lc_trk_g3_0 <X> T_18_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 195)  (957 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 195)  (958 195)  routing T_18_12.lc_trk_g2_2 <X> T_18_12.wire_logic_cluster/lc_1/in_1
 (31 3)  (959 195)  (959 195)  routing T_18_12.lc_trk_g0_6 <X> T_18_12.wire_logic_cluster/lc_1/in_3
 (36 3)  (964 195)  (964 195)  LC_1 Logic Functioning bit
 (38 3)  (966 195)  (966 195)  LC_1 Logic Functioning bit
 (0 4)  (928 196)  (928 196)  routing T_18_12.lc_trk_g3_3 <X> T_18_12.wire_logic_cluster/lc_7/cen
 (1 4)  (929 196)  (929 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (3 4)  (931 196)  (931 196)  routing T_18_12.sp12_v_t_23 <X> T_18_12.sp12_h_r_0
 (9 4)  (937 196)  (937 196)  routing T_18_12.sp4_v_t_41 <X> T_18_12.sp4_h_r_4
 (11 4)  (939 196)  (939 196)  routing T_18_12.sp4_v_t_39 <X> T_18_12.sp4_v_b_5
 (12 4)  (940 196)  (940 196)  routing T_18_12.sp4_v_t_40 <X> T_18_12.sp4_h_r_5
 (14 4)  (942 196)  (942 196)  routing T_18_12.sp4_h_l_5 <X> T_18_12.lc_trk_g1_0
 (17 4)  (945 196)  (945 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (22 4)  (950 196)  (950 196)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (951 196)  (951 196)  routing T_18_12.sp12_h_r_11 <X> T_18_12.lc_trk_g1_3
 (27 4)  (955 196)  (955 196)  routing T_18_12.lc_trk_g3_2 <X> T_18_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 196)  (956 196)  routing T_18_12.lc_trk_g3_2 <X> T_18_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 196)  (957 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 196)  (960 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 196)  (961 196)  routing T_18_12.lc_trk_g3_0 <X> T_18_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 196)  (962 196)  routing T_18_12.lc_trk_g3_0 <X> T_18_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 196)  (964 196)  LC_2 Logic Functioning bit
 (38 4)  (966 196)  (966 196)  LC_2 Logic Functioning bit
 (41 4)  (969 196)  (969 196)  LC_2 Logic Functioning bit
 (43 4)  (971 196)  (971 196)  LC_2 Logic Functioning bit
 (45 4)  (973 196)  (973 196)  LC_2 Logic Functioning bit
 (46 4)  (974 196)  (974 196)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (0 5)  (928 197)  (928 197)  routing T_18_12.lc_trk_g3_3 <X> T_18_12.wire_logic_cluster/lc_7/cen
 (1 5)  (929 197)  (929 197)  routing T_18_12.lc_trk_g3_3 <X> T_18_12.wire_logic_cluster/lc_7/cen
 (12 5)  (940 197)  (940 197)  routing T_18_12.sp4_v_t_39 <X> T_18_12.sp4_v_b_5
 (14 5)  (942 197)  (942 197)  routing T_18_12.sp4_h_l_5 <X> T_18_12.lc_trk_g1_0
 (15 5)  (943 197)  (943 197)  routing T_18_12.sp4_h_l_5 <X> T_18_12.lc_trk_g1_0
 (16 5)  (944 197)  (944 197)  routing T_18_12.sp4_h_l_5 <X> T_18_12.lc_trk_g1_0
 (17 5)  (945 197)  (945 197)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (26 5)  (954 197)  (954 197)  routing T_18_12.lc_trk_g0_2 <X> T_18_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 197)  (957 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 197)  (958 197)  routing T_18_12.lc_trk_g3_2 <X> T_18_12.wire_logic_cluster/lc_2/in_1
 (37 5)  (965 197)  (965 197)  LC_2 Logic Functioning bit
 (39 5)  (967 197)  (967 197)  LC_2 Logic Functioning bit
 (41 5)  (969 197)  (969 197)  LC_2 Logic Functioning bit
 (43 5)  (971 197)  (971 197)  LC_2 Logic Functioning bit
 (15 6)  (943 198)  (943 198)  routing T_18_12.sp4_h_r_21 <X> T_18_12.lc_trk_g1_5
 (16 6)  (944 198)  (944 198)  routing T_18_12.sp4_h_r_21 <X> T_18_12.lc_trk_g1_5
 (17 6)  (945 198)  (945 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (946 198)  (946 198)  routing T_18_12.sp4_h_r_21 <X> T_18_12.lc_trk_g1_5
 (21 6)  (949 198)  (949 198)  routing T_18_12.sp4_h_l_10 <X> T_18_12.lc_trk_g1_7
 (22 6)  (950 198)  (950 198)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (951 198)  (951 198)  routing T_18_12.sp4_h_l_10 <X> T_18_12.lc_trk_g1_7
 (24 6)  (952 198)  (952 198)  routing T_18_12.sp4_h_l_10 <X> T_18_12.lc_trk_g1_7
 (28 6)  (956 198)  (956 198)  routing T_18_12.lc_trk_g2_6 <X> T_18_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 198)  (957 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 198)  (958 198)  routing T_18_12.lc_trk_g2_6 <X> T_18_12.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 198)  (960 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 198)  (962 198)  routing T_18_12.lc_trk_g1_1 <X> T_18_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 198)  (964 198)  LC_3 Logic Functioning bit
 (37 6)  (965 198)  (965 198)  LC_3 Logic Functioning bit
 (38 6)  (966 198)  (966 198)  LC_3 Logic Functioning bit
 (39 6)  (967 198)  (967 198)  LC_3 Logic Functioning bit
 (41 6)  (969 198)  (969 198)  LC_3 Logic Functioning bit
 (43 6)  (971 198)  (971 198)  LC_3 Logic Functioning bit
 (45 6)  (973 198)  (973 198)  LC_3 Logic Functioning bit
 (53 6)  (981 198)  (981 198)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (18 7)  (946 199)  (946 199)  routing T_18_12.sp4_h_r_21 <X> T_18_12.lc_trk_g1_5
 (21 7)  (949 199)  (949 199)  routing T_18_12.sp4_h_l_10 <X> T_18_12.lc_trk_g1_7
 (27 7)  (955 199)  (955 199)  routing T_18_12.lc_trk_g3_0 <X> T_18_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 199)  (956 199)  routing T_18_12.lc_trk_g3_0 <X> T_18_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 199)  (957 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 199)  (958 199)  routing T_18_12.lc_trk_g2_6 <X> T_18_12.wire_logic_cluster/lc_3/in_1
 (36 7)  (964 199)  (964 199)  LC_3 Logic Functioning bit
 (38 7)  (966 199)  (966 199)  LC_3 Logic Functioning bit
 (12 8)  (940 200)  (940 200)  routing T_18_12.sp4_h_l_40 <X> T_18_12.sp4_h_r_8
 (15 8)  (943 200)  (943 200)  routing T_18_12.sp4_h_r_33 <X> T_18_12.lc_trk_g2_1
 (16 8)  (944 200)  (944 200)  routing T_18_12.sp4_h_r_33 <X> T_18_12.lc_trk_g2_1
 (17 8)  (945 200)  (945 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (946 200)  (946 200)  routing T_18_12.sp4_h_r_33 <X> T_18_12.lc_trk_g2_1
 (26 8)  (954 200)  (954 200)  routing T_18_12.lc_trk_g0_4 <X> T_18_12.wire_logic_cluster/lc_4/in_0
 (27 8)  (955 200)  (955 200)  routing T_18_12.lc_trk_g1_0 <X> T_18_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 200)  (957 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (960 200)  (960 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 200)  (961 200)  routing T_18_12.lc_trk_g3_0 <X> T_18_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 200)  (962 200)  routing T_18_12.lc_trk_g3_0 <X> T_18_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 200)  (964 200)  LC_4 Logic Functioning bit
 (38 8)  (966 200)  (966 200)  LC_4 Logic Functioning bit
 (41 8)  (969 200)  (969 200)  LC_4 Logic Functioning bit
 (43 8)  (971 200)  (971 200)  LC_4 Logic Functioning bit
 (45 8)  (973 200)  (973 200)  LC_4 Logic Functioning bit
 (48 8)  (976 200)  (976 200)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (13 9)  (941 201)  (941 201)  routing T_18_12.sp4_h_l_40 <X> T_18_12.sp4_h_r_8
 (17 9)  (945 201)  (945 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 9)  (950 201)  (950 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (29 9)  (957 201)  (957 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (37 9)  (965 201)  (965 201)  LC_4 Logic Functioning bit
 (39 9)  (967 201)  (967 201)  LC_4 Logic Functioning bit
 (41 9)  (969 201)  (969 201)  LC_4 Logic Functioning bit
 (43 9)  (971 201)  (971 201)  LC_4 Logic Functioning bit
 (28 10)  (956 202)  (956 202)  routing T_18_12.lc_trk_g2_0 <X> T_18_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 202)  (957 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 202)  (959 202)  routing T_18_12.lc_trk_g1_7 <X> T_18_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 202)  (960 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 202)  (962 202)  routing T_18_12.lc_trk_g1_7 <X> T_18_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 202)  (964 202)  LC_5 Logic Functioning bit
 (37 10)  (965 202)  (965 202)  LC_5 Logic Functioning bit
 (38 10)  (966 202)  (966 202)  LC_5 Logic Functioning bit
 (39 10)  (967 202)  (967 202)  LC_5 Logic Functioning bit
 (41 10)  (969 202)  (969 202)  LC_5 Logic Functioning bit
 (43 10)  (971 202)  (971 202)  LC_5 Logic Functioning bit
 (45 10)  (973 202)  (973 202)  LC_5 Logic Functioning bit
 (52 10)  (980 202)  (980 202)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (4 11)  (932 203)  (932 203)  routing T_18_12.sp4_h_r_10 <X> T_18_12.sp4_h_l_43
 (6 11)  (934 203)  (934 203)  routing T_18_12.sp4_h_r_10 <X> T_18_12.sp4_h_l_43
 (22 11)  (950 203)  (950 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (27 11)  (955 203)  (955 203)  routing T_18_12.lc_trk_g3_0 <X> T_18_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 203)  (956 203)  routing T_18_12.lc_trk_g3_0 <X> T_18_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 203)  (957 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 203)  (959 203)  routing T_18_12.lc_trk_g1_7 <X> T_18_12.wire_logic_cluster/lc_5/in_3
 (36 11)  (964 203)  (964 203)  LC_5 Logic Functioning bit
 (38 11)  (966 203)  (966 203)  LC_5 Logic Functioning bit
 (14 12)  (942 204)  (942 204)  routing T_18_12.sp4_v_t_21 <X> T_18_12.lc_trk_g3_0
 (16 12)  (944 204)  (944 204)  routing T_18_12.sp4_v_t_12 <X> T_18_12.lc_trk_g3_1
 (17 12)  (945 204)  (945 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (946 204)  (946 204)  routing T_18_12.sp4_v_t_12 <X> T_18_12.lc_trk_g3_1
 (22 12)  (950 204)  (950 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (953 204)  (953 204)  routing T_18_12.sp4_v_t_23 <X> T_18_12.lc_trk_g3_2
 (26 12)  (954 204)  (954 204)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_6/in_0
 (28 12)  (956 204)  (956 204)  routing T_18_12.lc_trk_g2_1 <X> T_18_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 204)  (957 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (960 204)  (960 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 204)  (961 204)  routing T_18_12.lc_trk_g3_0 <X> T_18_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 204)  (962 204)  routing T_18_12.lc_trk_g3_0 <X> T_18_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 204)  (964 204)  LC_6 Logic Functioning bit
 (38 12)  (966 204)  (966 204)  LC_6 Logic Functioning bit
 (41 12)  (969 204)  (969 204)  LC_6 Logic Functioning bit
 (43 12)  (971 204)  (971 204)  LC_6 Logic Functioning bit
 (45 12)  (973 204)  (973 204)  LC_6 Logic Functioning bit
 (53 12)  (981 204)  (981 204)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (6 13)  (934 205)  (934 205)  routing T_18_12.sp4_h_l_44 <X> T_18_12.sp4_h_r_9
 (13 13)  (941 205)  (941 205)  routing T_18_12.sp4_v_t_43 <X> T_18_12.sp4_h_r_11
 (14 13)  (942 205)  (942 205)  routing T_18_12.sp4_v_t_21 <X> T_18_12.lc_trk_g3_0
 (16 13)  (944 205)  (944 205)  routing T_18_12.sp4_v_t_21 <X> T_18_12.lc_trk_g3_0
 (17 13)  (945 205)  (945 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (950 205)  (950 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (951 205)  (951 205)  routing T_18_12.sp4_v_t_23 <X> T_18_12.lc_trk_g3_2
 (25 13)  (953 205)  (953 205)  routing T_18_12.sp4_v_t_23 <X> T_18_12.lc_trk_g3_2
 (26 13)  (954 205)  (954 205)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_6/in_0
 (27 13)  (955 205)  (955 205)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 205)  (956 205)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 205)  (957 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (37 13)  (965 205)  (965 205)  LC_6 Logic Functioning bit
 (39 13)  (967 205)  (967 205)  LC_6 Logic Functioning bit
 (41 13)  (969 205)  (969 205)  LC_6 Logic Functioning bit
 (43 13)  (971 205)  (971 205)  LC_6 Logic Functioning bit
 (0 14)  (928 206)  (928 206)  routing T_18_12.lc_trk_g3_5 <X> T_18_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 206)  (929 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (12 14)  (940 206)  (940 206)  routing T_18_12.sp4_v_t_46 <X> T_18_12.sp4_h_l_46
 (15 14)  (943 206)  (943 206)  routing T_18_12.tnl_op_5 <X> T_18_12.lc_trk_g3_5
 (17 14)  (945 206)  (945 206)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (21 14)  (949 206)  (949 206)  routing T_18_12.sp4_h_r_39 <X> T_18_12.lc_trk_g3_7
 (22 14)  (950 206)  (950 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (951 206)  (951 206)  routing T_18_12.sp4_h_r_39 <X> T_18_12.lc_trk_g3_7
 (24 14)  (952 206)  (952 206)  routing T_18_12.sp4_h_r_39 <X> T_18_12.lc_trk_g3_7
 (27 14)  (955 206)  (955 206)  routing T_18_12.lc_trk_g3_1 <X> T_18_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 206)  (956 206)  routing T_18_12.lc_trk_g3_1 <X> T_18_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 206)  (957 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (959 206)  (959 206)  routing T_18_12.lc_trk_g1_5 <X> T_18_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 206)  (960 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 206)  (962 206)  routing T_18_12.lc_trk_g1_5 <X> T_18_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 206)  (964 206)  LC_7 Logic Functioning bit
 (37 14)  (965 206)  (965 206)  LC_7 Logic Functioning bit
 (38 14)  (966 206)  (966 206)  LC_7 Logic Functioning bit
 (39 14)  (967 206)  (967 206)  LC_7 Logic Functioning bit
 (41 14)  (969 206)  (969 206)  LC_7 Logic Functioning bit
 (43 14)  (971 206)  (971 206)  LC_7 Logic Functioning bit
 (45 14)  (973 206)  (973 206)  LC_7 Logic Functioning bit
 (0 15)  (928 207)  (928 207)  routing T_18_12.lc_trk_g3_5 <X> T_18_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (929 207)  (929 207)  routing T_18_12.lc_trk_g3_5 <X> T_18_12.wire_logic_cluster/lc_7/s_r
 (8 15)  (936 207)  (936 207)  routing T_18_12.sp4_h_r_10 <X> T_18_12.sp4_v_t_47
 (9 15)  (937 207)  (937 207)  routing T_18_12.sp4_h_r_10 <X> T_18_12.sp4_v_t_47
 (11 15)  (939 207)  (939 207)  routing T_18_12.sp4_v_t_46 <X> T_18_12.sp4_h_l_46
 (18 15)  (946 207)  (946 207)  routing T_18_12.tnl_op_5 <X> T_18_12.lc_trk_g3_5
 (27 15)  (955 207)  (955 207)  routing T_18_12.lc_trk_g3_0 <X> T_18_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 207)  (956 207)  routing T_18_12.lc_trk_g3_0 <X> T_18_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 207)  (957 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (36 15)  (964 207)  (964 207)  LC_7 Logic Functioning bit
 (38 15)  (966 207)  (966 207)  LC_7 Logic Functioning bit
 (47 15)  (975 207)  (975 207)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_19_12

 (12 0)  (994 192)  (994 192)  routing T_19_12.sp4_h_l_46 <X> T_19_12.sp4_h_r_2
 (21 0)  (1003 192)  (1003 192)  routing T_19_12.sp4_h_r_19 <X> T_19_12.lc_trk_g0_3
 (22 0)  (1004 192)  (1004 192)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (1005 192)  (1005 192)  routing T_19_12.sp4_h_r_19 <X> T_19_12.lc_trk_g0_3
 (24 0)  (1006 192)  (1006 192)  routing T_19_12.sp4_h_r_19 <X> T_19_12.lc_trk_g0_3
 (27 0)  (1009 192)  (1009 192)  routing T_19_12.lc_trk_g3_2 <X> T_19_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 192)  (1010 192)  routing T_19_12.lc_trk_g3_2 <X> T_19_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 192)  (1011 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 192)  (1013 192)  routing T_19_12.lc_trk_g0_7 <X> T_19_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 192)  (1014 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 192)  (1018 192)  LC_0 Logic Functioning bit
 (38 0)  (1020 192)  (1020 192)  LC_0 Logic Functioning bit
 (41 0)  (1023 192)  (1023 192)  LC_0 Logic Functioning bit
 (42 0)  (1024 192)  (1024 192)  LC_0 Logic Functioning bit
 (43 0)  (1025 192)  (1025 192)  LC_0 Logic Functioning bit
 (13 1)  (995 193)  (995 193)  routing T_19_12.sp4_h_l_46 <X> T_19_12.sp4_h_r_2
 (21 1)  (1003 193)  (1003 193)  routing T_19_12.sp4_h_r_19 <X> T_19_12.lc_trk_g0_3
 (22 1)  (1004 193)  (1004 193)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (1005 193)  (1005 193)  routing T_19_12.sp12_h_r_10 <X> T_19_12.lc_trk_g0_2
 (26 1)  (1008 193)  (1008 193)  routing T_19_12.lc_trk_g0_2 <X> T_19_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 193)  (1011 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 193)  (1012 193)  routing T_19_12.lc_trk_g3_2 <X> T_19_12.wire_logic_cluster/lc_0/in_1
 (31 1)  (1013 193)  (1013 193)  routing T_19_12.lc_trk_g0_7 <X> T_19_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 193)  (1014 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (1016 193)  (1016 193)  routing T_19_12.lc_trk_g1_1 <X> T_19_12.input_2_0
 (36 1)  (1018 193)  (1018 193)  LC_0 Logic Functioning bit
 (38 1)  (1020 193)  (1020 193)  LC_0 Logic Functioning bit
 (42 1)  (1024 193)  (1024 193)  LC_0 Logic Functioning bit
 (0 2)  (982 194)  (982 194)  routing T_19_12.glb_netwk_6 <X> T_19_12.wire_logic_cluster/lc_7/clk
 (1 2)  (983 194)  (983 194)  routing T_19_12.glb_netwk_6 <X> T_19_12.wire_logic_cluster/lc_7/clk
 (2 2)  (984 194)  (984 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (994 194)  (994 194)  routing T_19_12.sp4_v_b_2 <X> T_19_12.sp4_h_l_39
 (21 2)  (1003 194)  (1003 194)  routing T_19_12.sp12_h_l_4 <X> T_19_12.lc_trk_g0_7
 (22 2)  (1004 194)  (1004 194)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (1006 194)  (1006 194)  routing T_19_12.sp12_h_l_4 <X> T_19_12.lc_trk_g0_7
 (4 3)  (986 195)  (986 195)  routing T_19_12.sp4_v_b_7 <X> T_19_12.sp4_h_l_37
 (8 3)  (990 195)  (990 195)  routing T_19_12.sp4_h_r_7 <X> T_19_12.sp4_v_t_36
 (9 3)  (991 195)  (991 195)  routing T_19_12.sp4_h_r_7 <X> T_19_12.sp4_v_t_36
 (10 3)  (992 195)  (992 195)  routing T_19_12.sp4_h_r_7 <X> T_19_12.sp4_v_t_36
 (14 3)  (996 195)  (996 195)  routing T_19_12.sp4_r_v_b_28 <X> T_19_12.lc_trk_g0_4
 (17 3)  (999 195)  (999 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (21 3)  (1003 195)  (1003 195)  routing T_19_12.sp12_h_l_4 <X> T_19_12.lc_trk_g0_7
 (1 4)  (983 196)  (983 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (11 4)  (993 196)  (993 196)  routing T_19_12.sp4_v_t_44 <X> T_19_12.sp4_v_b_5
 (13 4)  (995 196)  (995 196)  routing T_19_12.sp4_v_t_44 <X> T_19_12.sp4_v_b_5
 (14 4)  (996 196)  (996 196)  routing T_19_12.wire_logic_cluster/lc_0/out <X> T_19_12.lc_trk_g1_0
 (15 4)  (997 196)  (997 196)  routing T_19_12.sp4_h_l_4 <X> T_19_12.lc_trk_g1_1
 (16 4)  (998 196)  (998 196)  routing T_19_12.sp4_h_l_4 <X> T_19_12.lc_trk_g1_1
 (17 4)  (999 196)  (999 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (1000 196)  (1000 196)  routing T_19_12.sp4_h_l_4 <X> T_19_12.lc_trk_g1_1
 (22 4)  (1004 196)  (1004 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (1005 196)  (1005 196)  routing T_19_12.sp4_h_r_3 <X> T_19_12.lc_trk_g1_3
 (24 4)  (1006 196)  (1006 196)  routing T_19_12.sp4_h_r_3 <X> T_19_12.lc_trk_g1_3
 (25 4)  (1007 196)  (1007 196)  routing T_19_12.sp4_v_b_10 <X> T_19_12.lc_trk_g1_2
 (26 4)  (1008 196)  (1008 196)  routing T_19_12.lc_trk_g3_7 <X> T_19_12.wire_logic_cluster/lc_2/in_0
 (29 4)  (1011 196)  (1011 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 196)  (1013 196)  routing T_19_12.lc_trk_g0_7 <X> T_19_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 196)  (1014 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 196)  (1018 196)  LC_2 Logic Functioning bit
 (37 4)  (1019 196)  (1019 196)  LC_2 Logic Functioning bit
 (38 4)  (1020 196)  (1020 196)  LC_2 Logic Functioning bit
 (41 4)  (1023 196)  (1023 196)  LC_2 Logic Functioning bit
 (43 4)  (1025 196)  (1025 196)  LC_2 Logic Functioning bit
 (0 5)  (982 197)  (982 197)  routing T_19_12.lc_trk_g1_3 <X> T_19_12.wire_logic_cluster/lc_7/cen
 (1 5)  (983 197)  (983 197)  routing T_19_12.lc_trk_g1_3 <X> T_19_12.wire_logic_cluster/lc_7/cen
 (5 5)  (987 197)  (987 197)  routing T_19_12.sp4_h_r_3 <X> T_19_12.sp4_v_b_3
 (17 5)  (999 197)  (999 197)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (1000 197)  (1000 197)  routing T_19_12.sp4_h_l_4 <X> T_19_12.lc_trk_g1_1
 (21 5)  (1003 197)  (1003 197)  routing T_19_12.sp4_h_r_3 <X> T_19_12.lc_trk_g1_3
 (22 5)  (1004 197)  (1004 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (1005 197)  (1005 197)  routing T_19_12.sp4_v_b_10 <X> T_19_12.lc_trk_g1_2
 (25 5)  (1007 197)  (1007 197)  routing T_19_12.sp4_v_b_10 <X> T_19_12.lc_trk_g1_2
 (26 5)  (1008 197)  (1008 197)  routing T_19_12.lc_trk_g3_7 <X> T_19_12.wire_logic_cluster/lc_2/in_0
 (27 5)  (1009 197)  (1009 197)  routing T_19_12.lc_trk_g3_7 <X> T_19_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 197)  (1010 197)  routing T_19_12.lc_trk_g3_7 <X> T_19_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 197)  (1011 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 197)  (1012 197)  routing T_19_12.lc_trk_g0_3 <X> T_19_12.wire_logic_cluster/lc_2/in_1
 (31 5)  (1013 197)  (1013 197)  routing T_19_12.lc_trk_g0_7 <X> T_19_12.wire_logic_cluster/lc_2/in_3
 (32 5)  (1014 197)  (1014 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (1015 197)  (1015 197)  routing T_19_12.lc_trk_g2_2 <X> T_19_12.input_2_2
 (35 5)  (1017 197)  (1017 197)  routing T_19_12.lc_trk_g2_2 <X> T_19_12.input_2_2
 (36 5)  (1018 197)  (1018 197)  LC_2 Logic Functioning bit
 (40 5)  (1022 197)  (1022 197)  LC_2 Logic Functioning bit
 (42 5)  (1024 197)  (1024 197)  LC_2 Logic Functioning bit
 (4 6)  (986 198)  (986 198)  routing T_19_12.sp4_h_r_3 <X> T_19_12.sp4_v_t_38
 (28 6)  (1010 198)  (1010 198)  routing T_19_12.lc_trk_g2_4 <X> T_19_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 198)  (1011 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 198)  (1012 198)  routing T_19_12.lc_trk_g2_4 <X> T_19_12.wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 198)  (1013 198)  routing T_19_12.lc_trk_g3_7 <X> T_19_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 198)  (1014 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 198)  (1015 198)  routing T_19_12.lc_trk_g3_7 <X> T_19_12.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 198)  (1016 198)  routing T_19_12.lc_trk_g3_7 <X> T_19_12.wire_logic_cluster/lc_3/in_3
 (35 6)  (1017 198)  (1017 198)  routing T_19_12.lc_trk_g2_5 <X> T_19_12.input_2_3
 (36 6)  (1018 198)  (1018 198)  LC_3 Logic Functioning bit
 (41 6)  (1023 198)  (1023 198)  LC_3 Logic Functioning bit
 (43 6)  (1025 198)  (1025 198)  LC_3 Logic Functioning bit
 (5 7)  (987 199)  (987 199)  routing T_19_12.sp4_h_r_3 <X> T_19_12.sp4_v_t_38
 (27 7)  (1009 199)  (1009 199)  routing T_19_12.lc_trk_g3_0 <X> T_19_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 199)  (1010 199)  routing T_19_12.lc_trk_g3_0 <X> T_19_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 199)  (1011 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (1013 199)  (1013 199)  routing T_19_12.lc_trk_g3_7 <X> T_19_12.wire_logic_cluster/lc_3/in_3
 (32 7)  (1014 199)  (1014 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (1015 199)  (1015 199)  routing T_19_12.lc_trk_g2_5 <X> T_19_12.input_2_3
 (36 7)  (1018 199)  (1018 199)  LC_3 Logic Functioning bit
 (37 7)  (1019 199)  (1019 199)  LC_3 Logic Functioning bit
 (38 7)  (1020 199)  (1020 199)  LC_3 Logic Functioning bit
 (40 7)  (1022 199)  (1022 199)  LC_3 Logic Functioning bit
 (42 7)  (1024 199)  (1024 199)  LC_3 Logic Functioning bit
 (15 8)  (997 200)  (997 200)  routing T_19_12.sp4_h_r_25 <X> T_19_12.lc_trk_g2_1
 (16 8)  (998 200)  (998 200)  routing T_19_12.sp4_h_r_25 <X> T_19_12.lc_trk_g2_1
 (17 8)  (999 200)  (999 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (22 8)  (1004 200)  (1004 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (1005 200)  (1005 200)  routing T_19_12.sp4_h_r_27 <X> T_19_12.lc_trk_g2_3
 (24 8)  (1006 200)  (1006 200)  routing T_19_12.sp4_h_r_27 <X> T_19_12.lc_trk_g2_3
 (26 8)  (1008 200)  (1008 200)  routing T_19_12.lc_trk_g3_7 <X> T_19_12.wire_logic_cluster/lc_4/in_0
 (28 8)  (1010 200)  (1010 200)  routing T_19_12.lc_trk_g2_1 <X> T_19_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 200)  (1011 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 200)  (1014 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 200)  (1015 200)  routing T_19_12.lc_trk_g2_3 <X> T_19_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 200)  (1018 200)  LC_4 Logic Functioning bit
 (37 8)  (1019 200)  (1019 200)  LC_4 Logic Functioning bit
 (43 8)  (1025 200)  (1025 200)  LC_4 Logic Functioning bit
 (50 8)  (1032 200)  (1032 200)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (997 201)  (997 201)  routing T_19_12.sp4_v_t_29 <X> T_19_12.lc_trk_g2_0
 (16 9)  (998 201)  (998 201)  routing T_19_12.sp4_v_t_29 <X> T_19_12.lc_trk_g2_0
 (17 9)  (999 201)  (999 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (18 9)  (1000 201)  (1000 201)  routing T_19_12.sp4_h_r_25 <X> T_19_12.lc_trk_g2_1
 (21 9)  (1003 201)  (1003 201)  routing T_19_12.sp4_h_r_27 <X> T_19_12.lc_trk_g2_3
 (22 9)  (1004 201)  (1004 201)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (1005 201)  (1005 201)  routing T_19_12.sp12_v_b_18 <X> T_19_12.lc_trk_g2_2
 (25 9)  (1007 201)  (1007 201)  routing T_19_12.sp12_v_b_18 <X> T_19_12.lc_trk_g2_2
 (26 9)  (1008 201)  (1008 201)  routing T_19_12.lc_trk_g3_7 <X> T_19_12.wire_logic_cluster/lc_4/in_0
 (27 9)  (1009 201)  (1009 201)  routing T_19_12.lc_trk_g3_7 <X> T_19_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 201)  (1010 201)  routing T_19_12.lc_trk_g3_7 <X> T_19_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 201)  (1011 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (1013 201)  (1013 201)  routing T_19_12.lc_trk_g2_3 <X> T_19_12.wire_logic_cluster/lc_4/in_3
 (36 9)  (1018 201)  (1018 201)  LC_4 Logic Functioning bit
 (37 9)  (1019 201)  (1019 201)  LC_4 Logic Functioning bit
 (38 9)  (1020 201)  (1020 201)  LC_4 Logic Functioning bit
 (41 9)  (1023 201)  (1023 201)  LC_4 Logic Functioning bit
 (42 9)  (1024 201)  (1024 201)  LC_4 Logic Functioning bit
 (15 10)  (997 202)  (997 202)  routing T_19_12.sp4_h_l_24 <X> T_19_12.lc_trk_g2_5
 (16 10)  (998 202)  (998 202)  routing T_19_12.sp4_h_l_24 <X> T_19_12.lc_trk_g2_5
 (17 10)  (999 202)  (999 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (1000 202)  (1000 202)  routing T_19_12.sp4_h_l_24 <X> T_19_12.lc_trk_g2_5
 (26 10)  (1008 202)  (1008 202)  routing T_19_12.lc_trk_g0_7 <X> T_19_12.wire_logic_cluster/lc_5/in_0
 (32 10)  (1014 202)  (1014 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 202)  (1015 202)  routing T_19_12.lc_trk_g2_0 <X> T_19_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 202)  (1018 202)  LC_5 Logic Functioning bit
 (37 10)  (1019 202)  (1019 202)  LC_5 Logic Functioning bit
 (38 10)  (1020 202)  (1020 202)  LC_5 Logic Functioning bit
 (42 10)  (1024 202)  (1024 202)  LC_5 Logic Functioning bit
 (50 10)  (1032 202)  (1032 202)  Cascade bit: LH_LC05_inmux02_5

 (3 11)  (985 203)  (985 203)  routing T_19_12.sp12_v_b_1 <X> T_19_12.sp12_h_l_22
 (14 11)  (996 203)  (996 203)  routing T_19_12.sp12_v_b_20 <X> T_19_12.lc_trk_g2_4
 (16 11)  (998 203)  (998 203)  routing T_19_12.sp12_v_b_20 <X> T_19_12.lc_trk_g2_4
 (17 11)  (999 203)  (999 203)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (26 11)  (1008 203)  (1008 203)  routing T_19_12.lc_trk_g0_7 <X> T_19_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 203)  (1011 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (36 11)  (1018 203)  (1018 203)  LC_5 Logic Functioning bit
 (37 11)  (1019 203)  (1019 203)  LC_5 Logic Functioning bit
 (39 11)  (1021 203)  (1021 203)  LC_5 Logic Functioning bit
 (43 11)  (1025 203)  (1025 203)  LC_5 Logic Functioning bit
 (9 12)  (991 204)  (991 204)  routing T_19_12.sp4_h_l_42 <X> T_19_12.sp4_h_r_10
 (10 12)  (992 204)  (992 204)  routing T_19_12.sp4_h_l_42 <X> T_19_12.sp4_h_r_10
 (25 12)  (1007 204)  (1007 204)  routing T_19_12.wire_logic_cluster/lc_2/out <X> T_19_12.lc_trk_g3_2
 (27 12)  (1009 204)  (1009 204)  routing T_19_12.lc_trk_g1_0 <X> T_19_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 204)  (1011 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 204)  (1013 204)  routing T_19_12.lc_trk_g3_6 <X> T_19_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 204)  (1014 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 204)  (1015 204)  routing T_19_12.lc_trk_g3_6 <X> T_19_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 204)  (1016 204)  routing T_19_12.lc_trk_g3_6 <X> T_19_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 204)  (1018 204)  LC_6 Logic Functioning bit
 (38 12)  (1020 204)  (1020 204)  LC_6 Logic Functioning bit
 (42 12)  (1024 204)  (1024 204)  LC_6 Logic Functioning bit
 (43 12)  (1025 204)  (1025 204)  LC_6 Logic Functioning bit
 (50 12)  (1032 204)  (1032 204)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (996 205)  (996 205)  routing T_19_12.sp4_r_v_b_40 <X> T_19_12.lc_trk_g3_0
 (17 13)  (999 205)  (999 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (1004 205)  (1004 205)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (31 13)  (1013 205)  (1013 205)  routing T_19_12.lc_trk_g3_6 <X> T_19_12.wire_logic_cluster/lc_6/in_3
 (36 13)  (1018 205)  (1018 205)  LC_6 Logic Functioning bit
 (38 13)  (1020 205)  (1020 205)  LC_6 Logic Functioning bit
 (42 13)  (1024 205)  (1024 205)  LC_6 Logic Functioning bit
 (43 13)  (1025 205)  (1025 205)  LC_6 Logic Functioning bit
 (0 14)  (982 206)  (982 206)  routing T_19_12.lc_trk_g3_5 <X> T_19_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 206)  (983 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (998 206)  (998 206)  routing T_19_12.sp12_v_t_10 <X> T_19_12.lc_trk_g3_5
 (17 14)  (999 206)  (999 206)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (21 14)  (1003 206)  (1003 206)  routing T_19_12.sp4_h_r_39 <X> T_19_12.lc_trk_g3_7
 (22 14)  (1004 206)  (1004 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (1005 206)  (1005 206)  routing T_19_12.sp4_h_r_39 <X> T_19_12.lc_trk_g3_7
 (24 14)  (1006 206)  (1006 206)  routing T_19_12.sp4_h_r_39 <X> T_19_12.lc_trk_g3_7
 (31 14)  (1013 206)  (1013 206)  routing T_19_12.lc_trk_g0_4 <X> T_19_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 206)  (1014 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 206)  (1018 206)  LC_7 Logic Functioning bit
 (38 14)  (1020 206)  (1020 206)  LC_7 Logic Functioning bit
 (42 14)  (1024 206)  (1024 206)  LC_7 Logic Functioning bit
 (43 14)  (1025 206)  (1025 206)  LC_7 Logic Functioning bit
 (45 14)  (1027 206)  (1027 206)  LC_7 Logic Functioning bit
 (46 14)  (1028 206)  (1028 206)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (50 14)  (1032 206)  (1032 206)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (982 207)  (982 207)  routing T_19_12.lc_trk_g3_5 <X> T_19_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (983 207)  (983 207)  routing T_19_12.lc_trk_g3_5 <X> T_19_12.wire_logic_cluster/lc_7/s_r
 (9 15)  (991 207)  (991 207)  routing T_19_12.sp4_v_b_10 <X> T_19_12.sp4_v_t_47
 (22 15)  (1004 207)  (1004 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (1008 207)  (1008 207)  routing T_19_12.lc_trk_g1_2 <X> T_19_12.wire_logic_cluster/lc_7/in_0
 (27 15)  (1009 207)  (1009 207)  routing T_19_12.lc_trk_g1_2 <X> T_19_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 207)  (1011 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (37 15)  (1019 207)  (1019 207)  LC_7 Logic Functioning bit
 (39 15)  (1021 207)  (1021 207)  LC_7 Logic Functioning bit
 (42 15)  (1024 207)  (1024 207)  LC_7 Logic Functioning bit
 (43 15)  (1025 207)  (1025 207)  LC_7 Logic Functioning bit
 (47 15)  (1029 207)  (1029 207)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46
 (52 15)  (1034 207)  (1034 207)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_20_12

 (5 0)  (1041 192)  (1041 192)  routing T_20_12.sp4_v_t_37 <X> T_20_12.sp4_h_r_0
 (25 0)  (1061 192)  (1061 192)  routing T_20_12.sp4_h_l_7 <X> T_20_12.lc_trk_g0_2
 (27 0)  (1063 192)  (1063 192)  routing T_20_12.lc_trk_g1_2 <X> T_20_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 192)  (1065 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 192)  (1067 192)  routing T_20_12.lc_trk_g2_7 <X> T_20_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 192)  (1068 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 192)  (1069 192)  routing T_20_12.lc_trk_g2_7 <X> T_20_12.wire_logic_cluster/lc_0/in_3
 (41 0)  (1077 192)  (1077 192)  LC_0 Logic Functioning bit
 (43 0)  (1079 192)  (1079 192)  LC_0 Logic Functioning bit
 (14 1)  (1050 193)  (1050 193)  routing T_20_12.sp4_h_r_0 <X> T_20_12.lc_trk_g0_0
 (15 1)  (1051 193)  (1051 193)  routing T_20_12.sp4_h_r_0 <X> T_20_12.lc_trk_g0_0
 (16 1)  (1052 193)  (1052 193)  routing T_20_12.sp4_h_r_0 <X> T_20_12.lc_trk_g0_0
 (17 1)  (1053 193)  (1053 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (1058 193)  (1058 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1059 193)  (1059 193)  routing T_20_12.sp4_h_l_7 <X> T_20_12.lc_trk_g0_2
 (24 1)  (1060 193)  (1060 193)  routing T_20_12.sp4_h_l_7 <X> T_20_12.lc_trk_g0_2
 (25 1)  (1061 193)  (1061 193)  routing T_20_12.sp4_h_l_7 <X> T_20_12.lc_trk_g0_2
 (30 1)  (1066 193)  (1066 193)  routing T_20_12.lc_trk_g1_2 <X> T_20_12.wire_logic_cluster/lc_0/in_1
 (31 1)  (1067 193)  (1067 193)  routing T_20_12.lc_trk_g2_7 <X> T_20_12.wire_logic_cluster/lc_0/in_3
 (41 1)  (1077 193)  (1077 193)  LC_0 Logic Functioning bit
 (43 1)  (1079 193)  (1079 193)  LC_0 Logic Functioning bit
 (0 2)  (1036 194)  (1036 194)  routing T_20_12.glb_netwk_6 <X> T_20_12.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 194)  (1037 194)  routing T_20_12.glb_netwk_6 <X> T_20_12.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 194)  (1038 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (1063 194)  (1063 194)  routing T_20_12.lc_trk_g3_7 <X> T_20_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (1064 194)  (1064 194)  routing T_20_12.lc_trk_g3_7 <X> T_20_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 194)  (1065 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 194)  (1066 194)  routing T_20_12.lc_trk_g3_7 <X> T_20_12.wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 194)  (1068 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (1073 194)  (1073 194)  LC_1 Logic Functioning bit
 (40 2)  (1076 194)  (1076 194)  LC_1 Logic Functioning bit
 (42 2)  (1078 194)  (1078 194)  LC_1 Logic Functioning bit
 (45 2)  (1081 194)  (1081 194)  LC_1 Logic Functioning bit
 (46 2)  (1082 194)  (1082 194)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (1086 194)  (1086 194)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (1088 194)  (1088 194)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (27 3)  (1063 195)  (1063 195)  routing T_20_12.lc_trk_g1_0 <X> T_20_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 195)  (1065 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 195)  (1066 195)  routing T_20_12.lc_trk_g3_7 <X> T_20_12.wire_logic_cluster/lc_1/in_1
 (31 3)  (1067 195)  (1067 195)  routing T_20_12.lc_trk_g0_2 <X> T_20_12.wire_logic_cluster/lc_1/in_3
 (37 3)  (1073 195)  (1073 195)  LC_1 Logic Functioning bit
 (41 3)  (1077 195)  (1077 195)  LC_1 Logic Functioning bit
 (43 3)  (1079 195)  (1079 195)  LC_1 Logic Functioning bit
 (47 3)  (1083 195)  (1083 195)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (1084 195)  (1084 195)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (0 4)  (1036 196)  (1036 196)  routing T_20_12.lc_trk_g2_2 <X> T_20_12.wire_logic_cluster/lc_7/cen
 (1 4)  (1037 196)  (1037 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (5 4)  (1041 196)  (1041 196)  routing T_20_12.sp4_v_b_9 <X> T_20_12.sp4_h_r_3
 (14 4)  (1050 196)  (1050 196)  routing T_20_12.bnr_op_0 <X> T_20_12.lc_trk_g1_0
 (21 4)  (1057 196)  (1057 196)  routing T_20_12.bnr_op_3 <X> T_20_12.lc_trk_g1_3
 (22 4)  (1058 196)  (1058 196)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (26 4)  (1062 196)  (1062 196)  routing T_20_12.lc_trk_g2_4 <X> T_20_12.wire_logic_cluster/lc_2/in_0
 (28 4)  (1064 196)  (1064 196)  routing T_20_12.lc_trk_g2_5 <X> T_20_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 196)  (1065 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 196)  (1066 196)  routing T_20_12.lc_trk_g2_5 <X> T_20_12.wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 196)  (1067 196)  routing T_20_12.lc_trk_g2_7 <X> T_20_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 196)  (1068 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 196)  (1069 196)  routing T_20_12.lc_trk_g2_7 <X> T_20_12.wire_logic_cluster/lc_2/in_3
 (35 4)  (1071 196)  (1071 196)  routing T_20_12.lc_trk_g3_5 <X> T_20_12.input_2_2
 (36 4)  (1072 196)  (1072 196)  LC_2 Logic Functioning bit
 (38 4)  (1074 196)  (1074 196)  LC_2 Logic Functioning bit
 (41 4)  (1077 196)  (1077 196)  LC_2 Logic Functioning bit
 (42 4)  (1078 196)  (1078 196)  LC_2 Logic Functioning bit
 (43 4)  (1079 196)  (1079 196)  LC_2 Logic Functioning bit
 (1 5)  (1037 197)  (1037 197)  routing T_20_12.lc_trk_g2_2 <X> T_20_12.wire_logic_cluster/lc_7/cen
 (4 5)  (1040 197)  (1040 197)  routing T_20_12.sp4_v_b_9 <X> T_20_12.sp4_h_r_3
 (6 5)  (1042 197)  (1042 197)  routing T_20_12.sp4_v_b_9 <X> T_20_12.sp4_h_r_3
 (14 5)  (1050 197)  (1050 197)  routing T_20_12.bnr_op_0 <X> T_20_12.lc_trk_g1_0
 (17 5)  (1053 197)  (1053 197)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (21 5)  (1057 197)  (1057 197)  routing T_20_12.bnr_op_3 <X> T_20_12.lc_trk_g1_3
 (22 5)  (1058 197)  (1058 197)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (1059 197)  (1059 197)  routing T_20_12.sp12_h_r_10 <X> T_20_12.lc_trk_g1_2
 (28 5)  (1064 197)  (1064 197)  routing T_20_12.lc_trk_g2_4 <X> T_20_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 197)  (1065 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (1067 197)  (1067 197)  routing T_20_12.lc_trk_g2_7 <X> T_20_12.wire_logic_cluster/lc_2/in_3
 (32 5)  (1068 197)  (1068 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (1069 197)  (1069 197)  routing T_20_12.lc_trk_g3_5 <X> T_20_12.input_2_2
 (34 5)  (1070 197)  (1070 197)  routing T_20_12.lc_trk_g3_5 <X> T_20_12.input_2_2
 (36 5)  (1072 197)  (1072 197)  LC_2 Logic Functioning bit
 (38 5)  (1074 197)  (1074 197)  LC_2 Logic Functioning bit
 (41 5)  (1077 197)  (1077 197)  LC_2 Logic Functioning bit
 (43 5)  (1079 197)  (1079 197)  LC_2 Logic Functioning bit
 (53 5)  (1089 197)  (1089 197)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (13 6)  (1049 198)  (1049 198)  routing T_20_12.sp4_v_b_5 <X> T_20_12.sp4_v_t_40
 (22 9)  (1058 201)  (1058 201)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (1060 201)  (1060 201)  routing T_20_12.tnr_op_2 <X> T_20_12.lc_trk_g2_2
 (5 10)  (1041 202)  (1041 202)  routing T_20_12.sp4_v_t_37 <X> T_20_12.sp4_h_l_43
 (6 10)  (1042 202)  (1042 202)  routing T_20_12.sp4_h_l_36 <X> T_20_12.sp4_v_t_43
 (14 10)  (1050 202)  (1050 202)  routing T_20_12.sp4_v_t_17 <X> T_20_12.lc_trk_g2_4
 (17 10)  (1053 202)  (1053 202)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1054 202)  (1054 202)  routing T_20_12.wire_logic_cluster/lc_5/out <X> T_20_12.lc_trk_g2_5
 (21 10)  (1057 202)  (1057 202)  routing T_20_12.sp4_v_t_26 <X> T_20_12.lc_trk_g2_7
 (22 10)  (1058 202)  (1058 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1059 202)  (1059 202)  routing T_20_12.sp4_v_t_26 <X> T_20_12.lc_trk_g2_7
 (27 10)  (1063 202)  (1063 202)  routing T_20_12.lc_trk_g1_3 <X> T_20_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 202)  (1065 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 202)  (1068 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 202)  (1072 202)  LC_5 Logic Functioning bit
 (37 10)  (1073 202)  (1073 202)  LC_5 Logic Functioning bit
 (38 10)  (1074 202)  (1074 202)  LC_5 Logic Functioning bit
 (39 10)  (1075 202)  (1075 202)  LC_5 Logic Functioning bit
 (40 10)  (1076 202)  (1076 202)  LC_5 Logic Functioning bit
 (42 10)  (1078 202)  (1078 202)  LC_5 Logic Functioning bit
 (51 10)  (1087 202)  (1087 202)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (4 11)  (1040 203)  (1040 203)  routing T_20_12.sp4_v_t_37 <X> T_20_12.sp4_h_l_43
 (6 11)  (1042 203)  (1042 203)  routing T_20_12.sp4_v_t_37 <X> T_20_12.sp4_h_l_43
 (8 11)  (1044 203)  (1044 203)  routing T_20_12.sp4_h_l_42 <X> T_20_12.sp4_v_t_42
 (16 11)  (1052 203)  (1052 203)  routing T_20_12.sp4_v_t_17 <X> T_20_12.lc_trk_g2_4
 (17 11)  (1053 203)  (1053 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (21 11)  (1057 203)  (1057 203)  routing T_20_12.sp4_v_t_26 <X> T_20_12.lc_trk_g2_7
 (30 11)  (1066 203)  (1066 203)  routing T_20_12.lc_trk_g1_3 <X> T_20_12.wire_logic_cluster/lc_5/in_1
 (31 11)  (1067 203)  (1067 203)  routing T_20_12.lc_trk_g0_2 <X> T_20_12.wire_logic_cluster/lc_5/in_3
 (36 11)  (1072 203)  (1072 203)  LC_5 Logic Functioning bit
 (37 11)  (1073 203)  (1073 203)  LC_5 Logic Functioning bit
 (38 11)  (1074 203)  (1074 203)  LC_5 Logic Functioning bit
 (39 11)  (1075 203)  (1075 203)  LC_5 Logic Functioning bit
 (40 11)  (1076 203)  (1076 203)  LC_5 Logic Functioning bit
 (42 11)  (1078 203)  (1078 203)  LC_5 Logic Functioning bit
 (47 11)  (1083 203)  (1083 203)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (51 11)  (1087 203)  (1087 203)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (22 12)  (1058 204)  (1058 204)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (1060 204)  (1060 204)  routing T_20_12.tnl_op_3 <X> T_20_12.lc_trk_g3_3
 (26 12)  (1062 204)  (1062 204)  routing T_20_12.lc_trk_g3_5 <X> T_20_12.wire_logic_cluster/lc_6/in_0
 (27 12)  (1063 204)  (1063 204)  routing T_20_12.lc_trk_g3_6 <X> T_20_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (1064 204)  (1064 204)  routing T_20_12.lc_trk_g3_6 <X> T_20_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 204)  (1065 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 204)  (1066 204)  routing T_20_12.lc_trk_g3_6 <X> T_20_12.wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 204)  (1067 204)  routing T_20_12.lc_trk_g2_7 <X> T_20_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 204)  (1068 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 204)  (1069 204)  routing T_20_12.lc_trk_g2_7 <X> T_20_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 204)  (1072 204)  LC_6 Logic Functioning bit
 (37 12)  (1073 204)  (1073 204)  LC_6 Logic Functioning bit
 (38 12)  (1074 204)  (1074 204)  LC_6 Logic Functioning bit
 (41 12)  (1077 204)  (1077 204)  LC_6 Logic Functioning bit
 (42 12)  (1078 204)  (1078 204)  LC_6 Logic Functioning bit
 (43 12)  (1079 204)  (1079 204)  LC_6 Logic Functioning bit
 (50 12)  (1086 204)  (1086 204)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (1057 205)  (1057 205)  routing T_20_12.tnl_op_3 <X> T_20_12.lc_trk_g3_3
 (27 13)  (1063 205)  (1063 205)  routing T_20_12.lc_trk_g3_5 <X> T_20_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 205)  (1064 205)  routing T_20_12.lc_trk_g3_5 <X> T_20_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 205)  (1065 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (1066 205)  (1066 205)  routing T_20_12.lc_trk_g3_6 <X> T_20_12.wire_logic_cluster/lc_6/in_1
 (31 13)  (1067 205)  (1067 205)  routing T_20_12.lc_trk_g2_7 <X> T_20_12.wire_logic_cluster/lc_6/in_3
 (36 13)  (1072 205)  (1072 205)  LC_6 Logic Functioning bit
 (37 13)  (1073 205)  (1073 205)  LC_6 Logic Functioning bit
 (38 13)  (1074 205)  (1074 205)  LC_6 Logic Functioning bit
 (40 13)  (1076 205)  (1076 205)  LC_6 Logic Functioning bit
 (41 13)  (1077 205)  (1077 205)  LC_6 Logic Functioning bit
 (42 13)  (1078 205)  (1078 205)  LC_6 Logic Functioning bit
 (43 13)  (1079 205)  (1079 205)  LC_6 Logic Functioning bit
 (5 14)  (1041 206)  (1041 206)  routing T_20_12.sp4_v_t_44 <X> T_20_12.sp4_h_l_44
 (15 14)  (1051 206)  (1051 206)  routing T_20_12.sp4_h_l_16 <X> T_20_12.lc_trk_g3_5
 (16 14)  (1052 206)  (1052 206)  routing T_20_12.sp4_h_l_16 <X> T_20_12.lc_trk_g3_5
 (17 14)  (1053 206)  (1053 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (1058 206)  (1058 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (1062 206)  (1062 206)  routing T_20_12.lc_trk_g2_5 <X> T_20_12.wire_logic_cluster/lc_7/in_0
 (29 14)  (1065 206)  (1065 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 206)  (1068 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 206)  (1069 206)  routing T_20_12.lc_trk_g3_3 <X> T_20_12.wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 206)  (1070 206)  routing T_20_12.lc_trk_g3_3 <X> T_20_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 206)  (1072 206)  LC_7 Logic Functioning bit
 (43 14)  (1079 206)  (1079 206)  LC_7 Logic Functioning bit
 (47 14)  (1083 206)  (1083 206)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (1086 206)  (1086 206)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (1088 206)  (1088 206)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (6 15)  (1042 207)  (1042 207)  routing T_20_12.sp4_v_t_44 <X> T_20_12.sp4_h_l_44
 (18 15)  (1054 207)  (1054 207)  routing T_20_12.sp4_h_l_16 <X> T_20_12.lc_trk_g3_5
 (21 15)  (1057 207)  (1057 207)  routing T_20_12.sp4_r_v_b_47 <X> T_20_12.lc_trk_g3_7
 (22 15)  (1058 207)  (1058 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1061 207)  (1061 207)  routing T_20_12.sp4_r_v_b_46 <X> T_20_12.lc_trk_g3_6
 (28 15)  (1064 207)  (1064 207)  routing T_20_12.lc_trk_g2_5 <X> T_20_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 207)  (1065 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (1067 207)  (1067 207)  routing T_20_12.lc_trk_g3_3 <X> T_20_12.wire_logic_cluster/lc_7/in_3
 (36 15)  (1072 207)  (1072 207)  LC_7 Logic Functioning bit
 (46 15)  (1082 207)  (1082 207)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (51 15)  (1087 207)  (1087 207)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_21_12

 (17 0)  (1107 192)  (1107 192)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1108 192)  (1108 192)  routing T_21_12.wire_logic_cluster/lc_1/out <X> T_21_12.lc_trk_g0_1
 (26 0)  (1116 192)  (1116 192)  routing T_21_12.lc_trk_g2_6 <X> T_21_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (1117 192)  (1117 192)  routing T_21_12.lc_trk_g3_4 <X> T_21_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (1118 192)  (1118 192)  routing T_21_12.lc_trk_g3_4 <X> T_21_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 192)  (1119 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 192)  (1120 192)  routing T_21_12.lc_trk_g3_4 <X> T_21_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 192)  (1122 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 192)  (1123 192)  routing T_21_12.lc_trk_g2_1 <X> T_21_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 192)  (1126 192)  LC_0 Logic Functioning bit
 (38 0)  (1128 192)  (1128 192)  LC_0 Logic Functioning bit
 (41 0)  (1131 192)  (1131 192)  LC_0 Logic Functioning bit
 (43 0)  (1133 192)  (1133 192)  LC_0 Logic Functioning bit
 (14 1)  (1104 193)  (1104 193)  routing T_21_12.top_op_0 <X> T_21_12.lc_trk_g0_0
 (15 1)  (1105 193)  (1105 193)  routing T_21_12.top_op_0 <X> T_21_12.lc_trk_g0_0
 (17 1)  (1107 193)  (1107 193)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (26 1)  (1116 193)  (1116 193)  routing T_21_12.lc_trk_g2_6 <X> T_21_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 193)  (1118 193)  routing T_21_12.lc_trk_g2_6 <X> T_21_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 193)  (1119 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (36 1)  (1126 193)  (1126 193)  LC_0 Logic Functioning bit
 (38 1)  (1128 193)  (1128 193)  LC_0 Logic Functioning bit
 (40 1)  (1130 193)  (1130 193)  LC_0 Logic Functioning bit
 (42 1)  (1132 193)  (1132 193)  LC_0 Logic Functioning bit
 (0 2)  (1090 194)  (1090 194)  routing T_21_12.glb_netwk_6 <X> T_21_12.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 194)  (1091 194)  routing T_21_12.glb_netwk_6 <X> T_21_12.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 194)  (1092 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (1101 194)  (1101 194)  routing T_21_12.sp4_h_l_44 <X> T_21_12.sp4_v_t_39
 (25 2)  (1115 194)  (1115 194)  routing T_21_12.sp4_h_r_14 <X> T_21_12.lc_trk_g0_6
 (29 2)  (1119 194)  (1119 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 194)  (1121 194)  routing T_21_12.lc_trk_g3_7 <X> T_21_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 194)  (1122 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 194)  (1123 194)  routing T_21_12.lc_trk_g3_7 <X> T_21_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 194)  (1124 194)  routing T_21_12.lc_trk_g3_7 <X> T_21_12.wire_logic_cluster/lc_1/in_3
 (42 2)  (1132 194)  (1132 194)  LC_1 Logic Functioning bit
 (43 2)  (1133 194)  (1133 194)  LC_1 Logic Functioning bit
 (50 2)  (1140 194)  (1140 194)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (1105 195)  (1105 195)  routing T_21_12.sp4_v_t_9 <X> T_21_12.lc_trk_g0_4
 (16 3)  (1106 195)  (1106 195)  routing T_21_12.sp4_v_t_9 <X> T_21_12.lc_trk_g0_4
 (17 3)  (1107 195)  (1107 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (1112 195)  (1112 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (1113 195)  (1113 195)  routing T_21_12.sp4_h_r_14 <X> T_21_12.lc_trk_g0_6
 (24 3)  (1114 195)  (1114 195)  routing T_21_12.sp4_h_r_14 <X> T_21_12.lc_trk_g0_6
 (28 3)  (1118 195)  (1118 195)  routing T_21_12.lc_trk_g2_1 <X> T_21_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 195)  (1119 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (1121 195)  (1121 195)  routing T_21_12.lc_trk_g3_7 <X> T_21_12.wire_logic_cluster/lc_1/in_3
 (36 3)  (1126 195)  (1126 195)  LC_1 Logic Functioning bit
 (38 3)  (1128 195)  (1128 195)  LC_1 Logic Functioning bit
 (42 3)  (1132 195)  (1132 195)  LC_1 Logic Functioning bit
 (43 3)  (1133 195)  (1133 195)  LC_1 Logic Functioning bit
 (0 4)  (1090 196)  (1090 196)  routing T_21_12.lc_trk_g3_3 <X> T_21_12.wire_logic_cluster/lc_7/cen
 (1 4)  (1091 196)  (1091 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (28 4)  (1118 196)  (1118 196)  routing T_21_12.lc_trk_g2_7 <X> T_21_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 196)  (1119 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 196)  (1120 196)  routing T_21_12.lc_trk_g2_7 <X> T_21_12.wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 196)  (1122 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 196)  (1123 196)  routing T_21_12.lc_trk_g3_2 <X> T_21_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 196)  (1124 196)  routing T_21_12.lc_trk_g3_2 <X> T_21_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 196)  (1126 196)  LC_2 Logic Functioning bit
 (37 4)  (1127 196)  (1127 196)  LC_2 Logic Functioning bit
 (38 4)  (1128 196)  (1128 196)  LC_2 Logic Functioning bit
 (41 4)  (1131 196)  (1131 196)  LC_2 Logic Functioning bit
 (42 4)  (1132 196)  (1132 196)  LC_2 Logic Functioning bit
 (0 5)  (1090 197)  (1090 197)  routing T_21_12.lc_trk_g3_3 <X> T_21_12.wire_logic_cluster/lc_7/cen
 (1 5)  (1091 197)  (1091 197)  routing T_21_12.lc_trk_g3_3 <X> T_21_12.wire_logic_cluster/lc_7/cen
 (26 5)  (1116 197)  (1116 197)  routing T_21_12.lc_trk_g2_2 <X> T_21_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (1118 197)  (1118 197)  routing T_21_12.lc_trk_g2_2 <X> T_21_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 197)  (1119 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (1120 197)  (1120 197)  routing T_21_12.lc_trk_g2_7 <X> T_21_12.wire_logic_cluster/lc_2/in_1
 (31 5)  (1121 197)  (1121 197)  routing T_21_12.lc_trk_g3_2 <X> T_21_12.wire_logic_cluster/lc_2/in_3
 (32 5)  (1122 197)  (1122 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (1123 197)  (1123 197)  routing T_21_12.lc_trk_g3_1 <X> T_21_12.input_2_2
 (34 5)  (1124 197)  (1124 197)  routing T_21_12.lc_trk_g3_1 <X> T_21_12.input_2_2
 (36 5)  (1126 197)  (1126 197)  LC_2 Logic Functioning bit
 (37 5)  (1127 197)  (1127 197)  LC_2 Logic Functioning bit
 (42 5)  (1132 197)  (1132 197)  LC_2 Logic Functioning bit
 (12 6)  (1102 198)  (1102 198)  routing T_21_12.sp4_h_r_2 <X> T_21_12.sp4_h_l_40
 (15 6)  (1105 198)  (1105 198)  routing T_21_12.top_op_5 <X> T_21_12.lc_trk_g1_5
 (17 6)  (1107 198)  (1107 198)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (1112 198)  (1112 198)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (1113 198)  (1113 198)  routing T_21_12.sp12_h_r_23 <X> T_21_12.lc_trk_g1_7
 (26 6)  (1116 198)  (1116 198)  routing T_21_12.lc_trk_g2_7 <X> T_21_12.wire_logic_cluster/lc_3/in_0
 (29 6)  (1119 198)  (1119 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1120 198)  (1120 198)  routing T_21_12.lc_trk_g0_6 <X> T_21_12.wire_logic_cluster/lc_3/in_1
 (31 6)  (1121 198)  (1121 198)  routing T_21_12.lc_trk_g0_4 <X> T_21_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 198)  (1122 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 198)  (1126 198)  LC_3 Logic Functioning bit
 (37 6)  (1127 198)  (1127 198)  LC_3 Logic Functioning bit
 (43 6)  (1133 198)  (1133 198)  LC_3 Logic Functioning bit
 (50 6)  (1140 198)  (1140 198)  Cascade bit: LH_LC03_inmux02_5

 (13 7)  (1103 199)  (1103 199)  routing T_21_12.sp4_h_r_2 <X> T_21_12.sp4_h_l_40
 (18 7)  (1108 199)  (1108 199)  routing T_21_12.top_op_5 <X> T_21_12.lc_trk_g1_5
 (21 7)  (1111 199)  (1111 199)  routing T_21_12.sp12_h_r_23 <X> T_21_12.lc_trk_g1_7
 (26 7)  (1116 199)  (1116 199)  routing T_21_12.lc_trk_g2_7 <X> T_21_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (1118 199)  (1118 199)  routing T_21_12.lc_trk_g2_7 <X> T_21_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 199)  (1119 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (1120 199)  (1120 199)  routing T_21_12.lc_trk_g0_6 <X> T_21_12.wire_logic_cluster/lc_3/in_1
 (36 7)  (1126 199)  (1126 199)  LC_3 Logic Functioning bit
 (37 7)  (1127 199)  (1127 199)  LC_3 Logic Functioning bit
 (38 7)  (1128 199)  (1128 199)  LC_3 Logic Functioning bit
 (41 7)  (1131 199)  (1131 199)  LC_3 Logic Functioning bit
 (42 7)  (1132 199)  (1132 199)  LC_3 Logic Functioning bit
 (15 8)  (1105 200)  (1105 200)  routing T_21_12.sp4_v_t_28 <X> T_21_12.lc_trk_g2_1
 (16 8)  (1106 200)  (1106 200)  routing T_21_12.sp4_v_t_28 <X> T_21_12.lc_trk_g2_1
 (17 8)  (1107 200)  (1107 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (25 8)  (1115 200)  (1115 200)  routing T_21_12.sp4_v_b_26 <X> T_21_12.lc_trk_g2_2
 (29 8)  (1119 200)  (1119 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 200)  (1121 200)  routing T_21_12.lc_trk_g3_6 <X> T_21_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 200)  (1122 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 200)  (1123 200)  routing T_21_12.lc_trk_g3_6 <X> T_21_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 200)  (1124 200)  routing T_21_12.lc_trk_g3_6 <X> T_21_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 200)  (1126 200)  LC_4 Logic Functioning bit
 (38 8)  (1128 200)  (1128 200)  LC_4 Logic Functioning bit
 (42 8)  (1132 200)  (1132 200)  LC_4 Logic Functioning bit
 (43 8)  (1133 200)  (1133 200)  LC_4 Logic Functioning bit
 (45 8)  (1135 200)  (1135 200)  LC_4 Logic Functioning bit
 (46 8)  (1136 200)  (1136 200)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (1140 200)  (1140 200)  Cascade bit: LH_LC04_inmux02_5

 (53 8)  (1143 200)  (1143 200)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (14 9)  (1104 201)  (1104 201)  routing T_21_12.sp4_r_v_b_32 <X> T_21_12.lc_trk_g2_0
 (17 9)  (1107 201)  (1107 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (1112 201)  (1112 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1113 201)  (1113 201)  routing T_21_12.sp4_v_b_26 <X> T_21_12.lc_trk_g2_2
 (31 9)  (1121 201)  (1121 201)  routing T_21_12.lc_trk_g3_6 <X> T_21_12.wire_logic_cluster/lc_4/in_3
 (36 9)  (1126 201)  (1126 201)  LC_4 Logic Functioning bit
 (38 9)  (1128 201)  (1128 201)  LC_4 Logic Functioning bit
 (42 9)  (1132 201)  (1132 201)  LC_4 Logic Functioning bit
 (43 9)  (1133 201)  (1133 201)  LC_4 Logic Functioning bit
 (12 10)  (1102 202)  (1102 202)  routing T_21_12.sp4_v_t_45 <X> T_21_12.sp4_h_l_45
 (14 10)  (1104 202)  (1104 202)  routing T_21_12.sp4_h_r_44 <X> T_21_12.lc_trk_g2_4
 (21 10)  (1111 202)  (1111 202)  routing T_21_12.sp4_v_t_26 <X> T_21_12.lc_trk_g2_7
 (22 10)  (1112 202)  (1112 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1113 202)  (1113 202)  routing T_21_12.sp4_v_t_26 <X> T_21_12.lc_trk_g2_7
 (25 10)  (1115 202)  (1115 202)  routing T_21_12.sp4_h_r_46 <X> T_21_12.lc_trk_g2_6
 (26 10)  (1116 202)  (1116 202)  routing T_21_12.lc_trk_g3_6 <X> T_21_12.wire_logic_cluster/lc_5/in_0
 (28 10)  (1118 202)  (1118 202)  routing T_21_12.lc_trk_g2_4 <X> T_21_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 202)  (1119 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 202)  (1120 202)  routing T_21_12.lc_trk_g2_4 <X> T_21_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 202)  (1122 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 202)  (1123 202)  routing T_21_12.lc_trk_g2_0 <X> T_21_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 202)  (1126 202)  LC_5 Logic Functioning bit
 (37 10)  (1127 202)  (1127 202)  LC_5 Logic Functioning bit
 (38 10)  (1128 202)  (1128 202)  LC_5 Logic Functioning bit
 (39 10)  (1129 202)  (1129 202)  LC_5 Logic Functioning bit
 (41 10)  (1131 202)  (1131 202)  LC_5 Logic Functioning bit
 (43 10)  (1133 202)  (1133 202)  LC_5 Logic Functioning bit
 (11 11)  (1101 203)  (1101 203)  routing T_21_12.sp4_v_t_45 <X> T_21_12.sp4_h_l_45
 (14 11)  (1104 203)  (1104 203)  routing T_21_12.sp4_h_r_44 <X> T_21_12.lc_trk_g2_4
 (15 11)  (1105 203)  (1105 203)  routing T_21_12.sp4_h_r_44 <X> T_21_12.lc_trk_g2_4
 (16 11)  (1106 203)  (1106 203)  routing T_21_12.sp4_h_r_44 <X> T_21_12.lc_trk_g2_4
 (17 11)  (1107 203)  (1107 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (21 11)  (1111 203)  (1111 203)  routing T_21_12.sp4_v_t_26 <X> T_21_12.lc_trk_g2_7
 (22 11)  (1112 203)  (1112 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1113 203)  (1113 203)  routing T_21_12.sp4_h_r_46 <X> T_21_12.lc_trk_g2_6
 (24 11)  (1114 203)  (1114 203)  routing T_21_12.sp4_h_r_46 <X> T_21_12.lc_trk_g2_6
 (25 11)  (1115 203)  (1115 203)  routing T_21_12.sp4_h_r_46 <X> T_21_12.lc_trk_g2_6
 (26 11)  (1116 203)  (1116 203)  routing T_21_12.lc_trk_g3_6 <X> T_21_12.wire_logic_cluster/lc_5/in_0
 (27 11)  (1117 203)  (1117 203)  routing T_21_12.lc_trk_g3_6 <X> T_21_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (1118 203)  (1118 203)  routing T_21_12.lc_trk_g3_6 <X> T_21_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 203)  (1119 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (36 11)  (1126 203)  (1126 203)  LC_5 Logic Functioning bit
 (38 11)  (1128 203)  (1128 203)  LC_5 Logic Functioning bit
 (15 12)  (1105 204)  (1105 204)  routing T_21_12.sp4_v_t_28 <X> T_21_12.lc_trk_g3_1
 (16 12)  (1106 204)  (1106 204)  routing T_21_12.sp4_v_t_28 <X> T_21_12.lc_trk_g3_1
 (17 12)  (1107 204)  (1107 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (1111 204)  (1111 204)  routing T_21_12.sp4_v_t_22 <X> T_21_12.lc_trk_g3_3
 (22 12)  (1112 204)  (1112 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1113 204)  (1113 204)  routing T_21_12.sp4_v_t_22 <X> T_21_12.lc_trk_g3_3
 (26 12)  (1116 204)  (1116 204)  routing T_21_12.lc_trk_g1_7 <X> T_21_12.wire_logic_cluster/lc_6/in_0
 (28 12)  (1118 204)  (1118 204)  routing T_21_12.lc_trk_g2_7 <X> T_21_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 204)  (1119 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 204)  (1120 204)  routing T_21_12.lc_trk_g2_7 <X> T_21_12.wire_logic_cluster/lc_6/in_1
 (31 12)  (1121 204)  (1121 204)  routing T_21_12.lc_trk_g3_6 <X> T_21_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 204)  (1122 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 204)  (1123 204)  routing T_21_12.lc_trk_g3_6 <X> T_21_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 204)  (1124 204)  routing T_21_12.lc_trk_g3_6 <X> T_21_12.wire_logic_cluster/lc_6/in_3
 (37 12)  (1127 204)  (1127 204)  LC_6 Logic Functioning bit
 (41 12)  (1131 204)  (1131 204)  LC_6 Logic Functioning bit
 (42 12)  (1132 204)  (1132 204)  LC_6 Logic Functioning bit
 (43 12)  (1133 204)  (1133 204)  LC_6 Logic Functioning bit
 (50 12)  (1140 204)  (1140 204)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (1111 205)  (1111 205)  routing T_21_12.sp4_v_t_22 <X> T_21_12.lc_trk_g3_3
 (22 13)  (1112 205)  (1112 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (1113 205)  (1113 205)  routing T_21_12.sp4_h_l_15 <X> T_21_12.lc_trk_g3_2
 (24 13)  (1114 205)  (1114 205)  routing T_21_12.sp4_h_l_15 <X> T_21_12.lc_trk_g3_2
 (25 13)  (1115 205)  (1115 205)  routing T_21_12.sp4_h_l_15 <X> T_21_12.lc_trk_g3_2
 (26 13)  (1116 205)  (1116 205)  routing T_21_12.lc_trk_g1_7 <X> T_21_12.wire_logic_cluster/lc_6/in_0
 (27 13)  (1117 205)  (1117 205)  routing T_21_12.lc_trk_g1_7 <X> T_21_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 205)  (1119 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (1120 205)  (1120 205)  routing T_21_12.lc_trk_g2_7 <X> T_21_12.wire_logic_cluster/lc_6/in_1
 (31 13)  (1121 205)  (1121 205)  routing T_21_12.lc_trk_g3_6 <X> T_21_12.wire_logic_cluster/lc_6/in_3
 (37 13)  (1127 205)  (1127 205)  LC_6 Logic Functioning bit
 (42 13)  (1132 205)  (1132 205)  LC_6 Logic Functioning bit
 (0 14)  (1090 206)  (1090 206)  routing T_21_12.lc_trk_g3_5 <X> T_21_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 206)  (1091 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (2 14)  (1092 206)  (1092 206)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (9 14)  (1099 206)  (1099 206)  routing T_21_12.sp4_h_r_7 <X> T_21_12.sp4_h_l_47
 (10 14)  (1100 206)  (1100 206)  routing T_21_12.sp4_h_r_7 <X> T_21_12.sp4_h_l_47
 (14 14)  (1104 206)  (1104 206)  routing T_21_12.sp4_v_b_36 <X> T_21_12.lc_trk_g3_4
 (15 14)  (1105 206)  (1105 206)  routing T_21_12.sp4_v_t_32 <X> T_21_12.lc_trk_g3_5
 (16 14)  (1106 206)  (1106 206)  routing T_21_12.sp4_v_t_32 <X> T_21_12.lc_trk_g3_5
 (17 14)  (1107 206)  (1107 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (1111 206)  (1111 206)  routing T_21_12.sp4_v_t_26 <X> T_21_12.lc_trk_g3_7
 (22 14)  (1112 206)  (1112 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1113 206)  (1113 206)  routing T_21_12.sp4_v_t_26 <X> T_21_12.lc_trk_g3_7
 (27 14)  (1117 206)  (1117 206)  routing T_21_12.lc_trk_g3_1 <X> T_21_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (1118 206)  (1118 206)  routing T_21_12.lc_trk_g3_1 <X> T_21_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 206)  (1119 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (1121 206)  (1121 206)  routing T_21_12.lc_trk_g1_5 <X> T_21_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 206)  (1122 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 206)  (1124 206)  routing T_21_12.lc_trk_g1_5 <X> T_21_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 206)  (1126 206)  LC_7 Logic Functioning bit
 (37 14)  (1127 206)  (1127 206)  LC_7 Logic Functioning bit
 (39 14)  (1129 206)  (1129 206)  LC_7 Logic Functioning bit
 (43 14)  (1133 206)  (1133 206)  LC_7 Logic Functioning bit
 (45 14)  (1135 206)  (1135 206)  LC_7 Logic Functioning bit
 (50 14)  (1140 206)  (1140 206)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (1142 206)  (1142 206)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (1090 207)  (1090 207)  routing T_21_12.lc_trk_g3_5 <X> T_21_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (1091 207)  (1091 207)  routing T_21_12.lc_trk_g3_5 <X> T_21_12.wire_logic_cluster/lc_7/s_r
 (14 15)  (1104 207)  (1104 207)  routing T_21_12.sp4_v_b_36 <X> T_21_12.lc_trk_g3_4
 (16 15)  (1106 207)  (1106 207)  routing T_21_12.sp4_v_b_36 <X> T_21_12.lc_trk_g3_4
 (17 15)  (1107 207)  (1107 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (21 15)  (1111 207)  (1111 207)  routing T_21_12.sp4_v_t_26 <X> T_21_12.lc_trk_g3_7
 (22 15)  (1112 207)  (1112 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1115 207)  (1115 207)  routing T_21_12.sp4_r_v_b_46 <X> T_21_12.lc_trk_g3_6
 (36 15)  (1126 207)  (1126 207)  LC_7 Logic Functioning bit
 (37 15)  (1127 207)  (1127 207)  LC_7 Logic Functioning bit
 (39 15)  (1129 207)  (1129 207)  LC_7 Logic Functioning bit
 (43 15)  (1133 207)  (1133 207)  LC_7 Logic Functioning bit


LogicTile_22_12

 (8 1)  (1152 193)  (1152 193)  routing T_22_12.sp4_v_t_47 <X> T_22_12.sp4_v_b_1
 (10 1)  (1154 193)  (1154 193)  routing T_22_12.sp4_v_t_47 <X> T_22_12.sp4_v_b_1
 (0 2)  (1144 194)  (1144 194)  routing T_22_12.lc_trk_g3_1 <X> T_22_12.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 194)  (1146 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (1144 195)  (1144 195)  routing T_22_12.lc_trk_g3_1 <X> T_22_12.wire_logic_cluster/lc_7/clk
 (2 3)  (1146 195)  (1146 195)  routing T_22_12.lc_trk_g3_1 <X> T_22_12.wire_logic_cluster/lc_7/clk
 (22 6)  (1166 198)  (1166 198)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (1168 198)  (1168 198)  routing T_22_12.top_op_7 <X> T_22_12.lc_trk_g1_7
 (21 7)  (1165 199)  (1165 199)  routing T_22_12.top_op_7 <X> T_22_12.lc_trk_g1_7
 (5 10)  (1149 202)  (1149 202)  routing T_22_12.sp4_v_b_6 <X> T_22_12.sp4_h_l_43
 (8 10)  (1152 202)  (1152 202)  routing T_22_12.sp4_v_t_36 <X> T_22_12.sp4_h_l_42
 (9 10)  (1153 202)  (1153 202)  routing T_22_12.sp4_v_t_36 <X> T_22_12.sp4_h_l_42
 (10 10)  (1154 202)  (1154 202)  routing T_22_12.sp4_v_t_36 <X> T_22_12.sp4_h_l_42
 (17 10)  (1161 202)  (1161 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (12 11)  (1156 203)  (1156 203)  routing T_22_12.sp4_h_l_45 <X> T_22_12.sp4_v_t_45
 (18 11)  (1162 203)  (1162 203)  routing T_22_12.sp4_r_v_b_37 <X> T_22_12.lc_trk_g2_5
 (15 12)  (1159 204)  (1159 204)  routing T_22_12.sp4_h_r_41 <X> T_22_12.lc_trk_g3_1
 (16 12)  (1160 204)  (1160 204)  routing T_22_12.sp4_h_r_41 <X> T_22_12.lc_trk_g3_1
 (17 12)  (1161 204)  (1161 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (1162 204)  (1162 204)  routing T_22_12.sp4_h_r_41 <X> T_22_12.lc_trk_g3_1
 (26 12)  (1170 204)  (1170 204)  routing T_22_12.lc_trk_g1_7 <X> T_22_12.wire_logic_cluster/lc_6/in_0
 (27 12)  (1171 204)  (1171 204)  routing T_22_12.lc_trk_g3_0 <X> T_22_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (1172 204)  (1172 204)  routing T_22_12.lc_trk_g3_0 <X> T_22_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 204)  (1173 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (1175 204)  (1175 204)  routing T_22_12.lc_trk_g2_5 <X> T_22_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (1176 204)  (1176 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 204)  (1177 204)  routing T_22_12.lc_trk_g2_5 <X> T_22_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 204)  (1180 204)  LC_6 Logic Functioning bit
 (37 12)  (1181 204)  (1181 204)  LC_6 Logic Functioning bit
 (38 12)  (1182 204)  (1182 204)  LC_6 Logic Functioning bit
 (39 12)  (1183 204)  (1183 204)  LC_6 Logic Functioning bit
 (41 12)  (1185 204)  (1185 204)  LC_6 Logic Functioning bit
 (43 12)  (1187 204)  (1187 204)  LC_6 Logic Functioning bit
 (45 12)  (1189 204)  (1189 204)  LC_6 Logic Functioning bit
 (51 12)  (1195 204)  (1195 204)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (1158 205)  (1158 205)  routing T_22_12.sp4_r_v_b_40 <X> T_22_12.lc_trk_g3_0
 (17 13)  (1161 205)  (1161 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (1162 205)  (1162 205)  routing T_22_12.sp4_h_r_41 <X> T_22_12.lc_trk_g3_1
 (26 13)  (1170 205)  (1170 205)  routing T_22_12.lc_trk_g1_7 <X> T_22_12.wire_logic_cluster/lc_6/in_0
 (27 13)  (1171 205)  (1171 205)  routing T_22_12.lc_trk_g1_7 <X> T_22_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 205)  (1173 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (36 13)  (1180 205)  (1180 205)  LC_6 Logic Functioning bit
 (38 13)  (1182 205)  (1182 205)  LC_6 Logic Functioning bit
 (44 13)  (1188 205)  (1188 205)  LC_6 Logic Functioning bit
 (45 13)  (1189 205)  (1189 205)  LC_6 Logic Functioning bit
 (0 14)  (1144 206)  (1144 206)  routing T_22_12.lc_trk_g3_5 <X> T_22_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 206)  (1145 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (2 14)  (1146 206)  (1146 206)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (15 14)  (1159 206)  (1159 206)  routing T_22_12.sp4_h_r_45 <X> T_22_12.lc_trk_g3_5
 (16 14)  (1160 206)  (1160 206)  routing T_22_12.sp4_h_r_45 <X> T_22_12.lc_trk_g3_5
 (17 14)  (1161 206)  (1161 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1162 206)  (1162 206)  routing T_22_12.sp4_h_r_45 <X> T_22_12.lc_trk_g3_5
 (0 15)  (1144 207)  (1144 207)  routing T_22_12.lc_trk_g3_5 <X> T_22_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (1145 207)  (1145 207)  routing T_22_12.lc_trk_g3_5 <X> T_22_12.wire_logic_cluster/lc_7/s_r
 (8 15)  (1152 207)  (1152 207)  routing T_22_12.sp4_h_l_47 <X> T_22_12.sp4_v_t_47
 (18 15)  (1162 207)  (1162 207)  routing T_22_12.sp4_h_r_45 <X> T_22_12.lc_trk_g3_5


LogicTile_23_12

 (22 0)  (1220 192)  (1220 192)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (1221 192)  (1221 192)  routing T_23_12.sp12_h_r_11 <X> T_23_12.lc_trk_g0_3
 (8 1)  (1206 193)  (1206 193)  routing T_23_12.sp4_h_l_42 <X> T_23_12.sp4_v_b_1
 (9 1)  (1207 193)  (1207 193)  routing T_23_12.sp4_h_l_42 <X> T_23_12.sp4_v_b_1
 (10 1)  (1208 193)  (1208 193)  routing T_23_12.sp4_h_l_42 <X> T_23_12.sp4_v_b_1
 (14 1)  (1212 193)  (1212 193)  routing T_23_12.sp4_r_v_b_35 <X> T_23_12.lc_trk_g0_0
 (17 1)  (1215 193)  (1215 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (5 3)  (1203 195)  (1203 195)  routing T_23_12.sp4_h_l_37 <X> T_23_12.sp4_v_t_37
 (11 4)  (1209 196)  (1209 196)  routing T_23_12.sp4_v_t_44 <X> T_23_12.sp4_v_b_5
 (13 4)  (1211 196)  (1211 196)  routing T_23_12.sp4_v_t_44 <X> T_23_12.sp4_v_b_5
 (26 4)  (1224 196)  (1224 196)  routing T_23_12.lc_trk_g3_7 <X> T_23_12.wire_logic_cluster/lc_2/in_0
 (29 4)  (1227 196)  (1227 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (1229 196)  (1229 196)  routing T_23_12.lc_trk_g3_4 <X> T_23_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (1230 196)  (1230 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (1231 196)  (1231 196)  routing T_23_12.lc_trk_g3_4 <X> T_23_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (1232 196)  (1232 196)  routing T_23_12.lc_trk_g3_4 <X> T_23_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (1234 196)  (1234 196)  LC_2 Logic Functioning bit
 (38 4)  (1236 196)  (1236 196)  LC_2 Logic Functioning bit
 (41 4)  (1239 196)  (1239 196)  LC_2 Logic Functioning bit
 (43 4)  (1241 196)  (1241 196)  LC_2 Logic Functioning bit
 (53 4)  (1251 196)  (1251 196)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (26 5)  (1224 197)  (1224 197)  routing T_23_12.lc_trk_g3_7 <X> T_23_12.wire_logic_cluster/lc_2/in_0
 (27 5)  (1225 197)  (1225 197)  routing T_23_12.lc_trk_g3_7 <X> T_23_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (1226 197)  (1226 197)  routing T_23_12.lc_trk_g3_7 <X> T_23_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 197)  (1227 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1228 197)  (1228 197)  routing T_23_12.lc_trk_g0_3 <X> T_23_12.wire_logic_cluster/lc_2/in_1
 (37 5)  (1235 197)  (1235 197)  LC_2 Logic Functioning bit
 (39 5)  (1237 197)  (1237 197)  LC_2 Logic Functioning bit
 (41 5)  (1239 197)  (1239 197)  LC_2 Logic Functioning bit
 (43 5)  (1241 197)  (1241 197)  LC_2 Logic Functioning bit
 (8 6)  (1206 198)  (1206 198)  routing T_23_12.sp4_v_t_41 <X> T_23_12.sp4_h_l_41
 (9 6)  (1207 198)  (1207 198)  routing T_23_12.sp4_v_t_41 <X> T_23_12.sp4_h_l_41
 (12 10)  (1210 202)  (1210 202)  routing T_23_12.sp4_v_t_39 <X> T_23_12.sp4_h_l_45
 (14 10)  (1212 202)  (1212 202)  routing T_23_12.sp4_v_b_36 <X> T_23_12.lc_trk_g2_4
 (11 11)  (1209 203)  (1209 203)  routing T_23_12.sp4_v_t_39 <X> T_23_12.sp4_h_l_45
 (13 11)  (1211 203)  (1211 203)  routing T_23_12.sp4_v_t_39 <X> T_23_12.sp4_h_l_45
 (14 11)  (1212 203)  (1212 203)  routing T_23_12.sp4_v_b_36 <X> T_23_12.lc_trk_g2_4
 (16 11)  (1214 203)  (1214 203)  routing T_23_12.sp4_v_b_36 <X> T_23_12.lc_trk_g2_4
 (17 11)  (1215 203)  (1215 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (21 14)  (1219 206)  (1219 206)  routing T_23_12.sp4_h_l_34 <X> T_23_12.lc_trk_g3_7
 (22 14)  (1220 206)  (1220 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (1221 206)  (1221 206)  routing T_23_12.sp4_h_l_34 <X> T_23_12.lc_trk_g3_7
 (24 14)  (1222 206)  (1222 206)  routing T_23_12.sp4_h_l_34 <X> T_23_12.lc_trk_g3_7
 (29 14)  (1227 206)  (1227 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (1229 206)  (1229 206)  routing T_23_12.lc_trk_g2_4 <X> T_23_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (1230 206)  (1230 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1231 206)  (1231 206)  routing T_23_12.lc_trk_g2_4 <X> T_23_12.wire_logic_cluster/lc_7/in_3
 (37 14)  (1235 206)  (1235 206)  LC_7 Logic Functioning bit
 (39 14)  (1237 206)  (1237 206)  LC_7 Logic Functioning bit
 (51 14)  (1249 206)  (1249 206)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (8 15)  (1206 207)  (1206 207)  routing T_23_12.sp4_h_l_47 <X> T_23_12.sp4_v_t_47
 (14 15)  (1212 207)  (1212 207)  routing T_23_12.sp4_r_v_b_44 <X> T_23_12.lc_trk_g3_4
 (17 15)  (1215 207)  (1215 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (1219 207)  (1219 207)  routing T_23_12.sp4_h_l_34 <X> T_23_12.lc_trk_g3_7
 (37 15)  (1235 207)  (1235 207)  LC_7 Logic Functioning bit
 (39 15)  (1237 207)  (1237 207)  LC_7 Logic Functioning bit


LogicTile_24_12

 (15 0)  (1267 192)  (1267 192)  routing T_24_12.top_op_1 <X> T_24_12.lc_trk_g0_1
 (17 0)  (1269 192)  (1269 192)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (18 1)  (1270 193)  (1270 193)  routing T_24_12.top_op_1 <X> T_24_12.lc_trk_g0_1
 (22 4)  (1274 196)  (1274 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (21 5)  (1273 197)  (1273 197)  routing T_24_12.sp4_r_v_b_27 <X> T_24_12.lc_trk_g1_3
 (29 12)  (1281 204)  (1281 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (1284 204)  (1284 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (1285 204)  (1285 204)  routing T_24_12.lc_trk_g3_0 <X> T_24_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (1286 204)  (1286 204)  routing T_24_12.lc_trk_g3_0 <X> T_24_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 204)  (1288 204)  LC_6 Logic Functioning bit
 (38 12)  (1290 204)  (1290 204)  LC_6 Logic Functioning bit
 (53 12)  (1305 204)  (1305 204)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (15 13)  (1267 205)  (1267 205)  routing T_24_12.sp4_v_t_29 <X> T_24_12.lc_trk_g3_0
 (16 13)  (1268 205)  (1268 205)  routing T_24_12.sp4_v_t_29 <X> T_24_12.lc_trk_g3_0
 (17 13)  (1269 205)  (1269 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (26 13)  (1278 205)  (1278 205)  routing T_24_12.lc_trk_g1_3 <X> T_24_12.wire_logic_cluster/lc_6/in_0
 (27 13)  (1279 205)  (1279 205)  routing T_24_12.lc_trk_g1_3 <X> T_24_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 205)  (1281 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (36 13)  (1288 205)  (1288 205)  LC_6 Logic Functioning bit
 (37 13)  (1289 205)  (1289 205)  LC_6 Logic Functioning bit
 (38 13)  (1290 205)  (1290 205)  LC_6 Logic Functioning bit
 (39 13)  (1291 205)  (1291 205)  LC_6 Logic Functioning bit
 (41 13)  (1293 205)  (1293 205)  LC_6 Logic Functioning bit
 (43 13)  (1295 205)  (1295 205)  LC_6 Logic Functioning bit


RAM_Tile_25_12

 (0 0)  (1306 192)  (1306 192)  Negative Clock bit

 (7 0)  (1313 192)  (1313 192)  Ram config bit: MEMT_bram_cbit_1

 (0 2)  (1306 194)  (1306 194)  routing T_25_12.glb_netwk_6 <X> T_25_12.wire_bram/ram/WCLK
 (1 2)  (1307 194)  (1307 194)  routing T_25_12.glb_netwk_6 <X> T_25_12.wire_bram/ram/WCLK
 (2 2)  (1308 194)  (1308 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (3 2)  (1309 194)  (1309 194)  routing T_25_12.sp12_v_t_23 <X> T_25_12.sp12_h_l_23
 (7 2)  (1313 194)  (1313 194)  Ram config bit: MEMT_bram_cbit_3

 (13 3)  (1319 195)  (1319 195)  routing T_25_12.sp4_v_b_9 <X> T_25_12.sp4_h_l_39
 (14 3)  (1320 195)  (1320 195)  routing T_25_12.sp4_r_v_b_28 <X> T_25_12.lc_trk_g0_4
 (17 3)  (1323 195)  (1323 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (7 4)  (1313 196)  (1313 196)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_5

 (27 4)  (1333 196)  (1333 196)  routing T_25_12.lc_trk_g1_4 <X> T_25_12.wire_bram/ram/WDATA_5
 (29 4)  (1335 196)  (1335 196)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g1_4 wire_bram/ram/WDATA_5
 (30 4)  (1336 196)  (1336 196)  routing T_25_12.lc_trk_g1_4 <X> T_25_12.wire_bram/ram/WDATA_5
 (40 4)  (1346 196)  (1346 196)  Enable bit of Mux _out_links/OutMuxa_2 => wire_bram/ram/RDATA_5 sp4_r_v_b_21
 (7 5)  (1313 197)  (1313 197)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_4

 (8 5)  (1314 197)  (1314 197)  routing T_25_12.sp4_h_l_47 <X> T_25_12.sp4_v_b_4
 (9 5)  (1315 197)  (1315 197)  routing T_25_12.sp4_h_l_47 <X> T_25_12.sp4_v_b_4
 (10 5)  (1316 197)  (1316 197)  routing T_25_12.sp4_h_l_47 <X> T_25_12.sp4_v_b_4
 (7 6)  (1313 198)  (1313 198)  Cascade buffer Enable bit: MEMT_LC07_inmux02_bram_cbit_7

 (7 7)  (1313 199)  (1313 199)  Cascade bit: MEMT_LC07_inmux02_bram_cbit_6

 (15 7)  (1321 199)  (1321 199)  routing T_25_12.sp4_v_b_20 <X> T_25_12.lc_trk_g1_4
 (16 7)  (1322 199)  (1322 199)  routing T_25_12.sp4_v_b_20 <X> T_25_12.lc_trk_g1_4
 (17 7)  (1323 199)  (1323 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_20 lc_trk_g1_4
 (8 10)  (1314 202)  (1314 202)  routing T_25_12.sp4_v_t_36 <X> T_25_12.sp4_h_l_42
 (9 10)  (1315 202)  (1315 202)  routing T_25_12.sp4_v_t_36 <X> T_25_12.sp4_h_l_42
 (10 10)  (1316 202)  (1316 202)  routing T_25_12.sp4_v_t_36 <X> T_25_12.sp4_h_l_42
 (27 12)  (1333 204)  (1333 204)  routing T_25_12.lc_trk_g3_6 <X> T_25_12.wire_bram/ram/WDATA_1
 (28 12)  (1334 204)  (1334 204)  routing T_25_12.lc_trk_g3_6 <X> T_25_12.wire_bram/ram/WDATA_1
 (29 12)  (1335 204)  (1335 204)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_6 wire_bram/ram/WDATA_1
 (30 12)  (1336 204)  (1336 204)  routing T_25_12.lc_trk_g3_6 <X> T_25_12.wire_bram/ram/WDATA_1
 (30 13)  (1336 205)  (1336 205)  routing T_25_12.lc_trk_g3_6 <X> T_25_12.wire_bram/ram/WDATA_1
 (38 13)  (1344 205)  (1344 205)  Enable bit of Mux _out_links/OutMux5_6 => wire_bram/ram/RDATA_1 sp12_h_r_20
 (1 14)  (1307 206)  (1307 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (1307 207)  (1307 207)  routing T_25_12.lc_trk_g0_4 <X> T_25_12.wire_bram/ram/WE
 (22 15)  (1328 207)  (1328 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_26_12

 (19 0)  (1367 192)  (1367 192)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (9 3)  (1357 195)  (1357 195)  routing T_26_12.sp4_v_b_1 <X> T_26_12.sp4_v_t_36


IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (5 6)  (12 182)  (12 182)  routing T_0_11.span4_vert_b_7 <X> T_0_11.lc_trk_g0_7
 (7 6)  (10 182)  (10 182)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (9 183)  (9 183)  routing T_0_11.span4_vert_b_7 <X> T_0_11.lc_trk_g0_7
 (13 10)  (4 186)  (4 186)  routing T_0_11.lc_trk_g0_7 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 186)  (1 186)  IOB_1 IO Functioning bit
 (12 11)  (5 187)  (5 187)  routing T_0_11.lc_trk_g0_7 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 187)  (4 187)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit
 (16 14)  (1 190)  (1 190)  IOB_1 IO Functioning bit


LogicTile_7_11

 (6 4)  (348 180)  (348 180)  routing T_7_11.sp4_v_t_37 <X> T_7_11.sp4_v_b_3
 (5 5)  (347 181)  (347 181)  routing T_7_11.sp4_v_t_37 <X> T_7_11.sp4_v_b_3
 (5 8)  (347 184)  (347 184)  routing T_7_11.sp4_v_t_43 <X> T_7_11.sp4_h_r_6


RAM_Tile_8_11

 (3 0)  (399 176)  (399 176)  routing T_8_11.sp12_h_r_0 <X> T_8_11.sp12_v_b_0
 (3 1)  (399 177)  (399 177)  routing T_8_11.sp12_h_r_0 <X> T_8_11.sp12_v_b_0


LogicTile_9_11

 (14 0)  (452 176)  (452 176)  routing T_9_11.sp4_h_r_8 <X> T_9_11.lc_trk_g0_0
 (27 0)  (465 176)  (465 176)  routing T_9_11.lc_trk_g3_0 <X> T_9_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 176)  (466 176)  routing T_9_11.lc_trk_g3_0 <X> T_9_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 176)  (467 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 176)  (470 176)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (474 176)  (474 176)  LC_0 Logic Functioning bit
 (39 0)  (477 176)  (477 176)  LC_0 Logic Functioning bit
 (41 0)  (479 176)  (479 176)  LC_0 Logic Functioning bit
 (42 0)  (480 176)  (480 176)  LC_0 Logic Functioning bit
 (44 0)  (482 176)  (482 176)  LC_0 Logic Functioning bit
 (45 0)  (483 176)  (483 176)  LC_0 Logic Functioning bit
 (52 0)  (490 176)  (490 176)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (15 1)  (453 177)  (453 177)  routing T_9_11.sp4_h_r_8 <X> T_9_11.lc_trk_g0_0
 (16 1)  (454 177)  (454 177)  routing T_9_11.sp4_h_r_8 <X> T_9_11.lc_trk_g0_0
 (17 1)  (455 177)  (455 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (460 177)  (460 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (36 1)  (474 177)  (474 177)  LC_0 Logic Functioning bit
 (39 1)  (477 177)  (477 177)  LC_0 Logic Functioning bit
 (41 1)  (479 177)  (479 177)  LC_0 Logic Functioning bit
 (42 1)  (480 177)  (480 177)  LC_0 Logic Functioning bit
 (50 1)  (488 177)  (488 177)  Carry_In_Mux bit 

 (2 2)  (440 178)  (440 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (27 2)  (465 178)  (465 178)  routing T_9_11.lc_trk_g3_1 <X> T_9_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 178)  (466 178)  routing T_9_11.lc_trk_g3_1 <X> T_9_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 178)  (467 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 178)  (470 178)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (474 178)  (474 178)  LC_1 Logic Functioning bit
 (39 2)  (477 178)  (477 178)  LC_1 Logic Functioning bit
 (41 2)  (479 178)  (479 178)  LC_1 Logic Functioning bit
 (42 2)  (480 178)  (480 178)  LC_1 Logic Functioning bit
 (44 2)  (482 178)  (482 178)  LC_1 Logic Functioning bit
 (45 2)  (483 178)  (483 178)  LC_1 Logic Functioning bit
 (2 3)  (440 179)  (440 179)  routing T_9_11.lc_trk_g0_0 <X> T_9_11.wire_logic_cluster/lc_7/clk
 (14 3)  (452 179)  (452 179)  routing T_9_11.sp4_r_v_b_28 <X> T_9_11.lc_trk_g0_4
 (17 3)  (455 179)  (455 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (36 3)  (474 179)  (474 179)  LC_1 Logic Functioning bit
 (39 3)  (477 179)  (477 179)  LC_1 Logic Functioning bit
 (41 3)  (479 179)  (479 179)  LC_1 Logic Functioning bit
 (42 3)  (480 179)  (480 179)  LC_1 Logic Functioning bit
 (46 3)  (484 179)  (484 179)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (1 4)  (439 180)  (439 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (459 180)  (459 180)  routing T_9_11.wire_logic_cluster/lc_3/out <X> T_9_11.lc_trk_g1_3
 (22 4)  (460 180)  (460 180)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (463 180)  (463 180)  routing T_9_11.wire_logic_cluster/lc_2/out <X> T_9_11.lc_trk_g1_2
 (27 4)  (465 180)  (465 180)  routing T_9_11.lc_trk_g1_2 <X> T_9_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 180)  (467 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 180)  (470 180)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (474 180)  (474 180)  LC_2 Logic Functioning bit
 (39 4)  (477 180)  (477 180)  LC_2 Logic Functioning bit
 (41 4)  (479 180)  (479 180)  LC_2 Logic Functioning bit
 (42 4)  (480 180)  (480 180)  LC_2 Logic Functioning bit
 (44 4)  (482 180)  (482 180)  LC_2 Logic Functioning bit
 (45 4)  (483 180)  (483 180)  LC_2 Logic Functioning bit
 (1 5)  (439 181)  (439 181)  routing T_9_11.lc_trk_g0_2 <X> T_9_11.wire_logic_cluster/lc_7/cen
 (22 5)  (460 181)  (460 181)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (468 181)  (468 181)  routing T_9_11.lc_trk_g1_2 <X> T_9_11.wire_logic_cluster/lc_2/in_1
 (36 5)  (474 181)  (474 181)  LC_2 Logic Functioning bit
 (39 5)  (477 181)  (477 181)  LC_2 Logic Functioning bit
 (41 5)  (479 181)  (479 181)  LC_2 Logic Functioning bit
 (42 5)  (480 181)  (480 181)  LC_2 Logic Functioning bit
 (53 5)  (491 181)  (491 181)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (17 6)  (455 182)  (455 182)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (456 182)  (456 182)  routing T_9_11.wire_logic_cluster/lc_5/out <X> T_9_11.lc_trk_g1_5
 (25 6)  (463 182)  (463 182)  routing T_9_11.wire_logic_cluster/lc_6/out <X> T_9_11.lc_trk_g1_6
 (27 6)  (465 182)  (465 182)  routing T_9_11.lc_trk_g1_3 <X> T_9_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 182)  (467 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 182)  (470 182)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (474 182)  (474 182)  LC_3 Logic Functioning bit
 (39 6)  (477 182)  (477 182)  LC_3 Logic Functioning bit
 (41 6)  (479 182)  (479 182)  LC_3 Logic Functioning bit
 (42 6)  (480 182)  (480 182)  LC_3 Logic Functioning bit
 (44 6)  (482 182)  (482 182)  LC_3 Logic Functioning bit
 (45 6)  (483 182)  (483 182)  LC_3 Logic Functioning bit
 (8 7)  (446 183)  (446 183)  routing T_9_11.sp4_h_r_4 <X> T_9_11.sp4_v_t_41
 (9 7)  (447 183)  (447 183)  routing T_9_11.sp4_h_r_4 <X> T_9_11.sp4_v_t_41
 (22 7)  (460 183)  (460 183)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (468 183)  (468 183)  routing T_9_11.lc_trk_g1_3 <X> T_9_11.wire_logic_cluster/lc_3/in_1
 (36 7)  (474 183)  (474 183)  LC_3 Logic Functioning bit
 (39 7)  (477 183)  (477 183)  LC_3 Logic Functioning bit
 (41 7)  (479 183)  (479 183)  LC_3 Logic Functioning bit
 (42 7)  (480 183)  (480 183)  LC_3 Logic Functioning bit
 (51 7)  (489 183)  (489 183)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (5 8)  (443 184)  (443 184)  routing T_9_11.sp4_v_b_0 <X> T_9_11.sp4_h_r_6
 (27 8)  (465 184)  (465 184)  routing T_9_11.lc_trk_g3_4 <X> T_9_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 184)  (466 184)  routing T_9_11.lc_trk_g3_4 <X> T_9_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 184)  (467 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 184)  (468 184)  routing T_9_11.lc_trk_g3_4 <X> T_9_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 184)  (470 184)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (474 184)  (474 184)  LC_4 Logic Functioning bit
 (39 8)  (477 184)  (477 184)  LC_4 Logic Functioning bit
 (41 8)  (479 184)  (479 184)  LC_4 Logic Functioning bit
 (42 8)  (480 184)  (480 184)  LC_4 Logic Functioning bit
 (44 8)  (482 184)  (482 184)  LC_4 Logic Functioning bit
 (45 8)  (483 184)  (483 184)  LC_4 Logic Functioning bit
 (51 8)  (489 184)  (489 184)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (4 9)  (442 185)  (442 185)  routing T_9_11.sp4_v_b_0 <X> T_9_11.sp4_h_r_6
 (6 9)  (444 185)  (444 185)  routing T_9_11.sp4_v_b_0 <X> T_9_11.sp4_h_r_6
 (36 9)  (474 185)  (474 185)  LC_4 Logic Functioning bit
 (39 9)  (477 185)  (477 185)  LC_4 Logic Functioning bit
 (41 9)  (479 185)  (479 185)  LC_4 Logic Functioning bit
 (42 9)  (480 185)  (480 185)  LC_4 Logic Functioning bit
 (27 10)  (465 186)  (465 186)  routing T_9_11.lc_trk_g1_5 <X> T_9_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 186)  (467 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 186)  (468 186)  routing T_9_11.lc_trk_g1_5 <X> T_9_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 186)  (470 186)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (474 186)  (474 186)  LC_5 Logic Functioning bit
 (39 10)  (477 186)  (477 186)  LC_5 Logic Functioning bit
 (41 10)  (479 186)  (479 186)  LC_5 Logic Functioning bit
 (42 10)  (480 186)  (480 186)  LC_5 Logic Functioning bit
 (44 10)  (482 186)  (482 186)  LC_5 Logic Functioning bit
 (45 10)  (483 186)  (483 186)  LC_5 Logic Functioning bit
 (51 10)  (489 186)  (489 186)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (36 11)  (474 187)  (474 187)  LC_5 Logic Functioning bit
 (39 11)  (477 187)  (477 187)  LC_5 Logic Functioning bit
 (41 11)  (479 187)  (479 187)  LC_5 Logic Functioning bit
 (42 11)  (480 187)  (480 187)  LC_5 Logic Functioning bit
 (14 12)  (452 188)  (452 188)  routing T_9_11.wire_logic_cluster/lc_0/out <X> T_9_11.lc_trk_g3_0
 (17 12)  (455 188)  (455 188)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 188)  (456 188)  routing T_9_11.wire_logic_cluster/lc_1/out <X> T_9_11.lc_trk_g3_1
 (27 12)  (465 188)  (465 188)  routing T_9_11.lc_trk_g1_6 <X> T_9_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 188)  (467 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 188)  (468 188)  routing T_9_11.lc_trk_g1_6 <X> T_9_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 188)  (470 188)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (474 188)  (474 188)  LC_6 Logic Functioning bit
 (39 12)  (477 188)  (477 188)  LC_6 Logic Functioning bit
 (41 12)  (479 188)  (479 188)  LC_6 Logic Functioning bit
 (42 12)  (480 188)  (480 188)  LC_6 Logic Functioning bit
 (44 12)  (482 188)  (482 188)  LC_6 Logic Functioning bit
 (45 12)  (483 188)  (483 188)  LC_6 Logic Functioning bit
 (17 13)  (455 189)  (455 189)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (468 189)  (468 189)  routing T_9_11.lc_trk_g1_6 <X> T_9_11.wire_logic_cluster/lc_6/in_1
 (36 13)  (474 189)  (474 189)  LC_6 Logic Functioning bit
 (39 13)  (477 189)  (477 189)  LC_6 Logic Functioning bit
 (41 13)  (479 189)  (479 189)  LC_6 Logic Functioning bit
 (42 13)  (480 189)  (480 189)  LC_6 Logic Functioning bit
 (53 13)  (491 189)  (491 189)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (1 14)  (439 190)  (439 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (452 190)  (452 190)  routing T_9_11.wire_logic_cluster/lc_4/out <X> T_9_11.lc_trk_g3_4
 (21 14)  (459 190)  (459 190)  routing T_9_11.wire_logic_cluster/lc_7/out <X> T_9_11.lc_trk_g3_7
 (22 14)  (460 190)  (460 190)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (465 190)  (465 190)  routing T_9_11.lc_trk_g3_7 <X> T_9_11.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 190)  (466 190)  routing T_9_11.lc_trk_g3_7 <X> T_9_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 190)  (467 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 190)  (468 190)  routing T_9_11.lc_trk_g3_7 <X> T_9_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (470 190)  (470 190)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (474 190)  (474 190)  LC_7 Logic Functioning bit
 (39 14)  (477 190)  (477 190)  LC_7 Logic Functioning bit
 (41 14)  (479 190)  (479 190)  LC_7 Logic Functioning bit
 (42 14)  (480 190)  (480 190)  LC_7 Logic Functioning bit
 (44 14)  (482 190)  (482 190)  LC_7 Logic Functioning bit
 (45 14)  (483 190)  (483 190)  LC_7 Logic Functioning bit
 (51 14)  (489 190)  (489 190)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (1 15)  (439 191)  (439 191)  routing T_9_11.lc_trk_g0_4 <X> T_9_11.wire_logic_cluster/lc_7/s_r
 (17 15)  (455 191)  (455 191)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (468 191)  (468 191)  routing T_9_11.lc_trk_g3_7 <X> T_9_11.wire_logic_cluster/lc_7/in_1
 (36 15)  (474 191)  (474 191)  LC_7 Logic Functioning bit
 (39 15)  (477 191)  (477 191)  LC_7 Logic Functioning bit
 (41 15)  (479 191)  (479 191)  LC_7 Logic Functioning bit
 (42 15)  (480 191)  (480 191)  LC_7 Logic Functioning bit


LogicTile_10_11

 (8 0)  (500 176)  (500 176)  routing T_10_11.sp4_v_b_7 <X> T_10_11.sp4_h_r_1
 (9 0)  (501 176)  (501 176)  routing T_10_11.sp4_v_b_7 <X> T_10_11.sp4_h_r_1
 (10 0)  (502 176)  (502 176)  routing T_10_11.sp4_v_b_7 <X> T_10_11.sp4_h_r_1
 (26 0)  (518 176)  (518 176)  routing T_10_11.lc_trk_g3_7 <X> T_10_11.wire_logic_cluster/lc_0/in_0
 (28 0)  (520 176)  (520 176)  routing T_10_11.lc_trk_g2_3 <X> T_10_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 176)  (521 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 176)  (524 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 176)  (526 176)  routing T_10_11.lc_trk_g1_0 <X> T_10_11.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 176)  (527 176)  routing T_10_11.lc_trk_g1_5 <X> T_10_11.input_2_0
 (36 0)  (528 176)  (528 176)  LC_0 Logic Functioning bit
 (37 0)  (529 176)  (529 176)  LC_0 Logic Functioning bit
 (39 0)  (531 176)  (531 176)  LC_0 Logic Functioning bit
 (43 0)  (535 176)  (535 176)  LC_0 Logic Functioning bit
 (45 0)  (537 176)  (537 176)  LC_0 Logic Functioning bit
 (47 0)  (539 176)  (539 176)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (4 1)  (496 177)  (496 177)  routing T_10_11.sp4_v_t_42 <X> T_10_11.sp4_h_r_0
 (26 1)  (518 177)  (518 177)  routing T_10_11.lc_trk_g3_7 <X> T_10_11.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 177)  (519 177)  routing T_10_11.lc_trk_g3_7 <X> T_10_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 177)  (520 177)  routing T_10_11.lc_trk_g3_7 <X> T_10_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 177)  (521 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 177)  (522 177)  routing T_10_11.lc_trk_g2_3 <X> T_10_11.wire_logic_cluster/lc_0/in_1
 (32 1)  (524 177)  (524 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (526 177)  (526 177)  routing T_10_11.lc_trk_g1_5 <X> T_10_11.input_2_0
 (36 1)  (528 177)  (528 177)  LC_0 Logic Functioning bit
 (37 1)  (529 177)  (529 177)  LC_0 Logic Functioning bit
 (38 1)  (530 177)  (530 177)  LC_0 Logic Functioning bit
 (39 1)  (531 177)  (531 177)  LC_0 Logic Functioning bit
 (0 2)  (492 178)  (492 178)  routing T_10_11.glb_netwk_6 <X> T_10_11.wire_logic_cluster/lc_7/clk
 (1 2)  (493 178)  (493 178)  routing T_10_11.glb_netwk_6 <X> T_10_11.wire_logic_cluster/lc_7/clk
 (2 2)  (494 178)  (494 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 3)  (514 179)  (514 179)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (515 179)  (515 179)  routing T_10_11.sp4_v_b_22 <X> T_10_11.lc_trk_g0_6
 (24 3)  (516 179)  (516 179)  routing T_10_11.sp4_v_b_22 <X> T_10_11.lc_trk_g0_6
 (14 4)  (506 180)  (506 180)  routing T_10_11.wire_logic_cluster/lc_0/out <X> T_10_11.lc_trk_g1_0
 (17 5)  (509 181)  (509 181)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (15 6)  (507 182)  (507 182)  routing T_10_11.bot_op_5 <X> T_10_11.lc_trk_g1_5
 (17 6)  (509 182)  (509 182)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 8)  (513 184)  (513 184)  routing T_10_11.sp4_h_r_43 <X> T_10_11.lc_trk_g2_3
 (22 8)  (514 184)  (514 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (515 184)  (515 184)  routing T_10_11.sp4_h_r_43 <X> T_10_11.lc_trk_g2_3
 (24 8)  (516 184)  (516 184)  routing T_10_11.sp4_h_r_43 <X> T_10_11.lc_trk_g2_3
 (26 8)  (518 184)  (518 184)  routing T_10_11.lc_trk_g0_6 <X> T_10_11.wire_logic_cluster/lc_4/in_0
 (28 8)  (520 184)  (520 184)  routing T_10_11.lc_trk_g2_7 <X> T_10_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 184)  (521 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 184)  (522 184)  routing T_10_11.lc_trk_g2_7 <X> T_10_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 184)  (524 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 184)  (525 184)  routing T_10_11.lc_trk_g3_2 <X> T_10_11.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 184)  (526 184)  routing T_10_11.lc_trk_g3_2 <X> T_10_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 184)  (528 184)  LC_4 Logic Functioning bit
 (37 8)  (529 184)  (529 184)  LC_4 Logic Functioning bit
 (38 8)  (530 184)  (530 184)  LC_4 Logic Functioning bit
 (39 8)  (531 184)  (531 184)  LC_4 Logic Functioning bit
 (41 8)  (533 184)  (533 184)  LC_4 Logic Functioning bit
 (43 8)  (535 184)  (535 184)  LC_4 Logic Functioning bit
 (21 9)  (513 185)  (513 185)  routing T_10_11.sp4_h_r_43 <X> T_10_11.lc_trk_g2_3
 (26 9)  (518 185)  (518 185)  routing T_10_11.lc_trk_g0_6 <X> T_10_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 185)  (521 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 185)  (522 185)  routing T_10_11.lc_trk_g2_7 <X> T_10_11.wire_logic_cluster/lc_4/in_1
 (31 9)  (523 185)  (523 185)  routing T_10_11.lc_trk_g3_2 <X> T_10_11.wire_logic_cluster/lc_4/in_3
 (36 9)  (528 185)  (528 185)  LC_4 Logic Functioning bit
 (38 9)  (530 185)  (530 185)  LC_4 Logic Functioning bit
 (40 9)  (532 185)  (532 185)  LC_4 Logic Functioning bit
 (42 9)  (534 185)  (534 185)  LC_4 Logic Functioning bit
 (21 10)  (513 186)  (513 186)  routing T_10_11.sp4_v_t_26 <X> T_10_11.lc_trk_g2_7
 (22 10)  (514 186)  (514 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (515 186)  (515 186)  routing T_10_11.sp4_v_t_26 <X> T_10_11.lc_trk_g2_7
 (26 10)  (518 186)  (518 186)  routing T_10_11.lc_trk_g2_7 <X> T_10_11.wire_logic_cluster/lc_5/in_0
 (31 10)  (523 186)  (523 186)  routing T_10_11.lc_trk_g0_6 <X> T_10_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 186)  (524 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (528 186)  (528 186)  LC_5 Logic Functioning bit
 (38 10)  (530 186)  (530 186)  LC_5 Logic Functioning bit
 (51 10)  (543 186)  (543 186)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (21 11)  (513 187)  (513 187)  routing T_10_11.sp4_v_t_26 <X> T_10_11.lc_trk_g2_7
 (26 11)  (518 187)  (518 187)  routing T_10_11.lc_trk_g2_7 <X> T_10_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 187)  (520 187)  routing T_10_11.lc_trk_g2_7 <X> T_10_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 187)  (521 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (523 187)  (523 187)  routing T_10_11.lc_trk_g0_6 <X> T_10_11.wire_logic_cluster/lc_5/in_3
 (37 11)  (529 187)  (529 187)  LC_5 Logic Functioning bit
 (39 11)  (531 187)  (531 187)  LC_5 Logic Functioning bit
 (28 12)  (520 188)  (520 188)  routing T_10_11.lc_trk_g2_7 <X> T_10_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 188)  (521 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 188)  (522 188)  routing T_10_11.lc_trk_g2_7 <X> T_10_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (524 188)  (524 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 188)  (525 188)  routing T_10_11.lc_trk_g3_2 <X> T_10_11.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 188)  (526 188)  routing T_10_11.lc_trk_g3_2 <X> T_10_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 188)  (528 188)  LC_6 Logic Functioning bit
 (38 12)  (530 188)  (530 188)  LC_6 Logic Functioning bit
 (22 13)  (514 189)  (514 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (515 189)  (515 189)  routing T_10_11.sp4_h_l_15 <X> T_10_11.lc_trk_g3_2
 (24 13)  (516 189)  (516 189)  routing T_10_11.sp4_h_l_15 <X> T_10_11.lc_trk_g3_2
 (25 13)  (517 189)  (517 189)  routing T_10_11.sp4_h_l_15 <X> T_10_11.lc_trk_g3_2
 (30 13)  (522 189)  (522 189)  routing T_10_11.lc_trk_g2_7 <X> T_10_11.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 189)  (523 189)  routing T_10_11.lc_trk_g3_2 <X> T_10_11.wire_logic_cluster/lc_6/in_3
 (36 13)  (528 189)  (528 189)  LC_6 Logic Functioning bit
 (38 13)  (530 189)  (530 189)  LC_6 Logic Functioning bit
 (4 14)  (496 190)  (496 190)  routing T_10_11.sp4_h_r_3 <X> T_10_11.sp4_v_t_44
 (6 14)  (498 190)  (498 190)  routing T_10_11.sp4_h_r_3 <X> T_10_11.sp4_v_t_44
 (22 14)  (514 190)  (514 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (5 15)  (497 191)  (497 191)  routing T_10_11.sp4_h_r_3 <X> T_10_11.sp4_v_t_44
 (21 15)  (513 191)  (513 191)  routing T_10_11.sp4_r_v_b_47 <X> T_10_11.lc_trk_g3_7


LogicTile_11_11

 (14 0)  (560 176)  (560 176)  routing T_11_11.wire_logic_cluster/lc_0/out <X> T_11_11.lc_trk_g0_0
 (27 0)  (573 176)  (573 176)  routing T_11_11.lc_trk_g1_2 <X> T_11_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 176)  (575 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 176)  (578 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 176)  (580 176)  routing T_11_11.lc_trk_g1_0 <X> T_11_11.wire_logic_cluster/lc_0/in_3
 (37 0)  (583 176)  (583 176)  LC_0 Logic Functioning bit
 (42 0)  (588 176)  (588 176)  LC_0 Logic Functioning bit
 (45 0)  (591 176)  (591 176)  LC_0 Logic Functioning bit
 (17 1)  (563 177)  (563 177)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (568 177)  (568 177)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (570 177)  (570 177)  routing T_11_11.bot_op_2 <X> T_11_11.lc_trk_g0_2
 (26 1)  (572 177)  (572 177)  routing T_11_11.lc_trk_g3_3 <X> T_11_11.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 177)  (573 177)  routing T_11_11.lc_trk_g3_3 <X> T_11_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 177)  (574 177)  routing T_11_11.lc_trk_g3_3 <X> T_11_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 177)  (575 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 177)  (576 177)  routing T_11_11.lc_trk_g1_2 <X> T_11_11.wire_logic_cluster/lc_0/in_1
 (32 1)  (578 177)  (578 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (582 177)  (582 177)  LC_0 Logic Functioning bit
 (37 1)  (583 177)  (583 177)  LC_0 Logic Functioning bit
 (39 1)  (585 177)  (585 177)  LC_0 Logic Functioning bit
 (43 1)  (589 177)  (589 177)  LC_0 Logic Functioning bit
 (51 1)  (597 177)  (597 177)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (546 178)  (546 178)  routing T_11_11.lc_trk_g2_0 <X> T_11_11.wire_logic_cluster/lc_7/clk
 (2 2)  (548 178)  (548 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (21 2)  (567 178)  (567 178)  routing T_11_11.sp4_v_b_15 <X> T_11_11.lc_trk_g0_7
 (22 2)  (568 178)  (568 178)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (569 178)  (569 178)  routing T_11_11.sp4_v_b_15 <X> T_11_11.lc_trk_g0_7
 (27 2)  (573 178)  (573 178)  routing T_11_11.lc_trk_g1_5 <X> T_11_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 178)  (575 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 178)  (576 178)  routing T_11_11.lc_trk_g1_5 <X> T_11_11.wire_logic_cluster/lc_1/in_1
 (31 2)  (577 178)  (577 178)  routing T_11_11.lc_trk_g0_4 <X> T_11_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 178)  (578 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (581 178)  (581 178)  routing T_11_11.lc_trk_g0_7 <X> T_11_11.input_2_1
 (36 2)  (582 178)  (582 178)  LC_1 Logic Functioning bit
 (38 2)  (584 178)  (584 178)  LC_1 Logic Functioning bit
 (39 2)  (585 178)  (585 178)  LC_1 Logic Functioning bit
 (40 2)  (586 178)  (586 178)  LC_1 Logic Functioning bit
 (2 3)  (548 179)  (548 179)  routing T_11_11.lc_trk_g2_0 <X> T_11_11.wire_logic_cluster/lc_7/clk
 (14 3)  (560 179)  (560 179)  routing T_11_11.top_op_4 <X> T_11_11.lc_trk_g0_4
 (15 3)  (561 179)  (561 179)  routing T_11_11.top_op_4 <X> T_11_11.lc_trk_g0_4
 (17 3)  (563 179)  (563 179)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (21 3)  (567 179)  (567 179)  routing T_11_11.sp4_v_b_15 <X> T_11_11.lc_trk_g0_7
 (27 3)  (573 179)  (573 179)  routing T_11_11.lc_trk_g3_0 <X> T_11_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 179)  (574 179)  routing T_11_11.lc_trk_g3_0 <X> T_11_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 179)  (575 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (578 179)  (578 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (581 179)  (581 179)  routing T_11_11.lc_trk_g0_7 <X> T_11_11.input_2_1
 (37 3)  (583 179)  (583 179)  LC_1 Logic Functioning bit
 (38 3)  (584 179)  (584 179)  LC_1 Logic Functioning bit
 (41 3)  (587 179)  (587 179)  LC_1 Logic Functioning bit
 (42 3)  (588 179)  (588 179)  LC_1 Logic Functioning bit
 (26 4)  (572 180)  (572 180)  routing T_11_11.lc_trk_g2_6 <X> T_11_11.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 180)  (573 180)  routing T_11_11.lc_trk_g1_2 <X> T_11_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 180)  (575 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 180)  (577 180)  routing T_11_11.lc_trk_g3_6 <X> T_11_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 180)  (578 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 180)  (579 180)  routing T_11_11.lc_trk_g3_6 <X> T_11_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 180)  (580 180)  routing T_11_11.lc_trk_g3_6 <X> T_11_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 180)  (582 180)  LC_2 Logic Functioning bit
 (38 4)  (584 180)  (584 180)  LC_2 Logic Functioning bit
 (39 4)  (585 180)  (585 180)  LC_2 Logic Functioning bit
 (40 4)  (586 180)  (586 180)  LC_2 Logic Functioning bit
 (41 4)  (587 180)  (587 180)  LC_2 Logic Functioning bit
 (43 4)  (589 180)  (589 180)  LC_2 Logic Functioning bit
 (50 4)  (596 180)  (596 180)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (560 181)  (560 181)  routing T_11_11.sp4_h_r_0 <X> T_11_11.lc_trk_g1_0
 (15 5)  (561 181)  (561 181)  routing T_11_11.sp4_h_r_0 <X> T_11_11.lc_trk_g1_0
 (16 5)  (562 181)  (562 181)  routing T_11_11.sp4_h_r_0 <X> T_11_11.lc_trk_g1_0
 (17 5)  (563 181)  (563 181)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (22 5)  (568 181)  (568 181)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (570 181)  (570 181)  routing T_11_11.bot_op_2 <X> T_11_11.lc_trk_g1_2
 (26 5)  (572 181)  (572 181)  routing T_11_11.lc_trk_g2_6 <X> T_11_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 181)  (574 181)  routing T_11_11.lc_trk_g2_6 <X> T_11_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 181)  (575 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 181)  (576 181)  routing T_11_11.lc_trk_g1_2 <X> T_11_11.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 181)  (577 181)  routing T_11_11.lc_trk_g3_6 <X> T_11_11.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 181)  (582 181)  LC_2 Logic Functioning bit
 (38 5)  (584 181)  (584 181)  LC_2 Logic Functioning bit
 (40 5)  (586 181)  (586 181)  LC_2 Logic Functioning bit
 (41 5)  (587 181)  (587 181)  LC_2 Logic Functioning bit
 (42 5)  (588 181)  (588 181)  LC_2 Logic Functioning bit
 (43 5)  (589 181)  (589 181)  LC_2 Logic Functioning bit
 (14 6)  (560 182)  (560 182)  routing T_11_11.lft_op_4 <X> T_11_11.lc_trk_g1_4
 (15 6)  (561 182)  (561 182)  routing T_11_11.sp4_h_r_13 <X> T_11_11.lc_trk_g1_5
 (16 6)  (562 182)  (562 182)  routing T_11_11.sp4_h_r_13 <X> T_11_11.lc_trk_g1_5
 (17 6)  (563 182)  (563 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (564 182)  (564 182)  routing T_11_11.sp4_h_r_13 <X> T_11_11.lc_trk_g1_5
 (25 6)  (571 182)  (571 182)  routing T_11_11.lft_op_6 <X> T_11_11.lc_trk_g1_6
 (26 6)  (572 182)  (572 182)  routing T_11_11.lc_trk_g1_6 <X> T_11_11.wire_logic_cluster/lc_3/in_0
 (29 6)  (575 182)  (575 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 182)  (577 182)  routing T_11_11.lc_trk_g2_6 <X> T_11_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 182)  (578 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 182)  (579 182)  routing T_11_11.lc_trk_g2_6 <X> T_11_11.wire_logic_cluster/lc_3/in_3
 (35 6)  (581 182)  (581 182)  routing T_11_11.lc_trk_g0_7 <X> T_11_11.input_2_3
 (36 6)  (582 182)  (582 182)  LC_3 Logic Functioning bit
 (37 6)  (583 182)  (583 182)  LC_3 Logic Functioning bit
 (38 6)  (584 182)  (584 182)  LC_3 Logic Functioning bit
 (39 6)  (585 182)  (585 182)  LC_3 Logic Functioning bit
 (15 7)  (561 183)  (561 183)  routing T_11_11.lft_op_4 <X> T_11_11.lc_trk_g1_4
 (17 7)  (563 183)  (563 183)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (568 183)  (568 183)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (570 183)  (570 183)  routing T_11_11.lft_op_6 <X> T_11_11.lc_trk_g1_6
 (26 7)  (572 183)  (572 183)  routing T_11_11.lc_trk_g1_6 <X> T_11_11.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 183)  (573 183)  routing T_11_11.lc_trk_g1_6 <X> T_11_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 183)  (575 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 183)  (576 183)  routing T_11_11.lc_trk_g0_2 <X> T_11_11.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 183)  (577 183)  routing T_11_11.lc_trk_g2_6 <X> T_11_11.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 183)  (578 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (581 183)  (581 183)  routing T_11_11.lc_trk_g0_7 <X> T_11_11.input_2_3
 (36 7)  (582 183)  (582 183)  LC_3 Logic Functioning bit
 (38 7)  (584 183)  (584 183)  LC_3 Logic Functioning bit
 (39 7)  (585 183)  (585 183)  LC_3 Logic Functioning bit
 (53 7)  (599 183)  (599 183)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (560 184)  (560 184)  routing T_11_11.sp4_h_l_21 <X> T_11_11.lc_trk_g2_0
 (26 8)  (572 184)  (572 184)  routing T_11_11.lc_trk_g0_4 <X> T_11_11.wire_logic_cluster/lc_4/in_0
 (29 8)  (575 184)  (575 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 184)  (576 184)  routing T_11_11.lc_trk_g0_7 <X> T_11_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 184)  (578 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 184)  (579 184)  routing T_11_11.lc_trk_g3_0 <X> T_11_11.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 184)  (580 184)  routing T_11_11.lc_trk_g3_0 <X> T_11_11.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 184)  (581 184)  routing T_11_11.lc_trk_g1_5 <X> T_11_11.input_2_4
 (37 8)  (583 184)  (583 184)  LC_4 Logic Functioning bit
 (39 8)  (585 184)  (585 184)  LC_4 Logic Functioning bit
 (41 8)  (587 184)  (587 184)  LC_4 Logic Functioning bit
 (43 8)  (589 184)  (589 184)  LC_4 Logic Functioning bit
 (12 9)  (558 185)  (558 185)  routing T_11_11.sp4_h_r_8 <X> T_11_11.sp4_v_b_8
 (15 9)  (561 185)  (561 185)  routing T_11_11.sp4_h_l_21 <X> T_11_11.lc_trk_g2_0
 (16 9)  (562 185)  (562 185)  routing T_11_11.sp4_h_l_21 <X> T_11_11.lc_trk_g2_0
 (17 9)  (563 185)  (563 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (29 9)  (575 185)  (575 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 185)  (576 185)  routing T_11_11.lc_trk_g0_7 <X> T_11_11.wire_logic_cluster/lc_4/in_1
 (32 9)  (578 185)  (578 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (580 185)  (580 185)  routing T_11_11.lc_trk_g1_5 <X> T_11_11.input_2_4
 (36 9)  (582 185)  (582 185)  LC_4 Logic Functioning bit
 (39 9)  (585 185)  (585 185)  LC_4 Logic Functioning bit
 (41 9)  (587 185)  (587 185)  LC_4 Logic Functioning bit
 (43 9)  (589 185)  (589 185)  LC_4 Logic Functioning bit
 (26 10)  (572 186)  (572 186)  routing T_11_11.lc_trk_g3_6 <X> T_11_11.wire_logic_cluster/lc_5/in_0
 (29 10)  (575 186)  (575 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 186)  (577 186)  routing T_11_11.lc_trk_g2_6 <X> T_11_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 186)  (578 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 186)  (579 186)  routing T_11_11.lc_trk_g2_6 <X> T_11_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 186)  (582 186)  LC_5 Logic Functioning bit
 (37 10)  (583 186)  (583 186)  LC_5 Logic Functioning bit
 (38 10)  (584 186)  (584 186)  LC_5 Logic Functioning bit
 (39 10)  (585 186)  (585 186)  LC_5 Logic Functioning bit
 (41 10)  (587 186)  (587 186)  LC_5 Logic Functioning bit
 (42 10)  (588 186)  (588 186)  LC_5 Logic Functioning bit
 (43 10)  (589 186)  (589 186)  LC_5 Logic Functioning bit
 (50 10)  (596 186)  (596 186)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (597 186)  (597 186)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (568 187)  (568 187)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (569 187)  (569 187)  routing T_11_11.sp12_v_t_21 <X> T_11_11.lc_trk_g2_6
 (25 11)  (571 187)  (571 187)  routing T_11_11.sp12_v_t_21 <X> T_11_11.lc_trk_g2_6
 (26 11)  (572 187)  (572 187)  routing T_11_11.lc_trk_g3_6 <X> T_11_11.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 187)  (573 187)  routing T_11_11.lc_trk_g3_6 <X> T_11_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 187)  (574 187)  routing T_11_11.lc_trk_g3_6 <X> T_11_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 187)  (575 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 187)  (576 187)  routing T_11_11.lc_trk_g0_2 <X> T_11_11.wire_logic_cluster/lc_5/in_1
 (31 11)  (577 187)  (577 187)  routing T_11_11.lc_trk_g2_6 <X> T_11_11.wire_logic_cluster/lc_5/in_3
 (36 11)  (582 187)  (582 187)  LC_5 Logic Functioning bit
 (38 11)  (584 187)  (584 187)  LC_5 Logic Functioning bit
 (41 11)  (587 187)  (587 187)  LC_5 Logic Functioning bit
 (42 11)  (588 187)  (588 187)  LC_5 Logic Functioning bit
 (43 11)  (589 187)  (589 187)  LC_5 Logic Functioning bit
 (21 12)  (567 188)  (567 188)  routing T_11_11.rgt_op_3 <X> T_11_11.lc_trk_g3_3
 (22 12)  (568 188)  (568 188)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (570 188)  (570 188)  routing T_11_11.rgt_op_3 <X> T_11_11.lc_trk_g3_3
 (29 12)  (575 188)  (575 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 188)  (576 188)  routing T_11_11.lc_trk_g0_7 <X> T_11_11.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 188)  (577 188)  routing T_11_11.lc_trk_g1_6 <X> T_11_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 188)  (578 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 188)  (580 188)  routing T_11_11.lc_trk_g1_6 <X> T_11_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 188)  (582 188)  LC_6 Logic Functioning bit
 (38 12)  (584 188)  (584 188)  LC_6 Logic Functioning bit
 (14 13)  (560 189)  (560 189)  routing T_11_11.sp4_r_v_b_40 <X> T_11_11.lc_trk_g3_0
 (17 13)  (563 189)  (563 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (30 13)  (576 189)  (576 189)  routing T_11_11.lc_trk_g0_7 <X> T_11_11.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 189)  (577 189)  routing T_11_11.lc_trk_g1_6 <X> T_11_11.wire_logic_cluster/lc_6/in_3
 (36 13)  (582 189)  (582 189)  LC_6 Logic Functioning bit
 (38 13)  (584 189)  (584 189)  LC_6 Logic Functioning bit
 (13 14)  (559 190)  (559 190)  routing T_11_11.sp4_h_r_11 <X> T_11_11.sp4_v_t_46
 (25 14)  (571 190)  (571 190)  routing T_11_11.wire_logic_cluster/lc_6/out <X> T_11_11.lc_trk_g3_6
 (26 14)  (572 190)  (572 190)  routing T_11_11.lc_trk_g1_4 <X> T_11_11.wire_logic_cluster/lc_7/in_0
 (29 14)  (575 190)  (575 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 190)  (577 190)  routing T_11_11.lc_trk_g2_6 <X> T_11_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 190)  (578 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 190)  (579 190)  routing T_11_11.lc_trk_g2_6 <X> T_11_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 190)  (582 190)  LC_7 Logic Functioning bit
 (38 14)  (584 190)  (584 190)  LC_7 Logic Functioning bit
 (39 14)  (585 190)  (585 190)  LC_7 Logic Functioning bit
 (41 14)  (587 190)  (587 190)  LC_7 Logic Functioning bit
 (43 14)  (589 190)  (589 190)  LC_7 Logic Functioning bit
 (50 14)  (596 190)  (596 190)  Cascade bit: LH_LC07_inmux02_5

 (12 15)  (558 191)  (558 191)  routing T_11_11.sp4_h_r_11 <X> T_11_11.sp4_v_t_46
 (22 15)  (568 191)  (568 191)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (573 191)  (573 191)  routing T_11_11.lc_trk_g1_4 <X> T_11_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 191)  (575 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 191)  (576 191)  routing T_11_11.lc_trk_g0_2 <X> T_11_11.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 191)  (577 191)  routing T_11_11.lc_trk_g2_6 <X> T_11_11.wire_logic_cluster/lc_7/in_3
 (36 15)  (582 191)  (582 191)  LC_7 Logic Functioning bit
 (38 15)  (584 191)  (584 191)  LC_7 Logic Functioning bit
 (39 15)  (585 191)  (585 191)  LC_7 Logic Functioning bit
 (40 15)  (586 191)  (586 191)  LC_7 Logic Functioning bit
 (41 15)  (587 191)  (587 191)  LC_7 Logic Functioning bit
 (42 15)  (588 191)  (588 191)  LC_7 Logic Functioning bit
 (43 15)  (589 191)  (589 191)  LC_7 Logic Functioning bit


LogicTile_12_11

 (28 0)  (628 176)  (628 176)  routing T_12_11.lc_trk_g2_5 <X> T_12_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 176)  (629 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 176)  (630 176)  routing T_12_11.lc_trk_g2_5 <X> T_12_11.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 176)  (632 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 176)  (634 176)  routing T_12_11.lc_trk_g1_0 <X> T_12_11.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 176)  (635 176)  routing T_12_11.lc_trk_g0_4 <X> T_12_11.input_2_0
 (36 0)  (636 176)  (636 176)  LC_0 Logic Functioning bit
 (37 0)  (637 176)  (637 176)  LC_0 Logic Functioning bit
 (39 0)  (639 176)  (639 176)  LC_0 Logic Functioning bit
 (43 0)  (643 176)  (643 176)  LC_0 Logic Functioning bit
 (45 0)  (645 176)  (645 176)  LC_0 Logic Functioning bit
 (47 0)  (647 176)  (647 176)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (27 1)  (627 177)  (627 177)  routing T_12_11.lc_trk_g1_1 <X> T_12_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 177)  (629 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 177)  (632 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (636 177)  (636 177)  LC_0 Logic Functioning bit
 (37 1)  (637 177)  (637 177)  LC_0 Logic Functioning bit
 (38 1)  (638 177)  (638 177)  LC_0 Logic Functioning bit
 (39 1)  (639 177)  (639 177)  LC_0 Logic Functioning bit
 (0 2)  (600 178)  (600 178)  routing T_12_11.glb_netwk_6 <X> T_12_11.wire_logic_cluster/lc_7/clk
 (1 2)  (601 178)  (601 178)  routing T_12_11.glb_netwk_6 <X> T_12_11.wire_logic_cluster/lc_7/clk
 (2 2)  (602 178)  (602 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (612 178)  (612 178)  routing T_12_11.sp4_v_t_45 <X> T_12_11.sp4_h_l_39
 (13 2)  (613 178)  (613 178)  routing T_12_11.sp4_h_r_2 <X> T_12_11.sp4_v_t_39
 (14 2)  (614 178)  (614 178)  routing T_12_11.sp4_h_l_9 <X> T_12_11.lc_trk_g0_4
 (21 2)  (621 178)  (621 178)  routing T_12_11.wire_logic_cluster/lc_7/out <X> T_12_11.lc_trk_g0_7
 (22 2)  (622 178)  (622 178)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (26 2)  (626 178)  (626 178)  routing T_12_11.lc_trk_g2_5 <X> T_12_11.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 178)  (627 178)  routing T_12_11.lc_trk_g1_1 <X> T_12_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 178)  (629 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 178)  (632 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 178)  (633 178)  routing T_12_11.lc_trk_g3_1 <X> T_12_11.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 178)  (634 178)  routing T_12_11.lc_trk_g3_1 <X> T_12_11.wire_logic_cluster/lc_1/in_3
 (35 2)  (635 178)  (635 178)  routing T_12_11.lc_trk_g0_7 <X> T_12_11.input_2_1
 (36 2)  (636 178)  (636 178)  LC_1 Logic Functioning bit
 (37 2)  (637 178)  (637 178)  LC_1 Logic Functioning bit
 (39 2)  (639 178)  (639 178)  LC_1 Logic Functioning bit
 (43 2)  (643 178)  (643 178)  LC_1 Logic Functioning bit
 (45 2)  (645 178)  (645 178)  LC_1 Logic Functioning bit
 (52 2)  (652 178)  (652 178)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (11 3)  (611 179)  (611 179)  routing T_12_11.sp4_v_t_45 <X> T_12_11.sp4_h_l_39
 (12 3)  (612 179)  (612 179)  routing T_12_11.sp4_h_r_2 <X> T_12_11.sp4_v_t_39
 (13 3)  (613 179)  (613 179)  routing T_12_11.sp4_v_t_45 <X> T_12_11.sp4_h_l_39
 (14 3)  (614 179)  (614 179)  routing T_12_11.sp4_h_l_9 <X> T_12_11.lc_trk_g0_4
 (15 3)  (615 179)  (615 179)  routing T_12_11.sp4_h_l_9 <X> T_12_11.lc_trk_g0_4
 (16 3)  (616 179)  (616 179)  routing T_12_11.sp4_h_l_9 <X> T_12_11.lc_trk_g0_4
 (17 3)  (617 179)  (617 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (28 3)  (628 179)  (628 179)  routing T_12_11.lc_trk_g2_5 <X> T_12_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 179)  (629 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (632 179)  (632 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (635 179)  (635 179)  routing T_12_11.lc_trk_g0_7 <X> T_12_11.input_2_1
 (36 3)  (636 179)  (636 179)  LC_1 Logic Functioning bit
 (37 3)  (637 179)  (637 179)  LC_1 Logic Functioning bit
 (38 3)  (638 179)  (638 179)  LC_1 Logic Functioning bit
 (39 3)  (639 179)  (639 179)  LC_1 Logic Functioning bit
 (14 4)  (614 180)  (614 180)  routing T_12_11.wire_logic_cluster/lc_0/out <X> T_12_11.lc_trk_g1_0
 (15 4)  (615 180)  (615 180)  routing T_12_11.sp4_v_b_17 <X> T_12_11.lc_trk_g1_1
 (16 4)  (616 180)  (616 180)  routing T_12_11.sp4_v_b_17 <X> T_12_11.lc_trk_g1_1
 (17 4)  (617 180)  (617 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (25 4)  (625 180)  (625 180)  routing T_12_11.sp12_h_r_2 <X> T_12_11.lc_trk_g1_2
 (17 5)  (617 181)  (617 181)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (622 181)  (622 181)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (624 181)  (624 181)  routing T_12_11.sp12_h_r_2 <X> T_12_11.lc_trk_g1_2
 (25 5)  (625 181)  (625 181)  routing T_12_11.sp12_h_r_2 <X> T_12_11.lc_trk_g1_2
 (28 6)  (628 182)  (628 182)  routing T_12_11.lc_trk_g2_2 <X> T_12_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 182)  (629 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 182)  (632 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 182)  (633 182)  routing T_12_11.lc_trk_g2_0 <X> T_12_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 182)  (636 182)  LC_3 Logic Functioning bit
 (37 6)  (637 182)  (637 182)  LC_3 Logic Functioning bit
 (43 6)  (643 182)  (643 182)  LC_3 Logic Functioning bit
 (46 6)  (646 182)  (646 182)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (16 7)  (616 183)  (616 183)  routing T_12_11.sp12_h_r_12 <X> T_12_11.lc_trk_g1_4
 (17 7)  (617 183)  (617 183)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (27 7)  (627 183)  (627 183)  routing T_12_11.lc_trk_g3_0 <X> T_12_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 183)  (628 183)  routing T_12_11.lc_trk_g3_0 <X> T_12_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 183)  (629 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 183)  (630 183)  routing T_12_11.lc_trk_g2_2 <X> T_12_11.wire_logic_cluster/lc_3/in_1
 (32 7)  (632 183)  (632 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (633 183)  (633 183)  routing T_12_11.lc_trk_g2_3 <X> T_12_11.input_2_3
 (35 7)  (635 183)  (635 183)  routing T_12_11.lc_trk_g2_3 <X> T_12_11.input_2_3
 (36 7)  (636 183)  (636 183)  LC_3 Logic Functioning bit
 (43 7)  (643 183)  (643 183)  LC_3 Logic Functioning bit
 (53 7)  (653 183)  (653 183)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (15 8)  (615 184)  (615 184)  routing T_12_11.sp4_h_r_25 <X> T_12_11.lc_trk_g2_1
 (16 8)  (616 184)  (616 184)  routing T_12_11.sp4_h_r_25 <X> T_12_11.lc_trk_g2_1
 (17 8)  (617 184)  (617 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (22 8)  (622 184)  (622 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (623 184)  (623 184)  routing T_12_11.sp4_v_t_30 <X> T_12_11.lc_trk_g2_3
 (24 8)  (624 184)  (624 184)  routing T_12_11.sp4_v_t_30 <X> T_12_11.lc_trk_g2_3
 (25 8)  (625 184)  (625 184)  routing T_12_11.bnl_op_2 <X> T_12_11.lc_trk_g2_2
 (27 8)  (627 184)  (627 184)  routing T_12_11.lc_trk_g1_4 <X> T_12_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 184)  (629 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 184)  (630 184)  routing T_12_11.lc_trk_g1_4 <X> T_12_11.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 184)  (631 184)  routing T_12_11.lc_trk_g3_4 <X> T_12_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 184)  (632 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 184)  (633 184)  routing T_12_11.lc_trk_g3_4 <X> T_12_11.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 184)  (634 184)  routing T_12_11.lc_trk_g3_4 <X> T_12_11.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 184)  (635 184)  routing T_12_11.lc_trk_g3_5 <X> T_12_11.input_2_4
 (36 8)  (636 184)  (636 184)  LC_4 Logic Functioning bit
 (38 8)  (638 184)  (638 184)  LC_4 Logic Functioning bit
 (43 8)  (643 184)  (643 184)  LC_4 Logic Functioning bit
 (47 8)  (647 184)  (647 184)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (15 9)  (615 185)  (615 185)  routing T_12_11.sp4_v_t_29 <X> T_12_11.lc_trk_g2_0
 (16 9)  (616 185)  (616 185)  routing T_12_11.sp4_v_t_29 <X> T_12_11.lc_trk_g2_0
 (17 9)  (617 185)  (617 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (18 9)  (618 185)  (618 185)  routing T_12_11.sp4_h_r_25 <X> T_12_11.lc_trk_g2_1
 (22 9)  (622 185)  (622 185)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (625 185)  (625 185)  routing T_12_11.bnl_op_2 <X> T_12_11.lc_trk_g2_2
 (26 9)  (626 185)  (626 185)  routing T_12_11.lc_trk_g3_3 <X> T_12_11.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 185)  (627 185)  routing T_12_11.lc_trk_g3_3 <X> T_12_11.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 185)  (628 185)  routing T_12_11.lc_trk_g3_3 <X> T_12_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 185)  (629 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (632 185)  (632 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (633 185)  (633 185)  routing T_12_11.lc_trk_g3_5 <X> T_12_11.input_2_4
 (34 9)  (634 185)  (634 185)  routing T_12_11.lc_trk_g3_5 <X> T_12_11.input_2_4
 (37 9)  (637 185)  (637 185)  LC_4 Logic Functioning bit
 (39 9)  (639 185)  (639 185)  LC_4 Logic Functioning bit
 (41 9)  (641 185)  (641 185)  LC_4 Logic Functioning bit
 (42 9)  (642 185)  (642 185)  LC_4 Logic Functioning bit
 (43 9)  (643 185)  (643 185)  LC_4 Logic Functioning bit
 (17 10)  (617 186)  (617 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (19 10)  (619 186)  (619 186)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (21 10)  (621 186)  (621 186)  routing T_12_11.sp4_v_t_18 <X> T_12_11.lc_trk_g2_7
 (22 10)  (622 186)  (622 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (623 186)  (623 186)  routing T_12_11.sp4_v_t_18 <X> T_12_11.lc_trk_g2_7
 (25 10)  (625 186)  (625 186)  routing T_12_11.wire_logic_cluster/lc_6/out <X> T_12_11.lc_trk_g2_6
 (26 10)  (626 186)  (626 186)  routing T_12_11.lc_trk_g2_5 <X> T_12_11.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 186)  (627 186)  routing T_12_11.lc_trk_g1_1 <X> T_12_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 186)  (629 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 186)  (631 186)  routing T_12_11.lc_trk_g2_6 <X> T_12_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 186)  (632 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 186)  (633 186)  routing T_12_11.lc_trk_g2_6 <X> T_12_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 186)  (636 186)  LC_5 Logic Functioning bit
 (37 10)  (637 186)  (637 186)  LC_5 Logic Functioning bit
 (38 10)  (638 186)  (638 186)  LC_5 Logic Functioning bit
 (42 10)  (642 186)  (642 186)  LC_5 Logic Functioning bit
 (45 10)  (645 186)  (645 186)  LC_5 Logic Functioning bit
 (47 10)  (647 186)  (647 186)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (22 11)  (622 187)  (622 187)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (628 187)  (628 187)  routing T_12_11.lc_trk_g2_5 <X> T_12_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 187)  (629 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 187)  (631 187)  routing T_12_11.lc_trk_g2_6 <X> T_12_11.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 187)  (632 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (634 187)  (634 187)  routing T_12_11.lc_trk_g1_2 <X> T_12_11.input_2_5
 (35 11)  (635 187)  (635 187)  routing T_12_11.lc_trk_g1_2 <X> T_12_11.input_2_5
 (36 11)  (636 187)  (636 187)  LC_5 Logic Functioning bit
 (37 11)  (637 187)  (637 187)  LC_5 Logic Functioning bit
 (42 11)  (642 187)  (642 187)  LC_5 Logic Functioning bit
 (43 11)  (643 187)  (643 187)  LC_5 Logic Functioning bit
 (46 11)  (646 187)  (646 187)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (12 12)  (612 188)  (612 188)  routing T_12_11.sp4_v_b_5 <X> T_12_11.sp4_h_r_11
 (17 12)  (617 188)  (617 188)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 188)  (618 188)  routing T_12_11.wire_logic_cluster/lc_1/out <X> T_12_11.lc_trk_g3_1
 (22 12)  (622 188)  (622 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (28 12)  (628 188)  (628 188)  routing T_12_11.lc_trk_g2_1 <X> T_12_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 188)  (629 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 188)  (631 188)  routing T_12_11.lc_trk_g2_7 <X> T_12_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 188)  (632 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 188)  (633 188)  routing T_12_11.lc_trk_g2_7 <X> T_12_11.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 188)  (635 188)  routing T_12_11.lc_trk_g2_6 <X> T_12_11.input_2_6
 (36 12)  (636 188)  (636 188)  LC_6 Logic Functioning bit
 (38 12)  (638 188)  (638 188)  LC_6 Logic Functioning bit
 (42 12)  (642 188)  (642 188)  LC_6 Logic Functioning bit
 (43 12)  (643 188)  (643 188)  LC_6 Logic Functioning bit
 (45 12)  (645 188)  (645 188)  LC_6 Logic Functioning bit
 (11 13)  (611 189)  (611 189)  routing T_12_11.sp4_v_b_5 <X> T_12_11.sp4_h_r_11
 (13 13)  (613 189)  (613 189)  routing T_12_11.sp4_v_b_5 <X> T_12_11.sp4_h_r_11
 (14 13)  (614 189)  (614 189)  routing T_12_11.sp4_h_r_24 <X> T_12_11.lc_trk_g3_0
 (15 13)  (615 189)  (615 189)  routing T_12_11.sp4_h_r_24 <X> T_12_11.lc_trk_g3_0
 (16 13)  (616 189)  (616 189)  routing T_12_11.sp4_h_r_24 <X> T_12_11.lc_trk_g3_0
 (17 13)  (617 189)  (617 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (21 13)  (621 189)  (621 189)  routing T_12_11.sp4_r_v_b_43 <X> T_12_11.lc_trk_g3_3
 (27 13)  (627 189)  (627 189)  routing T_12_11.lc_trk_g1_1 <X> T_12_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 189)  (629 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 189)  (631 189)  routing T_12_11.lc_trk_g2_7 <X> T_12_11.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 189)  (632 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (633 189)  (633 189)  routing T_12_11.lc_trk_g2_6 <X> T_12_11.input_2_6
 (35 13)  (635 189)  (635 189)  routing T_12_11.lc_trk_g2_6 <X> T_12_11.input_2_6
 (42 13)  (642 189)  (642 189)  LC_6 Logic Functioning bit
 (43 13)  (643 189)  (643 189)  LC_6 Logic Functioning bit
 (14 14)  (614 190)  (614 190)  routing T_12_11.sp4_v_b_36 <X> T_12_11.lc_trk_g3_4
 (16 14)  (616 190)  (616 190)  routing T_12_11.sp4_v_b_37 <X> T_12_11.lc_trk_g3_5
 (17 14)  (617 190)  (617 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (618 190)  (618 190)  routing T_12_11.sp4_v_b_37 <X> T_12_11.lc_trk_g3_5
 (26 14)  (626 190)  (626 190)  routing T_12_11.lc_trk_g2_7 <X> T_12_11.wire_logic_cluster/lc_7/in_0
 (28 14)  (628 190)  (628 190)  routing T_12_11.lc_trk_g2_6 <X> T_12_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 190)  (629 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 190)  (630 190)  routing T_12_11.lc_trk_g2_6 <X> T_12_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 190)  (632 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 190)  (634 190)  routing T_12_11.lc_trk_g1_1 <X> T_12_11.wire_logic_cluster/lc_7/in_3
 (35 14)  (635 190)  (635 190)  routing T_12_11.lc_trk_g0_7 <X> T_12_11.input_2_7
 (36 14)  (636 190)  (636 190)  LC_7 Logic Functioning bit
 (37 14)  (637 190)  (637 190)  LC_7 Logic Functioning bit
 (38 14)  (638 190)  (638 190)  LC_7 Logic Functioning bit
 (42 14)  (642 190)  (642 190)  LC_7 Logic Functioning bit
 (45 14)  (645 190)  (645 190)  LC_7 Logic Functioning bit
 (14 15)  (614 191)  (614 191)  routing T_12_11.sp4_v_b_36 <X> T_12_11.lc_trk_g3_4
 (16 15)  (616 191)  (616 191)  routing T_12_11.sp4_v_b_36 <X> T_12_11.lc_trk_g3_4
 (17 15)  (617 191)  (617 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (618 191)  (618 191)  routing T_12_11.sp4_v_b_37 <X> T_12_11.lc_trk_g3_5
 (26 15)  (626 191)  (626 191)  routing T_12_11.lc_trk_g2_7 <X> T_12_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 191)  (628 191)  routing T_12_11.lc_trk_g2_7 <X> T_12_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 191)  (629 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 191)  (630 191)  routing T_12_11.lc_trk_g2_6 <X> T_12_11.wire_logic_cluster/lc_7/in_1
 (32 15)  (632 191)  (632 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (635 191)  (635 191)  routing T_12_11.lc_trk_g0_7 <X> T_12_11.input_2_7
 (36 15)  (636 191)  (636 191)  LC_7 Logic Functioning bit
 (43 15)  (643 191)  (643 191)  LC_7 Logic Functioning bit


LogicTile_13_11

 (11 0)  (665 176)  (665 176)  routing T_13_11.sp4_v_t_43 <X> T_13_11.sp4_v_b_2
 (13 0)  (667 176)  (667 176)  routing T_13_11.sp4_v_t_43 <X> T_13_11.sp4_v_b_2
 (21 0)  (675 176)  (675 176)  routing T_13_11.lft_op_3 <X> T_13_11.lc_trk_g0_3
 (22 0)  (676 176)  (676 176)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (678 176)  (678 176)  routing T_13_11.lft_op_3 <X> T_13_11.lc_trk_g0_3
 (27 0)  (681 176)  (681 176)  routing T_13_11.lc_trk_g1_2 <X> T_13_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 176)  (683 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 176)  (686 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 176)  (688 176)  routing T_13_11.lc_trk_g1_0 <X> T_13_11.wire_logic_cluster/lc_0/in_3
 (37 0)  (691 176)  (691 176)  LC_0 Logic Functioning bit
 (39 0)  (693 176)  (693 176)  LC_0 Logic Functioning bit
 (45 0)  (699 176)  (699 176)  LC_0 Logic Functioning bit
 (14 1)  (668 177)  (668 177)  routing T_13_11.sp4_h_r_0 <X> T_13_11.lc_trk_g0_0
 (15 1)  (669 177)  (669 177)  routing T_13_11.sp4_h_r_0 <X> T_13_11.lc_trk_g0_0
 (16 1)  (670 177)  (670 177)  routing T_13_11.sp4_h_r_0 <X> T_13_11.lc_trk_g0_0
 (17 1)  (671 177)  (671 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (27 1)  (681 177)  (681 177)  routing T_13_11.lc_trk_g1_1 <X> T_13_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 177)  (683 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 177)  (684 177)  routing T_13_11.lc_trk_g1_2 <X> T_13_11.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 177)  (686 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (688 177)  (688 177)  routing T_13_11.lc_trk_g1_3 <X> T_13_11.input_2_0
 (35 1)  (689 177)  (689 177)  routing T_13_11.lc_trk_g1_3 <X> T_13_11.input_2_0
 (36 1)  (690 177)  (690 177)  LC_0 Logic Functioning bit
 (37 1)  (691 177)  (691 177)  LC_0 Logic Functioning bit
 (39 1)  (693 177)  (693 177)  LC_0 Logic Functioning bit
 (43 1)  (697 177)  (697 177)  LC_0 Logic Functioning bit
 (2 2)  (656 178)  (656 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (4 2)  (658 178)  (658 178)  routing T_13_11.sp4_h_r_0 <X> T_13_11.sp4_v_t_37
 (14 2)  (668 178)  (668 178)  routing T_13_11.wire_logic_cluster/lc_4/out <X> T_13_11.lc_trk_g0_4
 (22 2)  (676 178)  (676 178)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (677 178)  (677 178)  routing T_13_11.sp4_v_b_23 <X> T_13_11.lc_trk_g0_7
 (24 2)  (678 178)  (678 178)  routing T_13_11.sp4_v_b_23 <X> T_13_11.lc_trk_g0_7
 (25 2)  (679 178)  (679 178)  routing T_13_11.bnr_op_6 <X> T_13_11.lc_trk_g0_6
 (27 2)  (681 178)  (681 178)  routing T_13_11.lc_trk_g3_1 <X> T_13_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 178)  (682 178)  routing T_13_11.lc_trk_g3_1 <X> T_13_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 178)  (683 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 178)  (686 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 178)  (688 178)  routing T_13_11.lc_trk_g1_1 <X> T_13_11.wire_logic_cluster/lc_1/in_3
 (38 2)  (692 178)  (692 178)  LC_1 Logic Functioning bit
 (41 2)  (695 178)  (695 178)  LC_1 Logic Functioning bit
 (43 2)  (697 178)  (697 178)  LC_1 Logic Functioning bit
 (45 2)  (699 178)  (699 178)  LC_1 Logic Functioning bit
 (2 3)  (656 179)  (656 179)  routing T_13_11.lc_trk_g0_0 <X> T_13_11.wire_logic_cluster/lc_7/clk
 (5 3)  (659 179)  (659 179)  routing T_13_11.sp4_h_r_0 <X> T_13_11.sp4_v_t_37
 (8 3)  (662 179)  (662 179)  routing T_13_11.sp4_h_r_1 <X> T_13_11.sp4_v_t_36
 (9 3)  (663 179)  (663 179)  routing T_13_11.sp4_h_r_1 <X> T_13_11.sp4_v_t_36
 (17 3)  (671 179)  (671 179)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (676 179)  (676 179)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (679 179)  (679 179)  routing T_13_11.bnr_op_6 <X> T_13_11.lc_trk_g0_6
 (26 3)  (680 179)  (680 179)  routing T_13_11.lc_trk_g3_2 <X> T_13_11.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 179)  (681 179)  routing T_13_11.lc_trk_g3_2 <X> T_13_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 179)  (682 179)  routing T_13_11.lc_trk_g3_2 <X> T_13_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 179)  (683 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (686 179)  (686 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (688 179)  (688 179)  routing T_13_11.lc_trk_g1_2 <X> T_13_11.input_2_1
 (35 3)  (689 179)  (689 179)  routing T_13_11.lc_trk_g1_2 <X> T_13_11.input_2_1
 (38 3)  (692 179)  (692 179)  LC_1 Logic Functioning bit
 (41 3)  (695 179)  (695 179)  LC_1 Logic Functioning bit
 (42 3)  (696 179)  (696 179)  LC_1 Logic Functioning bit
 (51 3)  (705 179)  (705 179)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (668 180)  (668 180)  routing T_13_11.wire_logic_cluster/lc_0/out <X> T_13_11.lc_trk_g1_0
 (17 4)  (671 180)  (671 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (675 180)  (675 180)  routing T_13_11.wire_logic_cluster/lc_3/out <X> T_13_11.lc_trk_g1_3
 (22 4)  (676 180)  (676 180)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (681 180)  (681 180)  routing T_13_11.lc_trk_g3_2 <X> T_13_11.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 180)  (682 180)  routing T_13_11.lc_trk_g3_2 <X> T_13_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 180)  (683 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 180)  (686 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 180)  (688 180)  routing T_13_11.lc_trk_g1_2 <X> T_13_11.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 180)  (689 180)  routing T_13_11.lc_trk_g3_5 <X> T_13_11.input_2_2
 (37 4)  (691 180)  (691 180)  LC_2 Logic Functioning bit
 (41 4)  (695 180)  (695 180)  LC_2 Logic Functioning bit
 (43 4)  (697 180)  (697 180)  LC_2 Logic Functioning bit
 (45 4)  (699 180)  (699 180)  LC_2 Logic Functioning bit
 (17 5)  (671 181)  (671 181)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (672 181)  (672 181)  routing T_13_11.sp4_r_v_b_25 <X> T_13_11.lc_trk_g1_1
 (22 5)  (676 181)  (676 181)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (678 181)  (678 181)  routing T_13_11.top_op_2 <X> T_13_11.lc_trk_g1_2
 (25 5)  (679 181)  (679 181)  routing T_13_11.top_op_2 <X> T_13_11.lc_trk_g1_2
 (27 5)  (681 181)  (681 181)  routing T_13_11.lc_trk_g1_1 <X> T_13_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 181)  (683 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 181)  (684 181)  routing T_13_11.lc_trk_g3_2 <X> T_13_11.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 181)  (685 181)  routing T_13_11.lc_trk_g1_2 <X> T_13_11.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 181)  (686 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (687 181)  (687 181)  routing T_13_11.lc_trk_g3_5 <X> T_13_11.input_2_2
 (34 5)  (688 181)  (688 181)  routing T_13_11.lc_trk_g3_5 <X> T_13_11.input_2_2
 (36 5)  (690 181)  (690 181)  LC_2 Logic Functioning bit
 (41 5)  (695 181)  (695 181)  LC_2 Logic Functioning bit
 (43 5)  (697 181)  (697 181)  LC_2 Logic Functioning bit
 (3 6)  (657 182)  (657 182)  routing T_13_11.sp12_h_r_0 <X> T_13_11.sp12_v_t_23
 (8 6)  (662 182)  (662 182)  routing T_13_11.sp4_h_r_4 <X> T_13_11.sp4_h_l_41
 (27 6)  (681 182)  (681 182)  routing T_13_11.lc_trk_g1_3 <X> T_13_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 182)  (683 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 182)  (686 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 182)  (688 182)  routing T_13_11.lc_trk_g1_1 <X> T_13_11.wire_logic_cluster/lc_3/in_3
 (35 6)  (689 182)  (689 182)  routing T_13_11.lc_trk_g0_7 <X> T_13_11.input_2_3
 (43 6)  (697 182)  (697 182)  LC_3 Logic Functioning bit
 (45 6)  (699 182)  (699 182)  LC_3 Logic Functioning bit
 (3 7)  (657 183)  (657 183)  routing T_13_11.sp12_h_r_0 <X> T_13_11.sp12_v_t_23
 (26 7)  (680 183)  (680 183)  routing T_13_11.lc_trk_g1_2 <X> T_13_11.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 183)  (681 183)  routing T_13_11.lc_trk_g1_2 <X> T_13_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 183)  (683 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 183)  (684 183)  routing T_13_11.lc_trk_g1_3 <X> T_13_11.wire_logic_cluster/lc_3/in_1
 (32 7)  (686 183)  (686 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (689 183)  (689 183)  routing T_13_11.lc_trk_g0_7 <X> T_13_11.input_2_3
 (36 7)  (690 183)  (690 183)  LC_3 Logic Functioning bit
 (38 7)  (692 183)  (692 183)  LC_3 Logic Functioning bit
 (41 7)  (695 183)  (695 183)  LC_3 Logic Functioning bit
 (42 7)  (696 183)  (696 183)  LC_3 Logic Functioning bit
 (43 7)  (697 183)  (697 183)  LC_3 Logic Functioning bit
 (22 8)  (676 184)  (676 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (28 8)  (682 184)  (682 184)  routing T_13_11.lc_trk_g2_3 <X> T_13_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 184)  (683 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 184)  (686 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 184)  (688 184)  routing T_13_11.lc_trk_g1_2 <X> T_13_11.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 184)  (689 184)  routing T_13_11.lc_trk_g0_4 <X> T_13_11.input_2_4
 (42 8)  (696 184)  (696 184)  LC_4 Logic Functioning bit
 (43 8)  (697 184)  (697 184)  LC_4 Logic Functioning bit
 (45 8)  (699 184)  (699 184)  LC_4 Logic Functioning bit
 (6 9)  (660 185)  (660 185)  routing T_13_11.sp4_h_l_43 <X> T_13_11.sp4_h_r_6
 (13 9)  (667 185)  (667 185)  routing T_13_11.sp4_v_t_38 <X> T_13_11.sp4_h_r_8
 (21 9)  (675 185)  (675 185)  routing T_13_11.sp4_r_v_b_35 <X> T_13_11.lc_trk_g2_3
 (27 9)  (681 185)  (681 185)  routing T_13_11.lc_trk_g1_1 <X> T_13_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 185)  (683 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 185)  (684 185)  routing T_13_11.lc_trk_g2_3 <X> T_13_11.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 185)  (685 185)  routing T_13_11.lc_trk_g1_2 <X> T_13_11.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 185)  (686 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (690 185)  (690 185)  LC_4 Logic Functioning bit
 (38 9)  (692 185)  (692 185)  LC_4 Logic Functioning bit
 (42 9)  (696 185)  (696 185)  LC_4 Logic Functioning bit
 (43 9)  (697 185)  (697 185)  LC_4 Logic Functioning bit
 (17 10)  (671 186)  (671 186)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (672 186)  (672 186)  routing T_13_11.wire_logic_cluster/lc_5/out <X> T_13_11.lc_trk_g2_5
 (22 10)  (676 186)  (676 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (680 186)  (680 186)  routing T_13_11.lc_trk_g2_5 <X> T_13_11.wire_logic_cluster/lc_5/in_0
 (29 10)  (683 186)  (683 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 186)  (684 186)  routing T_13_11.lc_trk_g0_6 <X> T_13_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 186)  (686 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 186)  (688 186)  routing T_13_11.lc_trk_g1_1 <X> T_13_11.wire_logic_cluster/lc_5/in_3
 (38 10)  (692 186)  (692 186)  LC_5 Logic Functioning bit
 (41 10)  (695 186)  (695 186)  LC_5 Logic Functioning bit
 (43 10)  (697 186)  (697 186)  LC_5 Logic Functioning bit
 (45 10)  (699 186)  (699 186)  LC_5 Logic Functioning bit
 (10 11)  (664 187)  (664 187)  routing T_13_11.sp4_h_l_39 <X> T_13_11.sp4_v_t_42
 (11 11)  (665 187)  (665 187)  routing T_13_11.sp4_h_r_0 <X> T_13_11.sp4_h_l_45
 (13 11)  (667 187)  (667 187)  routing T_13_11.sp4_h_r_0 <X> T_13_11.sp4_h_l_45
 (21 11)  (675 187)  (675 187)  routing T_13_11.sp4_r_v_b_39 <X> T_13_11.lc_trk_g2_7
 (22 11)  (676 187)  (676 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (679 187)  (679 187)  routing T_13_11.sp4_r_v_b_38 <X> T_13_11.lc_trk_g2_6
 (28 11)  (682 187)  (682 187)  routing T_13_11.lc_trk_g2_5 <X> T_13_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 187)  (683 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 187)  (684 187)  routing T_13_11.lc_trk_g0_6 <X> T_13_11.wire_logic_cluster/lc_5/in_1
 (32 11)  (686 187)  (686 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (688 187)  (688 187)  routing T_13_11.lc_trk_g1_2 <X> T_13_11.input_2_5
 (35 11)  (689 187)  (689 187)  routing T_13_11.lc_trk_g1_2 <X> T_13_11.input_2_5
 (39 11)  (693 187)  (693 187)  LC_5 Logic Functioning bit
 (40 11)  (694 187)  (694 187)  LC_5 Logic Functioning bit
 (43 11)  (697 187)  (697 187)  LC_5 Logic Functioning bit
 (17 12)  (671 188)  (671 188)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 188)  (672 188)  routing T_13_11.wire_logic_cluster/lc_1/out <X> T_13_11.lc_trk_g3_1
 (25 12)  (679 188)  (679 188)  routing T_13_11.wire_logic_cluster/lc_2/out <X> T_13_11.lc_trk_g3_2
 (13 13)  (667 189)  (667 189)  routing T_13_11.sp4_v_t_43 <X> T_13_11.sp4_h_r_11
 (22 13)  (676 189)  (676 189)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (17 14)  (671 190)  (671 190)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (672 190)  (672 190)  routing T_13_11.wire_logic_cluster/lc_5/out <X> T_13_11.lc_trk_g3_5
 (21 14)  (675 190)  (675 190)  routing T_13_11.wire_logic_cluster/lc_7/out <X> T_13_11.lc_trk_g3_7
 (22 14)  (676 190)  (676 190)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (680 190)  (680 190)  routing T_13_11.lc_trk_g2_7 <X> T_13_11.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 190)  (681 190)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 190)  (682 190)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 190)  (683 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 190)  (684 190)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 190)  (685 190)  routing T_13_11.lc_trk_g2_6 <X> T_13_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 190)  (686 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 190)  (687 190)  routing T_13_11.lc_trk_g2_6 <X> T_13_11.wire_logic_cluster/lc_7/in_3
 (37 14)  (691 190)  (691 190)  LC_7 Logic Functioning bit
 (38 14)  (692 190)  (692 190)  LC_7 Logic Functioning bit
 (41 14)  (695 190)  (695 190)  LC_7 Logic Functioning bit
 (45 14)  (699 190)  (699 190)  LC_7 Logic Functioning bit
 (51 14)  (705 190)  (705 190)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (26 15)  (680 191)  (680 191)  routing T_13_11.lc_trk_g2_7 <X> T_13_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 191)  (682 191)  routing T_13_11.lc_trk_g2_7 <X> T_13_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 191)  (683 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 191)  (684 191)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 191)  (685 191)  routing T_13_11.lc_trk_g2_6 <X> T_13_11.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 191)  (686 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (689 191)  (689 191)  routing T_13_11.lc_trk_g0_3 <X> T_13_11.input_2_7
 (36 15)  (690 191)  (690 191)  LC_7 Logic Functioning bit
 (38 15)  (692 191)  (692 191)  LC_7 Logic Functioning bit
 (41 15)  (695 191)  (695 191)  LC_7 Logic Functioning bit


LogicTile_14_11

 (15 0)  (723 176)  (723 176)  routing T_14_11.lft_op_1 <X> T_14_11.lc_trk_g0_1
 (17 0)  (725 176)  (725 176)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (726 176)  (726 176)  routing T_14_11.lft_op_1 <X> T_14_11.lc_trk_g0_1
 (25 0)  (733 176)  (733 176)  routing T_14_11.lft_op_2 <X> T_14_11.lc_trk_g0_2
 (27 0)  (735 176)  (735 176)  routing T_14_11.lc_trk_g3_0 <X> T_14_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 176)  (736 176)  routing T_14_11.lc_trk_g3_0 <X> T_14_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 176)  (737 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (36 0)  (744 176)  (744 176)  LC_0 Logic Functioning bit
 (39 0)  (747 176)  (747 176)  LC_0 Logic Functioning bit
 (41 0)  (749 176)  (749 176)  LC_0 Logic Functioning bit
 (42 0)  (750 176)  (750 176)  LC_0 Logic Functioning bit
 (44 0)  (752 176)  (752 176)  LC_0 Logic Functioning bit
 (45 0)  (753 176)  (753 176)  LC_0 Logic Functioning bit
 (8 1)  (716 177)  (716 177)  routing T_14_11.sp4_h_r_1 <X> T_14_11.sp4_v_b_1
 (15 1)  (723 177)  (723 177)  routing T_14_11.bot_op_0 <X> T_14_11.lc_trk_g0_0
 (17 1)  (725 177)  (725 177)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (730 177)  (730 177)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (732 177)  (732 177)  routing T_14_11.lft_op_2 <X> T_14_11.lc_trk_g0_2
 (32 1)  (740 177)  (740 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (742 177)  (742 177)  routing T_14_11.lc_trk_g1_3 <X> T_14_11.input_2_0
 (35 1)  (743 177)  (743 177)  routing T_14_11.lc_trk_g1_3 <X> T_14_11.input_2_0
 (36 1)  (744 177)  (744 177)  LC_0 Logic Functioning bit
 (39 1)  (747 177)  (747 177)  LC_0 Logic Functioning bit
 (41 1)  (749 177)  (749 177)  LC_0 Logic Functioning bit
 (42 1)  (750 177)  (750 177)  LC_0 Logic Functioning bit
 (2 2)  (710 178)  (710 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (15 2)  (723 178)  (723 178)  routing T_14_11.lft_op_5 <X> T_14_11.lc_trk_g0_5
 (17 2)  (725 178)  (725 178)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (726 178)  (726 178)  routing T_14_11.lft_op_5 <X> T_14_11.lc_trk_g0_5
 (22 2)  (730 178)  (730 178)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (732 178)  (732 178)  routing T_14_11.bot_op_7 <X> T_14_11.lc_trk_g0_7
 (27 2)  (735 178)  (735 178)  routing T_14_11.lc_trk_g3_1 <X> T_14_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 178)  (736 178)  routing T_14_11.lc_trk_g3_1 <X> T_14_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 178)  (737 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 178)  (740 178)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (744 178)  (744 178)  LC_1 Logic Functioning bit
 (39 2)  (747 178)  (747 178)  LC_1 Logic Functioning bit
 (41 2)  (749 178)  (749 178)  LC_1 Logic Functioning bit
 (42 2)  (750 178)  (750 178)  LC_1 Logic Functioning bit
 (44 2)  (752 178)  (752 178)  LC_1 Logic Functioning bit
 (45 2)  (753 178)  (753 178)  LC_1 Logic Functioning bit
 (0 3)  (708 179)  (708 179)  routing T_14_11.lc_trk_g1_1 <X> T_14_11.wire_logic_cluster/lc_7/clk
 (2 3)  (710 179)  (710 179)  routing T_14_11.lc_trk_g1_1 <X> T_14_11.wire_logic_cluster/lc_7/clk
 (22 3)  (730 179)  (730 179)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (732 179)  (732 179)  routing T_14_11.bot_op_6 <X> T_14_11.lc_trk_g0_6
 (32 3)  (740 179)  (740 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (742 179)  (742 179)  routing T_14_11.lc_trk_g1_0 <X> T_14_11.input_2_1
 (36 3)  (744 179)  (744 179)  LC_1 Logic Functioning bit
 (39 3)  (747 179)  (747 179)  LC_1 Logic Functioning bit
 (41 3)  (749 179)  (749 179)  LC_1 Logic Functioning bit
 (42 3)  (750 179)  (750 179)  LC_1 Logic Functioning bit
 (0 4)  (708 180)  (708 180)  routing T_14_11.lc_trk_g2_2 <X> T_14_11.wire_logic_cluster/lc_7/cen
 (1 4)  (709 180)  (709 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (12 4)  (720 180)  (720 180)  routing T_14_11.sp4_v_t_40 <X> T_14_11.sp4_h_r_5
 (14 4)  (722 180)  (722 180)  routing T_14_11.lft_op_0 <X> T_14_11.lc_trk_g1_0
 (15 4)  (723 180)  (723 180)  routing T_14_11.sp4_h_l_4 <X> T_14_11.lc_trk_g1_1
 (16 4)  (724 180)  (724 180)  routing T_14_11.sp4_h_l_4 <X> T_14_11.lc_trk_g1_1
 (17 4)  (725 180)  (725 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (726 180)  (726 180)  routing T_14_11.sp4_h_l_4 <X> T_14_11.lc_trk_g1_1
 (21 4)  (729 180)  (729 180)  routing T_14_11.lft_op_3 <X> T_14_11.lc_trk_g1_3
 (22 4)  (730 180)  (730 180)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (732 180)  (732 180)  routing T_14_11.lft_op_3 <X> T_14_11.lc_trk_g1_3
 (25 4)  (733 180)  (733 180)  routing T_14_11.wire_logic_cluster/lc_2/out <X> T_14_11.lc_trk_g1_2
 (27 4)  (735 180)  (735 180)  routing T_14_11.lc_trk_g1_2 <X> T_14_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 180)  (737 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 180)  (740 180)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (744 180)  (744 180)  LC_2 Logic Functioning bit
 (39 4)  (747 180)  (747 180)  LC_2 Logic Functioning bit
 (41 4)  (749 180)  (749 180)  LC_2 Logic Functioning bit
 (42 4)  (750 180)  (750 180)  LC_2 Logic Functioning bit
 (44 4)  (752 180)  (752 180)  LC_2 Logic Functioning bit
 (45 4)  (753 180)  (753 180)  LC_2 Logic Functioning bit
 (1 5)  (709 181)  (709 181)  routing T_14_11.lc_trk_g2_2 <X> T_14_11.wire_logic_cluster/lc_7/cen
 (15 5)  (723 181)  (723 181)  routing T_14_11.lft_op_0 <X> T_14_11.lc_trk_g1_0
 (17 5)  (725 181)  (725 181)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (18 5)  (726 181)  (726 181)  routing T_14_11.sp4_h_l_4 <X> T_14_11.lc_trk_g1_1
 (22 5)  (730 181)  (730 181)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (738 181)  (738 181)  routing T_14_11.lc_trk_g1_2 <X> T_14_11.wire_logic_cluster/lc_2/in_1
 (32 5)  (740 181)  (740 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (744 181)  (744 181)  LC_2 Logic Functioning bit
 (39 5)  (747 181)  (747 181)  LC_2 Logic Functioning bit
 (41 5)  (749 181)  (749 181)  LC_2 Logic Functioning bit
 (42 5)  (750 181)  (750 181)  LC_2 Logic Functioning bit
 (3 6)  (711 182)  (711 182)  routing T_14_11.sp12_h_r_0 <X> T_14_11.sp12_v_t_23
 (17 6)  (725 182)  (725 182)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 182)  (726 182)  routing T_14_11.wire_logic_cluster/lc_5/out <X> T_14_11.lc_trk_g1_5
 (25 6)  (733 182)  (733 182)  routing T_14_11.wire_logic_cluster/lc_6/out <X> T_14_11.lc_trk_g1_6
 (27 6)  (735 182)  (735 182)  routing T_14_11.lc_trk_g3_3 <X> T_14_11.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 182)  (736 182)  routing T_14_11.lc_trk_g3_3 <X> T_14_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 182)  (737 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 182)  (740 182)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (743 182)  (743 182)  routing T_14_11.lc_trk_g0_7 <X> T_14_11.input_2_3
 (36 6)  (744 182)  (744 182)  LC_3 Logic Functioning bit
 (39 6)  (747 182)  (747 182)  LC_3 Logic Functioning bit
 (41 6)  (749 182)  (749 182)  LC_3 Logic Functioning bit
 (42 6)  (750 182)  (750 182)  LC_3 Logic Functioning bit
 (44 6)  (752 182)  (752 182)  LC_3 Logic Functioning bit
 (45 6)  (753 182)  (753 182)  LC_3 Logic Functioning bit
 (3 7)  (711 183)  (711 183)  routing T_14_11.sp12_h_r_0 <X> T_14_11.sp12_v_t_23
 (6 7)  (714 183)  (714 183)  routing T_14_11.sp4_h_r_3 <X> T_14_11.sp4_h_l_38
 (8 7)  (716 183)  (716 183)  routing T_14_11.sp4_h_r_10 <X> T_14_11.sp4_v_t_41
 (9 7)  (717 183)  (717 183)  routing T_14_11.sp4_h_r_10 <X> T_14_11.sp4_v_t_41
 (10 7)  (718 183)  (718 183)  routing T_14_11.sp4_h_r_10 <X> T_14_11.sp4_v_t_41
 (22 7)  (730 183)  (730 183)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (738 183)  (738 183)  routing T_14_11.lc_trk_g3_3 <X> T_14_11.wire_logic_cluster/lc_3/in_1
 (32 7)  (740 183)  (740 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (743 183)  (743 183)  routing T_14_11.lc_trk_g0_7 <X> T_14_11.input_2_3
 (36 7)  (744 183)  (744 183)  LC_3 Logic Functioning bit
 (39 7)  (747 183)  (747 183)  LC_3 Logic Functioning bit
 (41 7)  (749 183)  (749 183)  LC_3 Logic Functioning bit
 (42 7)  (750 183)  (750 183)  LC_3 Logic Functioning bit
 (25 8)  (733 184)  (733 184)  routing T_14_11.sp4_v_b_26 <X> T_14_11.lc_trk_g2_2
 (27 8)  (735 184)  (735 184)  routing T_14_11.lc_trk_g3_4 <X> T_14_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 184)  (736 184)  routing T_14_11.lc_trk_g3_4 <X> T_14_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 184)  (737 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 184)  (738 184)  routing T_14_11.lc_trk_g3_4 <X> T_14_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 184)  (740 184)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (743 184)  (743 184)  routing T_14_11.lc_trk_g0_6 <X> T_14_11.input_2_4
 (36 8)  (744 184)  (744 184)  LC_4 Logic Functioning bit
 (39 8)  (747 184)  (747 184)  LC_4 Logic Functioning bit
 (41 8)  (749 184)  (749 184)  LC_4 Logic Functioning bit
 (42 8)  (750 184)  (750 184)  LC_4 Logic Functioning bit
 (44 8)  (752 184)  (752 184)  LC_4 Logic Functioning bit
 (45 8)  (753 184)  (753 184)  LC_4 Logic Functioning bit
 (22 9)  (730 185)  (730 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (731 185)  (731 185)  routing T_14_11.sp4_v_b_26 <X> T_14_11.lc_trk_g2_2
 (32 9)  (740 185)  (740 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (743 185)  (743 185)  routing T_14_11.lc_trk_g0_6 <X> T_14_11.input_2_4
 (36 9)  (744 185)  (744 185)  LC_4 Logic Functioning bit
 (39 9)  (747 185)  (747 185)  LC_4 Logic Functioning bit
 (41 9)  (749 185)  (749 185)  LC_4 Logic Functioning bit
 (42 9)  (750 185)  (750 185)  LC_4 Logic Functioning bit
 (11 10)  (719 186)  (719 186)  routing T_14_11.sp4_h_l_38 <X> T_14_11.sp4_v_t_45
 (14 10)  (722 186)  (722 186)  routing T_14_11.sp4_v_t_17 <X> T_14_11.lc_trk_g2_4
 (27 10)  (735 186)  (735 186)  routing T_14_11.lc_trk_g1_5 <X> T_14_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 186)  (737 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 186)  (738 186)  routing T_14_11.lc_trk_g1_5 <X> T_14_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 186)  (740 186)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (743 186)  (743 186)  routing T_14_11.lc_trk_g0_5 <X> T_14_11.input_2_5
 (36 10)  (744 186)  (744 186)  LC_5 Logic Functioning bit
 (39 10)  (747 186)  (747 186)  LC_5 Logic Functioning bit
 (41 10)  (749 186)  (749 186)  LC_5 Logic Functioning bit
 (42 10)  (750 186)  (750 186)  LC_5 Logic Functioning bit
 (44 10)  (752 186)  (752 186)  LC_5 Logic Functioning bit
 (45 10)  (753 186)  (753 186)  LC_5 Logic Functioning bit
 (16 11)  (724 187)  (724 187)  routing T_14_11.sp4_v_t_17 <X> T_14_11.lc_trk_g2_4
 (17 11)  (725 187)  (725 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (32 11)  (740 187)  (740 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (744 187)  (744 187)  LC_5 Logic Functioning bit
 (39 11)  (747 187)  (747 187)  LC_5 Logic Functioning bit
 (41 11)  (749 187)  (749 187)  LC_5 Logic Functioning bit
 (42 11)  (750 187)  (750 187)  LC_5 Logic Functioning bit
 (14 12)  (722 188)  (722 188)  routing T_14_11.wire_logic_cluster/lc_0/out <X> T_14_11.lc_trk_g3_0
 (17 12)  (725 188)  (725 188)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 188)  (726 188)  routing T_14_11.wire_logic_cluster/lc_1/out <X> T_14_11.lc_trk_g3_1
 (21 12)  (729 188)  (729 188)  routing T_14_11.wire_logic_cluster/lc_3/out <X> T_14_11.lc_trk_g3_3
 (22 12)  (730 188)  (730 188)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (27 12)  (735 188)  (735 188)  routing T_14_11.lc_trk_g1_6 <X> T_14_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 188)  (737 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 188)  (738 188)  routing T_14_11.lc_trk_g1_6 <X> T_14_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 188)  (740 188)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (744 188)  (744 188)  LC_6 Logic Functioning bit
 (39 12)  (747 188)  (747 188)  LC_6 Logic Functioning bit
 (41 12)  (749 188)  (749 188)  LC_6 Logic Functioning bit
 (42 12)  (750 188)  (750 188)  LC_6 Logic Functioning bit
 (44 12)  (752 188)  (752 188)  LC_6 Logic Functioning bit
 (45 12)  (753 188)  (753 188)  LC_6 Logic Functioning bit
 (9 13)  (717 189)  (717 189)  routing T_14_11.sp4_v_t_47 <X> T_14_11.sp4_v_b_10
 (17 13)  (725 189)  (725 189)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (19 13)  (727 189)  (727 189)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (30 13)  (738 189)  (738 189)  routing T_14_11.lc_trk_g1_6 <X> T_14_11.wire_logic_cluster/lc_6/in_1
 (32 13)  (740 189)  (740 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (743 189)  (743 189)  routing T_14_11.lc_trk_g0_2 <X> T_14_11.input_2_6
 (36 13)  (744 189)  (744 189)  LC_6 Logic Functioning bit
 (39 13)  (747 189)  (747 189)  LC_6 Logic Functioning bit
 (41 13)  (749 189)  (749 189)  LC_6 Logic Functioning bit
 (42 13)  (750 189)  (750 189)  LC_6 Logic Functioning bit
 (0 14)  (708 190)  (708 190)  routing T_14_11.lc_trk_g2_4 <X> T_14_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 190)  (709 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (3 14)  (711 190)  (711 190)  routing T_14_11.sp12_h_r_1 <X> T_14_11.sp12_v_t_22
 (14 14)  (722 190)  (722 190)  routing T_14_11.wire_logic_cluster/lc_4/out <X> T_14_11.lc_trk_g3_4
 (21 14)  (729 190)  (729 190)  routing T_14_11.wire_logic_cluster/lc_7/out <X> T_14_11.lc_trk_g3_7
 (22 14)  (730 190)  (730 190)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (735 190)  (735 190)  routing T_14_11.lc_trk_g3_7 <X> T_14_11.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 190)  (736 190)  routing T_14_11.lc_trk_g3_7 <X> T_14_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 190)  (737 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 190)  (738 190)  routing T_14_11.lc_trk_g3_7 <X> T_14_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 190)  (740 190)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (744 190)  (744 190)  LC_7 Logic Functioning bit
 (39 14)  (747 190)  (747 190)  LC_7 Logic Functioning bit
 (41 14)  (749 190)  (749 190)  LC_7 Logic Functioning bit
 (42 14)  (750 190)  (750 190)  LC_7 Logic Functioning bit
 (44 14)  (752 190)  (752 190)  LC_7 Logic Functioning bit
 (45 14)  (753 190)  (753 190)  LC_7 Logic Functioning bit
 (1 15)  (709 191)  (709 191)  routing T_14_11.lc_trk_g2_4 <X> T_14_11.wire_logic_cluster/lc_7/s_r
 (3 15)  (711 191)  (711 191)  routing T_14_11.sp12_h_r_1 <X> T_14_11.sp12_v_t_22
 (17 15)  (725 191)  (725 191)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (738 191)  (738 191)  routing T_14_11.lc_trk_g3_7 <X> T_14_11.wire_logic_cluster/lc_7/in_1
 (32 15)  (740 191)  (740 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (744 191)  (744 191)  LC_7 Logic Functioning bit
 (39 15)  (747 191)  (747 191)  LC_7 Logic Functioning bit
 (41 15)  (749 191)  (749 191)  LC_7 Logic Functioning bit
 (42 15)  (750 191)  (750 191)  LC_7 Logic Functioning bit


LogicTile_15_11

 (15 0)  (777 176)  (777 176)  routing T_15_11.sp4_h_l_4 <X> T_15_11.lc_trk_g0_1
 (16 0)  (778 176)  (778 176)  routing T_15_11.sp4_h_l_4 <X> T_15_11.lc_trk_g0_1
 (17 0)  (779 176)  (779 176)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (780 176)  (780 176)  routing T_15_11.sp4_h_l_4 <X> T_15_11.lc_trk_g0_1
 (27 0)  (789 176)  (789 176)  routing T_15_11.lc_trk_g1_4 <X> T_15_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 176)  (791 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 176)  (792 176)  routing T_15_11.lc_trk_g1_4 <X> T_15_11.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 176)  (793 176)  routing T_15_11.lc_trk_g2_5 <X> T_15_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 176)  (794 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 176)  (795 176)  routing T_15_11.lc_trk_g2_5 <X> T_15_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 176)  (798 176)  LC_0 Logic Functioning bit
 (38 0)  (800 176)  (800 176)  LC_0 Logic Functioning bit
 (41 0)  (803 176)  (803 176)  LC_0 Logic Functioning bit
 (43 0)  (805 176)  (805 176)  LC_0 Logic Functioning bit
 (18 1)  (780 177)  (780 177)  routing T_15_11.sp4_h_l_4 <X> T_15_11.lc_trk_g0_1
 (22 1)  (784 177)  (784 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (785 177)  (785 177)  routing T_15_11.sp4_v_b_18 <X> T_15_11.lc_trk_g0_2
 (24 1)  (786 177)  (786 177)  routing T_15_11.sp4_v_b_18 <X> T_15_11.lc_trk_g0_2
 (26 1)  (788 177)  (788 177)  routing T_15_11.lc_trk_g0_2 <X> T_15_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 177)  (791 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (37 1)  (799 177)  (799 177)  LC_0 Logic Functioning bit
 (39 1)  (801 177)  (801 177)  LC_0 Logic Functioning bit
 (41 1)  (803 177)  (803 177)  LC_0 Logic Functioning bit
 (43 1)  (805 177)  (805 177)  LC_0 Logic Functioning bit
 (0 2)  (762 178)  (762 178)  routing T_15_11.glb_netwk_6 <X> T_15_11.wire_logic_cluster/lc_7/clk
 (1 2)  (763 178)  (763 178)  routing T_15_11.glb_netwk_6 <X> T_15_11.wire_logic_cluster/lc_7/clk
 (2 2)  (764 178)  (764 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (767 178)  (767 178)  routing T_15_11.sp4_v_t_43 <X> T_15_11.sp4_h_l_37
 (17 2)  (779 178)  (779 178)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (780 178)  (780 178)  routing T_15_11.wire_logic_cluster/lc_5/out <X> T_15_11.lc_trk_g0_5
 (25 2)  (787 178)  (787 178)  routing T_15_11.wire_logic_cluster/lc_6/out <X> T_15_11.lc_trk_g0_6
 (27 2)  (789 178)  (789 178)  routing T_15_11.lc_trk_g1_3 <X> T_15_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 178)  (791 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 178)  (794 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 178)  (795 178)  routing T_15_11.lc_trk_g3_1 <X> T_15_11.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 178)  (796 178)  routing T_15_11.lc_trk_g3_1 <X> T_15_11.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 178)  (798 178)  LC_1 Logic Functioning bit
 (37 2)  (799 178)  (799 178)  LC_1 Logic Functioning bit
 (41 2)  (803 178)  (803 178)  LC_1 Logic Functioning bit
 (43 2)  (805 178)  (805 178)  LC_1 Logic Functioning bit
 (50 2)  (812 178)  (812 178)  Cascade bit: LH_LC01_inmux02_5

 (4 3)  (766 179)  (766 179)  routing T_15_11.sp4_v_t_43 <X> T_15_11.sp4_h_l_37
 (6 3)  (768 179)  (768 179)  routing T_15_11.sp4_v_t_43 <X> T_15_11.sp4_h_l_37
 (15 3)  (777 179)  (777 179)  routing T_15_11.sp4_v_t_9 <X> T_15_11.lc_trk_g0_4
 (16 3)  (778 179)  (778 179)  routing T_15_11.sp4_v_t_9 <X> T_15_11.lc_trk_g0_4
 (17 3)  (779 179)  (779 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (784 179)  (784 179)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (30 3)  (792 179)  (792 179)  routing T_15_11.lc_trk_g1_3 <X> T_15_11.wire_logic_cluster/lc_1/in_1
 (36 3)  (798 179)  (798 179)  LC_1 Logic Functioning bit
 (37 3)  (799 179)  (799 179)  LC_1 Logic Functioning bit
 (41 3)  (803 179)  (803 179)  LC_1 Logic Functioning bit
 (43 3)  (805 179)  (805 179)  LC_1 Logic Functioning bit
 (3 4)  (765 180)  (765 180)  routing T_15_11.sp12_v_t_23 <X> T_15_11.sp12_h_r_0
 (14 4)  (776 180)  (776 180)  routing T_15_11.sp4_h_l_5 <X> T_15_11.lc_trk_g1_0
 (21 4)  (783 180)  (783 180)  routing T_15_11.wire_logic_cluster/lc_3/out <X> T_15_11.lc_trk_g1_3
 (22 4)  (784 180)  (784 180)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (791 180)  (791 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 180)  (794 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 180)  (796 180)  routing T_15_11.lc_trk_g1_0 <X> T_15_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 180)  (798 180)  LC_2 Logic Functioning bit
 (38 4)  (800 180)  (800 180)  LC_2 Logic Functioning bit
 (42 4)  (804 180)  (804 180)  LC_2 Logic Functioning bit
 (43 4)  (805 180)  (805 180)  LC_2 Logic Functioning bit
 (50 4)  (812 180)  (812 180)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (776 181)  (776 181)  routing T_15_11.sp4_h_l_5 <X> T_15_11.lc_trk_g1_0
 (15 5)  (777 181)  (777 181)  routing T_15_11.sp4_h_l_5 <X> T_15_11.lc_trk_g1_0
 (16 5)  (778 181)  (778 181)  routing T_15_11.sp4_h_l_5 <X> T_15_11.lc_trk_g1_0
 (17 5)  (779 181)  (779 181)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (36 5)  (798 181)  (798 181)  LC_2 Logic Functioning bit
 (38 5)  (800 181)  (800 181)  LC_2 Logic Functioning bit
 (42 5)  (804 181)  (804 181)  LC_2 Logic Functioning bit
 (43 5)  (805 181)  (805 181)  LC_2 Logic Functioning bit
 (47 5)  (809 181)  (809 181)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (14 6)  (776 182)  (776 182)  routing T_15_11.wire_logic_cluster/lc_4/out <X> T_15_11.lc_trk_g1_4
 (21 6)  (783 182)  (783 182)  routing T_15_11.sp4_v_b_15 <X> T_15_11.lc_trk_g1_7
 (22 6)  (784 182)  (784 182)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (785 182)  (785 182)  routing T_15_11.sp4_v_b_15 <X> T_15_11.lc_trk_g1_7
 (28 6)  (790 182)  (790 182)  routing T_15_11.lc_trk_g2_0 <X> T_15_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 182)  (791 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 182)  (794 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 182)  (796 182)  routing T_15_11.lc_trk_g1_3 <X> T_15_11.wire_logic_cluster/lc_3/in_3
 (35 6)  (797 182)  (797 182)  routing T_15_11.lc_trk_g0_5 <X> T_15_11.input_2_3
 (36 6)  (798 182)  (798 182)  LC_3 Logic Functioning bit
 (37 6)  (799 182)  (799 182)  LC_3 Logic Functioning bit
 (39 6)  (801 182)  (801 182)  LC_3 Logic Functioning bit
 (43 6)  (805 182)  (805 182)  LC_3 Logic Functioning bit
 (45 6)  (807 182)  (807 182)  LC_3 Logic Functioning bit
 (47 6)  (809 182)  (809 182)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (17 7)  (779 183)  (779 183)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (783 183)  (783 183)  routing T_15_11.sp4_v_b_15 <X> T_15_11.lc_trk_g1_7
 (26 7)  (788 183)  (788 183)  routing T_15_11.lc_trk_g2_3 <X> T_15_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 183)  (790 183)  routing T_15_11.lc_trk_g2_3 <X> T_15_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 183)  (791 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 183)  (793 183)  routing T_15_11.lc_trk_g1_3 <X> T_15_11.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 183)  (794 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (798 183)  (798 183)  LC_3 Logic Functioning bit
 (37 7)  (799 183)  (799 183)  LC_3 Logic Functioning bit
 (38 7)  (800 183)  (800 183)  LC_3 Logic Functioning bit
 (39 7)  (801 183)  (801 183)  LC_3 Logic Functioning bit
 (14 8)  (776 184)  (776 184)  routing T_15_11.sp4_h_l_21 <X> T_15_11.lc_trk_g2_0
 (21 8)  (783 184)  (783 184)  routing T_15_11.sp4_h_r_35 <X> T_15_11.lc_trk_g2_3
 (22 8)  (784 184)  (784 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (785 184)  (785 184)  routing T_15_11.sp4_h_r_35 <X> T_15_11.lc_trk_g2_3
 (24 8)  (786 184)  (786 184)  routing T_15_11.sp4_h_r_35 <X> T_15_11.lc_trk_g2_3
 (26 8)  (788 184)  (788 184)  routing T_15_11.lc_trk_g3_7 <X> T_15_11.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 184)  (789 184)  routing T_15_11.lc_trk_g3_2 <X> T_15_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 184)  (790 184)  routing T_15_11.lc_trk_g3_2 <X> T_15_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 184)  (791 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 184)  (793 184)  routing T_15_11.lc_trk_g1_4 <X> T_15_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 184)  (794 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 184)  (796 184)  routing T_15_11.lc_trk_g1_4 <X> T_15_11.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 184)  (797 184)  routing T_15_11.lc_trk_g0_4 <X> T_15_11.input_2_4
 (36 8)  (798 184)  (798 184)  LC_4 Logic Functioning bit
 (37 8)  (799 184)  (799 184)  LC_4 Logic Functioning bit
 (39 8)  (801 184)  (801 184)  LC_4 Logic Functioning bit
 (43 8)  (805 184)  (805 184)  LC_4 Logic Functioning bit
 (45 8)  (807 184)  (807 184)  LC_4 Logic Functioning bit
 (48 8)  (810 184)  (810 184)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (15 9)  (777 185)  (777 185)  routing T_15_11.sp4_h_l_21 <X> T_15_11.lc_trk_g2_0
 (16 9)  (778 185)  (778 185)  routing T_15_11.sp4_h_l_21 <X> T_15_11.lc_trk_g2_0
 (17 9)  (779 185)  (779 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (26 9)  (788 185)  (788 185)  routing T_15_11.lc_trk_g3_7 <X> T_15_11.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 185)  (789 185)  routing T_15_11.lc_trk_g3_7 <X> T_15_11.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 185)  (790 185)  routing T_15_11.lc_trk_g3_7 <X> T_15_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 185)  (791 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 185)  (792 185)  routing T_15_11.lc_trk_g3_2 <X> T_15_11.wire_logic_cluster/lc_4/in_1
 (32 9)  (794 185)  (794 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (798 185)  (798 185)  LC_4 Logic Functioning bit
 (37 9)  (799 185)  (799 185)  LC_4 Logic Functioning bit
 (38 9)  (800 185)  (800 185)  LC_4 Logic Functioning bit
 (39 9)  (801 185)  (801 185)  LC_4 Logic Functioning bit
 (12 10)  (774 186)  (774 186)  routing T_15_11.sp4_v_t_45 <X> T_15_11.sp4_h_l_45
 (14 10)  (776 186)  (776 186)  routing T_15_11.sp12_v_t_3 <X> T_15_11.lc_trk_g2_4
 (17 10)  (779 186)  (779 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (783 186)  (783 186)  routing T_15_11.wire_logic_cluster/lc_7/out <X> T_15_11.lc_trk_g2_7
 (22 10)  (784 186)  (784 186)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (787 186)  (787 186)  routing T_15_11.sp4_h_r_46 <X> T_15_11.lc_trk_g2_6
 (28 10)  (790 186)  (790 186)  routing T_15_11.lc_trk_g2_4 <X> T_15_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 186)  (791 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 186)  (792 186)  routing T_15_11.lc_trk_g2_4 <X> T_15_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 186)  (794 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 186)  (795 186)  routing T_15_11.lc_trk_g2_0 <X> T_15_11.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 186)  (797 186)  routing T_15_11.lc_trk_g0_5 <X> T_15_11.input_2_5
 (36 10)  (798 186)  (798 186)  LC_5 Logic Functioning bit
 (37 10)  (799 186)  (799 186)  LC_5 Logic Functioning bit
 (38 10)  (800 186)  (800 186)  LC_5 Logic Functioning bit
 (42 10)  (804 186)  (804 186)  LC_5 Logic Functioning bit
 (45 10)  (807 186)  (807 186)  LC_5 Logic Functioning bit
 (8 11)  (770 187)  (770 187)  routing T_15_11.sp4_h_r_7 <X> T_15_11.sp4_v_t_42
 (9 11)  (771 187)  (771 187)  routing T_15_11.sp4_h_r_7 <X> T_15_11.sp4_v_t_42
 (11 11)  (773 187)  (773 187)  routing T_15_11.sp4_v_t_45 <X> T_15_11.sp4_h_l_45
 (14 11)  (776 187)  (776 187)  routing T_15_11.sp12_v_t_3 <X> T_15_11.lc_trk_g2_4
 (15 11)  (777 187)  (777 187)  routing T_15_11.sp12_v_t_3 <X> T_15_11.lc_trk_g2_4
 (17 11)  (779 187)  (779 187)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (18 11)  (780 187)  (780 187)  routing T_15_11.sp4_r_v_b_37 <X> T_15_11.lc_trk_g2_5
 (22 11)  (784 187)  (784 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (785 187)  (785 187)  routing T_15_11.sp4_h_r_46 <X> T_15_11.lc_trk_g2_6
 (24 11)  (786 187)  (786 187)  routing T_15_11.sp4_h_r_46 <X> T_15_11.lc_trk_g2_6
 (25 11)  (787 187)  (787 187)  routing T_15_11.sp4_h_r_46 <X> T_15_11.lc_trk_g2_6
 (27 11)  (789 187)  (789 187)  routing T_15_11.lc_trk_g3_0 <X> T_15_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 187)  (790 187)  routing T_15_11.lc_trk_g3_0 <X> T_15_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 187)  (791 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (794 187)  (794 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (798 187)  (798 187)  LC_5 Logic Functioning bit
 (43 11)  (805 187)  (805 187)  LC_5 Logic Functioning bit
 (17 12)  (779 188)  (779 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (29 12)  (791 188)  (791 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 188)  (792 188)  routing T_15_11.lc_trk_g0_5 <X> T_15_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 188)  (794 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 188)  (795 188)  routing T_15_11.lc_trk_g3_0 <X> T_15_11.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 188)  (796 188)  routing T_15_11.lc_trk_g3_0 <X> T_15_11.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 188)  (797 188)  routing T_15_11.lc_trk_g0_6 <X> T_15_11.input_2_6
 (36 12)  (798 188)  (798 188)  LC_6 Logic Functioning bit
 (38 12)  (800 188)  (800 188)  LC_6 Logic Functioning bit
 (42 12)  (804 188)  (804 188)  LC_6 Logic Functioning bit
 (43 12)  (805 188)  (805 188)  LC_6 Logic Functioning bit
 (45 12)  (807 188)  (807 188)  LC_6 Logic Functioning bit
 (17 13)  (779 189)  (779 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (780 189)  (780 189)  routing T_15_11.sp4_r_v_b_41 <X> T_15_11.lc_trk_g3_1
 (22 13)  (784 189)  (784 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (28 13)  (790 189)  (790 189)  routing T_15_11.lc_trk_g2_0 <X> T_15_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 189)  (791 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (32 13)  (794 189)  (794 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (797 189)  (797 189)  routing T_15_11.lc_trk_g0_6 <X> T_15_11.input_2_6
 (42 13)  (804 189)  (804 189)  LC_6 Logic Functioning bit
 (43 13)  (805 189)  (805 189)  LC_6 Logic Functioning bit
 (46 13)  (808 189)  (808 189)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (51 13)  (813 189)  (813 189)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (4 14)  (766 190)  (766 190)  routing T_15_11.sp4_h_r_9 <X> T_15_11.sp4_v_t_44
 (5 14)  (767 190)  (767 190)  routing T_15_11.sp4_v_b_9 <X> T_15_11.sp4_h_l_44
 (22 14)  (784 190)  (784 190)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (785 190)  (785 190)  routing T_15_11.sp12_v_b_23 <X> T_15_11.lc_trk_g3_7
 (28 14)  (790 190)  (790 190)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 190)  (791 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 190)  (792 190)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 190)  (793 190)  routing T_15_11.lc_trk_g1_7 <X> T_15_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 190)  (794 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 190)  (796 190)  routing T_15_11.lc_trk_g1_7 <X> T_15_11.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 190)  (797 190)  routing T_15_11.lc_trk_g2_7 <X> T_15_11.input_2_7
 (36 14)  (798 190)  (798 190)  LC_7 Logic Functioning bit
 (38 14)  (800 190)  (800 190)  LC_7 Logic Functioning bit
 (42 14)  (804 190)  (804 190)  LC_7 Logic Functioning bit
 (43 14)  (805 190)  (805 190)  LC_7 Logic Functioning bit
 (45 14)  (807 190)  (807 190)  LC_7 Logic Functioning bit
 (51 14)  (813 190)  (813 190)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (5 15)  (767 191)  (767 191)  routing T_15_11.sp4_h_r_9 <X> T_15_11.sp4_v_t_44
 (21 15)  (783 191)  (783 191)  routing T_15_11.sp12_v_b_23 <X> T_15_11.lc_trk_g3_7
 (26 15)  (788 191)  (788 191)  routing T_15_11.lc_trk_g3_2 <X> T_15_11.wire_logic_cluster/lc_7/in_0
 (27 15)  (789 191)  (789 191)  routing T_15_11.lc_trk_g3_2 <X> T_15_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 191)  (790 191)  routing T_15_11.lc_trk_g3_2 <X> T_15_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 191)  (791 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 191)  (792 191)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 191)  (793 191)  routing T_15_11.lc_trk_g1_7 <X> T_15_11.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 191)  (794 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (795 191)  (795 191)  routing T_15_11.lc_trk_g2_7 <X> T_15_11.input_2_7
 (35 15)  (797 191)  (797 191)  routing T_15_11.lc_trk_g2_7 <X> T_15_11.input_2_7
 (42 15)  (804 191)  (804 191)  LC_7 Logic Functioning bit
 (43 15)  (805 191)  (805 191)  LC_7 Logic Functioning bit


LogicTile_16_11

 (2 0)  (818 176)  (818 176)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (9 0)  (825 176)  (825 176)  routing T_16_11.sp4_h_l_47 <X> T_16_11.sp4_h_r_1
 (10 0)  (826 176)  (826 176)  routing T_16_11.sp4_h_l_47 <X> T_16_11.sp4_h_r_1
 (21 0)  (837 176)  (837 176)  routing T_16_11.sp12_h_r_3 <X> T_16_11.lc_trk_g0_3
 (22 0)  (838 176)  (838 176)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (840 176)  (840 176)  routing T_16_11.sp12_h_r_3 <X> T_16_11.lc_trk_g0_3
 (25 0)  (841 176)  (841 176)  routing T_16_11.sp4_h_l_7 <X> T_16_11.lc_trk_g0_2
 (29 0)  (845 176)  (845 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 176)  (847 176)  routing T_16_11.lc_trk_g1_6 <X> T_16_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 176)  (848 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 176)  (850 176)  routing T_16_11.lc_trk_g1_6 <X> T_16_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 176)  (852 176)  LC_0 Logic Functioning bit
 (37 0)  (853 176)  (853 176)  LC_0 Logic Functioning bit
 (39 0)  (855 176)  (855 176)  LC_0 Logic Functioning bit
 (40 0)  (856 176)  (856 176)  LC_0 Logic Functioning bit
 (42 0)  (858 176)  (858 176)  LC_0 Logic Functioning bit
 (9 1)  (825 177)  (825 177)  routing T_16_11.sp4_v_t_40 <X> T_16_11.sp4_v_b_1
 (10 1)  (826 177)  (826 177)  routing T_16_11.sp4_v_t_40 <X> T_16_11.sp4_v_b_1
 (21 1)  (837 177)  (837 177)  routing T_16_11.sp12_h_r_3 <X> T_16_11.lc_trk_g0_3
 (22 1)  (838 177)  (838 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (839 177)  (839 177)  routing T_16_11.sp4_h_l_7 <X> T_16_11.lc_trk_g0_2
 (24 1)  (840 177)  (840 177)  routing T_16_11.sp4_h_l_7 <X> T_16_11.lc_trk_g0_2
 (25 1)  (841 177)  (841 177)  routing T_16_11.sp4_h_l_7 <X> T_16_11.lc_trk_g0_2
 (26 1)  (842 177)  (842 177)  routing T_16_11.lc_trk_g2_2 <X> T_16_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 177)  (844 177)  routing T_16_11.lc_trk_g2_2 <X> T_16_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 177)  (845 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 177)  (846 177)  routing T_16_11.lc_trk_g0_3 <X> T_16_11.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 177)  (847 177)  routing T_16_11.lc_trk_g1_6 <X> T_16_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 177)  (848 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (850 177)  (850 177)  routing T_16_11.lc_trk_g1_3 <X> T_16_11.input_2_0
 (35 1)  (851 177)  (851 177)  routing T_16_11.lc_trk_g1_3 <X> T_16_11.input_2_0
 (37 1)  (853 177)  (853 177)  LC_0 Logic Functioning bit
 (0 2)  (816 178)  (816 178)  routing T_16_11.glb_netwk_6 <X> T_16_11.wire_logic_cluster/lc_7/clk
 (1 2)  (817 178)  (817 178)  routing T_16_11.glb_netwk_6 <X> T_16_11.wire_logic_cluster/lc_7/clk
 (2 2)  (818 178)  (818 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (830 178)  (830 178)  routing T_16_11.sp4_h_l_9 <X> T_16_11.lc_trk_g0_4
 (15 2)  (831 178)  (831 178)  routing T_16_11.sp4_h_r_5 <X> T_16_11.lc_trk_g0_5
 (16 2)  (832 178)  (832 178)  routing T_16_11.sp4_h_r_5 <X> T_16_11.lc_trk_g0_5
 (17 2)  (833 178)  (833 178)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (21 2)  (837 178)  (837 178)  routing T_16_11.sp4_h_l_10 <X> T_16_11.lc_trk_g0_7
 (22 2)  (838 178)  (838 178)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (839 178)  (839 178)  routing T_16_11.sp4_h_l_10 <X> T_16_11.lc_trk_g0_7
 (24 2)  (840 178)  (840 178)  routing T_16_11.sp4_h_l_10 <X> T_16_11.lc_trk_g0_7
 (29 2)  (845 178)  (845 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 178)  (846 178)  routing T_16_11.lc_trk_g0_6 <X> T_16_11.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 178)  (847 178)  routing T_16_11.lc_trk_g1_7 <X> T_16_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 178)  (848 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 178)  (850 178)  routing T_16_11.lc_trk_g1_7 <X> T_16_11.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 178)  (852 178)  LC_1 Logic Functioning bit
 (38 2)  (854 178)  (854 178)  LC_1 Logic Functioning bit
 (43 2)  (859 178)  (859 178)  LC_1 Logic Functioning bit
 (46 2)  (862 178)  (862 178)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (866 178)  (866 178)  Cascade bit: LH_LC01_inmux02_5

 (11 3)  (827 179)  (827 179)  routing T_16_11.sp4_h_r_2 <X> T_16_11.sp4_h_l_39
 (14 3)  (830 179)  (830 179)  routing T_16_11.sp4_h_l_9 <X> T_16_11.lc_trk_g0_4
 (15 3)  (831 179)  (831 179)  routing T_16_11.sp4_h_l_9 <X> T_16_11.lc_trk_g0_4
 (16 3)  (832 179)  (832 179)  routing T_16_11.sp4_h_l_9 <X> T_16_11.lc_trk_g0_4
 (17 3)  (833 179)  (833 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (18 3)  (834 179)  (834 179)  routing T_16_11.sp4_h_r_5 <X> T_16_11.lc_trk_g0_5
 (21 3)  (837 179)  (837 179)  routing T_16_11.sp4_h_l_10 <X> T_16_11.lc_trk_g0_7
 (22 3)  (838 179)  (838 179)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (839 179)  (839 179)  routing T_16_11.sp4_v_b_22 <X> T_16_11.lc_trk_g0_6
 (24 3)  (840 179)  (840 179)  routing T_16_11.sp4_v_b_22 <X> T_16_11.lc_trk_g0_6
 (30 3)  (846 179)  (846 179)  routing T_16_11.lc_trk_g0_6 <X> T_16_11.wire_logic_cluster/lc_1/in_1
 (31 3)  (847 179)  (847 179)  routing T_16_11.lc_trk_g1_7 <X> T_16_11.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 179)  (852 179)  LC_1 Logic Functioning bit
 (38 3)  (854 179)  (854 179)  LC_1 Logic Functioning bit
 (43 3)  (859 179)  (859 179)  LC_1 Logic Functioning bit
 (1 4)  (817 180)  (817 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (22 4)  (838 180)  (838 180)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (839 180)  (839 180)  routing T_16_11.sp4_h_r_3 <X> T_16_11.lc_trk_g1_3
 (24 4)  (840 180)  (840 180)  routing T_16_11.sp4_h_r_3 <X> T_16_11.lc_trk_g1_3
 (31 4)  (847 180)  (847 180)  routing T_16_11.lc_trk_g3_6 <X> T_16_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 180)  (848 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 180)  (849 180)  routing T_16_11.lc_trk_g3_6 <X> T_16_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 180)  (850 180)  routing T_16_11.lc_trk_g3_6 <X> T_16_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 180)  (852 180)  LC_2 Logic Functioning bit
 (37 4)  (853 180)  (853 180)  LC_2 Logic Functioning bit
 (46 4)  (862 180)  (862 180)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (866 180)  (866 180)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (817 181)  (817 181)  routing T_16_11.lc_trk_g0_2 <X> T_16_11.wire_logic_cluster/lc_7/cen
 (14 5)  (830 181)  (830 181)  routing T_16_11.sp4_h_r_0 <X> T_16_11.lc_trk_g1_0
 (15 5)  (831 181)  (831 181)  routing T_16_11.sp4_h_r_0 <X> T_16_11.lc_trk_g1_0
 (16 5)  (832 181)  (832 181)  routing T_16_11.sp4_h_r_0 <X> T_16_11.lc_trk_g1_0
 (17 5)  (833 181)  (833 181)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (21 5)  (837 181)  (837 181)  routing T_16_11.sp4_h_r_3 <X> T_16_11.lc_trk_g1_3
 (22 5)  (838 181)  (838 181)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (839 181)  (839 181)  routing T_16_11.sp12_h_l_17 <X> T_16_11.lc_trk_g1_2
 (25 5)  (841 181)  (841 181)  routing T_16_11.sp12_h_l_17 <X> T_16_11.lc_trk_g1_2
 (31 5)  (847 181)  (847 181)  routing T_16_11.lc_trk_g3_6 <X> T_16_11.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 181)  (852 181)  LC_2 Logic Functioning bit
 (37 5)  (853 181)  (853 181)  LC_2 Logic Functioning bit
 (4 6)  (820 182)  (820 182)  routing T_16_11.sp4_h_r_9 <X> T_16_11.sp4_v_t_38
 (6 6)  (822 182)  (822 182)  routing T_16_11.sp4_h_r_9 <X> T_16_11.sp4_v_t_38
 (15 6)  (831 182)  (831 182)  routing T_16_11.sp4_v_b_21 <X> T_16_11.lc_trk_g1_5
 (16 6)  (832 182)  (832 182)  routing T_16_11.sp4_v_b_21 <X> T_16_11.lc_trk_g1_5
 (17 6)  (833 182)  (833 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (22 6)  (838 182)  (838 182)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (839 182)  (839 182)  routing T_16_11.sp4_h_r_7 <X> T_16_11.lc_trk_g1_7
 (24 6)  (840 182)  (840 182)  routing T_16_11.sp4_h_r_7 <X> T_16_11.lc_trk_g1_7
 (26 6)  (842 182)  (842 182)  routing T_16_11.lc_trk_g1_4 <X> T_16_11.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 182)  (843 182)  routing T_16_11.lc_trk_g3_5 <X> T_16_11.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 182)  (844 182)  routing T_16_11.lc_trk_g3_5 <X> T_16_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 182)  (845 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 182)  (846 182)  routing T_16_11.lc_trk_g3_5 <X> T_16_11.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 182)  (848 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 182)  (849 182)  routing T_16_11.lc_trk_g2_2 <X> T_16_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 182)  (852 182)  LC_3 Logic Functioning bit
 (38 6)  (854 182)  (854 182)  LC_3 Logic Functioning bit
 (41 6)  (857 182)  (857 182)  LC_3 Logic Functioning bit
 (43 6)  (859 182)  (859 182)  LC_3 Logic Functioning bit
 (45 6)  (861 182)  (861 182)  LC_3 Logic Functioning bit
 (46 6)  (862 182)  (862 182)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (5 7)  (821 183)  (821 183)  routing T_16_11.sp4_h_r_9 <X> T_16_11.sp4_v_t_38
 (16 7)  (832 183)  (832 183)  routing T_16_11.sp12_h_r_12 <X> T_16_11.lc_trk_g1_4
 (17 7)  (833 183)  (833 183)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (21 7)  (837 183)  (837 183)  routing T_16_11.sp4_h_r_7 <X> T_16_11.lc_trk_g1_7
 (22 7)  (838 183)  (838 183)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (840 183)  (840 183)  routing T_16_11.top_op_6 <X> T_16_11.lc_trk_g1_6
 (25 7)  (841 183)  (841 183)  routing T_16_11.top_op_6 <X> T_16_11.lc_trk_g1_6
 (27 7)  (843 183)  (843 183)  routing T_16_11.lc_trk_g1_4 <X> T_16_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 183)  (845 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 183)  (847 183)  routing T_16_11.lc_trk_g2_2 <X> T_16_11.wire_logic_cluster/lc_3/in_3
 (37 7)  (853 183)  (853 183)  LC_3 Logic Functioning bit
 (39 7)  (855 183)  (855 183)  LC_3 Logic Functioning bit
 (41 7)  (857 183)  (857 183)  LC_3 Logic Functioning bit
 (43 7)  (859 183)  (859 183)  LC_3 Logic Functioning bit
 (25 8)  (841 184)  (841 184)  routing T_16_11.sp4_h_r_42 <X> T_16_11.lc_trk_g2_2
 (29 8)  (845 184)  (845 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 184)  (846 184)  routing T_16_11.lc_trk_g0_5 <X> T_16_11.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 184)  (847 184)  routing T_16_11.lc_trk_g2_7 <X> T_16_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 184)  (848 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 184)  (849 184)  routing T_16_11.lc_trk_g2_7 <X> T_16_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 184)  (852 184)  LC_4 Logic Functioning bit
 (37 8)  (853 184)  (853 184)  LC_4 Logic Functioning bit
 (38 8)  (854 184)  (854 184)  LC_4 Logic Functioning bit
 (39 8)  (855 184)  (855 184)  LC_4 Logic Functioning bit
 (41 8)  (857 184)  (857 184)  LC_4 Logic Functioning bit
 (43 8)  (859 184)  (859 184)  LC_4 Logic Functioning bit
 (45 8)  (861 184)  (861 184)  LC_4 Logic Functioning bit
 (22 9)  (838 185)  (838 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (839 185)  (839 185)  routing T_16_11.sp4_h_r_42 <X> T_16_11.lc_trk_g2_2
 (24 9)  (840 185)  (840 185)  routing T_16_11.sp4_h_r_42 <X> T_16_11.lc_trk_g2_2
 (25 9)  (841 185)  (841 185)  routing T_16_11.sp4_h_r_42 <X> T_16_11.lc_trk_g2_2
 (26 9)  (842 185)  (842 185)  routing T_16_11.lc_trk_g2_2 <X> T_16_11.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 185)  (844 185)  routing T_16_11.lc_trk_g2_2 <X> T_16_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 185)  (845 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 185)  (847 185)  routing T_16_11.lc_trk_g2_7 <X> T_16_11.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 185)  (852 185)  LC_4 Logic Functioning bit
 (38 9)  (854 185)  (854 185)  LC_4 Logic Functioning bit
 (47 9)  (863 185)  (863 185)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (6 10)  (822 186)  (822 186)  routing T_16_11.sp4_h_l_36 <X> T_16_11.sp4_v_t_43
 (11 10)  (827 186)  (827 186)  routing T_16_11.sp4_h_r_2 <X> T_16_11.sp4_v_t_45
 (13 10)  (829 186)  (829 186)  routing T_16_11.sp4_h_r_2 <X> T_16_11.sp4_v_t_45
 (21 10)  (837 186)  (837 186)  routing T_16_11.sp4_h_l_34 <X> T_16_11.lc_trk_g2_7
 (22 10)  (838 186)  (838 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (839 186)  (839 186)  routing T_16_11.sp4_h_l_34 <X> T_16_11.lc_trk_g2_7
 (24 10)  (840 186)  (840 186)  routing T_16_11.sp4_h_l_34 <X> T_16_11.lc_trk_g2_7
 (27 10)  (843 186)  (843 186)  routing T_16_11.lc_trk_g1_5 <X> T_16_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 186)  (845 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 186)  (846 186)  routing T_16_11.lc_trk_g1_5 <X> T_16_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 186)  (848 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 186)  (849 186)  routing T_16_11.lc_trk_g2_2 <X> T_16_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 186)  (852 186)  LC_5 Logic Functioning bit
 (38 10)  (854 186)  (854 186)  LC_5 Logic Functioning bit
 (41 10)  (857 186)  (857 186)  LC_5 Logic Functioning bit
 (43 10)  (859 186)  (859 186)  LC_5 Logic Functioning bit
 (45 10)  (861 186)  (861 186)  LC_5 Logic Functioning bit
 (8 11)  (824 187)  (824 187)  routing T_16_11.sp4_h_r_1 <X> T_16_11.sp4_v_t_42
 (9 11)  (825 187)  (825 187)  routing T_16_11.sp4_h_r_1 <X> T_16_11.sp4_v_t_42
 (10 11)  (826 187)  (826 187)  routing T_16_11.sp4_h_r_1 <X> T_16_11.sp4_v_t_42
 (12 11)  (828 187)  (828 187)  routing T_16_11.sp4_h_r_2 <X> T_16_11.sp4_v_t_45
 (21 11)  (837 187)  (837 187)  routing T_16_11.sp4_h_l_34 <X> T_16_11.lc_trk_g2_7
 (27 11)  (843 187)  (843 187)  routing T_16_11.lc_trk_g3_0 <X> T_16_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 187)  (844 187)  routing T_16_11.lc_trk_g3_0 <X> T_16_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 187)  (845 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 187)  (847 187)  routing T_16_11.lc_trk_g2_2 <X> T_16_11.wire_logic_cluster/lc_5/in_3
 (37 11)  (853 187)  (853 187)  LC_5 Logic Functioning bit
 (39 11)  (855 187)  (855 187)  LC_5 Logic Functioning bit
 (41 11)  (857 187)  (857 187)  LC_5 Logic Functioning bit
 (43 11)  (859 187)  (859 187)  LC_5 Logic Functioning bit
 (53 11)  (869 187)  (869 187)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (21 12)  (837 188)  (837 188)  routing T_16_11.sp4_h_r_43 <X> T_16_11.lc_trk_g3_3
 (22 12)  (838 188)  (838 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (839 188)  (839 188)  routing T_16_11.sp4_h_r_43 <X> T_16_11.lc_trk_g3_3
 (24 12)  (840 188)  (840 188)  routing T_16_11.sp4_h_r_43 <X> T_16_11.lc_trk_g3_3
 (29 12)  (845 188)  (845 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 188)  (846 188)  routing T_16_11.lc_trk_g0_7 <X> T_16_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 188)  (848 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 188)  (850 188)  routing T_16_11.lc_trk_g1_0 <X> T_16_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 188)  (852 188)  LC_6 Logic Functioning bit
 (37 12)  (853 188)  (853 188)  LC_6 Logic Functioning bit
 (38 12)  (854 188)  (854 188)  LC_6 Logic Functioning bit
 (39 12)  (855 188)  (855 188)  LC_6 Logic Functioning bit
 (41 12)  (857 188)  (857 188)  LC_6 Logic Functioning bit
 (43 12)  (859 188)  (859 188)  LC_6 Logic Functioning bit
 (45 12)  (861 188)  (861 188)  LC_6 Logic Functioning bit
 (14 13)  (830 189)  (830 189)  routing T_16_11.sp4_r_v_b_40 <X> T_16_11.lc_trk_g3_0
 (17 13)  (833 189)  (833 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (837 189)  (837 189)  routing T_16_11.sp4_h_r_43 <X> T_16_11.lc_trk_g3_3
 (26 13)  (842 189)  (842 189)  routing T_16_11.lc_trk_g2_2 <X> T_16_11.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 189)  (844 189)  routing T_16_11.lc_trk_g2_2 <X> T_16_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 189)  (845 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 189)  (846 189)  routing T_16_11.lc_trk_g0_7 <X> T_16_11.wire_logic_cluster/lc_6/in_1
 (36 13)  (852 189)  (852 189)  LC_6 Logic Functioning bit
 (38 13)  (854 189)  (854 189)  LC_6 Logic Functioning bit
 (46 13)  (862 189)  (862 189)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (1 14)  (817 190)  (817 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (11 14)  (827 190)  (827 190)  routing T_16_11.sp4_h_r_5 <X> T_16_11.sp4_v_t_46
 (13 14)  (829 190)  (829 190)  routing T_16_11.sp4_h_r_5 <X> T_16_11.sp4_v_t_46
 (15 14)  (831 190)  (831 190)  routing T_16_11.sp4_v_t_32 <X> T_16_11.lc_trk_g3_5
 (16 14)  (832 190)  (832 190)  routing T_16_11.sp4_v_t_32 <X> T_16_11.lc_trk_g3_5
 (17 14)  (833 190)  (833 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (25 14)  (841 190)  (841 190)  routing T_16_11.sp4_v_b_30 <X> T_16_11.lc_trk_g3_6
 (27 14)  (843 190)  (843 190)  routing T_16_11.lc_trk_g3_3 <X> T_16_11.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 190)  (844 190)  routing T_16_11.lc_trk_g3_3 <X> T_16_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 190)  (845 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 190)  (848 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 190)  (849 190)  routing T_16_11.lc_trk_g2_2 <X> T_16_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 190)  (852 190)  LC_7 Logic Functioning bit
 (38 14)  (854 190)  (854 190)  LC_7 Logic Functioning bit
 (41 14)  (857 190)  (857 190)  LC_7 Logic Functioning bit
 (43 14)  (859 190)  (859 190)  LC_7 Logic Functioning bit
 (45 14)  (861 190)  (861 190)  LC_7 Logic Functioning bit
 (1 15)  (817 191)  (817 191)  routing T_16_11.lc_trk_g0_4 <X> T_16_11.wire_logic_cluster/lc_7/s_r
 (12 15)  (828 191)  (828 191)  routing T_16_11.sp4_h_r_5 <X> T_16_11.sp4_v_t_46
 (22 15)  (838 191)  (838 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (839 191)  (839 191)  routing T_16_11.sp4_v_b_30 <X> T_16_11.lc_trk_g3_6
 (26 15)  (842 191)  (842 191)  routing T_16_11.lc_trk_g1_2 <X> T_16_11.wire_logic_cluster/lc_7/in_0
 (27 15)  (843 191)  (843 191)  routing T_16_11.lc_trk_g1_2 <X> T_16_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 191)  (845 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 191)  (846 191)  routing T_16_11.lc_trk_g3_3 <X> T_16_11.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 191)  (847 191)  routing T_16_11.lc_trk_g2_2 <X> T_16_11.wire_logic_cluster/lc_7/in_3
 (37 15)  (853 191)  (853 191)  LC_7 Logic Functioning bit
 (39 15)  (855 191)  (855 191)  LC_7 Logic Functioning bit
 (41 15)  (857 191)  (857 191)  LC_7 Logic Functioning bit
 (43 15)  (859 191)  (859 191)  LC_7 Logic Functioning bit


LogicTile_17_11

 (0 0)  (874 176)  (874 176)  Negative Clock bit

 (25 0)  (899 176)  (899 176)  routing T_17_11.wire_logic_cluster/lc_2/out <X> T_17_11.lc_trk_g0_2
 (27 0)  (901 176)  (901 176)  routing T_17_11.lc_trk_g3_0 <X> T_17_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 176)  (902 176)  routing T_17_11.lc_trk_g3_0 <X> T_17_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 176)  (903 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 176)  (906 176)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (910 176)  (910 176)  LC_0 Logic Functioning bit
 (39 0)  (913 176)  (913 176)  LC_0 Logic Functioning bit
 (41 0)  (915 176)  (915 176)  LC_0 Logic Functioning bit
 (42 0)  (916 176)  (916 176)  LC_0 Logic Functioning bit
 (44 0)  (918 176)  (918 176)  LC_0 Logic Functioning bit
 (45 0)  (919 176)  (919 176)  LC_0 Logic Functioning bit
 (22 1)  (896 177)  (896 177)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (36 1)  (910 177)  (910 177)  LC_0 Logic Functioning bit
 (39 1)  (913 177)  (913 177)  LC_0 Logic Functioning bit
 (41 1)  (915 177)  (915 177)  LC_0 Logic Functioning bit
 (42 1)  (916 177)  (916 177)  LC_0 Logic Functioning bit
 (50 1)  (924 177)  (924 177)  Carry_In_Mux bit 

 (0 2)  (874 178)  (874 178)  routing T_17_11.glb_netwk_3 <X> T_17_11.wire_logic_cluster/lc_7/clk
 (2 2)  (876 178)  (876 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (901 178)  (901 178)  routing T_17_11.lc_trk_g3_1 <X> T_17_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 178)  (902 178)  routing T_17_11.lc_trk_g3_1 <X> T_17_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 178)  (903 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 178)  (906 178)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (910 178)  (910 178)  LC_1 Logic Functioning bit
 (39 2)  (913 178)  (913 178)  LC_1 Logic Functioning bit
 (41 2)  (915 178)  (915 178)  LC_1 Logic Functioning bit
 (42 2)  (916 178)  (916 178)  LC_1 Logic Functioning bit
 (44 2)  (918 178)  (918 178)  LC_1 Logic Functioning bit
 (45 2)  (919 178)  (919 178)  LC_1 Logic Functioning bit
 (0 3)  (874 179)  (874 179)  routing T_17_11.glb_netwk_3 <X> T_17_11.wire_logic_cluster/lc_7/clk
 (4 3)  (878 179)  (878 179)  routing T_17_11.sp4_h_r_4 <X> T_17_11.sp4_h_l_37
 (6 3)  (880 179)  (880 179)  routing T_17_11.sp4_h_r_4 <X> T_17_11.sp4_h_l_37
 (32 3)  (906 179)  (906 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (907 179)  (907 179)  routing T_17_11.lc_trk_g3_2 <X> T_17_11.input_2_1
 (34 3)  (908 179)  (908 179)  routing T_17_11.lc_trk_g3_2 <X> T_17_11.input_2_1
 (35 3)  (909 179)  (909 179)  routing T_17_11.lc_trk_g3_2 <X> T_17_11.input_2_1
 (36 3)  (910 179)  (910 179)  LC_1 Logic Functioning bit
 (39 3)  (913 179)  (913 179)  LC_1 Logic Functioning bit
 (41 3)  (915 179)  (915 179)  LC_1 Logic Functioning bit
 (42 3)  (916 179)  (916 179)  LC_1 Logic Functioning bit
 (0 4)  (874 180)  (874 180)  routing T_17_11.lc_trk_g2_2 <X> T_17_11.wire_logic_cluster/lc_7/cen
 (1 4)  (875 180)  (875 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (8 4)  (882 180)  (882 180)  routing T_17_11.sp4_h_l_41 <X> T_17_11.sp4_h_r_4
 (12 4)  (886 180)  (886 180)  routing T_17_11.sp4_v_t_40 <X> T_17_11.sp4_h_r_5
 (21 4)  (895 180)  (895 180)  routing T_17_11.wire_logic_cluster/lc_3/out <X> T_17_11.lc_trk_g1_3
 (22 4)  (896 180)  (896 180)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (901 180)  (901 180)  routing T_17_11.lc_trk_g3_2 <X> T_17_11.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 180)  (902 180)  routing T_17_11.lc_trk_g3_2 <X> T_17_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 180)  (903 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 180)  (906 180)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (910 180)  (910 180)  LC_2 Logic Functioning bit
 (39 4)  (913 180)  (913 180)  LC_2 Logic Functioning bit
 (41 4)  (915 180)  (915 180)  LC_2 Logic Functioning bit
 (42 4)  (916 180)  (916 180)  LC_2 Logic Functioning bit
 (44 4)  (918 180)  (918 180)  LC_2 Logic Functioning bit
 (45 4)  (919 180)  (919 180)  LC_2 Logic Functioning bit
 (1 5)  (875 181)  (875 181)  routing T_17_11.lc_trk_g2_2 <X> T_17_11.wire_logic_cluster/lc_7/cen
 (30 5)  (904 181)  (904 181)  routing T_17_11.lc_trk_g3_2 <X> T_17_11.wire_logic_cluster/lc_2/in_1
 (32 5)  (906 181)  (906 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (909 181)  (909 181)  routing T_17_11.lc_trk_g0_2 <X> T_17_11.input_2_2
 (36 5)  (910 181)  (910 181)  LC_2 Logic Functioning bit
 (39 5)  (913 181)  (913 181)  LC_2 Logic Functioning bit
 (41 5)  (915 181)  (915 181)  LC_2 Logic Functioning bit
 (42 5)  (916 181)  (916 181)  LC_2 Logic Functioning bit
 (5 6)  (879 182)  (879 182)  routing T_17_11.sp4_h_r_0 <X> T_17_11.sp4_h_l_38
 (8 6)  (882 182)  (882 182)  routing T_17_11.sp4_v_t_47 <X> T_17_11.sp4_h_l_41
 (9 6)  (883 182)  (883 182)  routing T_17_11.sp4_v_t_47 <X> T_17_11.sp4_h_l_41
 (10 6)  (884 182)  (884 182)  routing T_17_11.sp4_v_t_47 <X> T_17_11.sp4_h_l_41
 (17 6)  (891 182)  (891 182)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (892 182)  (892 182)  routing T_17_11.wire_logic_cluster/lc_5/out <X> T_17_11.lc_trk_g1_5
 (27 6)  (901 182)  (901 182)  routing T_17_11.lc_trk_g1_3 <X> T_17_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 182)  (903 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 182)  (906 182)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (910 182)  (910 182)  LC_3 Logic Functioning bit
 (39 6)  (913 182)  (913 182)  LC_3 Logic Functioning bit
 (41 6)  (915 182)  (915 182)  LC_3 Logic Functioning bit
 (42 6)  (916 182)  (916 182)  LC_3 Logic Functioning bit
 (44 6)  (918 182)  (918 182)  LC_3 Logic Functioning bit
 (45 6)  (919 182)  (919 182)  LC_3 Logic Functioning bit
 (4 7)  (878 183)  (878 183)  routing T_17_11.sp4_h_r_0 <X> T_17_11.sp4_h_l_38
 (8 7)  (882 183)  (882 183)  routing T_17_11.sp4_h_r_4 <X> T_17_11.sp4_v_t_41
 (9 7)  (883 183)  (883 183)  routing T_17_11.sp4_h_r_4 <X> T_17_11.sp4_v_t_41
 (30 7)  (904 183)  (904 183)  routing T_17_11.lc_trk_g1_3 <X> T_17_11.wire_logic_cluster/lc_3/in_1
 (32 7)  (906 183)  (906 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (907 183)  (907 183)  routing T_17_11.lc_trk_g3_2 <X> T_17_11.input_2_3
 (34 7)  (908 183)  (908 183)  routing T_17_11.lc_trk_g3_2 <X> T_17_11.input_2_3
 (35 7)  (909 183)  (909 183)  routing T_17_11.lc_trk_g3_2 <X> T_17_11.input_2_3
 (36 7)  (910 183)  (910 183)  LC_3 Logic Functioning bit
 (39 7)  (913 183)  (913 183)  LC_3 Logic Functioning bit
 (41 7)  (915 183)  (915 183)  LC_3 Logic Functioning bit
 (42 7)  (916 183)  (916 183)  LC_3 Logic Functioning bit
 (44 7)  (918 183)  (918 183)  LC_3 Logic Functioning bit
 (12 8)  (886 184)  (886 184)  routing T_17_11.sp4_h_l_40 <X> T_17_11.sp4_h_r_8
 (27 8)  (901 184)  (901 184)  routing T_17_11.lc_trk_g3_2 <X> T_17_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 184)  (902 184)  routing T_17_11.lc_trk_g3_2 <X> T_17_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 184)  (903 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (906 184)  (906 184)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (909 184)  (909 184)  routing T_17_11.lc_trk_g2_4 <X> T_17_11.input_2_4
 (36 8)  (910 184)  (910 184)  LC_4 Logic Functioning bit
 (39 8)  (913 184)  (913 184)  LC_4 Logic Functioning bit
 (41 8)  (915 184)  (915 184)  LC_4 Logic Functioning bit
 (42 8)  (916 184)  (916 184)  LC_4 Logic Functioning bit
 (44 8)  (918 184)  (918 184)  LC_4 Logic Functioning bit
 (45 8)  (919 184)  (919 184)  LC_4 Logic Functioning bit
 (13 9)  (887 185)  (887 185)  routing T_17_11.sp4_h_l_40 <X> T_17_11.sp4_h_r_8
 (22 9)  (896 185)  (896 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (899 185)  (899 185)  routing T_17_11.sp4_r_v_b_34 <X> T_17_11.lc_trk_g2_2
 (30 9)  (904 185)  (904 185)  routing T_17_11.lc_trk_g3_2 <X> T_17_11.wire_logic_cluster/lc_4/in_1
 (32 9)  (906 185)  (906 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (907 185)  (907 185)  routing T_17_11.lc_trk_g2_4 <X> T_17_11.input_2_4
 (36 9)  (910 185)  (910 185)  LC_4 Logic Functioning bit
 (39 9)  (913 185)  (913 185)  LC_4 Logic Functioning bit
 (41 9)  (915 185)  (915 185)  LC_4 Logic Functioning bit
 (42 9)  (916 185)  (916 185)  LC_4 Logic Functioning bit
 (52 9)  (926 185)  (926 185)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (8 10)  (882 186)  (882 186)  routing T_17_11.sp4_v_t_36 <X> T_17_11.sp4_h_l_42
 (9 10)  (883 186)  (883 186)  routing T_17_11.sp4_v_t_36 <X> T_17_11.sp4_h_l_42
 (10 10)  (884 186)  (884 186)  routing T_17_11.sp4_v_t_36 <X> T_17_11.sp4_h_l_42
 (11 10)  (885 186)  (885 186)  routing T_17_11.sp4_h_l_38 <X> T_17_11.sp4_v_t_45
 (14 10)  (888 186)  (888 186)  routing T_17_11.wire_logic_cluster/lc_4/out <X> T_17_11.lc_trk_g2_4
 (25 10)  (899 186)  (899 186)  routing T_17_11.wire_logic_cluster/lc_6/out <X> T_17_11.lc_trk_g2_6
 (27 10)  (901 186)  (901 186)  routing T_17_11.lc_trk_g1_5 <X> T_17_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 186)  (903 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 186)  (904 186)  routing T_17_11.lc_trk_g1_5 <X> T_17_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 186)  (906 186)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (910 186)  (910 186)  LC_5 Logic Functioning bit
 (39 10)  (913 186)  (913 186)  LC_5 Logic Functioning bit
 (41 10)  (915 186)  (915 186)  LC_5 Logic Functioning bit
 (42 10)  (916 186)  (916 186)  LC_5 Logic Functioning bit
 (44 10)  (918 186)  (918 186)  LC_5 Logic Functioning bit
 (45 10)  (919 186)  (919 186)  LC_5 Logic Functioning bit
 (17 11)  (891 187)  (891 187)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (896 187)  (896 187)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (32 11)  (906 187)  (906 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (907 187)  (907 187)  routing T_17_11.lc_trk_g3_2 <X> T_17_11.input_2_5
 (34 11)  (908 187)  (908 187)  routing T_17_11.lc_trk_g3_2 <X> T_17_11.input_2_5
 (35 11)  (909 187)  (909 187)  routing T_17_11.lc_trk_g3_2 <X> T_17_11.input_2_5
 (36 11)  (910 187)  (910 187)  LC_5 Logic Functioning bit
 (39 11)  (913 187)  (913 187)  LC_5 Logic Functioning bit
 (41 11)  (915 187)  (915 187)  LC_5 Logic Functioning bit
 (42 11)  (916 187)  (916 187)  LC_5 Logic Functioning bit
 (14 12)  (888 188)  (888 188)  routing T_17_11.wire_logic_cluster/lc_0/out <X> T_17_11.lc_trk_g3_0
 (17 12)  (891 188)  (891 188)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 188)  (892 188)  routing T_17_11.wire_logic_cluster/lc_1/out <X> T_17_11.lc_trk_g3_1
 (25 12)  (899 188)  (899 188)  routing T_17_11.sp4_v_b_26 <X> T_17_11.lc_trk_g3_2
 (27 12)  (901 188)  (901 188)  routing T_17_11.lc_trk_g3_2 <X> T_17_11.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 188)  (902 188)  routing T_17_11.lc_trk_g3_2 <X> T_17_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 188)  (903 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (906 188)  (906 188)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (909 188)  (909 188)  routing T_17_11.lc_trk_g2_6 <X> T_17_11.input_2_6
 (36 12)  (910 188)  (910 188)  LC_6 Logic Functioning bit
 (39 12)  (913 188)  (913 188)  LC_6 Logic Functioning bit
 (41 12)  (915 188)  (915 188)  LC_6 Logic Functioning bit
 (42 12)  (916 188)  (916 188)  LC_6 Logic Functioning bit
 (44 12)  (918 188)  (918 188)  LC_6 Logic Functioning bit
 (45 12)  (919 188)  (919 188)  LC_6 Logic Functioning bit
 (17 13)  (891 189)  (891 189)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (896 189)  (896 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (897 189)  (897 189)  routing T_17_11.sp4_v_b_26 <X> T_17_11.lc_trk_g3_2
 (30 13)  (904 189)  (904 189)  routing T_17_11.lc_trk_g3_2 <X> T_17_11.wire_logic_cluster/lc_6/in_1
 (32 13)  (906 189)  (906 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (907 189)  (907 189)  routing T_17_11.lc_trk_g2_6 <X> T_17_11.input_2_6
 (35 13)  (909 189)  (909 189)  routing T_17_11.lc_trk_g2_6 <X> T_17_11.input_2_6
 (36 13)  (910 189)  (910 189)  LC_6 Logic Functioning bit
 (39 13)  (913 189)  (913 189)  LC_6 Logic Functioning bit
 (41 13)  (915 189)  (915 189)  LC_6 Logic Functioning bit
 (42 13)  (916 189)  (916 189)  LC_6 Logic Functioning bit
 (0 14)  (874 190)  (874 190)  routing T_17_11.lc_trk_g3_5 <X> T_17_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 190)  (875 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (9 14)  (883 190)  (883 190)  routing T_17_11.sp4_h_r_7 <X> T_17_11.sp4_h_l_47
 (10 14)  (884 190)  (884 190)  routing T_17_11.sp4_h_r_7 <X> T_17_11.sp4_h_l_47
 (15 14)  (889 190)  (889 190)  routing T_17_11.sp4_h_r_45 <X> T_17_11.lc_trk_g3_5
 (16 14)  (890 190)  (890 190)  routing T_17_11.sp4_h_r_45 <X> T_17_11.lc_trk_g3_5
 (17 14)  (891 190)  (891 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (892 190)  (892 190)  routing T_17_11.sp4_h_r_45 <X> T_17_11.lc_trk_g3_5
 (21 14)  (895 190)  (895 190)  routing T_17_11.wire_logic_cluster/lc_7/out <X> T_17_11.lc_trk_g3_7
 (22 14)  (896 190)  (896 190)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (901 190)  (901 190)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 190)  (902 190)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 190)  (903 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 190)  (904 190)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 190)  (906 190)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (910 190)  (910 190)  LC_7 Logic Functioning bit
 (39 14)  (913 190)  (913 190)  LC_7 Logic Functioning bit
 (41 14)  (915 190)  (915 190)  LC_7 Logic Functioning bit
 (42 14)  (916 190)  (916 190)  LC_7 Logic Functioning bit
 (44 14)  (918 190)  (918 190)  LC_7 Logic Functioning bit
 (45 14)  (919 190)  (919 190)  LC_7 Logic Functioning bit
 (0 15)  (874 191)  (874 191)  routing T_17_11.lc_trk_g3_5 <X> T_17_11.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 191)  (875 191)  routing T_17_11.lc_trk_g3_5 <X> T_17_11.wire_logic_cluster/lc_7/s_r
 (8 15)  (882 191)  (882 191)  routing T_17_11.sp4_h_r_10 <X> T_17_11.sp4_v_t_47
 (9 15)  (883 191)  (883 191)  routing T_17_11.sp4_h_r_10 <X> T_17_11.sp4_v_t_47
 (18 15)  (892 191)  (892 191)  routing T_17_11.sp4_h_r_45 <X> T_17_11.lc_trk_g3_5
 (30 15)  (904 191)  (904 191)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_7/in_1
 (32 15)  (906 191)  (906 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (907 191)  (907 191)  routing T_17_11.lc_trk_g3_2 <X> T_17_11.input_2_7
 (34 15)  (908 191)  (908 191)  routing T_17_11.lc_trk_g3_2 <X> T_17_11.input_2_7
 (35 15)  (909 191)  (909 191)  routing T_17_11.lc_trk_g3_2 <X> T_17_11.input_2_7
 (36 15)  (910 191)  (910 191)  LC_7 Logic Functioning bit
 (39 15)  (913 191)  (913 191)  LC_7 Logic Functioning bit
 (41 15)  (915 191)  (915 191)  LC_7 Logic Functioning bit
 (42 15)  (916 191)  (916 191)  LC_7 Logic Functioning bit


LogicTile_18_11

 (15 0)  (943 176)  (943 176)  routing T_18_11.lft_op_1 <X> T_18_11.lc_trk_g0_1
 (17 0)  (945 176)  (945 176)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (946 176)  (946 176)  routing T_18_11.lft_op_1 <X> T_18_11.lc_trk_g0_1
 (21 0)  (949 176)  (949 176)  routing T_18_11.lft_op_3 <X> T_18_11.lc_trk_g0_3
 (22 0)  (950 176)  (950 176)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (952 176)  (952 176)  routing T_18_11.lft_op_3 <X> T_18_11.lc_trk_g0_3
 (26 0)  (954 176)  (954 176)  routing T_18_11.lc_trk_g0_6 <X> T_18_11.wire_logic_cluster/lc_0/in_0
 (29 0)  (957 176)  (957 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 176)  (960 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 176)  (962 176)  routing T_18_11.lc_trk_g1_0 <X> T_18_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 176)  (964 176)  LC_0 Logic Functioning bit
 (37 0)  (965 176)  (965 176)  LC_0 Logic Functioning bit
 (38 0)  (966 176)  (966 176)  LC_0 Logic Functioning bit
 (39 0)  (967 176)  (967 176)  LC_0 Logic Functioning bit
 (40 0)  (968 176)  (968 176)  LC_0 Logic Functioning bit
 (41 0)  (969 176)  (969 176)  LC_0 Logic Functioning bit
 (42 0)  (970 176)  (970 176)  LC_0 Logic Functioning bit
 (43 0)  (971 176)  (971 176)  LC_0 Logic Functioning bit
 (26 1)  (954 177)  (954 177)  routing T_18_11.lc_trk_g0_6 <X> T_18_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 177)  (957 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (960 177)  (960 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (962 177)  (962 177)  routing T_18_11.lc_trk_g1_1 <X> T_18_11.input_2_0
 (36 1)  (964 177)  (964 177)  LC_0 Logic Functioning bit
 (37 1)  (965 177)  (965 177)  LC_0 Logic Functioning bit
 (38 1)  (966 177)  (966 177)  LC_0 Logic Functioning bit
 (39 1)  (967 177)  (967 177)  LC_0 Logic Functioning bit
 (40 1)  (968 177)  (968 177)  LC_0 Logic Functioning bit
 (42 1)  (970 177)  (970 177)  LC_0 Logic Functioning bit
 (43 1)  (971 177)  (971 177)  LC_0 Logic Functioning bit
 (14 2)  (942 178)  (942 178)  routing T_18_11.wire_logic_cluster/lc_4/out <X> T_18_11.lc_trk_g0_4
 (25 2)  (953 178)  (953 178)  routing T_18_11.lft_op_6 <X> T_18_11.lc_trk_g0_6
 (28 2)  (956 178)  (956 178)  routing T_18_11.lc_trk_g2_2 <X> T_18_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 178)  (957 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 178)  (959 178)  routing T_18_11.lc_trk_g0_4 <X> T_18_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 178)  (960 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (964 178)  (964 178)  LC_1 Logic Functioning bit
 (37 2)  (965 178)  (965 178)  LC_1 Logic Functioning bit
 (38 2)  (966 178)  (966 178)  LC_1 Logic Functioning bit
 (39 2)  (967 178)  (967 178)  LC_1 Logic Functioning bit
 (41 2)  (969 178)  (969 178)  LC_1 Logic Functioning bit
 (42 2)  (970 178)  (970 178)  LC_1 Logic Functioning bit
 (43 2)  (971 178)  (971 178)  LC_1 Logic Functioning bit
 (50 2)  (978 178)  (978 178)  Cascade bit: LH_LC01_inmux02_5

 (17 3)  (945 179)  (945 179)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (950 179)  (950 179)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (952 179)  (952 179)  routing T_18_11.lft_op_6 <X> T_18_11.lc_trk_g0_6
 (26 3)  (954 179)  (954 179)  routing T_18_11.lc_trk_g2_3 <X> T_18_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 179)  (956 179)  routing T_18_11.lc_trk_g2_3 <X> T_18_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 179)  (957 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 179)  (958 179)  routing T_18_11.lc_trk_g2_2 <X> T_18_11.wire_logic_cluster/lc_1/in_1
 (36 3)  (964 179)  (964 179)  LC_1 Logic Functioning bit
 (37 3)  (965 179)  (965 179)  LC_1 Logic Functioning bit
 (38 3)  (966 179)  (966 179)  LC_1 Logic Functioning bit
 (39 3)  (967 179)  (967 179)  LC_1 Logic Functioning bit
 (40 3)  (968 179)  (968 179)  LC_1 Logic Functioning bit
 (41 3)  (969 179)  (969 179)  LC_1 Logic Functioning bit
 (42 3)  (970 179)  (970 179)  LC_1 Logic Functioning bit
 (43 3)  (971 179)  (971 179)  LC_1 Logic Functioning bit
 (48 3)  (976 179)  (976 179)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (13 4)  (941 180)  (941 180)  routing T_18_11.sp4_h_l_40 <X> T_18_11.sp4_v_b_5
 (14 4)  (942 180)  (942 180)  routing T_18_11.lft_op_0 <X> T_18_11.lc_trk_g1_0
 (16 4)  (944 180)  (944 180)  routing T_18_11.sp4_v_b_9 <X> T_18_11.lc_trk_g1_1
 (17 4)  (945 180)  (945 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (946 180)  (946 180)  routing T_18_11.sp4_v_b_9 <X> T_18_11.lc_trk_g1_1
 (25 4)  (953 180)  (953 180)  routing T_18_11.lft_op_2 <X> T_18_11.lc_trk_g1_2
 (26 4)  (954 180)  (954 180)  routing T_18_11.lc_trk_g3_5 <X> T_18_11.wire_logic_cluster/lc_2/in_0
 (29 4)  (957 180)  (957 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 180)  (960 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 180)  (961 180)  routing T_18_11.lc_trk_g3_0 <X> T_18_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 180)  (962 180)  routing T_18_11.lc_trk_g3_0 <X> T_18_11.wire_logic_cluster/lc_2/in_3
 (35 4)  (963 180)  (963 180)  routing T_18_11.lc_trk_g1_5 <X> T_18_11.input_2_2
 (36 4)  (964 180)  (964 180)  LC_2 Logic Functioning bit
 (37 4)  (965 180)  (965 180)  LC_2 Logic Functioning bit
 (38 4)  (966 180)  (966 180)  LC_2 Logic Functioning bit
 (39 4)  (967 180)  (967 180)  LC_2 Logic Functioning bit
 (41 4)  (969 180)  (969 180)  LC_2 Logic Functioning bit
 (42 4)  (970 180)  (970 180)  LC_2 Logic Functioning bit
 (43 4)  (971 180)  (971 180)  LC_2 Logic Functioning bit
 (3 5)  (931 181)  (931 181)  routing T_18_11.sp12_h_l_23 <X> T_18_11.sp12_h_r_0
 (12 5)  (940 181)  (940 181)  routing T_18_11.sp4_h_l_40 <X> T_18_11.sp4_v_b_5
 (15 5)  (943 181)  (943 181)  routing T_18_11.lft_op_0 <X> T_18_11.lc_trk_g1_0
 (17 5)  (945 181)  (945 181)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (18 5)  (946 181)  (946 181)  routing T_18_11.sp4_v_b_9 <X> T_18_11.lc_trk_g1_1
 (22 5)  (950 181)  (950 181)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (952 181)  (952 181)  routing T_18_11.lft_op_2 <X> T_18_11.lc_trk_g1_2
 (27 5)  (955 181)  (955 181)  routing T_18_11.lc_trk_g3_5 <X> T_18_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 181)  (956 181)  routing T_18_11.lc_trk_g3_5 <X> T_18_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 181)  (957 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 181)  (958 181)  routing T_18_11.lc_trk_g0_3 <X> T_18_11.wire_logic_cluster/lc_2/in_1
 (32 5)  (960 181)  (960 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (962 181)  (962 181)  routing T_18_11.lc_trk_g1_5 <X> T_18_11.input_2_2
 (36 5)  (964 181)  (964 181)  LC_2 Logic Functioning bit
 (37 5)  (965 181)  (965 181)  LC_2 Logic Functioning bit
 (38 5)  (966 181)  (966 181)  LC_2 Logic Functioning bit
 (39 5)  (967 181)  (967 181)  LC_2 Logic Functioning bit
 (40 5)  (968 181)  (968 181)  LC_2 Logic Functioning bit
 (41 5)  (969 181)  (969 181)  LC_2 Logic Functioning bit
 (42 5)  (970 181)  (970 181)  LC_2 Logic Functioning bit
 (43 5)  (971 181)  (971 181)  LC_2 Logic Functioning bit
 (8 6)  (936 182)  (936 182)  routing T_18_11.sp4_h_r_4 <X> T_18_11.sp4_h_l_41
 (15 6)  (943 182)  (943 182)  routing T_18_11.lft_op_5 <X> T_18_11.lc_trk_g1_5
 (17 6)  (945 182)  (945 182)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (946 182)  (946 182)  routing T_18_11.lft_op_5 <X> T_18_11.lc_trk_g1_5
 (21 6)  (949 182)  (949 182)  routing T_18_11.lft_op_7 <X> T_18_11.lc_trk_g1_7
 (22 6)  (950 182)  (950 182)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (952 182)  (952 182)  routing T_18_11.lft_op_7 <X> T_18_11.lc_trk_g1_7
 (26 6)  (954 182)  (954 182)  routing T_18_11.lc_trk_g3_6 <X> T_18_11.wire_logic_cluster/lc_3/in_0
 (27 6)  (955 182)  (955 182)  routing T_18_11.lc_trk_g3_1 <X> T_18_11.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 182)  (956 182)  routing T_18_11.lc_trk_g3_1 <X> T_18_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 182)  (957 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 182)  (960 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 182)  (961 182)  routing T_18_11.lc_trk_g3_3 <X> T_18_11.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 182)  (962 182)  routing T_18_11.lc_trk_g3_3 <X> T_18_11.wire_logic_cluster/lc_3/in_3
 (35 6)  (963 182)  (963 182)  routing T_18_11.lc_trk_g2_7 <X> T_18_11.input_2_3
 (36 6)  (964 182)  (964 182)  LC_3 Logic Functioning bit
 (37 6)  (965 182)  (965 182)  LC_3 Logic Functioning bit
 (38 6)  (966 182)  (966 182)  LC_3 Logic Functioning bit
 (39 6)  (967 182)  (967 182)  LC_3 Logic Functioning bit
 (41 6)  (969 182)  (969 182)  LC_3 Logic Functioning bit
 (42 6)  (970 182)  (970 182)  LC_3 Logic Functioning bit
 (43 6)  (971 182)  (971 182)  LC_3 Logic Functioning bit
 (4 7)  (932 183)  (932 183)  routing T_18_11.sp4_h_r_7 <X> T_18_11.sp4_h_l_38
 (6 7)  (934 183)  (934 183)  routing T_18_11.sp4_h_r_7 <X> T_18_11.sp4_h_l_38
 (26 7)  (954 183)  (954 183)  routing T_18_11.lc_trk_g3_6 <X> T_18_11.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 183)  (955 183)  routing T_18_11.lc_trk_g3_6 <X> T_18_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 183)  (956 183)  routing T_18_11.lc_trk_g3_6 <X> T_18_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 183)  (957 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 183)  (959 183)  routing T_18_11.lc_trk_g3_3 <X> T_18_11.wire_logic_cluster/lc_3/in_3
 (32 7)  (960 183)  (960 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (961 183)  (961 183)  routing T_18_11.lc_trk_g2_7 <X> T_18_11.input_2_3
 (35 7)  (963 183)  (963 183)  routing T_18_11.lc_trk_g2_7 <X> T_18_11.input_2_3
 (36 7)  (964 183)  (964 183)  LC_3 Logic Functioning bit
 (37 7)  (965 183)  (965 183)  LC_3 Logic Functioning bit
 (38 7)  (966 183)  (966 183)  LC_3 Logic Functioning bit
 (39 7)  (967 183)  (967 183)  LC_3 Logic Functioning bit
 (40 7)  (968 183)  (968 183)  LC_3 Logic Functioning bit
 (41 7)  (969 183)  (969 183)  LC_3 Logic Functioning bit
 (42 7)  (970 183)  (970 183)  LC_3 Logic Functioning bit
 (43 7)  (971 183)  (971 183)  LC_3 Logic Functioning bit
 (21 8)  (949 184)  (949 184)  routing T_18_11.wire_logic_cluster/lc_3/out <X> T_18_11.lc_trk_g2_3
 (22 8)  (950 184)  (950 184)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (25 8)  (953 184)  (953 184)  routing T_18_11.wire_logic_cluster/lc_2/out <X> T_18_11.lc_trk_g2_2
 (26 8)  (954 184)  (954 184)  routing T_18_11.lc_trk_g2_4 <X> T_18_11.wire_logic_cluster/lc_4/in_0
 (27 8)  (955 184)  (955 184)  routing T_18_11.lc_trk_g1_2 <X> T_18_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 184)  (957 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (960 184)  (960 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 184)  (961 184)  routing T_18_11.lc_trk_g3_2 <X> T_18_11.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 184)  (962 184)  routing T_18_11.lc_trk_g3_2 <X> T_18_11.wire_logic_cluster/lc_4/in_3
 (35 8)  (963 184)  (963 184)  routing T_18_11.lc_trk_g1_7 <X> T_18_11.input_2_4
 (36 8)  (964 184)  (964 184)  LC_4 Logic Functioning bit
 (37 8)  (965 184)  (965 184)  LC_4 Logic Functioning bit
 (38 8)  (966 184)  (966 184)  LC_4 Logic Functioning bit
 (39 8)  (967 184)  (967 184)  LC_4 Logic Functioning bit
 (41 8)  (969 184)  (969 184)  LC_4 Logic Functioning bit
 (42 8)  (970 184)  (970 184)  LC_4 Logic Functioning bit
 (43 8)  (971 184)  (971 184)  LC_4 Logic Functioning bit
 (9 9)  (937 185)  (937 185)  routing T_18_11.sp4_v_t_42 <X> T_18_11.sp4_v_b_7
 (22 9)  (950 185)  (950 185)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (28 9)  (956 185)  (956 185)  routing T_18_11.lc_trk_g2_4 <X> T_18_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 185)  (957 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 185)  (958 185)  routing T_18_11.lc_trk_g1_2 <X> T_18_11.wire_logic_cluster/lc_4/in_1
 (31 9)  (959 185)  (959 185)  routing T_18_11.lc_trk_g3_2 <X> T_18_11.wire_logic_cluster/lc_4/in_3
 (32 9)  (960 185)  (960 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (962 185)  (962 185)  routing T_18_11.lc_trk_g1_7 <X> T_18_11.input_2_4
 (35 9)  (963 185)  (963 185)  routing T_18_11.lc_trk_g1_7 <X> T_18_11.input_2_4
 (36 9)  (964 185)  (964 185)  LC_4 Logic Functioning bit
 (37 9)  (965 185)  (965 185)  LC_4 Logic Functioning bit
 (38 9)  (966 185)  (966 185)  LC_4 Logic Functioning bit
 (39 9)  (967 185)  (967 185)  LC_4 Logic Functioning bit
 (40 9)  (968 185)  (968 185)  LC_4 Logic Functioning bit
 (41 9)  (969 185)  (969 185)  LC_4 Logic Functioning bit
 (42 9)  (970 185)  (970 185)  LC_4 Logic Functioning bit
 (43 9)  (971 185)  (971 185)  LC_4 Logic Functioning bit
 (12 10)  (940 186)  (940 186)  routing T_18_11.sp4_v_b_8 <X> T_18_11.sp4_h_l_45
 (22 10)  (950 186)  (950 186)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (952 186)  (952 186)  routing T_18_11.tnl_op_7 <X> T_18_11.lc_trk_g2_7
 (14 11)  (942 187)  (942 187)  routing T_18_11.tnl_op_4 <X> T_18_11.lc_trk_g2_4
 (15 11)  (943 187)  (943 187)  routing T_18_11.tnl_op_4 <X> T_18_11.lc_trk_g2_4
 (17 11)  (945 187)  (945 187)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (21 11)  (949 187)  (949 187)  routing T_18_11.tnl_op_7 <X> T_18_11.lc_trk_g2_7
 (15 12)  (943 188)  (943 188)  routing T_18_11.tnl_op_1 <X> T_18_11.lc_trk_g3_1
 (17 12)  (945 188)  (945 188)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (22 12)  (950 188)  (950 188)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (952 188)  (952 188)  routing T_18_11.tnl_op_3 <X> T_18_11.lc_trk_g3_3
 (14 13)  (942 189)  (942 189)  routing T_18_11.tnl_op_0 <X> T_18_11.lc_trk_g3_0
 (15 13)  (943 189)  (943 189)  routing T_18_11.tnl_op_0 <X> T_18_11.lc_trk_g3_0
 (17 13)  (945 189)  (945 189)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (946 189)  (946 189)  routing T_18_11.tnl_op_1 <X> T_18_11.lc_trk_g3_1
 (21 13)  (949 189)  (949 189)  routing T_18_11.tnl_op_3 <X> T_18_11.lc_trk_g3_3
 (22 13)  (950 189)  (950 189)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (952 189)  (952 189)  routing T_18_11.tnl_op_2 <X> T_18_11.lc_trk_g3_2
 (25 13)  (953 189)  (953 189)  routing T_18_11.tnl_op_2 <X> T_18_11.lc_trk_g3_2
 (9 14)  (937 190)  (937 190)  routing T_18_11.sp4_h_r_7 <X> T_18_11.sp4_h_l_47
 (10 14)  (938 190)  (938 190)  routing T_18_11.sp4_h_r_7 <X> T_18_11.sp4_h_l_47
 (15 14)  (943 190)  (943 190)  routing T_18_11.tnl_op_5 <X> T_18_11.lc_trk_g3_5
 (17 14)  (945 190)  (945 190)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (18 15)  (946 191)  (946 191)  routing T_18_11.tnl_op_5 <X> T_18_11.lc_trk_g3_5
 (22 15)  (950 191)  (950 191)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (952 191)  (952 191)  routing T_18_11.tnl_op_6 <X> T_18_11.lc_trk_g3_6
 (25 15)  (953 191)  (953 191)  routing T_18_11.tnl_op_6 <X> T_18_11.lc_trk_g3_6


LogicTile_19_11

 (0 0)  (982 176)  (982 176)  Negative Clock bit

 (21 0)  (1003 176)  (1003 176)  routing T_19_11.bnr_op_3 <X> T_19_11.lc_trk_g0_3
 (22 0)  (1004 176)  (1004 176)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (1007 176)  (1007 176)  routing T_19_11.bnr_op_2 <X> T_19_11.lc_trk_g0_2
 (21 1)  (1003 177)  (1003 177)  routing T_19_11.bnr_op_3 <X> T_19_11.lc_trk_g0_3
 (22 1)  (1004 177)  (1004 177)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (1007 177)  (1007 177)  routing T_19_11.bnr_op_2 <X> T_19_11.lc_trk_g0_2
 (0 2)  (982 178)  (982 178)  routing T_19_11.glb_netwk_3 <X> T_19_11.wire_logic_cluster/lc_7/clk
 (2 2)  (984 178)  (984 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (31 2)  (1013 178)  (1013 178)  routing T_19_11.lc_trk_g2_6 <X> T_19_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 178)  (1014 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 178)  (1015 178)  routing T_19_11.lc_trk_g2_6 <X> T_19_11.wire_logic_cluster/lc_1/in_3
 (40 2)  (1022 178)  (1022 178)  LC_1 Logic Functioning bit
 (41 2)  (1023 178)  (1023 178)  LC_1 Logic Functioning bit
 (42 2)  (1024 178)  (1024 178)  LC_1 Logic Functioning bit
 (43 2)  (1025 178)  (1025 178)  LC_1 Logic Functioning bit
 (45 2)  (1027 178)  (1027 178)  LC_1 Logic Functioning bit
 (46 2)  (1028 178)  (1028 178)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (51 2)  (1033 178)  (1033 178)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (982 179)  (982 179)  routing T_19_11.glb_netwk_3 <X> T_19_11.wire_logic_cluster/lc_7/clk
 (8 3)  (990 179)  (990 179)  routing T_19_11.sp4_h_r_7 <X> T_19_11.sp4_v_t_36
 (9 3)  (991 179)  (991 179)  routing T_19_11.sp4_h_r_7 <X> T_19_11.sp4_v_t_36
 (10 3)  (992 179)  (992 179)  routing T_19_11.sp4_h_r_7 <X> T_19_11.sp4_v_t_36
 (31 3)  (1013 179)  (1013 179)  routing T_19_11.lc_trk_g2_6 <X> T_19_11.wire_logic_cluster/lc_1/in_3
 (40 3)  (1022 179)  (1022 179)  LC_1 Logic Functioning bit
 (41 3)  (1023 179)  (1023 179)  LC_1 Logic Functioning bit
 (42 3)  (1024 179)  (1024 179)  LC_1 Logic Functioning bit
 (43 3)  (1025 179)  (1025 179)  LC_1 Logic Functioning bit
 (47 3)  (1029 179)  (1029 179)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (1030 179)  (1030 179)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (17 4)  (999 180)  (999 180)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (1000 180)  (1000 180)  routing T_19_11.bnr_op_1 <X> T_19_11.lc_trk_g1_1
 (22 4)  (1004 180)  (1004 180)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (3 5)  (985 181)  (985 181)  routing T_19_11.sp12_h_l_23 <X> T_19_11.sp12_h_r_0
 (18 5)  (1000 181)  (1000 181)  routing T_19_11.bnr_op_1 <X> T_19_11.lc_trk_g1_1
 (21 5)  (1003 181)  (1003 181)  routing T_19_11.sp4_r_v_b_27 <X> T_19_11.lc_trk_g1_3
 (22 5)  (1004 181)  (1004 181)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (1005 181)  (1005 181)  routing T_19_11.sp12_h_r_10 <X> T_19_11.lc_trk_g1_2
 (29 6)  (1011 182)  (1011 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 182)  (1014 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 182)  (1016 182)  routing T_19_11.lc_trk_g1_1 <X> T_19_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 182)  (1018 182)  LC_3 Logic Functioning bit
 (37 6)  (1019 182)  (1019 182)  LC_3 Logic Functioning bit
 (38 6)  (1020 182)  (1020 182)  LC_3 Logic Functioning bit
 (39 6)  (1021 182)  (1021 182)  LC_3 Logic Functioning bit
 (41 6)  (1023 182)  (1023 182)  LC_3 Logic Functioning bit
 (43 6)  (1025 182)  (1025 182)  LC_3 Logic Functioning bit
 (51 6)  (1033 182)  (1033 182)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (9 7)  (991 183)  (991 183)  routing T_19_11.sp4_v_b_8 <X> T_19_11.sp4_v_t_41
 (10 7)  (992 183)  (992 183)  routing T_19_11.sp4_v_b_8 <X> T_19_11.sp4_v_t_41
 (12 7)  (994 183)  (994 183)  routing T_19_11.sp4_h_l_40 <X> T_19_11.sp4_v_t_40
 (26 7)  (1008 183)  (1008 183)  routing T_19_11.lc_trk_g0_3 <X> T_19_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 183)  (1011 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 183)  (1012 183)  routing T_19_11.lc_trk_g0_2 <X> T_19_11.wire_logic_cluster/lc_3/in_1
 (36 7)  (1018 183)  (1018 183)  LC_3 Logic Functioning bit
 (37 7)  (1019 183)  (1019 183)  LC_3 Logic Functioning bit
 (38 7)  (1020 183)  (1020 183)  LC_3 Logic Functioning bit
 (39 7)  (1021 183)  (1021 183)  LC_3 Logic Functioning bit
 (40 7)  (1022 183)  (1022 183)  LC_3 Logic Functioning bit
 (41 7)  (1023 183)  (1023 183)  LC_3 Logic Functioning bit
 (42 7)  (1024 183)  (1024 183)  LC_3 Logic Functioning bit
 (43 7)  (1025 183)  (1025 183)  LC_3 Logic Functioning bit
 (15 8)  (997 184)  (997 184)  routing T_19_11.tnr_op_1 <X> T_19_11.lc_trk_g2_1
 (17 8)  (999 184)  (999 184)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (28 8)  (1010 184)  (1010 184)  routing T_19_11.lc_trk_g2_5 <X> T_19_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 184)  (1011 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 184)  (1012 184)  routing T_19_11.lc_trk_g2_5 <X> T_19_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 184)  (1014 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 184)  (1015 184)  routing T_19_11.lc_trk_g2_1 <X> T_19_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 184)  (1018 184)  LC_4 Logic Functioning bit
 (38 8)  (1020 184)  (1020 184)  LC_4 Logic Functioning bit
 (46 8)  (1028 184)  (1028 184)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (26 9)  (1008 185)  (1008 185)  routing T_19_11.lc_trk_g1_3 <X> T_19_11.wire_logic_cluster/lc_4/in_0
 (27 9)  (1009 185)  (1009 185)  routing T_19_11.lc_trk_g1_3 <X> T_19_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 185)  (1011 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (1018 185)  (1018 185)  LC_4 Logic Functioning bit
 (38 9)  (1020 185)  (1020 185)  LC_4 Logic Functioning bit
 (41 9)  (1023 185)  (1023 185)  LC_4 Logic Functioning bit
 (43 9)  (1025 185)  (1025 185)  LC_4 Logic Functioning bit
 (48 9)  (1030 185)  (1030 185)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (1033 185)  (1033 185)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (6 10)  (988 186)  (988 186)  routing T_19_11.sp4_h_l_36 <X> T_19_11.sp4_v_t_43
 (15 10)  (997 186)  (997 186)  routing T_19_11.sp4_h_r_45 <X> T_19_11.lc_trk_g2_5
 (16 10)  (998 186)  (998 186)  routing T_19_11.sp4_h_r_45 <X> T_19_11.lc_trk_g2_5
 (17 10)  (999 186)  (999 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (1000 186)  (1000 186)  routing T_19_11.sp4_h_r_45 <X> T_19_11.lc_trk_g2_5
 (21 10)  (1003 186)  (1003 186)  routing T_19_11.sp4_h_l_34 <X> T_19_11.lc_trk_g2_7
 (22 10)  (1004 186)  (1004 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (1005 186)  (1005 186)  routing T_19_11.sp4_h_l_34 <X> T_19_11.lc_trk_g2_7
 (24 10)  (1006 186)  (1006 186)  routing T_19_11.sp4_h_l_34 <X> T_19_11.lc_trk_g2_7
 (25 10)  (1007 186)  (1007 186)  routing T_19_11.sp4_v_b_38 <X> T_19_11.lc_trk_g2_6
 (26 10)  (1008 186)  (1008 186)  routing T_19_11.lc_trk_g3_6 <X> T_19_11.wire_logic_cluster/lc_5/in_0
 (27 10)  (1009 186)  (1009 186)  routing T_19_11.lc_trk_g3_3 <X> T_19_11.wire_logic_cluster/lc_5/in_1
 (28 10)  (1010 186)  (1010 186)  routing T_19_11.lc_trk_g3_3 <X> T_19_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 186)  (1011 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 186)  (1014 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 186)  (1016 186)  routing T_19_11.lc_trk_g1_3 <X> T_19_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 186)  (1018 186)  LC_5 Logic Functioning bit
 (38 10)  (1020 186)  (1020 186)  LC_5 Logic Functioning bit
 (41 10)  (1023 186)  (1023 186)  LC_5 Logic Functioning bit
 (43 10)  (1025 186)  (1025 186)  LC_5 Logic Functioning bit
 (3 11)  (985 187)  (985 187)  routing T_19_11.sp12_v_b_1 <X> T_19_11.sp12_h_l_22
 (14 11)  (996 187)  (996 187)  routing T_19_11.sp4_r_v_b_36 <X> T_19_11.lc_trk_g2_4
 (17 11)  (999 187)  (999 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (1000 187)  (1000 187)  routing T_19_11.sp4_h_r_45 <X> T_19_11.lc_trk_g2_5
 (21 11)  (1003 187)  (1003 187)  routing T_19_11.sp4_h_l_34 <X> T_19_11.lc_trk_g2_7
 (22 11)  (1004 187)  (1004 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (1005 187)  (1005 187)  routing T_19_11.sp4_v_b_38 <X> T_19_11.lc_trk_g2_6
 (25 11)  (1007 187)  (1007 187)  routing T_19_11.sp4_v_b_38 <X> T_19_11.lc_trk_g2_6
 (26 11)  (1008 187)  (1008 187)  routing T_19_11.lc_trk_g3_6 <X> T_19_11.wire_logic_cluster/lc_5/in_0
 (27 11)  (1009 187)  (1009 187)  routing T_19_11.lc_trk_g3_6 <X> T_19_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 187)  (1010 187)  routing T_19_11.lc_trk_g3_6 <X> T_19_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 187)  (1011 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 187)  (1012 187)  routing T_19_11.lc_trk_g3_3 <X> T_19_11.wire_logic_cluster/lc_5/in_1
 (31 11)  (1013 187)  (1013 187)  routing T_19_11.lc_trk_g1_3 <X> T_19_11.wire_logic_cluster/lc_5/in_3
 (37 11)  (1019 187)  (1019 187)  LC_5 Logic Functioning bit
 (39 11)  (1021 187)  (1021 187)  LC_5 Logic Functioning bit
 (22 12)  (1004 188)  (1004 188)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (1005 188)  (1005 188)  routing T_19_11.sp12_v_b_11 <X> T_19_11.lc_trk_g3_3
 (26 12)  (1008 188)  (1008 188)  routing T_19_11.lc_trk_g2_4 <X> T_19_11.wire_logic_cluster/lc_6/in_0
 (28 12)  (1010 188)  (1010 188)  routing T_19_11.lc_trk_g2_7 <X> T_19_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 188)  (1011 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 188)  (1012 188)  routing T_19_11.lc_trk_g2_7 <X> T_19_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 188)  (1014 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 188)  (1016 188)  routing T_19_11.lc_trk_g1_2 <X> T_19_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 188)  (1018 188)  LC_6 Logic Functioning bit
 (37 12)  (1019 188)  (1019 188)  LC_6 Logic Functioning bit
 (38 12)  (1020 188)  (1020 188)  LC_6 Logic Functioning bit
 (41 12)  (1023 188)  (1023 188)  LC_6 Logic Functioning bit
 (43 12)  (1025 188)  (1025 188)  LC_6 Logic Functioning bit
 (50 12)  (1032 188)  (1032 188)  Cascade bit: LH_LC06_inmux02_5

 (28 13)  (1010 189)  (1010 189)  routing T_19_11.lc_trk_g2_4 <X> T_19_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 189)  (1011 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 189)  (1012 189)  routing T_19_11.lc_trk_g2_7 <X> T_19_11.wire_logic_cluster/lc_6/in_1
 (31 13)  (1013 189)  (1013 189)  routing T_19_11.lc_trk_g1_2 <X> T_19_11.wire_logic_cluster/lc_6/in_3
 (36 13)  (1018 189)  (1018 189)  LC_6 Logic Functioning bit
 (37 13)  (1019 189)  (1019 189)  LC_6 Logic Functioning bit
 (38 13)  (1020 189)  (1020 189)  LC_6 Logic Functioning bit
 (40 13)  (1022 189)  (1022 189)  LC_6 Logic Functioning bit
 (42 13)  (1024 189)  (1024 189)  LC_6 Logic Functioning bit
 (53 13)  (1035 189)  (1035 189)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (10 14)  (992 190)  (992 190)  routing T_19_11.sp4_v_b_5 <X> T_19_11.sp4_h_l_47
 (22 14)  (1004 190)  (1004 190)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (1006 190)  (1006 190)  routing T_19_11.tnr_op_7 <X> T_19_11.lc_trk_g3_7
 (31 14)  (1013 190)  (1013 190)  routing T_19_11.lc_trk_g3_7 <X> T_19_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 190)  (1014 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 190)  (1015 190)  routing T_19_11.lc_trk_g3_7 <X> T_19_11.wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 190)  (1016 190)  routing T_19_11.lc_trk_g3_7 <X> T_19_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 190)  (1018 190)  LC_7 Logic Functioning bit
 (38 14)  (1020 190)  (1020 190)  LC_7 Logic Functioning bit
 (51 14)  (1033 190)  (1033 190)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (52 14)  (1034 190)  (1034 190)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (8 15)  (990 191)  (990 191)  routing T_19_11.sp4_h_l_47 <X> T_19_11.sp4_v_t_47
 (12 15)  (994 191)  (994 191)  routing T_19_11.sp4_h_l_46 <X> T_19_11.sp4_v_t_46
 (22 15)  (1004 191)  (1004 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1007 191)  (1007 191)  routing T_19_11.sp4_r_v_b_46 <X> T_19_11.lc_trk_g3_6
 (28 15)  (1010 191)  (1010 191)  routing T_19_11.lc_trk_g2_1 <X> T_19_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 191)  (1011 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (1013 191)  (1013 191)  routing T_19_11.lc_trk_g3_7 <X> T_19_11.wire_logic_cluster/lc_7/in_3
 (37 15)  (1019 191)  (1019 191)  LC_7 Logic Functioning bit
 (39 15)  (1021 191)  (1021 191)  LC_7 Logic Functioning bit
 (47 15)  (1029 191)  (1029 191)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46
 (53 15)  (1035 191)  (1035 191)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_20_11

 (9 0)  (1045 176)  (1045 176)  routing T_20_11.sp4_v_t_36 <X> T_20_11.sp4_h_r_1
 (12 0)  (1048 176)  (1048 176)  routing T_20_11.sp4_v_t_39 <X> T_20_11.sp4_h_r_2
 (26 0)  (1062 176)  (1062 176)  routing T_20_11.lc_trk_g2_4 <X> T_20_11.wire_logic_cluster/lc_0/in_0
 (28 0)  (1064 176)  (1064 176)  routing T_20_11.lc_trk_g2_1 <X> T_20_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 176)  (1065 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 176)  (1068 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 176)  (1069 176)  routing T_20_11.lc_trk_g3_0 <X> T_20_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 176)  (1070 176)  routing T_20_11.lc_trk_g3_0 <X> T_20_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 176)  (1072 176)  LC_0 Logic Functioning bit
 (37 0)  (1073 176)  (1073 176)  LC_0 Logic Functioning bit
 (38 0)  (1074 176)  (1074 176)  LC_0 Logic Functioning bit
 (39 0)  (1075 176)  (1075 176)  LC_0 Logic Functioning bit
 (41 0)  (1077 176)  (1077 176)  LC_0 Logic Functioning bit
 (43 0)  (1079 176)  (1079 176)  LC_0 Logic Functioning bit
 (45 0)  (1081 176)  (1081 176)  LC_0 Logic Functioning bit
 (52 0)  (1088 176)  (1088 176)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (28 1)  (1064 177)  (1064 177)  routing T_20_11.lc_trk_g2_4 <X> T_20_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 177)  (1065 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (37 1)  (1073 177)  (1073 177)  LC_0 Logic Functioning bit
 (39 1)  (1075 177)  (1075 177)  LC_0 Logic Functioning bit
 (48 1)  (1084 177)  (1084 177)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (1036 178)  (1036 178)  routing T_20_11.glb_netwk_6 <X> T_20_11.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 178)  (1037 178)  routing T_20_11.glb_netwk_6 <X> T_20_11.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 178)  (1038 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (1041 178)  (1041 178)  routing T_20_11.sp4_h_r_9 <X> T_20_11.sp4_h_l_37
 (12 2)  (1048 178)  (1048 178)  routing T_20_11.sp4_h_r_11 <X> T_20_11.sp4_h_l_39
 (28 2)  (1064 178)  (1064 178)  routing T_20_11.lc_trk_g2_2 <X> T_20_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 178)  (1065 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 178)  (1068 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 178)  (1070 178)  routing T_20_11.lc_trk_g1_1 <X> T_20_11.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 178)  (1072 178)  LC_1 Logic Functioning bit
 (37 2)  (1073 178)  (1073 178)  LC_1 Logic Functioning bit
 (38 2)  (1074 178)  (1074 178)  LC_1 Logic Functioning bit
 (39 2)  (1075 178)  (1075 178)  LC_1 Logic Functioning bit
 (41 2)  (1077 178)  (1077 178)  LC_1 Logic Functioning bit
 (43 2)  (1079 178)  (1079 178)  LC_1 Logic Functioning bit
 (45 2)  (1081 178)  (1081 178)  LC_1 Logic Functioning bit
 (46 2)  (1082 178)  (1082 178)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (4 3)  (1040 179)  (1040 179)  routing T_20_11.sp4_h_r_9 <X> T_20_11.sp4_h_l_37
 (13 3)  (1049 179)  (1049 179)  routing T_20_11.sp4_h_r_11 <X> T_20_11.sp4_h_l_39
 (28 3)  (1064 179)  (1064 179)  routing T_20_11.lc_trk_g2_1 <X> T_20_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 179)  (1065 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 179)  (1066 179)  routing T_20_11.lc_trk_g2_2 <X> T_20_11.wire_logic_cluster/lc_1/in_1
 (36 3)  (1072 179)  (1072 179)  LC_1 Logic Functioning bit
 (38 3)  (1074 179)  (1074 179)  LC_1 Logic Functioning bit
 (53 3)  (1089 179)  (1089 179)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (1036 180)  (1036 180)  routing T_20_11.lc_trk_g3_3 <X> T_20_11.wire_logic_cluster/lc_7/cen
 (1 4)  (1037 180)  (1037 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (11 4)  (1047 180)  (1047 180)  routing T_20_11.sp4_h_l_46 <X> T_20_11.sp4_v_b_5
 (13 4)  (1049 180)  (1049 180)  routing T_20_11.sp4_h_l_46 <X> T_20_11.sp4_v_b_5
 (15 4)  (1051 180)  (1051 180)  routing T_20_11.sp4_h_r_1 <X> T_20_11.lc_trk_g1_1
 (16 4)  (1052 180)  (1052 180)  routing T_20_11.sp4_h_r_1 <X> T_20_11.lc_trk_g1_1
 (17 4)  (1053 180)  (1053 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (26 4)  (1062 180)  (1062 180)  routing T_20_11.lc_trk_g2_6 <X> T_20_11.wire_logic_cluster/lc_2/in_0
 (28 4)  (1064 180)  (1064 180)  routing T_20_11.lc_trk_g2_1 <X> T_20_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 180)  (1065 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 180)  (1067 180)  routing T_20_11.lc_trk_g3_4 <X> T_20_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 180)  (1068 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 180)  (1069 180)  routing T_20_11.lc_trk_g3_4 <X> T_20_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 180)  (1070 180)  routing T_20_11.lc_trk_g3_4 <X> T_20_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 180)  (1072 180)  LC_2 Logic Functioning bit
 (37 4)  (1073 180)  (1073 180)  LC_2 Logic Functioning bit
 (38 4)  (1074 180)  (1074 180)  LC_2 Logic Functioning bit
 (39 4)  (1075 180)  (1075 180)  LC_2 Logic Functioning bit
 (41 4)  (1077 180)  (1077 180)  LC_2 Logic Functioning bit
 (43 4)  (1079 180)  (1079 180)  LC_2 Logic Functioning bit
 (45 4)  (1081 180)  (1081 180)  LC_2 Logic Functioning bit
 (47 4)  (1083 180)  (1083 180)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (51 4)  (1087 180)  (1087 180)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (0 5)  (1036 181)  (1036 181)  routing T_20_11.lc_trk_g3_3 <X> T_20_11.wire_logic_cluster/lc_7/cen
 (1 5)  (1037 181)  (1037 181)  routing T_20_11.lc_trk_g3_3 <X> T_20_11.wire_logic_cluster/lc_7/cen
 (4 5)  (1040 181)  (1040 181)  routing T_20_11.sp4_v_t_47 <X> T_20_11.sp4_h_r_3
 (12 5)  (1048 181)  (1048 181)  routing T_20_11.sp4_h_l_46 <X> T_20_11.sp4_v_b_5
 (18 5)  (1054 181)  (1054 181)  routing T_20_11.sp4_h_r_1 <X> T_20_11.lc_trk_g1_1
 (26 5)  (1062 181)  (1062 181)  routing T_20_11.lc_trk_g2_6 <X> T_20_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 181)  (1064 181)  routing T_20_11.lc_trk_g2_6 <X> T_20_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 181)  (1065 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (37 5)  (1073 181)  (1073 181)  LC_2 Logic Functioning bit
 (39 5)  (1075 181)  (1075 181)  LC_2 Logic Functioning bit
 (48 5)  (1084 181)  (1084 181)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (5 6)  (1041 182)  (1041 182)  routing T_20_11.sp4_v_t_44 <X> T_20_11.sp4_h_l_38
 (16 6)  (1052 182)  (1052 182)  routing T_20_11.sp4_v_b_5 <X> T_20_11.lc_trk_g1_5
 (17 6)  (1053 182)  (1053 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (1054 182)  (1054 182)  routing T_20_11.sp4_v_b_5 <X> T_20_11.lc_trk_g1_5
 (4 7)  (1040 183)  (1040 183)  routing T_20_11.sp4_v_t_44 <X> T_20_11.sp4_h_l_38
 (6 7)  (1042 183)  (1042 183)  routing T_20_11.sp4_v_t_44 <X> T_20_11.sp4_h_l_38
 (10 7)  (1046 183)  (1046 183)  routing T_20_11.sp4_h_l_46 <X> T_20_11.sp4_v_t_41
 (13 7)  (1049 183)  (1049 183)  routing T_20_11.sp4_v_b_0 <X> T_20_11.sp4_h_l_40
 (15 8)  (1051 184)  (1051 184)  routing T_20_11.sp4_v_t_28 <X> T_20_11.lc_trk_g2_1
 (16 8)  (1052 184)  (1052 184)  routing T_20_11.sp4_v_t_28 <X> T_20_11.lc_trk_g2_1
 (17 8)  (1053 184)  (1053 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (25 8)  (1061 184)  (1061 184)  routing T_20_11.bnl_op_2 <X> T_20_11.lc_trk_g2_2
 (22 9)  (1058 185)  (1058 185)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (1061 185)  (1061 185)  routing T_20_11.bnl_op_2 <X> T_20_11.lc_trk_g2_2
 (8 10)  (1044 186)  (1044 186)  routing T_20_11.sp4_v_t_42 <X> T_20_11.sp4_h_l_42
 (9 10)  (1045 186)  (1045 186)  routing T_20_11.sp4_v_t_42 <X> T_20_11.sp4_h_l_42
 (12 10)  (1048 186)  (1048 186)  routing T_20_11.sp4_v_t_45 <X> T_20_11.sp4_h_l_45
 (14 10)  (1050 186)  (1050 186)  routing T_20_11.bnl_op_4 <X> T_20_11.lc_trk_g2_4
 (25 10)  (1061 186)  (1061 186)  routing T_20_11.bnl_op_6 <X> T_20_11.lc_trk_g2_6
 (11 11)  (1047 187)  (1047 187)  routing T_20_11.sp4_v_t_45 <X> T_20_11.sp4_h_l_45
 (14 11)  (1050 187)  (1050 187)  routing T_20_11.bnl_op_4 <X> T_20_11.lc_trk_g2_4
 (17 11)  (1053 187)  (1053 187)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (22 11)  (1058 187)  (1058 187)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (1061 187)  (1061 187)  routing T_20_11.bnl_op_6 <X> T_20_11.lc_trk_g2_6
 (14 12)  (1050 188)  (1050 188)  routing T_20_11.sp4_h_r_40 <X> T_20_11.lc_trk_g3_0
 (22 12)  (1058 188)  (1058 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1059 188)  (1059 188)  routing T_20_11.sp4_v_t_30 <X> T_20_11.lc_trk_g3_3
 (24 12)  (1060 188)  (1060 188)  routing T_20_11.sp4_v_t_30 <X> T_20_11.lc_trk_g3_3
 (3 13)  (1039 189)  (1039 189)  routing T_20_11.sp12_h_l_22 <X> T_20_11.sp12_h_r_1
 (14 13)  (1050 189)  (1050 189)  routing T_20_11.sp4_h_r_40 <X> T_20_11.lc_trk_g3_0
 (15 13)  (1051 189)  (1051 189)  routing T_20_11.sp4_h_r_40 <X> T_20_11.lc_trk_g3_0
 (16 13)  (1052 189)  (1052 189)  routing T_20_11.sp4_h_r_40 <X> T_20_11.lc_trk_g3_0
 (17 13)  (1053 189)  (1053 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (1 14)  (1037 190)  (1037 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (8 14)  (1044 190)  (1044 190)  routing T_20_11.sp4_v_t_47 <X> T_20_11.sp4_h_l_47
 (9 14)  (1045 190)  (1045 190)  routing T_20_11.sp4_v_t_47 <X> T_20_11.sp4_h_l_47
 (13 14)  (1049 190)  (1049 190)  routing T_20_11.sp4_h_r_11 <X> T_20_11.sp4_v_t_46
 (0 15)  (1036 191)  (1036 191)  routing T_20_11.lc_trk_g1_5 <X> T_20_11.wire_logic_cluster/lc_7/s_r
 (1 15)  (1037 191)  (1037 191)  routing T_20_11.lc_trk_g1_5 <X> T_20_11.wire_logic_cluster/lc_7/s_r
 (4 15)  (1040 191)  (1040 191)  routing T_20_11.sp4_v_b_4 <X> T_20_11.sp4_h_l_44
 (12 15)  (1048 191)  (1048 191)  routing T_20_11.sp4_h_r_11 <X> T_20_11.sp4_v_t_46
 (14 15)  (1050 191)  (1050 191)  routing T_20_11.sp12_v_b_20 <X> T_20_11.lc_trk_g3_4
 (16 15)  (1052 191)  (1052 191)  routing T_20_11.sp12_v_b_20 <X> T_20_11.lc_trk_g3_4
 (17 15)  (1053 191)  (1053 191)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4


LogicTile_21_11

 (21 0)  (1111 176)  (1111 176)  routing T_21_11.wire_logic_cluster/lc_3/out <X> T_21_11.lc_trk_g0_3
 (22 0)  (1112 176)  (1112 176)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (1116 176)  (1116 176)  routing T_21_11.lc_trk_g0_6 <X> T_21_11.wire_logic_cluster/lc_0/in_0
 (27 0)  (1117 176)  (1117 176)  routing T_21_11.lc_trk_g3_0 <X> T_21_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (1118 176)  (1118 176)  routing T_21_11.lc_trk_g3_0 <X> T_21_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 176)  (1119 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 176)  (1122 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 176)  (1126 176)  LC_0 Logic Functioning bit
 (38 0)  (1128 176)  (1128 176)  LC_0 Logic Functioning bit
 (42 0)  (1132 176)  (1132 176)  LC_0 Logic Functioning bit
 (43 0)  (1133 176)  (1133 176)  LC_0 Logic Functioning bit
 (26 1)  (1116 177)  (1116 177)  routing T_21_11.lc_trk_g0_6 <X> T_21_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 177)  (1119 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (1121 177)  (1121 177)  routing T_21_11.lc_trk_g0_3 <X> T_21_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (1122 177)  (1122 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (1123 177)  (1123 177)  routing T_21_11.lc_trk_g3_1 <X> T_21_11.input_2_0
 (34 1)  (1124 177)  (1124 177)  routing T_21_11.lc_trk_g3_1 <X> T_21_11.input_2_0
 (36 1)  (1126 177)  (1126 177)  LC_0 Logic Functioning bit
 (37 1)  (1127 177)  (1127 177)  LC_0 Logic Functioning bit
 (38 1)  (1128 177)  (1128 177)  LC_0 Logic Functioning bit
 (39 1)  (1129 177)  (1129 177)  LC_0 Logic Functioning bit
 (42 1)  (1132 177)  (1132 177)  LC_0 Logic Functioning bit
 (43 1)  (1133 177)  (1133 177)  LC_0 Logic Functioning bit
 (0 2)  (1090 178)  (1090 178)  routing T_21_11.glb_netwk_6 <X> T_21_11.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 178)  (1091 178)  routing T_21_11.glb_netwk_6 <X> T_21_11.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 178)  (1092 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1104 178)  (1104 178)  routing T_21_11.wire_logic_cluster/lc_4/out <X> T_21_11.lc_trk_g0_4
 (25 2)  (1115 178)  (1115 178)  routing T_21_11.sp4_h_r_14 <X> T_21_11.lc_trk_g0_6
 (31 2)  (1121 178)  (1121 178)  routing T_21_11.lc_trk_g1_7 <X> T_21_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 178)  (1122 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 178)  (1124 178)  routing T_21_11.lc_trk_g1_7 <X> T_21_11.wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 178)  (1126 178)  LC_1 Logic Functioning bit
 (37 2)  (1127 178)  (1127 178)  LC_1 Logic Functioning bit
 (38 2)  (1128 178)  (1128 178)  LC_1 Logic Functioning bit
 (39 2)  (1129 178)  (1129 178)  LC_1 Logic Functioning bit
 (41 2)  (1131 178)  (1131 178)  LC_1 Logic Functioning bit
 (43 2)  (1133 178)  (1133 178)  LC_1 Logic Functioning bit
 (10 3)  (1100 179)  (1100 179)  routing T_21_11.sp4_h_l_45 <X> T_21_11.sp4_v_t_36
 (17 3)  (1107 179)  (1107 179)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (1112 179)  (1112 179)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (1113 179)  (1113 179)  routing T_21_11.sp4_h_r_14 <X> T_21_11.lc_trk_g0_6
 (24 3)  (1114 179)  (1114 179)  routing T_21_11.sp4_h_r_14 <X> T_21_11.lc_trk_g0_6
 (26 3)  (1116 179)  (1116 179)  routing T_21_11.lc_trk_g3_2 <X> T_21_11.wire_logic_cluster/lc_1/in_0
 (27 3)  (1117 179)  (1117 179)  routing T_21_11.lc_trk_g3_2 <X> T_21_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (1118 179)  (1118 179)  routing T_21_11.lc_trk_g3_2 <X> T_21_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 179)  (1119 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (1121 179)  (1121 179)  routing T_21_11.lc_trk_g1_7 <X> T_21_11.wire_logic_cluster/lc_1/in_3
 (36 3)  (1126 179)  (1126 179)  LC_1 Logic Functioning bit
 (37 3)  (1127 179)  (1127 179)  LC_1 Logic Functioning bit
 (38 3)  (1128 179)  (1128 179)  LC_1 Logic Functioning bit
 (39 3)  (1129 179)  (1129 179)  LC_1 Logic Functioning bit
 (40 3)  (1130 179)  (1130 179)  LC_1 Logic Functioning bit
 (42 3)  (1132 179)  (1132 179)  LC_1 Logic Functioning bit
 (1 4)  (1091 180)  (1091 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (1111 180)  (1111 180)  routing T_21_11.sp12_h_r_3 <X> T_21_11.lc_trk_g1_3
 (22 4)  (1112 180)  (1112 180)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (1114 180)  (1114 180)  routing T_21_11.sp12_h_r_3 <X> T_21_11.lc_trk_g1_3
 (27 4)  (1117 180)  (1117 180)  routing T_21_11.lc_trk_g3_2 <X> T_21_11.wire_logic_cluster/lc_2/in_1
 (28 4)  (1118 180)  (1118 180)  routing T_21_11.lc_trk_g3_2 <X> T_21_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 180)  (1119 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 180)  (1122 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 180)  (1126 180)  LC_2 Logic Functioning bit
 (37 4)  (1127 180)  (1127 180)  LC_2 Logic Functioning bit
 (38 4)  (1128 180)  (1128 180)  LC_2 Logic Functioning bit
 (41 4)  (1131 180)  (1131 180)  LC_2 Logic Functioning bit
 (43 4)  (1133 180)  (1133 180)  LC_2 Logic Functioning bit
 (0 5)  (1090 181)  (1090 181)  routing T_21_11.lc_trk_g1_3 <X> T_21_11.wire_logic_cluster/lc_7/cen
 (1 5)  (1091 181)  (1091 181)  routing T_21_11.lc_trk_g1_3 <X> T_21_11.wire_logic_cluster/lc_7/cen
 (21 5)  (1111 181)  (1111 181)  routing T_21_11.sp12_h_r_3 <X> T_21_11.lc_trk_g1_3
 (26 5)  (1116 181)  (1116 181)  routing T_21_11.lc_trk_g3_3 <X> T_21_11.wire_logic_cluster/lc_2/in_0
 (27 5)  (1117 181)  (1117 181)  routing T_21_11.lc_trk_g3_3 <X> T_21_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (1118 181)  (1118 181)  routing T_21_11.lc_trk_g3_3 <X> T_21_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 181)  (1119 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (1120 181)  (1120 181)  routing T_21_11.lc_trk_g3_2 <X> T_21_11.wire_logic_cluster/lc_2/in_1
 (31 5)  (1121 181)  (1121 181)  routing T_21_11.lc_trk_g0_3 <X> T_21_11.wire_logic_cluster/lc_2/in_3
 (32 5)  (1122 181)  (1122 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (1123 181)  (1123 181)  routing T_21_11.lc_trk_g2_0 <X> T_21_11.input_2_2
 (37 5)  (1127 181)  (1127 181)  LC_2 Logic Functioning bit
 (21 6)  (1111 182)  (1111 182)  routing T_21_11.sp4_h_l_2 <X> T_21_11.lc_trk_g1_7
 (22 6)  (1112 182)  (1112 182)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (1113 182)  (1113 182)  routing T_21_11.sp4_h_l_2 <X> T_21_11.lc_trk_g1_7
 (24 6)  (1114 182)  (1114 182)  routing T_21_11.sp4_h_l_2 <X> T_21_11.lc_trk_g1_7
 (26 6)  (1116 182)  (1116 182)  routing T_21_11.lc_trk_g3_6 <X> T_21_11.wire_logic_cluster/lc_3/in_0
 (29 6)  (1119 182)  (1119 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1120 182)  (1120 182)  routing T_21_11.lc_trk_g0_4 <X> T_21_11.wire_logic_cluster/lc_3/in_1
 (31 6)  (1121 182)  (1121 182)  routing T_21_11.lc_trk_g1_7 <X> T_21_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 182)  (1122 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 182)  (1124 182)  routing T_21_11.lc_trk_g1_7 <X> T_21_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 182)  (1126 182)  LC_3 Logic Functioning bit
 (38 6)  (1128 182)  (1128 182)  LC_3 Logic Functioning bit
 (41 6)  (1131 182)  (1131 182)  LC_3 Logic Functioning bit
 (42 6)  (1132 182)  (1132 182)  LC_3 Logic Functioning bit
 (43 6)  (1133 182)  (1133 182)  LC_3 Logic Functioning bit
 (45 6)  (1135 182)  (1135 182)  LC_3 Logic Functioning bit
 (46 6)  (1136 182)  (1136 182)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (1137 182)  (1137 182)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (1140 182)  (1140 182)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (1142 182)  (1142 182)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (26 7)  (1116 183)  (1116 183)  routing T_21_11.lc_trk_g3_6 <X> T_21_11.wire_logic_cluster/lc_3/in_0
 (27 7)  (1117 183)  (1117 183)  routing T_21_11.lc_trk_g3_6 <X> T_21_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (1118 183)  (1118 183)  routing T_21_11.lc_trk_g3_6 <X> T_21_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 183)  (1119 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (1121 183)  (1121 183)  routing T_21_11.lc_trk_g1_7 <X> T_21_11.wire_logic_cluster/lc_3/in_3
 (42 7)  (1132 183)  (1132 183)  LC_3 Logic Functioning bit
 (43 7)  (1133 183)  (1133 183)  LC_3 Logic Functioning bit
 (53 7)  (1143 183)  (1143 183)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (1104 184)  (1104 184)  routing T_21_11.sp4_v_t_21 <X> T_21_11.lc_trk_g2_0
 (26 8)  (1116 184)  (1116 184)  routing T_21_11.lc_trk_g1_7 <X> T_21_11.wire_logic_cluster/lc_4/in_0
 (27 8)  (1117 184)  (1117 184)  routing T_21_11.lc_trk_g3_0 <X> T_21_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (1118 184)  (1118 184)  routing T_21_11.lc_trk_g3_0 <X> T_21_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 184)  (1119 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 184)  (1122 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 184)  (1123 184)  routing T_21_11.lc_trk_g3_2 <X> T_21_11.wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 184)  (1124 184)  routing T_21_11.lc_trk_g3_2 <X> T_21_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 184)  (1126 184)  LC_4 Logic Functioning bit
 (37 8)  (1127 184)  (1127 184)  LC_4 Logic Functioning bit
 (38 8)  (1128 184)  (1128 184)  LC_4 Logic Functioning bit
 (39 8)  (1129 184)  (1129 184)  LC_4 Logic Functioning bit
 (41 8)  (1131 184)  (1131 184)  LC_4 Logic Functioning bit
 (43 8)  (1133 184)  (1133 184)  LC_4 Logic Functioning bit
 (11 9)  (1101 185)  (1101 185)  routing T_21_11.sp4_h_l_37 <X> T_21_11.sp4_h_r_8
 (13 9)  (1103 185)  (1103 185)  routing T_21_11.sp4_h_l_37 <X> T_21_11.sp4_h_r_8
 (14 9)  (1104 185)  (1104 185)  routing T_21_11.sp4_v_t_21 <X> T_21_11.lc_trk_g2_0
 (16 9)  (1106 185)  (1106 185)  routing T_21_11.sp4_v_t_21 <X> T_21_11.lc_trk_g2_0
 (17 9)  (1107 185)  (1107 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (26 9)  (1116 185)  (1116 185)  routing T_21_11.lc_trk_g1_7 <X> T_21_11.wire_logic_cluster/lc_4/in_0
 (27 9)  (1117 185)  (1117 185)  routing T_21_11.lc_trk_g1_7 <X> T_21_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 185)  (1119 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (1121 185)  (1121 185)  routing T_21_11.lc_trk_g3_2 <X> T_21_11.wire_logic_cluster/lc_4/in_3
 (36 9)  (1126 185)  (1126 185)  LC_4 Logic Functioning bit
 (38 9)  (1128 185)  (1128 185)  LC_4 Logic Functioning bit
 (9 10)  (1099 186)  (1099 186)  routing T_21_11.sp4_h_r_4 <X> T_21_11.sp4_h_l_42
 (10 10)  (1100 186)  (1100 186)  routing T_21_11.sp4_h_r_4 <X> T_21_11.sp4_h_l_42
 (13 10)  (1103 186)  (1103 186)  routing T_21_11.sp4_h_r_8 <X> T_21_11.sp4_v_t_45
 (12 11)  (1102 187)  (1102 187)  routing T_21_11.sp4_h_r_8 <X> T_21_11.sp4_v_t_45
 (17 11)  (1107 187)  (1107 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (17 12)  (1107 188)  (1107 188)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1108 188)  (1108 188)  routing T_21_11.wire_logic_cluster/lc_1/out <X> T_21_11.lc_trk_g3_1
 (22 12)  (1112 188)  (1112 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (16 13)  (1106 189)  (1106 189)  routing T_21_11.sp12_v_b_8 <X> T_21_11.lc_trk_g3_0
 (17 13)  (1107 189)  (1107 189)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (21 13)  (1111 189)  (1111 189)  routing T_21_11.sp4_r_v_b_43 <X> T_21_11.lc_trk_g3_3
 (22 13)  (1112 189)  (1112 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1115 189)  (1115 189)  routing T_21_11.sp4_r_v_b_42 <X> T_21_11.lc_trk_g3_2
 (0 14)  (1090 190)  (1090 190)  routing T_21_11.lc_trk_g2_4 <X> T_21_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 190)  (1091 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (1091 191)  (1091 191)  routing T_21_11.lc_trk_g2_4 <X> T_21_11.wire_logic_cluster/lc_7/s_r
 (22 15)  (1112 191)  (1112 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_22_11

 (2 0)  (1146 176)  (1146 176)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (22 1)  (1166 177)  (1166 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (3 2)  (1147 178)  (1147 178)  routing T_22_11.sp12_v_t_23 <X> T_22_11.sp12_h_l_23
 (28 2)  (1172 178)  (1172 178)  routing T_22_11.lc_trk_g2_4 <X> T_22_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 178)  (1173 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1174 178)  (1174 178)  routing T_22_11.lc_trk_g2_4 <X> T_22_11.wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 178)  (1176 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 178)  (1177 178)  routing T_22_11.lc_trk_g2_2 <X> T_22_11.wire_logic_cluster/lc_1/in_3
 (37 2)  (1181 178)  (1181 178)  LC_1 Logic Functioning bit
 (39 2)  (1183 178)  (1183 178)  LC_1 Logic Functioning bit
 (31 3)  (1175 179)  (1175 179)  routing T_22_11.lc_trk_g2_2 <X> T_22_11.wire_logic_cluster/lc_1/in_3
 (37 3)  (1181 179)  (1181 179)  LC_1 Logic Functioning bit
 (39 3)  (1183 179)  (1183 179)  LC_1 Logic Functioning bit
 (21 4)  (1165 180)  (1165 180)  routing T_22_11.lft_op_3 <X> T_22_11.lc_trk_g1_3
 (22 4)  (1166 180)  (1166 180)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (1168 180)  (1168 180)  routing T_22_11.lft_op_3 <X> T_22_11.lc_trk_g1_3
 (9 6)  (1153 182)  (1153 182)  routing T_22_11.sp4_h_r_1 <X> T_22_11.sp4_h_l_41
 (10 6)  (1154 182)  (1154 182)  routing T_22_11.sp4_h_r_1 <X> T_22_11.sp4_h_l_41
 (26 6)  (1170 182)  (1170 182)  routing T_22_11.lc_trk_g2_7 <X> T_22_11.wire_logic_cluster/lc_3/in_0
 (32 6)  (1176 182)  (1176 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 182)  (1178 182)  routing T_22_11.lc_trk_g1_3 <X> T_22_11.wire_logic_cluster/lc_3/in_3
 (37 6)  (1181 182)  (1181 182)  LC_3 Logic Functioning bit
 (39 6)  (1183 182)  (1183 182)  LC_3 Logic Functioning bit
 (26 7)  (1170 183)  (1170 183)  routing T_22_11.lc_trk_g2_7 <X> T_22_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (1172 183)  (1172 183)  routing T_22_11.lc_trk_g2_7 <X> T_22_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 183)  (1173 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (1175 183)  (1175 183)  routing T_22_11.lc_trk_g1_3 <X> T_22_11.wire_logic_cluster/lc_3/in_3
 (36 7)  (1180 183)  (1180 183)  LC_3 Logic Functioning bit
 (38 7)  (1182 183)  (1182 183)  LC_3 Logic Functioning bit
 (48 7)  (1192 183)  (1192 183)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (17 8)  (1161 184)  (1161 184)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1162 184)  (1162 184)  routing T_22_11.wire_logic_cluster/lc_1/out <X> T_22_11.lc_trk_g2_1
 (28 8)  (1172 184)  (1172 184)  routing T_22_11.lc_trk_g2_7 <X> T_22_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 184)  (1173 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1174 184)  (1174 184)  routing T_22_11.lc_trk_g2_7 <X> T_22_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (1176 184)  (1176 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 184)  (1177 184)  routing T_22_11.lc_trk_g3_2 <X> T_22_11.wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 184)  (1178 184)  routing T_22_11.lc_trk_g3_2 <X> T_22_11.wire_logic_cluster/lc_4/in_3
 (37 8)  (1181 184)  (1181 184)  LC_4 Logic Functioning bit
 (39 8)  (1183 184)  (1183 184)  LC_4 Logic Functioning bit
 (41 8)  (1185 184)  (1185 184)  LC_4 Logic Functioning bit
 (43 8)  (1187 184)  (1187 184)  LC_4 Logic Functioning bit
 (22 9)  (1166 185)  (1166 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1167 185)  (1167 185)  routing T_22_11.sp4_h_l_15 <X> T_22_11.lc_trk_g2_2
 (24 9)  (1168 185)  (1168 185)  routing T_22_11.sp4_h_l_15 <X> T_22_11.lc_trk_g2_2
 (25 9)  (1169 185)  (1169 185)  routing T_22_11.sp4_h_l_15 <X> T_22_11.lc_trk_g2_2
 (30 9)  (1174 185)  (1174 185)  routing T_22_11.lc_trk_g2_7 <X> T_22_11.wire_logic_cluster/lc_4/in_1
 (31 9)  (1175 185)  (1175 185)  routing T_22_11.lc_trk_g3_2 <X> T_22_11.wire_logic_cluster/lc_4/in_3
 (37 9)  (1181 185)  (1181 185)  LC_4 Logic Functioning bit
 (39 9)  (1183 185)  (1183 185)  LC_4 Logic Functioning bit
 (41 9)  (1185 185)  (1185 185)  LC_4 Logic Functioning bit
 (43 9)  (1187 185)  (1187 185)  LC_4 Logic Functioning bit
 (21 10)  (1165 186)  (1165 186)  routing T_22_11.sp12_v_b_7 <X> T_22_11.lc_trk_g2_7
 (22 10)  (1166 186)  (1166 186)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (1168 186)  (1168 186)  routing T_22_11.sp12_v_b_7 <X> T_22_11.lc_trk_g2_7
 (27 10)  (1171 186)  (1171 186)  routing T_22_11.lc_trk_g1_3 <X> T_22_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 186)  (1173 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 186)  (1176 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (1179 186)  (1179 186)  routing T_22_11.lc_trk_g2_7 <X> T_22_11.input_2_5
 (17 11)  (1161 187)  (1161 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (1165 187)  (1165 187)  routing T_22_11.sp12_v_b_7 <X> T_22_11.lc_trk_g2_7
 (26 11)  (1170 187)  (1170 187)  routing T_22_11.lc_trk_g3_2 <X> T_22_11.wire_logic_cluster/lc_5/in_0
 (27 11)  (1171 187)  (1171 187)  routing T_22_11.lc_trk_g3_2 <X> T_22_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (1172 187)  (1172 187)  routing T_22_11.lc_trk_g3_2 <X> T_22_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 187)  (1173 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (1174 187)  (1174 187)  routing T_22_11.lc_trk_g1_3 <X> T_22_11.wire_logic_cluster/lc_5/in_1
 (31 11)  (1175 187)  (1175 187)  routing T_22_11.lc_trk_g0_2 <X> T_22_11.wire_logic_cluster/lc_5/in_3
 (32 11)  (1176 187)  (1176 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (1177 187)  (1177 187)  routing T_22_11.lc_trk_g2_7 <X> T_22_11.input_2_5
 (35 11)  (1179 187)  (1179 187)  routing T_22_11.lc_trk_g2_7 <X> T_22_11.input_2_5
 (37 11)  (1181 187)  (1181 187)  LC_5 Logic Functioning bit
 (38 11)  (1182 187)  (1182 187)  LC_5 Logic Functioning bit
 (39 11)  (1183 187)  (1183 187)  LC_5 Logic Functioning bit
 (27 12)  (1171 188)  (1171 188)  routing T_22_11.lc_trk_g3_4 <X> T_22_11.wire_logic_cluster/lc_6/in_1
 (28 12)  (1172 188)  (1172 188)  routing T_22_11.lc_trk_g3_4 <X> T_22_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 188)  (1173 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 188)  (1174 188)  routing T_22_11.lc_trk_g3_4 <X> T_22_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (1176 188)  (1176 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 188)  (1177 188)  routing T_22_11.lc_trk_g2_1 <X> T_22_11.wire_logic_cluster/lc_6/in_3
 (38 12)  (1182 188)  (1182 188)  LC_6 Logic Functioning bit
 (39 12)  (1183 188)  (1183 188)  LC_6 Logic Functioning bit
 (40 12)  (1184 188)  (1184 188)  LC_6 Logic Functioning bit
 (41 12)  (1185 188)  (1185 188)  LC_6 Logic Functioning bit
 (42 12)  (1186 188)  (1186 188)  LC_6 Logic Functioning bit
 (43 12)  (1187 188)  (1187 188)  LC_6 Logic Functioning bit
 (47 12)  (1191 188)  (1191 188)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (1194 188)  (1194 188)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (1166 189)  (1166 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (1167 189)  (1167 189)  routing T_22_11.sp4_v_b_42 <X> T_22_11.lc_trk_g3_2
 (24 13)  (1168 189)  (1168 189)  routing T_22_11.sp4_v_b_42 <X> T_22_11.lc_trk_g3_2
 (26 13)  (1170 189)  (1170 189)  routing T_22_11.lc_trk_g1_3 <X> T_22_11.wire_logic_cluster/lc_6/in_0
 (27 13)  (1171 189)  (1171 189)  routing T_22_11.lc_trk_g1_3 <X> T_22_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 189)  (1173 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (39 13)  (1183 189)  (1183 189)  LC_6 Logic Functioning bit
 (40 13)  (1184 189)  (1184 189)  LC_6 Logic Functioning bit
 (41 13)  (1185 189)  (1185 189)  LC_6 Logic Functioning bit
 (42 13)  (1186 189)  (1186 189)  LC_6 Logic Functioning bit
 (43 13)  (1187 189)  (1187 189)  LC_6 Logic Functioning bit
 (2 14)  (1146 190)  (1146 190)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (14 14)  (1158 190)  (1158 190)  routing T_22_11.wire_logic_cluster/lc_4/out <X> T_22_11.lc_trk_g3_4
 (17 15)  (1161 191)  (1161 191)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_24_11

 (4 15)  (1256 191)  (1256 191)  routing T_24_11.sp4_h_r_1 <X> T_24_11.sp4_h_l_44
 (6 15)  (1258 191)  (1258 191)  routing T_24_11.sp4_h_r_1 <X> T_24_11.sp4_h_l_44


RAM_Tile_25_11

 (7 1)  (1313 177)  (1313 177)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 178)  (1306 178)  routing T_25_11.glb_netwk_6 <X> T_25_11.wire_bram/ram/RCLK
 (1 2)  (1307 178)  (1307 178)  routing T_25_11.glb_netwk_6 <X> T_25_11.wire_bram/ram/RCLK
 (2 2)  (1308 178)  (1308 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (3 3)  (1309 179)  (1309 179)  routing T_25_11.sp12_v_b_0 <X> T_25_11.sp12_h_l_23
 (13 4)  (1319 180)  (1319 180)  routing T_25_11.sp4_h_l_40 <X> T_25_11.sp4_v_b_5
 (27 4)  (1333 180)  (1333 180)  routing T_25_11.lc_trk_g1_2 <X> T_25_11.wire_bram/ram/WDATA_13
 (29 4)  (1335 180)  (1335 180)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g1_2 wire_bram/ram/WDATA_13
 (36 4)  (1342 180)  (1342 180)  Enable bit of Mux _out_links/OutMux8_2 => wire_bram/ram/RDATA_13 sp4_h_r_36
 (12 5)  (1318 181)  (1318 181)  routing T_25_11.sp4_h_l_40 <X> T_25_11.sp4_v_b_5
 (22 5)  (1328 181)  (1328 181)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_9 lc_trk_g1_2
 (23 5)  (1329 181)  (1329 181)  routing T_25_11.sp12_h_l_9 <X> T_25_11.lc_trk_g1_2
 (30 5)  (1336 181)  (1336 181)  routing T_25_11.lc_trk_g1_2 <X> T_25_11.wire_bram/ram/WDATA_13
 (8 6)  (1314 182)  (1314 182)  routing T_25_11.sp4_v_t_41 <X> T_25_11.sp4_h_l_41
 (9 6)  (1315 182)  (1315 182)  routing T_25_11.sp4_v_t_41 <X> T_25_11.sp4_h_l_41
 (16 7)  (1322 183)  (1322 183)  routing T_25_11.sp12_h_r_12 <X> T_25_11.lc_trk_g1_4
 (17 7)  (1323 183)  (1323 183)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (17 11)  (1323 187)  (1323 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (27 12)  (1333 188)  (1333 188)  routing T_25_11.lc_trk_g1_4 <X> T_25_11.wire_bram/ram/WDATA_9
 (29 12)  (1335 188)  (1335 188)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g1_4 wire_bram/ram/WDATA_9
 (30 12)  (1336 188)  (1336 188)  routing T_25_11.lc_trk_g1_4 <X> T_25_11.wire_bram/ram/WDATA_9
 (8 13)  (1314 189)  (1314 189)  routing T_25_11.sp4_h_l_47 <X> T_25_11.sp4_v_b_10
 (9 13)  (1315 189)  (1315 189)  routing T_25_11.sp4_h_l_47 <X> T_25_11.sp4_v_b_10
 (36 13)  (1342 189)  (1342 189)  Enable bit of Mux _out_links/OutMux6_6 => wire_bram/ram/RDATA_9 sp4_h_l_1
 (0 14)  (1306 190)  (1306 190)  routing T_25_11.lc_trk_g2_4 <X> T_25_11.wire_bram/ram/RE
 (1 14)  (1307 190)  (1307 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 191)  (1307 191)  routing T_25_11.lc_trk_g2_4 <X> T_25_11.wire_bram/ram/RE


LogicTile_26_11

 (19 6)  (1367 182)  (1367 182)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_7_10

 (10 4)  (352 164)  (352 164)  routing T_7_10.sp4_v_t_46 <X> T_7_10.sp4_h_r_4
 (3 12)  (345 172)  (345 172)  routing T_7_10.sp12_v_t_22 <X> T_7_10.sp12_h_r_1


RAM_Tile_8_10

 (0 0)  (396 160)  (396 160)  Negative Clock bit

 (7 0)  (403 160)  (403 160)  Ram config bit: MEMT_bram_cbit_1

 (21 0)  (417 160)  (417 160)  routing T_8_10.sp4_h_r_19 <X> T_8_10.lc_trk_g0_3
 (22 0)  (418 160)  (418 160)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (419 160)  (419 160)  routing T_8_10.sp4_h_r_19 <X> T_8_10.lc_trk_g0_3
 (24 0)  (420 160)  (420 160)  routing T_8_10.sp4_h_r_19 <X> T_8_10.lc_trk_g0_3
 (21 1)  (417 161)  (417 161)  routing T_8_10.sp4_h_r_19 <X> T_8_10.lc_trk_g0_3
 (22 1)  (418 161)  (418 161)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (419 161)  (419 161)  routing T_8_10.sp12_h_r_10 <X> T_8_10.lc_trk_g0_2
 (27 1)  (423 161)  (423 161)  routing T_8_10.lc_trk_g1_1 <X> T_8_10.input0_0
 (29 1)  (425 161)  (425 161)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_1 input0_0
 (0 2)  (396 162)  (396 162)  routing T_8_10.glb_netwk_6 <X> T_8_10.wire_bram/ram/WCLK
 (1 2)  (397 162)  (397 162)  routing T_8_10.glb_netwk_6 <X> T_8_10.wire_bram/ram/WCLK
 (2 2)  (398 162)  (398 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 162)  (403 162)  Ram config bit: MEMT_bram_cbit_3

 (14 2)  (410 162)  (410 162)  routing T_8_10.sp4_h_r_12 <X> T_8_10.lc_trk_g0_4
 (15 2)  (411 162)  (411 162)  routing T_8_10.sp4_h_r_5 <X> T_8_10.lc_trk_g0_5
 (16 2)  (412 162)  (412 162)  routing T_8_10.sp4_h_r_5 <X> T_8_10.lc_trk_g0_5
 (17 2)  (413 162)  (413 162)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (22 2)  (418 162)  (418 162)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (419 162)  (419 162)  routing T_8_10.sp4_h_r_7 <X> T_8_10.lc_trk_g0_7
 (24 2)  (420 162)  (420 162)  routing T_8_10.sp4_h_r_7 <X> T_8_10.lc_trk_g0_7
 (15 3)  (411 163)  (411 163)  routing T_8_10.sp4_h_r_12 <X> T_8_10.lc_trk_g0_4
 (16 3)  (412 163)  (412 163)  routing T_8_10.sp4_h_r_12 <X> T_8_10.lc_trk_g0_4
 (17 3)  (413 163)  (413 163)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_12 lc_trk_g0_4
 (18 3)  (414 163)  (414 163)  routing T_8_10.sp4_h_r_5 <X> T_8_10.lc_trk_g0_5
 (21 3)  (417 163)  (417 163)  routing T_8_10.sp4_h_r_7 <X> T_8_10.lc_trk_g0_7
 (26 3)  (422 163)  (422 163)  routing T_8_10.lc_trk_g0_3 <X> T_8_10.input0_1
 (29 3)  (425 163)  (425 163)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_3 input0_1
 (3 4)  (399 164)  (399 164)  routing T_8_10.sp12_v_b_0 <X> T_8_10.sp12_h_r_0
 (5 4)  (401 164)  (401 164)  routing T_8_10.sp4_v_b_9 <X> T_8_10.sp4_h_r_3
 (7 4)  (403 164)  (403 164)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_5

 (14 4)  (410 164)  (410 164)  routing T_8_10.sp4_h_l_5 <X> T_8_10.lc_trk_g1_0
 (15 4)  (411 164)  (411 164)  routing T_8_10.sp4_h_r_9 <X> T_8_10.lc_trk_g1_1
 (16 4)  (412 164)  (412 164)  routing T_8_10.sp4_h_r_9 <X> T_8_10.lc_trk_g1_1
 (17 4)  (413 164)  (413 164)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (414 164)  (414 164)  routing T_8_10.sp4_h_r_9 <X> T_8_10.lc_trk_g1_1
 (29 4)  (425 164)  (425 164)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_7 wire_bram/ram/WDATA_5
 (30 4)  (426 164)  (426 164)  routing T_8_10.lc_trk_g0_7 <X> T_8_10.wire_bram/ram/WDATA_5
 (41 4)  (437 164)  (437 164)  Enable bit of Mux _out_links/OutMuxb_2 => wire_bram/ram/RDATA_5 sp4_r_v_b_37
 (3 5)  (399 165)  (399 165)  routing T_8_10.sp12_v_b_0 <X> T_8_10.sp12_h_r_0
 (4 5)  (400 165)  (400 165)  routing T_8_10.sp4_v_b_9 <X> T_8_10.sp4_h_r_3
 (6 5)  (402 165)  (402 165)  routing T_8_10.sp4_v_b_9 <X> T_8_10.sp4_h_r_3
 (14 5)  (410 165)  (410 165)  routing T_8_10.sp4_h_l_5 <X> T_8_10.lc_trk_g1_0
 (15 5)  (411 165)  (411 165)  routing T_8_10.sp4_h_l_5 <X> T_8_10.lc_trk_g1_0
 (16 5)  (412 165)  (412 165)  routing T_8_10.sp4_h_l_5 <X> T_8_10.lc_trk_g1_0
 (17 5)  (413 165)  (413 165)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (418 165)  (418 165)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_t_7 lc_trk_g1_2
 (23 5)  (419 165)  (419 165)  routing T_8_10.sp4_v_t_7 <X> T_8_10.lc_trk_g1_2
 (24 5)  (420 165)  (420 165)  routing T_8_10.sp4_v_t_7 <X> T_8_10.lc_trk_g1_2
 (26 5)  (422 165)  (422 165)  routing T_8_10.lc_trk_g0_2 <X> T_8_10.input0_2
 (29 5)  (425 165)  (425 165)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_2 input0_2
 (30 5)  (426 165)  (426 165)  routing T_8_10.lc_trk_g0_7 <X> T_8_10.wire_bram/ram/WDATA_5
 (7 6)  (403 166)  (403 166)  Cascade buffer Enable bit: MEMT_LC07_inmux02_bram_cbit_7

 (27 7)  (423 167)  (423 167)  routing T_8_10.lc_trk_g3_0 <X> T_8_10.input0_3
 (28 7)  (424 167)  (424 167)  routing T_8_10.lc_trk_g3_0 <X> T_8_10.input0_3
 (29 7)  (425 167)  (425 167)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_0 input0_3
 (3 8)  (399 168)  (399 168)  routing T_8_10.sp12_h_r_1 <X> T_8_10.sp12_v_b_1
 (26 8)  (422 168)  (422 168)  routing T_8_10.lc_trk_g2_6 <X> T_8_10.input0_4
 (3 9)  (399 169)  (399 169)  routing T_8_10.sp12_h_r_1 <X> T_8_10.sp12_v_b_1
 (26 9)  (422 169)  (422 169)  routing T_8_10.lc_trk_g2_6 <X> T_8_10.input0_4
 (28 9)  (424 169)  (424 169)  routing T_8_10.lc_trk_g2_6 <X> T_8_10.input0_4
 (29 9)  (425 169)  (425 169)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_6 input0_4
 (16 10)  (412 170)  (412 170)  routing T_8_10.sp4_v_b_37 <X> T_8_10.lc_trk_g2_5
 (17 10)  (413 170)  (413 170)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (414 170)  (414 170)  routing T_8_10.sp4_v_b_37 <X> T_8_10.lc_trk_g2_5
 (14 11)  (410 171)  (410 171)  routing T_8_10.sp4_r_v_b_36 <X> T_8_10.lc_trk_g2_4
 (17 11)  (413 171)  (413 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (414 171)  (414 171)  routing T_8_10.sp4_v_b_37 <X> T_8_10.lc_trk_g2_5
 (22 11)  (418 171)  (418 171)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (419 171)  (419 171)  routing T_8_10.sp12_v_b_14 <X> T_8_10.lc_trk_g2_6
 (26 11)  (422 171)  (422 171)  routing T_8_10.lc_trk_g1_2 <X> T_8_10.input0_5
 (27 11)  (423 171)  (423 171)  routing T_8_10.lc_trk_g1_2 <X> T_8_10.input0_5
 (29 11)  (425 171)  (425 171)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_2 input0_5
 (26 12)  (422 172)  (422 172)  routing T_8_10.lc_trk_g3_5 <X> T_8_10.input0_6
 (29 12)  (425 172)  (425 172)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g0_5 wire_bram/ram/WDATA_1
 (30 12)  (426 172)  (426 172)  routing T_8_10.lc_trk_g0_5 <X> T_8_10.wire_bram/ram/WDATA_1
 (35 12)  (431 172)  (431 172)  routing T_8_10.lc_trk_g0_4 <X> T_8_10.input2_6
 (15 13)  (411 173)  (411 173)  routing T_8_10.sp4_v_b_40 <X> T_8_10.lc_trk_g3_0
 (16 13)  (412 173)  (412 173)  routing T_8_10.sp4_v_b_40 <X> T_8_10.lc_trk_g3_0
 (17 13)  (413 173)  (413 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_40 lc_trk_g3_0
 (27 13)  (423 173)  (423 173)  routing T_8_10.lc_trk_g3_5 <X> T_8_10.input0_6
 (28 13)  (424 173)  (424 173)  routing T_8_10.lc_trk_g3_5 <X> T_8_10.input0_6
 (29 13)  (425 173)  (425 173)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_5 input0_6
 (32 13)  (428 173)  (428 173)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_4 input2_6
 (41 13)  (437 173)  (437 173)  Enable bit of Mux _out_links/OutMux9_6 => wire_bram/ram/RDATA_1 sp4_r_v_b_13
 (0 14)  (396 174)  (396 174)  routing T_8_10.lc_trk_g2_4 <X> T_8_10.wire_bram/ram/WE
 (1 14)  (397 174)  (397 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (15 14)  (411 174)  (411 174)  routing T_8_10.sp4_h_l_16 <X> T_8_10.lc_trk_g3_5
 (16 14)  (412 174)  (412 174)  routing T_8_10.sp4_h_l_16 <X> T_8_10.lc_trk_g3_5
 (17 14)  (413 174)  (413 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (26 14)  (422 174)  (422 174)  routing T_8_10.lc_trk_g2_5 <X> T_8_10.input0_7
 (1 15)  (397 175)  (397 175)  routing T_8_10.lc_trk_g2_4 <X> T_8_10.wire_bram/ram/WE
 (18 15)  (414 175)  (414 175)  routing T_8_10.sp4_h_l_16 <X> T_8_10.lc_trk_g3_5
 (28 15)  (424 175)  (424 175)  routing T_8_10.lc_trk_g2_5 <X> T_8_10.input0_7
 (29 15)  (425 175)  (425 175)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_5 input0_7
 (32 15)  (428 175)  (428 175)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_0 input2_7
 (34 15)  (430 175)  (430 175)  routing T_8_10.lc_trk_g1_0 <X> T_8_10.input2_7


LogicTile_10_10

 (0 2)  (492 162)  (492 162)  routing T_10_10.glb_netwk_6 <X> T_10_10.wire_logic_cluster/lc_7/clk
 (1 2)  (493 162)  (493 162)  routing T_10_10.glb_netwk_6 <X> T_10_10.wire_logic_cluster/lc_7/clk
 (2 2)  (494 162)  (494 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (517 162)  (517 162)  routing T_10_10.sp12_h_l_5 <X> T_10_10.lc_trk_g0_6
 (27 2)  (519 162)  (519 162)  routing T_10_10.lc_trk_g3_1 <X> T_10_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 162)  (520 162)  routing T_10_10.lc_trk_g3_1 <X> T_10_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 162)  (521 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 162)  (523 162)  routing T_10_10.lc_trk_g0_6 <X> T_10_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 162)  (524 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (527 162)  (527 162)  routing T_10_10.lc_trk_g2_5 <X> T_10_10.input_2_1
 (36 2)  (528 162)  (528 162)  LC_1 Logic Functioning bit
 (41 2)  (533 162)  (533 162)  LC_1 Logic Functioning bit
 (43 2)  (535 162)  (535 162)  LC_1 Logic Functioning bit
 (45 2)  (537 162)  (537 162)  LC_1 Logic Functioning bit
 (47 2)  (539 162)  (539 162)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (22 3)  (514 163)  (514 163)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (516 163)  (516 163)  routing T_10_10.sp12_h_l_5 <X> T_10_10.lc_trk_g0_6
 (25 3)  (517 163)  (517 163)  routing T_10_10.sp12_h_l_5 <X> T_10_10.lc_trk_g0_6
 (28 3)  (520 163)  (520 163)  routing T_10_10.lc_trk_g2_1 <X> T_10_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 163)  (521 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 163)  (523 163)  routing T_10_10.lc_trk_g0_6 <X> T_10_10.wire_logic_cluster/lc_1/in_3
 (32 3)  (524 163)  (524 163)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (525 163)  (525 163)  routing T_10_10.lc_trk_g2_5 <X> T_10_10.input_2_1
 (37 3)  (529 163)  (529 163)  LC_1 Logic Functioning bit
 (41 3)  (533 163)  (533 163)  LC_1 Logic Functioning bit
 (43 3)  (535 163)  (535 163)  LC_1 Logic Functioning bit
 (48 3)  (540 163)  (540 163)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (12 6)  (504 166)  (504 166)  routing T_10_10.sp4_v_t_40 <X> T_10_10.sp4_h_l_40
 (11 7)  (503 167)  (503 167)  routing T_10_10.sp4_v_t_40 <X> T_10_10.sp4_h_l_40
 (10 8)  (502 168)  (502 168)  routing T_10_10.sp4_v_t_39 <X> T_10_10.sp4_h_r_7
 (15 8)  (507 168)  (507 168)  routing T_10_10.sp4_h_r_41 <X> T_10_10.lc_trk_g2_1
 (16 8)  (508 168)  (508 168)  routing T_10_10.sp4_h_r_41 <X> T_10_10.lc_trk_g2_1
 (17 8)  (509 168)  (509 168)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (510 168)  (510 168)  routing T_10_10.sp4_h_r_41 <X> T_10_10.lc_trk_g2_1
 (18 9)  (510 169)  (510 169)  routing T_10_10.sp4_h_r_41 <X> T_10_10.lc_trk_g2_1
 (17 10)  (509 170)  (509 170)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (510 170)  (510 170)  routing T_10_10.wire_logic_cluster/lc_5/out <X> T_10_10.lc_trk_g2_5
 (27 10)  (519 170)  (519 170)  routing T_10_10.lc_trk_g3_5 <X> T_10_10.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 170)  (520 170)  routing T_10_10.lc_trk_g3_5 <X> T_10_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 170)  (521 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 170)  (522 170)  routing T_10_10.lc_trk_g3_5 <X> T_10_10.wire_logic_cluster/lc_5/in_1
 (31 10)  (523 170)  (523 170)  routing T_10_10.lc_trk_g0_6 <X> T_10_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 170)  (524 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (35 10)  (527 170)  (527 170)  routing T_10_10.lc_trk_g2_5 <X> T_10_10.input_2_5
 (36 10)  (528 170)  (528 170)  LC_5 Logic Functioning bit
 (38 10)  (530 170)  (530 170)  LC_5 Logic Functioning bit
 (42 10)  (534 170)  (534 170)  LC_5 Logic Functioning bit
 (43 10)  (535 170)  (535 170)  LC_5 Logic Functioning bit
 (45 10)  (537 170)  (537 170)  LC_5 Logic Functioning bit
 (28 11)  (520 171)  (520 171)  routing T_10_10.lc_trk_g2_1 <X> T_10_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 171)  (521 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (523 171)  (523 171)  routing T_10_10.lc_trk_g0_6 <X> T_10_10.wire_logic_cluster/lc_5/in_3
 (32 11)  (524 171)  (524 171)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (525 171)  (525 171)  routing T_10_10.lc_trk_g2_5 <X> T_10_10.input_2_5
 (42 11)  (534 171)  (534 171)  LC_5 Logic Functioning bit
 (43 11)  (535 171)  (535 171)  LC_5 Logic Functioning bit
 (17 12)  (509 172)  (509 172)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 172)  (510 172)  routing T_10_10.wire_logic_cluster/lc_1/out <X> T_10_10.lc_trk_g3_1
 (17 14)  (509 174)  (509 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5


LogicTile_11_10

 (3 0)  (549 160)  (549 160)  routing T_11_10.sp12_v_t_23 <X> T_11_10.sp12_v_b_0
 (22 1)  (568 161)  (568 161)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (570 161)  (570 161)  routing T_11_10.top_op_2 <X> T_11_10.lc_trk_g0_2
 (25 1)  (571 161)  (571 161)  routing T_11_10.top_op_2 <X> T_11_10.lc_trk_g0_2
 (0 2)  (546 162)  (546 162)  routing T_11_10.lc_trk_g2_0 <X> T_11_10.wire_logic_cluster/lc_7/clk
 (2 2)  (548 162)  (548 162)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (8 2)  (554 162)  (554 162)  routing T_11_10.sp4_h_r_1 <X> T_11_10.sp4_h_l_36
 (2 3)  (548 163)  (548 163)  routing T_11_10.lc_trk_g2_0 <X> T_11_10.wire_logic_cluster/lc_7/clk
 (1 4)  (547 164)  (547 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (25 4)  (571 164)  (571 164)  routing T_11_10.sp4_h_l_7 <X> T_11_10.lc_trk_g1_2
 (27 4)  (573 164)  (573 164)  routing T_11_10.lc_trk_g1_2 <X> T_11_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 164)  (575 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 164)  (578 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 164)  (579 164)  routing T_11_10.lc_trk_g3_0 <X> T_11_10.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 164)  (580 164)  routing T_11_10.lc_trk_g3_0 <X> T_11_10.wire_logic_cluster/lc_2/in_3
 (41 4)  (587 164)  (587 164)  LC_2 Logic Functioning bit
 (43 4)  (589 164)  (589 164)  LC_2 Logic Functioning bit
 (45 4)  (591 164)  (591 164)  LC_2 Logic Functioning bit
 (46 4)  (592 164)  (592 164)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (1 5)  (547 165)  (547 165)  routing T_11_10.lc_trk_g0_2 <X> T_11_10.wire_logic_cluster/lc_7/cen
 (22 5)  (568 165)  (568 165)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (569 165)  (569 165)  routing T_11_10.sp4_h_l_7 <X> T_11_10.lc_trk_g1_2
 (24 5)  (570 165)  (570 165)  routing T_11_10.sp4_h_l_7 <X> T_11_10.lc_trk_g1_2
 (25 5)  (571 165)  (571 165)  routing T_11_10.sp4_h_l_7 <X> T_11_10.lc_trk_g1_2
 (26 5)  (572 165)  (572 165)  routing T_11_10.lc_trk_g2_2 <X> T_11_10.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 165)  (574 165)  routing T_11_10.lc_trk_g2_2 <X> T_11_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 165)  (575 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 165)  (576 165)  routing T_11_10.lc_trk_g1_2 <X> T_11_10.wire_logic_cluster/lc_2/in_1
 (36 5)  (582 165)  (582 165)  LC_2 Logic Functioning bit
 (37 5)  (583 165)  (583 165)  LC_2 Logic Functioning bit
 (38 5)  (584 165)  (584 165)  LC_2 Logic Functioning bit
 (39 5)  (585 165)  (585 165)  LC_2 Logic Functioning bit
 (40 5)  (586 165)  (586 165)  LC_2 Logic Functioning bit
 (42 5)  (588 165)  (588 165)  LC_2 Logic Functioning bit
 (53 5)  (599 165)  (599 165)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (12 6)  (558 166)  (558 166)  routing T_11_10.sp4_v_t_40 <X> T_11_10.sp4_h_l_40
 (11 7)  (557 167)  (557 167)  routing T_11_10.sp4_v_t_40 <X> T_11_10.sp4_h_l_40
 (14 8)  (560 168)  (560 168)  routing T_11_10.sp4_v_t_21 <X> T_11_10.lc_trk_g2_0
 (25 8)  (571 168)  (571 168)  routing T_11_10.wire_logic_cluster/lc_2/out <X> T_11_10.lc_trk_g2_2
 (14 9)  (560 169)  (560 169)  routing T_11_10.sp4_v_t_21 <X> T_11_10.lc_trk_g2_0
 (16 9)  (562 169)  (562 169)  routing T_11_10.sp4_v_t_21 <X> T_11_10.lc_trk_g2_0
 (17 9)  (563 169)  (563 169)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 9)  (568 169)  (568 169)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (5 10)  (551 170)  (551 170)  routing T_11_10.sp4_v_t_43 <X> T_11_10.sp4_h_l_43
 (6 11)  (552 171)  (552 171)  routing T_11_10.sp4_v_t_43 <X> T_11_10.sp4_h_l_43
 (3 12)  (549 172)  (549 172)  routing T_11_10.sp12_v_t_22 <X> T_11_10.sp12_h_r_1
 (15 13)  (561 173)  (561 173)  routing T_11_10.sp4_v_t_29 <X> T_11_10.lc_trk_g3_0
 (16 13)  (562 173)  (562 173)  routing T_11_10.sp4_v_t_29 <X> T_11_10.lc_trk_g3_0
 (17 13)  (563 173)  (563 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (0 14)  (546 174)  (546 174)  routing T_11_10.lc_trk_g3_5 <X> T_11_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 174)  (547 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (561 174)  (561 174)  routing T_11_10.sp4_h_r_45 <X> T_11_10.lc_trk_g3_5
 (16 14)  (562 174)  (562 174)  routing T_11_10.sp4_h_r_45 <X> T_11_10.lc_trk_g3_5
 (17 14)  (563 174)  (563 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (564 174)  (564 174)  routing T_11_10.sp4_h_r_45 <X> T_11_10.lc_trk_g3_5
 (0 15)  (546 175)  (546 175)  routing T_11_10.lc_trk_g3_5 <X> T_11_10.wire_logic_cluster/lc_7/s_r
 (1 15)  (547 175)  (547 175)  routing T_11_10.lc_trk_g3_5 <X> T_11_10.wire_logic_cluster/lc_7/s_r
 (11 15)  (557 175)  (557 175)  routing T_11_10.sp4_h_r_3 <X> T_11_10.sp4_h_l_46
 (12 15)  (558 175)  (558 175)  routing T_11_10.sp4_h_l_46 <X> T_11_10.sp4_v_t_46
 (13 15)  (559 175)  (559 175)  routing T_11_10.sp4_h_r_3 <X> T_11_10.sp4_h_l_46
 (18 15)  (564 175)  (564 175)  routing T_11_10.sp4_h_r_45 <X> T_11_10.lc_trk_g3_5


LogicTile_12_10

 (17 0)  (617 160)  (617 160)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (618 160)  (618 160)  routing T_12_10.wire_logic_cluster/lc_1/out <X> T_12_10.lc_trk_g0_1
 (26 0)  (626 160)  (626 160)  routing T_12_10.lc_trk_g2_4 <X> T_12_10.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 160)  (627 160)  routing T_12_10.lc_trk_g3_6 <X> T_12_10.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 160)  (628 160)  routing T_12_10.lc_trk_g3_6 <X> T_12_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 160)  (629 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 160)  (630 160)  routing T_12_10.lc_trk_g3_6 <X> T_12_10.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 160)  (632 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 160)  (634 160)  routing T_12_10.lc_trk_g1_2 <X> T_12_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 160)  (636 160)  LC_0 Logic Functioning bit
 (38 0)  (638 160)  (638 160)  LC_0 Logic Functioning bit
 (42 0)  (642 160)  (642 160)  LC_0 Logic Functioning bit
 (43 0)  (643 160)  (643 160)  LC_0 Logic Functioning bit
 (45 0)  (645 160)  (645 160)  LC_0 Logic Functioning bit
 (14 1)  (614 161)  (614 161)  routing T_12_10.sp12_h_r_16 <X> T_12_10.lc_trk_g0_0
 (16 1)  (616 161)  (616 161)  routing T_12_10.sp12_h_r_16 <X> T_12_10.lc_trk_g0_0
 (17 1)  (617 161)  (617 161)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (28 1)  (628 161)  (628 161)  routing T_12_10.lc_trk_g2_4 <X> T_12_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 161)  (629 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 161)  (630 161)  routing T_12_10.lc_trk_g3_6 <X> T_12_10.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 161)  (631 161)  routing T_12_10.lc_trk_g1_2 <X> T_12_10.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 161)  (632 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (633 161)  (633 161)  routing T_12_10.lc_trk_g2_0 <X> T_12_10.input_2_0
 (42 1)  (642 161)  (642 161)  LC_0 Logic Functioning bit
 (43 1)  (643 161)  (643 161)  LC_0 Logic Functioning bit
 (48 1)  (648 161)  (648 161)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (651 161)  (651 161)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (600 162)  (600 162)  routing T_12_10.glb_netwk_6 <X> T_12_10.wire_logic_cluster/lc_7/clk
 (1 2)  (601 162)  (601 162)  routing T_12_10.glb_netwk_6 <X> T_12_10.wire_logic_cluster/lc_7/clk
 (2 2)  (602 162)  (602 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (614 162)  (614 162)  routing T_12_10.wire_logic_cluster/lc_4/out <X> T_12_10.lc_trk_g0_4
 (17 2)  (617 162)  (617 162)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (618 162)  (618 162)  routing T_12_10.wire_logic_cluster/lc_5/out <X> T_12_10.lc_trk_g0_5
 (28 2)  (628 162)  (628 162)  routing T_12_10.lc_trk_g2_4 <X> T_12_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 162)  (629 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 162)  (630 162)  routing T_12_10.lc_trk_g2_4 <X> T_12_10.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 162)  (631 162)  routing T_12_10.lc_trk_g2_6 <X> T_12_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 162)  (632 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 162)  (633 162)  routing T_12_10.lc_trk_g2_6 <X> T_12_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 162)  (636 162)  LC_1 Logic Functioning bit
 (37 2)  (637 162)  (637 162)  LC_1 Logic Functioning bit
 (38 2)  (638 162)  (638 162)  LC_1 Logic Functioning bit
 (42 2)  (642 162)  (642 162)  LC_1 Logic Functioning bit
 (45 2)  (645 162)  (645 162)  LC_1 Logic Functioning bit
 (1 3)  (601 163)  (601 163)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (17 3)  (617 163)  (617 163)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (622 163)  (622 163)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (623 163)  (623 163)  routing T_12_10.sp12_h_r_14 <X> T_12_10.lc_trk_g0_6
 (26 3)  (626 163)  (626 163)  routing T_12_10.lc_trk_g1_2 <X> T_12_10.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 163)  (627 163)  routing T_12_10.lc_trk_g1_2 <X> T_12_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 163)  (629 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 163)  (631 163)  routing T_12_10.lc_trk_g2_6 <X> T_12_10.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 163)  (632 163)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (636 163)  (636 163)  LC_1 Logic Functioning bit
 (43 3)  (643 163)  (643 163)  LC_1 Logic Functioning bit
 (12 4)  (612 164)  (612 164)  routing T_12_10.sp4_v_t_40 <X> T_12_10.sp4_h_r_5
 (17 4)  (617 164)  (617 164)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (621 164)  (621 164)  routing T_12_10.wire_logic_cluster/lc_3/out <X> T_12_10.lc_trk_g1_3
 (22 4)  (622 164)  (622 164)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (626 164)  (626 164)  routing T_12_10.lc_trk_g2_4 <X> T_12_10.wire_logic_cluster/lc_2/in_0
 (28 4)  (628 164)  (628 164)  routing T_12_10.lc_trk_g2_1 <X> T_12_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 164)  (629 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 164)  (632 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 164)  (633 164)  routing T_12_10.lc_trk_g3_2 <X> T_12_10.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 164)  (634 164)  routing T_12_10.lc_trk_g3_2 <X> T_12_10.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 164)  (635 164)  routing T_12_10.lc_trk_g0_6 <X> T_12_10.input_2_2
 (36 4)  (636 164)  (636 164)  LC_2 Logic Functioning bit
 (37 4)  (637 164)  (637 164)  LC_2 Logic Functioning bit
 (39 4)  (639 164)  (639 164)  LC_2 Logic Functioning bit
 (43 4)  (643 164)  (643 164)  LC_2 Logic Functioning bit
 (45 4)  (645 164)  (645 164)  LC_2 Logic Functioning bit
 (52 4)  (652 164)  (652 164)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (14 5)  (614 165)  (614 165)  routing T_12_10.top_op_0 <X> T_12_10.lc_trk_g1_0
 (15 5)  (615 165)  (615 165)  routing T_12_10.top_op_0 <X> T_12_10.lc_trk_g1_0
 (17 5)  (617 165)  (617 165)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (618 165)  (618 165)  routing T_12_10.sp4_r_v_b_25 <X> T_12_10.lc_trk_g1_1
 (22 5)  (622 165)  (622 165)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (623 165)  (623 165)  routing T_12_10.sp12_h_r_10 <X> T_12_10.lc_trk_g1_2
 (28 5)  (628 165)  (628 165)  routing T_12_10.lc_trk_g2_4 <X> T_12_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 165)  (629 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 165)  (631 165)  routing T_12_10.lc_trk_g3_2 <X> T_12_10.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 165)  (632 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (635 165)  (635 165)  routing T_12_10.lc_trk_g0_6 <X> T_12_10.input_2_2
 (36 5)  (636 165)  (636 165)  LC_2 Logic Functioning bit
 (37 5)  (637 165)  (637 165)  LC_2 Logic Functioning bit
 (38 5)  (638 165)  (638 165)  LC_2 Logic Functioning bit
 (39 5)  (639 165)  (639 165)  LC_2 Logic Functioning bit
 (47 5)  (647 165)  (647 165)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (12 6)  (612 166)  (612 166)  routing T_12_10.sp4_v_b_5 <X> T_12_10.sp4_h_l_40
 (28 6)  (628 166)  (628 166)  routing T_12_10.lc_trk_g2_4 <X> T_12_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 166)  (629 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 166)  (630 166)  routing T_12_10.lc_trk_g2_4 <X> T_12_10.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 166)  (632 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 166)  (634 166)  routing T_12_10.lc_trk_g1_3 <X> T_12_10.wire_logic_cluster/lc_3/in_3
 (35 6)  (635 166)  (635 166)  routing T_12_10.lc_trk_g3_6 <X> T_12_10.input_2_3
 (36 6)  (636 166)  (636 166)  LC_3 Logic Functioning bit
 (37 6)  (637 166)  (637 166)  LC_3 Logic Functioning bit
 (39 6)  (639 166)  (639 166)  LC_3 Logic Functioning bit
 (43 6)  (643 166)  (643 166)  LC_3 Logic Functioning bit
 (45 6)  (645 166)  (645 166)  LC_3 Logic Functioning bit
 (28 7)  (628 167)  (628 167)  routing T_12_10.lc_trk_g2_1 <X> T_12_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 167)  (629 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 167)  (631 167)  routing T_12_10.lc_trk_g1_3 <X> T_12_10.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 167)  (632 167)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (633 167)  (633 167)  routing T_12_10.lc_trk_g3_6 <X> T_12_10.input_2_3
 (34 7)  (634 167)  (634 167)  routing T_12_10.lc_trk_g3_6 <X> T_12_10.input_2_3
 (35 7)  (635 167)  (635 167)  routing T_12_10.lc_trk_g3_6 <X> T_12_10.input_2_3
 (36 7)  (636 167)  (636 167)  LC_3 Logic Functioning bit
 (37 7)  (637 167)  (637 167)  LC_3 Logic Functioning bit
 (38 7)  (638 167)  (638 167)  LC_3 Logic Functioning bit
 (39 7)  (639 167)  (639 167)  LC_3 Logic Functioning bit
 (48 7)  (648 167)  (648 167)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 8)  (614 168)  (614 168)  routing T_12_10.wire_logic_cluster/lc_0/out <X> T_12_10.lc_trk_g2_0
 (17 8)  (617 168)  (617 168)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (26 8)  (626 168)  (626 168)  routing T_12_10.lc_trk_g2_4 <X> T_12_10.wire_logic_cluster/lc_4/in_0
 (29 8)  (629 168)  (629 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 168)  (632 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 168)  (634 168)  routing T_12_10.lc_trk_g1_2 <X> T_12_10.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 168)  (635 168)  routing T_12_10.lc_trk_g0_4 <X> T_12_10.input_2_4
 (36 8)  (636 168)  (636 168)  LC_4 Logic Functioning bit
 (38 8)  (638 168)  (638 168)  LC_4 Logic Functioning bit
 (42 8)  (642 168)  (642 168)  LC_4 Logic Functioning bit
 (43 8)  (643 168)  (643 168)  LC_4 Logic Functioning bit
 (45 8)  (645 168)  (645 168)  LC_4 Logic Functioning bit
 (17 9)  (617 169)  (617 169)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (18 9)  (618 169)  (618 169)  routing T_12_10.sp4_r_v_b_33 <X> T_12_10.lc_trk_g2_1
 (28 9)  (628 169)  (628 169)  routing T_12_10.lc_trk_g2_4 <X> T_12_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 169)  (629 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 169)  (631 169)  routing T_12_10.lc_trk_g1_2 <X> T_12_10.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 169)  (632 169)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (42 9)  (642 169)  (642 169)  LC_4 Logic Functioning bit
 (43 9)  (643 169)  (643 169)  LC_4 Logic Functioning bit
 (53 9)  (653 169)  (653 169)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (9 10)  (609 170)  (609 170)  routing T_12_10.sp4_v_b_7 <X> T_12_10.sp4_h_l_42
 (12 10)  (612 170)  (612 170)  routing T_12_10.sp4_v_t_39 <X> T_12_10.sp4_h_l_45
 (14 10)  (614 170)  (614 170)  routing T_12_10.sp4_v_t_17 <X> T_12_10.lc_trk_g2_4
 (25 10)  (625 170)  (625 170)  routing T_12_10.sp12_v_b_6 <X> T_12_10.lc_trk_g2_6
 (28 10)  (628 170)  (628 170)  routing T_12_10.lc_trk_g2_4 <X> T_12_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 170)  (629 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 170)  (630 170)  routing T_12_10.lc_trk_g2_4 <X> T_12_10.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 170)  (631 170)  routing T_12_10.lc_trk_g3_5 <X> T_12_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 170)  (632 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 170)  (633 170)  routing T_12_10.lc_trk_g3_5 <X> T_12_10.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 170)  (634 170)  routing T_12_10.lc_trk_g3_5 <X> T_12_10.wire_logic_cluster/lc_5/in_3
 (35 10)  (635 170)  (635 170)  routing T_12_10.lc_trk_g0_5 <X> T_12_10.input_2_5
 (36 10)  (636 170)  (636 170)  LC_5 Logic Functioning bit
 (37 10)  (637 170)  (637 170)  LC_5 Logic Functioning bit
 (38 10)  (638 170)  (638 170)  LC_5 Logic Functioning bit
 (42 10)  (642 170)  (642 170)  LC_5 Logic Functioning bit
 (45 10)  (645 170)  (645 170)  LC_5 Logic Functioning bit
 (11 11)  (611 171)  (611 171)  routing T_12_10.sp4_v_t_39 <X> T_12_10.sp4_h_l_45
 (13 11)  (613 171)  (613 171)  routing T_12_10.sp4_v_t_39 <X> T_12_10.sp4_h_l_45
 (16 11)  (616 171)  (616 171)  routing T_12_10.sp4_v_t_17 <X> T_12_10.lc_trk_g2_4
 (17 11)  (617 171)  (617 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 11)  (622 171)  (622 171)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (624 171)  (624 171)  routing T_12_10.sp12_v_b_6 <X> T_12_10.lc_trk_g2_6
 (25 11)  (625 171)  (625 171)  routing T_12_10.sp12_v_b_6 <X> T_12_10.lc_trk_g2_6
 (28 11)  (628 171)  (628 171)  routing T_12_10.lc_trk_g2_1 <X> T_12_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 171)  (629 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (632 171)  (632 171)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (636 171)  (636 171)  LC_5 Logic Functioning bit
 (37 11)  (637 171)  (637 171)  LC_5 Logic Functioning bit
 (42 11)  (642 171)  (642 171)  LC_5 Logic Functioning bit
 (43 11)  (643 171)  (643 171)  LC_5 Logic Functioning bit
 (51 11)  (651 171)  (651 171)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (25 12)  (625 172)  (625 172)  routing T_12_10.wire_logic_cluster/lc_2/out <X> T_12_10.lc_trk_g3_2
 (26 12)  (626 172)  (626 172)  routing T_12_10.lc_trk_g2_4 <X> T_12_10.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 172)  (627 172)  routing T_12_10.lc_trk_g3_6 <X> T_12_10.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 172)  (628 172)  routing T_12_10.lc_trk_g3_6 <X> T_12_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 172)  (629 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 172)  (630 172)  routing T_12_10.lc_trk_g3_6 <X> T_12_10.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 172)  (632 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 172)  (634 172)  routing T_12_10.lc_trk_g1_2 <X> T_12_10.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 172)  (635 172)  routing T_12_10.lc_trk_g3_5 <X> T_12_10.input_2_6
 (36 12)  (636 172)  (636 172)  LC_6 Logic Functioning bit
 (41 12)  (641 172)  (641 172)  LC_6 Logic Functioning bit
 (43 12)  (643 172)  (643 172)  LC_6 Logic Functioning bit
 (45 12)  (645 172)  (645 172)  LC_6 Logic Functioning bit
 (11 13)  (611 173)  (611 173)  routing T_12_10.sp4_h_l_38 <X> T_12_10.sp4_h_r_11
 (13 13)  (613 173)  (613 173)  routing T_12_10.sp4_h_l_38 <X> T_12_10.sp4_h_r_11
 (22 13)  (622 173)  (622 173)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (628 173)  (628 173)  routing T_12_10.lc_trk_g2_4 <X> T_12_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 173)  (629 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 173)  (630 173)  routing T_12_10.lc_trk_g3_6 <X> T_12_10.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 173)  (631 173)  routing T_12_10.lc_trk_g1_2 <X> T_12_10.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 173)  (632 173)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (633 173)  (633 173)  routing T_12_10.lc_trk_g3_5 <X> T_12_10.input_2_6
 (34 13)  (634 173)  (634 173)  routing T_12_10.lc_trk_g3_5 <X> T_12_10.input_2_6
 (37 13)  (637 173)  (637 173)  LC_6 Logic Functioning bit
 (41 13)  (641 173)  (641 173)  LC_6 Logic Functioning bit
 (43 13)  (643 173)  (643 173)  LC_6 Logic Functioning bit
 (5 14)  (605 174)  (605 174)  routing T_12_10.sp4_v_b_9 <X> T_12_10.sp4_h_l_44
 (17 14)  (617 174)  (617 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (25 14)  (625 174)  (625 174)  routing T_12_10.wire_logic_cluster/lc_6/out <X> T_12_10.lc_trk_g3_6
 (29 14)  (629 174)  (629 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 174)  (632 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 174)  (634 174)  routing T_12_10.lc_trk_g1_1 <X> T_12_10.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 174)  (636 174)  LC_7 Logic Functioning bit
 (38 14)  (638 174)  (638 174)  LC_7 Logic Functioning bit
 (22 15)  (622 175)  (622 175)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (627 175)  (627 175)  routing T_12_10.lc_trk_g1_0 <X> T_12_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 175)  (629 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (36 15)  (636 175)  (636 175)  LC_7 Logic Functioning bit
 (37 15)  (637 175)  (637 175)  LC_7 Logic Functioning bit
 (38 15)  (638 175)  (638 175)  LC_7 Logic Functioning bit
 (39 15)  (639 175)  (639 175)  LC_7 Logic Functioning bit
 (40 15)  (640 175)  (640 175)  LC_7 Logic Functioning bit
 (42 15)  (642 175)  (642 175)  LC_7 Logic Functioning bit


LogicTile_13_10

 (22 0)  (676 160)  (676 160)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (677 160)  (677 160)  routing T_13_10.sp12_h_r_11 <X> T_13_10.lc_trk_g0_3
 (27 0)  (681 160)  (681 160)  routing T_13_10.lc_trk_g1_0 <X> T_13_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 160)  (683 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 160)  (685 160)  routing T_13_10.lc_trk_g3_4 <X> T_13_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 160)  (686 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 160)  (687 160)  routing T_13_10.lc_trk_g3_4 <X> T_13_10.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 160)  (688 160)  routing T_13_10.lc_trk_g3_4 <X> T_13_10.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 160)  (689 160)  routing T_13_10.lc_trk_g2_4 <X> T_13_10.input_2_0
 (36 0)  (690 160)  (690 160)  LC_0 Logic Functioning bit
 (41 0)  (695 160)  (695 160)  LC_0 Logic Functioning bit
 (43 0)  (697 160)  (697 160)  LC_0 Logic Functioning bit
 (45 0)  (699 160)  (699 160)  LC_0 Logic Functioning bit
 (26 1)  (680 161)  (680 161)  routing T_13_10.lc_trk_g3_3 <X> T_13_10.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 161)  (681 161)  routing T_13_10.lc_trk_g3_3 <X> T_13_10.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 161)  (682 161)  routing T_13_10.lc_trk_g3_3 <X> T_13_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 161)  (683 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 161)  (686 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (687 161)  (687 161)  routing T_13_10.lc_trk_g2_4 <X> T_13_10.input_2_0
 (37 1)  (691 161)  (691 161)  LC_0 Logic Functioning bit
 (41 1)  (695 161)  (695 161)  LC_0 Logic Functioning bit
 (43 1)  (697 161)  (697 161)  LC_0 Logic Functioning bit
 (53 1)  (707 161)  (707 161)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (654 162)  (654 162)  routing T_13_10.glb_netwk_6 <X> T_13_10.wire_logic_cluster/lc_7/clk
 (1 2)  (655 162)  (655 162)  routing T_13_10.glb_netwk_6 <X> T_13_10.wire_logic_cluster/lc_7/clk
 (2 2)  (656 162)  (656 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (658 162)  (658 162)  routing T_13_10.sp4_h_r_6 <X> T_13_10.sp4_v_t_37
 (6 2)  (660 162)  (660 162)  routing T_13_10.sp4_h_r_6 <X> T_13_10.sp4_v_t_37
 (15 2)  (669 162)  (669 162)  routing T_13_10.sp4_h_r_13 <X> T_13_10.lc_trk_g0_5
 (16 2)  (670 162)  (670 162)  routing T_13_10.sp4_h_r_13 <X> T_13_10.lc_trk_g0_5
 (17 2)  (671 162)  (671 162)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (672 162)  (672 162)  routing T_13_10.sp4_h_r_13 <X> T_13_10.lc_trk_g0_5
 (21 2)  (675 162)  (675 162)  routing T_13_10.sp4_v_b_15 <X> T_13_10.lc_trk_g0_7
 (22 2)  (676 162)  (676 162)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (677 162)  (677 162)  routing T_13_10.sp4_v_b_15 <X> T_13_10.lc_trk_g0_7
 (26 2)  (680 162)  (680 162)  routing T_13_10.lc_trk_g0_7 <X> T_13_10.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 162)  (681 162)  routing T_13_10.lc_trk_g3_1 <X> T_13_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 162)  (682 162)  routing T_13_10.lc_trk_g3_1 <X> T_13_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 162)  (683 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 162)  (685 162)  routing T_13_10.lc_trk_g3_5 <X> T_13_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 162)  (686 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 162)  (687 162)  routing T_13_10.lc_trk_g3_5 <X> T_13_10.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 162)  (688 162)  routing T_13_10.lc_trk_g3_5 <X> T_13_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 162)  (690 162)  LC_1 Logic Functioning bit
 (38 2)  (692 162)  (692 162)  LC_1 Logic Functioning bit
 (41 2)  (695 162)  (695 162)  LC_1 Logic Functioning bit
 (45 2)  (699 162)  (699 162)  LC_1 Logic Functioning bit
 (47 2)  (701 162)  (701 162)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (5 3)  (659 163)  (659 163)  routing T_13_10.sp4_h_r_6 <X> T_13_10.sp4_v_t_37
 (8 3)  (662 163)  (662 163)  routing T_13_10.sp4_h_l_36 <X> T_13_10.sp4_v_t_36
 (21 3)  (675 163)  (675 163)  routing T_13_10.sp4_v_b_15 <X> T_13_10.lc_trk_g0_7
 (26 3)  (680 163)  (680 163)  routing T_13_10.lc_trk_g0_7 <X> T_13_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 163)  (683 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (686 163)  (686 163)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (687 163)  (687 163)  routing T_13_10.lc_trk_g2_3 <X> T_13_10.input_2_1
 (35 3)  (689 163)  (689 163)  routing T_13_10.lc_trk_g2_3 <X> T_13_10.input_2_1
 (36 3)  (690 163)  (690 163)  LC_1 Logic Functioning bit
 (37 3)  (691 163)  (691 163)  LC_1 Logic Functioning bit
 (38 3)  (692 163)  (692 163)  LC_1 Logic Functioning bit
 (41 3)  (695 163)  (695 163)  LC_1 Logic Functioning bit
 (43 3)  (697 163)  (697 163)  LC_1 Logic Functioning bit
 (10 4)  (664 164)  (664 164)  routing T_13_10.sp4_v_t_46 <X> T_13_10.sp4_h_r_4
 (14 4)  (668 164)  (668 164)  routing T_13_10.wire_logic_cluster/lc_0/out <X> T_13_10.lc_trk_g1_0
 (26 4)  (680 164)  (680 164)  routing T_13_10.lc_trk_g1_5 <X> T_13_10.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 164)  (681 164)  routing T_13_10.lc_trk_g1_2 <X> T_13_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 164)  (683 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 164)  (685 164)  routing T_13_10.lc_trk_g0_5 <X> T_13_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 164)  (686 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (690 164)  (690 164)  LC_2 Logic Functioning bit
 (38 4)  (692 164)  (692 164)  LC_2 Logic Functioning bit
 (41 4)  (695 164)  (695 164)  LC_2 Logic Functioning bit
 (43 4)  (697 164)  (697 164)  LC_2 Logic Functioning bit
 (12 5)  (666 165)  (666 165)  routing T_13_10.sp4_h_r_5 <X> T_13_10.sp4_v_b_5
 (17 5)  (671 165)  (671 165)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (676 165)  (676 165)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (679 165)  (679 165)  routing T_13_10.sp4_r_v_b_26 <X> T_13_10.lc_trk_g1_2
 (27 5)  (681 165)  (681 165)  routing T_13_10.lc_trk_g1_5 <X> T_13_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 165)  (683 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 165)  (684 165)  routing T_13_10.lc_trk_g1_2 <X> T_13_10.wire_logic_cluster/lc_2/in_1
 (36 5)  (690 165)  (690 165)  LC_2 Logic Functioning bit
 (38 5)  (692 165)  (692 165)  LC_2 Logic Functioning bit
 (40 5)  (694 165)  (694 165)  LC_2 Logic Functioning bit
 (42 5)  (696 165)  (696 165)  LC_2 Logic Functioning bit
 (15 6)  (669 166)  (669 166)  routing T_13_10.lft_op_5 <X> T_13_10.lc_trk_g1_5
 (17 6)  (671 166)  (671 166)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (672 166)  (672 166)  routing T_13_10.lft_op_5 <X> T_13_10.lc_trk_g1_5
 (19 6)  (673 166)  (673 166)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (21 6)  (675 166)  (675 166)  routing T_13_10.wire_logic_cluster/lc_7/out <X> T_13_10.lc_trk_g1_7
 (22 6)  (676 166)  (676 166)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (681 166)  (681 166)  routing T_13_10.lc_trk_g3_1 <X> T_13_10.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 166)  (682 166)  routing T_13_10.lc_trk_g3_1 <X> T_13_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 166)  (683 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 166)  (686 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 166)  (687 166)  routing T_13_10.lc_trk_g2_0 <X> T_13_10.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 166)  (690 166)  LC_3 Logic Functioning bit
 (37 6)  (691 166)  (691 166)  LC_3 Logic Functioning bit
 (41 6)  (695 166)  (695 166)  LC_3 Logic Functioning bit
 (43 6)  (697 166)  (697 166)  LC_3 Logic Functioning bit
 (50 6)  (704 166)  (704 166)  Cascade bit: LH_LC03_inmux02_5

 (36 7)  (690 167)  (690 167)  LC_3 Logic Functioning bit
 (37 7)  (691 167)  (691 167)  LC_3 Logic Functioning bit
 (41 7)  (695 167)  (695 167)  LC_3 Logic Functioning bit
 (43 7)  (697 167)  (697 167)  LC_3 Logic Functioning bit
 (22 8)  (676 168)  (676 168)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (677 168)  (677 168)  routing T_13_10.sp4_v_t_30 <X> T_13_10.lc_trk_g2_3
 (24 8)  (678 168)  (678 168)  routing T_13_10.sp4_v_t_30 <X> T_13_10.lc_trk_g2_3
 (29 8)  (683 168)  (683 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 168)  (685 168)  routing T_13_10.lc_trk_g2_5 <X> T_13_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 168)  (686 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 168)  (687 168)  routing T_13_10.lc_trk_g2_5 <X> T_13_10.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 168)  (690 168)  LC_4 Logic Functioning bit
 (38 8)  (692 168)  (692 168)  LC_4 Logic Functioning bit
 (42 8)  (696 168)  (696 168)  LC_4 Logic Functioning bit
 (43 8)  (697 168)  (697 168)  LC_4 Logic Functioning bit
 (50 8)  (704 168)  (704 168)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (705 168)  (705 168)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (668 169)  (668 169)  routing T_13_10.sp4_r_v_b_32 <X> T_13_10.lc_trk_g2_0
 (17 9)  (671 169)  (671 169)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (30 9)  (684 169)  (684 169)  routing T_13_10.lc_trk_g0_3 <X> T_13_10.wire_logic_cluster/lc_4/in_1
 (36 9)  (690 169)  (690 169)  LC_4 Logic Functioning bit
 (38 9)  (692 169)  (692 169)  LC_4 Logic Functioning bit
 (42 9)  (696 169)  (696 169)  LC_4 Logic Functioning bit
 (43 9)  (697 169)  (697 169)  LC_4 Logic Functioning bit
 (16 10)  (670 170)  (670 170)  routing T_13_10.sp4_v_b_37 <X> T_13_10.lc_trk_g2_5
 (17 10)  (671 170)  (671 170)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (672 170)  (672 170)  routing T_13_10.sp4_v_b_37 <X> T_13_10.lc_trk_g2_5
 (26 10)  (680 170)  (680 170)  routing T_13_10.lc_trk_g3_4 <X> T_13_10.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 170)  (681 170)  routing T_13_10.lc_trk_g3_5 <X> T_13_10.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 170)  (682 170)  routing T_13_10.lc_trk_g3_5 <X> T_13_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 170)  (683 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 170)  (684 170)  routing T_13_10.lc_trk_g3_5 <X> T_13_10.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 170)  (686 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 170)  (687 170)  routing T_13_10.lc_trk_g3_3 <X> T_13_10.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 170)  (688 170)  routing T_13_10.lc_trk_g3_3 <X> T_13_10.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 170)  (690 170)  LC_5 Logic Functioning bit
 (45 10)  (699 170)  (699 170)  LC_5 Logic Functioning bit
 (17 11)  (671 171)  (671 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (672 171)  (672 171)  routing T_13_10.sp4_v_b_37 <X> T_13_10.lc_trk_g2_5
 (27 11)  (681 171)  (681 171)  routing T_13_10.lc_trk_g3_4 <X> T_13_10.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 171)  (682 171)  routing T_13_10.lc_trk_g3_4 <X> T_13_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 171)  (683 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 171)  (685 171)  routing T_13_10.lc_trk_g3_3 <X> T_13_10.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 171)  (686 171)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (688 171)  (688 171)  routing T_13_10.lc_trk_g1_0 <X> T_13_10.input_2_5
 (36 11)  (690 171)  (690 171)  LC_5 Logic Functioning bit
 (37 11)  (691 171)  (691 171)  LC_5 Logic Functioning bit
 (38 11)  (692 171)  (692 171)  LC_5 Logic Functioning bit
 (41 11)  (695 171)  (695 171)  LC_5 Logic Functioning bit
 (43 11)  (697 171)  (697 171)  LC_5 Logic Functioning bit
 (17 12)  (671 172)  (671 172)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 172)  (672 172)  routing T_13_10.wire_logic_cluster/lc_1/out <X> T_13_10.lc_trk_g3_1
 (22 12)  (676 172)  (676 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (677 172)  (677 172)  routing T_13_10.sp4_v_t_30 <X> T_13_10.lc_trk_g3_3
 (24 12)  (678 172)  (678 172)  routing T_13_10.sp4_v_t_30 <X> T_13_10.lc_trk_g3_3
 (27 12)  (681 172)  (681 172)  routing T_13_10.lc_trk_g3_6 <X> T_13_10.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 172)  (682 172)  routing T_13_10.lc_trk_g3_6 <X> T_13_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 172)  (683 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 172)  (684 172)  routing T_13_10.lc_trk_g3_6 <X> T_13_10.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 172)  (685 172)  routing T_13_10.lc_trk_g3_4 <X> T_13_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 172)  (686 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 172)  (687 172)  routing T_13_10.lc_trk_g3_4 <X> T_13_10.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 172)  (688 172)  routing T_13_10.lc_trk_g3_4 <X> T_13_10.wire_logic_cluster/lc_6/in_3
 (35 12)  (689 172)  (689 172)  routing T_13_10.lc_trk_g3_5 <X> T_13_10.input_2_6
 (36 12)  (690 172)  (690 172)  LC_6 Logic Functioning bit
 (41 12)  (695 172)  (695 172)  LC_6 Logic Functioning bit
 (43 12)  (697 172)  (697 172)  LC_6 Logic Functioning bit
 (45 12)  (699 172)  (699 172)  LC_6 Logic Functioning bit
 (26 13)  (680 173)  (680 173)  routing T_13_10.lc_trk_g3_3 <X> T_13_10.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 173)  (681 173)  routing T_13_10.lc_trk_g3_3 <X> T_13_10.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 173)  (682 173)  routing T_13_10.lc_trk_g3_3 <X> T_13_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 173)  (683 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 173)  (684 173)  routing T_13_10.lc_trk_g3_6 <X> T_13_10.wire_logic_cluster/lc_6/in_1
 (32 13)  (686 173)  (686 173)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (687 173)  (687 173)  routing T_13_10.lc_trk_g3_5 <X> T_13_10.input_2_6
 (34 13)  (688 173)  (688 173)  routing T_13_10.lc_trk_g3_5 <X> T_13_10.input_2_6
 (37 13)  (691 173)  (691 173)  LC_6 Logic Functioning bit
 (41 13)  (695 173)  (695 173)  LC_6 Logic Functioning bit
 (43 13)  (697 173)  (697 173)  LC_6 Logic Functioning bit
 (17 14)  (671 174)  (671 174)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (672 174)  (672 174)  routing T_13_10.wire_logic_cluster/lc_5/out <X> T_13_10.lc_trk_g3_5
 (25 14)  (679 174)  (679 174)  routing T_13_10.wire_logic_cluster/lc_6/out <X> T_13_10.lc_trk_g3_6
 (26 14)  (680 174)  (680 174)  routing T_13_10.lc_trk_g3_4 <X> T_13_10.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 174)  (681 174)  routing T_13_10.lc_trk_g1_7 <X> T_13_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 174)  (683 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 174)  (684 174)  routing T_13_10.lc_trk_g1_7 <X> T_13_10.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 174)  (686 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 174)  (687 174)  routing T_13_10.lc_trk_g3_3 <X> T_13_10.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 174)  (688 174)  routing T_13_10.lc_trk_g3_3 <X> T_13_10.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 174)  (689 174)  routing T_13_10.lc_trk_g3_6 <X> T_13_10.input_2_7
 (36 14)  (690 174)  (690 174)  LC_7 Logic Functioning bit
 (45 14)  (699 174)  (699 174)  LC_7 Logic Functioning bit
 (47 14)  (701 174)  (701 174)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (14 15)  (668 175)  (668 175)  routing T_13_10.sp12_v_b_20 <X> T_13_10.lc_trk_g3_4
 (16 15)  (670 175)  (670 175)  routing T_13_10.sp12_v_b_20 <X> T_13_10.lc_trk_g3_4
 (17 15)  (671 175)  (671 175)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (22 15)  (676 175)  (676 175)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (681 175)  (681 175)  routing T_13_10.lc_trk_g3_4 <X> T_13_10.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 175)  (682 175)  routing T_13_10.lc_trk_g3_4 <X> T_13_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 175)  (683 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 175)  (684 175)  routing T_13_10.lc_trk_g1_7 <X> T_13_10.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 175)  (685 175)  routing T_13_10.lc_trk_g3_3 <X> T_13_10.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 175)  (686 175)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (687 175)  (687 175)  routing T_13_10.lc_trk_g3_6 <X> T_13_10.input_2_7
 (34 15)  (688 175)  (688 175)  routing T_13_10.lc_trk_g3_6 <X> T_13_10.input_2_7
 (35 15)  (689 175)  (689 175)  routing T_13_10.lc_trk_g3_6 <X> T_13_10.input_2_7
 (36 15)  (690 175)  (690 175)  LC_7 Logic Functioning bit
 (37 15)  (691 175)  (691 175)  LC_7 Logic Functioning bit
 (38 15)  (692 175)  (692 175)  LC_7 Logic Functioning bit
 (41 15)  (695 175)  (695 175)  LC_7 Logic Functioning bit
 (43 15)  (697 175)  (697 175)  LC_7 Logic Functioning bit


LogicTile_14_10

 (5 0)  (713 160)  (713 160)  routing T_14_10.sp4_h_l_44 <X> T_14_10.sp4_h_r_0
 (26 0)  (734 160)  (734 160)  routing T_14_10.lc_trk_g0_6 <X> T_14_10.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 160)  (735 160)  routing T_14_10.lc_trk_g1_0 <X> T_14_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 160)  (737 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 160)  (740 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 160)  (741 160)  routing T_14_10.lc_trk_g3_0 <X> T_14_10.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 160)  (742 160)  routing T_14_10.lc_trk_g3_0 <X> T_14_10.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 160)  (743 160)  routing T_14_10.lc_trk_g3_5 <X> T_14_10.input_2_0
 (37 0)  (745 160)  (745 160)  LC_0 Logic Functioning bit
 (38 0)  (746 160)  (746 160)  LC_0 Logic Functioning bit
 (41 0)  (749 160)  (749 160)  LC_0 Logic Functioning bit
 (45 0)  (753 160)  (753 160)  LC_0 Logic Functioning bit
 (4 1)  (712 161)  (712 161)  routing T_14_10.sp4_h_l_44 <X> T_14_10.sp4_h_r_0
 (14 1)  (722 161)  (722 161)  routing T_14_10.sp4_h_r_0 <X> T_14_10.lc_trk_g0_0
 (15 1)  (723 161)  (723 161)  routing T_14_10.sp4_h_r_0 <X> T_14_10.lc_trk_g0_0
 (16 1)  (724 161)  (724 161)  routing T_14_10.sp4_h_r_0 <X> T_14_10.lc_trk_g0_0
 (17 1)  (725 161)  (725 161)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (26 1)  (734 161)  (734 161)  routing T_14_10.lc_trk_g0_6 <X> T_14_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 161)  (737 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 161)  (740 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (741 161)  (741 161)  routing T_14_10.lc_trk_g3_5 <X> T_14_10.input_2_0
 (34 1)  (742 161)  (742 161)  routing T_14_10.lc_trk_g3_5 <X> T_14_10.input_2_0
 (36 1)  (744 161)  (744 161)  LC_0 Logic Functioning bit
 (38 1)  (746 161)  (746 161)  LC_0 Logic Functioning bit
 (41 1)  (749 161)  (749 161)  LC_0 Logic Functioning bit
 (2 2)  (710 162)  (710 162)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (11 2)  (719 162)  (719 162)  routing T_14_10.sp4_h_l_44 <X> T_14_10.sp4_v_t_39
 (25 2)  (733 162)  (733 162)  routing T_14_10.sp12_h_l_5 <X> T_14_10.lc_trk_g0_6
 (26 2)  (734 162)  (734 162)  routing T_14_10.lc_trk_g1_4 <X> T_14_10.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 162)  (735 162)  routing T_14_10.lc_trk_g3_1 <X> T_14_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 162)  (736 162)  routing T_14_10.lc_trk_g3_1 <X> T_14_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 162)  (737 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 162)  (739 162)  routing T_14_10.lc_trk_g3_5 <X> T_14_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 162)  (740 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 162)  (741 162)  routing T_14_10.lc_trk_g3_5 <X> T_14_10.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 162)  (742 162)  routing T_14_10.lc_trk_g3_5 <X> T_14_10.wire_logic_cluster/lc_1/in_3
 (35 2)  (743 162)  (743 162)  routing T_14_10.lc_trk_g1_6 <X> T_14_10.input_2_1
 (38 2)  (746 162)  (746 162)  LC_1 Logic Functioning bit
 (41 2)  (749 162)  (749 162)  LC_1 Logic Functioning bit
 (43 2)  (751 162)  (751 162)  LC_1 Logic Functioning bit
 (45 2)  (753 162)  (753 162)  LC_1 Logic Functioning bit
 (52 2)  (760 162)  (760 162)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (708 163)  (708 163)  routing T_14_10.lc_trk_g1_1 <X> T_14_10.wire_logic_cluster/lc_7/clk
 (2 3)  (710 163)  (710 163)  routing T_14_10.lc_trk_g1_1 <X> T_14_10.wire_logic_cluster/lc_7/clk
 (22 3)  (730 163)  (730 163)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (732 163)  (732 163)  routing T_14_10.sp12_h_l_5 <X> T_14_10.lc_trk_g0_6
 (25 3)  (733 163)  (733 163)  routing T_14_10.sp12_h_l_5 <X> T_14_10.lc_trk_g0_6
 (27 3)  (735 163)  (735 163)  routing T_14_10.lc_trk_g1_4 <X> T_14_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 163)  (737 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (740 163)  (740 163)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (742 163)  (742 163)  routing T_14_10.lc_trk_g1_6 <X> T_14_10.input_2_1
 (35 3)  (743 163)  (743 163)  routing T_14_10.lc_trk_g1_6 <X> T_14_10.input_2_1
 (39 3)  (747 163)  (747 163)  LC_1 Logic Functioning bit
 (41 3)  (749 163)  (749 163)  LC_1 Logic Functioning bit
 (43 3)  (751 163)  (751 163)  LC_1 Logic Functioning bit
 (14 4)  (722 164)  (722 164)  routing T_14_10.wire_logic_cluster/lc_0/out <X> T_14_10.lc_trk_g1_0
 (17 4)  (725 164)  (725 164)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (17 5)  (725 165)  (725 165)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (726 165)  (726 165)  routing T_14_10.sp4_r_v_b_25 <X> T_14_10.lc_trk_g1_1
 (13 6)  (721 166)  (721 166)  routing T_14_10.sp4_h_r_5 <X> T_14_10.sp4_v_t_40
 (14 6)  (722 166)  (722 166)  routing T_14_10.wire_logic_cluster/lc_4/out <X> T_14_10.lc_trk_g1_4
 (21 6)  (729 166)  (729 166)  routing T_14_10.wire_logic_cluster/lc_7/out <X> T_14_10.lc_trk_g1_7
 (22 6)  (730 166)  (730 166)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (733 166)  (733 166)  routing T_14_10.sp12_h_l_5 <X> T_14_10.lc_trk_g1_6
 (29 6)  (737 166)  (737 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 166)  (739 166)  routing T_14_10.lc_trk_g0_6 <X> T_14_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 166)  (740 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (37 6)  (745 166)  (745 166)  LC_3 Logic Functioning bit
 (39 6)  (747 166)  (747 166)  LC_3 Logic Functioning bit
 (41 6)  (749 166)  (749 166)  LC_3 Logic Functioning bit
 (43 6)  (751 166)  (751 166)  LC_3 Logic Functioning bit
 (12 7)  (720 167)  (720 167)  routing T_14_10.sp4_h_r_5 <X> T_14_10.sp4_v_t_40
 (17 7)  (725 167)  (725 167)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (730 167)  (730 167)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (732 167)  (732 167)  routing T_14_10.sp12_h_l_5 <X> T_14_10.lc_trk_g1_6
 (25 7)  (733 167)  (733 167)  routing T_14_10.sp12_h_l_5 <X> T_14_10.lc_trk_g1_6
 (31 7)  (739 167)  (739 167)  routing T_14_10.lc_trk_g0_6 <X> T_14_10.wire_logic_cluster/lc_3/in_3
 (37 7)  (745 167)  (745 167)  LC_3 Logic Functioning bit
 (39 7)  (747 167)  (747 167)  LC_3 Logic Functioning bit
 (41 7)  (749 167)  (749 167)  LC_3 Logic Functioning bit
 (43 7)  (751 167)  (751 167)  LC_3 Logic Functioning bit
 (47 7)  (755 167)  (755 167)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (26 8)  (734 168)  (734 168)  routing T_14_10.lc_trk_g0_6 <X> T_14_10.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 168)  (735 168)  routing T_14_10.lc_trk_g1_4 <X> T_14_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 168)  (737 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 168)  (738 168)  routing T_14_10.lc_trk_g1_4 <X> T_14_10.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 168)  (739 168)  routing T_14_10.lc_trk_g2_5 <X> T_14_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 168)  (740 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 168)  (741 168)  routing T_14_10.lc_trk_g2_5 <X> T_14_10.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 168)  (743 168)  routing T_14_10.lc_trk_g3_5 <X> T_14_10.input_2_4
 (37 8)  (745 168)  (745 168)  LC_4 Logic Functioning bit
 (38 8)  (746 168)  (746 168)  LC_4 Logic Functioning bit
 (41 8)  (749 168)  (749 168)  LC_4 Logic Functioning bit
 (45 8)  (753 168)  (753 168)  LC_4 Logic Functioning bit
 (51 8)  (759 168)  (759 168)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (734 169)  (734 169)  routing T_14_10.lc_trk_g0_6 <X> T_14_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 169)  (737 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (740 169)  (740 169)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (741 169)  (741 169)  routing T_14_10.lc_trk_g3_5 <X> T_14_10.input_2_4
 (34 9)  (742 169)  (742 169)  routing T_14_10.lc_trk_g3_5 <X> T_14_10.input_2_4
 (36 9)  (744 169)  (744 169)  LC_4 Logic Functioning bit
 (38 9)  (746 169)  (746 169)  LC_4 Logic Functioning bit
 (41 9)  (749 169)  (749 169)  LC_4 Logic Functioning bit
 (16 10)  (724 170)  (724 170)  routing T_14_10.sp4_v_b_37 <X> T_14_10.lc_trk_g2_5
 (17 10)  (725 170)  (725 170)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (726 170)  (726 170)  routing T_14_10.sp4_v_b_37 <X> T_14_10.lc_trk_g2_5
 (18 11)  (726 171)  (726 171)  routing T_14_10.sp4_v_b_37 <X> T_14_10.lc_trk_g2_5
 (17 12)  (725 172)  (725 172)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 172)  (726 172)  routing T_14_10.wire_logic_cluster/lc_1/out <X> T_14_10.lc_trk_g3_1
 (26 12)  (734 172)  (734 172)  routing T_14_10.lc_trk_g3_5 <X> T_14_10.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 172)  (735 172)  routing T_14_10.lc_trk_g1_6 <X> T_14_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 172)  (737 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 172)  (738 172)  routing T_14_10.lc_trk_g1_6 <X> T_14_10.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 172)  (739 172)  routing T_14_10.lc_trk_g3_6 <X> T_14_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 172)  (740 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 172)  (741 172)  routing T_14_10.lc_trk_g3_6 <X> T_14_10.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 172)  (742 172)  routing T_14_10.lc_trk_g3_6 <X> T_14_10.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 172)  (743 172)  routing T_14_10.lc_trk_g1_7 <X> T_14_10.input_2_6
 (37 12)  (745 172)  (745 172)  LC_6 Logic Functioning bit
 (39 12)  (747 172)  (747 172)  LC_6 Logic Functioning bit
 (45 12)  (753 172)  (753 172)  LC_6 Logic Functioning bit
 (14 13)  (722 173)  (722 173)  routing T_14_10.tnl_op_0 <X> T_14_10.lc_trk_g3_0
 (15 13)  (723 173)  (723 173)  routing T_14_10.tnl_op_0 <X> T_14_10.lc_trk_g3_0
 (17 13)  (725 173)  (725 173)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (27 13)  (735 173)  (735 173)  routing T_14_10.lc_trk_g3_5 <X> T_14_10.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 173)  (736 173)  routing T_14_10.lc_trk_g3_5 <X> T_14_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 173)  (737 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 173)  (738 173)  routing T_14_10.lc_trk_g1_6 <X> T_14_10.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 173)  (739 173)  routing T_14_10.lc_trk_g3_6 <X> T_14_10.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 173)  (740 173)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (742 173)  (742 173)  routing T_14_10.lc_trk_g1_7 <X> T_14_10.input_2_6
 (35 13)  (743 173)  (743 173)  routing T_14_10.lc_trk_g1_7 <X> T_14_10.input_2_6
 (36 13)  (744 173)  (744 173)  LC_6 Logic Functioning bit
 (37 13)  (745 173)  (745 173)  LC_6 Logic Functioning bit
 (38 13)  (746 173)  (746 173)  LC_6 Logic Functioning bit
 (42 13)  (750 173)  (750 173)  LC_6 Logic Functioning bit
 (15 14)  (723 174)  (723 174)  routing T_14_10.sp4_v_t_32 <X> T_14_10.lc_trk_g3_5
 (16 14)  (724 174)  (724 174)  routing T_14_10.sp4_v_t_32 <X> T_14_10.lc_trk_g3_5
 (17 14)  (725 174)  (725 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (25 14)  (733 174)  (733 174)  routing T_14_10.wire_logic_cluster/lc_6/out <X> T_14_10.lc_trk_g3_6
 (27 14)  (735 174)  (735 174)  routing T_14_10.lc_trk_g1_7 <X> T_14_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 174)  (737 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 174)  (738 174)  routing T_14_10.lc_trk_g1_7 <X> T_14_10.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 174)  (739 174)  routing T_14_10.lc_trk_g3_5 <X> T_14_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 174)  (740 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 174)  (741 174)  routing T_14_10.lc_trk_g3_5 <X> T_14_10.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 174)  (742 174)  routing T_14_10.lc_trk_g3_5 <X> T_14_10.wire_logic_cluster/lc_7/in_3
 (35 14)  (743 174)  (743 174)  routing T_14_10.lc_trk_g1_6 <X> T_14_10.input_2_7
 (38 14)  (746 174)  (746 174)  LC_7 Logic Functioning bit
 (41 14)  (749 174)  (749 174)  LC_7 Logic Functioning bit
 (43 14)  (751 174)  (751 174)  LC_7 Logic Functioning bit
 (45 14)  (753 174)  (753 174)  LC_7 Logic Functioning bit
 (22 15)  (730 175)  (730 175)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (735 175)  (735 175)  routing T_14_10.lc_trk_g1_0 <X> T_14_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 175)  (737 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 175)  (738 175)  routing T_14_10.lc_trk_g1_7 <X> T_14_10.wire_logic_cluster/lc_7/in_1
 (32 15)  (740 175)  (740 175)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (742 175)  (742 175)  routing T_14_10.lc_trk_g1_6 <X> T_14_10.input_2_7
 (35 15)  (743 175)  (743 175)  routing T_14_10.lc_trk_g1_6 <X> T_14_10.input_2_7
 (39 15)  (747 175)  (747 175)  LC_7 Logic Functioning bit
 (41 15)  (749 175)  (749 175)  LC_7 Logic Functioning bit
 (43 15)  (751 175)  (751 175)  LC_7 Logic Functioning bit


LogicTile_15_10

 (3 0)  (765 160)  (765 160)  routing T_15_10.sp12_v_t_23 <X> T_15_10.sp12_v_b_0
 (25 0)  (787 160)  (787 160)  routing T_15_10.sp4_h_r_10 <X> T_15_10.lc_trk_g0_2
 (22 1)  (784 161)  (784 161)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (785 161)  (785 161)  routing T_15_10.sp4_h_r_10 <X> T_15_10.lc_trk_g0_2
 (24 1)  (786 161)  (786 161)  routing T_15_10.sp4_h_r_10 <X> T_15_10.lc_trk_g0_2
 (8 2)  (770 162)  (770 162)  routing T_15_10.sp4_v_t_42 <X> T_15_10.sp4_h_l_36
 (9 2)  (771 162)  (771 162)  routing T_15_10.sp4_v_t_42 <X> T_15_10.sp4_h_l_36
 (10 2)  (772 162)  (772 162)  routing T_15_10.sp4_v_t_42 <X> T_15_10.sp4_h_l_36
 (27 2)  (789 162)  (789 162)  routing T_15_10.lc_trk_g3_1 <X> T_15_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 162)  (790 162)  routing T_15_10.lc_trk_g3_1 <X> T_15_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 162)  (791 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 162)  (794 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (798 162)  (798 162)  LC_1 Logic Functioning bit
 (38 2)  (800 162)  (800 162)  LC_1 Logic Functioning bit
 (40 2)  (802 162)  (802 162)  LC_1 Logic Functioning bit
 (42 2)  (804 162)  (804 162)  LC_1 Logic Functioning bit
 (31 3)  (793 163)  (793 163)  routing T_15_10.lc_trk_g0_2 <X> T_15_10.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 163)  (798 163)  LC_1 Logic Functioning bit
 (38 3)  (800 163)  (800 163)  LC_1 Logic Functioning bit
 (40 3)  (802 163)  (802 163)  LC_1 Logic Functioning bit
 (42 3)  (804 163)  (804 163)  LC_1 Logic Functioning bit
 (47 3)  (809 163)  (809 163)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (8 5)  (770 165)  (770 165)  routing T_15_10.sp4_h_l_41 <X> T_15_10.sp4_v_b_4
 (9 5)  (771 165)  (771 165)  routing T_15_10.sp4_h_l_41 <X> T_15_10.sp4_v_b_4
 (5 8)  (767 168)  (767 168)  routing T_15_10.sp4_v_t_43 <X> T_15_10.sp4_h_r_6
 (10 8)  (772 168)  (772 168)  routing T_15_10.sp4_v_t_39 <X> T_15_10.sp4_h_r_7
 (11 8)  (773 168)  (773 168)  routing T_15_10.sp4_v_t_40 <X> T_15_10.sp4_v_b_8
 (12 9)  (774 169)  (774 169)  routing T_15_10.sp4_v_t_40 <X> T_15_10.sp4_v_b_8
 (3 10)  (765 170)  (765 170)  routing T_15_10.sp12_v_t_22 <X> T_15_10.sp12_h_l_22
 (13 10)  (775 170)  (775 170)  routing T_15_10.sp4_h_r_8 <X> T_15_10.sp4_v_t_45
 (12 11)  (774 171)  (774 171)  routing T_15_10.sp4_h_r_8 <X> T_15_10.sp4_v_t_45
 (15 12)  (777 172)  (777 172)  routing T_15_10.sp4_h_r_33 <X> T_15_10.lc_trk_g3_1
 (16 12)  (778 172)  (778 172)  routing T_15_10.sp4_h_r_33 <X> T_15_10.lc_trk_g3_1
 (17 12)  (779 172)  (779 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (780 172)  (780 172)  routing T_15_10.sp4_h_r_33 <X> T_15_10.lc_trk_g3_1


LogicTile_16_10

 (0 0)  (816 160)  (816 160)  Negative Clock bit

 (8 0)  (824 160)  (824 160)  routing T_16_10.sp4_h_l_40 <X> T_16_10.sp4_h_r_1
 (10 0)  (826 160)  (826 160)  routing T_16_10.sp4_h_l_40 <X> T_16_10.sp4_h_r_1
 (21 0)  (837 160)  (837 160)  routing T_16_10.wire_logic_cluster/lc_3/out <X> T_16_10.lc_trk_g0_3
 (22 0)  (838 160)  (838 160)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (843 160)  (843 160)  routing T_16_10.lc_trk_g3_0 <X> T_16_10.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 160)  (844 160)  routing T_16_10.lc_trk_g3_0 <X> T_16_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 160)  (845 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 160)  (848 160)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (35 0)  (851 160)  (851 160)  routing T_16_10.lc_trk_g3_5 <X> T_16_10.input_2_0
 (36 0)  (852 160)  (852 160)  LC_0 Logic Functioning bit
 (39 0)  (855 160)  (855 160)  LC_0 Logic Functioning bit
 (41 0)  (857 160)  (857 160)  LC_0 Logic Functioning bit
 (42 0)  (858 160)  (858 160)  LC_0 Logic Functioning bit
 (44 0)  (860 160)  (860 160)  LC_0 Logic Functioning bit
 (45 0)  (861 160)  (861 160)  LC_0 Logic Functioning bit
 (32 1)  (848 161)  (848 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (849 161)  (849 161)  routing T_16_10.lc_trk_g3_5 <X> T_16_10.input_2_0
 (34 1)  (850 161)  (850 161)  routing T_16_10.lc_trk_g3_5 <X> T_16_10.input_2_0
 (36 1)  (852 161)  (852 161)  LC_0 Logic Functioning bit
 (39 1)  (855 161)  (855 161)  LC_0 Logic Functioning bit
 (41 1)  (857 161)  (857 161)  LC_0 Logic Functioning bit
 (42 1)  (858 161)  (858 161)  LC_0 Logic Functioning bit
 (49 1)  (865 161)  (865 161)  Carry_In_Mux bit 

 (0 2)  (816 162)  (816 162)  routing T_16_10.glb_netwk_3 <X> T_16_10.wire_logic_cluster/lc_7/clk
 (2 2)  (818 162)  (818 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (3 2)  (819 162)  (819 162)  routing T_16_10.sp12_v_t_23 <X> T_16_10.sp12_h_l_23
 (5 2)  (821 162)  (821 162)  routing T_16_10.sp4_v_t_37 <X> T_16_10.sp4_h_l_37
 (17 2)  (833 162)  (833 162)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (834 162)  (834 162)  routing T_16_10.wire_logic_cluster/lc_5/out <X> T_16_10.lc_trk_g0_5
 (27 2)  (843 162)  (843 162)  routing T_16_10.lc_trk_g3_5 <X> T_16_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 162)  (844 162)  routing T_16_10.lc_trk_g3_5 <X> T_16_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 162)  (845 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 162)  (846 162)  routing T_16_10.lc_trk_g3_5 <X> T_16_10.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 162)  (848 162)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (852 162)  (852 162)  LC_1 Logic Functioning bit
 (39 2)  (855 162)  (855 162)  LC_1 Logic Functioning bit
 (41 2)  (857 162)  (857 162)  LC_1 Logic Functioning bit
 (42 2)  (858 162)  (858 162)  LC_1 Logic Functioning bit
 (44 2)  (860 162)  (860 162)  LC_1 Logic Functioning bit
 (45 2)  (861 162)  (861 162)  LC_1 Logic Functioning bit
 (0 3)  (816 163)  (816 163)  routing T_16_10.glb_netwk_3 <X> T_16_10.wire_logic_cluster/lc_7/clk
 (6 3)  (822 163)  (822 163)  routing T_16_10.sp4_v_t_37 <X> T_16_10.sp4_h_l_37
 (32 3)  (848 163)  (848 163)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (849 163)  (849 163)  routing T_16_10.lc_trk_g2_1 <X> T_16_10.input_2_1
 (36 3)  (852 163)  (852 163)  LC_1 Logic Functioning bit
 (39 3)  (855 163)  (855 163)  LC_1 Logic Functioning bit
 (41 3)  (857 163)  (857 163)  LC_1 Logic Functioning bit
 (42 3)  (858 163)  (858 163)  LC_1 Logic Functioning bit
 (0 4)  (816 164)  (816 164)  routing T_16_10.lc_trk_g2_2 <X> T_16_10.wire_logic_cluster/lc_7/cen
 (1 4)  (817 164)  (817 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (3 4)  (819 164)  (819 164)  routing T_16_10.sp12_v_t_23 <X> T_16_10.sp12_h_r_0
 (25 4)  (841 164)  (841 164)  routing T_16_10.wire_logic_cluster/lc_2/out <X> T_16_10.lc_trk_g1_2
 (27 4)  (843 164)  (843 164)  routing T_16_10.lc_trk_g1_2 <X> T_16_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 164)  (845 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 164)  (848 164)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (851 164)  (851 164)  routing T_16_10.lc_trk_g3_5 <X> T_16_10.input_2_2
 (36 4)  (852 164)  (852 164)  LC_2 Logic Functioning bit
 (39 4)  (855 164)  (855 164)  LC_2 Logic Functioning bit
 (41 4)  (857 164)  (857 164)  LC_2 Logic Functioning bit
 (42 4)  (858 164)  (858 164)  LC_2 Logic Functioning bit
 (44 4)  (860 164)  (860 164)  LC_2 Logic Functioning bit
 (45 4)  (861 164)  (861 164)  LC_2 Logic Functioning bit
 (1 5)  (817 165)  (817 165)  routing T_16_10.lc_trk_g2_2 <X> T_16_10.wire_logic_cluster/lc_7/cen
 (22 5)  (838 165)  (838 165)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (846 165)  (846 165)  routing T_16_10.lc_trk_g1_2 <X> T_16_10.wire_logic_cluster/lc_2/in_1
 (32 5)  (848 165)  (848 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (849 165)  (849 165)  routing T_16_10.lc_trk_g3_5 <X> T_16_10.input_2_2
 (34 5)  (850 165)  (850 165)  routing T_16_10.lc_trk_g3_5 <X> T_16_10.input_2_2
 (36 5)  (852 165)  (852 165)  LC_2 Logic Functioning bit
 (39 5)  (855 165)  (855 165)  LC_2 Logic Functioning bit
 (41 5)  (857 165)  (857 165)  LC_2 Logic Functioning bit
 (42 5)  (858 165)  (858 165)  LC_2 Logic Functioning bit
 (25 6)  (841 166)  (841 166)  routing T_16_10.wire_logic_cluster/lc_6/out <X> T_16_10.lc_trk_g1_6
 (27 6)  (843 166)  (843 166)  routing T_16_10.lc_trk_g3_5 <X> T_16_10.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 166)  (844 166)  routing T_16_10.lc_trk_g3_5 <X> T_16_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 166)  (845 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 166)  (846 166)  routing T_16_10.lc_trk_g3_5 <X> T_16_10.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 166)  (848 166)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (852 166)  (852 166)  LC_3 Logic Functioning bit
 (39 6)  (855 166)  (855 166)  LC_3 Logic Functioning bit
 (41 6)  (857 166)  (857 166)  LC_3 Logic Functioning bit
 (42 6)  (858 166)  (858 166)  LC_3 Logic Functioning bit
 (44 6)  (860 166)  (860 166)  LC_3 Logic Functioning bit
 (45 6)  (861 166)  (861 166)  LC_3 Logic Functioning bit
 (22 7)  (838 167)  (838 167)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (32 7)  (848 167)  (848 167)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (851 167)  (851 167)  routing T_16_10.lc_trk_g0_3 <X> T_16_10.input_2_3
 (36 7)  (852 167)  (852 167)  LC_3 Logic Functioning bit
 (39 7)  (855 167)  (855 167)  LC_3 Logic Functioning bit
 (41 7)  (857 167)  (857 167)  LC_3 Logic Functioning bit
 (42 7)  (858 167)  (858 167)  LC_3 Logic Functioning bit
 (17 8)  (833 168)  (833 168)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (834 168)  (834 168)  routing T_16_10.wire_logic_cluster/lc_1/out <X> T_16_10.lc_trk_g2_1
 (27 8)  (843 168)  (843 168)  routing T_16_10.lc_trk_g3_4 <X> T_16_10.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 168)  (844 168)  routing T_16_10.lc_trk_g3_4 <X> T_16_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 168)  (845 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 168)  (846 168)  routing T_16_10.lc_trk_g3_4 <X> T_16_10.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 168)  (848 168)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (851 168)  (851 168)  routing T_16_10.lc_trk_g3_5 <X> T_16_10.input_2_4
 (36 8)  (852 168)  (852 168)  LC_4 Logic Functioning bit
 (39 8)  (855 168)  (855 168)  LC_4 Logic Functioning bit
 (41 8)  (857 168)  (857 168)  LC_4 Logic Functioning bit
 (42 8)  (858 168)  (858 168)  LC_4 Logic Functioning bit
 (44 8)  (860 168)  (860 168)  LC_4 Logic Functioning bit
 (45 8)  (861 168)  (861 168)  LC_4 Logic Functioning bit
 (4 9)  (820 169)  (820 169)  routing T_16_10.sp4_v_t_36 <X> T_16_10.sp4_h_r_6
 (22 9)  (838 169)  (838 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (32 9)  (848 169)  (848 169)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (849 169)  (849 169)  routing T_16_10.lc_trk_g3_5 <X> T_16_10.input_2_4
 (34 9)  (850 169)  (850 169)  routing T_16_10.lc_trk_g3_5 <X> T_16_10.input_2_4
 (36 9)  (852 169)  (852 169)  LC_4 Logic Functioning bit
 (39 9)  (855 169)  (855 169)  LC_4 Logic Functioning bit
 (41 9)  (857 169)  (857 169)  LC_4 Logic Functioning bit
 (42 9)  (858 169)  (858 169)  LC_4 Logic Functioning bit
 (21 10)  (837 170)  (837 170)  routing T_16_10.wire_logic_cluster/lc_7/out <X> T_16_10.lc_trk_g2_7
 (22 10)  (838 170)  (838 170)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (843 170)  (843 170)  routing T_16_10.lc_trk_g3_5 <X> T_16_10.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 170)  (844 170)  routing T_16_10.lc_trk_g3_5 <X> T_16_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 170)  (845 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 170)  (846 170)  routing T_16_10.lc_trk_g3_5 <X> T_16_10.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 170)  (848 170)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (851 170)  (851 170)  routing T_16_10.lc_trk_g0_5 <X> T_16_10.input_2_5
 (36 10)  (852 170)  (852 170)  LC_5 Logic Functioning bit
 (39 10)  (855 170)  (855 170)  LC_5 Logic Functioning bit
 (41 10)  (857 170)  (857 170)  LC_5 Logic Functioning bit
 (42 10)  (858 170)  (858 170)  LC_5 Logic Functioning bit
 (44 10)  (860 170)  (860 170)  LC_5 Logic Functioning bit
 (45 10)  (861 170)  (861 170)  LC_5 Logic Functioning bit
 (14 11)  (830 171)  (830 171)  routing T_16_10.sp4_r_v_b_36 <X> T_16_10.lc_trk_g2_4
 (17 11)  (833 171)  (833 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (32 11)  (848 171)  (848 171)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (852 171)  (852 171)  LC_5 Logic Functioning bit
 (39 11)  (855 171)  (855 171)  LC_5 Logic Functioning bit
 (41 11)  (857 171)  (857 171)  LC_5 Logic Functioning bit
 (42 11)  (858 171)  (858 171)  LC_5 Logic Functioning bit
 (5 12)  (821 172)  (821 172)  routing T_16_10.sp4_v_t_44 <X> T_16_10.sp4_h_r_9
 (14 12)  (830 172)  (830 172)  routing T_16_10.wire_logic_cluster/lc_0/out <X> T_16_10.lc_trk_g3_0
 (27 12)  (843 172)  (843 172)  routing T_16_10.lc_trk_g1_6 <X> T_16_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 172)  (845 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 172)  (846 172)  routing T_16_10.lc_trk_g1_6 <X> T_16_10.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 172)  (848 172)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (851 172)  (851 172)  routing T_16_10.lc_trk_g3_5 <X> T_16_10.input_2_6
 (36 12)  (852 172)  (852 172)  LC_6 Logic Functioning bit
 (39 12)  (855 172)  (855 172)  LC_6 Logic Functioning bit
 (41 12)  (857 172)  (857 172)  LC_6 Logic Functioning bit
 (42 12)  (858 172)  (858 172)  LC_6 Logic Functioning bit
 (44 12)  (860 172)  (860 172)  LC_6 Logic Functioning bit
 (45 12)  (861 172)  (861 172)  LC_6 Logic Functioning bit
 (17 13)  (833 173)  (833 173)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (846 173)  (846 173)  routing T_16_10.lc_trk_g1_6 <X> T_16_10.wire_logic_cluster/lc_6/in_1
 (32 13)  (848 173)  (848 173)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (849 173)  (849 173)  routing T_16_10.lc_trk_g3_5 <X> T_16_10.input_2_6
 (34 13)  (850 173)  (850 173)  routing T_16_10.lc_trk_g3_5 <X> T_16_10.input_2_6
 (36 13)  (852 173)  (852 173)  LC_6 Logic Functioning bit
 (39 13)  (855 173)  (855 173)  LC_6 Logic Functioning bit
 (41 13)  (857 173)  (857 173)  LC_6 Logic Functioning bit
 (42 13)  (858 173)  (858 173)  LC_6 Logic Functioning bit
 (0 14)  (816 174)  (816 174)  routing T_16_10.lc_trk_g2_4 <X> T_16_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 174)  (817 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (830 174)  (830 174)  routing T_16_10.wire_logic_cluster/lc_4/out <X> T_16_10.lc_trk_g3_4
 (17 14)  (833 174)  (833 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (26 14)  (842 174)  (842 174)  routing T_16_10.lc_trk_g2_7 <X> T_16_10.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 174)  (843 174)  routing T_16_10.lc_trk_g3_5 <X> T_16_10.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 174)  (844 174)  routing T_16_10.lc_trk_g3_5 <X> T_16_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 174)  (845 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 174)  (846 174)  routing T_16_10.lc_trk_g3_5 <X> T_16_10.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 174)  (848 174)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (852 174)  (852 174)  LC_7 Logic Functioning bit
 (37 14)  (853 174)  (853 174)  LC_7 Logic Functioning bit
 (38 14)  (854 174)  (854 174)  LC_7 Logic Functioning bit
 (39 14)  (855 174)  (855 174)  LC_7 Logic Functioning bit
 (45 14)  (861 174)  (861 174)  LC_7 Logic Functioning bit
 (1 15)  (817 175)  (817 175)  routing T_16_10.lc_trk_g2_4 <X> T_16_10.wire_logic_cluster/lc_7/s_r
 (12 15)  (828 175)  (828 175)  routing T_16_10.sp4_h_l_46 <X> T_16_10.sp4_v_t_46
 (17 15)  (833 175)  (833 175)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (834 175)  (834 175)  routing T_16_10.sp4_r_v_b_45 <X> T_16_10.lc_trk_g3_5
 (26 15)  (842 175)  (842 175)  routing T_16_10.lc_trk_g2_7 <X> T_16_10.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 175)  (844 175)  routing T_16_10.lc_trk_g2_7 <X> T_16_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 175)  (845 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (40 15)  (856 175)  (856 175)  LC_7 Logic Functioning bit
 (41 15)  (857 175)  (857 175)  LC_7 Logic Functioning bit
 (42 15)  (858 175)  (858 175)  LC_7 Logic Functioning bit
 (43 15)  (859 175)  (859 175)  LC_7 Logic Functioning bit


LogicTile_17_10

 (0 0)  (874 160)  (874 160)  Negative Clock bit

 (15 0)  (889 160)  (889 160)  routing T_17_10.bot_op_1 <X> T_17_10.lc_trk_g0_1
 (17 0)  (891 160)  (891 160)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (29 0)  (903 160)  (903 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 160)  (906 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 160)  (908 160)  routing T_17_10.lc_trk_g1_2 <X> T_17_10.wire_logic_cluster/lc_0/in_3
 (35 0)  (909 160)  (909 160)  routing T_17_10.lc_trk_g1_7 <X> T_17_10.input_2_0
 (39 0)  (913 160)  (913 160)  LC_0 Logic Functioning bit
 (40 0)  (914 160)  (914 160)  LC_0 Logic Functioning bit
 (41 0)  (915 160)  (915 160)  LC_0 Logic Functioning bit
 (42 0)  (916 160)  (916 160)  LC_0 Logic Functioning bit
 (43 0)  (917 160)  (917 160)  LC_0 Logic Functioning bit
 (4 1)  (878 161)  (878 161)  routing T_17_10.sp4_v_t_42 <X> T_17_10.sp4_h_r_0
 (12 1)  (886 161)  (886 161)  routing T_17_10.sp4_h_r_2 <X> T_17_10.sp4_v_b_2
 (22 1)  (896 161)  (896 161)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (899 161)  (899 161)  routing T_17_10.sp4_r_v_b_33 <X> T_17_10.lc_trk_g0_2
 (27 1)  (901 161)  (901 161)  routing T_17_10.lc_trk_g1_1 <X> T_17_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 161)  (903 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 161)  (905 161)  routing T_17_10.lc_trk_g1_2 <X> T_17_10.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 161)  (906 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (908 161)  (908 161)  routing T_17_10.lc_trk_g1_7 <X> T_17_10.input_2_0
 (35 1)  (909 161)  (909 161)  routing T_17_10.lc_trk_g1_7 <X> T_17_10.input_2_0
 (37 1)  (911 161)  (911 161)  LC_0 Logic Functioning bit
 (38 1)  (912 161)  (912 161)  LC_0 Logic Functioning bit
 (39 1)  (913 161)  (913 161)  LC_0 Logic Functioning bit
 (40 1)  (914 161)  (914 161)  LC_0 Logic Functioning bit
 (41 1)  (915 161)  (915 161)  LC_0 Logic Functioning bit
 (42 1)  (916 161)  (916 161)  LC_0 Logic Functioning bit
 (43 1)  (917 161)  (917 161)  LC_0 Logic Functioning bit
 (53 1)  (927 161)  (927 161)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (874 162)  (874 162)  routing T_17_10.glb_netwk_3 <X> T_17_10.wire_logic_cluster/lc_7/clk
 (2 2)  (876 162)  (876 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (11 2)  (885 162)  (885 162)  routing T_17_10.sp4_h_r_8 <X> T_17_10.sp4_v_t_39
 (13 2)  (887 162)  (887 162)  routing T_17_10.sp4_h_r_8 <X> T_17_10.sp4_v_t_39
 (32 2)  (906 162)  (906 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 162)  (908 162)  routing T_17_10.lc_trk_g1_1 <X> T_17_10.wire_logic_cluster/lc_1/in_3
 (37 2)  (911 162)  (911 162)  LC_1 Logic Functioning bit
 (39 2)  (913 162)  (913 162)  LC_1 Logic Functioning bit
 (41 2)  (915 162)  (915 162)  LC_1 Logic Functioning bit
 (43 2)  (917 162)  (917 162)  LC_1 Logic Functioning bit
 (45 2)  (919 162)  (919 162)  LC_1 Logic Functioning bit
 (0 3)  (874 163)  (874 163)  routing T_17_10.glb_netwk_3 <X> T_17_10.wire_logic_cluster/lc_7/clk
 (12 3)  (886 163)  (886 163)  routing T_17_10.sp4_h_r_8 <X> T_17_10.sp4_v_t_39
 (26 3)  (900 163)  (900 163)  routing T_17_10.lc_trk_g1_2 <X> T_17_10.wire_logic_cluster/lc_1/in_0
 (27 3)  (901 163)  (901 163)  routing T_17_10.lc_trk_g1_2 <X> T_17_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 163)  (903 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (36 3)  (910 163)  (910 163)  LC_1 Logic Functioning bit
 (38 3)  (912 163)  (912 163)  LC_1 Logic Functioning bit
 (40 3)  (914 163)  (914 163)  LC_1 Logic Functioning bit
 (42 3)  (916 163)  (916 163)  LC_1 Logic Functioning bit
 (47 3)  (921 163)  (921 163)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (875 164)  (875 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (17 4)  (891 164)  (891 164)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (892 164)  (892 164)  routing T_17_10.wire_logic_cluster/lc_1/out <X> T_17_10.lc_trk_g1_1
 (32 4)  (906 164)  (906 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 164)  (908 164)  routing T_17_10.lc_trk_g1_2 <X> T_17_10.wire_logic_cluster/lc_2/in_3
 (40 4)  (914 164)  (914 164)  LC_2 Logic Functioning bit
 (42 4)  (916 164)  (916 164)  LC_2 Logic Functioning bit
 (53 4)  (927 164)  (927 164)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (1 5)  (875 165)  (875 165)  routing T_17_10.lc_trk_g0_2 <X> T_17_10.wire_logic_cluster/lc_7/cen
 (22 5)  (896 165)  (896 165)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (898 165)  (898 165)  routing T_17_10.bot_op_2 <X> T_17_10.lc_trk_g1_2
 (27 5)  (901 165)  (901 165)  routing T_17_10.lc_trk_g1_1 <X> T_17_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 165)  (903 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 165)  (905 165)  routing T_17_10.lc_trk_g1_2 <X> T_17_10.wire_logic_cluster/lc_2/in_3
 (41 5)  (915 165)  (915 165)  LC_2 Logic Functioning bit
 (43 5)  (917 165)  (917 165)  LC_2 Logic Functioning bit
 (51 5)  (925 165)  (925 165)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (11 6)  (885 166)  (885 166)  routing T_17_10.sp4_v_b_2 <X> T_17_10.sp4_v_t_40
 (12 6)  (886 166)  (886 166)  routing T_17_10.sp4_v_t_46 <X> T_17_10.sp4_h_l_40
 (14 6)  (888 166)  (888 166)  routing T_17_10.sp4_h_l_1 <X> T_17_10.lc_trk_g1_4
 (16 6)  (890 166)  (890 166)  routing T_17_10.sp12_h_r_13 <X> T_17_10.lc_trk_g1_5
 (17 6)  (891 166)  (891 166)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (22 6)  (896 166)  (896 166)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (25 6)  (899 166)  (899 166)  routing T_17_10.wire_logic_cluster/lc_6/out <X> T_17_10.lc_trk_g1_6
 (8 7)  (882 167)  (882 167)  routing T_17_10.sp4_h_l_41 <X> T_17_10.sp4_v_t_41
 (11 7)  (885 167)  (885 167)  routing T_17_10.sp4_v_t_46 <X> T_17_10.sp4_h_l_40
 (12 7)  (886 167)  (886 167)  routing T_17_10.sp4_v_b_2 <X> T_17_10.sp4_v_t_40
 (13 7)  (887 167)  (887 167)  routing T_17_10.sp4_v_t_46 <X> T_17_10.sp4_h_l_40
 (15 7)  (889 167)  (889 167)  routing T_17_10.sp4_h_l_1 <X> T_17_10.lc_trk_g1_4
 (16 7)  (890 167)  (890 167)  routing T_17_10.sp4_h_l_1 <X> T_17_10.lc_trk_g1_4
 (17 7)  (891 167)  (891 167)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (21 7)  (895 167)  (895 167)  routing T_17_10.sp4_r_v_b_31 <X> T_17_10.lc_trk_g1_7
 (22 7)  (896 167)  (896 167)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (37 8)  (911 168)  (911 168)  LC_4 Logic Functioning bit
 (39 8)  (913 168)  (913 168)  LC_4 Logic Functioning bit
 (40 8)  (914 168)  (914 168)  LC_4 Logic Functioning bit
 (42 8)  (916 168)  (916 168)  LC_4 Logic Functioning bit
 (4 9)  (878 169)  (878 169)  routing T_17_10.sp4_h_l_47 <X> T_17_10.sp4_h_r_6
 (5 9)  (879 169)  (879 169)  routing T_17_10.sp4_h_r_6 <X> T_17_10.sp4_v_b_6
 (6 9)  (880 169)  (880 169)  routing T_17_10.sp4_h_l_47 <X> T_17_10.sp4_h_r_6
 (27 9)  (901 169)  (901 169)  routing T_17_10.lc_trk_g1_1 <X> T_17_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 169)  (903 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (910 169)  (910 169)  LC_4 Logic Functioning bit
 (38 9)  (912 169)  (912 169)  LC_4 Logic Functioning bit
 (41 9)  (915 169)  (915 169)  LC_4 Logic Functioning bit
 (43 9)  (917 169)  (917 169)  LC_4 Logic Functioning bit
 (46 9)  (920 169)  (920 169)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (53 9)  (927 169)  (927 169)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (5 10)  (879 170)  (879 170)  routing T_17_10.sp4_h_r_3 <X> T_17_10.sp4_h_l_43
 (14 10)  (888 170)  (888 170)  routing T_17_10.sp4_v_t_17 <X> T_17_10.lc_trk_g2_4
 (15 10)  (889 170)  (889 170)  routing T_17_10.sp4_h_l_24 <X> T_17_10.lc_trk_g2_5
 (16 10)  (890 170)  (890 170)  routing T_17_10.sp4_h_l_24 <X> T_17_10.lc_trk_g2_5
 (17 10)  (891 170)  (891 170)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (892 170)  (892 170)  routing T_17_10.sp4_h_l_24 <X> T_17_10.lc_trk_g2_5
 (26 10)  (900 170)  (900 170)  routing T_17_10.lc_trk_g2_5 <X> T_17_10.wire_logic_cluster/lc_5/in_0
 (27 10)  (901 170)  (901 170)  routing T_17_10.lc_trk_g1_5 <X> T_17_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 170)  (903 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 170)  (904 170)  routing T_17_10.lc_trk_g1_5 <X> T_17_10.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 170)  (906 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 170)  (907 170)  routing T_17_10.lc_trk_g3_1 <X> T_17_10.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 170)  (908 170)  routing T_17_10.lc_trk_g3_1 <X> T_17_10.wire_logic_cluster/lc_5/in_3
 (35 10)  (909 170)  (909 170)  routing T_17_10.lc_trk_g1_6 <X> T_17_10.input_2_5
 (36 10)  (910 170)  (910 170)  LC_5 Logic Functioning bit
 (37 10)  (911 170)  (911 170)  LC_5 Logic Functioning bit
 (38 10)  (912 170)  (912 170)  LC_5 Logic Functioning bit
 (41 10)  (915 170)  (915 170)  LC_5 Logic Functioning bit
 (42 10)  (916 170)  (916 170)  LC_5 Logic Functioning bit
 (43 10)  (917 170)  (917 170)  LC_5 Logic Functioning bit
 (4 11)  (878 171)  (878 171)  routing T_17_10.sp4_h_r_3 <X> T_17_10.sp4_h_l_43
 (16 11)  (890 171)  (890 171)  routing T_17_10.sp4_v_t_17 <X> T_17_10.lc_trk_g2_4
 (17 11)  (891 171)  (891 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (28 11)  (902 171)  (902 171)  routing T_17_10.lc_trk_g2_5 <X> T_17_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 171)  (903 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (906 171)  (906 171)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (908 171)  (908 171)  routing T_17_10.lc_trk_g1_6 <X> T_17_10.input_2_5
 (35 11)  (909 171)  (909 171)  routing T_17_10.lc_trk_g1_6 <X> T_17_10.input_2_5
 (40 11)  (914 171)  (914 171)  LC_5 Logic Functioning bit
 (42 11)  (916 171)  (916 171)  LC_5 Logic Functioning bit
 (51 11)  (925 171)  (925 171)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (13 12)  (887 172)  (887 172)  routing T_17_10.sp4_v_t_46 <X> T_17_10.sp4_v_b_11
 (16 12)  (890 172)  (890 172)  routing T_17_10.sp12_v_t_6 <X> T_17_10.lc_trk_g3_1
 (17 12)  (891 172)  (891 172)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_6 lc_trk_g3_1
 (26 12)  (900 172)  (900 172)  routing T_17_10.lc_trk_g2_4 <X> T_17_10.wire_logic_cluster/lc_6/in_0
 (31 12)  (905 172)  (905 172)  routing T_17_10.lc_trk_g1_4 <X> T_17_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 172)  (906 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 172)  (908 172)  routing T_17_10.lc_trk_g1_4 <X> T_17_10.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 172)  (910 172)  LC_6 Logic Functioning bit
 (37 12)  (911 172)  (911 172)  LC_6 Logic Functioning bit
 (38 12)  (912 172)  (912 172)  LC_6 Logic Functioning bit
 (39 12)  (913 172)  (913 172)  LC_6 Logic Functioning bit
 (41 12)  (915 172)  (915 172)  LC_6 Logic Functioning bit
 (43 12)  (917 172)  (917 172)  LC_6 Logic Functioning bit
 (8 13)  (882 173)  (882 173)  routing T_17_10.sp4_h_l_47 <X> T_17_10.sp4_v_b_10
 (9 13)  (883 173)  (883 173)  routing T_17_10.sp4_h_l_47 <X> T_17_10.sp4_v_b_10
 (28 13)  (902 173)  (902 173)  routing T_17_10.lc_trk_g2_4 <X> T_17_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 173)  (903 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (36 13)  (910 173)  (910 173)  LC_6 Logic Functioning bit
 (37 13)  (911 173)  (911 173)  LC_6 Logic Functioning bit
 (38 13)  (912 173)  (912 173)  LC_6 Logic Functioning bit
 (39 13)  (913 173)  (913 173)  LC_6 Logic Functioning bit
 (40 13)  (914 173)  (914 173)  LC_6 Logic Functioning bit
 (42 13)  (916 173)  (916 173)  LC_6 Logic Functioning bit
 (5 14)  (879 174)  (879 174)  routing T_17_10.sp4_v_b_9 <X> T_17_10.sp4_h_l_44
 (26 14)  (900 174)  (900 174)  routing T_17_10.lc_trk_g2_5 <X> T_17_10.wire_logic_cluster/lc_7/in_0
 (27 14)  (901 174)  (901 174)  routing T_17_10.lc_trk_g1_5 <X> T_17_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 174)  (903 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 174)  (904 174)  routing T_17_10.lc_trk_g1_5 <X> T_17_10.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 174)  (906 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 174)  (907 174)  routing T_17_10.lc_trk_g3_1 <X> T_17_10.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 174)  (908 174)  routing T_17_10.lc_trk_g3_1 <X> T_17_10.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 174)  (910 174)  LC_7 Logic Functioning bit
 (37 14)  (911 174)  (911 174)  LC_7 Logic Functioning bit
 (38 14)  (912 174)  (912 174)  LC_7 Logic Functioning bit
 (41 14)  (915 174)  (915 174)  LC_7 Logic Functioning bit
 (42 14)  (916 174)  (916 174)  LC_7 Logic Functioning bit
 (43 14)  (917 174)  (917 174)  LC_7 Logic Functioning bit
 (50 14)  (924 174)  (924 174)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (925 174)  (925 174)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (8 15)  (882 175)  (882 175)  routing T_17_10.sp4_h_r_10 <X> T_17_10.sp4_v_t_47
 (9 15)  (883 175)  (883 175)  routing T_17_10.sp4_h_r_10 <X> T_17_10.sp4_v_t_47
 (28 15)  (902 175)  (902 175)  routing T_17_10.lc_trk_g2_5 <X> T_17_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 175)  (903 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (40 15)  (914 175)  (914 175)  LC_7 Logic Functioning bit
 (42 15)  (916 175)  (916 175)  LC_7 Logic Functioning bit


LogicTile_18_10

 (17 0)  (945 160)  (945 160)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (946 160)  (946 160)  routing T_18_10.wire_logic_cluster/lc_1/out <X> T_18_10.lc_trk_g0_1
 (21 0)  (949 160)  (949 160)  routing T_18_10.wire_logic_cluster/lc_3/out <X> T_18_10.lc_trk_g0_3
 (22 0)  (950 160)  (950 160)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (954 160)  (954 160)  routing T_18_10.lc_trk_g2_6 <X> T_18_10.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 160)  (955 160)  routing T_18_10.lc_trk_g3_0 <X> T_18_10.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 160)  (956 160)  routing T_18_10.lc_trk_g3_0 <X> T_18_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 160)  (957 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 160)  (960 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (964 160)  (964 160)  LC_0 Logic Functioning bit
 (38 0)  (966 160)  (966 160)  LC_0 Logic Functioning bit
 (42 0)  (970 160)  (970 160)  LC_0 Logic Functioning bit
 (22 1)  (950 161)  (950 161)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (951 161)  (951 161)  routing T_18_10.sp4_v_b_18 <X> T_18_10.lc_trk_g0_2
 (24 1)  (952 161)  (952 161)  routing T_18_10.sp4_v_b_18 <X> T_18_10.lc_trk_g0_2
 (26 1)  (954 161)  (954 161)  routing T_18_10.lc_trk_g2_6 <X> T_18_10.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 161)  (956 161)  routing T_18_10.lc_trk_g2_6 <X> T_18_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 161)  (957 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 161)  (959 161)  routing T_18_10.lc_trk_g0_3 <X> T_18_10.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 161)  (960 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (961 161)  (961 161)  routing T_18_10.lc_trk_g2_2 <X> T_18_10.input_2_0
 (35 1)  (963 161)  (963 161)  routing T_18_10.lc_trk_g2_2 <X> T_18_10.input_2_0
 (36 1)  (964 161)  (964 161)  LC_0 Logic Functioning bit
 (37 1)  (965 161)  (965 161)  LC_0 Logic Functioning bit
 (38 1)  (966 161)  (966 161)  LC_0 Logic Functioning bit
 (39 1)  (967 161)  (967 161)  LC_0 Logic Functioning bit
 (43 1)  (971 161)  (971 161)  LC_0 Logic Functioning bit
 (0 2)  (928 162)  (928 162)  routing T_18_10.glb_netwk_6 <X> T_18_10.wire_logic_cluster/lc_7/clk
 (1 2)  (929 162)  (929 162)  routing T_18_10.glb_netwk_6 <X> T_18_10.wire_logic_cluster/lc_7/clk
 (2 2)  (930 162)  (930 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (942 162)  (942 162)  routing T_18_10.sp12_h_l_3 <X> T_18_10.lc_trk_g0_4
 (15 2)  (943 162)  (943 162)  routing T_18_10.sp4_h_r_13 <X> T_18_10.lc_trk_g0_5
 (16 2)  (944 162)  (944 162)  routing T_18_10.sp4_h_r_13 <X> T_18_10.lc_trk_g0_5
 (17 2)  (945 162)  (945 162)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (946 162)  (946 162)  routing T_18_10.sp4_h_r_13 <X> T_18_10.lc_trk_g0_5
 (27 2)  (955 162)  (955 162)  routing T_18_10.lc_trk_g3_5 <X> T_18_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 162)  (956 162)  routing T_18_10.lc_trk_g3_5 <X> T_18_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 162)  (957 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 162)  (958 162)  routing T_18_10.lc_trk_g3_5 <X> T_18_10.wire_logic_cluster/lc_1/in_1
 (32 2)  (960 162)  (960 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 162)  (961 162)  routing T_18_10.lc_trk_g3_1 <X> T_18_10.wire_logic_cluster/lc_1/in_3
 (34 2)  (962 162)  (962 162)  routing T_18_10.lc_trk_g3_1 <X> T_18_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 162)  (964 162)  LC_1 Logic Functioning bit
 (37 2)  (965 162)  (965 162)  LC_1 Logic Functioning bit
 (38 2)  (966 162)  (966 162)  LC_1 Logic Functioning bit
 (42 2)  (970 162)  (970 162)  LC_1 Logic Functioning bit
 (50 2)  (978 162)  (978 162)  Cascade bit: LH_LC01_inmux02_5

 (8 3)  (936 163)  (936 163)  routing T_18_10.sp4_h_r_1 <X> T_18_10.sp4_v_t_36
 (9 3)  (937 163)  (937 163)  routing T_18_10.sp4_h_r_1 <X> T_18_10.sp4_v_t_36
 (14 3)  (942 163)  (942 163)  routing T_18_10.sp12_h_l_3 <X> T_18_10.lc_trk_g0_4
 (15 3)  (943 163)  (943 163)  routing T_18_10.sp12_h_l_3 <X> T_18_10.lc_trk_g0_4
 (17 3)  (945 163)  (945 163)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (36 3)  (964 163)  (964 163)  LC_1 Logic Functioning bit
 (37 3)  (965 163)  (965 163)  LC_1 Logic Functioning bit
 (38 3)  (966 163)  (966 163)  LC_1 Logic Functioning bit
 (42 3)  (970 163)  (970 163)  LC_1 Logic Functioning bit
 (1 4)  (929 164)  (929 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (950 164)  (950 164)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (0 5)  (928 165)  (928 165)  routing T_18_10.lc_trk_g1_3 <X> T_18_10.wire_logic_cluster/lc_7/cen
 (1 5)  (929 165)  (929 165)  routing T_18_10.lc_trk_g1_3 <X> T_18_10.wire_logic_cluster/lc_7/cen
 (15 5)  (943 165)  (943 165)  routing T_18_10.sp4_v_t_5 <X> T_18_10.lc_trk_g1_0
 (16 5)  (944 165)  (944 165)  routing T_18_10.sp4_v_t_5 <X> T_18_10.lc_trk_g1_0
 (17 5)  (945 165)  (945 165)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (21 5)  (949 165)  (949 165)  routing T_18_10.sp4_r_v_b_27 <X> T_18_10.lc_trk_g1_3
 (22 6)  (950 166)  (950 166)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (951 166)  (951 166)  routing T_18_10.sp4_h_r_7 <X> T_18_10.lc_trk_g1_7
 (24 6)  (952 166)  (952 166)  routing T_18_10.sp4_h_r_7 <X> T_18_10.lc_trk_g1_7
 (26 6)  (954 166)  (954 166)  routing T_18_10.lc_trk_g0_5 <X> T_18_10.wire_logic_cluster/lc_3/in_0
 (28 6)  (956 166)  (956 166)  routing T_18_10.lc_trk_g2_6 <X> T_18_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 166)  (957 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 166)  (958 166)  routing T_18_10.lc_trk_g2_6 <X> T_18_10.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 166)  (959 166)  routing T_18_10.lc_trk_g0_4 <X> T_18_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 166)  (960 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (963 166)  (963 166)  routing T_18_10.lc_trk_g3_4 <X> T_18_10.input_2_3
 (36 6)  (964 166)  (964 166)  LC_3 Logic Functioning bit
 (37 6)  (965 166)  (965 166)  LC_3 Logic Functioning bit
 (39 6)  (967 166)  (967 166)  LC_3 Logic Functioning bit
 (41 6)  (969 166)  (969 166)  LC_3 Logic Functioning bit
 (43 6)  (971 166)  (971 166)  LC_3 Logic Functioning bit
 (11 7)  (939 167)  (939 167)  routing T_18_10.sp4_h_r_5 <X> T_18_10.sp4_h_l_40
 (21 7)  (949 167)  (949 167)  routing T_18_10.sp4_h_r_7 <X> T_18_10.lc_trk_g1_7
 (29 7)  (957 167)  (957 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 167)  (958 167)  routing T_18_10.lc_trk_g2_6 <X> T_18_10.wire_logic_cluster/lc_3/in_1
 (32 7)  (960 167)  (960 167)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (961 167)  (961 167)  routing T_18_10.lc_trk_g3_4 <X> T_18_10.input_2_3
 (34 7)  (962 167)  (962 167)  routing T_18_10.lc_trk_g3_4 <X> T_18_10.input_2_3
 (36 7)  (964 167)  (964 167)  LC_3 Logic Functioning bit
 (37 7)  (965 167)  (965 167)  LC_3 Logic Functioning bit
 (39 7)  (967 167)  (967 167)  LC_3 Logic Functioning bit
 (17 8)  (945 168)  (945 168)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (21 8)  (949 168)  (949 168)  routing T_18_10.rgt_op_3 <X> T_18_10.lc_trk_g2_3
 (22 8)  (950 168)  (950 168)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (952 168)  (952 168)  routing T_18_10.rgt_op_3 <X> T_18_10.lc_trk_g2_3
 (25 8)  (953 168)  (953 168)  routing T_18_10.sp4_h_r_42 <X> T_18_10.lc_trk_g2_2
 (26 8)  (954 168)  (954 168)  routing T_18_10.lc_trk_g2_6 <X> T_18_10.wire_logic_cluster/lc_4/in_0
 (28 8)  (956 168)  (956 168)  routing T_18_10.lc_trk_g2_1 <X> T_18_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 168)  (957 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 168)  (959 168)  routing T_18_10.lc_trk_g2_5 <X> T_18_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 168)  (960 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 168)  (961 168)  routing T_18_10.lc_trk_g2_5 <X> T_18_10.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 168)  (964 168)  LC_4 Logic Functioning bit
 (37 8)  (965 168)  (965 168)  LC_4 Logic Functioning bit
 (38 8)  (966 168)  (966 168)  LC_4 Logic Functioning bit
 (41 8)  (969 168)  (969 168)  LC_4 Logic Functioning bit
 (43 8)  (971 168)  (971 168)  LC_4 Logic Functioning bit
 (16 9)  (944 169)  (944 169)  routing T_18_10.sp12_v_b_8 <X> T_18_10.lc_trk_g2_0
 (17 9)  (945 169)  (945 169)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (18 9)  (946 169)  (946 169)  routing T_18_10.sp4_r_v_b_33 <X> T_18_10.lc_trk_g2_1
 (22 9)  (950 169)  (950 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (951 169)  (951 169)  routing T_18_10.sp4_h_r_42 <X> T_18_10.lc_trk_g2_2
 (24 9)  (952 169)  (952 169)  routing T_18_10.sp4_h_r_42 <X> T_18_10.lc_trk_g2_2
 (25 9)  (953 169)  (953 169)  routing T_18_10.sp4_h_r_42 <X> T_18_10.lc_trk_g2_2
 (26 9)  (954 169)  (954 169)  routing T_18_10.lc_trk_g2_6 <X> T_18_10.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 169)  (956 169)  routing T_18_10.lc_trk_g2_6 <X> T_18_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 169)  (957 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (960 169)  (960 169)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (963 169)  (963 169)  routing T_18_10.lc_trk_g0_2 <X> T_18_10.input_2_4
 (36 9)  (964 169)  (964 169)  LC_4 Logic Functioning bit
 (40 9)  (968 169)  (968 169)  LC_4 Logic Functioning bit
 (42 9)  (970 169)  (970 169)  LC_4 Logic Functioning bit
 (16 10)  (944 170)  (944 170)  routing T_18_10.sp4_v_t_16 <X> T_18_10.lc_trk_g2_5
 (17 10)  (945 170)  (945 170)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (946 170)  (946 170)  routing T_18_10.sp4_v_t_16 <X> T_18_10.lc_trk_g2_5
 (26 10)  (954 170)  (954 170)  routing T_18_10.lc_trk_g2_5 <X> T_18_10.wire_logic_cluster/lc_5/in_0
 (27 10)  (955 170)  (955 170)  routing T_18_10.lc_trk_g3_3 <X> T_18_10.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 170)  (956 170)  routing T_18_10.lc_trk_g3_3 <X> T_18_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 170)  (957 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (960 170)  (960 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 170)  (961 170)  routing T_18_10.lc_trk_g2_0 <X> T_18_10.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 170)  (964 170)  LC_5 Logic Functioning bit
 (37 10)  (965 170)  (965 170)  LC_5 Logic Functioning bit
 (43 10)  (971 170)  (971 170)  LC_5 Logic Functioning bit
 (50 10)  (978 170)  (978 170)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (942 171)  (942 171)  routing T_18_10.sp4_h_l_17 <X> T_18_10.lc_trk_g2_4
 (15 11)  (943 171)  (943 171)  routing T_18_10.sp4_h_l_17 <X> T_18_10.lc_trk_g2_4
 (16 11)  (944 171)  (944 171)  routing T_18_10.sp4_h_l_17 <X> T_18_10.lc_trk_g2_4
 (17 11)  (945 171)  (945 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (950 171)  (950 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (951 171)  (951 171)  routing T_18_10.sp4_h_r_30 <X> T_18_10.lc_trk_g2_6
 (24 11)  (952 171)  (952 171)  routing T_18_10.sp4_h_r_30 <X> T_18_10.lc_trk_g2_6
 (25 11)  (953 171)  (953 171)  routing T_18_10.sp4_h_r_30 <X> T_18_10.lc_trk_g2_6
 (28 11)  (956 171)  (956 171)  routing T_18_10.lc_trk_g2_5 <X> T_18_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 171)  (957 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 171)  (958 171)  routing T_18_10.lc_trk_g3_3 <X> T_18_10.wire_logic_cluster/lc_5/in_1
 (36 11)  (964 171)  (964 171)  LC_5 Logic Functioning bit
 (37 11)  (965 171)  (965 171)  LC_5 Logic Functioning bit
 (38 11)  (966 171)  (966 171)  LC_5 Logic Functioning bit
 (41 11)  (969 171)  (969 171)  LC_5 Logic Functioning bit
 (42 11)  (970 171)  (970 171)  LC_5 Logic Functioning bit
 (15 12)  (943 172)  (943 172)  routing T_18_10.sp4_h_r_33 <X> T_18_10.lc_trk_g3_1
 (16 12)  (944 172)  (944 172)  routing T_18_10.sp4_h_r_33 <X> T_18_10.lc_trk_g3_1
 (17 12)  (945 172)  (945 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (946 172)  (946 172)  routing T_18_10.sp4_h_r_33 <X> T_18_10.lc_trk_g3_1
 (21 12)  (949 172)  (949 172)  routing T_18_10.sp4_h_r_43 <X> T_18_10.lc_trk_g3_3
 (22 12)  (950 172)  (950 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (951 172)  (951 172)  routing T_18_10.sp4_h_r_43 <X> T_18_10.lc_trk_g3_3
 (24 12)  (952 172)  (952 172)  routing T_18_10.sp4_h_r_43 <X> T_18_10.lc_trk_g3_3
 (29 12)  (957 172)  (957 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (960 172)  (960 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (962 172)  (962 172)  routing T_18_10.lc_trk_g1_0 <X> T_18_10.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 172)  (964 172)  LC_6 Logic Functioning bit
 (37 12)  (965 172)  (965 172)  LC_6 Logic Functioning bit
 (41 12)  (969 172)  (969 172)  LC_6 Logic Functioning bit
 (43 12)  (971 172)  (971 172)  LC_6 Logic Functioning bit
 (50 12)  (978 172)  (978 172)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (943 173)  (943 173)  routing T_18_10.sp4_v_t_29 <X> T_18_10.lc_trk_g3_0
 (16 13)  (944 173)  (944 173)  routing T_18_10.sp4_v_t_29 <X> T_18_10.lc_trk_g3_0
 (17 13)  (945 173)  (945 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (21 13)  (949 173)  (949 173)  routing T_18_10.sp4_h_r_43 <X> T_18_10.lc_trk_g3_3
 (36 13)  (964 173)  (964 173)  LC_6 Logic Functioning bit
 (37 13)  (965 173)  (965 173)  LC_6 Logic Functioning bit
 (41 13)  (969 173)  (969 173)  LC_6 Logic Functioning bit
 (43 13)  (971 173)  (971 173)  LC_6 Logic Functioning bit
 (0 14)  (928 174)  (928 174)  routing T_18_10.lc_trk_g2_4 <X> T_18_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 174)  (929 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (3 14)  (931 174)  (931 174)  routing T_18_10.sp12_h_r_1 <X> T_18_10.sp12_v_t_22
 (14 14)  (942 174)  (942 174)  routing T_18_10.sp4_h_r_36 <X> T_18_10.lc_trk_g3_4
 (16 14)  (944 174)  (944 174)  routing T_18_10.sp4_v_t_16 <X> T_18_10.lc_trk_g3_5
 (17 14)  (945 174)  (945 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (946 174)  (946 174)  routing T_18_10.sp4_v_t_16 <X> T_18_10.lc_trk_g3_5
 (31 14)  (959 174)  (959 174)  routing T_18_10.lc_trk_g1_7 <X> T_18_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 174)  (960 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 174)  (962 174)  routing T_18_10.lc_trk_g1_7 <X> T_18_10.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 174)  (964 174)  LC_7 Logic Functioning bit
 (38 14)  (966 174)  (966 174)  LC_7 Logic Functioning bit
 (42 14)  (970 174)  (970 174)  LC_7 Logic Functioning bit
 (43 14)  (971 174)  (971 174)  LC_7 Logic Functioning bit
 (45 14)  (973 174)  (973 174)  LC_7 Logic Functioning bit
 (47 14)  (975 174)  (975 174)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (978 174)  (978 174)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (979 174)  (979 174)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (1 15)  (929 175)  (929 175)  routing T_18_10.lc_trk_g2_4 <X> T_18_10.wire_logic_cluster/lc_7/s_r
 (3 15)  (931 175)  (931 175)  routing T_18_10.sp12_h_r_1 <X> T_18_10.sp12_v_t_22
 (8 15)  (936 175)  (936 175)  routing T_18_10.sp4_h_r_4 <X> T_18_10.sp4_v_t_47
 (9 15)  (937 175)  (937 175)  routing T_18_10.sp4_h_r_4 <X> T_18_10.sp4_v_t_47
 (10 15)  (938 175)  (938 175)  routing T_18_10.sp4_h_r_4 <X> T_18_10.sp4_v_t_47
 (15 15)  (943 175)  (943 175)  routing T_18_10.sp4_h_r_36 <X> T_18_10.lc_trk_g3_4
 (16 15)  (944 175)  (944 175)  routing T_18_10.sp4_h_r_36 <X> T_18_10.lc_trk_g3_4
 (17 15)  (945 175)  (945 175)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (26 15)  (954 175)  (954 175)  routing T_18_10.lc_trk_g2_3 <X> T_18_10.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 175)  (956 175)  routing T_18_10.lc_trk_g2_3 <X> T_18_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 175)  (957 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (959 175)  (959 175)  routing T_18_10.lc_trk_g1_7 <X> T_18_10.wire_logic_cluster/lc_7/in_3
 (37 15)  (965 175)  (965 175)  LC_7 Logic Functioning bit
 (39 15)  (967 175)  (967 175)  LC_7 Logic Functioning bit
 (42 15)  (970 175)  (970 175)  LC_7 Logic Functioning bit
 (43 15)  (971 175)  (971 175)  LC_7 Logic Functioning bit
 (46 15)  (974 175)  (974 175)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_19_10

 (14 0)  (996 160)  (996 160)  routing T_19_10.wire_logic_cluster/lc_0/out <X> T_19_10.lc_trk_g0_0
 (22 0)  (1004 160)  (1004 160)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (1006 160)  (1006 160)  routing T_19_10.top_op_3 <X> T_19_10.lc_trk_g0_3
 (28 0)  (1010 160)  (1010 160)  routing T_19_10.lc_trk_g2_5 <X> T_19_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 160)  (1011 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 160)  (1012 160)  routing T_19_10.lc_trk_g2_5 <X> T_19_10.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 160)  (1014 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 160)  (1018 160)  LC_0 Logic Functioning bit
 (38 0)  (1020 160)  (1020 160)  LC_0 Logic Functioning bit
 (41 0)  (1023 160)  (1023 160)  LC_0 Logic Functioning bit
 (43 0)  (1025 160)  (1025 160)  LC_0 Logic Functioning bit
 (45 0)  (1027 160)  (1027 160)  LC_0 Logic Functioning bit
 (46 0)  (1028 160)  (1028 160)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (48 0)  (1030 160)  (1030 160)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (52 0)  (1034 160)  (1034 160)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (53 0)  (1035 160)  (1035 160)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (17 1)  (999 161)  (999 161)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (1003 161)  (1003 161)  routing T_19_10.top_op_3 <X> T_19_10.lc_trk_g0_3
 (28 1)  (1010 161)  (1010 161)  routing T_19_10.lc_trk_g2_0 <X> T_19_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 161)  (1011 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 161)  (1013 161)  routing T_19_10.lc_trk_g0_3 <X> T_19_10.wire_logic_cluster/lc_0/in_3
 (36 1)  (1018 161)  (1018 161)  LC_0 Logic Functioning bit
 (38 1)  (1020 161)  (1020 161)  LC_0 Logic Functioning bit
 (45 1)  (1027 161)  (1027 161)  LC_0 Logic Functioning bit
 (48 1)  (1030 161)  (1030 161)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (1033 161)  (1033 161)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (2 2)  (984 162)  (984 162)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (8 2)  (990 162)  (990 162)  routing T_19_10.sp4_v_t_36 <X> T_19_10.sp4_h_l_36
 (9 2)  (991 162)  (991 162)  routing T_19_10.sp4_v_t_36 <X> T_19_10.sp4_h_l_36
 (11 2)  (993 162)  (993 162)  routing T_19_10.sp4_h_r_8 <X> T_19_10.sp4_v_t_39
 (13 2)  (995 162)  (995 162)  routing T_19_10.sp4_h_r_8 <X> T_19_10.sp4_v_t_39
 (29 2)  (1011 162)  (1011 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 162)  (1014 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 162)  (1015 162)  routing T_19_10.lc_trk_g2_0 <X> T_19_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 162)  (1018 162)  LC_1 Logic Functioning bit
 (38 2)  (1020 162)  (1020 162)  LC_1 Logic Functioning bit
 (41 2)  (1023 162)  (1023 162)  LC_1 Logic Functioning bit
 (43 2)  (1025 162)  (1025 162)  LC_1 Logic Functioning bit
 (45 2)  (1027 162)  (1027 162)  LC_1 Logic Functioning bit
 (51 2)  (1033 162)  (1033 162)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (982 163)  (982 163)  routing T_19_10.lc_trk_g1_1 <X> T_19_10.wire_logic_cluster/lc_7/clk
 (2 3)  (984 163)  (984 163)  routing T_19_10.lc_trk_g1_1 <X> T_19_10.wire_logic_cluster/lc_7/clk
 (12 3)  (994 163)  (994 163)  routing T_19_10.sp4_h_r_8 <X> T_19_10.sp4_v_t_39
 (26 3)  (1008 163)  (1008 163)  routing T_19_10.lc_trk_g0_3 <X> T_19_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 163)  (1011 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (36 3)  (1018 163)  (1018 163)  LC_1 Logic Functioning bit
 (38 3)  (1020 163)  (1020 163)  LC_1 Logic Functioning bit
 (45 3)  (1027 163)  (1027 163)  LC_1 Logic Functioning bit
 (47 3)  (1029 163)  (1029 163)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (1033 163)  (1033 163)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (17 4)  (999 164)  (999 164)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (28 4)  (1010 164)  (1010 164)  routing T_19_10.lc_trk_g2_1 <X> T_19_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 164)  (1011 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 164)  (1014 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 164)  (1018 164)  LC_2 Logic Functioning bit
 (38 4)  (1020 164)  (1020 164)  LC_2 Logic Functioning bit
 (41 4)  (1023 164)  (1023 164)  LC_2 Logic Functioning bit
 (43 4)  (1025 164)  (1025 164)  LC_2 Logic Functioning bit
 (45 4)  (1027 164)  (1027 164)  LC_2 Logic Functioning bit
 (28 5)  (1010 165)  (1010 165)  routing T_19_10.lc_trk_g2_0 <X> T_19_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 165)  (1011 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 165)  (1013 165)  routing T_19_10.lc_trk_g0_3 <X> T_19_10.wire_logic_cluster/lc_2/in_3
 (36 5)  (1018 165)  (1018 165)  LC_2 Logic Functioning bit
 (38 5)  (1020 165)  (1020 165)  LC_2 Logic Functioning bit
 (45 5)  (1027 165)  (1027 165)  LC_2 Logic Functioning bit
 (46 5)  (1028 165)  (1028 165)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (53 5)  (1035 165)  (1035 165)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (6 6)  (988 166)  (988 166)  routing T_19_10.sp4_h_l_47 <X> T_19_10.sp4_v_t_38
 (28 6)  (1010 166)  (1010 166)  routing T_19_10.lc_trk_g2_2 <X> T_19_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 166)  (1011 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 166)  (1014 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 166)  (1015 166)  routing T_19_10.lc_trk_g2_0 <X> T_19_10.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 166)  (1018 166)  LC_3 Logic Functioning bit
 (38 6)  (1020 166)  (1020 166)  LC_3 Logic Functioning bit
 (41 6)  (1023 166)  (1023 166)  LC_3 Logic Functioning bit
 (43 6)  (1025 166)  (1025 166)  LC_3 Logic Functioning bit
 (45 6)  (1027 166)  (1027 166)  LC_3 Logic Functioning bit
 (8 7)  (990 167)  (990 167)  routing T_19_10.sp4_h_r_4 <X> T_19_10.sp4_v_t_41
 (9 7)  (991 167)  (991 167)  routing T_19_10.sp4_h_r_4 <X> T_19_10.sp4_v_t_41
 (26 7)  (1008 167)  (1008 167)  routing T_19_10.lc_trk_g0_3 <X> T_19_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 167)  (1011 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 167)  (1012 167)  routing T_19_10.lc_trk_g2_2 <X> T_19_10.wire_logic_cluster/lc_3/in_1
 (36 7)  (1018 167)  (1018 167)  LC_3 Logic Functioning bit
 (38 7)  (1020 167)  (1020 167)  LC_3 Logic Functioning bit
 (45 7)  (1027 167)  (1027 167)  LC_3 Logic Functioning bit
 (51 7)  (1033 167)  (1033 167)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (996 168)  (996 168)  routing T_19_10.rgt_op_0 <X> T_19_10.lc_trk_g2_0
 (17 8)  (999 168)  (999 168)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1000 168)  (1000 168)  routing T_19_10.wire_logic_cluster/lc_1/out <X> T_19_10.lc_trk_g2_1
 (21 8)  (1003 168)  (1003 168)  routing T_19_10.wire_logic_cluster/lc_3/out <X> T_19_10.lc_trk_g2_3
 (22 8)  (1004 168)  (1004 168)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (25 8)  (1007 168)  (1007 168)  routing T_19_10.wire_logic_cluster/lc_2/out <X> T_19_10.lc_trk_g2_2
 (28 8)  (1010 168)  (1010 168)  routing T_19_10.lc_trk_g2_3 <X> T_19_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 168)  (1011 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 168)  (1014 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 168)  (1018 168)  LC_4 Logic Functioning bit
 (38 8)  (1020 168)  (1020 168)  LC_4 Logic Functioning bit
 (41 8)  (1023 168)  (1023 168)  LC_4 Logic Functioning bit
 (43 8)  (1025 168)  (1025 168)  LC_4 Logic Functioning bit
 (45 8)  (1027 168)  (1027 168)  LC_4 Logic Functioning bit
 (15 9)  (997 169)  (997 169)  routing T_19_10.rgt_op_0 <X> T_19_10.lc_trk_g2_0
 (17 9)  (999 169)  (999 169)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (1004 169)  (1004 169)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (28 9)  (1010 169)  (1010 169)  routing T_19_10.lc_trk_g2_0 <X> T_19_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 169)  (1011 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 169)  (1012 169)  routing T_19_10.lc_trk_g2_3 <X> T_19_10.wire_logic_cluster/lc_4/in_1
 (31 9)  (1013 169)  (1013 169)  routing T_19_10.lc_trk_g0_3 <X> T_19_10.wire_logic_cluster/lc_4/in_3
 (36 9)  (1018 169)  (1018 169)  LC_4 Logic Functioning bit
 (38 9)  (1020 169)  (1020 169)  LC_4 Logic Functioning bit
 (45 9)  (1027 169)  (1027 169)  LC_4 Logic Functioning bit
 (46 9)  (1028 169)  (1028 169)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (53 9)  (1035 169)  (1035 169)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (4 10)  (986 170)  (986 170)  routing T_19_10.sp4_h_r_0 <X> T_19_10.sp4_v_t_43
 (6 10)  (988 170)  (988 170)  routing T_19_10.sp4_h_r_0 <X> T_19_10.sp4_v_t_43
 (11 10)  (993 170)  (993 170)  routing T_19_10.sp4_v_b_0 <X> T_19_10.sp4_v_t_45
 (12 10)  (994 170)  (994 170)  routing T_19_10.sp4_v_t_39 <X> T_19_10.sp4_h_l_45
 (13 10)  (995 170)  (995 170)  routing T_19_10.sp4_v_b_0 <X> T_19_10.sp4_v_t_45
 (17 10)  (999 170)  (999 170)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1000 170)  (1000 170)  routing T_19_10.wire_logic_cluster/lc_5/out <X> T_19_10.lc_trk_g2_5
 (25 10)  (1007 170)  (1007 170)  routing T_19_10.wire_logic_cluster/lc_6/out <X> T_19_10.lc_trk_g2_6
 (28 10)  (1010 170)  (1010 170)  routing T_19_10.lc_trk_g2_6 <X> T_19_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 170)  (1011 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 170)  (1012 170)  routing T_19_10.lc_trk_g2_6 <X> T_19_10.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 170)  (1014 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 170)  (1015 170)  routing T_19_10.lc_trk_g2_0 <X> T_19_10.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 170)  (1018 170)  LC_5 Logic Functioning bit
 (38 10)  (1020 170)  (1020 170)  LC_5 Logic Functioning bit
 (41 10)  (1023 170)  (1023 170)  LC_5 Logic Functioning bit
 (43 10)  (1025 170)  (1025 170)  LC_5 Logic Functioning bit
 (45 10)  (1027 170)  (1027 170)  LC_5 Logic Functioning bit
 (46 10)  (1028 170)  (1028 170)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (47 10)  (1029 170)  (1029 170)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (52 10)  (1034 170)  (1034 170)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (5 11)  (987 171)  (987 171)  routing T_19_10.sp4_h_r_0 <X> T_19_10.sp4_v_t_43
 (11 11)  (993 171)  (993 171)  routing T_19_10.sp4_v_t_39 <X> T_19_10.sp4_h_l_45
 (13 11)  (995 171)  (995 171)  routing T_19_10.sp4_v_t_39 <X> T_19_10.sp4_h_l_45
 (22 11)  (1004 171)  (1004 171)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (1008 171)  (1008 171)  routing T_19_10.lc_trk_g0_3 <X> T_19_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 171)  (1011 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 171)  (1012 171)  routing T_19_10.lc_trk_g2_6 <X> T_19_10.wire_logic_cluster/lc_5/in_1
 (36 11)  (1018 171)  (1018 171)  LC_5 Logic Functioning bit
 (38 11)  (1020 171)  (1020 171)  LC_5 Logic Functioning bit
 (45 11)  (1027 171)  (1027 171)  LC_5 Logic Functioning bit
 (51 11)  (1033 171)  (1033 171)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (29 12)  (1011 172)  (1011 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 172)  (1013 172)  routing T_19_10.lc_trk_g3_4 <X> T_19_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 172)  (1014 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 172)  (1015 172)  routing T_19_10.lc_trk_g3_4 <X> T_19_10.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 172)  (1016 172)  routing T_19_10.lc_trk_g3_4 <X> T_19_10.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 172)  (1018 172)  LC_6 Logic Functioning bit
 (38 12)  (1020 172)  (1020 172)  LC_6 Logic Functioning bit
 (45 12)  (1027 172)  (1027 172)  LC_6 Logic Functioning bit
 (46 12)  (1028 172)  (1028 172)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (28 13)  (1010 173)  (1010 173)  routing T_19_10.lc_trk_g2_0 <X> T_19_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 173)  (1011 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 173)  (1012 173)  routing T_19_10.lc_trk_g0_3 <X> T_19_10.wire_logic_cluster/lc_6/in_1
 (36 13)  (1018 173)  (1018 173)  LC_6 Logic Functioning bit
 (37 13)  (1019 173)  (1019 173)  LC_6 Logic Functioning bit
 (38 13)  (1020 173)  (1020 173)  LC_6 Logic Functioning bit
 (39 13)  (1021 173)  (1021 173)  LC_6 Logic Functioning bit
 (45 13)  (1027 173)  (1027 173)  LC_6 Logic Functioning bit
 (46 13)  (1028 173)  (1028 173)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (52 13)  (1034 173)  (1034 173)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (53 13)  (1035 173)  (1035 173)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (982 174)  (982 174)  routing T_19_10.lc_trk_g3_5 <X> T_19_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 174)  (983 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (996 174)  (996 174)  routing T_19_10.sp4_v_b_36 <X> T_19_10.lc_trk_g3_4
 (16 14)  (998 174)  (998 174)  routing T_19_10.sp4_v_t_16 <X> T_19_10.lc_trk_g3_5
 (17 14)  (999 174)  (999 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (1000 174)  (1000 174)  routing T_19_10.sp4_v_t_16 <X> T_19_10.lc_trk_g3_5
 (0 15)  (982 175)  (982 175)  routing T_19_10.lc_trk_g3_5 <X> T_19_10.wire_logic_cluster/lc_7/s_r
 (1 15)  (983 175)  (983 175)  routing T_19_10.lc_trk_g3_5 <X> T_19_10.wire_logic_cluster/lc_7/s_r
 (14 15)  (996 175)  (996 175)  routing T_19_10.sp4_v_b_36 <X> T_19_10.lc_trk_g3_4
 (16 15)  (998 175)  (998 175)  routing T_19_10.sp4_v_b_36 <X> T_19_10.lc_trk_g3_4
 (17 15)  (999 175)  (999 175)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


LogicTile_20_10

 (0 0)  (1036 160)  (1036 160)  Negative Clock bit

 (14 0)  (1050 160)  (1050 160)  routing T_20_10.sp4_h_r_8 <X> T_20_10.lc_trk_g0_0
 (27 0)  (1063 160)  (1063 160)  routing T_20_10.lc_trk_g3_0 <X> T_20_10.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 160)  (1064 160)  routing T_20_10.lc_trk_g3_0 <X> T_20_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 160)  (1065 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 160)  (1068 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 160)  (1069 160)  routing T_20_10.lc_trk_g3_2 <X> T_20_10.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 160)  (1070 160)  routing T_20_10.lc_trk_g3_2 <X> T_20_10.wire_logic_cluster/lc_0/in_3
 (38 0)  (1074 160)  (1074 160)  LC_0 Logic Functioning bit
 (41 0)  (1077 160)  (1077 160)  LC_0 Logic Functioning bit
 (43 0)  (1079 160)  (1079 160)  LC_0 Logic Functioning bit
 (45 0)  (1081 160)  (1081 160)  LC_0 Logic Functioning bit
 (10 1)  (1046 161)  (1046 161)  routing T_20_10.sp4_h_r_8 <X> T_20_10.sp4_v_b_1
 (15 1)  (1051 161)  (1051 161)  routing T_20_10.sp4_h_r_8 <X> T_20_10.lc_trk_g0_0
 (16 1)  (1052 161)  (1052 161)  routing T_20_10.sp4_h_r_8 <X> T_20_10.lc_trk_g0_0
 (17 1)  (1053 161)  (1053 161)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (27 1)  (1063 161)  (1063 161)  routing T_20_10.lc_trk_g3_1 <X> T_20_10.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 161)  (1064 161)  routing T_20_10.lc_trk_g3_1 <X> T_20_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 161)  (1065 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (1067 161)  (1067 161)  routing T_20_10.lc_trk_g3_2 <X> T_20_10.wire_logic_cluster/lc_0/in_3
 (32 1)  (1068 161)  (1068 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (1070 161)  (1070 161)  routing T_20_10.lc_trk_g1_3 <X> T_20_10.input_2_0
 (35 1)  (1071 161)  (1071 161)  routing T_20_10.lc_trk_g1_3 <X> T_20_10.input_2_0
 (36 1)  (1072 161)  (1072 161)  LC_0 Logic Functioning bit
 (37 1)  (1073 161)  (1073 161)  LC_0 Logic Functioning bit
 (38 1)  (1074 161)  (1074 161)  LC_0 Logic Functioning bit
 (41 1)  (1077 161)  (1077 161)  LC_0 Logic Functioning bit
 (43 1)  (1079 161)  (1079 161)  LC_0 Logic Functioning bit
 (45 1)  (1081 161)  (1081 161)  LC_0 Logic Functioning bit
 (46 1)  (1082 161)  (1082 161)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (2 2)  (1038 162)  (1038 162)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (4 2)  (1040 162)  (1040 162)  routing T_20_10.sp4_h_r_0 <X> T_20_10.sp4_v_t_37
 (27 2)  (1063 162)  (1063 162)  routing T_20_10.lc_trk_g1_3 <X> T_20_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 162)  (1065 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 162)  (1068 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 162)  (1069 162)  routing T_20_10.lc_trk_g3_1 <X> T_20_10.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 162)  (1070 162)  routing T_20_10.lc_trk_g3_1 <X> T_20_10.wire_logic_cluster/lc_1/in_3
 (37 2)  (1073 162)  (1073 162)  LC_1 Logic Functioning bit
 (39 2)  (1075 162)  (1075 162)  LC_1 Logic Functioning bit
 (41 2)  (1077 162)  (1077 162)  LC_1 Logic Functioning bit
 (43 2)  (1079 162)  (1079 162)  LC_1 Logic Functioning bit
 (45 2)  (1081 162)  (1081 162)  LC_1 Logic Functioning bit
 (2 3)  (1038 163)  (1038 163)  routing T_20_10.lc_trk_g0_0 <X> T_20_10.wire_logic_cluster/lc_7/clk
 (5 3)  (1041 163)  (1041 163)  routing T_20_10.sp4_h_r_0 <X> T_20_10.sp4_v_t_37
 (14 3)  (1050 163)  (1050 163)  routing T_20_10.sp12_h_r_20 <X> T_20_10.lc_trk_g0_4
 (16 3)  (1052 163)  (1052 163)  routing T_20_10.sp12_h_r_20 <X> T_20_10.lc_trk_g0_4
 (17 3)  (1053 163)  (1053 163)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (26 3)  (1062 163)  (1062 163)  routing T_20_10.lc_trk_g3_2 <X> T_20_10.wire_logic_cluster/lc_1/in_0
 (27 3)  (1063 163)  (1063 163)  routing T_20_10.lc_trk_g3_2 <X> T_20_10.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 163)  (1064 163)  routing T_20_10.lc_trk_g3_2 <X> T_20_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 163)  (1065 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 163)  (1066 163)  routing T_20_10.lc_trk_g1_3 <X> T_20_10.wire_logic_cluster/lc_1/in_1
 (36 3)  (1072 163)  (1072 163)  LC_1 Logic Functioning bit
 (37 3)  (1073 163)  (1073 163)  LC_1 Logic Functioning bit
 (38 3)  (1074 163)  (1074 163)  LC_1 Logic Functioning bit
 (39 3)  (1075 163)  (1075 163)  LC_1 Logic Functioning bit
 (45 3)  (1081 163)  (1081 163)  LC_1 Logic Functioning bit
 (21 4)  (1057 164)  (1057 164)  routing T_20_10.wire_logic_cluster/lc_3/out <X> T_20_10.lc_trk_g1_3
 (22 4)  (1058 164)  (1058 164)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (32 4)  (1068 164)  (1068 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 164)  (1069 164)  routing T_20_10.lc_trk_g3_2 <X> T_20_10.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 164)  (1070 164)  routing T_20_10.lc_trk_g3_2 <X> T_20_10.wire_logic_cluster/lc_2/in_3
 (37 4)  (1073 164)  (1073 164)  LC_2 Logic Functioning bit
 (39 4)  (1075 164)  (1075 164)  LC_2 Logic Functioning bit
 (41 4)  (1077 164)  (1077 164)  LC_2 Logic Functioning bit
 (43 4)  (1079 164)  (1079 164)  LC_2 Logic Functioning bit
 (45 4)  (1081 164)  (1081 164)  LC_2 Logic Functioning bit
 (26 5)  (1062 165)  (1062 165)  routing T_20_10.lc_trk_g1_3 <X> T_20_10.wire_logic_cluster/lc_2/in_0
 (27 5)  (1063 165)  (1063 165)  routing T_20_10.lc_trk_g1_3 <X> T_20_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 165)  (1065 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (1067 165)  (1067 165)  routing T_20_10.lc_trk_g3_2 <X> T_20_10.wire_logic_cluster/lc_2/in_3
 (36 5)  (1072 165)  (1072 165)  LC_2 Logic Functioning bit
 (38 5)  (1074 165)  (1074 165)  LC_2 Logic Functioning bit
 (40 5)  (1076 165)  (1076 165)  LC_2 Logic Functioning bit
 (42 5)  (1078 165)  (1078 165)  LC_2 Logic Functioning bit
 (45 5)  (1081 165)  (1081 165)  LC_2 Logic Functioning bit
 (8 6)  (1044 166)  (1044 166)  routing T_20_10.sp4_v_t_47 <X> T_20_10.sp4_h_l_41
 (9 6)  (1045 166)  (1045 166)  routing T_20_10.sp4_v_t_47 <X> T_20_10.sp4_h_l_41
 (10 6)  (1046 166)  (1046 166)  routing T_20_10.sp4_v_t_47 <X> T_20_10.sp4_h_l_41
 (32 6)  (1068 166)  (1068 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 166)  (1070 166)  routing T_20_10.lc_trk_g1_3 <X> T_20_10.wire_logic_cluster/lc_3/in_3
 (40 6)  (1076 166)  (1076 166)  LC_3 Logic Functioning bit
 (41 6)  (1077 166)  (1077 166)  LC_3 Logic Functioning bit
 (42 6)  (1078 166)  (1078 166)  LC_3 Logic Functioning bit
 (43 6)  (1079 166)  (1079 166)  LC_3 Logic Functioning bit
 (45 6)  (1081 166)  (1081 166)  LC_3 Logic Functioning bit
 (31 7)  (1067 167)  (1067 167)  routing T_20_10.lc_trk_g1_3 <X> T_20_10.wire_logic_cluster/lc_3/in_3
 (40 7)  (1076 167)  (1076 167)  LC_3 Logic Functioning bit
 (41 7)  (1077 167)  (1077 167)  LC_3 Logic Functioning bit
 (42 7)  (1078 167)  (1078 167)  LC_3 Logic Functioning bit
 (43 7)  (1079 167)  (1079 167)  LC_3 Logic Functioning bit
 (45 7)  (1081 167)  (1081 167)  LC_3 Logic Functioning bit
 (14 12)  (1050 172)  (1050 172)  routing T_20_10.wire_logic_cluster/lc_0/out <X> T_20_10.lc_trk_g3_0
 (17 12)  (1053 172)  (1053 172)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1054 172)  (1054 172)  routing T_20_10.wire_logic_cluster/lc_1/out <X> T_20_10.lc_trk_g3_1
 (25 12)  (1061 172)  (1061 172)  routing T_20_10.wire_logic_cluster/lc_2/out <X> T_20_10.lc_trk_g3_2
 (17 13)  (1053 173)  (1053 173)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (1058 173)  (1058 173)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (1 14)  (1037 174)  (1037 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (1037 175)  (1037 175)  routing T_20_10.lc_trk_g0_4 <X> T_20_10.wire_logic_cluster/lc_7/s_r


LogicTile_21_10

 (10 11)  (1100 171)  (1100 171)  routing T_21_10.sp4_h_l_39 <X> T_21_10.sp4_v_t_42
 (6 14)  (1096 174)  (1096 174)  routing T_21_10.sp4_h_l_41 <X> T_21_10.sp4_v_t_44


LogicTile_22_10

 (3 2)  (1147 162)  (1147 162)  routing T_22_10.sp12_v_t_23 <X> T_22_10.sp12_h_l_23
 (8 4)  (1152 164)  (1152 164)  routing T_22_10.sp4_v_b_4 <X> T_22_10.sp4_h_r_4
 (9 4)  (1153 164)  (1153 164)  routing T_22_10.sp4_v_b_4 <X> T_22_10.sp4_h_r_4
 (8 6)  (1152 166)  (1152 166)  routing T_22_10.sp4_h_r_8 <X> T_22_10.sp4_h_l_41
 (10 6)  (1154 166)  (1154 166)  routing T_22_10.sp4_h_r_8 <X> T_22_10.sp4_h_l_41
 (8 10)  (1152 170)  (1152 170)  routing T_22_10.sp4_v_t_42 <X> T_22_10.sp4_h_l_42
 (9 10)  (1153 170)  (1153 170)  routing T_22_10.sp4_v_t_42 <X> T_22_10.sp4_h_l_42
 (4 13)  (1148 173)  (1148 173)  routing T_22_10.sp4_v_t_41 <X> T_22_10.sp4_h_r_9
 (3 15)  (1147 175)  (1147 175)  routing T_22_10.sp12_h_l_22 <X> T_22_10.sp12_v_t_22
 (8 15)  (1152 175)  (1152 175)  routing T_22_10.sp4_h_r_4 <X> T_22_10.sp4_v_t_47
 (9 15)  (1153 175)  (1153 175)  routing T_22_10.sp4_h_r_4 <X> T_22_10.sp4_v_t_47
 (10 15)  (1154 175)  (1154 175)  routing T_22_10.sp4_h_r_4 <X> T_22_10.sp4_v_t_47


LogicTile_23_10

 (4 3)  (1202 163)  (1202 163)  routing T_23_10.sp4_h_r_4 <X> T_23_10.sp4_h_l_37
 (6 3)  (1204 163)  (1204 163)  routing T_23_10.sp4_h_r_4 <X> T_23_10.sp4_h_l_37
 (12 11)  (1210 171)  (1210 171)  routing T_23_10.sp4_h_l_45 <X> T_23_10.sp4_v_t_45
 (6 14)  (1204 174)  (1204 174)  routing T_23_10.sp4_h_l_41 <X> T_23_10.sp4_v_t_44


LogicTile_24_10

 (12 10)  (1264 170)  (1264 170)  routing T_24_10.sp4_v_t_39 <X> T_24_10.sp4_h_l_45
 (11 11)  (1263 171)  (1263 171)  routing T_24_10.sp4_v_t_39 <X> T_24_10.sp4_h_l_45
 (13 11)  (1265 171)  (1265 171)  routing T_24_10.sp4_v_t_39 <X> T_24_10.sp4_h_l_45


RAM_Tile_25_10

 (0 0)  (1306 160)  (1306 160)  Negative Clock bit

 (7 0)  (1313 160)  (1313 160)  Ram config bit: MEMT_bram_cbit_1

 (0 2)  (1306 162)  (1306 162)  routing T_25_10.glb_netwk_6 <X> T_25_10.wire_bram/ram/WCLK
 (1 2)  (1307 162)  (1307 162)  routing T_25_10.glb_netwk_6 <X> T_25_10.wire_bram/ram/WCLK
 (2 2)  (1308 162)  (1308 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 162)  (1313 162)  Ram config bit: MEMT_bram_cbit_3

 (7 4)  (1313 164)  (1313 164)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_5

 (27 4)  (1333 164)  (1333 164)  routing T_25_10.lc_trk_g3_2 <X> T_25_10.wire_bram/ram/WDATA_5
 (28 4)  (1334 164)  (1334 164)  routing T_25_10.lc_trk_g3_2 <X> T_25_10.wire_bram/ram/WDATA_5
 (29 4)  (1335 164)  (1335 164)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_2 wire_bram/ram/WDATA_5
 (38 4)  (1344 164)  (1344 164)  Enable bit of Mux _out_links/OutMux2_2 => wire_bram/ram/RDATA_5 sp4_v_t_25
 (7 5)  (1313 165)  (1313 165)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_4

 (15 5)  (1321 165)  (1321 165)  routing T_25_10.sp4_v_b_16 <X> T_25_10.lc_trk_g1_0
 (16 5)  (1322 165)  (1322 165)  routing T_25_10.sp4_v_b_16 <X> T_25_10.lc_trk_g1_0
 (17 5)  (1323 165)  (1323 165)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_16 lc_trk_g1_0
 (30 5)  (1336 165)  (1336 165)  routing T_25_10.lc_trk_g3_2 <X> T_25_10.wire_bram/ram/WDATA_5
 (7 6)  (1313 166)  (1313 166)  Cascade buffer Enable bit: MEMT_LC07_inmux02_bram_cbit_7

 (7 7)  (1313 167)  (1313 167)  Cascade bit: MEMT_LC07_inmux02_bram_cbit_6

 (14 10)  (1320 170)  (1320 170)  routing T_25_10.sp4_h_r_44 <X> T_25_10.lc_trk_g2_4
 (14 11)  (1320 171)  (1320 171)  routing T_25_10.sp4_h_r_44 <X> T_25_10.lc_trk_g2_4
 (15 11)  (1321 171)  (1321 171)  routing T_25_10.sp4_h_r_44 <X> T_25_10.lc_trk_g2_4
 (16 11)  (1322 171)  (1322 171)  routing T_25_10.sp4_h_r_44 <X> T_25_10.lc_trk_g2_4
 (17 11)  (1323 171)  (1323 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (10 12)  (1316 172)  (1316 172)  routing T_25_10.sp4_v_t_40 <X> T_25_10.sp4_h_r_10
 (27 12)  (1333 172)  (1333 172)  routing T_25_10.lc_trk_g1_0 <X> T_25_10.wire_bram/ram/WDATA_1
 (29 12)  (1335 172)  (1335 172)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g1_0 wire_bram/ram/WDATA_1
 (9 13)  (1315 173)  (1315 173)  routing T_25_10.sp4_v_t_47 <X> T_25_10.sp4_v_b_10
 (22 13)  (1328 173)  (1328 173)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1331 173)  (1331 173)  routing T_25_10.sp4_r_v_b_42 <X> T_25_10.lc_trk_g3_2
 (37 13)  (1343 173)  (1343 173)  Enable bit of Mux _out_links/OutMux7_6 => wire_bram/ram/RDATA_1 sp4_h_l_17
 (0 14)  (1306 174)  (1306 174)  routing T_25_10.lc_trk_g2_4 <X> T_25_10.wire_bram/ram/WE
 (1 14)  (1307 174)  (1307 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 175)  (1307 175)  routing T_25_10.lc_trk_g2_4 <X> T_25_10.wire_bram/ram/WE


LogicTile_26_10

 (9 5)  (1357 165)  (1357 165)  routing T_26_10.sp4_v_t_41 <X> T_26_10.sp4_v_b_4
 (12 10)  (1360 170)  (1360 170)  routing T_26_10.sp4_v_b_8 <X> T_26_10.sp4_h_l_45


LogicTile_27_10

 (3 15)  (1405 175)  (1405 175)  routing T_27_10.sp12_h_l_22 <X> T_27_10.sp12_v_t_22


LogicTile_29_10

 (8 5)  (1518 165)  (1518 165)  routing T_29_10.sp4_h_l_47 <X> T_29_10.sp4_v_b_4
 (9 5)  (1519 165)  (1519 165)  routing T_29_10.sp4_h_l_47 <X> T_29_10.sp4_v_b_4
 (10 5)  (1520 165)  (1520 165)  routing T_29_10.sp4_h_l_47 <X> T_29_10.sp4_v_b_4


IO_Tile_33_10

 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9

 (9 5)  (81 149)  (81 149)  routing T_2_9.sp4_v_t_41 <X> T_2_9.sp4_v_b_4


LogicTile_3_9



LogicTile_4_9

 (19 10)  (199 154)  (199 154)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_5_9



LogicTile_6_9

 (7 15)  (295 159)  (295 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_7_9

 (7 15)  (349 159)  (349 159)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_8_9

 (14 0)  (410 144)  (410 144)  routing T_8_9.sp4_h_r_8 <X> T_8_9.lc_trk_g0_0
 (22 0)  (418 144)  (418 144)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (419 144)  (419 144)  routing T_8_9.sp12_h_r_11 <X> T_8_9.lc_trk_g0_3
 (26 0)  (422 144)  (422 144)  routing T_8_9.lc_trk_g0_6 <X> T_8_9.input0_0
 (7 1)  (403 145)  (403 145)  Ram config bit: MEMB_Power_Up_Control

 (15 1)  (411 145)  (411 145)  routing T_8_9.sp4_h_r_8 <X> T_8_9.lc_trk_g0_0
 (16 1)  (412 145)  (412 145)  routing T_8_9.sp4_h_r_8 <X> T_8_9.lc_trk_g0_0
 (17 1)  (413 145)  (413 145)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (26 1)  (422 145)  (422 145)  routing T_8_9.lc_trk_g0_6 <X> T_8_9.input0_0
 (29 1)  (425 145)  (425 145)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_6 input0_0
 (0 2)  (396 146)  (396 146)  routing T_8_9.glb_netwk_6 <X> T_8_9.wire_bram/ram/RCLK
 (1 2)  (397 146)  (397 146)  routing T_8_9.glb_netwk_6 <X> T_8_9.wire_bram/ram/RCLK
 (2 2)  (398 146)  (398 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (14 2)  (410 146)  (410 146)  routing T_8_9.sp4_h_l_1 <X> T_8_9.lc_trk_g0_4
 (15 2)  (411 146)  (411 146)  routing T_8_9.sp4_h_r_5 <X> T_8_9.lc_trk_g0_5
 (16 2)  (412 146)  (412 146)  routing T_8_9.sp4_h_r_5 <X> T_8_9.lc_trk_g0_5
 (17 2)  (413 146)  (413 146)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (22 2)  (418 146)  (418 146)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (419 146)  (419 146)  routing T_8_9.sp12_h_l_12 <X> T_8_9.lc_trk_g0_7
 (25 2)  (421 146)  (421 146)  routing T_8_9.sp12_h_l_5 <X> T_8_9.lc_trk_g0_6
 (26 2)  (422 146)  (422 146)  routing T_8_9.lc_trk_g0_7 <X> T_8_9.input0_1
 (15 3)  (411 147)  (411 147)  routing T_8_9.sp4_h_l_1 <X> T_8_9.lc_trk_g0_4
 (16 3)  (412 147)  (412 147)  routing T_8_9.sp4_h_l_1 <X> T_8_9.lc_trk_g0_4
 (17 3)  (413 147)  (413 147)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (414 147)  (414 147)  routing T_8_9.sp4_h_r_5 <X> T_8_9.lc_trk_g0_5
 (22 3)  (418 147)  (418 147)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (420 147)  (420 147)  routing T_8_9.sp12_h_l_5 <X> T_8_9.lc_trk_g0_6
 (25 3)  (421 147)  (421 147)  routing T_8_9.sp12_h_l_5 <X> T_8_9.lc_trk_g0_6
 (26 3)  (422 147)  (422 147)  routing T_8_9.lc_trk_g0_7 <X> T_8_9.input0_1
 (29 3)  (425 147)  (425 147)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_7 input0_1
 (3 4)  (399 148)  (399 148)  routing T_8_9.sp12_v_b_0 <X> T_8_9.sp12_h_r_0
 (16 4)  (412 148)  (412 148)  routing T_8_9.sp12_h_l_14 <X> T_8_9.lc_trk_g1_1
 (17 4)  (413 148)  (413 148)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (26 4)  (422 148)  (422 148)  routing T_8_9.lc_trk_g1_5 <X> T_8_9.input0_2
 (29 4)  (425 148)  (425 148)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_5 wire_bram/ram/WDATA_13
 (30 4)  (426 148)  (426 148)  routing T_8_9.lc_trk_g0_5 <X> T_8_9.wire_bram/ram/WDATA_13
 (3 5)  (399 149)  (399 149)  routing T_8_9.sp12_v_b_0 <X> T_8_9.sp12_h_r_0
 (14 5)  (410 149)  (410 149)  routing T_8_9.sp12_h_l_15 <X> T_8_9.lc_trk_g1_0
 (16 5)  (412 149)  (412 149)  routing T_8_9.sp12_h_l_15 <X> T_8_9.lc_trk_g1_0
 (17 5)  (413 149)  (413 149)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_l_15 lc_trk_g1_0
 (18 5)  (414 149)  (414 149)  routing T_8_9.sp12_h_l_14 <X> T_8_9.lc_trk_g1_1
 (22 5)  (418 149)  (418 149)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (419 149)  (419 149)  routing T_8_9.sp12_h_l_17 <X> T_8_9.lc_trk_g1_2
 (25 5)  (421 149)  (421 149)  routing T_8_9.sp12_h_l_17 <X> T_8_9.lc_trk_g1_2
 (27 5)  (423 149)  (423 149)  routing T_8_9.lc_trk_g1_5 <X> T_8_9.input0_2
 (29 5)  (425 149)  (425 149)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_5 input0_2
 (37 5)  (433 149)  (433 149)  Enable bit of Mux _out_links/OutMux7_2 => wire_bram/ram/RDATA_13 sp4_h_l_9
 (16 6)  (412 150)  (412 150)  routing T_8_9.sp12_h_r_21 <X> T_8_9.lc_trk_g1_5
 (17 6)  (413 150)  (413 150)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_21 lc_trk_g1_5
 (18 7)  (414 151)  (414 151)  routing T_8_9.sp12_h_r_21 <X> T_8_9.lc_trk_g1_5
 (27 7)  (423 151)  (423 151)  routing T_8_9.lc_trk_g1_0 <X> T_8_9.input0_3
 (29 7)  (425 151)  (425 151)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_0 input0_3
 (3 8)  (399 152)  (399 152)  routing T_8_9.sp12_h_r_1 <X> T_8_9.sp12_v_b_1
 (3 9)  (399 153)  (399 153)  routing T_8_9.sp12_h_r_1 <X> T_8_9.sp12_v_b_1
 (27 9)  (423 153)  (423 153)  routing T_8_9.lc_trk_g3_1 <X> T_8_9.input0_4
 (28 9)  (424 153)  (424 153)  routing T_8_9.lc_trk_g3_1 <X> T_8_9.input0_4
 (29 9)  (425 153)  (425 153)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_1 input0_4
 (15 10)  (411 154)  (411 154)  routing T_8_9.sp4_h_r_29 <X> T_8_9.lc_trk_g2_5
 (16 10)  (412 154)  (412 154)  routing T_8_9.sp4_h_r_29 <X> T_8_9.lc_trk_g2_5
 (17 10)  (413 154)  (413 154)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_29 lc_trk_g2_5
 (18 11)  (414 155)  (414 155)  routing T_8_9.sp4_h_r_29 <X> T_8_9.lc_trk_g2_5
 (26 11)  (422 155)  (422 155)  routing T_8_9.lc_trk_g1_2 <X> T_8_9.input0_5
 (27 11)  (423 155)  (423 155)  routing T_8_9.lc_trk_g1_2 <X> T_8_9.input0_5
 (29 11)  (425 155)  (425 155)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_2 input0_5
 (17 12)  (413 156)  (413 156)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (27 12)  (423 156)  (423 156)  routing T_8_9.lc_trk_g3_4 <X> T_8_9.wire_bram/ram/WDATA_9
 (28 12)  (424 156)  (424 156)  routing T_8_9.lc_trk_g3_4 <X> T_8_9.wire_bram/ram/WDATA_9
 (29 12)  (425 156)  (425 156)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_4 wire_bram/ram/WDATA_9
 (30 12)  (426 156)  (426 156)  routing T_8_9.lc_trk_g3_4 <X> T_8_9.wire_bram/ram/WDATA_9
 (39 12)  (435 156)  (435 156)  Enable bit of Mux _out_links/OutMux2_6 => wire_bram/ram/RDATA_9 sp4_v_b_44
 (18 13)  (414 157)  (414 157)  routing T_8_9.sp4_r_v_b_41 <X> T_8_9.lc_trk_g3_1
 (27 13)  (423 157)  (423 157)  routing T_8_9.lc_trk_g1_1 <X> T_8_9.input0_6
 (29 13)  (425 157)  (425 157)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_1 input0_6
 (32 13)  (428 157)  (428 157)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_0 input2_6
 (1 14)  (397 158)  (397 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (14 14)  (410 158)  (410 158)  routing T_8_9.sp12_v_b_4 <X> T_8_9.lc_trk_g3_4
 (26 14)  (422 158)  (422 158)  routing T_8_9.lc_trk_g2_5 <X> T_8_9.input0_7
 (1 15)  (397 159)  (397 159)  routing T_8_9.lc_trk_g0_4 <X> T_8_9.wire_bram/ram/RE
 (7 15)  (403 159)  (403 159)  Column buffer control bit: MEMB_colbuf_cntl_6

 (14 15)  (410 159)  (410 159)  routing T_8_9.sp12_v_b_4 <X> T_8_9.lc_trk_g3_4
 (15 15)  (411 159)  (411 159)  routing T_8_9.sp12_v_b_4 <X> T_8_9.lc_trk_g3_4
 (17 15)  (413 159)  (413 159)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_4 lc_trk_g3_4
 (28 15)  (424 159)  (424 159)  routing T_8_9.lc_trk_g2_5 <X> T_8_9.input0_7
 (29 15)  (425 159)  (425 159)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_5 input0_7
 (32 15)  (428 159)  (428 159)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_3 input2_7
 (35 15)  (431 159)  (431 159)  routing T_8_9.lc_trk_g0_3 <X> T_8_9.input2_7


LogicTile_9_9

 (9 1)  (447 145)  (447 145)  routing T_9_9.sp4_v_t_36 <X> T_9_9.sp4_v_b_1
 (13 5)  (451 149)  (451 149)  routing T_9_9.sp4_v_t_37 <X> T_9_9.sp4_h_r_5
 (7 15)  (445 159)  (445 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_10_9

 (12 6)  (504 150)  (504 150)  routing T_10_9.sp4_v_t_46 <X> T_10_9.sp4_h_l_40
 (11 7)  (503 151)  (503 151)  routing T_10_9.sp4_v_t_46 <X> T_10_9.sp4_h_l_40
 (13 7)  (505 151)  (505 151)  routing T_10_9.sp4_v_t_46 <X> T_10_9.sp4_h_l_40
 (3 10)  (495 154)  (495 154)  routing T_10_9.sp12_v_t_22 <X> T_10_9.sp12_h_l_22
 (5 12)  (497 156)  (497 156)  routing T_10_9.sp4_v_t_44 <X> T_10_9.sp4_h_r_9
 (7 15)  (499 159)  (499 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_11_9

 (5 0)  (551 144)  (551 144)  routing T_11_9.sp4_h_l_44 <X> T_11_9.sp4_h_r_0
 (4 1)  (550 145)  (550 145)  routing T_11_9.sp4_h_l_44 <X> T_11_9.sp4_h_r_0
 (0 2)  (546 146)  (546 146)  routing T_11_9.glb_netwk_6 <X> T_11_9.wire_logic_cluster/lc_7/clk
 (1 2)  (547 146)  (547 146)  routing T_11_9.glb_netwk_6 <X> T_11_9.wire_logic_cluster/lc_7/clk
 (2 2)  (548 146)  (548 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (555 146)  (555 146)  routing T_11_9.sp4_h_r_10 <X> T_11_9.sp4_h_l_36
 (10 2)  (556 146)  (556 146)  routing T_11_9.sp4_h_r_10 <X> T_11_9.sp4_h_l_36
 (5 4)  (551 148)  (551 148)  routing T_11_9.sp4_v_t_38 <X> T_11_9.sp4_h_r_3
 (26 4)  (572 148)  (572 148)  routing T_11_9.lc_trk_g2_6 <X> T_11_9.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 148)  (573 148)  routing T_11_9.lc_trk_g3_0 <X> T_11_9.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 148)  (574 148)  routing T_11_9.lc_trk_g3_0 <X> T_11_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 148)  (575 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 148)  (578 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 148)  (579 148)  routing T_11_9.lc_trk_g3_2 <X> T_11_9.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 148)  (580 148)  routing T_11_9.lc_trk_g3_2 <X> T_11_9.wire_logic_cluster/lc_2/in_3
 (35 4)  (581 148)  (581 148)  routing T_11_9.lc_trk_g2_4 <X> T_11_9.input_2_2
 (36 4)  (582 148)  (582 148)  LC_2 Logic Functioning bit
 (37 4)  (583 148)  (583 148)  LC_2 Logic Functioning bit
 (39 4)  (585 148)  (585 148)  LC_2 Logic Functioning bit
 (43 4)  (589 148)  (589 148)  LC_2 Logic Functioning bit
 (45 4)  (591 148)  (591 148)  LC_2 Logic Functioning bit
 (47 4)  (593 148)  (593 148)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (26 5)  (572 149)  (572 149)  routing T_11_9.lc_trk_g2_6 <X> T_11_9.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 149)  (574 149)  routing T_11_9.lc_trk_g2_6 <X> T_11_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 149)  (575 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 149)  (577 149)  routing T_11_9.lc_trk_g3_2 <X> T_11_9.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 149)  (578 149)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (579 149)  (579 149)  routing T_11_9.lc_trk_g2_4 <X> T_11_9.input_2_2
 (36 5)  (582 149)  (582 149)  LC_2 Logic Functioning bit
 (37 5)  (583 149)  (583 149)  LC_2 Logic Functioning bit
 (38 5)  (584 149)  (584 149)  LC_2 Logic Functioning bit
 (39 5)  (585 149)  (585 149)  LC_2 Logic Functioning bit
 (53 5)  (599 149)  (599 149)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (12 8)  (558 152)  (558 152)  routing T_11_9.sp4_v_t_45 <X> T_11_9.sp4_h_r_8
 (3 10)  (549 154)  (549 154)  routing T_11_9.sp12_v_t_22 <X> T_11_9.sp12_h_l_22
 (15 11)  (561 155)  (561 155)  routing T_11_9.sp4_v_t_33 <X> T_11_9.lc_trk_g2_4
 (16 11)  (562 155)  (562 155)  routing T_11_9.sp4_v_t_33 <X> T_11_9.lc_trk_g2_4
 (17 11)  (563 155)  (563 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (568 155)  (568 155)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (571 155)  (571 155)  routing T_11_9.sp4_r_v_b_38 <X> T_11_9.lc_trk_g2_6
 (25 12)  (571 156)  (571 156)  routing T_11_9.wire_logic_cluster/lc_2/out <X> T_11_9.lc_trk_g3_2
 (14 13)  (560 157)  (560 157)  routing T_11_9.sp4_h_r_24 <X> T_11_9.lc_trk_g3_0
 (15 13)  (561 157)  (561 157)  routing T_11_9.sp4_h_r_24 <X> T_11_9.lc_trk_g3_0
 (16 13)  (562 157)  (562 157)  routing T_11_9.sp4_h_r_24 <X> T_11_9.lc_trk_g3_0
 (17 13)  (563 157)  (563 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 13)  (568 157)  (568 157)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (7 15)  (553 159)  (553 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_9

 (15 0)  (615 144)  (615 144)  routing T_12_9.sp4_h_l_4 <X> T_12_9.lc_trk_g0_1
 (16 0)  (616 144)  (616 144)  routing T_12_9.sp4_h_l_4 <X> T_12_9.lc_trk_g0_1
 (17 0)  (617 144)  (617 144)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (618 144)  (618 144)  routing T_12_9.sp4_h_l_4 <X> T_12_9.lc_trk_g0_1
 (27 0)  (627 144)  (627 144)  routing T_12_9.lc_trk_g3_4 <X> T_12_9.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 144)  (628 144)  routing T_12_9.lc_trk_g3_4 <X> T_12_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 144)  (629 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 144)  (630 144)  routing T_12_9.lc_trk_g3_4 <X> T_12_9.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 144)  (632 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 144)  (634 144)  routing T_12_9.lc_trk_g1_0 <X> T_12_9.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 144)  (635 144)  routing T_12_9.lc_trk_g2_4 <X> T_12_9.input_2_0
 (36 0)  (636 144)  (636 144)  LC_0 Logic Functioning bit
 (37 0)  (637 144)  (637 144)  LC_0 Logic Functioning bit
 (38 0)  (638 144)  (638 144)  LC_0 Logic Functioning bit
 (39 0)  (639 144)  (639 144)  LC_0 Logic Functioning bit
 (43 0)  (643 144)  (643 144)  LC_0 Logic Functioning bit
 (45 0)  (645 144)  (645 144)  LC_0 Logic Functioning bit
 (4 1)  (604 145)  (604 145)  routing T_12_9.sp4_v_t_42 <X> T_12_9.sp4_h_r_0
 (15 1)  (615 145)  (615 145)  routing T_12_9.bot_op_0 <X> T_12_9.lc_trk_g0_0
 (17 1)  (617 145)  (617 145)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (18 1)  (618 145)  (618 145)  routing T_12_9.sp4_h_l_4 <X> T_12_9.lc_trk_g0_1
 (29 1)  (629 145)  (629 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 145)  (632 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (633 145)  (633 145)  routing T_12_9.lc_trk_g2_4 <X> T_12_9.input_2_0
 (37 1)  (637 145)  (637 145)  LC_0 Logic Functioning bit
 (38 1)  (638 145)  (638 145)  LC_0 Logic Functioning bit
 (39 1)  (639 145)  (639 145)  LC_0 Logic Functioning bit
 (48 1)  (648 145)  (648 145)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (600 146)  (600 146)  routing T_12_9.glb_netwk_6 <X> T_12_9.wire_logic_cluster/lc_7/clk
 (1 2)  (601 146)  (601 146)  routing T_12_9.glb_netwk_6 <X> T_12_9.wire_logic_cluster/lc_7/clk
 (2 2)  (602 146)  (602 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (603 146)  (603 146)  routing T_12_9.sp12_v_t_23 <X> T_12_9.sp12_h_l_23
 (27 2)  (627 146)  (627 146)  routing T_12_9.lc_trk_g3_5 <X> T_12_9.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 146)  (628 146)  routing T_12_9.lc_trk_g3_5 <X> T_12_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 146)  (629 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 146)  (630 146)  routing T_12_9.lc_trk_g3_5 <X> T_12_9.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 146)  (632 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 146)  (633 146)  routing T_12_9.lc_trk_g3_1 <X> T_12_9.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 146)  (634 146)  routing T_12_9.lc_trk_g3_1 <X> T_12_9.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 146)  (636 146)  LC_1 Logic Functioning bit
 (37 2)  (637 146)  (637 146)  LC_1 Logic Functioning bit
 (39 2)  (639 146)  (639 146)  LC_1 Logic Functioning bit
 (43 2)  (643 146)  (643 146)  LC_1 Logic Functioning bit
 (45 2)  (645 146)  (645 146)  LC_1 Logic Functioning bit
 (26 3)  (626 147)  (626 147)  routing T_12_9.lc_trk_g2_3 <X> T_12_9.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 147)  (628 147)  routing T_12_9.lc_trk_g2_3 <X> T_12_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 147)  (629 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (632 147)  (632 147)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (636 147)  (636 147)  LC_1 Logic Functioning bit
 (37 3)  (637 147)  (637 147)  LC_1 Logic Functioning bit
 (38 3)  (638 147)  (638 147)  LC_1 Logic Functioning bit
 (39 3)  (639 147)  (639 147)  LC_1 Logic Functioning bit
 (48 3)  (648 147)  (648 147)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (3 4)  (603 148)  (603 148)  routing T_12_9.sp12_v_b_0 <X> T_12_9.sp12_h_r_0
 (14 4)  (614 148)  (614 148)  routing T_12_9.wire_logic_cluster/lc_0/out <X> T_12_9.lc_trk_g1_0
 (26 4)  (626 148)  (626 148)  routing T_12_9.lc_trk_g1_7 <X> T_12_9.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 148)  (627 148)  routing T_12_9.lc_trk_g1_2 <X> T_12_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 148)  (629 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 148)  (631 148)  routing T_12_9.lc_trk_g2_7 <X> T_12_9.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 148)  (632 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 148)  (633 148)  routing T_12_9.lc_trk_g2_7 <X> T_12_9.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 148)  (636 148)  LC_2 Logic Functioning bit
 (38 4)  (638 148)  (638 148)  LC_2 Logic Functioning bit
 (41 4)  (641 148)  (641 148)  LC_2 Logic Functioning bit
 (43 4)  (643 148)  (643 148)  LC_2 Logic Functioning bit
 (46 4)  (646 148)  (646 148)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (3 5)  (603 149)  (603 149)  routing T_12_9.sp12_v_b_0 <X> T_12_9.sp12_h_r_0
 (17 5)  (617 149)  (617 149)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (622 149)  (622 149)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (623 149)  (623 149)  routing T_12_9.sp4_h_r_2 <X> T_12_9.lc_trk_g1_2
 (24 5)  (624 149)  (624 149)  routing T_12_9.sp4_h_r_2 <X> T_12_9.lc_trk_g1_2
 (25 5)  (625 149)  (625 149)  routing T_12_9.sp4_h_r_2 <X> T_12_9.lc_trk_g1_2
 (26 5)  (626 149)  (626 149)  routing T_12_9.lc_trk_g1_7 <X> T_12_9.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 149)  (627 149)  routing T_12_9.lc_trk_g1_7 <X> T_12_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 149)  (629 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 149)  (630 149)  routing T_12_9.lc_trk_g1_2 <X> T_12_9.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 149)  (631 149)  routing T_12_9.lc_trk_g2_7 <X> T_12_9.wire_logic_cluster/lc_2/in_3
 (37 5)  (637 149)  (637 149)  LC_2 Logic Functioning bit
 (39 5)  (639 149)  (639 149)  LC_2 Logic Functioning bit
 (41 5)  (641 149)  (641 149)  LC_2 Logic Functioning bit
 (43 5)  (643 149)  (643 149)  LC_2 Logic Functioning bit
 (12 6)  (612 150)  (612 150)  routing T_12_9.sp4_h_r_2 <X> T_12_9.sp4_h_l_40
 (22 6)  (622 150)  (622 150)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (624 150)  (624 150)  routing T_12_9.top_op_7 <X> T_12_9.lc_trk_g1_7
 (13 7)  (613 151)  (613 151)  routing T_12_9.sp4_h_r_2 <X> T_12_9.sp4_h_l_40
 (14 7)  (614 151)  (614 151)  routing T_12_9.sp4_h_r_4 <X> T_12_9.lc_trk_g1_4
 (15 7)  (615 151)  (615 151)  routing T_12_9.sp4_h_r_4 <X> T_12_9.lc_trk_g1_4
 (16 7)  (616 151)  (616 151)  routing T_12_9.sp4_h_r_4 <X> T_12_9.lc_trk_g1_4
 (17 7)  (617 151)  (617 151)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (21 7)  (621 151)  (621 151)  routing T_12_9.top_op_7 <X> T_12_9.lc_trk_g1_7
 (22 7)  (622 151)  (622 151)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (625 151)  (625 151)  routing T_12_9.sp4_r_v_b_30 <X> T_12_9.lc_trk_g1_6
 (22 8)  (622 152)  (622 152)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (623 152)  (623 152)  routing T_12_9.sp4_v_t_30 <X> T_12_9.lc_trk_g2_3
 (24 8)  (624 152)  (624 152)  routing T_12_9.sp4_v_t_30 <X> T_12_9.lc_trk_g2_3
 (27 8)  (627 152)  (627 152)  routing T_12_9.lc_trk_g1_0 <X> T_12_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 152)  (629 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 152)  (631 152)  routing T_12_9.lc_trk_g1_4 <X> T_12_9.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 152)  (632 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 152)  (634 152)  routing T_12_9.lc_trk_g1_4 <X> T_12_9.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 152)  (636 152)  LC_4 Logic Functioning bit
 (38 8)  (638 152)  (638 152)  LC_4 Logic Functioning bit
 (41 8)  (641 152)  (641 152)  LC_4 Logic Functioning bit
 (43 8)  (643 152)  (643 152)  LC_4 Logic Functioning bit
 (9 9)  (609 153)  (609 153)  routing T_12_9.sp4_v_t_42 <X> T_12_9.sp4_v_b_7
 (19 9)  (619 153)  (619 153)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (26 9)  (626 153)  (626 153)  routing T_12_9.lc_trk_g3_3 <X> T_12_9.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 153)  (627 153)  routing T_12_9.lc_trk_g3_3 <X> T_12_9.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 153)  (628 153)  routing T_12_9.lc_trk_g3_3 <X> T_12_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 153)  (629 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (37 9)  (637 153)  (637 153)  LC_4 Logic Functioning bit
 (39 9)  (639 153)  (639 153)  LC_4 Logic Functioning bit
 (41 9)  (641 153)  (641 153)  LC_4 Logic Functioning bit
 (43 9)  (643 153)  (643 153)  LC_4 Logic Functioning bit
 (3 10)  (603 154)  (603 154)  routing T_12_9.sp12_v_t_22 <X> T_12_9.sp12_h_l_22
 (12 10)  (612 154)  (612 154)  routing T_12_9.sp4_v_t_45 <X> T_12_9.sp4_h_l_45
 (14 10)  (614 154)  (614 154)  routing T_12_9.sp4_v_b_36 <X> T_12_9.lc_trk_g2_4
 (22 10)  (622 154)  (622 154)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (623 154)  (623 154)  routing T_12_9.sp12_v_t_12 <X> T_12_9.lc_trk_g2_7
 (26 10)  (626 154)  (626 154)  routing T_12_9.lc_trk_g2_7 <X> T_12_9.wire_logic_cluster/lc_5/in_0
 (32 10)  (632 154)  (632 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 154)  (633 154)  routing T_12_9.lc_trk_g3_1 <X> T_12_9.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 154)  (634 154)  routing T_12_9.lc_trk_g3_1 <X> T_12_9.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 154)  (636 154)  LC_5 Logic Functioning bit
 (37 10)  (637 154)  (637 154)  LC_5 Logic Functioning bit
 (39 10)  (639 154)  (639 154)  LC_5 Logic Functioning bit
 (43 10)  (643 154)  (643 154)  LC_5 Logic Functioning bit
 (50 10)  (650 154)  (650 154)  Cascade bit: LH_LC05_inmux02_5

 (11 11)  (611 155)  (611 155)  routing T_12_9.sp4_v_t_45 <X> T_12_9.sp4_h_l_45
 (14 11)  (614 155)  (614 155)  routing T_12_9.sp4_v_b_36 <X> T_12_9.lc_trk_g2_4
 (16 11)  (616 155)  (616 155)  routing T_12_9.sp4_v_b_36 <X> T_12_9.lc_trk_g2_4
 (17 11)  (617 155)  (617 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (26 11)  (626 155)  (626 155)  routing T_12_9.lc_trk_g2_7 <X> T_12_9.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 155)  (628 155)  routing T_12_9.lc_trk_g2_7 <X> T_12_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 155)  (629 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (36 11)  (636 155)  (636 155)  LC_5 Logic Functioning bit
 (37 11)  (637 155)  (637 155)  LC_5 Logic Functioning bit
 (38 11)  (638 155)  (638 155)  LC_5 Logic Functioning bit
 (42 11)  (642 155)  (642 155)  LC_5 Logic Functioning bit
 (12 12)  (612 156)  (612 156)  routing T_12_9.sp4_v_b_5 <X> T_12_9.sp4_h_r_11
 (14 12)  (614 156)  (614 156)  routing T_12_9.sp4_h_r_40 <X> T_12_9.lc_trk_g3_0
 (17 12)  (617 156)  (617 156)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 156)  (618 156)  routing T_12_9.wire_logic_cluster/lc_1/out <X> T_12_9.lc_trk_g3_1
 (22 12)  (622 156)  (622 156)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (623 156)  (623 156)  routing T_12_9.sp12_v_b_11 <X> T_12_9.lc_trk_g3_3
 (27 12)  (627 156)  (627 156)  routing T_12_9.lc_trk_g3_0 <X> T_12_9.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 156)  (628 156)  routing T_12_9.lc_trk_g3_0 <X> T_12_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 156)  (629 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 156)  (631 156)  routing T_12_9.lc_trk_g1_6 <X> T_12_9.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 156)  (632 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 156)  (634 156)  routing T_12_9.lc_trk_g1_6 <X> T_12_9.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 156)  (636 156)  LC_6 Logic Functioning bit
 (38 12)  (638 156)  (638 156)  LC_6 Logic Functioning bit
 (42 12)  (642 156)  (642 156)  LC_6 Logic Functioning bit
 (43 12)  (643 156)  (643 156)  LC_6 Logic Functioning bit
 (50 12)  (650 156)  (650 156)  Cascade bit: LH_LC06_inmux02_5

 (11 13)  (611 157)  (611 157)  routing T_12_9.sp4_v_b_5 <X> T_12_9.sp4_h_r_11
 (13 13)  (613 157)  (613 157)  routing T_12_9.sp4_v_b_5 <X> T_12_9.sp4_h_r_11
 (14 13)  (614 157)  (614 157)  routing T_12_9.sp4_h_r_40 <X> T_12_9.lc_trk_g3_0
 (15 13)  (615 157)  (615 157)  routing T_12_9.sp4_h_r_40 <X> T_12_9.lc_trk_g3_0
 (16 13)  (616 157)  (616 157)  routing T_12_9.sp4_h_r_40 <X> T_12_9.lc_trk_g3_0
 (17 13)  (617 157)  (617 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (31 13)  (631 157)  (631 157)  routing T_12_9.lc_trk_g1_6 <X> T_12_9.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 157)  (636 157)  LC_6 Logic Functioning bit
 (38 13)  (638 157)  (638 157)  LC_6 Logic Functioning bit
 (42 13)  (642 157)  (642 157)  LC_6 Logic Functioning bit
 (43 13)  (643 157)  (643 157)  LC_6 Logic Functioning bit
 (46 13)  (646 157)  (646 157)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (15 14)  (615 158)  (615 158)  routing T_12_9.sp4_h_l_24 <X> T_12_9.lc_trk_g3_5
 (16 14)  (616 158)  (616 158)  routing T_12_9.sp4_h_l_24 <X> T_12_9.lc_trk_g3_5
 (17 14)  (617 158)  (617 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (618 158)  (618 158)  routing T_12_9.sp4_h_l_24 <X> T_12_9.lc_trk_g3_5
 (7 15)  (607 159)  (607 159)  Column buffer control bit: LH_colbuf_cntl_6

 (14 15)  (614 159)  (614 159)  routing T_12_9.sp4_r_v_b_44 <X> T_12_9.lc_trk_g3_4
 (17 15)  (617 159)  (617 159)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_13_9

 (22 0)  (676 144)  (676 144)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (677 144)  (677 144)  routing T_13_9.sp12_h_r_11 <X> T_13_9.lc_trk_g0_3
 (25 0)  (679 144)  (679 144)  routing T_13_9.bnr_op_2 <X> T_13_9.lc_trk_g0_2
 (27 0)  (681 144)  (681 144)  routing T_13_9.lc_trk_g1_0 <X> T_13_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 144)  (683 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 144)  (685 144)  routing T_13_9.lc_trk_g0_5 <X> T_13_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 144)  (686 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (690 144)  (690 144)  LC_0 Logic Functioning bit
 (41 0)  (695 144)  (695 144)  LC_0 Logic Functioning bit
 (43 0)  (697 144)  (697 144)  LC_0 Logic Functioning bit
 (45 0)  (699 144)  (699 144)  LC_0 Logic Functioning bit
 (22 1)  (676 145)  (676 145)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (679 145)  (679 145)  routing T_13_9.bnr_op_2 <X> T_13_9.lc_trk_g0_2
 (26 1)  (680 145)  (680 145)  routing T_13_9.lc_trk_g2_2 <X> T_13_9.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 145)  (682 145)  routing T_13_9.lc_trk_g2_2 <X> T_13_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 145)  (683 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 145)  (686 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (687 145)  (687 145)  routing T_13_9.lc_trk_g2_0 <X> T_13_9.input_2_0
 (37 1)  (691 145)  (691 145)  LC_0 Logic Functioning bit
 (41 1)  (695 145)  (695 145)  LC_0 Logic Functioning bit
 (43 1)  (697 145)  (697 145)  LC_0 Logic Functioning bit
 (51 1)  (705 145)  (705 145)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (654 146)  (654 146)  routing T_13_9.glb_netwk_6 <X> T_13_9.wire_logic_cluster/lc_7/clk
 (1 2)  (655 146)  (655 146)  routing T_13_9.glb_netwk_6 <X> T_13_9.wire_logic_cluster/lc_7/clk
 (2 2)  (656 146)  (656 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (657 146)  (657 146)  routing T_13_9.sp12_v_t_23 <X> T_13_9.sp12_h_l_23
 (5 2)  (659 146)  (659 146)  routing T_13_9.sp4_v_t_43 <X> T_13_9.sp4_h_l_37
 (15 2)  (669 146)  (669 146)  routing T_13_9.sp4_h_r_13 <X> T_13_9.lc_trk_g0_5
 (16 2)  (670 146)  (670 146)  routing T_13_9.sp4_h_r_13 <X> T_13_9.lc_trk_g0_5
 (17 2)  (671 146)  (671 146)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (672 146)  (672 146)  routing T_13_9.sp4_h_r_13 <X> T_13_9.lc_trk_g0_5
 (21 2)  (675 146)  (675 146)  routing T_13_9.sp4_h_l_10 <X> T_13_9.lc_trk_g0_7
 (22 2)  (676 146)  (676 146)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (677 146)  (677 146)  routing T_13_9.sp4_h_l_10 <X> T_13_9.lc_trk_g0_7
 (24 2)  (678 146)  (678 146)  routing T_13_9.sp4_h_l_10 <X> T_13_9.lc_trk_g0_7
 (27 2)  (681 146)  (681 146)  routing T_13_9.lc_trk_g1_3 <X> T_13_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 146)  (683 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 146)  (686 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 146)  (687 146)  routing T_13_9.lc_trk_g3_1 <X> T_13_9.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 146)  (688 146)  routing T_13_9.lc_trk_g3_1 <X> T_13_9.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 146)  (689 146)  routing T_13_9.lc_trk_g1_6 <X> T_13_9.input_2_1
 (36 2)  (690 146)  (690 146)  LC_1 Logic Functioning bit
 (37 2)  (691 146)  (691 146)  LC_1 Logic Functioning bit
 (39 2)  (693 146)  (693 146)  LC_1 Logic Functioning bit
 (43 2)  (697 146)  (697 146)  LC_1 Logic Functioning bit
 (45 2)  (699 146)  (699 146)  LC_1 Logic Functioning bit
 (47 2)  (701 146)  (701 146)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (4 3)  (658 147)  (658 147)  routing T_13_9.sp4_v_t_43 <X> T_13_9.sp4_h_l_37
 (6 3)  (660 147)  (660 147)  routing T_13_9.sp4_v_t_43 <X> T_13_9.sp4_h_l_37
 (21 3)  (675 147)  (675 147)  routing T_13_9.sp4_h_l_10 <X> T_13_9.lc_trk_g0_7
 (26 3)  (680 147)  (680 147)  routing T_13_9.lc_trk_g3_2 <X> T_13_9.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 147)  (681 147)  routing T_13_9.lc_trk_g3_2 <X> T_13_9.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 147)  (682 147)  routing T_13_9.lc_trk_g3_2 <X> T_13_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 147)  (683 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 147)  (684 147)  routing T_13_9.lc_trk_g1_3 <X> T_13_9.wire_logic_cluster/lc_1/in_1
 (32 3)  (686 147)  (686 147)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (688 147)  (688 147)  routing T_13_9.lc_trk_g1_6 <X> T_13_9.input_2_1
 (35 3)  (689 147)  (689 147)  routing T_13_9.lc_trk_g1_6 <X> T_13_9.input_2_1
 (36 3)  (690 147)  (690 147)  LC_1 Logic Functioning bit
 (37 3)  (691 147)  (691 147)  LC_1 Logic Functioning bit
 (38 3)  (692 147)  (692 147)  LC_1 Logic Functioning bit
 (39 3)  (693 147)  (693 147)  LC_1 Logic Functioning bit
 (9 4)  (663 148)  (663 148)  routing T_13_9.sp4_v_t_41 <X> T_13_9.sp4_h_r_4
 (14 4)  (668 148)  (668 148)  routing T_13_9.wire_logic_cluster/lc_0/out <X> T_13_9.lc_trk_g1_0
 (21 4)  (675 148)  (675 148)  routing T_13_9.sp4_h_r_11 <X> T_13_9.lc_trk_g1_3
 (22 4)  (676 148)  (676 148)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (677 148)  (677 148)  routing T_13_9.sp4_h_r_11 <X> T_13_9.lc_trk_g1_3
 (24 4)  (678 148)  (678 148)  routing T_13_9.sp4_h_r_11 <X> T_13_9.lc_trk_g1_3
 (28 4)  (682 148)  (682 148)  routing T_13_9.lc_trk_g2_3 <X> T_13_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 148)  (683 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 148)  (685 148)  routing T_13_9.lc_trk_g0_7 <X> T_13_9.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 148)  (686 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (690 148)  (690 148)  LC_2 Logic Functioning bit
 (38 4)  (692 148)  (692 148)  LC_2 Logic Functioning bit
 (41 4)  (695 148)  (695 148)  LC_2 Logic Functioning bit
 (43 4)  (697 148)  (697 148)  LC_2 Logic Functioning bit
 (13 5)  (667 149)  (667 149)  routing T_13_9.sp4_v_t_37 <X> T_13_9.sp4_h_r_5
 (17 5)  (671 149)  (671 149)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (680 149)  (680 149)  routing T_13_9.lc_trk_g3_3 <X> T_13_9.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 149)  (681 149)  routing T_13_9.lc_trk_g3_3 <X> T_13_9.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 149)  (682 149)  routing T_13_9.lc_trk_g3_3 <X> T_13_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 149)  (683 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 149)  (684 149)  routing T_13_9.lc_trk_g2_3 <X> T_13_9.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 149)  (685 149)  routing T_13_9.lc_trk_g0_7 <X> T_13_9.wire_logic_cluster/lc_2/in_3
 (37 5)  (691 149)  (691 149)  LC_2 Logic Functioning bit
 (39 5)  (693 149)  (693 149)  LC_2 Logic Functioning bit
 (41 5)  (695 149)  (695 149)  LC_2 Logic Functioning bit
 (43 5)  (697 149)  (697 149)  LC_2 Logic Functioning bit
 (15 6)  (669 150)  (669 150)  routing T_13_9.sp4_h_r_5 <X> T_13_9.lc_trk_g1_5
 (16 6)  (670 150)  (670 150)  routing T_13_9.sp4_h_r_5 <X> T_13_9.lc_trk_g1_5
 (17 6)  (671 150)  (671 150)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (27 6)  (681 150)  (681 150)  routing T_13_9.lc_trk_g3_1 <X> T_13_9.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 150)  (682 150)  routing T_13_9.lc_trk_g3_1 <X> T_13_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 150)  (683 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 150)  (685 150)  routing T_13_9.lc_trk_g3_5 <X> T_13_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 150)  (686 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 150)  (687 150)  routing T_13_9.lc_trk_g3_5 <X> T_13_9.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 150)  (688 150)  routing T_13_9.lc_trk_g3_5 <X> T_13_9.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 150)  (690 150)  LC_3 Logic Functioning bit
 (37 6)  (691 150)  (691 150)  LC_3 Logic Functioning bit
 (41 6)  (695 150)  (695 150)  LC_3 Logic Functioning bit
 (43 6)  (697 150)  (697 150)  LC_3 Logic Functioning bit
 (50 6)  (704 150)  (704 150)  Cascade bit: LH_LC03_inmux02_5

 (18 7)  (672 151)  (672 151)  routing T_13_9.sp4_h_r_5 <X> T_13_9.lc_trk_g1_5
 (22 7)  (676 151)  (676 151)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (678 151)  (678 151)  routing T_13_9.top_op_6 <X> T_13_9.lc_trk_g1_6
 (25 7)  (679 151)  (679 151)  routing T_13_9.top_op_6 <X> T_13_9.lc_trk_g1_6
 (36 7)  (690 151)  (690 151)  LC_3 Logic Functioning bit
 (37 7)  (691 151)  (691 151)  LC_3 Logic Functioning bit
 (41 7)  (695 151)  (695 151)  LC_3 Logic Functioning bit
 (43 7)  (697 151)  (697 151)  LC_3 Logic Functioning bit
 (14 8)  (668 152)  (668 152)  routing T_13_9.rgt_op_0 <X> T_13_9.lc_trk_g2_0
 (22 8)  (676 152)  (676 152)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (678 152)  (678 152)  routing T_13_9.tnl_op_3 <X> T_13_9.lc_trk_g2_3
 (26 8)  (680 152)  (680 152)  routing T_13_9.lc_trk_g1_5 <X> T_13_9.wire_logic_cluster/lc_4/in_0
 (29 8)  (683 152)  (683 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (36 8)  (690 152)  (690 152)  LC_4 Logic Functioning bit
 (37 8)  (691 152)  (691 152)  LC_4 Logic Functioning bit
 (38 8)  (692 152)  (692 152)  LC_4 Logic Functioning bit
 (41 8)  (695 152)  (695 152)  LC_4 Logic Functioning bit
 (42 8)  (696 152)  (696 152)  LC_4 Logic Functioning bit
 (43 8)  (697 152)  (697 152)  LC_4 Logic Functioning bit
 (50 8)  (704 152)  (704 152)  Cascade bit: LH_LC04_inmux02_5

 (52 8)  (706 152)  (706 152)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (15 9)  (669 153)  (669 153)  routing T_13_9.rgt_op_0 <X> T_13_9.lc_trk_g2_0
 (17 9)  (671 153)  (671 153)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (21 9)  (675 153)  (675 153)  routing T_13_9.tnl_op_3 <X> T_13_9.lc_trk_g2_3
 (22 9)  (676 153)  (676 153)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (679 153)  (679 153)  routing T_13_9.sp4_r_v_b_34 <X> T_13_9.lc_trk_g2_2
 (27 9)  (681 153)  (681 153)  routing T_13_9.lc_trk_g1_5 <X> T_13_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 153)  (683 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 153)  (684 153)  routing T_13_9.lc_trk_g0_3 <X> T_13_9.wire_logic_cluster/lc_4/in_1
 (36 9)  (690 153)  (690 153)  LC_4 Logic Functioning bit
 (43 9)  (697 153)  (697 153)  LC_4 Logic Functioning bit
 (21 10)  (675 154)  (675 154)  routing T_13_9.wire_logic_cluster/lc_7/out <X> T_13_9.lc_trk_g2_7
 (22 10)  (676 154)  (676 154)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (17 12)  (671 156)  (671 156)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 156)  (672 156)  routing T_13_9.wire_logic_cluster/lc_1/out <X> T_13_9.lc_trk_g3_1
 (22 12)  (676 156)  (676 156)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (677 156)  (677 156)  routing T_13_9.sp4_h_r_27 <X> T_13_9.lc_trk_g3_3
 (24 12)  (678 156)  (678 156)  routing T_13_9.sp4_h_r_27 <X> T_13_9.lc_trk_g3_3
 (25 12)  (679 156)  (679 156)  routing T_13_9.sp4_v_b_26 <X> T_13_9.lc_trk_g3_2
 (13 13)  (667 157)  (667 157)  routing T_13_9.sp4_v_t_43 <X> T_13_9.sp4_h_r_11
 (21 13)  (675 157)  (675 157)  routing T_13_9.sp4_h_r_27 <X> T_13_9.lc_trk_g3_3
 (22 13)  (676 157)  (676 157)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (677 157)  (677 157)  routing T_13_9.sp4_v_b_26 <X> T_13_9.lc_trk_g3_2
 (17 14)  (671 158)  (671 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (26 14)  (680 158)  (680 158)  routing T_13_9.lc_trk_g3_4 <X> T_13_9.wire_logic_cluster/lc_7/in_0
 (28 14)  (682 158)  (682 158)  routing T_13_9.lc_trk_g2_2 <X> T_13_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 158)  (683 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (686 158)  (686 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (35 14)  (689 158)  (689 158)  routing T_13_9.lc_trk_g2_7 <X> T_13_9.input_2_7
 (36 14)  (690 158)  (690 158)  LC_7 Logic Functioning bit
 (37 14)  (691 158)  (691 158)  LC_7 Logic Functioning bit
 (38 14)  (692 158)  (692 158)  LC_7 Logic Functioning bit
 (42 14)  (696 158)  (696 158)  LC_7 Logic Functioning bit
 (45 14)  (699 158)  (699 158)  LC_7 Logic Functioning bit
 (51 14)  (705 158)  (705 158)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (52 14)  (706 158)  (706 158)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (7 15)  (661 159)  (661 159)  Column buffer control bit: LH_colbuf_cntl_6

 (15 15)  (669 159)  (669 159)  routing T_13_9.sp4_v_t_33 <X> T_13_9.lc_trk_g3_4
 (16 15)  (670 159)  (670 159)  routing T_13_9.sp4_v_t_33 <X> T_13_9.lc_trk_g3_4
 (17 15)  (671 159)  (671 159)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (18 15)  (672 159)  (672 159)  routing T_13_9.sp4_r_v_b_45 <X> T_13_9.lc_trk_g3_5
 (27 15)  (681 159)  (681 159)  routing T_13_9.lc_trk_g3_4 <X> T_13_9.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 159)  (682 159)  routing T_13_9.lc_trk_g3_4 <X> T_13_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 159)  (683 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 159)  (684 159)  routing T_13_9.lc_trk_g2_2 <X> T_13_9.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 159)  (685 159)  routing T_13_9.lc_trk_g0_2 <X> T_13_9.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 159)  (686 159)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (687 159)  (687 159)  routing T_13_9.lc_trk_g2_7 <X> T_13_9.input_2_7
 (35 15)  (689 159)  (689 159)  routing T_13_9.lc_trk_g2_7 <X> T_13_9.input_2_7
 (36 15)  (690 159)  (690 159)  LC_7 Logic Functioning bit
 (37 15)  (691 159)  (691 159)  LC_7 Logic Functioning bit
 (42 15)  (696 159)  (696 159)  LC_7 Logic Functioning bit
 (43 15)  (697 159)  (697 159)  LC_7 Logic Functioning bit


LogicTile_14_9

 (5 0)  (713 144)  (713 144)  routing T_14_9.sp4_h_l_44 <X> T_14_9.sp4_h_r_0
 (27 0)  (735 144)  (735 144)  routing T_14_9.lc_trk_g3_0 <X> T_14_9.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 144)  (736 144)  routing T_14_9.lc_trk_g3_0 <X> T_14_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 144)  (737 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 144)  (740 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 144)  (741 144)  routing T_14_9.lc_trk_g3_2 <X> T_14_9.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 144)  (742 144)  routing T_14_9.lc_trk_g3_2 <X> T_14_9.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 144)  (744 144)  LC_0 Logic Functioning bit
 (45 0)  (753 144)  (753 144)  LC_0 Logic Functioning bit
 (4 1)  (712 145)  (712 145)  routing T_14_9.sp4_h_l_44 <X> T_14_9.sp4_h_r_0
 (14 1)  (722 145)  (722 145)  routing T_14_9.sp4_h_r_0 <X> T_14_9.lc_trk_g0_0
 (15 1)  (723 145)  (723 145)  routing T_14_9.sp4_h_r_0 <X> T_14_9.lc_trk_g0_0
 (16 1)  (724 145)  (724 145)  routing T_14_9.sp4_h_r_0 <X> T_14_9.lc_trk_g0_0
 (17 1)  (725 145)  (725 145)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (730 145)  (730 145)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (733 145)  (733 145)  routing T_14_9.sp4_r_v_b_33 <X> T_14_9.lc_trk_g0_2
 (26 1)  (734 145)  (734 145)  routing T_14_9.lc_trk_g0_2 <X> T_14_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 145)  (737 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 145)  (739 145)  routing T_14_9.lc_trk_g3_2 <X> T_14_9.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 145)  (740 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (741 145)  (741 145)  routing T_14_9.lc_trk_g3_3 <X> T_14_9.input_2_0
 (34 1)  (742 145)  (742 145)  routing T_14_9.lc_trk_g3_3 <X> T_14_9.input_2_0
 (35 1)  (743 145)  (743 145)  routing T_14_9.lc_trk_g3_3 <X> T_14_9.input_2_0
 (36 1)  (744 145)  (744 145)  LC_0 Logic Functioning bit
 (37 1)  (745 145)  (745 145)  LC_0 Logic Functioning bit
 (39 1)  (747 145)  (747 145)  LC_0 Logic Functioning bit
 (40 1)  (748 145)  (748 145)  LC_0 Logic Functioning bit
 (42 1)  (750 145)  (750 145)  LC_0 Logic Functioning bit
 (53 1)  (761 145)  (761 145)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (708 146)  (708 146)  routing T_14_9.glb_netwk_6 <X> T_14_9.wire_logic_cluster/lc_7/clk
 (1 2)  (709 146)  (709 146)  routing T_14_9.glb_netwk_6 <X> T_14_9.wire_logic_cluster/lc_7/clk
 (2 2)  (710 146)  (710 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 4)  (722 148)  (722 148)  routing T_14_9.sp4_h_l_5 <X> T_14_9.lc_trk_g1_0
 (15 4)  (723 148)  (723 148)  routing T_14_9.sp4_h_l_4 <X> T_14_9.lc_trk_g1_1
 (16 4)  (724 148)  (724 148)  routing T_14_9.sp4_h_l_4 <X> T_14_9.lc_trk_g1_1
 (17 4)  (725 148)  (725 148)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (726 148)  (726 148)  routing T_14_9.sp4_h_l_4 <X> T_14_9.lc_trk_g1_1
 (21 4)  (729 148)  (729 148)  routing T_14_9.wire_logic_cluster/lc_3/out <X> T_14_9.lc_trk_g1_3
 (22 4)  (730 148)  (730 148)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (14 5)  (722 149)  (722 149)  routing T_14_9.sp4_h_l_5 <X> T_14_9.lc_trk_g1_0
 (15 5)  (723 149)  (723 149)  routing T_14_9.sp4_h_l_5 <X> T_14_9.lc_trk_g1_0
 (16 5)  (724 149)  (724 149)  routing T_14_9.sp4_h_l_5 <X> T_14_9.lc_trk_g1_0
 (17 5)  (725 149)  (725 149)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (18 5)  (726 149)  (726 149)  routing T_14_9.sp4_h_l_4 <X> T_14_9.lc_trk_g1_1
 (14 6)  (722 150)  (722 150)  routing T_14_9.wire_logic_cluster/lc_4/out <X> T_14_9.lc_trk_g1_4
 (17 6)  (725 150)  (725 150)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 150)  (726 150)  routing T_14_9.wire_logic_cluster/lc_5/out <X> T_14_9.lc_trk_g1_5
 (25 6)  (733 150)  (733 150)  routing T_14_9.sp4_h_l_11 <X> T_14_9.lc_trk_g1_6
 (27 6)  (735 150)  (735 150)  routing T_14_9.lc_trk_g1_3 <X> T_14_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 150)  (737 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 150)  (740 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 150)  (742 150)  routing T_14_9.lc_trk_g1_1 <X> T_14_9.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 150)  (744 150)  LC_3 Logic Functioning bit
 (38 6)  (746 150)  (746 150)  LC_3 Logic Functioning bit
 (41 6)  (749 150)  (749 150)  LC_3 Logic Functioning bit
 (45 6)  (753 150)  (753 150)  LC_3 Logic Functioning bit
 (17 7)  (725 151)  (725 151)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (730 151)  (730 151)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (731 151)  (731 151)  routing T_14_9.sp4_h_l_11 <X> T_14_9.lc_trk_g1_6
 (24 7)  (732 151)  (732 151)  routing T_14_9.sp4_h_l_11 <X> T_14_9.lc_trk_g1_6
 (25 7)  (733 151)  (733 151)  routing T_14_9.sp4_h_l_11 <X> T_14_9.lc_trk_g1_6
 (26 7)  (734 151)  (734 151)  routing T_14_9.lc_trk_g3_2 <X> T_14_9.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 151)  (735 151)  routing T_14_9.lc_trk_g3_2 <X> T_14_9.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 151)  (736 151)  routing T_14_9.lc_trk_g3_2 <X> T_14_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 151)  (737 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 151)  (738 151)  routing T_14_9.lc_trk_g1_3 <X> T_14_9.wire_logic_cluster/lc_3/in_1
 (32 7)  (740 151)  (740 151)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (741 151)  (741 151)  routing T_14_9.lc_trk_g3_0 <X> T_14_9.input_2_3
 (34 7)  (742 151)  (742 151)  routing T_14_9.lc_trk_g3_0 <X> T_14_9.input_2_3
 (37 7)  (745 151)  (745 151)  LC_3 Logic Functioning bit
 (38 7)  (746 151)  (746 151)  LC_3 Logic Functioning bit
 (41 7)  (749 151)  (749 151)  LC_3 Logic Functioning bit
 (27 8)  (735 152)  (735 152)  routing T_14_9.lc_trk_g1_6 <X> T_14_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 152)  (737 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 152)  (738 152)  routing T_14_9.lc_trk_g1_6 <X> T_14_9.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 152)  (739 152)  routing T_14_9.lc_trk_g1_4 <X> T_14_9.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 152)  (740 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 152)  (742 152)  routing T_14_9.lc_trk_g1_4 <X> T_14_9.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 152)  (743 152)  routing T_14_9.lc_trk_g3_5 <X> T_14_9.input_2_4
 (36 8)  (744 152)  (744 152)  LC_4 Logic Functioning bit
 (37 8)  (745 152)  (745 152)  LC_4 Logic Functioning bit
 (39 8)  (747 152)  (747 152)  LC_4 Logic Functioning bit
 (43 8)  (751 152)  (751 152)  LC_4 Logic Functioning bit
 (45 8)  (753 152)  (753 152)  LC_4 Logic Functioning bit
 (47 8)  (755 152)  (755 152)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (29 9)  (737 153)  (737 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 153)  (738 153)  routing T_14_9.lc_trk_g1_6 <X> T_14_9.wire_logic_cluster/lc_4/in_1
 (32 9)  (740 153)  (740 153)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (741 153)  (741 153)  routing T_14_9.lc_trk_g3_5 <X> T_14_9.input_2_4
 (34 9)  (742 153)  (742 153)  routing T_14_9.lc_trk_g3_5 <X> T_14_9.input_2_4
 (36 9)  (744 153)  (744 153)  LC_4 Logic Functioning bit
 (37 9)  (745 153)  (745 153)  LC_4 Logic Functioning bit
 (38 9)  (746 153)  (746 153)  LC_4 Logic Functioning bit
 (39 9)  (747 153)  (747 153)  LC_4 Logic Functioning bit
 (14 10)  (722 154)  (722 154)  routing T_14_9.sp4_h_r_44 <X> T_14_9.lc_trk_g2_4
 (15 10)  (723 154)  (723 154)  routing T_14_9.sp4_h_l_24 <X> T_14_9.lc_trk_g2_5
 (16 10)  (724 154)  (724 154)  routing T_14_9.sp4_h_l_24 <X> T_14_9.lc_trk_g2_5
 (17 10)  (725 154)  (725 154)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (726 154)  (726 154)  routing T_14_9.sp4_h_l_24 <X> T_14_9.lc_trk_g2_5
 (26 10)  (734 154)  (734 154)  routing T_14_9.lc_trk_g1_6 <X> T_14_9.wire_logic_cluster/lc_5/in_0
 (29 10)  (737 154)  (737 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 154)  (739 154)  routing T_14_9.lc_trk_g1_5 <X> T_14_9.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 154)  (740 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 154)  (742 154)  routing T_14_9.lc_trk_g1_5 <X> T_14_9.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 154)  (743 154)  routing T_14_9.lc_trk_g3_4 <X> T_14_9.input_2_5
 (36 10)  (744 154)  (744 154)  LC_5 Logic Functioning bit
 (37 10)  (745 154)  (745 154)  LC_5 Logic Functioning bit
 (39 10)  (747 154)  (747 154)  LC_5 Logic Functioning bit
 (43 10)  (751 154)  (751 154)  LC_5 Logic Functioning bit
 (45 10)  (753 154)  (753 154)  LC_5 Logic Functioning bit
 (46 10)  (754 154)  (754 154)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (14 11)  (722 155)  (722 155)  routing T_14_9.sp4_h_r_44 <X> T_14_9.lc_trk_g2_4
 (15 11)  (723 155)  (723 155)  routing T_14_9.sp4_h_r_44 <X> T_14_9.lc_trk_g2_4
 (16 11)  (724 155)  (724 155)  routing T_14_9.sp4_h_r_44 <X> T_14_9.lc_trk_g2_4
 (17 11)  (725 155)  (725 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (26 11)  (734 155)  (734 155)  routing T_14_9.lc_trk_g1_6 <X> T_14_9.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 155)  (735 155)  routing T_14_9.lc_trk_g1_6 <X> T_14_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 155)  (737 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (740 155)  (740 155)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (741 155)  (741 155)  routing T_14_9.lc_trk_g3_4 <X> T_14_9.input_2_5
 (34 11)  (742 155)  (742 155)  routing T_14_9.lc_trk_g3_4 <X> T_14_9.input_2_5
 (36 11)  (744 155)  (744 155)  LC_5 Logic Functioning bit
 (37 11)  (745 155)  (745 155)  LC_5 Logic Functioning bit
 (38 11)  (746 155)  (746 155)  LC_5 Logic Functioning bit
 (39 11)  (747 155)  (747 155)  LC_5 Logic Functioning bit
 (21 12)  (729 156)  (729 156)  routing T_14_9.sp4_h_r_35 <X> T_14_9.lc_trk_g3_3
 (22 12)  (730 156)  (730 156)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (731 156)  (731 156)  routing T_14_9.sp4_h_r_35 <X> T_14_9.lc_trk_g3_3
 (24 12)  (732 156)  (732 156)  routing T_14_9.sp4_h_r_35 <X> T_14_9.lc_trk_g3_3
 (25 12)  (733 156)  (733 156)  routing T_14_9.sp4_v_t_23 <X> T_14_9.lc_trk_g3_2
 (14 13)  (722 157)  (722 157)  routing T_14_9.sp4_h_r_24 <X> T_14_9.lc_trk_g3_0
 (15 13)  (723 157)  (723 157)  routing T_14_9.sp4_h_r_24 <X> T_14_9.lc_trk_g3_0
 (16 13)  (724 157)  (724 157)  routing T_14_9.sp4_h_r_24 <X> T_14_9.lc_trk_g3_0
 (17 13)  (725 157)  (725 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 13)  (730 157)  (730 157)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (731 157)  (731 157)  routing T_14_9.sp4_v_t_23 <X> T_14_9.lc_trk_g3_2
 (25 13)  (733 157)  (733 157)  routing T_14_9.sp4_v_t_23 <X> T_14_9.lc_trk_g3_2
 (17 14)  (725 158)  (725 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (26 14)  (734 158)  (734 158)  routing T_14_9.lc_trk_g2_5 <X> T_14_9.wire_logic_cluster/lc_7/in_0
 (28 14)  (736 158)  (736 158)  routing T_14_9.lc_trk_g2_4 <X> T_14_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 158)  (737 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 158)  (738 158)  routing T_14_9.lc_trk_g2_4 <X> T_14_9.wire_logic_cluster/lc_7/in_1
 (36 14)  (744 158)  (744 158)  LC_7 Logic Functioning bit
 (38 14)  (746 158)  (746 158)  LC_7 Logic Functioning bit
 (41 14)  (749 158)  (749 158)  LC_7 Logic Functioning bit
 (43 14)  (751 158)  (751 158)  LC_7 Logic Functioning bit
 (46 14)  (754 158)  (754 158)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6

 (15 15)  (723 159)  (723 159)  routing T_14_9.sp4_v_t_33 <X> T_14_9.lc_trk_g3_4
 (16 15)  (724 159)  (724 159)  routing T_14_9.sp4_v_t_33 <X> T_14_9.lc_trk_g3_4
 (17 15)  (725 159)  (725 159)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (28 15)  (736 159)  (736 159)  routing T_14_9.lc_trk_g2_5 <X> T_14_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 159)  (737 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (32 15)  (740 159)  (740 159)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (742 159)  (742 159)  routing T_14_9.lc_trk_g1_0 <X> T_14_9.input_2_7
 (37 15)  (745 159)  (745 159)  LC_7 Logic Functioning bit
 (38 15)  (746 159)  (746 159)  LC_7 Logic Functioning bit
 (41 15)  (749 159)  (749 159)  LC_7 Logic Functioning bit
 (42 15)  (750 159)  (750 159)  LC_7 Logic Functioning bit


LogicTile_15_9

 (0 2)  (762 146)  (762 146)  routing T_15_9.glb_netwk_6 <X> T_15_9.wire_logic_cluster/lc_7/clk
 (1 2)  (763 146)  (763 146)  routing T_15_9.glb_netwk_6 <X> T_15_9.wire_logic_cluster/lc_7/clk
 (2 2)  (764 146)  (764 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (765 146)  (765 146)  routing T_15_9.sp12_v_t_23 <X> T_15_9.sp12_h_l_23
 (14 2)  (776 146)  (776 146)  routing T_15_9.sp4_h_l_1 <X> T_15_9.lc_trk_g0_4
 (28 2)  (790 146)  (790 146)  routing T_15_9.lc_trk_g2_4 <X> T_15_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 146)  (791 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 146)  (792 146)  routing T_15_9.lc_trk_g2_4 <X> T_15_9.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 146)  (794 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 146)  (795 146)  routing T_15_9.lc_trk_g3_1 <X> T_15_9.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 146)  (796 146)  routing T_15_9.lc_trk_g3_1 <X> T_15_9.wire_logic_cluster/lc_1/in_3
 (35 2)  (797 146)  (797 146)  routing T_15_9.lc_trk_g3_6 <X> T_15_9.input_2_1
 (36 2)  (798 146)  (798 146)  LC_1 Logic Functioning bit
 (37 2)  (799 146)  (799 146)  LC_1 Logic Functioning bit
 (39 2)  (801 146)  (801 146)  LC_1 Logic Functioning bit
 (43 2)  (805 146)  (805 146)  LC_1 Logic Functioning bit
 (45 2)  (807 146)  (807 146)  LC_1 Logic Functioning bit
 (46 2)  (808 146)  (808 146)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (8 3)  (770 147)  (770 147)  routing T_15_9.sp4_h_l_36 <X> T_15_9.sp4_v_t_36
 (15 3)  (777 147)  (777 147)  routing T_15_9.sp4_h_l_1 <X> T_15_9.lc_trk_g0_4
 (16 3)  (778 147)  (778 147)  routing T_15_9.sp4_h_l_1 <X> T_15_9.lc_trk_g0_4
 (17 3)  (779 147)  (779 147)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (26 3)  (788 147)  (788 147)  routing T_15_9.lc_trk_g2_3 <X> T_15_9.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 147)  (790 147)  routing T_15_9.lc_trk_g2_3 <X> T_15_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 147)  (791 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (794 147)  (794 147)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (795 147)  (795 147)  routing T_15_9.lc_trk_g3_6 <X> T_15_9.input_2_1
 (34 3)  (796 147)  (796 147)  routing T_15_9.lc_trk_g3_6 <X> T_15_9.input_2_1
 (35 3)  (797 147)  (797 147)  routing T_15_9.lc_trk_g3_6 <X> T_15_9.input_2_1
 (36 3)  (798 147)  (798 147)  LC_1 Logic Functioning bit
 (37 3)  (799 147)  (799 147)  LC_1 Logic Functioning bit
 (38 3)  (800 147)  (800 147)  LC_1 Logic Functioning bit
 (39 3)  (801 147)  (801 147)  LC_1 Logic Functioning bit
 (14 4)  (776 148)  (776 148)  routing T_15_9.sp4_h_r_8 <X> T_15_9.lc_trk_g1_0
 (17 4)  (779 148)  (779 148)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (27 4)  (789 148)  (789 148)  routing T_15_9.lc_trk_g3_4 <X> T_15_9.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 148)  (790 148)  routing T_15_9.lc_trk_g3_4 <X> T_15_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 148)  (791 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 148)  (792 148)  routing T_15_9.lc_trk_g3_4 <X> T_15_9.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 148)  (794 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 148)  (795 148)  routing T_15_9.lc_trk_g3_2 <X> T_15_9.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 148)  (796 148)  routing T_15_9.lc_trk_g3_2 <X> T_15_9.wire_logic_cluster/lc_2/in_3
 (35 4)  (797 148)  (797 148)  routing T_15_9.lc_trk_g3_7 <X> T_15_9.input_2_2
 (36 4)  (798 148)  (798 148)  LC_2 Logic Functioning bit
 (37 4)  (799 148)  (799 148)  LC_2 Logic Functioning bit
 (38 4)  (800 148)  (800 148)  LC_2 Logic Functioning bit
 (39 4)  (801 148)  (801 148)  LC_2 Logic Functioning bit
 (41 4)  (803 148)  (803 148)  LC_2 Logic Functioning bit
 (42 4)  (804 148)  (804 148)  LC_2 Logic Functioning bit
 (43 4)  (805 148)  (805 148)  LC_2 Logic Functioning bit
 (46 4)  (808 148)  (808 148)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (15 5)  (777 149)  (777 149)  routing T_15_9.sp4_h_r_8 <X> T_15_9.lc_trk_g1_0
 (16 5)  (778 149)  (778 149)  routing T_15_9.sp4_h_r_8 <X> T_15_9.lc_trk_g1_0
 (17 5)  (779 149)  (779 149)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (18 5)  (780 149)  (780 149)  routing T_15_9.sp4_r_v_b_25 <X> T_15_9.lc_trk_g1_1
 (26 5)  (788 149)  (788 149)  routing T_15_9.lc_trk_g2_2 <X> T_15_9.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 149)  (790 149)  routing T_15_9.lc_trk_g2_2 <X> T_15_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 149)  (791 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 149)  (793 149)  routing T_15_9.lc_trk_g3_2 <X> T_15_9.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 149)  (794 149)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (795 149)  (795 149)  routing T_15_9.lc_trk_g3_7 <X> T_15_9.input_2_2
 (34 5)  (796 149)  (796 149)  routing T_15_9.lc_trk_g3_7 <X> T_15_9.input_2_2
 (35 5)  (797 149)  (797 149)  routing T_15_9.lc_trk_g3_7 <X> T_15_9.input_2_2
 (36 5)  (798 149)  (798 149)  LC_2 Logic Functioning bit
 (37 5)  (799 149)  (799 149)  LC_2 Logic Functioning bit
 (38 5)  (800 149)  (800 149)  LC_2 Logic Functioning bit
 (39 5)  (801 149)  (801 149)  LC_2 Logic Functioning bit
 (40 5)  (802 149)  (802 149)  LC_2 Logic Functioning bit
 (41 5)  (803 149)  (803 149)  LC_2 Logic Functioning bit
 (42 5)  (804 149)  (804 149)  LC_2 Logic Functioning bit
 (43 5)  (805 149)  (805 149)  LC_2 Logic Functioning bit
 (8 6)  (770 150)  (770 150)  routing T_15_9.sp4_v_t_41 <X> T_15_9.sp4_h_l_41
 (9 6)  (771 150)  (771 150)  routing T_15_9.sp4_v_t_41 <X> T_15_9.sp4_h_l_41
 (14 6)  (776 150)  (776 150)  routing T_15_9.lft_op_4 <X> T_15_9.lc_trk_g1_4
 (27 6)  (789 150)  (789 150)  routing T_15_9.lc_trk_g3_1 <X> T_15_9.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 150)  (790 150)  routing T_15_9.lc_trk_g3_1 <X> T_15_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 150)  (791 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 150)  (794 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 150)  (796 150)  routing T_15_9.lc_trk_g1_1 <X> T_15_9.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 150)  (798 150)  LC_3 Logic Functioning bit
 (38 6)  (800 150)  (800 150)  LC_3 Logic Functioning bit
 (41 6)  (803 150)  (803 150)  LC_3 Logic Functioning bit
 (43 6)  (805 150)  (805 150)  LC_3 Logic Functioning bit
 (15 7)  (777 151)  (777 151)  routing T_15_9.lft_op_4 <X> T_15_9.lc_trk_g1_4
 (17 7)  (779 151)  (779 151)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (27 7)  (789 151)  (789 151)  routing T_15_9.lc_trk_g1_0 <X> T_15_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 151)  (791 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (37 7)  (799 151)  (799 151)  LC_3 Logic Functioning bit
 (39 7)  (801 151)  (801 151)  LC_3 Logic Functioning bit
 (41 7)  (803 151)  (803 151)  LC_3 Logic Functioning bit
 (43 7)  (805 151)  (805 151)  LC_3 Logic Functioning bit
 (21 8)  (783 152)  (783 152)  routing T_15_9.sp12_v_t_0 <X> T_15_9.lc_trk_g2_3
 (22 8)  (784 152)  (784 152)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (786 152)  (786 152)  routing T_15_9.sp12_v_t_0 <X> T_15_9.lc_trk_g2_3
 (25 8)  (787 152)  (787 152)  routing T_15_9.rgt_op_2 <X> T_15_9.lc_trk_g2_2
 (27 8)  (789 152)  (789 152)  routing T_15_9.lc_trk_g1_4 <X> T_15_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 152)  (791 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 152)  (792 152)  routing T_15_9.lc_trk_g1_4 <X> T_15_9.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 152)  (793 152)  routing T_15_9.lc_trk_g2_5 <X> T_15_9.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 152)  (794 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 152)  (795 152)  routing T_15_9.lc_trk_g2_5 <X> T_15_9.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 152)  (798 152)  LC_4 Logic Functioning bit
 (37 8)  (799 152)  (799 152)  LC_4 Logic Functioning bit
 (41 8)  (803 152)  (803 152)  LC_4 Logic Functioning bit
 (43 8)  (805 152)  (805 152)  LC_4 Logic Functioning bit
 (50 8)  (812 152)  (812 152)  Cascade bit: LH_LC04_inmux02_5

 (11 9)  (773 153)  (773 153)  routing T_15_9.sp4_h_l_45 <X> T_15_9.sp4_h_r_8
 (21 9)  (783 153)  (783 153)  routing T_15_9.sp12_v_t_0 <X> T_15_9.lc_trk_g2_3
 (22 9)  (784 153)  (784 153)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (786 153)  (786 153)  routing T_15_9.rgt_op_2 <X> T_15_9.lc_trk_g2_2
 (36 9)  (798 153)  (798 153)  LC_4 Logic Functioning bit
 (37 9)  (799 153)  (799 153)  LC_4 Logic Functioning bit
 (41 9)  (803 153)  (803 153)  LC_4 Logic Functioning bit
 (43 9)  (805 153)  (805 153)  LC_4 Logic Functioning bit
 (17 10)  (779 154)  (779 154)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (783 154)  (783 154)  routing T_15_9.sp4_v_t_26 <X> T_15_9.lc_trk_g2_7
 (22 10)  (784 154)  (784 154)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (785 154)  (785 154)  routing T_15_9.sp4_v_t_26 <X> T_15_9.lc_trk_g2_7
 (25 10)  (787 154)  (787 154)  routing T_15_9.wire_logic_cluster/lc_6/out <X> T_15_9.lc_trk_g2_6
 (29 10)  (791 154)  (791 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 154)  (792 154)  routing T_15_9.lc_trk_g0_4 <X> T_15_9.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 154)  (793 154)  routing T_15_9.lc_trk_g3_5 <X> T_15_9.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 154)  (794 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 154)  (795 154)  routing T_15_9.lc_trk_g3_5 <X> T_15_9.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 154)  (796 154)  routing T_15_9.lc_trk_g3_5 <X> T_15_9.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 154)  (798 154)  LC_5 Logic Functioning bit
 (38 10)  (800 154)  (800 154)  LC_5 Logic Functioning bit
 (42 10)  (804 154)  (804 154)  LC_5 Logic Functioning bit
 (43 10)  (805 154)  (805 154)  LC_5 Logic Functioning bit
 (50 10)  (812 154)  (812 154)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (776 155)  (776 155)  routing T_15_9.sp4_r_v_b_36 <X> T_15_9.lc_trk_g2_4
 (17 11)  (779 155)  (779 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (780 155)  (780 155)  routing T_15_9.sp4_r_v_b_37 <X> T_15_9.lc_trk_g2_5
 (21 11)  (783 155)  (783 155)  routing T_15_9.sp4_v_t_26 <X> T_15_9.lc_trk_g2_7
 (22 11)  (784 155)  (784 155)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (36 11)  (798 155)  (798 155)  LC_5 Logic Functioning bit
 (38 11)  (800 155)  (800 155)  LC_5 Logic Functioning bit
 (42 11)  (804 155)  (804 155)  LC_5 Logic Functioning bit
 (43 11)  (805 155)  (805 155)  LC_5 Logic Functioning bit
 (53 11)  (815 155)  (815 155)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (17 12)  (779 156)  (779 156)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 156)  (780 156)  routing T_15_9.wire_logic_cluster/lc_1/out <X> T_15_9.lc_trk_g3_1
 (26 12)  (788 156)  (788 156)  routing T_15_9.lc_trk_g2_4 <X> T_15_9.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 156)  (789 156)  routing T_15_9.lc_trk_g3_6 <X> T_15_9.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 156)  (790 156)  routing T_15_9.lc_trk_g3_6 <X> T_15_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 156)  (791 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 156)  (792 156)  routing T_15_9.lc_trk_g3_6 <X> T_15_9.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 156)  (793 156)  routing T_15_9.lc_trk_g2_7 <X> T_15_9.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 156)  (794 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 156)  (795 156)  routing T_15_9.lc_trk_g2_7 <X> T_15_9.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 156)  (797 156)  routing T_15_9.lc_trk_g2_6 <X> T_15_9.input_2_6
 (36 12)  (798 156)  (798 156)  LC_6 Logic Functioning bit
 (38 12)  (800 156)  (800 156)  LC_6 Logic Functioning bit
 (42 12)  (804 156)  (804 156)  LC_6 Logic Functioning bit
 (43 12)  (805 156)  (805 156)  LC_6 Logic Functioning bit
 (45 12)  (807 156)  (807 156)  LC_6 Logic Functioning bit
 (51 12)  (813 156)  (813 156)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (784 157)  (784 157)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (786 157)  (786 157)  routing T_15_9.tnr_op_2 <X> T_15_9.lc_trk_g3_2
 (28 13)  (790 157)  (790 157)  routing T_15_9.lc_trk_g2_4 <X> T_15_9.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 157)  (791 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 157)  (792 157)  routing T_15_9.lc_trk_g3_6 <X> T_15_9.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 157)  (793 157)  routing T_15_9.lc_trk_g2_7 <X> T_15_9.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 157)  (794 157)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (795 157)  (795 157)  routing T_15_9.lc_trk_g2_6 <X> T_15_9.input_2_6
 (35 13)  (797 157)  (797 157)  routing T_15_9.lc_trk_g2_6 <X> T_15_9.input_2_6
 (42 13)  (804 157)  (804 157)  LC_6 Logic Functioning bit
 (43 13)  (805 157)  (805 157)  LC_6 Logic Functioning bit
 (9 14)  (771 158)  (771 158)  routing T_15_9.sp4_h_r_7 <X> T_15_9.sp4_h_l_47
 (10 14)  (772 158)  (772 158)  routing T_15_9.sp4_h_r_7 <X> T_15_9.sp4_h_l_47
 (15 14)  (777 158)  (777 158)  routing T_15_9.sp4_h_l_16 <X> T_15_9.lc_trk_g3_5
 (16 14)  (778 158)  (778 158)  routing T_15_9.sp4_h_l_16 <X> T_15_9.lc_trk_g3_5
 (17 14)  (779 158)  (779 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (21 14)  (783 158)  (783 158)  routing T_15_9.rgt_op_7 <X> T_15_9.lc_trk_g3_7
 (22 14)  (784 158)  (784 158)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (786 158)  (786 158)  routing T_15_9.rgt_op_7 <X> T_15_9.lc_trk_g3_7
 (25 14)  (787 158)  (787 158)  routing T_15_9.sp4_v_b_38 <X> T_15_9.lc_trk_g3_6
 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6

 (15 15)  (777 159)  (777 159)  routing T_15_9.tnr_op_4 <X> T_15_9.lc_trk_g3_4
 (17 15)  (779 159)  (779 159)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (18 15)  (780 159)  (780 159)  routing T_15_9.sp4_h_l_16 <X> T_15_9.lc_trk_g3_5
 (22 15)  (784 159)  (784 159)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (785 159)  (785 159)  routing T_15_9.sp4_v_b_38 <X> T_15_9.lc_trk_g3_6
 (25 15)  (787 159)  (787 159)  routing T_15_9.sp4_v_b_38 <X> T_15_9.lc_trk_g3_6


LogicTile_16_9

 (0 0)  (816 144)  (816 144)  Negative Clock bit

 (25 0)  (841 144)  (841 144)  routing T_16_9.wire_logic_cluster/lc_2/out <X> T_16_9.lc_trk_g0_2
 (27 0)  (843 144)  (843 144)  routing T_16_9.lc_trk_g3_0 <X> T_16_9.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 144)  (844 144)  routing T_16_9.lc_trk_g3_0 <X> T_16_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 144)  (845 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 144)  (848 144)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (852 144)  (852 144)  LC_0 Logic Functioning bit
 (39 0)  (855 144)  (855 144)  LC_0 Logic Functioning bit
 (41 0)  (857 144)  (857 144)  LC_0 Logic Functioning bit
 (42 0)  (858 144)  (858 144)  LC_0 Logic Functioning bit
 (44 0)  (860 144)  (860 144)  LC_0 Logic Functioning bit
 (45 0)  (861 144)  (861 144)  LC_0 Logic Functioning bit
 (22 1)  (838 145)  (838 145)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (36 1)  (852 145)  (852 145)  LC_0 Logic Functioning bit
 (39 1)  (855 145)  (855 145)  LC_0 Logic Functioning bit
 (41 1)  (857 145)  (857 145)  LC_0 Logic Functioning bit
 (42 1)  (858 145)  (858 145)  LC_0 Logic Functioning bit
 (50 1)  (866 145)  (866 145)  Carry_In_Mux bit 

 (0 2)  (816 146)  (816 146)  routing T_16_9.glb_netwk_3 <X> T_16_9.wire_logic_cluster/lc_7/clk
 (2 2)  (818 146)  (818 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (830 146)  (830 146)  routing T_16_9.wire_logic_cluster/lc_4/out <X> T_16_9.lc_trk_g0_4
 (15 2)  (831 146)  (831 146)  routing T_16_9.sp4_h_r_13 <X> T_16_9.lc_trk_g0_5
 (16 2)  (832 146)  (832 146)  routing T_16_9.sp4_h_r_13 <X> T_16_9.lc_trk_g0_5
 (17 2)  (833 146)  (833 146)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (834 146)  (834 146)  routing T_16_9.sp4_h_r_13 <X> T_16_9.lc_trk_g0_5
 (27 2)  (843 146)  (843 146)  routing T_16_9.lc_trk_g3_1 <X> T_16_9.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 146)  (844 146)  routing T_16_9.lc_trk_g3_1 <X> T_16_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 146)  (845 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 146)  (848 146)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (851 146)  (851 146)  routing T_16_9.lc_trk_g0_5 <X> T_16_9.input_2_1
 (36 2)  (852 146)  (852 146)  LC_1 Logic Functioning bit
 (39 2)  (855 146)  (855 146)  LC_1 Logic Functioning bit
 (41 2)  (857 146)  (857 146)  LC_1 Logic Functioning bit
 (42 2)  (858 146)  (858 146)  LC_1 Logic Functioning bit
 (44 2)  (860 146)  (860 146)  LC_1 Logic Functioning bit
 (45 2)  (861 146)  (861 146)  LC_1 Logic Functioning bit
 (0 3)  (816 147)  (816 147)  routing T_16_9.glb_netwk_3 <X> T_16_9.wire_logic_cluster/lc_7/clk
 (17 3)  (833 147)  (833 147)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (32 3)  (848 147)  (848 147)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (852 147)  (852 147)  LC_1 Logic Functioning bit
 (39 3)  (855 147)  (855 147)  LC_1 Logic Functioning bit
 (41 3)  (857 147)  (857 147)  LC_1 Logic Functioning bit
 (42 3)  (858 147)  (858 147)  LC_1 Logic Functioning bit
 (0 4)  (816 148)  (816 148)  routing T_16_9.lc_trk_g3_3 <X> T_16_9.wire_logic_cluster/lc_7/cen
 (1 4)  (817 148)  (817 148)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (837 148)  (837 148)  routing T_16_9.wire_logic_cluster/lc_3/out <X> T_16_9.lc_trk_g1_3
 (22 4)  (838 148)  (838 148)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (845 148)  (845 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 148)  (846 148)  routing T_16_9.lc_trk_g0_5 <X> T_16_9.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 148)  (848 148)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (852 148)  (852 148)  LC_2 Logic Functioning bit
 (39 4)  (855 148)  (855 148)  LC_2 Logic Functioning bit
 (41 4)  (857 148)  (857 148)  LC_2 Logic Functioning bit
 (42 4)  (858 148)  (858 148)  LC_2 Logic Functioning bit
 (44 4)  (860 148)  (860 148)  LC_2 Logic Functioning bit
 (45 4)  (861 148)  (861 148)  LC_2 Logic Functioning bit
 (0 5)  (816 149)  (816 149)  routing T_16_9.lc_trk_g3_3 <X> T_16_9.wire_logic_cluster/lc_7/cen
 (1 5)  (817 149)  (817 149)  routing T_16_9.lc_trk_g3_3 <X> T_16_9.wire_logic_cluster/lc_7/cen
 (32 5)  (848 149)  (848 149)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (851 149)  (851 149)  routing T_16_9.lc_trk_g0_2 <X> T_16_9.input_2_2
 (36 5)  (852 149)  (852 149)  LC_2 Logic Functioning bit
 (39 5)  (855 149)  (855 149)  LC_2 Logic Functioning bit
 (41 5)  (857 149)  (857 149)  LC_2 Logic Functioning bit
 (42 5)  (858 149)  (858 149)  LC_2 Logic Functioning bit
 (8 6)  (824 150)  (824 150)  routing T_16_9.sp4_v_t_41 <X> T_16_9.sp4_h_l_41
 (9 6)  (825 150)  (825 150)  routing T_16_9.sp4_v_t_41 <X> T_16_9.sp4_h_l_41
 (17 6)  (833 150)  (833 150)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (834 150)  (834 150)  routing T_16_9.wire_logic_cluster/lc_5/out <X> T_16_9.lc_trk_g1_5
 (27 6)  (843 150)  (843 150)  routing T_16_9.lc_trk_g1_3 <X> T_16_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 150)  (845 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 150)  (848 150)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (851 150)  (851 150)  routing T_16_9.lc_trk_g0_5 <X> T_16_9.input_2_3
 (36 6)  (852 150)  (852 150)  LC_3 Logic Functioning bit
 (39 6)  (855 150)  (855 150)  LC_3 Logic Functioning bit
 (41 6)  (857 150)  (857 150)  LC_3 Logic Functioning bit
 (42 6)  (858 150)  (858 150)  LC_3 Logic Functioning bit
 (44 6)  (860 150)  (860 150)  LC_3 Logic Functioning bit
 (45 6)  (861 150)  (861 150)  LC_3 Logic Functioning bit
 (30 7)  (846 151)  (846 151)  routing T_16_9.lc_trk_g1_3 <X> T_16_9.wire_logic_cluster/lc_3/in_1
 (32 7)  (848 151)  (848 151)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (852 151)  (852 151)  LC_3 Logic Functioning bit
 (39 7)  (855 151)  (855 151)  LC_3 Logic Functioning bit
 (41 7)  (857 151)  (857 151)  LC_3 Logic Functioning bit
 (42 7)  (858 151)  (858 151)  LC_3 Logic Functioning bit
 (44 7)  (860 151)  (860 151)  LC_3 Logic Functioning bit
 (29 8)  (845 152)  (845 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 152)  (846 152)  routing T_16_9.lc_trk_g0_5 <X> T_16_9.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 152)  (848 152)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (851 152)  (851 152)  routing T_16_9.lc_trk_g0_4 <X> T_16_9.input_2_4
 (36 8)  (852 152)  (852 152)  LC_4 Logic Functioning bit
 (39 8)  (855 152)  (855 152)  LC_4 Logic Functioning bit
 (41 8)  (857 152)  (857 152)  LC_4 Logic Functioning bit
 (42 8)  (858 152)  (858 152)  LC_4 Logic Functioning bit
 (44 8)  (860 152)  (860 152)  LC_4 Logic Functioning bit
 (45 8)  (861 152)  (861 152)  LC_4 Logic Functioning bit
 (32 9)  (848 153)  (848 153)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (852 153)  (852 153)  LC_4 Logic Functioning bit
 (39 9)  (855 153)  (855 153)  LC_4 Logic Functioning bit
 (41 9)  (857 153)  (857 153)  LC_4 Logic Functioning bit
 (42 9)  (858 153)  (858 153)  LC_4 Logic Functioning bit
 (7 10)  (823 154)  (823 154)  Column buffer control bit: LH_colbuf_cntl_3

 (14 10)  (830 154)  (830 154)  routing T_16_9.sp4_h_r_36 <X> T_16_9.lc_trk_g2_4
 (25 10)  (841 154)  (841 154)  routing T_16_9.wire_logic_cluster/lc_6/out <X> T_16_9.lc_trk_g2_6
 (27 10)  (843 154)  (843 154)  routing T_16_9.lc_trk_g1_5 <X> T_16_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 154)  (845 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 154)  (846 154)  routing T_16_9.lc_trk_g1_5 <X> T_16_9.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 154)  (848 154)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (851 154)  (851 154)  routing T_16_9.lc_trk_g0_5 <X> T_16_9.input_2_5
 (36 10)  (852 154)  (852 154)  LC_5 Logic Functioning bit
 (39 10)  (855 154)  (855 154)  LC_5 Logic Functioning bit
 (41 10)  (857 154)  (857 154)  LC_5 Logic Functioning bit
 (42 10)  (858 154)  (858 154)  LC_5 Logic Functioning bit
 (44 10)  (860 154)  (860 154)  LC_5 Logic Functioning bit
 (45 10)  (861 154)  (861 154)  LC_5 Logic Functioning bit
 (15 11)  (831 155)  (831 155)  routing T_16_9.sp4_h_r_36 <X> T_16_9.lc_trk_g2_4
 (16 11)  (832 155)  (832 155)  routing T_16_9.sp4_h_r_36 <X> T_16_9.lc_trk_g2_4
 (17 11)  (833 155)  (833 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (838 155)  (838 155)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (32 11)  (848 155)  (848 155)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (852 155)  (852 155)  LC_5 Logic Functioning bit
 (39 11)  (855 155)  (855 155)  LC_5 Logic Functioning bit
 (41 11)  (857 155)  (857 155)  LC_5 Logic Functioning bit
 (42 11)  (858 155)  (858 155)  LC_5 Logic Functioning bit
 (14 12)  (830 156)  (830 156)  routing T_16_9.wire_logic_cluster/lc_0/out <X> T_16_9.lc_trk_g3_0
 (17 12)  (833 156)  (833 156)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 156)  (834 156)  routing T_16_9.wire_logic_cluster/lc_1/out <X> T_16_9.lc_trk_g3_1
 (22 12)  (838 156)  (838 156)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (29 12)  (845 156)  (845 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 156)  (846 156)  routing T_16_9.lc_trk_g0_5 <X> T_16_9.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 156)  (848 156)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (851 156)  (851 156)  routing T_16_9.lc_trk_g2_6 <X> T_16_9.input_2_6
 (36 12)  (852 156)  (852 156)  LC_6 Logic Functioning bit
 (39 12)  (855 156)  (855 156)  LC_6 Logic Functioning bit
 (41 12)  (857 156)  (857 156)  LC_6 Logic Functioning bit
 (42 12)  (858 156)  (858 156)  LC_6 Logic Functioning bit
 (44 12)  (860 156)  (860 156)  LC_6 Logic Functioning bit
 (45 12)  (861 156)  (861 156)  LC_6 Logic Functioning bit
 (17 13)  (833 157)  (833 157)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (32 13)  (848 157)  (848 157)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (849 157)  (849 157)  routing T_16_9.lc_trk_g2_6 <X> T_16_9.input_2_6
 (35 13)  (851 157)  (851 157)  routing T_16_9.lc_trk_g2_6 <X> T_16_9.input_2_6
 (36 13)  (852 157)  (852 157)  LC_6 Logic Functioning bit
 (39 13)  (855 157)  (855 157)  LC_6 Logic Functioning bit
 (41 13)  (857 157)  (857 157)  LC_6 Logic Functioning bit
 (42 13)  (858 157)  (858 157)  LC_6 Logic Functioning bit
 (0 14)  (816 158)  (816 158)  routing T_16_9.lc_trk_g2_4 <X> T_16_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 158)  (817 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (824 158)  (824 158)  routing T_16_9.sp4_v_t_41 <X> T_16_9.sp4_h_l_47
 (9 14)  (825 158)  (825 158)  routing T_16_9.sp4_v_t_41 <X> T_16_9.sp4_h_l_47
 (10 14)  (826 158)  (826 158)  routing T_16_9.sp4_v_t_41 <X> T_16_9.sp4_h_l_47
 (11 14)  (827 158)  (827 158)  routing T_16_9.sp4_h_l_43 <X> T_16_9.sp4_v_t_46
 (21 14)  (837 158)  (837 158)  routing T_16_9.wire_logic_cluster/lc_7/out <X> T_16_9.lc_trk_g3_7
 (22 14)  (838 158)  (838 158)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (843 158)  (843 158)  routing T_16_9.lc_trk_g3_7 <X> T_16_9.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 158)  (844 158)  routing T_16_9.lc_trk_g3_7 <X> T_16_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 158)  (845 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 158)  (846 158)  routing T_16_9.lc_trk_g3_7 <X> T_16_9.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 158)  (848 158)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (851 158)  (851 158)  routing T_16_9.lc_trk_g0_5 <X> T_16_9.input_2_7
 (36 14)  (852 158)  (852 158)  LC_7 Logic Functioning bit
 (39 14)  (855 158)  (855 158)  LC_7 Logic Functioning bit
 (41 14)  (857 158)  (857 158)  LC_7 Logic Functioning bit
 (42 14)  (858 158)  (858 158)  LC_7 Logic Functioning bit
 (44 14)  (860 158)  (860 158)  LC_7 Logic Functioning bit
 (45 14)  (861 158)  (861 158)  LC_7 Logic Functioning bit
 (1 15)  (817 159)  (817 159)  routing T_16_9.lc_trk_g2_4 <X> T_16_9.wire_logic_cluster/lc_7/s_r
 (7 15)  (823 159)  (823 159)  Column buffer control bit: LH_colbuf_cntl_6

 (30 15)  (846 159)  (846 159)  routing T_16_9.lc_trk_g3_7 <X> T_16_9.wire_logic_cluster/lc_7/in_1
 (32 15)  (848 159)  (848 159)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (852 159)  (852 159)  LC_7 Logic Functioning bit
 (39 15)  (855 159)  (855 159)  LC_7 Logic Functioning bit
 (41 15)  (857 159)  (857 159)  LC_7 Logic Functioning bit
 (42 15)  (858 159)  (858 159)  LC_7 Logic Functioning bit


LogicTile_17_9

 (0 0)  (874 144)  (874 144)  Negative Clock bit

 (14 0)  (888 144)  (888 144)  routing T_17_9.lft_op_0 <X> T_17_9.lc_trk_g0_0
 (15 0)  (889 144)  (889 144)  routing T_17_9.top_op_1 <X> T_17_9.lc_trk_g0_1
 (17 0)  (891 144)  (891 144)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (895 144)  (895 144)  routing T_17_9.lft_op_3 <X> T_17_9.lc_trk_g0_3
 (22 0)  (896 144)  (896 144)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (898 144)  (898 144)  routing T_17_9.lft_op_3 <X> T_17_9.lc_trk_g0_3
 (26 0)  (900 144)  (900 144)  routing T_17_9.lc_trk_g3_5 <X> T_17_9.wire_logic_cluster/lc_0/in_0
 (29 0)  (903 144)  (903 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 144)  (906 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 144)  (907 144)  routing T_17_9.lc_trk_g3_0 <X> T_17_9.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 144)  (908 144)  routing T_17_9.lc_trk_g3_0 <X> T_17_9.wire_logic_cluster/lc_0/in_3
 (35 0)  (909 144)  (909 144)  routing T_17_9.lc_trk_g1_5 <X> T_17_9.input_2_0
 (36 0)  (910 144)  (910 144)  LC_0 Logic Functioning bit
 (37 0)  (911 144)  (911 144)  LC_0 Logic Functioning bit
 (38 0)  (912 144)  (912 144)  LC_0 Logic Functioning bit
 (39 0)  (913 144)  (913 144)  LC_0 Logic Functioning bit
 (41 0)  (915 144)  (915 144)  LC_0 Logic Functioning bit
 (42 0)  (916 144)  (916 144)  LC_0 Logic Functioning bit
 (43 0)  (917 144)  (917 144)  LC_0 Logic Functioning bit
 (15 1)  (889 145)  (889 145)  routing T_17_9.lft_op_0 <X> T_17_9.lc_trk_g0_0
 (17 1)  (891 145)  (891 145)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (18 1)  (892 145)  (892 145)  routing T_17_9.top_op_1 <X> T_17_9.lc_trk_g0_1
 (27 1)  (901 145)  (901 145)  routing T_17_9.lc_trk_g3_5 <X> T_17_9.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 145)  (902 145)  routing T_17_9.lc_trk_g3_5 <X> T_17_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 145)  (903 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 145)  (904 145)  routing T_17_9.lc_trk_g0_3 <X> T_17_9.wire_logic_cluster/lc_0/in_1
 (32 1)  (906 145)  (906 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (908 145)  (908 145)  routing T_17_9.lc_trk_g1_5 <X> T_17_9.input_2_0
 (36 1)  (910 145)  (910 145)  LC_0 Logic Functioning bit
 (37 1)  (911 145)  (911 145)  LC_0 Logic Functioning bit
 (38 1)  (912 145)  (912 145)  LC_0 Logic Functioning bit
 (39 1)  (913 145)  (913 145)  LC_0 Logic Functioning bit
 (40 1)  (914 145)  (914 145)  LC_0 Logic Functioning bit
 (41 1)  (915 145)  (915 145)  LC_0 Logic Functioning bit
 (42 1)  (916 145)  (916 145)  LC_0 Logic Functioning bit
 (43 1)  (917 145)  (917 145)  LC_0 Logic Functioning bit
 (0 2)  (874 146)  (874 146)  routing T_17_9.glb_netwk_3 <X> T_17_9.wire_logic_cluster/lc_7/clk
 (2 2)  (876 146)  (876 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (882 146)  (882 146)  routing T_17_9.sp4_v_t_36 <X> T_17_9.sp4_h_l_36
 (9 2)  (883 146)  (883 146)  routing T_17_9.sp4_v_t_36 <X> T_17_9.sp4_h_l_36
 (11 2)  (885 146)  (885 146)  routing T_17_9.sp4_h_r_8 <X> T_17_9.sp4_v_t_39
 (13 2)  (887 146)  (887 146)  routing T_17_9.sp4_h_r_8 <X> T_17_9.sp4_v_t_39
 (26 2)  (900 146)  (900 146)  routing T_17_9.lc_trk_g3_4 <X> T_17_9.wire_logic_cluster/lc_1/in_0
 (28 2)  (902 146)  (902 146)  routing T_17_9.lc_trk_g2_4 <X> T_17_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 146)  (903 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 146)  (904 146)  routing T_17_9.lc_trk_g2_4 <X> T_17_9.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 146)  (906 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 146)  (908 146)  routing T_17_9.lc_trk_g1_3 <X> T_17_9.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 146)  (910 146)  LC_1 Logic Functioning bit
 (37 2)  (911 146)  (911 146)  LC_1 Logic Functioning bit
 (38 2)  (912 146)  (912 146)  LC_1 Logic Functioning bit
 (39 2)  (913 146)  (913 146)  LC_1 Logic Functioning bit
 (41 2)  (915 146)  (915 146)  LC_1 Logic Functioning bit
 (42 2)  (916 146)  (916 146)  LC_1 Logic Functioning bit
 (43 2)  (917 146)  (917 146)  LC_1 Logic Functioning bit
 (50 2)  (924 146)  (924 146)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (874 147)  (874 147)  routing T_17_9.glb_netwk_3 <X> T_17_9.wire_logic_cluster/lc_7/clk
 (12 3)  (886 147)  (886 147)  routing T_17_9.sp4_h_r_8 <X> T_17_9.sp4_v_t_39
 (27 3)  (901 147)  (901 147)  routing T_17_9.lc_trk_g3_4 <X> T_17_9.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 147)  (902 147)  routing T_17_9.lc_trk_g3_4 <X> T_17_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 147)  (903 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 147)  (905 147)  routing T_17_9.lc_trk_g1_3 <X> T_17_9.wire_logic_cluster/lc_1/in_3
 (36 3)  (910 147)  (910 147)  LC_1 Logic Functioning bit
 (37 3)  (911 147)  (911 147)  LC_1 Logic Functioning bit
 (38 3)  (912 147)  (912 147)  LC_1 Logic Functioning bit
 (39 3)  (913 147)  (913 147)  LC_1 Logic Functioning bit
 (40 3)  (914 147)  (914 147)  LC_1 Logic Functioning bit
 (41 3)  (915 147)  (915 147)  LC_1 Logic Functioning bit
 (42 3)  (916 147)  (916 147)  LC_1 Logic Functioning bit
 (43 3)  (917 147)  (917 147)  LC_1 Logic Functioning bit
 (15 4)  (889 148)  (889 148)  routing T_17_9.lft_op_1 <X> T_17_9.lc_trk_g1_1
 (17 4)  (891 148)  (891 148)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (892 148)  (892 148)  routing T_17_9.lft_op_1 <X> T_17_9.lc_trk_g1_1
 (21 4)  (895 148)  (895 148)  routing T_17_9.wire_logic_cluster/lc_3/out <X> T_17_9.lc_trk_g1_3
 (22 4)  (896 148)  (896 148)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (903 148)  (903 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 148)  (906 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 148)  (907 148)  routing T_17_9.lc_trk_g3_2 <X> T_17_9.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 148)  (908 148)  routing T_17_9.lc_trk_g3_2 <X> T_17_9.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 148)  (910 148)  LC_2 Logic Functioning bit
 (37 4)  (911 148)  (911 148)  LC_2 Logic Functioning bit
 (39 4)  (913 148)  (913 148)  LC_2 Logic Functioning bit
 (40 4)  (914 148)  (914 148)  LC_2 Logic Functioning bit
 (42 4)  (916 148)  (916 148)  LC_2 Logic Functioning bit
 (43 4)  (917 148)  (917 148)  LC_2 Logic Functioning bit
 (45 4)  (919 148)  (919 148)  LC_2 Logic Functioning bit
 (50 4)  (924 148)  (924 148)  Cascade bit: LH_LC02_inmux02_5

 (3 5)  (877 149)  (877 149)  routing T_17_9.sp12_h_l_23 <X> T_17_9.sp12_h_r_0
 (26 5)  (900 149)  (900 149)  routing T_17_9.lc_trk_g2_2 <X> T_17_9.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 149)  (902 149)  routing T_17_9.lc_trk_g2_2 <X> T_17_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 149)  (903 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 149)  (905 149)  routing T_17_9.lc_trk_g3_2 <X> T_17_9.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 149)  (910 149)  LC_2 Logic Functioning bit
 (37 5)  (911 149)  (911 149)  LC_2 Logic Functioning bit
 (38 5)  (912 149)  (912 149)  LC_2 Logic Functioning bit
 (39 5)  (913 149)  (913 149)  LC_2 Logic Functioning bit
 (41 5)  (915 149)  (915 149)  LC_2 Logic Functioning bit
 (43 5)  (917 149)  (917 149)  LC_2 Logic Functioning bit
 (48 5)  (922 149)  (922 149)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (888 150)  (888 150)  routing T_17_9.lft_op_4 <X> T_17_9.lc_trk_g1_4
 (15 6)  (889 150)  (889 150)  routing T_17_9.lft_op_5 <X> T_17_9.lc_trk_g1_5
 (17 6)  (891 150)  (891 150)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (892 150)  (892 150)  routing T_17_9.lft_op_5 <X> T_17_9.lc_trk_g1_5
 (25 6)  (899 150)  (899 150)  routing T_17_9.lft_op_6 <X> T_17_9.lc_trk_g1_6
 (26 6)  (900 150)  (900 150)  routing T_17_9.lc_trk_g1_6 <X> T_17_9.wire_logic_cluster/lc_3/in_0
 (29 6)  (903 150)  (903 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 150)  (906 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 150)  (908 150)  routing T_17_9.lc_trk_g1_1 <X> T_17_9.wire_logic_cluster/lc_3/in_3
 (35 6)  (909 150)  (909 150)  routing T_17_9.lc_trk_g1_4 <X> T_17_9.input_2_3
 (36 6)  (910 150)  (910 150)  LC_3 Logic Functioning bit
 (37 6)  (911 150)  (911 150)  LC_3 Logic Functioning bit
 (38 6)  (912 150)  (912 150)  LC_3 Logic Functioning bit
 (40 6)  (914 150)  (914 150)  LC_3 Logic Functioning bit
 (41 6)  (915 150)  (915 150)  LC_3 Logic Functioning bit
 (42 6)  (916 150)  (916 150)  LC_3 Logic Functioning bit
 (43 6)  (917 150)  (917 150)  LC_3 Logic Functioning bit
 (15 7)  (889 151)  (889 151)  routing T_17_9.lft_op_4 <X> T_17_9.lc_trk_g1_4
 (17 7)  (891 151)  (891 151)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (896 151)  (896 151)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (898 151)  (898 151)  routing T_17_9.lft_op_6 <X> T_17_9.lc_trk_g1_6
 (26 7)  (900 151)  (900 151)  routing T_17_9.lc_trk_g1_6 <X> T_17_9.wire_logic_cluster/lc_3/in_0
 (27 7)  (901 151)  (901 151)  routing T_17_9.lc_trk_g1_6 <X> T_17_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 151)  (903 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (906 151)  (906 151)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (908 151)  (908 151)  routing T_17_9.lc_trk_g1_4 <X> T_17_9.input_2_3
 (36 7)  (910 151)  (910 151)  LC_3 Logic Functioning bit
 (37 7)  (911 151)  (911 151)  LC_3 Logic Functioning bit
 (38 7)  (912 151)  (912 151)  LC_3 Logic Functioning bit
 (39 7)  (913 151)  (913 151)  LC_3 Logic Functioning bit
 (40 7)  (914 151)  (914 151)  LC_3 Logic Functioning bit
 (41 7)  (915 151)  (915 151)  LC_3 Logic Functioning bit
 (42 7)  (916 151)  (916 151)  LC_3 Logic Functioning bit
 (43 7)  (917 151)  (917 151)  LC_3 Logic Functioning bit
 (15 8)  (889 152)  (889 152)  routing T_17_9.tnl_op_1 <X> T_17_9.lc_trk_g2_1
 (17 8)  (891 152)  (891 152)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (22 8)  (896 152)  (896 152)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (898 152)  (898 152)  routing T_17_9.tnl_op_3 <X> T_17_9.lc_trk_g2_3
 (25 8)  (899 152)  (899 152)  routing T_17_9.wire_logic_cluster/lc_2/out <X> T_17_9.lc_trk_g2_2
 (26 8)  (900 152)  (900 152)  routing T_17_9.lc_trk_g2_6 <X> T_17_9.wire_logic_cluster/lc_4/in_0
 (28 8)  (902 152)  (902 152)  routing T_17_9.lc_trk_g2_1 <X> T_17_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 152)  (903 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (906 152)  (906 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 152)  (907 152)  routing T_17_9.lc_trk_g2_3 <X> T_17_9.wire_logic_cluster/lc_4/in_3
 (35 8)  (909 152)  (909 152)  routing T_17_9.lc_trk_g3_7 <X> T_17_9.input_2_4
 (36 8)  (910 152)  (910 152)  LC_4 Logic Functioning bit
 (37 8)  (911 152)  (911 152)  LC_4 Logic Functioning bit
 (38 8)  (912 152)  (912 152)  LC_4 Logic Functioning bit
 (39 8)  (913 152)  (913 152)  LC_4 Logic Functioning bit
 (41 8)  (915 152)  (915 152)  LC_4 Logic Functioning bit
 (42 8)  (916 152)  (916 152)  LC_4 Logic Functioning bit
 (43 8)  (917 152)  (917 152)  LC_4 Logic Functioning bit
 (18 9)  (892 153)  (892 153)  routing T_17_9.tnl_op_1 <X> T_17_9.lc_trk_g2_1
 (21 9)  (895 153)  (895 153)  routing T_17_9.tnl_op_3 <X> T_17_9.lc_trk_g2_3
 (22 9)  (896 153)  (896 153)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (900 153)  (900 153)  routing T_17_9.lc_trk_g2_6 <X> T_17_9.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 153)  (902 153)  routing T_17_9.lc_trk_g2_6 <X> T_17_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 153)  (903 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 153)  (905 153)  routing T_17_9.lc_trk_g2_3 <X> T_17_9.wire_logic_cluster/lc_4/in_3
 (32 9)  (906 153)  (906 153)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (907 153)  (907 153)  routing T_17_9.lc_trk_g3_7 <X> T_17_9.input_2_4
 (34 9)  (908 153)  (908 153)  routing T_17_9.lc_trk_g3_7 <X> T_17_9.input_2_4
 (35 9)  (909 153)  (909 153)  routing T_17_9.lc_trk_g3_7 <X> T_17_9.input_2_4
 (36 9)  (910 153)  (910 153)  LC_4 Logic Functioning bit
 (37 9)  (911 153)  (911 153)  LC_4 Logic Functioning bit
 (38 9)  (912 153)  (912 153)  LC_4 Logic Functioning bit
 (39 9)  (913 153)  (913 153)  LC_4 Logic Functioning bit
 (40 9)  (914 153)  (914 153)  LC_4 Logic Functioning bit
 (41 9)  (915 153)  (915 153)  LC_4 Logic Functioning bit
 (42 9)  (916 153)  (916 153)  LC_4 Logic Functioning bit
 (43 9)  (917 153)  (917 153)  LC_4 Logic Functioning bit
 (3 10)  (877 154)  (877 154)  routing T_17_9.sp12_v_t_22 <X> T_17_9.sp12_h_l_22
 (7 10)  (881 154)  (881 154)  Column buffer control bit: LH_colbuf_cntl_3

 (13 10)  (887 154)  (887 154)  routing T_17_9.sp4_h_r_8 <X> T_17_9.sp4_v_t_45
 (14 10)  (888 154)  (888 154)  routing T_17_9.sp4_h_r_44 <X> T_17_9.lc_trk_g2_4
 (12 11)  (886 155)  (886 155)  routing T_17_9.sp4_h_r_8 <X> T_17_9.sp4_v_t_45
 (14 11)  (888 155)  (888 155)  routing T_17_9.sp4_h_r_44 <X> T_17_9.lc_trk_g2_4
 (15 11)  (889 155)  (889 155)  routing T_17_9.sp4_h_r_44 <X> T_17_9.lc_trk_g2_4
 (16 11)  (890 155)  (890 155)  routing T_17_9.sp4_h_r_44 <X> T_17_9.lc_trk_g2_4
 (17 11)  (891 155)  (891 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (896 155)  (896 155)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (898 155)  (898 155)  routing T_17_9.tnl_op_6 <X> T_17_9.lc_trk_g2_6
 (25 11)  (899 155)  (899 155)  routing T_17_9.tnl_op_6 <X> T_17_9.lc_trk_g2_6
 (14 13)  (888 157)  (888 157)  routing T_17_9.tnl_op_0 <X> T_17_9.lc_trk_g3_0
 (15 13)  (889 157)  (889 157)  routing T_17_9.tnl_op_0 <X> T_17_9.lc_trk_g3_0
 (17 13)  (891 157)  (891 157)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (22 13)  (896 157)  (896 157)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (899 157)  (899 157)  routing T_17_9.sp4_r_v_b_42 <X> T_17_9.lc_trk_g3_2
 (14 14)  (888 158)  (888 158)  routing T_17_9.wire_logic_cluster/lc_4/out <X> T_17_9.lc_trk_g3_4
 (15 14)  (889 158)  (889 158)  routing T_17_9.tnl_op_5 <X> T_17_9.lc_trk_g3_5
 (17 14)  (891 158)  (891 158)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (22 14)  (896 158)  (896 158)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (898 158)  (898 158)  routing T_17_9.tnl_op_7 <X> T_17_9.lc_trk_g3_7
 (7 15)  (881 159)  (881 159)  Column buffer control bit: LH_colbuf_cntl_6

 (17 15)  (891 159)  (891 159)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (892 159)  (892 159)  routing T_17_9.tnl_op_5 <X> T_17_9.lc_trk_g3_5
 (21 15)  (895 159)  (895 159)  routing T_17_9.tnl_op_7 <X> T_17_9.lc_trk_g3_7


LogicTile_18_9

 (8 2)  (936 146)  (936 146)  routing T_18_9.sp4_h_r_5 <X> T_18_9.sp4_h_l_36
 (10 2)  (938 146)  (938 146)  routing T_18_9.sp4_h_r_5 <X> T_18_9.sp4_h_l_36
 (9 4)  (937 148)  (937 148)  routing T_18_9.sp4_v_t_41 <X> T_18_9.sp4_h_r_4
 (4 5)  (932 149)  (932 149)  routing T_18_9.sp4_h_l_42 <X> T_18_9.sp4_h_r_3
 (6 5)  (934 149)  (934 149)  routing T_18_9.sp4_h_l_42 <X> T_18_9.sp4_h_r_3
 (7 15)  (935 159)  (935 159)  Column buffer control bit: LH_colbuf_cntl_6

 (8 15)  (936 159)  (936 159)  routing T_18_9.sp4_h_r_4 <X> T_18_9.sp4_v_t_47
 (9 15)  (937 159)  (937 159)  routing T_18_9.sp4_h_r_4 <X> T_18_9.sp4_v_t_47
 (10 15)  (938 159)  (938 159)  routing T_18_9.sp4_h_r_4 <X> T_18_9.sp4_v_t_47


LogicTile_19_9

 (4 3)  (986 147)  (986 147)  routing T_19_9.sp4_h_r_4 <X> T_19_9.sp4_h_l_37
 (6 3)  (988 147)  (988 147)  routing T_19_9.sp4_h_r_4 <X> T_19_9.sp4_h_l_37
 (7 10)  (989 154)  (989 154)  Column buffer control bit: LH_colbuf_cntl_3

 (9 10)  (991 154)  (991 154)  routing T_19_9.sp4_h_r_4 <X> T_19_9.sp4_h_l_42
 (10 10)  (992 154)  (992 154)  routing T_19_9.sp4_h_r_4 <X> T_19_9.sp4_h_l_42
 (7 15)  (989 159)  (989 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_20_9

 (3 0)  (1039 144)  (1039 144)  routing T_20_9.sp12_h_r_0 <X> T_20_9.sp12_v_b_0
 (11 0)  (1047 144)  (1047 144)  routing T_20_9.sp4_v_t_43 <X> T_20_9.sp4_v_b_2
 (13 0)  (1049 144)  (1049 144)  routing T_20_9.sp4_v_t_43 <X> T_20_9.sp4_v_b_2
 (3 1)  (1039 145)  (1039 145)  routing T_20_9.sp12_h_r_0 <X> T_20_9.sp12_v_b_0
 (2 8)  (1038 152)  (1038 152)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (5 8)  (1041 152)  (1041 152)  routing T_20_9.sp4_v_t_43 <X> T_20_9.sp4_h_r_6
 (7 15)  (1043 159)  (1043 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_21_9

 (21 4)  (1111 148)  (1111 148)  routing T_21_9.sp4_h_r_19 <X> T_21_9.lc_trk_g1_3
 (22 4)  (1112 148)  (1112 148)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1113 148)  (1113 148)  routing T_21_9.sp4_h_r_19 <X> T_21_9.lc_trk_g1_3
 (24 4)  (1114 148)  (1114 148)  routing T_21_9.sp4_h_r_19 <X> T_21_9.lc_trk_g1_3
 (21 5)  (1111 149)  (1111 149)  routing T_21_9.sp4_h_r_19 <X> T_21_9.lc_trk_g1_3
 (22 6)  (1112 150)  (1112 150)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (1113 150)  (1113 150)  routing T_21_9.sp4_h_r_7 <X> T_21_9.lc_trk_g1_7
 (24 6)  (1114 150)  (1114 150)  routing T_21_9.sp4_h_r_7 <X> T_21_9.lc_trk_g1_7
 (21 7)  (1111 151)  (1111 151)  routing T_21_9.sp4_h_r_7 <X> T_21_9.lc_trk_g1_7
 (27 10)  (1117 154)  (1117 154)  routing T_21_9.lc_trk_g1_7 <X> T_21_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 154)  (1119 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 154)  (1120 154)  routing T_21_9.lc_trk_g1_7 <X> T_21_9.wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 154)  (1122 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 154)  (1124 154)  routing T_21_9.lc_trk_g1_3 <X> T_21_9.wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 154)  (1126 154)  LC_5 Logic Functioning bit
 (37 10)  (1127 154)  (1127 154)  LC_5 Logic Functioning bit
 (38 10)  (1128 154)  (1128 154)  LC_5 Logic Functioning bit
 (39 10)  (1129 154)  (1129 154)  LC_5 Logic Functioning bit
 (41 10)  (1131 154)  (1131 154)  LC_5 Logic Functioning bit
 (43 10)  (1133 154)  (1133 154)  LC_5 Logic Functioning bit
 (11 11)  (1101 155)  (1101 155)  routing T_21_9.sp4_h_r_0 <X> T_21_9.sp4_h_l_45
 (13 11)  (1103 155)  (1103 155)  routing T_21_9.sp4_h_r_0 <X> T_21_9.sp4_h_l_45
 (30 11)  (1120 155)  (1120 155)  routing T_21_9.lc_trk_g1_7 <X> T_21_9.wire_logic_cluster/lc_5/in_1
 (31 11)  (1121 155)  (1121 155)  routing T_21_9.lc_trk_g1_3 <X> T_21_9.wire_logic_cluster/lc_5/in_3
 (36 11)  (1126 155)  (1126 155)  LC_5 Logic Functioning bit
 (37 11)  (1127 155)  (1127 155)  LC_5 Logic Functioning bit
 (38 11)  (1128 155)  (1128 155)  LC_5 Logic Functioning bit
 (39 11)  (1129 155)  (1129 155)  LC_5 Logic Functioning bit
 (41 11)  (1131 155)  (1131 155)  LC_5 Logic Functioning bit
 (43 11)  (1133 155)  (1133 155)  LC_5 Logic Functioning bit
 (53 11)  (1143 155)  (1143 155)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (7 15)  (1097 159)  (1097 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_22_9

 (19 4)  (1163 148)  (1163 148)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (12 6)  (1156 150)  (1156 150)  routing T_22_9.sp4_h_r_2 <X> T_22_9.sp4_h_l_40
 (13 7)  (1157 151)  (1157 151)  routing T_22_9.sp4_h_r_2 <X> T_22_9.sp4_h_l_40
 (2 8)  (1146 152)  (1146 152)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (11 13)  (1155 157)  (1155 157)  routing T_22_9.sp4_h_l_38 <X> T_22_9.sp4_h_r_11
 (13 13)  (1157 157)  (1157 157)  routing T_22_9.sp4_h_l_38 <X> T_22_9.sp4_h_r_11
 (7 15)  (1151 159)  (1151 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_23_9

 (2 4)  (1200 148)  (1200 148)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (9 6)  (1207 150)  (1207 150)  routing T_23_9.sp4_h_r_1 <X> T_23_9.sp4_h_l_41
 (10 6)  (1208 150)  (1208 150)  routing T_23_9.sp4_h_r_1 <X> T_23_9.sp4_h_l_41
 (5 15)  (1203 159)  (1203 159)  routing T_23_9.sp4_h_l_44 <X> T_23_9.sp4_v_t_44
 (7 15)  (1205 159)  (1205 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_24_9

 (7 15)  (1259 159)  (1259 159)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_25_9

 (7 1)  (1313 145)  (1313 145)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 146)  (1306 146)  routing T_25_9.glb_netwk_6 <X> T_25_9.wire_bram/ram/RCLK
 (1 2)  (1307 146)  (1307 146)  routing T_25_9.glb_netwk_6 <X> T_25_9.wire_bram/ram/RCLK
 (2 2)  (1308 146)  (1308 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (5 2)  (1311 146)  (1311 146)  routing T_25_9.sp4_h_r_9 <X> T_25_9.sp4_h_l_37
 (4 3)  (1310 147)  (1310 147)  routing T_25_9.sp4_h_r_9 <X> T_25_9.sp4_h_l_37
 (28 4)  (1334 148)  (1334 148)  routing T_25_9.lc_trk_g2_1 <X> T_25_9.wire_bram/ram/WDATA_13
 (29 4)  (1335 148)  (1335 148)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_1 wire_bram/ram/WDATA_13
 (39 4)  (1345 148)  (1345 148)  Enable bit of Mux _out_links/OutMux3_2 => wire_bram/ram/RDATA_13 sp12_v_b_4
 (15 8)  (1321 152)  (1321 152)  routing T_25_9.sp4_v_b_41 <X> T_25_9.lc_trk_g2_1
 (16 8)  (1322 152)  (1322 152)  routing T_25_9.sp4_v_b_41 <X> T_25_9.lc_trk_g2_1
 (17 8)  (1323 152)  (1323 152)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_41 lc_trk_g2_1
 (8 10)  (1314 154)  (1314 154)  routing T_25_9.sp4_v_t_36 <X> T_25_9.sp4_h_l_42
 (9 10)  (1315 154)  (1315 154)  routing T_25_9.sp4_v_t_36 <X> T_25_9.sp4_h_l_42
 (10 10)  (1316 154)  (1316 154)  routing T_25_9.sp4_v_t_36 <X> T_25_9.sp4_h_l_42
 (14 11)  (1320 155)  (1320 155)  routing T_25_9.sp4_r_v_b_36 <X> T_25_9.lc_trk_g2_4
 (17 11)  (1323 155)  (1323 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (27 12)  (1333 156)  (1333 156)  routing T_25_9.lc_trk_g3_6 <X> T_25_9.wire_bram/ram/WDATA_9
 (28 12)  (1334 156)  (1334 156)  routing T_25_9.lc_trk_g3_6 <X> T_25_9.wire_bram/ram/WDATA_9
 (29 12)  (1335 156)  (1335 156)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_6 wire_bram/ram/WDATA_9
 (30 12)  (1336 156)  (1336 156)  routing T_25_9.lc_trk_g3_6 <X> T_25_9.wire_bram/ram/WDATA_9
 (39 12)  (1345 156)  (1345 156)  Enable bit of Mux _out_links/OutMux2_6 => wire_bram/ram/RDATA_9 sp4_v_b_44
 (30 13)  (1336 157)  (1336 157)  routing T_25_9.lc_trk_g3_6 <X> T_25_9.wire_bram/ram/WDATA_9
 (0 14)  (1306 158)  (1306 158)  routing T_25_9.lc_trk_g2_4 <X> T_25_9.wire_bram/ram/RE
 (1 14)  (1307 158)  (1307 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 159)  (1307 159)  routing T_25_9.lc_trk_g2_4 <X> T_25_9.wire_bram/ram/RE
 (5 15)  (1311 159)  (1311 159)  routing T_25_9.sp4_h_l_44 <X> T_25_9.sp4_v_t_44
 (7 15)  (1313 159)  (1313 159)  Column buffer control bit: MEMB_colbuf_cntl_6

 (22 15)  (1328 159)  (1328 159)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (1329 159)  (1329 159)  routing T_25_9.sp4_v_b_46 <X> T_25_9.lc_trk_g3_6
 (24 15)  (1330 159)  (1330 159)  routing T_25_9.sp4_v_b_46 <X> T_25_9.lc_trk_g3_6


LogicTile_26_9

 (12 2)  (1360 146)  (1360 146)  routing T_26_9.sp4_v_t_45 <X> T_26_9.sp4_h_l_39
 (11 3)  (1359 147)  (1359 147)  routing T_26_9.sp4_v_t_45 <X> T_26_9.sp4_h_l_39
 (13 3)  (1361 147)  (1361 147)  routing T_26_9.sp4_v_t_45 <X> T_26_9.sp4_h_l_39
 (36 4)  (1384 148)  (1384 148)  LC_2 Logic Functioning bit
 (37 4)  (1385 148)  (1385 148)  LC_2 Logic Functioning bit
 (38 4)  (1386 148)  (1386 148)  LC_2 Logic Functioning bit
 (39 4)  (1387 148)  (1387 148)  LC_2 Logic Functioning bit
 (40 4)  (1388 148)  (1388 148)  LC_2 Logic Functioning bit
 (41 4)  (1389 148)  (1389 148)  LC_2 Logic Functioning bit
 (42 4)  (1390 148)  (1390 148)  LC_2 Logic Functioning bit
 (43 4)  (1391 148)  (1391 148)  LC_2 Logic Functioning bit
 (46 4)  (1394 148)  (1394 148)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (47 4)  (1395 148)  (1395 148)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (48 4)  (1396 148)  (1396 148)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (52 4)  (1400 148)  (1400 148)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (36 5)  (1384 149)  (1384 149)  LC_2 Logic Functioning bit
 (37 5)  (1385 149)  (1385 149)  LC_2 Logic Functioning bit
 (38 5)  (1386 149)  (1386 149)  LC_2 Logic Functioning bit
 (39 5)  (1387 149)  (1387 149)  LC_2 Logic Functioning bit
 (40 5)  (1388 149)  (1388 149)  LC_2 Logic Functioning bit
 (41 5)  (1389 149)  (1389 149)  LC_2 Logic Functioning bit
 (42 5)  (1390 149)  (1390 149)  LC_2 Logic Functioning bit
 (43 5)  (1391 149)  (1391 149)  LC_2 Logic Functioning bit
 (47 5)  (1395 149)  (1395 149)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (51 5)  (1399 149)  (1399 149)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (8 11)  (1356 155)  (1356 155)  routing T_26_9.sp4_h_l_42 <X> T_26_9.sp4_v_t_42
 (12 15)  (1360 159)  (1360 159)  routing T_26_9.sp4_h_l_46 <X> T_26_9.sp4_v_t_46


LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8

 (13 3)  (4 131)  (4 131)  routing T_0_8.span4_horz_7 <X> T_0_8.span4_vert_b_1
 (14 3)  (3 131)  (3 131)  routing T_0_8.span4_horz_7 <X> T_0_8.span4_vert_b_1
 (11 12)  (6 140)  (6 140)  routing T_0_8.span4_horz_19 <X> T_0_8.span4_vert_t_15
 (12 12)  (5 140)  (5 140)  routing T_0_8.span4_horz_19 <X> T_0_8.span4_vert_t_15


LogicTile_1_8



LogicTile_2_8



LogicTile_3_8

 (5 10)  (131 138)  (131 138)  routing T_3_8.sp4_h_r_3 <X> T_3_8.sp4_h_l_43
 (4 11)  (130 139)  (130 139)  routing T_3_8.sp4_h_r_3 <X> T_3_8.sp4_h_l_43


LogicTile_4_8

 (3 8)  (183 136)  (183 136)  routing T_4_8.sp12_v_t_22 <X> T_4_8.sp12_v_b_1
 (8 10)  (188 138)  (188 138)  routing T_4_8.sp4_h_r_7 <X> T_4_8.sp4_h_l_42
 (19 15)  (199 143)  (199 143)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8

 (0 0)  (396 128)  (396 128)  Negative Clock bit

 (7 0)  (403 128)  (403 128)  Ram config bit: MEMT_bram_cbit_1

 (0 2)  (396 130)  (396 130)  routing T_8_8.glb_netwk_6 <X> T_8_8.wire_bram/ram/WCLK
 (1 2)  (397 130)  (397 130)  routing T_8_8.glb_netwk_6 <X> T_8_8.wire_bram/ram/WCLK
 (2 2)  (398 130)  (398 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 130)  (403 130)  Ram config bit: MEMT_bram_cbit_3

 (28 4)  (424 132)  (424 132)  routing T_8_8.lc_trk_g2_5 <X> T_8_8.wire_bram/ram/WDATA_5
 (29 4)  (425 132)  (425 132)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_5 wire_bram/ram/WDATA_5
 (30 4)  (426 132)  (426 132)  routing T_8_8.lc_trk_g2_5 <X> T_8_8.wire_bram/ram/WDATA_5
 (39 4)  (435 132)  (435 132)  Enable bit of Mux _out_links/OutMux3_2 => wire_bram/ram/RDATA_5 sp12_v_t_3
 (7 5)  (403 133)  (403 133)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_4

 (22 5)  (418 133)  (418 133)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (419 133)  (419 133)  routing T_8_8.sp4_h_r_2 <X> T_8_8.lc_trk_g1_2
 (24 5)  (420 133)  (420 133)  routing T_8_8.sp4_h_r_2 <X> T_8_8.lc_trk_g1_2
 (25 5)  (421 133)  (421 133)  routing T_8_8.sp4_h_r_2 <X> T_8_8.lc_trk_g1_2
 (7 7)  (403 135)  (403 135)  Cascade bit: MEMT_LC07_inmux02_bram_cbit_6

 (9 10)  (405 138)  (405 138)  routing T_8_8.sp4_h_r_4 <X> T_8_8.sp4_h_l_42
 (10 10)  (406 138)  (406 138)  routing T_8_8.sp4_h_r_4 <X> T_8_8.sp4_h_l_42
 (15 10)  (411 138)  (411 138)  routing T_8_8.sp12_v_b_5 <X> T_8_8.lc_trk_g2_5
 (17 10)  (413 138)  (413 138)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_5 lc_trk_g2_5
 (18 10)  (414 138)  (414 138)  routing T_8_8.sp12_v_b_5 <X> T_8_8.lc_trk_g2_5
 (17 11)  (413 139)  (413 139)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (414 139)  (414 139)  routing T_8_8.sp12_v_b_5 <X> T_8_8.lc_trk_g2_5
 (27 12)  (423 140)  (423 140)  routing T_8_8.lc_trk_g1_2 <X> T_8_8.wire_bram/ram/WDATA_1
 (29 12)  (425 140)  (425 140)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g1_2 wire_bram/ram/WDATA_1
 (30 13)  (426 141)  (426 141)  routing T_8_8.lc_trk_g1_2 <X> T_8_8.wire_bram/ram/WDATA_1
 (36 13)  (432 141)  (432 141)  Enable bit of Mux _out_links/OutMux6_6 => wire_bram/ram/RDATA_1 sp4_h_r_12
 (0 14)  (396 142)  (396 142)  routing T_8_8.lc_trk_g2_4 <X> T_8_8.wire_bram/ram/WE
 (1 14)  (397 142)  (397 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (397 143)  (397 143)  routing T_8_8.lc_trk_g2_4 <X> T_8_8.wire_bram/ram/WE
 (7 15)  (403 143)  (403 143)  Column buffer control bit: MEMT_colbuf_cntl_6



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8

 (9 4)  (555 132)  (555 132)  routing T_11_8.sp4_h_l_36 <X> T_11_8.sp4_h_r_4
 (10 4)  (556 132)  (556 132)  routing T_11_8.sp4_h_l_36 <X> T_11_8.sp4_h_r_4
 (7 10)  (553 138)  (553 138)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_12_8

 (14 0)  (614 128)  (614 128)  routing T_12_8.wire_logic_cluster/lc_0/out <X> T_12_8.lc_trk_g0_0
 (27 0)  (627 128)  (627 128)  routing T_12_8.lc_trk_g1_2 <X> T_12_8.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 128)  (629 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 128)  (631 128)  routing T_12_8.lc_trk_g3_6 <X> T_12_8.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 128)  (632 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 128)  (633 128)  routing T_12_8.lc_trk_g3_6 <X> T_12_8.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 128)  (634 128)  routing T_12_8.lc_trk_g3_6 <X> T_12_8.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 128)  (635 128)  routing T_12_8.lc_trk_g0_6 <X> T_12_8.input_2_0
 (36 0)  (636 128)  (636 128)  LC_0 Logic Functioning bit
 (45 0)  (645 128)  (645 128)  LC_0 Logic Functioning bit
 (17 1)  (617 129)  (617 129)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (629 129)  (629 129)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 129)  (630 129)  routing T_12_8.lc_trk_g1_2 <X> T_12_8.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 129)  (631 129)  routing T_12_8.lc_trk_g3_6 <X> T_12_8.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 129)  (632 129)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (635 129)  (635 129)  routing T_12_8.lc_trk_g0_6 <X> T_12_8.input_2_0
 (36 1)  (636 129)  (636 129)  LC_0 Logic Functioning bit
 (37 1)  (637 129)  (637 129)  LC_0 Logic Functioning bit
 (39 1)  (639 129)  (639 129)  LC_0 Logic Functioning bit
 (40 1)  (640 129)  (640 129)  LC_0 Logic Functioning bit
 (42 1)  (642 129)  (642 129)  LC_0 Logic Functioning bit
 (48 1)  (648 129)  (648 129)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (600 130)  (600 130)  routing T_12_8.glb_netwk_6 <X> T_12_8.wire_logic_cluster/lc_7/clk
 (1 2)  (601 130)  (601 130)  routing T_12_8.glb_netwk_6 <X> T_12_8.wire_logic_cluster/lc_7/clk
 (2 2)  (602 130)  (602 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (612 130)  (612 130)  routing T_12_8.sp4_v_t_39 <X> T_12_8.sp4_h_l_39
 (25 2)  (625 130)  (625 130)  routing T_12_8.sp4_h_r_14 <X> T_12_8.lc_trk_g0_6
 (11 3)  (611 131)  (611 131)  routing T_12_8.sp4_v_t_39 <X> T_12_8.sp4_h_l_39
 (22 3)  (622 131)  (622 131)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (623 131)  (623 131)  routing T_12_8.sp4_h_r_14 <X> T_12_8.lc_trk_g0_6
 (24 3)  (624 131)  (624 131)  routing T_12_8.sp4_h_r_14 <X> T_12_8.lc_trk_g0_6
 (3 4)  (603 132)  (603 132)  routing T_12_8.sp12_v_t_23 <X> T_12_8.sp12_h_r_0
 (22 5)  (622 133)  (622 133)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (623 133)  (623 133)  routing T_12_8.sp4_v_b_18 <X> T_12_8.lc_trk_g1_2
 (24 5)  (624 133)  (624 133)  routing T_12_8.sp4_v_b_18 <X> T_12_8.lc_trk_g1_2
 (8 6)  (608 134)  (608 134)  routing T_12_8.sp4_v_t_47 <X> T_12_8.sp4_h_l_41
 (9 6)  (609 134)  (609 134)  routing T_12_8.sp4_v_t_47 <X> T_12_8.sp4_h_l_41
 (10 6)  (610 134)  (610 134)  routing T_12_8.sp4_v_t_47 <X> T_12_8.sp4_h_l_41
 (3 12)  (603 140)  (603 140)  routing T_12_8.sp12_v_t_22 <X> T_12_8.sp12_h_r_1
 (7 15)  (607 143)  (607 143)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (622 143)  (622 143)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (623 143)  (623 143)  routing T_12_8.sp12_v_b_14 <X> T_12_8.lc_trk_g3_6


LogicTile_13_8

 (16 0)  (670 128)  (670 128)  routing T_13_8.sp4_v_b_9 <X> T_13_8.lc_trk_g0_1
 (17 0)  (671 128)  (671 128)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (672 128)  (672 128)  routing T_13_8.sp4_v_b_9 <X> T_13_8.lc_trk_g0_1
 (18 1)  (672 129)  (672 129)  routing T_13_8.sp4_v_b_9 <X> T_13_8.lc_trk_g0_1
 (25 8)  (679 136)  (679 136)  routing T_13_8.sp4_h_r_34 <X> T_13_8.lc_trk_g2_2
 (22 9)  (676 137)  (676 137)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (677 137)  (677 137)  routing T_13_8.sp4_h_r_34 <X> T_13_8.lc_trk_g2_2
 (24 9)  (678 137)  (678 137)  routing T_13_8.sp4_h_r_34 <X> T_13_8.lc_trk_g2_2
 (16 10)  (670 138)  (670 138)  routing T_13_8.sp4_v_t_16 <X> T_13_8.lc_trk_g2_5
 (17 10)  (671 138)  (671 138)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (672 138)  (672 138)  routing T_13_8.sp4_v_t_16 <X> T_13_8.lc_trk_g2_5
 (29 12)  (683 140)  (683 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 140)  (685 140)  routing T_13_8.lc_trk_g2_5 <X> T_13_8.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 140)  (686 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 140)  (687 140)  routing T_13_8.lc_trk_g2_5 <X> T_13_8.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 140)  (690 140)  LC_6 Logic Functioning bit
 (38 12)  (692 140)  (692 140)  LC_6 Logic Functioning bit
 (41 12)  (695 140)  (695 140)  LC_6 Logic Functioning bit
 (43 12)  (697 140)  (697 140)  LC_6 Logic Functioning bit
 (52 12)  (706 140)  (706 140)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (26 13)  (680 141)  (680 141)  routing T_13_8.lc_trk_g2_2 <X> T_13_8.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 141)  (682 141)  routing T_13_8.lc_trk_g2_2 <X> T_13_8.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 141)  (683 141)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (36 13)  (690 141)  (690 141)  LC_6 Logic Functioning bit
 (38 13)  (692 141)  (692 141)  LC_6 Logic Functioning bit
 (40 13)  (694 141)  (694 141)  LC_6 Logic Functioning bit
 (42 13)  (696 141)  (696 141)  LC_6 Logic Functioning bit


LogicTile_14_8

 (25 0)  (733 128)  (733 128)  routing T_14_8.wire_logic_cluster/lc_2/out <X> T_14_8.lc_trk_g0_2
 (22 1)  (730 129)  (730 129)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (708 130)  (708 130)  routing T_14_8.glb_netwk_6 <X> T_14_8.wire_logic_cluster/lc_7/clk
 (1 2)  (709 130)  (709 130)  routing T_14_8.glb_netwk_6 <X> T_14_8.wire_logic_cluster/lc_7/clk
 (2 2)  (710 130)  (710 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (711 130)  (711 130)  routing T_14_8.sp12_v_t_23 <X> T_14_8.sp12_h_l_23
 (22 4)  (730 132)  (730 132)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (732 132)  (732 132)  routing T_14_8.top_op_3 <X> T_14_8.lc_trk_g1_3
 (27 4)  (735 132)  (735 132)  routing T_14_8.lc_trk_g1_4 <X> T_14_8.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 132)  (737 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 132)  (738 132)  routing T_14_8.lc_trk_g1_4 <X> T_14_8.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 132)  (739 132)  routing T_14_8.lc_trk_g2_7 <X> T_14_8.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 132)  (740 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 132)  (741 132)  routing T_14_8.lc_trk_g2_7 <X> T_14_8.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 132)  (744 132)  LC_2 Logic Functioning bit
 (37 4)  (745 132)  (745 132)  LC_2 Logic Functioning bit
 (38 4)  (746 132)  (746 132)  LC_2 Logic Functioning bit
 (42 4)  (750 132)  (750 132)  LC_2 Logic Functioning bit
 (45 4)  (753 132)  (753 132)  LC_2 Logic Functioning bit
 (52 4)  (760 132)  (760 132)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (21 5)  (729 133)  (729 133)  routing T_14_8.top_op_3 <X> T_14_8.lc_trk_g1_3
 (26 5)  (734 133)  (734 133)  routing T_14_8.lc_trk_g1_3 <X> T_14_8.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 133)  (735 133)  routing T_14_8.lc_trk_g1_3 <X> T_14_8.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 133)  (737 133)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 133)  (739 133)  routing T_14_8.lc_trk_g2_7 <X> T_14_8.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 133)  (740 133)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (743 133)  (743 133)  routing T_14_8.lc_trk_g0_2 <X> T_14_8.input_2_2
 (37 5)  (745 133)  (745 133)  LC_2 Logic Functioning bit
 (42 5)  (750 133)  (750 133)  LC_2 Logic Functioning bit
 (14 7)  (722 135)  (722 135)  routing T_14_8.sp4_r_v_b_28 <X> T_14_8.lc_trk_g1_4
 (17 7)  (725 135)  (725 135)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (22 10)  (730 138)  (730 138)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (731 138)  (731 138)  routing T_14_8.sp4_v_b_47 <X> T_14_8.lc_trk_g2_7
 (24 10)  (732 138)  (732 138)  routing T_14_8.sp4_v_b_47 <X> T_14_8.lc_trk_g2_7
 (7 15)  (715 143)  (715 143)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_8

 (8 3)  (770 131)  (770 131)  routing T_15_8.sp4_h_r_1 <X> T_15_8.sp4_v_t_36
 (9 3)  (771 131)  (771 131)  routing T_15_8.sp4_h_r_1 <X> T_15_8.sp4_v_t_36
 (5 6)  (767 134)  (767 134)  routing T_15_8.sp4_v_t_44 <X> T_15_8.sp4_h_l_38
 (4 7)  (766 135)  (766 135)  routing T_15_8.sp4_v_t_44 <X> T_15_8.sp4_h_l_38
 (6 7)  (768 135)  (768 135)  routing T_15_8.sp4_v_t_44 <X> T_15_8.sp4_h_l_38
 (8 7)  (770 135)  (770 135)  routing T_15_8.sp4_h_l_41 <X> T_15_8.sp4_v_t_41
 (10 14)  (772 142)  (772 142)  routing T_15_8.sp4_v_b_5 <X> T_15_8.sp4_h_l_47


LogicTile_16_8



LogicTile_17_8



LogicTile_18_8



LogicTile_19_8

 (8 2)  (990 130)  (990 130)  routing T_19_8.sp4_v_t_42 <X> T_19_8.sp4_h_l_36
 (9 2)  (991 130)  (991 130)  routing T_19_8.sp4_v_t_42 <X> T_19_8.sp4_h_l_36
 (10 2)  (992 130)  (992 130)  routing T_19_8.sp4_v_t_42 <X> T_19_8.sp4_h_l_36
 (8 3)  (990 131)  (990 131)  routing T_19_8.sp4_h_r_7 <X> T_19_8.sp4_v_t_36
 (9 3)  (991 131)  (991 131)  routing T_19_8.sp4_h_r_7 <X> T_19_8.sp4_v_t_36
 (10 3)  (992 131)  (992 131)  routing T_19_8.sp4_h_r_7 <X> T_19_8.sp4_v_t_36
 (2 6)  (984 134)  (984 134)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (4 14)  (986 142)  (986 142)  routing T_19_8.sp4_h_r_9 <X> T_19_8.sp4_v_t_44
 (5 15)  (987 143)  (987 143)  routing T_19_8.sp4_h_r_9 <X> T_19_8.sp4_v_t_44


LogicTile_20_8

 (21 0)  (1057 128)  (1057 128)  routing T_20_8.sp12_h_r_3 <X> T_20_8.lc_trk_g0_3
 (22 0)  (1058 128)  (1058 128)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (1060 128)  (1060 128)  routing T_20_8.sp12_h_r_3 <X> T_20_8.lc_trk_g0_3
 (21 1)  (1057 129)  (1057 129)  routing T_20_8.sp12_h_r_3 <X> T_20_8.lc_trk_g0_3
 (21 2)  (1057 130)  (1057 130)  routing T_20_8.sp4_v_b_15 <X> T_20_8.lc_trk_g0_7
 (22 2)  (1058 130)  (1058 130)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (1059 130)  (1059 130)  routing T_20_8.sp4_v_b_15 <X> T_20_8.lc_trk_g0_7
 (21 3)  (1057 131)  (1057 131)  routing T_20_8.sp4_v_b_15 <X> T_20_8.lc_trk_g0_7
 (29 4)  (1065 132)  (1065 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 132)  (1067 132)  routing T_20_8.lc_trk_g0_7 <X> T_20_8.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 132)  (1068 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (41 4)  (1077 132)  (1077 132)  LC_2 Logic Functioning bit
 (43 4)  (1079 132)  (1079 132)  LC_2 Logic Functioning bit
 (46 4)  (1082 132)  (1082 132)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (30 5)  (1066 133)  (1066 133)  routing T_20_8.lc_trk_g0_3 <X> T_20_8.wire_logic_cluster/lc_2/in_1
 (31 5)  (1067 133)  (1067 133)  routing T_20_8.lc_trk_g0_7 <X> T_20_8.wire_logic_cluster/lc_2/in_3
 (41 5)  (1077 133)  (1077 133)  LC_2 Logic Functioning bit
 (43 5)  (1079 133)  (1079 133)  LC_2 Logic Functioning bit


LogicTile_21_8



LogicTile_22_8

 (11 1)  (1155 129)  (1155 129)  routing T_22_8.sp4_h_l_43 <X> T_22_8.sp4_h_r_2
 (13 1)  (1157 129)  (1157 129)  routing T_22_8.sp4_h_l_43 <X> T_22_8.sp4_h_r_2
 (2 12)  (1146 140)  (1146 140)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_23_8

 (9 10)  (1207 138)  (1207 138)  routing T_23_8.sp4_h_r_4 <X> T_23_8.sp4_h_l_42
 (10 10)  (1208 138)  (1208 138)  routing T_23_8.sp4_h_r_4 <X> T_23_8.sp4_h_l_42
 (10 12)  (1208 140)  (1208 140)  routing T_23_8.sp4_v_t_40 <X> T_23_8.sp4_h_r_10


LogicTile_24_8

 (27 0)  (1279 128)  (1279 128)  routing T_24_8.lc_trk_g1_2 <X> T_24_8.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 128)  (1281 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (1283 128)  (1283 128)  routing T_24_8.lc_trk_g0_7 <X> T_24_8.wire_logic_cluster/lc_0/in_3
 (32 0)  (1284 128)  (1284 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (41 0)  (1293 128)  (1293 128)  LC_0 Logic Functioning bit
 (43 0)  (1295 128)  (1295 128)  LC_0 Logic Functioning bit
 (52 0)  (1304 128)  (1304 128)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (30 1)  (1282 129)  (1282 129)  routing T_24_8.lc_trk_g1_2 <X> T_24_8.wire_logic_cluster/lc_0/in_1
 (31 1)  (1283 129)  (1283 129)  routing T_24_8.lc_trk_g0_7 <X> T_24_8.wire_logic_cluster/lc_0/in_3
 (41 1)  (1293 129)  (1293 129)  LC_0 Logic Functioning bit
 (43 1)  (1295 129)  (1295 129)  LC_0 Logic Functioning bit
 (21 2)  (1273 130)  (1273 130)  routing T_24_8.sp4_h_l_10 <X> T_24_8.lc_trk_g0_7
 (22 2)  (1274 130)  (1274 130)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (1275 130)  (1275 130)  routing T_24_8.sp4_h_l_10 <X> T_24_8.lc_trk_g0_7
 (24 2)  (1276 130)  (1276 130)  routing T_24_8.sp4_h_l_10 <X> T_24_8.lc_trk_g0_7
 (21 3)  (1273 131)  (1273 131)  routing T_24_8.sp4_h_l_10 <X> T_24_8.lc_trk_g0_7
 (25 4)  (1277 132)  (1277 132)  routing T_24_8.bnr_op_2 <X> T_24_8.lc_trk_g1_2
 (22 5)  (1274 133)  (1274 133)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (1277 133)  (1277 133)  routing T_24_8.bnr_op_2 <X> T_24_8.lc_trk_g1_2


RAM_Tile_25_8

 (0 0)  (1306 128)  (1306 128)  Negative Clock bit

 (7 0)  (1313 128)  (1313 128)  Ram config bit: MEMT_bram_cbit_1

 (0 2)  (1306 130)  (1306 130)  routing T_25_8.glb_netwk_6 <X> T_25_8.wire_bram/ram/WCLK
 (1 2)  (1307 130)  (1307 130)  routing T_25_8.glb_netwk_6 <X> T_25_8.wire_bram/ram/WCLK
 (2 2)  (1308 130)  (1308 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 130)  (1313 130)  Ram config bit: MEMT_bram_cbit_3

 (14 3)  (1320 131)  (1320 131)  routing T_25_8.sp4_r_v_b_28 <X> T_25_8.lc_trk_g0_4
 (17 3)  (1323 131)  (1323 131)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (27 4)  (1333 132)  (1333 132)  routing T_25_8.lc_trk_g3_2 <X> T_25_8.wire_bram/ram/WDATA_5
 (28 4)  (1334 132)  (1334 132)  routing T_25_8.lc_trk_g3_2 <X> T_25_8.wire_bram/ram/WDATA_5
 (29 4)  (1335 132)  (1335 132)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_2 wire_bram/ram/WDATA_5
 (37 4)  (1343 132)  (1343 132)  Enable bit of Mux _out_links/OutMux5_2 => wire_bram/ram/RDATA_5 sp12_h_r_12
 (7 5)  (1313 133)  (1313 133)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_4

 (30 5)  (1336 133)  (1336 133)  routing T_25_8.lc_trk_g3_2 <X> T_25_8.wire_bram/ram/WDATA_5
 (7 7)  (1313 135)  (1313 135)  Cascade bit: MEMT_LC07_inmux02_bram_cbit_6

 (22 10)  (1328 138)  (1328 138)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (1329 138)  (1329 138)  routing T_25_8.sp4_v_b_47 <X> T_25_8.lc_trk_g2_7
 (24 10)  (1330 138)  (1330 138)  routing T_25_8.sp4_v_b_47 <X> T_25_8.lc_trk_g2_7
 (25 12)  (1331 140)  (1331 140)  routing T_25_8.sp4_v_t_23 <X> T_25_8.lc_trk_g3_2
 (28 12)  (1334 140)  (1334 140)  routing T_25_8.lc_trk_g2_7 <X> T_25_8.wire_bram/ram/WDATA_1
 (29 12)  (1335 140)  (1335 140)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_7 wire_bram/ram/WDATA_1
 (30 12)  (1336 140)  (1336 140)  routing T_25_8.lc_trk_g2_7 <X> T_25_8.wire_bram/ram/WDATA_1
 (22 13)  (1328 141)  (1328 141)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (1329 141)  (1329 141)  routing T_25_8.sp4_v_t_23 <X> T_25_8.lc_trk_g3_2
 (25 13)  (1331 141)  (1331 141)  routing T_25_8.sp4_v_t_23 <X> T_25_8.lc_trk_g3_2
 (30 13)  (1336 141)  (1336 141)  routing T_25_8.lc_trk_g2_7 <X> T_25_8.wire_bram/ram/WDATA_1
 (37 13)  (1343 141)  (1343 141)  Enable bit of Mux _out_links/OutMux7_6 => wire_bram/ram/RDATA_1 sp4_h_l_17
 (1 14)  (1307 142)  (1307 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (1307 143)  (1307 143)  routing T_25_8.lc_trk_g0_4 <X> T_25_8.wire_bram/ram/WE
 (7 15)  (1313 143)  (1313 143)  Column buffer control bit: MEMT_colbuf_cntl_6

 (12 15)  (1318 143)  (1318 143)  routing T_25_8.sp4_h_l_46 <X> T_25_8.sp4_v_t_46


LogicTile_26_8

 (13 0)  (1361 128)  (1361 128)  routing T_26_8.sp4_h_l_39 <X> T_26_8.sp4_v_b_2
 (12 1)  (1360 129)  (1360 129)  routing T_26_8.sp4_h_l_39 <X> T_26_8.sp4_v_b_2
 (13 13)  (1361 141)  (1361 141)  routing T_26_8.sp4_v_t_43 <X> T_26_8.sp4_h_r_11


LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8

 (8 8)  (1572 136)  (1572 136)  routing T_30_8.sp4_h_l_46 <X> T_30_8.sp4_h_r_7
 (10 8)  (1574 136)  (1574 136)  routing T_30_8.sp4_h_l_46 <X> T_30_8.sp4_h_r_7


LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8

 (13 3)  (1739 131)  (1739 131)  routing T_33_8.span4_horz_31 <X> T_33_8.span4_vert_b_1


LogicTile_6_7

 (10 5)  (298 117)  (298 117)  routing T_6_7.sp4_h_r_11 <X> T_6_7.sp4_v_b_4


LogicTile_7_7

 (6 8)  (348 120)  (348 120)  routing T_7_7.sp4_v_t_38 <X> T_7_7.sp4_v_b_6
 (5 9)  (347 121)  (347 121)  routing T_7_7.sp4_v_t_38 <X> T_7_7.sp4_v_b_6


RAM_Tile_8_7

 (7 1)  (403 113)  (403 113)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 114)  (396 114)  routing T_8_7.glb_netwk_6 <X> T_8_7.wire_bram/ram/RCLK
 (1 2)  (397 114)  (397 114)  routing T_8_7.glb_netwk_6 <X> T_8_7.wire_bram/ram/RCLK
 (2 2)  (398 114)  (398 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (15 2)  (411 114)  (411 114)  routing T_8_7.sp4_h_r_5 <X> T_8_7.lc_trk_g0_5
 (16 2)  (412 114)  (412 114)  routing T_8_7.sp4_h_r_5 <X> T_8_7.lc_trk_g0_5
 (17 2)  (413 114)  (413 114)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (16 3)  (412 115)  (412 115)  routing T_8_7.sp12_h_r_12 <X> T_8_7.lc_trk_g0_4
 (17 3)  (413 115)  (413 115)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (18 3)  (414 115)  (414 115)  routing T_8_7.sp4_h_r_5 <X> T_8_7.lc_trk_g0_5
 (28 4)  (424 116)  (424 116)  routing T_8_7.lc_trk_g2_5 <X> T_8_7.wire_bram/ram/WDATA_13
 (29 4)  (425 116)  (425 116)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_5 wire_bram/ram/WDATA_13
 (30 4)  (426 116)  (426 116)  routing T_8_7.lc_trk_g2_5 <X> T_8_7.wire_bram/ram/WDATA_13
 (39 4)  (435 116)  (435 116)  Enable bit of Mux _out_links/OutMux3_2 => wire_bram/ram/RDATA_13 sp12_v_b_4
 (15 10)  (411 122)  (411 122)  routing T_8_7.sp12_v_b_5 <X> T_8_7.lc_trk_g2_5
 (17 10)  (413 122)  (413 122)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_5 lc_trk_g2_5
 (18 10)  (414 122)  (414 122)  routing T_8_7.sp12_v_b_5 <X> T_8_7.lc_trk_g2_5
 (8 11)  (404 123)  (404 123)  routing T_8_7.sp4_h_r_7 <X> T_8_7.sp4_v_t_42
 (9 11)  (405 123)  (405 123)  routing T_8_7.sp4_h_r_7 <X> T_8_7.sp4_v_t_42
 (18 11)  (414 123)  (414 123)  routing T_8_7.sp12_v_b_5 <X> T_8_7.lc_trk_g2_5
 (29 12)  (425 124)  (425 124)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g0_5 wire_bram/ram/WDATA_9
 (30 12)  (426 124)  (426 124)  routing T_8_7.lc_trk_g0_5 <X> T_8_7.wire_bram/ram/WDATA_9
 (39 12)  (435 124)  (435 124)  Enable bit of Mux _out_links/OutMux2_6 => wire_bram/ram/RDATA_9 sp4_v_b_44
 (1 14)  (397 126)  (397 126)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (1 15)  (397 127)  (397 127)  routing T_8_7.lc_trk_g0_4 <X> T_8_7.wire_bram/ram/RE


LogicTile_9_7

 (2 4)  (440 116)  (440 116)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_10_7

 (11 15)  (503 127)  (503 127)  routing T_10_7.sp4_h_r_3 <X> T_10_7.sp4_h_l_46
 (13 15)  (505 127)  (505 127)  routing T_10_7.sp4_h_r_3 <X> T_10_7.sp4_h_l_46


LogicTile_11_7

 (17 3)  (563 115)  (563 115)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (0 6)  (546 118)  (546 118)  routing T_11_7.glb_netwk_3 <X> T_11_7.glb2local_0
 (1 6)  (547 118)  (547 118)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_3 glb2local_0
 (0 7)  (546 119)  (546 119)  routing T_11_7.glb_netwk_3 <X> T_11_7.glb2local_0
 (31 14)  (577 126)  (577 126)  routing T_11_7.lc_trk_g0_4 <X> T_11_7.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 126)  (578 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (40 14)  (586 126)  (586 126)  LC_7 Logic Functioning bit
 (41 14)  (587 126)  (587 126)  LC_7 Logic Functioning bit
 (42 14)  (588 126)  (588 126)  LC_7 Logic Functioning bit
 (43 14)  (589 126)  (589 126)  LC_7 Logic Functioning bit
 (40 15)  (586 127)  (586 127)  LC_7 Logic Functioning bit
 (41 15)  (587 127)  (587 127)  LC_7 Logic Functioning bit
 (42 15)  (588 127)  (588 127)  LC_7 Logic Functioning bit
 (43 15)  (589 127)  (589 127)  LC_7 Logic Functioning bit
 (46 15)  (592 127)  (592 127)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_12_7

 (12 6)  (612 118)  (612 118)  routing T_12_7.sp4_v_t_46 <X> T_12_7.sp4_h_l_40
 (11 7)  (611 119)  (611 119)  routing T_12_7.sp4_v_t_46 <X> T_12_7.sp4_h_l_40
 (13 7)  (613 119)  (613 119)  routing T_12_7.sp4_v_t_46 <X> T_12_7.sp4_h_l_40


LogicTile_14_7

 (3 2)  (711 114)  (711 114)  routing T_14_7.sp12_h_r_0 <X> T_14_7.sp12_h_l_23
 (3 3)  (711 115)  (711 115)  routing T_14_7.sp12_h_r_0 <X> T_14_7.sp12_h_l_23


LogicTile_15_7

 (3 2)  (765 114)  (765 114)  routing T_15_7.sp12_v_t_23 <X> T_15_7.sp12_h_l_23
 (3 4)  (765 116)  (765 116)  routing T_15_7.sp12_v_b_0 <X> T_15_7.sp12_h_r_0
 (3 5)  (765 117)  (765 117)  routing T_15_7.sp12_v_b_0 <X> T_15_7.sp12_h_r_0


LogicTile_16_7

 (3 4)  (819 116)  (819 116)  routing T_16_7.sp12_v_t_23 <X> T_16_7.sp12_h_r_0
 (21 4)  (837 116)  (837 116)  routing T_16_7.sp12_h_r_3 <X> T_16_7.lc_trk_g1_3
 (22 4)  (838 116)  (838 116)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (840 116)  (840 116)  routing T_16_7.sp12_h_r_3 <X> T_16_7.lc_trk_g1_3
 (21 5)  (837 117)  (837 117)  routing T_16_7.sp12_h_r_3 <X> T_16_7.lc_trk_g1_3
 (26 14)  (842 126)  (842 126)  routing T_16_7.lc_trk_g3_6 <X> T_16_7.wire_logic_cluster/lc_7/in_0
 (32 14)  (848 126)  (848 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 126)  (850 126)  routing T_16_7.lc_trk_g1_3 <X> T_16_7.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 126)  (852 126)  LC_7 Logic Functioning bit
 (38 14)  (854 126)  (854 126)  LC_7 Logic Functioning bit
 (22 15)  (838 127)  (838 127)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (841 127)  (841 127)  routing T_16_7.sp4_r_v_b_46 <X> T_16_7.lc_trk_g3_6
 (26 15)  (842 127)  (842 127)  routing T_16_7.lc_trk_g3_6 <X> T_16_7.wire_logic_cluster/lc_7/in_0
 (27 15)  (843 127)  (843 127)  routing T_16_7.lc_trk_g3_6 <X> T_16_7.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 127)  (844 127)  routing T_16_7.lc_trk_g3_6 <X> T_16_7.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 127)  (845 127)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 127)  (847 127)  routing T_16_7.lc_trk_g1_3 <X> T_16_7.wire_logic_cluster/lc_7/in_3
 (37 15)  (853 127)  (853 127)  LC_7 Logic Functioning bit
 (39 15)  (855 127)  (855 127)  LC_7 Logic Functioning bit
 (48 15)  (864 127)  (864 127)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


RAM_Tile_25_7

 (22 0)  (1328 112)  (1328 112)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (1329 112)  (1329 112)  routing T_25_7.sp12_h_l_16 <X> T_25_7.lc_trk_g0_3
 (7 1)  (1313 113)  (1313 113)  Ram config bit: MEMB_Power_Up_Control

 (21 1)  (1327 113)  (1327 113)  routing T_25_7.sp12_h_l_16 <X> T_25_7.lc_trk_g0_3
 (0 2)  (1306 114)  (1306 114)  routing T_25_7.glb_netwk_6 <X> T_25_7.wire_bram/ram/RCLK
 (1 2)  (1307 114)  (1307 114)  routing T_25_7.glb_netwk_6 <X> T_25_7.wire_bram/ram/RCLK
 (2 2)  (1308 114)  (1308 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (14 3)  (1320 115)  (1320 115)  routing T_25_7.sp4_r_v_b_28 <X> T_25_7.lc_trk_g0_4
 (17 3)  (1323 115)  (1323 115)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (29 4)  (1335 116)  (1335 116)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_3 wire_bram/ram/WDATA_13
 (30 5)  (1336 117)  (1336 117)  routing T_25_7.lc_trk_g0_3 <X> T_25_7.wire_bram/ram/WDATA_13
 (22 10)  (1328 122)  (1328 122)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (28 12)  (1334 124)  (1334 124)  routing T_25_7.lc_trk_g2_7 <X> T_25_7.wire_bram/ram/WDATA_9
 (29 12)  (1335 124)  (1335 124)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_7 wire_bram/ram/WDATA_9
 (30 12)  (1336 124)  (1336 124)  routing T_25_7.lc_trk_g2_7 <X> T_25_7.wire_bram/ram/WDATA_9
 (41 12)  (1347 124)  (1347 124)  Enable bit of Mux _out_links/OutMuxb_6 => wire_bram/ram/RDATA_9 sp4_r_v_b_45
 (30 13)  (1336 125)  (1336 125)  routing T_25_7.lc_trk_g2_7 <X> T_25_7.wire_bram/ram/WDATA_9
 (1 14)  (1307 126)  (1307 126)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (1 15)  (1307 127)  (1307 127)  routing T_25_7.lc_trk_g0_4 <X> T_25_7.wire_bram/ram/RE


LogicTile_26_7

 (3 2)  (1351 114)  (1351 114)  routing T_26_7.sp12_v_t_23 <X> T_26_7.sp12_h_l_23


IO_Tile_0_6

 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (17 5)  (0 101)  (0 101)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (3 9)  (14 105)  (14 105)  IO control bit: IOLEFT_IE_0

 (4 10)  (13 106)  (13 106)  routing T_0_6.span4_horz_10 <X> T_0_6.lc_trk_g1_2
 (12 10)  (5 106)  (5 106)  routing T_0_6.lc_trk_g1_2 <X> T_0_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 106)  (1 106)  IOB_1 IO Functioning bit
 (4 11)  (13 107)  (13 107)  routing T_0_6.span4_horz_10 <X> T_0_6.lc_trk_g1_2
 (6 11)  (11 107)  (11 107)  routing T_0_6.span4_horz_10 <X> T_0_6.lc_trk_g1_2
 (7 11)  (10 107)  (10 107)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_10 lc_trk_g1_2
 (12 11)  (5 107)  (5 107)  routing T_0_6.lc_trk_g1_2 <X> T_0_6.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 107)  (4 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit
 (16 14)  (1 110)  (1 110)  IOB_1 IO Functioning bit


LogicTile_4_6

 (3 7)  (183 103)  (183 103)  routing T_4_6.sp12_h_l_23 <X> T_4_6.sp12_v_t_23
 (8 14)  (188 110)  (188 110)  routing T_4_6.sp4_v_t_47 <X> T_4_6.sp4_h_l_47
 (9 14)  (189 110)  (189 110)  routing T_4_6.sp4_v_t_47 <X> T_4_6.sp4_h_l_47


LogicTile_9_6

 (19 7)  (457 103)  (457 103)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_29_6

 (4 0)  (1514 96)  (1514 96)  routing T_29_6.sp4_v_t_41 <X> T_29_6.sp4_v_b_0
 (6 0)  (1516 96)  (1516 96)  routing T_29_6.sp4_v_t_41 <X> T_29_6.sp4_v_b_0


IO_Tile_33_6

 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit


IO_Tile_0_5

 (16 0)  (1 80)  (1 80)  IOB_0 IO Functioning bit
 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (12 4)  (5 84)  (5 84)  routing T_0_5.lc_trk_g1_5 <X> T_0_5.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 84)  (4 84)  routing T_0_5.lc_trk_g1_5 <X> T_0_5.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 84)  (1 84)  IOB_0 IO Functioning bit
 (13 5)  (4 85)  (4 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (4 10)  (13 90)  (13 90)  routing T_0_5.span4_horz_34 <X> T_0_5.lc_trk_g1_2
 (12 10)  (5 90)  (5 90)  routing T_0_5.lc_trk_g1_2 <X> T_0_5.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 90)  (1 90)  IOB_1 IO Functioning bit
 (5 11)  (12 91)  (12 91)  routing T_0_5.span4_horz_34 <X> T_0_5.lc_trk_g1_2
 (6 11)  (11 91)  (11 91)  routing T_0_5.span4_horz_34 <X> T_0_5.lc_trk_g1_2
 (7 11)  (10 91)  (10 91)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_34 lc_trk_g1_2
 (12 11)  (5 91)  (5 91)  routing T_0_5.lc_trk_g1_2 <X> T_0_5.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 91)  (4 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (12 92)  (12 92)  routing T_0_5.span4_vert_b_13 <X> T_0_5.lc_trk_g1_5
 (7 12)  (10 92)  (10 92)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (9 92)  (9 92)  routing T_0_5.span4_vert_b_13 <X> T_0_5.lc_trk_g1_5
 (13 13)  (4 93)  (4 93)  routing T_0_5.span4_horz_43 <X> T_0_5.span4_vert_b_3
 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit
 (16 14)  (1 94)  (1 94)  IOB_1 IO Functioning bit


LogicTile_1_5

 (5 10)  (23 90)  (23 90)  routing T_1_5.sp4_h_r_3 <X> T_1_5.sp4_h_l_43
 (4 11)  (22 91)  (22 91)  routing T_1_5.sp4_h_r_3 <X> T_1_5.sp4_h_l_43


LogicTile_2_5

 (8 14)  (80 94)  (80 94)  routing T_2_5.sp4_v_t_41 <X> T_2_5.sp4_h_l_47
 (9 14)  (81 94)  (81 94)  routing T_2_5.sp4_v_t_41 <X> T_2_5.sp4_h_l_47
 (10 14)  (82 94)  (82 94)  routing T_2_5.sp4_v_t_41 <X> T_2_5.sp4_h_l_47
 (19 15)  (91 95)  (91 95)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_12_5

 (3 2)  (603 82)  (603 82)  routing T_12_5.sp12_v_t_23 <X> T_12_5.sp12_h_l_23


IO_Tile_33_5

 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (12 4)  (1738 84)  (1738 84)  routing T_33_5.lc_trk_g1_5 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 84)  (1739 84)  routing T_33_5.lc_trk_g1_5 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 84)  (1742 84)  IOB_0 IO Functioning bit
 (13 5)  (1739 85)  (1739 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (5 12)  (1731 92)  (1731 92)  routing T_33_5.span4_vert_b_13 <X> T_33_5.lc_trk_g1_5
 (7 12)  (1733 92)  (1733 92)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (1734 92)  (1734 92)  routing T_33_5.span4_vert_b_13 <X> T_33_5.lc_trk_g1_5
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit


IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (17 5)  (0 69)  (0 69)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (5 6)  (12 70)  (12 70)  routing T_0_4.span4_vert_b_7 <X> T_0_4.lc_trk_g0_7
 (7 6)  (10 70)  (10 70)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (9 71)  (9 71)  routing T_0_4.span4_vert_b_7 <X> T_0_4.lc_trk_g0_7
 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (13 10)  (4 74)  (4 74)  routing T_0_4.lc_trk_g0_7 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 74)  (1 74)  IOB_1 IO Functioning bit
 (12 11)  (5 75)  (5 75)  routing T_0_4.lc_trk_g0_7 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 75)  (4 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit
 (16 14)  (1 78)  (1 78)  IOB_1 IO Functioning bit


LogicTile_4_4

 (3 7)  (183 71)  (183 71)  routing T_4_4.sp12_h_l_23 <X> T_4_4.sp12_v_t_23


LogicTile_13_4

 (6 8)  (660 72)  (660 72)  routing T_13_4.sp4_h_r_1 <X> T_13_4.sp4_v_b_6
 (3 12)  (657 76)  (657 76)  routing T_13_4.sp12_v_t_22 <X> T_13_4.sp12_h_r_1
 (4 14)  (658 78)  (658 78)  routing T_13_4.sp4_h_r_3 <X> T_13_4.sp4_v_t_44
 (6 14)  (660 78)  (660 78)  routing T_13_4.sp4_h_r_3 <X> T_13_4.sp4_v_t_44
 (5 15)  (659 79)  (659 79)  routing T_13_4.sp4_h_r_3 <X> T_13_4.sp4_v_t_44


LogicTile_14_4

 (19 13)  (727 77)  (727 77)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (19 15)  (727 79)  (727 79)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_15_4

 (11 6)  (773 70)  (773 70)  routing T_15_4.sp4_v_b_9 <X> T_15_4.sp4_v_t_40
 (13 6)  (775 70)  (775 70)  routing T_15_4.sp4_v_b_9 <X> T_15_4.sp4_v_t_40


LogicTile_16_4

 (6 8)  (822 72)  (822 72)  routing T_16_4.sp4_v_t_38 <X> T_16_4.sp4_v_b_6
 (5 9)  (821 73)  (821 73)  routing T_16_4.sp4_v_t_38 <X> T_16_4.sp4_v_b_6


LogicTile_24_4

 (3 2)  (1255 66)  (1255 66)  routing T_24_4.sp12_h_r_0 <X> T_24_4.sp12_h_l_23
 (3 3)  (1255 67)  (1255 67)  routing T_24_4.sp12_h_r_0 <X> T_24_4.sp12_h_l_23


RAM_Tile_25_4

 (3 15)  (1309 79)  (1309 79)  routing T_25_4.sp12_h_l_22 <X> T_25_4.sp12_v_t_22


LogicTile_26_4

 (3 2)  (1351 66)  (1351 66)  routing T_26_4.sp12_h_r_0 <X> T_26_4.sp12_h_l_23
 (3 3)  (1351 67)  (1351 67)  routing T_26_4.sp12_h_r_0 <X> T_26_4.sp12_h_l_23


IO_Tile_33_4

 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (17 5)  (1743 69)  (1743 69)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (3 6)  (1729 70)  (1729 70)  IO control bit: IORIGHT_IE_1

 (3 9)  (1729 73)  (1729 73)  IO control bit: IORIGHT_IE_0

 (17 9)  (1743 73)  (1743 73)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit


LogicTile_6_3

 (8 9)  (296 57)  (296 57)  routing T_6_3.sp4_v_t_41 <X> T_6_3.sp4_v_b_7
 (10 9)  (298 57)  (298 57)  routing T_6_3.sp4_v_t_41 <X> T_6_3.sp4_v_b_7


LogicTile_7_3

 (4 8)  (346 56)  (346 56)  routing T_7_3.sp4_v_t_43 <X> T_7_3.sp4_v_b_6


LogicTile_9_3

 (9 9)  (447 57)  (447 57)  routing T_9_3.sp4_v_t_42 <X> T_9_3.sp4_v_b_7


LogicTile_26_3

 (3 6)  (1351 54)  (1351 54)  routing T_26_3.sp12_h_r_0 <X> T_26_3.sp12_v_t_23
 (3 7)  (1351 55)  (1351 55)  routing T_26_3.sp12_h_r_0 <X> T_26_3.sp12_v_t_23


IO_Tile_33_3

 (3 6)  (1729 54)  (1729 54)  IO control bit: IORIGHT_IE_1

 (17 9)  (1743 57)  (1743 57)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit


LogicTile_22_2

 (3 6)  (1147 38)  (1147 38)  routing T_22_2.sp12_h_r_0 <X> T_22_2.sp12_v_t_23
 (3 7)  (1147 39)  (1147 39)  routing T_22_2.sp12_h_r_0 <X> T_22_2.sp12_v_t_23


LogicTile_26_2

 (3 6)  (1351 38)  (1351 38)  routing T_26_2.sp12_h_r_0 <X> T_26_2.sp12_v_t_23
 (3 7)  (1351 39)  (1351 39)  routing T_26_2.sp12_h_r_0 <X> T_26_2.sp12_v_t_23


LogicTile_29_2

 (13 5)  (1523 37)  (1523 37)  routing T_29_2.sp4_v_t_37 <X> T_29_2.sp4_h_r_5


IO_Tile_33_2

 (4 0)  (1730 32)  (1730 32)  routing T_33_2.span4_horz_40 <X> T_33_2.lc_trk_g0_0
 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (4 1)  (1730 33)  (1730 33)  routing T_33_2.span4_horz_40 <X> T_33_2.lc_trk_g0_0
 (5 1)  (1731 33)  (1731 33)  routing T_33_2.span4_horz_40 <X> T_33_2.lc_trk_g0_0
 (6 1)  (1732 33)  (1732 33)  routing T_33_2.span4_horz_40 <X> T_33_2.lc_trk_g0_0
 (7 1)  (1733 33)  (1733 33)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_40 lc_trk_g0_0
 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (16 4)  (1742 36)  (1742 36)  IOB_0 IO Functioning bit
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (3 6)  (1729 38)  (1729 38)  IO control bit: BIORIGHT_IE_1

 (16 8)  (1742 40)  (1742 40)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 9)  (1743 41)  (1743 41)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit


LogicTile_24_1

 (3 6)  (1255 22)  (1255 22)  routing T_24_1.sp12_h_r_0 <X> T_24_1.sp12_v_t_23
 (3 7)  (1255 23)  (1255 23)  routing T_24_1.sp12_h_r_0 <X> T_24_1.sp12_v_t_23


LogicTile_26_1

 (3 6)  (1351 22)  (1351 22)  routing T_26_1.sp12_h_r_0 <X> T_26_1.sp12_v_t_23
 (3 7)  (1351 23)  (1351 23)  routing T_26_1.sp12_h_r_0 <X> T_26_1.sp12_v_t_23


IO_Tile_33_1

 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (17 5)  (1743 21)  (1743 21)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (3 6)  (1729 22)  (1729 22)  IO control bit: BIORIGHT_IE_1

 (3 9)  (1729 25)  (1729 25)  IO control bit: BIORIGHT_IE_0

 (17 9)  (1743 25)  (1743 25)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6
 (1 3)  (871 272)  (871 272)  routing T_0_0.padin_3 <X> T_0_0.glb_netwk_3


IO_Tile_4_0

 (3 1)  (207 14)  (207 14)  IO control bit: IODOWN_REN_1

 (1 3)  (205 13)  (205 13)  Enable bit of Mux _out_links/OutMux6_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_0
 (17 3)  (185 13)  (185 13)  IOB_0 IO Functioning bit
 (3 9)  (207 6)  (207 6)  IO control bit: IODOWN_IE_0

 (12 10)  (214 4)  (214 4)  routing T_4_0.lc_trk_g1_6 <X> T_4_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (215 4)  (215 4)  routing T_4_0.lc_trk_g1_6 <X> T_4_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (184 4)  (184 4)  IOB_1 IO Functioning bit
 (12 11)  (214 5)  (214 5)  routing T_4_0.lc_trk_g1_6 <X> T_4_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (215 5)  (215 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (185 2)  (185 2)  IOB_1 IO Functioning bit
 (16 14)  (184 0)  (184 0)  IOB_1 IO Functioning bit
 (6 15)  (198 1)  (198 1)  routing T_4_0.span12_vert_14 <X> T_4_0.lc_trk_g1_6
 (7 15)  (199 1)  (199 1)  Enable bit of Mux _local_links/g1_mux_6 => span12_vert_14 lc_trk_g1_6


IO_Tile_6_0

 (3 1)  (315 14)  (315 14)  IO control bit: BIODOWN_REN_1

 (5 6)  (305 8)  (305 8)  routing T_6_0.span4_vert_31 <X> T_6_0.lc_trk_g0_7
 (6 6)  (306 8)  (306 8)  routing T_6_0.span4_vert_31 <X> T_6_0.lc_trk_g0_7
 (7 6)  (307 8)  (307 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_31 lc_trk_g0_7
 (8 7)  (308 9)  (308 9)  routing T_6_0.span4_vert_31 <X> T_6_0.lc_trk_g0_7
 (13 10)  (323 4)  (323 4)  routing T_6_0.lc_trk_g0_7 <X> T_6_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (292 4)  (292 4)  IOB_1 IO Functioning bit
 (12 11)  (322 5)  (322 5)  routing T_6_0.lc_trk_g0_7 <X> T_6_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (323 5)  (323 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (293 2)  (293 2)  IOB_1 IO Functioning bit
 (16 14)  (292 0)  (292 0)  IOB_1 IO Functioning bit


IO_Tile_7_0

 (3 1)  (369 14)  (369 14)  IO control bit: BIODOWN_REN_1

 (12 10)  (376 4)  (376 4)  routing T_7_0.lc_trk_g1_6 <X> T_7_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (377 4)  (377 4)  routing T_7_0.lc_trk_g1_6 <X> T_7_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (346 4)  (346 4)  IOB_1 IO Functioning bit
 (12 11)  (376 5)  (376 5)  routing T_7_0.lc_trk_g1_6 <X> T_7_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (377 5)  (377 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit
 (16 14)  (346 0)  (346 0)  IOB_1 IO Functioning bit
 (4 15)  (358 1)  (358 1)  routing T_7_0.span4_vert_30 <X> T_7_0.lc_trk_g1_6
 (5 15)  (359 1)  (359 1)  routing T_7_0.span4_vert_30 <X> T_7_0.lc_trk_g1_6
 (6 15)  (360 1)  (360 1)  routing T_7_0.span4_vert_30 <X> T_7_0.lc_trk_g1_6
 (7 15)  (361 1)  (361 1)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_30 lc_trk_g1_6


IO_Tile_8_0

 (16 0)  (400 15)  (400 15)  IOB_0 IO Functioning bit
 (14 1)  (432 14)  (432 14)  routing T_8_0.span4_horz_l_12 <X> T_8_0.span4_horz_r_0
 (17 3)  (401 13)  (401 13)  IOB_0 IO Functioning bit
 (12 4)  (430 11)  (430 11)  routing T_8_0.lc_trk_g1_5 <X> T_8_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (431 11)  (431 11)  routing T_8_0.lc_trk_g1_5 <X> T_8_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (400 11)  (400 11)  IOB_0 IO Functioning bit
 (13 5)  (431 10)  (431 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 8)  (422 8)  IO control bit: BIODOWN_REN_0

 (5 12)  (413 3)  (413 3)  routing T_8_0.span4_horz_r_13 <X> T_8_0.lc_trk_g1_5
 (7 12)  (415 3)  (415 3)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_13 lc_trk_g1_5
 (8 12)  (416 3)  (416 3)  routing T_8_0.span4_horz_r_13 <X> T_8_0.lc_trk_g1_5


IO_Tile_9_0

 (12 2)  (472 12)  (472 12)  routing T_9_0.span4_vert_31 <X> T_9_0.span4_horz_l_13


IO_Tile_11_0

 (3 1)  (573 14)  (573 14)  IO control bit: BIODOWN_REN_1

 (6 2)  (564 12)  (564 12)  routing T_11_0.span12_vert_19 <X> T_11_0.lc_trk_g0_3
 (7 2)  (565 12)  (565 12)  Enable bit of Mux _local_links/g0_mux_3 => span12_vert_19 lc_trk_g0_3
 (8 3)  (566 13)  (566 13)  routing T_11_0.span12_vert_19 <X> T_11_0.lc_trk_g0_3
 (16 10)  (550 4)  (550 4)  IOB_1 IO Functioning bit
 (12 11)  (580 5)  (580 5)  routing T_11_0.lc_trk_g0_3 <X> T_11_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (581 5)  (581 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (551 2)  (551 2)  IOB_1 IO Functioning bit
 (16 14)  (550 0)  (550 0)  IOB_1 IO Functioning bit


IO_Tile_12_0

 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (14 1)  (636 14)  (636 14)  routing T_12_0.span4_horz_l_12 <X> T_12_0.span4_horz_r_0
 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (17 5)  (605 10)  (605 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (5 6)  (617 8)  (617 8)  routing T_12_0.span4_horz_r_15 <X> T_12_0.lc_trk_g0_7
 (7 6)  (619 8)  (619 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_15 lc_trk_g0_7
 (8 6)  (620 8)  (620 8)  routing T_12_0.span4_horz_r_15 <X> T_12_0.lc_trk_g0_7
 (3 9)  (627 6)  (627 6)  IO control bit: BIODOWN_IE_0

 (13 10)  (635 4)  (635 4)  routing T_12_0.lc_trk_g0_7 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (12 11)  (634 5)  (634 5)  routing T_12_0.lc_trk_g0_7 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (635 5)  (635 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit


IO_Tile_13_0

 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 fabout
 (14 5)  (690 10)  (690 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (15 5)  (691 10)  (691 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (12 12)  (688 3)  (688 3)  routing T_13_0.span4_vert_43 <X> T_13_0.span4_horz_l_15
 (4 13)  (670 2)  (670 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (5 13)  (671 2)  (671 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (7 13)  (673 2)  (673 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4


IO_Tile_14_0

 (3 2)  (735 12)  (735 12)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_5

 (2 4)  (734 11)  (734 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_7

 (3 4)  (735 11)  (735 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_8

 (3 5)  (735 10)  (735 10)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_6

 (3 7)  (735 9)  (735 9)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_9



IO_Tile_15_0

 (3 2)  (789 12)  (789 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_5

 (3 3)  (789 13)  (789 13)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_3

 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7

 (3 5)  (789 10)  (789 10)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_6

 (3 6)  (789 8)  (789 8)  IO control bit: IODOWN_IE_1

 (17 9)  (767 6)  (767 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (0 11)  (785 5)  (785 5)  Enable bit of Mux _out_links/OutMux5_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_44
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (3 0)  (843 15)  (843 15)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_2

 (16 0)  (820 15)  (820 15)  IOB_0 IO Functioning bit
 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (12 4)  (850 11)  (850 11)  routing T_16_0.lc_trk_g1_3 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (820 11)  (820 11)  IOB_0 IO Functioning bit
 (12 5)  (850 10)  (850 10)  routing T_16_0.lc_trk_g1_3 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (851 10)  (851 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (5 10)  (833 4)  (833 4)  routing T_16_0.span4_vert_43 <X> T_16_0.lc_trk_g1_3
 (6 10)  (834 4)  (834 4)  routing T_16_0.span4_vert_43 <X> T_16_0.lc_trk_g1_3
 (7 10)  (835 4)  (835 4)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_43 lc_trk_g1_3
 (8 10)  (836 4)  (836 4)  routing T_16_0.span4_vert_43 <X> T_16_0.lc_trk_g1_3
 (8 11)  (836 5)  (836 5)  routing T_16_0.span4_vert_43 <X> T_16_0.lc_trk_g1_3
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0



IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 2)  (955 12)  (955 12)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_5

 (3 3)  (955 13)  (955 13)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_3



IO_Tile_20_0

 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_0 fabout
 (14 5)  (1072 10)  (1072 10)  routing T_20_0.lc_trk_g1_0 <X> T_20_0.fabout
 (4 9)  (1052 6)  (1052 6)  routing T_20_0.span12_vert_16 <X> T_20_0.lc_trk_g1_0
 (6 9)  (1054 6)  (1054 6)  routing T_20_0.span12_vert_16 <X> T_20_0.lc_trk_g1_0
 (7 9)  (1055 6)  (1055 6)  Enable bit of Mux _local_links/g1_mux_0 => span12_vert_16 lc_trk_g1_0


IO_Tile_22_0

 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit


IO_Tile_24_0

 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (17 13)  (1257 2)  (1257 2)  IOB_1 IO Functioning bit


IO_Tile_25_0

 (17 3)  (1311 13)  (1311 13)  IOB_0 IO Functioning bit


IO_Tile_28_0

 (17 3)  (1461 13)  (1461 13)  IOB_0 IO Functioning bit


IO_Tile_29_0

 (3 1)  (1537 14)  (1537 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1515 13)  (1515 13)  IOB_0 IO Functioning bit
 (2 6)  (1536 8)  (1536 8)  IO control bit: IODOWN_REN_0

 (17 13)  (1515 2)  (1515 2)  IOB_1 IO Functioning bit

