
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={12,rS,rD,UIMM}                        Premise(F2)
	S3= ICache[addr]={12,rS,rD,UIMM}                            Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= A_EX.Out=>ALU.A                                         Premise(F4)
	S7= B_EX.Out=>ALU.B                                         Premise(F5)
	S8= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F6)
	S9= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F7)
	S10= ALU.Out=>ALUOut_MEM.In                                 Premise(F8)
	S11= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F9)
	S12= A_MEM.Out=>A_WB.In                                     Premise(F10)
	S13= LIMMEXT.Out=>B_EX.In                                   Premise(F11)
	S14= B_MEM.Out=>B_WB.In                                     Premise(F12)
	S15= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F13)
	S16= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F14)
	S17= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F15)
	S18= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F16)
	S19= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F17)
	S20= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F18)
	S21= FU.Bub_IF=>CU_IF.Bub                                   Premise(F19)
	S22= FU.Halt_IF=>CU_IF.Halt                                 Premise(F20)
	S23= ICache.Hit=>CU_IF.ICacheHit                            Premise(F21)
	S24= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F22)
	S25= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F23)
	S26= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F24)
	S27= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F25)
	S28= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F26)
	S29= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F27)
	S30= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F28)
	S31= ICache.Hit=>FU.ICacheHit                               Premise(F29)
	S32= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F30)
	S33= IR_EX.Out=>FU.IR_EX                                    Premise(F31)
	S34= IR_MEM.Out=>FU.IR_MEM                                  Premise(F32)
	S35= IR_WB.Out=>FU.IR_WB                                    Premise(F33)
	S36= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F34)
	S37= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F35)
	S38= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F36)
	S39= ALU.Out=>FU.InEX                                       Premise(F37)
	S40= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F38)
	S41= ALUOut_MEM.Out=>FU.InMEM                               Premise(F39)
	S42= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F40)
	S43= ALUOut_WB.Out=>FU.InWB                                 Premise(F41)
	S44= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F42)
	S45= ALUOut_WB.Out=>GPR.WData                               Premise(F43)
	S46= IR_WB.Out20_16=>GPR.WReg                               Premise(F44)
	S47= IMMU.Addr=>IAddrReg.In                                 Premise(F45)
	S48= PC.Out=>ICache.IEA                                     Premise(F46)
	S49= ICache.IEA=addr                                        Path(S5,S48)
	S50= ICache.Hit=ICacheHit(addr)                             ICache-Search(S49)
	S51= ICache.Out={12,rS,rD,UIMM}                             ICache-Search(S49,S3)
	S52= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S50,S23)
	S53= FU.ICacheHit=ICacheHit(addr)                           Path(S50,S31)
	S54= ICache.Out=>ICacheReg.In                               Premise(F47)
	S55= ICacheReg.In={12,rS,rD,UIMM}                           Path(S51,S54)
	S56= PC.Out=>IMMU.IEA                                       Premise(F48)
	S57= IMMU.IEA=addr                                          Path(S5,S56)
	S58= CP0.ASID=>IMMU.PID                                     Premise(F49)
	S59= IMMU.PID=pid                                           Path(S4,S58)
	S60= IMMU.Addr={pid,addr}                                   IMMU-Search(S59,S57)
	S61= IAddrReg.In={pid,addr}                                 Path(S60,S47)
	S62= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S59,S57)
	S63= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S62,S24)
	S64= IR_MEM.Out=>IR_DMMU1.In                                Premise(F50)
	S65= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F51)
	S66= ICache.Out=>IR_ID.In                                   Premise(F52)
	S67= IR_ID.In={12,rS,rD,UIMM}                               Path(S51,S66)
	S68= ICache.Out=>IR_IMMU.In                                 Premise(F53)
	S69= IR_IMMU.In={12,rS,rD,UIMM}                             Path(S51,S68)
	S70= IR_EX.Out=>IR_MEM.In                                   Premise(F54)
	S71= IR_MEM.Out=>IR_WB.In                                   Premise(F55)
	S72= IR_ID.Out15_0=>LIMMEXT.In                              Premise(F56)
	S73= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F57)
	S74= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F58)
	S75= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F59)
	S76= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F60)
	S77= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F61)
	S78= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F62)
	S79= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F63)
	S80= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F64)
	S81= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F65)
	S82= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F66)
	S83= IR_EX.Out31_26=>CU_EX.Op                               Premise(F67)
	S84= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F68)
	S85= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F69)
	S86= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F70)
	S87= IR_ID.Out31_26=>CU_ID.Op                               Premise(F71)
	S88= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F72)
	S89= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F73)
	S90= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F74)
	S91= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F75)
	S92= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F76)
	S93= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F77)
	S94= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F78)
	S95= IR_WB.Out31_26=>CU_WB.Op                               Premise(F79)
	S96= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F80)
	S97= CtrlA_EX=0                                             Premise(F81)
	S98= CtrlB_EX=0                                             Premise(F82)
	S99= CtrlALUOut_MEM=0                                       Premise(F83)
	S100= CtrlALUOut_DMMU1=0                                    Premise(F84)
	S101= CtrlALUOut_DMMU2=0                                    Premise(F85)
	S102= CtrlALUOut_WB=0                                       Premise(F86)
	S103= CtrlA_MEM=0                                           Premise(F87)
	S104= CtrlA_WB=0                                            Premise(F88)
	S105= CtrlB_MEM=0                                           Premise(F89)
	S106= CtrlB_WB=0                                            Premise(F90)
	S107= CtrlICache=0                                          Premise(F91)
	S108= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S3,S107)
	S109= CtrlIMMU=0                                            Premise(F92)
	S110= CtrlIR_DMMU1=0                                        Premise(F93)
	S111= CtrlIR_DMMU2=0                                        Premise(F94)
	S112= CtrlIR_EX=0                                           Premise(F95)
	S113= CtrlIR_ID=1                                           Premise(F96)
	S114= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Write(S67,S113)
	S115= CtrlIR_IMMU=0                                         Premise(F97)
	S116= CtrlIR_MEM=0                                          Premise(F98)
	S117= CtrlIR_WB=0                                           Premise(F99)
	S118= CtrlGPR=0                                             Premise(F100)
	S119= CtrlIAddrReg=0                                        Premise(F101)
	S120= CtrlPC=0                                              Premise(F102)
	S121= CtrlPCInc=1                                           Premise(F103)
	S122= PC[Out]=addr+4                                        PC-Inc(S1,S120,S121)
	S123= PC[CIA]=addr                                          PC-Inc(S1,S120,S121)
	S124= CtrlIMem=0                                            Premise(F104)
	S125= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S2,S124)
	S126= CtrlICacheReg=0                                       Premise(F105)
	S127= CtrlASIDIn=0                                          Premise(F106)
	S128= CtrlCP0=0                                             Premise(F107)
	S129= CP0[ASID]=pid                                         CP0-Hold(S0,S128)
	S130= CtrlEPCIn=0                                           Premise(F108)
	S131= CtrlExCodeIn=0                                        Premise(F109)
	S132= CtrlIRMux=0                                           Premise(F110)
	S133= GPR[rS]=a                                             Premise(F111)

ID	S134= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S114)
	S135= IR_ID.Out31_26=12                                     IR-Out(S114)
	S136= IR_ID.Out25_21=rS                                     IR-Out(S114)
	S137= IR_ID.Out20_16=rD                                     IR-Out(S114)
	S138= IR_ID.Out15_0=UIMM                                    IR-Out(S114)
	S139= PC.Out=addr+4                                         PC-Out(S122)
	S140= PC.CIA=addr                                           PC-Out(S123)
	S141= PC.CIA31_28=addr[31:28]                               PC-Out(S123)
	S142= CP0.ASID=pid                                          CP0-Read-ASID(S129)
	S143= A_EX.Out=>ALU.A                                       Premise(F219)
	S144= B_EX.Out=>ALU.B                                       Premise(F220)
	S145= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F221)
	S146= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F222)
	S147= ALU.Out=>ALUOut_MEM.In                                Premise(F223)
	S148= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F224)
	S149= A_MEM.Out=>A_WB.In                                    Premise(F225)
	S150= LIMMEXT.Out=>B_EX.In                                  Premise(F226)
	S151= B_MEM.Out=>B_WB.In                                    Premise(F227)
	S152= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F228)
	S153= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F229)
	S154= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F230)
	S155= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F231)
	S156= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F232)
	S157= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F233)
	S158= FU.Bub_IF=>CU_IF.Bub                                  Premise(F234)
	S159= FU.Halt_IF=>CU_IF.Halt                                Premise(F235)
	S160= ICache.Hit=>CU_IF.ICacheHit                           Premise(F236)
	S161= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F237)
	S162= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F238)
	S163= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F239)
	S164= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F240)
	S165= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F241)
	S166= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F242)
	S167= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F243)
	S168= ICache.Hit=>FU.ICacheHit                              Premise(F244)
	S169= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F245)
	S170= IR_EX.Out=>FU.IR_EX                                   Premise(F246)
	S171= IR_MEM.Out=>FU.IR_MEM                                 Premise(F247)
	S172= IR_WB.Out=>FU.IR_WB                                   Premise(F248)
	S173= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F249)
	S174= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F250)
	S175= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F251)
	S176= ALU.Out=>FU.InEX                                      Premise(F252)
	S177= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F253)
	S178= FU.InID2_RReg=5'b00000                                Premise(F254)
	S179= ALUOut_MEM.Out=>FU.InMEM                              Premise(F255)
	S180= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F256)
	S181= ALUOut_WB.Out=>FU.InWB                                Premise(F257)
	S182= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F258)
	S183= ALUOut_WB.Out=>GPR.WData                              Premise(F259)
	S184= IR_WB.Out20_16=>GPR.WReg                              Premise(F260)
	S185= IMMU.Addr=>IAddrReg.In                                Premise(F261)
	S186= PC.Out=>ICache.IEA                                    Premise(F262)
	S187= ICache.IEA=addr+4                                     Path(S139,S186)
	S188= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S187)
	S189= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S188,S160)
	S190= FU.ICacheHit=ICacheHit(addr+4)                        Path(S188,S168)
	S191= ICache.Out=>ICacheReg.In                              Premise(F263)
	S192= PC.Out=>IMMU.IEA                                      Premise(F264)
	S193= IMMU.IEA=addr+4                                       Path(S139,S192)
	S194= CP0.ASID=>IMMU.PID                                    Premise(F265)
	S195= IMMU.PID=pid                                          Path(S142,S194)
	S196= IMMU.Addr={pid,addr+4}                                IMMU-Search(S195,S193)
	S197= IAddrReg.In={pid,addr+4}                              Path(S196,S185)
	S198= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S195,S193)
	S199= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S198,S161)
	S200= IR_MEM.Out=>IR_DMMU1.In                               Premise(F266)
	S201= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F267)
	S202= ICache.Out=>IR_ID.In                                  Premise(F268)
	S203= ICache.Out=>IR_IMMU.In                                Premise(F269)
	S204= IR_EX.Out=>IR_MEM.In                                  Premise(F270)
	S205= IR_MEM.Out=>IR_WB.In                                  Premise(F271)
	S206= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F272)
	S207= LIMMEXT.In=UIMM                                       Path(S138,S206)
	S208= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S207)
	S209= B_EX.In={16{0},UIMM}                                  Path(S208,S150)
	S210= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F273)
	S211= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F274)
	S212= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F275)
	S213= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F276)
	S214= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F277)
	S215= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F278)
	S216= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F279)
	S217= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F280)
	S218= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F281)
	S219= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F282)
	S220= IR_EX.Out31_26=>CU_EX.Op                              Premise(F283)
	S221= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F284)
	S222= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F285)
	S223= CU_ID.IRFunc1=rD                                      Path(S137,S222)
	S224= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F286)
	S225= CU_ID.IRFunc2=rS                                      Path(S136,S224)
	S226= IR_ID.Out31_26=>CU_ID.Op                              Premise(F287)
	S227= CU_ID.Op=12                                           Path(S135,S226)
	S228= CU_ID.Func=alu_add                                    CU_ID(S227)
	S229= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F288)
	S230= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F289)
	S231= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F290)
	S232= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F291)
	S233= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F292)
	S234= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F293)
	S235= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F294)
	S236= IR_WB.Out31_26=>CU_WB.Op                              Premise(F295)
	S237= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F296)
	S238= CtrlA_EX=1                                            Premise(F297)
	S239= CtrlB_EX=1                                            Premise(F298)
	S240= [B_EX]={16{0},UIMM}                                   B_EX-Write(S209,S239)
	S241= CtrlALUOut_MEM=0                                      Premise(F299)
	S242= CtrlALUOut_DMMU1=0                                    Premise(F300)
	S243= CtrlALUOut_DMMU2=0                                    Premise(F301)
	S244= CtrlALUOut_WB=0                                       Premise(F302)
	S245= CtrlA_MEM=0                                           Premise(F303)
	S246= CtrlA_WB=0                                            Premise(F304)
	S247= CtrlB_MEM=0                                           Premise(F305)
	S248= CtrlB_WB=0                                            Premise(F306)
	S249= CtrlICache=0                                          Premise(F307)
	S250= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S108,S249)
	S251= CtrlIMMU=0                                            Premise(F308)
	S252= CtrlIR_DMMU1=0                                        Premise(F309)
	S253= CtrlIR_DMMU2=0                                        Premise(F310)
	S254= CtrlIR_EX=1                                           Premise(F311)
	S255= CtrlIR_ID=0                                           Premise(F312)
	S256= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S114,S255)
	S257= CtrlIR_IMMU=0                                         Premise(F313)
	S258= CtrlIR_MEM=0                                          Premise(F314)
	S259= CtrlIR_WB=0                                           Premise(F315)
	S260= CtrlGPR=0                                             Premise(F316)
	S261= GPR[rS]=a                                             GPR-Hold(S133,S260)
	S262= CtrlIAddrReg=0                                        Premise(F317)
	S263= CtrlPC=0                                              Premise(F318)
	S264= CtrlPCInc=0                                           Premise(F319)
	S265= PC[CIA]=addr                                          PC-Hold(S123,S264)
	S266= PC[Out]=addr+4                                        PC-Hold(S122,S263,S264)
	S267= CtrlIMem=0                                            Premise(F320)
	S268= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S125,S267)
	S269= CtrlICacheReg=0                                       Premise(F321)
	S270= CtrlASIDIn=0                                          Premise(F322)
	S271= CtrlCP0=0                                             Premise(F323)
	S272= CP0[ASID]=pid                                         CP0-Hold(S129,S271)
	S273= CtrlEPCIn=0                                           Premise(F324)
	S274= CtrlExCodeIn=0                                        Premise(F325)
	S275= CtrlIRMux=0                                           Premise(F326)

EX	S276= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S240)
	S277= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S240)
	S278= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S240)
	S279= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S256)
	S280= IR_ID.Out31_26=12                                     IR-Out(S256)
	S281= IR_ID.Out25_21=rS                                     IR-Out(S256)
	S282= IR_ID.Out20_16=rD                                     IR-Out(S256)
	S283= IR_ID.Out15_0=UIMM                                    IR-Out(S256)
	S284= PC.CIA=addr                                           PC-Out(S265)
	S285= PC.CIA31_28=addr[31:28]                               PC-Out(S265)
	S286= PC.Out=addr+4                                         PC-Out(S266)
	S287= CP0.ASID=pid                                          CP0-Read-ASID(S272)
	S288= A_EX.Out=>ALU.A                                       Premise(F327)
	S289= B_EX.Out=>ALU.B                                       Premise(F328)
	S290= ALU.B={16{0},UIMM}                                    Path(S276,S289)
	S291= ALU.Func=6'b000000                                    Premise(F329)
	S292= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F330)
	S293= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F331)
	S294= ALU.Out=>ALUOut_MEM.In                                Premise(F332)
	S295= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F333)
	S296= A_MEM.Out=>A_WB.In                                    Premise(F334)
	S297= LIMMEXT.Out=>B_EX.In                                  Premise(F335)
	S298= B_MEM.Out=>B_WB.In                                    Premise(F336)
	S299= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F337)
	S300= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F338)
	S301= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F339)
	S302= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F340)
	S303= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F341)
	S304= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F342)
	S305= FU.Bub_IF=>CU_IF.Bub                                  Premise(F343)
	S306= FU.Halt_IF=>CU_IF.Halt                                Premise(F344)
	S307= ICache.Hit=>CU_IF.ICacheHit                           Premise(F345)
	S308= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F346)
	S309= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F347)
	S310= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F348)
	S311= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F349)
	S312= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F350)
	S313= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F351)
	S314= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F352)
	S315= ICache.Hit=>FU.ICacheHit                              Premise(F353)
	S316= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F354)
	S317= IR_EX.Out=>FU.IR_EX                                   Premise(F355)
	S318= IR_MEM.Out=>FU.IR_MEM                                 Premise(F356)
	S319= IR_WB.Out=>FU.IR_WB                                   Premise(F357)
	S320= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F358)
	S321= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F359)
	S322= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F360)
	S323= ALU.Out=>FU.InEX                                      Premise(F361)
	S324= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F362)
	S325= ALUOut_MEM.Out=>FU.InMEM                              Premise(F363)
	S326= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F364)
	S327= ALUOut_WB.Out=>FU.InWB                                Premise(F365)
	S328= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F366)
	S329= ALUOut_WB.Out=>GPR.WData                              Premise(F367)
	S330= IR_WB.Out20_16=>GPR.WReg                              Premise(F368)
	S331= IMMU.Addr=>IAddrReg.In                                Premise(F369)
	S332= PC.Out=>ICache.IEA                                    Premise(F370)
	S333= ICache.IEA=addr+4                                     Path(S286,S332)
	S334= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S333)
	S335= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S334,S307)
	S336= FU.ICacheHit=ICacheHit(addr+4)                        Path(S334,S315)
	S337= ICache.Out=>ICacheReg.In                              Premise(F371)
	S338= PC.Out=>IMMU.IEA                                      Premise(F372)
	S339= IMMU.IEA=addr+4                                       Path(S286,S338)
	S340= CP0.ASID=>IMMU.PID                                    Premise(F373)
	S341= IMMU.PID=pid                                          Path(S287,S340)
	S342= IMMU.Addr={pid,addr+4}                                IMMU-Search(S341,S339)
	S343= IAddrReg.In={pid,addr+4}                              Path(S342,S331)
	S344= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S341,S339)
	S345= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S344,S308)
	S346= IR_MEM.Out=>IR_DMMU1.In                               Premise(F374)
	S347= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F375)
	S348= ICache.Out=>IR_ID.In                                  Premise(F376)
	S349= ICache.Out=>IR_IMMU.In                                Premise(F377)
	S350= IR_EX.Out=>IR_MEM.In                                  Premise(F378)
	S351= IR_MEM.Out=>IR_WB.In                                  Premise(F379)
	S352= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F380)
	S353= LIMMEXT.In=UIMM                                       Path(S283,S352)
	S354= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S353)
	S355= B_EX.In={16{0},UIMM}                                  Path(S354,S297)
	S356= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F381)
	S357= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F382)
	S358= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F383)
	S359= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F384)
	S360= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F385)
	S361= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F386)
	S362= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F387)
	S363= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F388)
	S364= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F389)
	S365= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F390)
	S366= IR_EX.Out31_26=>CU_EX.Op                              Premise(F391)
	S367= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F392)
	S368= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F393)
	S369= CU_ID.IRFunc1=rD                                      Path(S282,S368)
	S370= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F394)
	S371= CU_ID.IRFunc2=rS                                      Path(S281,S370)
	S372= IR_ID.Out31_26=>CU_ID.Op                              Premise(F395)
	S373= CU_ID.Op=12                                           Path(S280,S372)
	S374= CU_ID.Func=alu_add                                    CU_ID(S373)
	S375= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F396)
	S376= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F397)
	S377= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F398)
	S378= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F399)
	S379= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F400)
	S380= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F401)
	S381= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F402)
	S382= IR_WB.Out31_26=>CU_WB.Op                              Premise(F403)
	S383= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F404)
	S384= CtrlA_EX=0                                            Premise(F405)
	S385= CtrlB_EX=0                                            Premise(F406)
	S386= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S240,S385)
	S387= CtrlALUOut_MEM=1                                      Premise(F407)
	S388= CtrlALUOut_DMMU1=0                                    Premise(F408)
	S389= CtrlALUOut_DMMU2=0                                    Premise(F409)
	S390= CtrlALUOut_WB=0                                       Premise(F410)
	S391= CtrlA_MEM=0                                           Premise(F411)
	S392= CtrlA_WB=0                                            Premise(F412)
	S393= CtrlB_MEM=0                                           Premise(F413)
	S394= CtrlB_WB=0                                            Premise(F414)
	S395= CtrlICache=0                                          Premise(F415)
	S396= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S250,S395)
	S397= CtrlIMMU=0                                            Premise(F416)
	S398= CtrlIR_DMMU1=0                                        Premise(F417)
	S399= CtrlIR_DMMU2=0                                        Premise(F418)
	S400= CtrlIR_EX=0                                           Premise(F419)
	S401= CtrlIR_ID=0                                           Premise(F420)
	S402= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S256,S401)
	S403= CtrlIR_IMMU=0                                         Premise(F421)
	S404= CtrlIR_MEM=1                                          Premise(F422)
	S405= CtrlIR_WB=0                                           Premise(F423)
	S406= CtrlGPR=0                                             Premise(F424)
	S407= GPR[rS]=a                                             GPR-Hold(S261,S406)
	S408= CtrlIAddrReg=0                                        Premise(F425)
	S409= CtrlPC=0                                              Premise(F426)
	S410= CtrlPCInc=0                                           Premise(F427)
	S411= PC[CIA]=addr                                          PC-Hold(S265,S410)
	S412= PC[Out]=addr+4                                        PC-Hold(S266,S409,S410)
	S413= CtrlIMem=0                                            Premise(F428)
	S414= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S268,S413)
	S415= CtrlICacheReg=0                                       Premise(F429)
	S416= CtrlASIDIn=0                                          Premise(F430)
	S417= CtrlCP0=0                                             Premise(F431)
	S418= CP0[ASID]=pid                                         CP0-Hold(S272,S417)
	S419= CtrlEPCIn=0                                           Premise(F432)
	S420= CtrlExCodeIn=0                                        Premise(F433)
	S421= CtrlIRMux=0                                           Premise(F434)

MEM	S422= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S386)
	S423= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S386)
	S424= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S386)
	S425= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S402)
	S426= IR_ID.Out31_26=12                                     IR-Out(S402)
	S427= IR_ID.Out25_21=rS                                     IR-Out(S402)
	S428= IR_ID.Out20_16=rD                                     IR-Out(S402)
	S429= IR_ID.Out15_0=UIMM                                    IR-Out(S402)
	S430= PC.CIA=addr                                           PC-Out(S411)
	S431= PC.CIA31_28=addr[31:28]                               PC-Out(S411)
	S432= PC.Out=addr+4                                         PC-Out(S412)
	S433= CP0.ASID=pid                                          CP0-Read-ASID(S418)
	S434= A_EX.Out=>ALU.A                                       Premise(F435)
	S435= B_EX.Out=>ALU.B                                       Premise(F436)
	S436= ALU.B={16{0},UIMM}                                    Path(S422,S435)
	S437= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F437)
	S438= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F438)
	S439= ALU.Out=>ALUOut_MEM.In                                Premise(F439)
	S440= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F440)
	S441= A_MEM.Out=>A_WB.In                                    Premise(F441)
	S442= LIMMEXT.Out=>B_EX.In                                  Premise(F442)
	S443= B_MEM.Out=>B_WB.In                                    Premise(F443)
	S444= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F444)
	S445= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F445)
	S446= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F446)
	S447= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F447)
	S448= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F448)
	S449= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F449)
	S450= FU.Bub_IF=>CU_IF.Bub                                  Premise(F450)
	S451= FU.Halt_IF=>CU_IF.Halt                                Premise(F451)
	S452= ICache.Hit=>CU_IF.ICacheHit                           Premise(F452)
	S453= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F453)
	S454= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F454)
	S455= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F455)
	S456= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F456)
	S457= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F457)
	S458= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F458)
	S459= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F459)
	S460= ICache.Hit=>FU.ICacheHit                              Premise(F460)
	S461= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F461)
	S462= IR_EX.Out=>FU.IR_EX                                   Premise(F462)
	S463= IR_MEM.Out=>FU.IR_MEM                                 Premise(F463)
	S464= IR_WB.Out=>FU.IR_WB                                   Premise(F464)
	S465= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F465)
	S466= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F466)
	S467= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F467)
	S468= ALU.Out=>FU.InEX                                      Premise(F468)
	S469= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F469)
	S470= ALUOut_MEM.Out=>FU.InMEM                              Premise(F470)
	S471= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F471)
	S472= ALUOut_WB.Out=>FU.InWB                                Premise(F472)
	S473= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F473)
	S474= ALUOut_WB.Out=>GPR.WData                              Premise(F474)
	S475= IR_WB.Out20_16=>GPR.WReg                              Premise(F475)
	S476= IMMU.Addr=>IAddrReg.In                                Premise(F476)
	S477= PC.Out=>ICache.IEA                                    Premise(F477)
	S478= ICache.IEA=addr+4                                     Path(S432,S477)
	S479= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S478)
	S480= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S479,S452)
	S481= FU.ICacheHit=ICacheHit(addr+4)                        Path(S479,S460)
	S482= ICache.Out=>ICacheReg.In                              Premise(F478)
	S483= PC.Out=>IMMU.IEA                                      Premise(F479)
	S484= IMMU.IEA=addr+4                                       Path(S432,S483)
	S485= CP0.ASID=>IMMU.PID                                    Premise(F480)
	S486= IMMU.PID=pid                                          Path(S433,S485)
	S487= IMMU.Addr={pid,addr+4}                                IMMU-Search(S486,S484)
	S488= IAddrReg.In={pid,addr+4}                              Path(S487,S476)
	S489= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S486,S484)
	S490= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S489,S453)
	S491= IR_MEM.Out=>IR_DMMU1.In                               Premise(F481)
	S492= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F482)
	S493= ICache.Out=>IR_ID.In                                  Premise(F483)
	S494= ICache.Out=>IR_IMMU.In                                Premise(F484)
	S495= IR_EX.Out=>IR_MEM.In                                  Premise(F485)
	S496= IR_MEM.Out=>IR_WB.In                                  Premise(F486)
	S497= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F487)
	S498= LIMMEXT.In=UIMM                                       Path(S429,S497)
	S499= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S498)
	S500= B_EX.In={16{0},UIMM}                                  Path(S499,S442)
	S501= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F488)
	S502= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F489)
	S503= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F490)
	S504= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F491)
	S505= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F492)
	S506= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F493)
	S507= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F494)
	S508= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F495)
	S509= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F496)
	S510= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F497)
	S511= IR_EX.Out31_26=>CU_EX.Op                              Premise(F498)
	S512= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F499)
	S513= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F500)
	S514= CU_ID.IRFunc1=rD                                      Path(S428,S513)
	S515= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F501)
	S516= CU_ID.IRFunc2=rS                                      Path(S427,S515)
	S517= IR_ID.Out31_26=>CU_ID.Op                              Premise(F502)
	S518= CU_ID.Op=12                                           Path(S426,S517)
	S519= CU_ID.Func=alu_add                                    CU_ID(S518)
	S520= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F503)
	S521= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F504)
	S522= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F505)
	S523= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F506)
	S524= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F507)
	S525= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F508)
	S526= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F509)
	S527= IR_WB.Out31_26=>CU_WB.Op                              Premise(F510)
	S528= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F511)
	S529= CtrlA_EX=0                                            Premise(F512)
	S530= CtrlB_EX=0                                            Premise(F513)
	S531= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S386,S530)
	S532= CtrlALUOut_MEM=0                                      Premise(F514)
	S533= CtrlALUOut_DMMU1=1                                    Premise(F515)
	S534= CtrlALUOut_DMMU2=0                                    Premise(F516)
	S535= CtrlALUOut_WB=1                                       Premise(F517)
	S536= CtrlA_MEM=0                                           Premise(F518)
	S537= CtrlA_WB=1                                            Premise(F519)
	S538= CtrlB_MEM=0                                           Premise(F520)
	S539= CtrlB_WB=1                                            Premise(F521)
	S540= CtrlICache=0                                          Premise(F522)
	S541= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S396,S540)
	S542= CtrlIMMU=0                                            Premise(F523)
	S543= CtrlIR_DMMU1=1                                        Premise(F524)
	S544= CtrlIR_DMMU2=0                                        Premise(F525)
	S545= CtrlIR_EX=0                                           Premise(F526)
	S546= CtrlIR_ID=0                                           Premise(F527)
	S547= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S402,S546)
	S548= CtrlIR_IMMU=0                                         Premise(F528)
	S549= CtrlIR_MEM=0                                          Premise(F529)
	S550= CtrlIR_WB=1                                           Premise(F530)
	S551= CtrlGPR=0                                             Premise(F531)
	S552= GPR[rS]=a                                             GPR-Hold(S407,S551)
	S553= CtrlIAddrReg=0                                        Premise(F532)
	S554= CtrlPC=0                                              Premise(F533)
	S555= CtrlPCInc=0                                           Premise(F534)
	S556= PC[CIA]=addr                                          PC-Hold(S411,S555)
	S557= PC[Out]=addr+4                                        PC-Hold(S412,S554,S555)
	S558= CtrlIMem=0                                            Premise(F535)
	S559= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S414,S558)
	S560= CtrlICacheReg=0                                       Premise(F536)
	S561= CtrlASIDIn=0                                          Premise(F537)
	S562= CtrlCP0=0                                             Premise(F538)
	S563= CP0[ASID]=pid                                         CP0-Hold(S418,S562)
	S564= CtrlEPCIn=0                                           Premise(F539)
	S565= CtrlExCodeIn=0                                        Premise(F540)
	S566= CtrlIRMux=0                                           Premise(F541)

WB	S567= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S531)
	S568= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S531)
	S569= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S531)
	S570= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S547)
	S571= IR_ID.Out31_26=12                                     IR-Out(S547)
	S572= IR_ID.Out25_21=rS                                     IR-Out(S547)
	S573= IR_ID.Out20_16=rD                                     IR-Out(S547)
	S574= IR_ID.Out15_0=UIMM                                    IR-Out(S547)
	S575= PC.CIA=addr                                           PC-Out(S556)
	S576= PC.CIA31_28=addr[31:28]                               PC-Out(S556)
	S577= PC.Out=addr+4                                         PC-Out(S557)
	S578= CP0.ASID=pid                                          CP0-Read-ASID(S563)
	S579= A_EX.Out=>ALU.A                                       Premise(F756)
	S580= B_EX.Out=>ALU.B                                       Premise(F757)
	S581= ALU.B={16{0},UIMM}                                    Path(S567,S580)
	S582= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F758)
	S583= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F759)
	S584= ALU.Out=>ALUOut_MEM.In                                Premise(F760)
	S585= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F761)
	S586= A_MEM.Out=>A_WB.In                                    Premise(F762)
	S587= LIMMEXT.Out=>B_EX.In                                  Premise(F763)
	S588= B_MEM.Out=>B_WB.In                                    Premise(F764)
	S589= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F765)
	S590= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F766)
	S591= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F767)
	S592= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F768)
	S593= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F769)
	S594= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F770)
	S595= FU.Bub_IF=>CU_IF.Bub                                  Premise(F771)
	S596= FU.Halt_IF=>CU_IF.Halt                                Premise(F772)
	S597= ICache.Hit=>CU_IF.ICacheHit                           Premise(F773)
	S598= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F774)
	S599= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F775)
	S600= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F776)
	S601= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F777)
	S602= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F778)
	S603= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F779)
	S604= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F780)
	S605= ICache.Hit=>FU.ICacheHit                              Premise(F781)
	S606= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F782)
	S607= IR_EX.Out=>FU.IR_EX                                   Premise(F783)
	S608= IR_MEM.Out=>FU.IR_MEM                                 Premise(F784)
	S609= IR_WB.Out=>FU.IR_WB                                   Premise(F785)
	S610= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F786)
	S611= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F787)
	S612= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F788)
	S613= ALU.Out=>FU.InEX                                      Premise(F789)
	S614= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F790)
	S615= ALUOut_MEM.Out=>FU.InMEM                              Premise(F791)
	S616= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F792)
	S617= ALUOut_WB.Out=>FU.InWB                                Premise(F793)
	S618= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F794)
	S619= ALUOut_WB.Out=>GPR.WData                              Premise(F795)
	S620= IR_WB.Out20_16=>GPR.WReg                              Premise(F796)
	S621= IMMU.Addr=>IAddrReg.In                                Premise(F797)
	S622= PC.Out=>ICache.IEA                                    Premise(F798)
	S623= ICache.IEA=addr+4                                     Path(S577,S622)
	S624= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S623)
	S625= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S624,S597)
	S626= FU.ICacheHit=ICacheHit(addr+4)                        Path(S624,S605)
	S627= ICache.Out=>ICacheReg.In                              Premise(F799)
	S628= PC.Out=>IMMU.IEA                                      Premise(F800)
	S629= IMMU.IEA=addr+4                                       Path(S577,S628)
	S630= CP0.ASID=>IMMU.PID                                    Premise(F801)
	S631= IMMU.PID=pid                                          Path(S578,S630)
	S632= IMMU.Addr={pid,addr+4}                                IMMU-Search(S631,S629)
	S633= IAddrReg.In={pid,addr+4}                              Path(S632,S621)
	S634= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S631,S629)
	S635= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S634,S598)
	S636= IR_MEM.Out=>IR_DMMU1.In                               Premise(F802)
	S637= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F803)
	S638= ICache.Out=>IR_ID.In                                  Premise(F804)
	S639= ICache.Out=>IR_IMMU.In                                Premise(F805)
	S640= IR_EX.Out=>IR_MEM.In                                  Premise(F806)
	S641= IR_MEM.Out=>IR_WB.In                                  Premise(F807)
	S642= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F808)
	S643= LIMMEXT.In=UIMM                                       Path(S574,S642)
	S644= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S643)
	S645= B_EX.In={16{0},UIMM}                                  Path(S644,S587)
	S646= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F809)
	S647= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F810)
	S648= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F811)
	S649= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F812)
	S650= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F813)
	S651= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F814)
	S652= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F815)
	S653= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F816)
	S654= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F817)
	S655= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F818)
	S656= IR_EX.Out31_26=>CU_EX.Op                              Premise(F819)
	S657= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F820)
	S658= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F821)
	S659= CU_ID.IRFunc1=rD                                      Path(S573,S658)
	S660= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F822)
	S661= CU_ID.IRFunc2=rS                                      Path(S572,S660)
	S662= IR_ID.Out31_26=>CU_ID.Op                              Premise(F823)
	S663= CU_ID.Op=12                                           Path(S571,S662)
	S664= CU_ID.Func=alu_add                                    CU_ID(S663)
	S665= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F824)
	S666= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F825)
	S667= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F826)
	S668= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F827)
	S669= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F828)
	S670= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F829)
	S671= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F830)
	S672= IR_WB.Out31_26=>CU_WB.Op                              Premise(F831)
	S673= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F832)
	S674= CtrlA_EX=0                                            Premise(F833)
	S675= CtrlB_EX=0                                            Premise(F834)
	S676= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S531,S675)
	S677= CtrlALUOut_MEM=0                                      Premise(F835)
	S678= CtrlALUOut_DMMU1=0                                    Premise(F836)
	S679= CtrlALUOut_DMMU2=0                                    Premise(F837)
	S680= CtrlALUOut_WB=0                                       Premise(F838)
	S681= CtrlA_MEM=0                                           Premise(F839)
	S682= CtrlA_WB=0                                            Premise(F840)
	S683= CtrlB_MEM=0                                           Premise(F841)
	S684= CtrlB_WB=0                                            Premise(F842)
	S685= CtrlICache=0                                          Premise(F843)
	S686= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S541,S685)
	S687= CtrlIMMU=0                                            Premise(F844)
	S688= CtrlIR_DMMU1=0                                        Premise(F845)
	S689= CtrlIR_DMMU2=0                                        Premise(F846)
	S690= CtrlIR_EX=0                                           Premise(F847)
	S691= CtrlIR_ID=0                                           Premise(F848)
	S692= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S547,S691)
	S693= CtrlIR_IMMU=0                                         Premise(F849)
	S694= CtrlIR_MEM=0                                          Premise(F850)
	S695= CtrlIR_WB=0                                           Premise(F851)
	S696= CtrlGPR=1                                             Premise(F852)
	S697= CtrlIAddrReg=0                                        Premise(F853)
	S698= CtrlPC=0                                              Premise(F854)
	S699= CtrlPCInc=0                                           Premise(F855)
	S700= PC[CIA]=addr                                          PC-Hold(S556,S699)
	S701= PC[Out]=addr+4                                        PC-Hold(S557,S698,S699)
	S702= CtrlIMem=0                                            Premise(F856)
	S703= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S559,S702)
	S704= CtrlICacheReg=0                                       Premise(F857)
	S705= CtrlASIDIn=0                                          Premise(F858)
	S706= CtrlCP0=0                                             Premise(F859)
	S707= CP0[ASID]=pid                                         CP0-Hold(S563,S706)
	S708= CtrlEPCIn=0                                           Premise(F860)
	S709= CtrlExCodeIn=0                                        Premise(F861)
	S710= CtrlIRMux=0                                           Premise(F862)

POST	S676= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S531,S675)
	S686= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S541,S685)
	S692= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S547,S691)
	S700= PC[CIA]=addr                                          PC-Hold(S556,S699)
	S701= PC[Out]=addr+4                                        PC-Hold(S557,S698,S699)
	S703= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S559,S702)
	S707= CP0[ASID]=pid                                         CP0-Hold(S563,S706)

