<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>GT RoboCup SSL: /home/developer/mtrain-firmware/external/STM32F7xx_HAL_Drivers/Inc/stm32f7xx_ll_adc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rj_logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">GT RoboCup SSL
   </div>
   <div id="projectbrief">mTrain device firmware</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('stm32f7xx__ll__adc_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">stm32f7xx_ll_adc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f7xx__ll__adc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#ifndef __STM32F7xx_LL_ADC_H</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define __STM32F7xx_LL_ADC_H</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f7xx_8h.html">stm32f7xx.h</a>&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#if defined (ADC1) || defined (ADC2) || defined (ADC3)</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">/* Private types -------------------------------------------------------------*/</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">/* Private variables ---------------------------------------------------------*/</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">/* Private constants ---------------------------------------------------------*/</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">/* Internal mask for ADC group regular sequencer:                             */</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">/* To select into literal LL_ADC_REG_RANK_x the relevant bits for:            */</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">/* - sequencer register offset                                                */</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">/* - sequencer rank bits position into the selected register                  */</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">/* Internal register offset for ADC group regular sequencer configuration */</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">/* (offset placed into a spare area of literal definition) */</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define ADC_SQR1_REGOFFSET                 (0x00000000U)</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define ADC_SQR2_REGOFFSET                 (0x00000100U)</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define ADC_SQR3_REGOFFSET                 (0x00000200U)</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define ADC_SQR4_REGOFFSET                 (0x00000300U)</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define ADC_REG_SQRX_REGOFFSET_MASK        (ADC_SQR1_REGOFFSET | ADC_SQR2_REGOFFSET | ADC_SQR3_REGOFFSET | ADC_SQR4_REGOFFSET)</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define ADC_REG_RANK_ID_SQRX_MASK          (ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0)</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">/* Definition of ADC group regular sequencer bits information to be inserted  */</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">/* into ADC group regular sequencer ranks literals definition.                */</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define ADC_REG_RANK_1_SQRX_BITOFFSET_POS  ( 0U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR3_SQ1) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define ADC_REG_RANK_2_SQRX_BITOFFSET_POS  ( 5U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR3_SQ2) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define ADC_REG_RANK_3_SQRX_BITOFFSET_POS  (10U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR3_SQ3) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define ADC_REG_RANK_4_SQRX_BITOFFSET_POS  (15U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR3_SQ4) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define ADC_REG_RANK_5_SQRX_BITOFFSET_POS  (20U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR3_SQ5) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define ADC_REG_RANK_6_SQRX_BITOFFSET_POS  (25U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR3_SQ6) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define ADC_REG_RANK_7_SQRX_BITOFFSET_POS  ( 0U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR2_SQ7) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define ADC_REG_RANK_8_SQRX_BITOFFSET_POS  ( 5U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR2_SQ8) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define ADC_REG_RANK_9_SQRX_BITOFFSET_POS  (10U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR2_SQ9) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define ADC_REG_RANK_10_SQRX_BITOFFSET_POS (15U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR2_SQ10) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define ADC_REG_RANK_11_SQRX_BITOFFSET_POS (20U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR2_SQ11) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define ADC_REG_RANK_12_SQRX_BITOFFSET_POS (25U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR2_SQ12) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define ADC_REG_RANK_13_SQRX_BITOFFSET_POS ( 0U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR1_SQ13) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define ADC_REG_RANK_14_SQRX_BITOFFSET_POS ( 5U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR1_SQ14) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define ADC_REG_RANK_15_SQRX_BITOFFSET_POS (10U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR1_SQ15) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define ADC_REG_RANK_16_SQRX_BITOFFSET_POS (15U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR1_SQ16) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">/* Internal mask for ADC group injected sequencer:                            */</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">/* To select into literal LL_ADC_INJ_RANK_x the relevant bits for:            */</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">/* - data register offset                                                     */</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">/* - offset register offset                                                   */</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">/* - sequencer rank bits position into the selected register                  */</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">/* Internal register offset for ADC group injected data register */</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">/* (offset placed into a spare area of literal definition) */</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define ADC_JDR1_REGOFFSET                 (0x00000000U)</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define ADC_JDR2_REGOFFSET                 (0x00000100U)</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define ADC_JDR3_REGOFFSET                 (0x00000200U)</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define ADC_JDR4_REGOFFSET                 (0x00000300U)</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">/* Internal register offset for ADC group injected offset configuration */</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">/* (offset placed into a spare area of literal definition) */</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define ADC_JOFR1_REGOFFSET                (0x00000000U)</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define ADC_JOFR2_REGOFFSET                (0x00001000U)</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define ADC_JOFR3_REGOFFSET                (0x00002000U)</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define ADC_JOFR4_REGOFFSET                (0x00003000U)</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define ADC_INJ_JDRX_REGOFFSET_MASK        (ADC_JDR1_REGOFFSET | ADC_JDR2_REGOFFSET | ADC_JDR3_REGOFFSET | ADC_JDR4_REGOFFSET)</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define ADC_INJ_JOFRX_REGOFFSET_MASK       (ADC_JOFR1_REGOFFSET | ADC_JOFR2_REGOFFSET | ADC_JOFR3_REGOFFSET | ADC_JOFR4_REGOFFSET)</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define ADC_INJ_RANK_ID_JSQR_MASK          (ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0)</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">/* Definition of ADC group injected sequencer bits information to be inserted */</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">/* into ADC group injected sequencer ranks literals definition.               */</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define ADC_INJ_RANK_1_JSQR_BITOFFSET_POS  ( 0U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_JSQR_JSQ1) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define ADC_INJ_RANK_2_JSQR_BITOFFSET_POS  ( 5U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_JSQR_JSQ2) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define ADC_INJ_RANK_3_JSQR_BITOFFSET_POS  (10U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_JSQR_JSQ3) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define ADC_INJ_RANK_4_JSQR_BITOFFSET_POS  (15U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_JSQR_JSQ4) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">/* Internal mask for ADC group regular trigger:                               */</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">/* To select into literal LL_ADC_REG_TRIG_x the relevant bits for:            */</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">/* - regular trigger source                                                   */</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">/* - regular trigger edge                                                     */</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define ADC_REG_TRIG_EXT_EDGE_DEFAULT       (ADC_CR2_EXTEN_0) </span><span class="comment">/* Trigger edge set to rising edge (default setting for compatibility with some ADC on other STM32 families having this setting set by HW default value) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">/* Mask containing trigger source masks for each of possible                  */</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">/* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">/* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define ADC_REG_TRIG_SOURCE_MASK            (((LL_ADC_REG_TRIG_SOFTWARE &amp; ADC_CR2_EXTSEL) &gt;&gt; (4U * 0U)) | \</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">                                             ((ADC_CR2_EXTSEL)                            &gt;&gt; (4U * 1U)) | \</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">                                             ((ADC_CR2_EXTSEL)                            &gt;&gt; (4U * 2U)) | \</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">                                             ((ADC_CR2_EXTSEL)                            &gt;&gt; (4U * 3U))  )</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">/* Mask containing trigger edge masks for each of possible                    */</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">/* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">/* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define ADC_REG_TRIG_EDGE_MASK              (((LL_ADC_REG_TRIG_SOFTWARE &amp; ADC_CR2_EXTEN) &gt;&gt; (4U * 0U)) | \</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">                                             ((ADC_REG_TRIG_EXT_EDGE_DEFAULT)            &gt;&gt; (4U * 1U)) | \</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">                                             ((ADC_REG_TRIG_EXT_EDGE_DEFAULT)            &gt;&gt; (4U * 2U)) | \</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">                                             ((ADC_REG_TRIG_EXT_EDGE_DEFAULT)            &gt;&gt; (4U * 3U))  )</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">/* Definition of ADC group regular trigger bits information.                  */</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define ADC_REG_TRIG_EXTSEL_BITOFFSET_POS  (24U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CR2_EXTSEL) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define ADC_REG_TRIG_EXTEN_BITOFFSET_POS   (28U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CR2_EXTEN) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">/* Internal mask for ADC group injected trigger:                              */</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">/* To select into literal LL_ADC_INJ_TRIG_x the relevant bits for:            */</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">/* - injected trigger source                                                  */</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">/* - injected trigger edge                                                    */</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define ADC_INJ_TRIG_EXT_EDGE_DEFAULT      (ADC_CR2_JEXTEN_0) </span><span class="comment">/* Trigger edge set to rising edge (default setting for compatibility with some ADC on other STM32 families having this setting set by HW default value) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">/* Mask containing trigger source masks for each of possible                  */</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">/* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">/* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define ADC_INJ_TRIG_SOURCE_MASK            (((LL_ADC_REG_TRIG_SOFTWARE &amp; ADC_CR2_JEXTSEL) &gt;&gt; (4U * 0U)) | \</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">                                             ((ADC_CR2_JEXTSEL)                            &gt;&gt; (4U * 1U)) | \</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">                                             ((ADC_CR2_JEXTSEL)                            &gt;&gt; (4U * 2U)) | \</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">                                             ((ADC_CR2_JEXTSEL)                            &gt;&gt; (4U * 3U))  )</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">/* Mask containing trigger edge masks for each of possible                    */</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">/* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">/* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define ADC_INJ_TRIG_EDGE_MASK              (((LL_ADC_INJ_TRIG_SOFTWARE &amp; ADC_CR2_JEXTEN) &gt;&gt; (4U * 0U)) | \</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">                                             ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT)             &gt;&gt; (4U * 1U)) | \</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">                                             ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT)             &gt;&gt; (4U * 2U)) | \</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">                                             ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT)             &gt;&gt; (4U * 3U))  )</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">/* Definition of ADC group injected trigger bits information.                 */</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define ADC_INJ_TRIG_EXTSEL_BITOFFSET_POS  (16U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CR2_JEXTSEL) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define ADC_INJ_TRIG_EXTEN_BITOFFSET_POS   (20U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CR2_JEXTEN) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">/* Internal mask for ADC channel:                                             */</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">/* To select into literal LL_ADC_CHANNEL_x the relevant bits for:             */</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">/* - channel identifier defined by number                                     */</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">/* - channel differentiation between external channels (connected to          */</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">/*   GPIO pins) and internal channels (connected to internal paths)           */</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">/* - channel sampling time defined by SMPRx register offset                   */</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">/*   and SMPx bits positions into SMPRx register                              */</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_ID_NUMBER_MASK         (ADC_CR1_AWDCH)</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS ( 0U)</span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHANNEL_ID_NUMBER_MASK) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_ID_MASK                (ADC_CHANNEL_ID_NUMBER_MASK | ADC_CHANNEL_ID_INTERNAL_CH_MASK)</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">/* Equivalent mask of ADC_CHANNEL_NUMBER_MASK aligned on register LSB (bit 0) */</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 (0x0000001FU) </span><span class="comment">/* Equivalent to shift: (ADC_CHANNEL_NUMBER_MASK &gt;&gt; POSITION_VAL(ADC_CHANNEL_NUMBER_MASK)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">/* Channel differentiation between external and internal channels */</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_ID_INTERNAL_CH         (0x80000000U) </span><span class="comment">/* Marker of internal channel */</span><span class="preprocessor"></span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_ID_INTERNAL_CH_2       (0x40000000U) </span><span class="comment">/* Marker of internal channel for other ADC instances, in case of different ADC internal channels mapped on same channel number on different ADC instances */</span><span class="preprocessor"></span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_DIFFERENCIATION_TEMPSENSOR_VBAT (0x10000000U) </span><span class="comment">/* Dummy bit for driver internal usage, not used in ADC channel setting registers CR1 or SQRx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_ID_INTERNAL_CH_MASK    (ADC_CHANNEL_ID_INTERNAL_CH | ADC_CHANNEL_ID_INTERNAL_CH_2 | ADC_CHANNEL_DIFFERENCIATION_TEMPSENSOR_VBAT)</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">/* Internal register offset for ADC channel sampling time configuration */</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">/* (offset placed into a spare area of literal definition) */</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define ADC_SMPR1_REGOFFSET                (0x00000000U)</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define ADC_SMPR2_REGOFFSET                (0x02000000U)</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_SMPRX_REGOFFSET_MASK   (ADC_SMPR1_REGOFFSET | ADC_SMPR2_REGOFFSET)</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_SMPx_BITOFFSET_MASK    (0x01F00000U)</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_SMPx_BITOFFSET_POS     (20U)           </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHANNEL_SMPx_BITOFFSET_MASK) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">/* Definition of channels ID number information to be inserted into           */</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">/* channels literals definition.                                              */</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_0_NUMBER               (0x00000000U)</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_1_NUMBER               (                                                                        ADC_CR1_AWDCH_0)</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_2_NUMBER               (                                                      ADC_CR1_AWDCH_1                  )</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_3_NUMBER               (                                                      ADC_CR1_AWDCH_1 | ADC_CR1_AWDCH_0)</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_4_NUMBER               (                                    ADC_CR1_AWDCH_2                                    )</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_5_NUMBER               (                                    ADC_CR1_AWDCH_2                   | ADC_CR1_AWDCH_0)</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_6_NUMBER               (                                    ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_1                  )</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_7_NUMBER               (                                    ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_1 | ADC_CR1_AWDCH_0)</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_8_NUMBER               (                  ADC_CR1_AWDCH_3                                                      )</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_9_NUMBER               (                  ADC_CR1_AWDCH_3                                     | ADC_CR1_AWDCH_0)</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_10_NUMBER              (                  ADC_CR1_AWDCH_3                   | ADC_CR1_AWDCH_1                  )</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_11_NUMBER              (                  ADC_CR1_AWDCH_3                   | ADC_CR1_AWDCH_1 | ADC_CR1_AWDCH_0)</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_12_NUMBER              (                  ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_2                                    )</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_13_NUMBER              (                  ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_2                   | ADC_CR1_AWDCH_0)</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_14_NUMBER              (                  ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_1                  )</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_15_NUMBER              (                  ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_1 | ADC_CR1_AWDCH_0)</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_16_NUMBER              (ADC_CR1_AWDCH_4                                                                        )</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_17_NUMBER              (ADC_CR1_AWDCH_4                                                       | ADC_CR1_AWDCH_0)</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_18_NUMBER              (ADC_CR1_AWDCH_4                                     | ADC_CR1_AWDCH_1                  )</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">/* Definition of channels sampling time information to be inserted into       */</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">/* channels literals definition.                                              */</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_0_SMP                  (ADC_SMPR2_REGOFFSET | (( 0U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR2_SMP0) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_1_SMP                  (ADC_SMPR2_REGOFFSET | (( 3U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR2_SMP1) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_2_SMP                  (ADC_SMPR2_REGOFFSET | (( 6U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR2_SMP2) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_3_SMP                  (ADC_SMPR2_REGOFFSET | (( 9U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR2_SMP3) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_4_SMP                  (ADC_SMPR2_REGOFFSET | ((12U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR2_SMP4) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_5_SMP                  (ADC_SMPR2_REGOFFSET | ((15U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR2_SMP5) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_6_SMP                  (ADC_SMPR2_REGOFFSET | ((18U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR2_SMP6) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_7_SMP                  (ADC_SMPR2_REGOFFSET | ((21U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR2_SMP7) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_8_SMP                  (ADC_SMPR2_REGOFFSET | ((24U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR2_SMP8) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_9_SMP                  (ADC_SMPR2_REGOFFSET | ((27U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR2_SMP9) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_10_SMP                 (ADC_SMPR1_REGOFFSET | (( 0U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR1_SMP10) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_11_SMP                 (ADC_SMPR1_REGOFFSET | (( 3U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR1_SMP11) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_12_SMP                 (ADC_SMPR1_REGOFFSET | (( 6U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR1_SMP12) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_13_SMP                 (ADC_SMPR1_REGOFFSET | (( 9U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR1_SMP13) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_14_SMP                 (ADC_SMPR1_REGOFFSET | ((12U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR1_SMP14) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_15_SMP                 (ADC_SMPR1_REGOFFSET | ((15U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR1_SMP15) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_16_SMP                 (ADC_SMPR1_REGOFFSET | ((18U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR1_SMP16) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_17_SMP                 (ADC_SMPR1_REGOFFSET | ((21U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR1_SMP17) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_18_SMP                 (ADC_SMPR1_REGOFFSET | ((24U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR1_SMP18) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">/* Internal mask for ADC analog watchdog:                                     */</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">/* To select into literals LL_ADC_AWD_CHANNELx_xxx the relevant bits for:     */</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">/* (concatenation of multiple bits used in different analog watchdogs,        */</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">/* (feature of several watchdogs not available on all STM32 families)).       */</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">/* - analog watchdog 1: monitored channel defined by number,                  */</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">/*   selection of ADC group (ADC groups regular and-or injected).             */</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">/* Internal register offset for ADC analog watchdog channel configuration */</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define ADC_AWD_CR1_REGOFFSET              (0x00000000U)</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define ADC_AWD_CRX_REGOFFSET_MASK         (ADC_AWD_CR1_REGOFFSET)</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define ADC_AWD_CR1_CHANNEL_MASK           (ADC_CR1_AWDCH | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL)</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define ADC_AWD_CR_ALL_CHANNEL_MASK        (ADC_AWD_CR1_CHANNEL_MASK)</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">/* Internal register offset for ADC analog watchdog threshold configuration */</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define ADC_AWD_TR1_HIGH_REGOFFSET         (0x00000000U)</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define ADC_AWD_TR1_LOW_REGOFFSET          (0x00000001U)</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define ADC_AWD_TRX_REGOFFSET_MASK         (ADC_AWD_TR1_HIGH_REGOFFSET | ADC_AWD_TR1_LOW_REGOFFSET)</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">/* ADC registers bits positions */</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define ADC_CR1_RES_BITOFFSET_POS          (24U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CR1_RES) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define ADC_TR_HT_BITOFFSET_POS            (16U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_TR_HT) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">/* ADC internal channels related definitions */</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">/* Internal voltage reference VrefInt */</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define VREFINT_CAL_ADDR                   ((uint16_t*) (0x1FF07A4A))  </span><span class="comment">/* Internal voltage reference, address of parameter VREFINT_CAL: VrefInt ADC raw data acquired at temperature 30 DegC (tolerance: +-5 DegC), Vref+ = 3.3 V (tolerance: +-10 mV). */</span><span class="preprocessor"></span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define VREFINT_CAL_VREF                   ( 3300U)                    </span><span class="comment">/* Analog voltage reference (Vref+) value with which temperature sensor has been calibrated in production (tolerance: +-10 mV) (unit: mV). */</span><span class="preprocessor"></span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">/* Temperature sensor */</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define TEMPSENSOR_CAL1_ADDR               ((uint16_t*) (0x1FF07A4C)) </span><span class="comment">/* Internal temperature sensor, address of parameter TS_CAL1: On STM32F7, temperature sensor ADC raw data acquired at temperature  30 DegC (tolerance: +-5 DegC), Vref+ = 3.3 V (tolerance: +-10 mV). */</span><span class="preprocessor"></span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define TEMPSENSOR_CAL2_ADDR               ((uint16_t*) (0x1FF07A4E)) </span><span class="comment">/* Internal temperature sensor, address of parameter TS_CAL2: On STM32F7, temperature sensor ADC raw data acquired at temperature 110 DegC (tolerance: +-5 DegC), Vref+ = 3.3 V (tolerance: +-10 mV). */</span><span class="preprocessor"></span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define TEMPSENSOR_CAL1_TEMP               (( int32_t)   30)                     </span><span class="comment">/* Internal temperature sensor, temperature at which temperature sensor has been calibrated in production for data into TEMPSENSOR_CAL1_ADDR (tolerance: +-5 DegC) (unit: DegC). */</span><span class="preprocessor"></span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define TEMPSENSOR_CAL2_TEMP               (( int32_t)  110)                     </span><span class="comment">/* Internal temperature sensor, temperature at which temperature sensor has been calibrated in production for data into TEMPSENSOR_CAL2_ADDR (tolerance: +-5 DegC) (unit: DegC). */</span><span class="preprocessor"></span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define TEMPSENSOR_CAL_VREFANALOG          ( 3300U)                    </span><span class="comment">/* Analog voltage reference (Vref+) voltage with which temperature sensor has been calibrated in production (+-10 mV) (unit: mV). */</span><span class="preprocessor"></span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">/* Private macros ------------------------------------------------------------*/</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#define __ADC_MASK_SHIFT(__BITS__, __MASK__)                                   \</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">  (((__BITS__) &amp; (__MASK__)) &gt;&gt; POSITION_VAL((__MASK__)))</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#define __ADC_PTR_REG_OFFSET(__REG__, __REG_OFFFSET__)                         \</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor"> ((uint32_t *)((uint32_t) ((uint32_t)(&amp;(__REG__)) + ((__REG_OFFFSET__) &lt;&lt; 2U))))</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">/* Exported types ------------------------------------------------------------*/</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;{</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  uint32_t CommonClock;                 </div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  uint32_t Multimode;                   </div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  uint32_t MultiDMATransfer;            </div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  uint32_t MultiTwoSamplingDelay;       </div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;} LL_ADC_CommonInitTypeDef;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;{</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  uint32_t Resolution;                  </div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  uint32_t DataAlignment;               </div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  uint32_t SequencersScanMode;          </div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;} LL_ADC_InitTypeDef;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;{</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;  uint32_t TriggerSource;               </div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  uint32_t SequencerLength;             </div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;  uint32_t SequencerDiscont;            </div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  uint32_t ContinuousMode;              </div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;  uint32_t DMATransfer;                 </div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;} LL_ADC_REG_InitTypeDef;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;{</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;  uint32_t TriggerSource;               </div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;  uint32_t SequencerLength;             </div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;  uint32_t SequencerDiscont;            </div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;  uint32_t TrigAuto;                    </div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;} LL_ADC_INJ_InitTypeDef;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment">/* Exported constants --------------------------------------------------------*/</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#define LL_ADC_FLAG_STRT                   ADC_SR_STRT        </span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor">#define LL_ADC_FLAG_EOCS                   ADC_SR_EOC         </span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor">#define LL_ADC_FLAG_OVR                    ADC_SR_OVR         </span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor">#define LL_ADC_FLAG_JSTRT                  ADC_SR_JSTRT       </span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor">#define LL_ADC_FLAG_JEOS                   ADC_SR_JEOC        </span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor">#define LL_ADC_FLAG_AWD1                   ADC_SR_AWD         </span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#define LL_ADC_FLAG_EOCS_MST               ADC_CSR_EOC1       </span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor">#define LL_ADC_FLAG_EOCS_SLV1              ADC_CSR_EOC2       </span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">#define LL_ADC_FLAG_EOCS_SLV2              ADC_CSR_EOC3       </span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor">#define LL_ADC_FLAG_OVR_MST                ADC_CSR_OVR1    </span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor">#define LL_ADC_FLAG_OVR_SLV1               ADC_CSR_OVR2   </span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor">#define LL_ADC_FLAG_OVR_SLV2               ADC_CSR_OVR3   </span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">#define LL_ADC_FLAG_JEOS_MST               ADC_CSR_JEOC1     </span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor">#define LL_ADC_FLAG_JEOS_SLV1              ADC_CSR_JEOC2  </span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor">#define LL_ADC_FLAG_JEOS_SLV2              ADC_CSR_JEOC3  </span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor">#define LL_ADC_FLAG_AWD1_MST               ADC_CSR_AWD1       </span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor">#define LL_ADC_FLAG_AWD1_SLV1              ADC_CSR_AWD2       </span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor">#define LL_ADC_FLAG_AWD1_SLV2              ADC_CSR_AWD3       </span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor">#define LL_ADC_IT_EOCS                     ADC_CR1_EOCIE      </span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor">#define LL_ADC_IT_OVR                      ADC_CR1_OVRIE      </span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">#define LL_ADC_IT_JEOS                     ADC_CR1_JEOCIE     </span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor">#define LL_ADC_IT_AWD1                     ADC_CR1_AWDIE      </span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor"></span><span class="comment">/* List of ADC registers intended to be used (most commonly) with             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment">/* DMA transfer.                                                              */</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment">/* Refer to function @ref LL_ADC_DMA_GetRegAddr().                            */</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor">#define LL_ADC_DMA_REG_REGULAR_DATA          (0x00000000U) </span><span class="comment">/* ADC group regular conversion data register (corresponding to register DR) to be used with ADC configured in independent mode. Without DMA transfer, register accessed by LL function @ref LL_ADC_REG_ReadConversionData32() and other functions @ref LL_ADC_REG_ReadConversionDatax() */</span><span class="preprocessor"></span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor">#define LL_ADC_DMA_REG_REGULAR_DATA_MULTI    (0x00000001U) </span><span class="comment">/* ADC group regular conversion data register (corresponding to register CDR) to be used with ADC configured in multimode (available on STM32 devices with several ADC instances). Without DMA transfer, register accessed by LL function @ref LL_ADC_REG_ReadMultiConversionData32() */</span><span class="preprocessor"></span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor">#define LL_ADC_CLOCK_SYNC_PCLK_DIV2        (0x00000000U)                               </span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor">#define LL_ADC_CLOCK_SYNC_PCLK_DIV4        (                   ADC_CCR_ADCPRE_0)                 </span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">#define LL_ADC_CLOCK_SYNC_PCLK_DIV6        (ADC_CCR_ADCPRE_1                   )                 </span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor">#define LL_ADC_CLOCK_SYNC_PCLK_DIV8        (ADC_CCR_ADCPRE_1 | ADC_CCR_ADCPRE_0)                 </span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor"></span><span class="comment">/* Note: Other measurement paths to internal channels may be available        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="comment">/*       (connections to other peripherals).                                  */</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment">/*       If they are not listed below, they do not require any specific       */</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment">/*       path enable. In this case, Access to measurement path is done        */</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment">/*       only by selecting the corresponding ADC internal channel.            */</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor">#define LL_ADC_PATH_INTERNAL_NONE          (0x00000000U)</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor">#define LL_ADC_PATH_INTERNAL_VREFINT       (ADC_CCR_TSVREFE)      </span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor">#define LL_ADC_PATH_INTERNAL_TEMPSENSOR    (ADC_CCR_TSVREFE)      </span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor">#define LL_ADC_PATH_INTERNAL_VBAT          (ADC_CCR_VBATE)        </span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">#define LL_ADC_RESOLUTION_12B              (0x00000000U)             </span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor">#define LL_ADC_RESOLUTION_10B              (                ADC_CR1_RES_0)     </span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">#define LL_ADC_RESOLUTION_8B               (ADC_CR1_RES_1                )     </span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor">#define LL_ADC_RESOLUTION_6B               (ADC_CR1_RES_1 | ADC_CR1_RES_0)     </span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor">#define LL_ADC_DATA_ALIGN_RIGHT            (0x00000000U)</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">#define LL_ADC_DATA_ALIGN_LEFT             (ADC_CR2_ALIGN)        </span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor">#define LL_ADC_SEQ_SCAN_DISABLE            (0x00000000U)  </span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="preprocessor">#define LL_ADC_SEQ_SCAN_ENABLE             (ADC_CR1_SCAN) </span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor">#define LL_ADC_GROUP_REGULAR               (0x00000001U) </span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor">#define LL_ADC_GROUP_INJECTED              (0x00000002U) </span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor">#define LL_ADC_GROUP_REGULAR_INJECTED      (0x00000003U) </span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_0                   (ADC_CHANNEL_0_NUMBER  | ADC_CHANNEL_0_SMP)  </span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_1                   (ADC_CHANNEL_1_NUMBER  | ADC_CHANNEL_1_SMP)  </span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_2                   (ADC_CHANNEL_2_NUMBER  | ADC_CHANNEL_2_SMP)  </span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_3                   (ADC_CHANNEL_3_NUMBER  | ADC_CHANNEL_3_SMP)  </span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_4                   (ADC_CHANNEL_4_NUMBER  | ADC_CHANNEL_4_SMP)  </span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_5                   (ADC_CHANNEL_5_NUMBER  | ADC_CHANNEL_5_SMP)  </span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_6                   (ADC_CHANNEL_6_NUMBER  | ADC_CHANNEL_6_SMP)  </span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_7                   (ADC_CHANNEL_7_NUMBER  | ADC_CHANNEL_7_SMP)  </span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_8                   (ADC_CHANNEL_8_NUMBER  | ADC_CHANNEL_8_SMP)  </span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_9                   (ADC_CHANNEL_9_NUMBER  | ADC_CHANNEL_9_SMP)  </span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_10                  (ADC_CHANNEL_10_NUMBER | ADC_CHANNEL_10_SMP) </span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_11                  (ADC_CHANNEL_11_NUMBER | ADC_CHANNEL_11_SMP) </span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_12                  (ADC_CHANNEL_12_NUMBER | ADC_CHANNEL_12_SMP) </span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_13                  (ADC_CHANNEL_13_NUMBER | ADC_CHANNEL_13_SMP) </span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_14                  (ADC_CHANNEL_14_NUMBER | ADC_CHANNEL_14_SMP) </span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_15                  (ADC_CHANNEL_15_NUMBER | ADC_CHANNEL_15_SMP) </span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_16                  (ADC_CHANNEL_16_NUMBER | ADC_CHANNEL_16_SMP) </span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_17                  (ADC_CHANNEL_17_NUMBER | ADC_CHANNEL_17_SMP) </span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_18                  (ADC_CHANNEL_18_NUMBER | ADC_CHANNEL_18_SMP) </span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_VREFINT             (LL_ADC_CHANNEL_17 | ADC_CHANNEL_ID_INTERNAL_CH) </span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_VBAT                (LL_ADC_CHANNEL_18 | ADC_CHANNEL_ID_INTERNAL_CH) </span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_TEMPSENSOR          (LL_ADC_CHANNEL_18 | ADC_CHANNEL_ID_INTERNAL_CH) </span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor">#define LL_ADC_REG_TRIG_SOFTWARE           (0x00000000U)                                                                                     </span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM1_CH1       ((uint32_t)ADC_REG_TRIG_EXT_EDGE_DEFAULT)                                                                   </span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM1_CH2       (ADC_CR2_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                                                          </span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM1_CH3       (ADC_CR2_EXTSEL_1 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                                                          </span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM2_CH2       (ADC_CR2_EXTSEL_1 | ADC_CR2_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                                       </span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM5_TRGO      (ADC_CR2_EXTSEL_2 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                                                          </span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM4_CH4       (ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                                       </span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM3_CH4       (ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_1 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                                       </span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM8_TRGO      (ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_1 | ADC_CR2_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                    </span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM8_TRGO2     (ADC_CR2_EXTSEL_3 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                                                          </span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM1_TRGO      (ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                                       </span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM1_TRGO2     (ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_1 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                                       </span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM2_TRGO      (ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_1 | ADC_CR2_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                    </span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM4_TRGO      (ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_2 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                                       </span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM6_TRGO      (ADC_CR2_EXTSEL_3 |ADC_CR2_EXTSEL_2| ADC_CR2_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                      </span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_EXTI_LINE11    (ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_1 | ADC_CR2_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) </span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_RISING         (                  ADC_CR2_EXTEN_0)     </span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_FALLING        (ADC_CR2_EXTEN_1                  )     </span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_RISINGFALLING  (ADC_CR2_EXTEN_1 | ADC_CR2_EXTEN_0)     </span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor">#define LL_ADC_REG_CONV_SINGLE             (0x00000000U) </span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor">#define LL_ADC_REG_CONV_CONTINUOUS         (ADC_CR2_CONT)          </span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor">#define LL_ADC_REG_DMA_TRANSFER_NONE       (0x00000000U)              </span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor">#define LL_ADC_REG_DMA_TRANSFER_LIMITED    (              ADC_CR2_DMA)          </span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor">#define LL_ADC_REG_DMA_TRANSFER_UNLIMITED  (ADC_CR2_DDS | ADC_CR2_DMA)          </span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor">#define LL_ADC_REG_FLAG_EOC_SEQUENCE_CONV       (0x00000000U)  </span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor">#define LL_ADC_REG_FLAG_EOC_UNITARY_CONV        (ADC_CR2_EOCS) </span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_DISABLE        (0x00000000U)                                     </span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS  (                                             ADC_SQR1_L_0) </span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS  (                              ADC_SQR1_L_1               ) </span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS  (                              ADC_SQR1_L_1 | ADC_SQR1_L_0) </span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS  (               ADC_SQR1_L_2                              ) </span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS  (               ADC_SQR1_L_2                | ADC_SQR1_L_0) </span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS  (               ADC_SQR1_L_2 | ADC_SQR1_L_1               ) </span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS  (               ADC_SQR1_L_2 | ADC_SQR1_L_1 | ADC_SQR1_L_0) </span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS  (ADC_SQR1_L_3                                             ) </span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS (ADC_SQR1_L_3                               | ADC_SQR1_L_0) </span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS (ADC_SQR1_L_3                | ADC_SQR1_L_1               ) </span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS (ADC_SQR1_L_3                | ADC_SQR1_L_1 | ADC_SQR1_L_0) </span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2                              ) </span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2                | ADC_SQR1_L_0) </span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2 | ADC_SQR1_L_1               ) </span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2 | ADC_SQR1_L_1 | ADC_SQR1_L_0) </span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_DISABLE     (0x00000000U)                                                          </span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_1RANK       (                                                            ADC_CR1_DISCEN) </span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_2RANKS      (                                        ADC_CR1_DISCNUM_0 | ADC_CR1_DISCEN) </span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_3RANKS      (                    ADC_CR1_DISCNUM_1                     | ADC_CR1_DISCEN) </span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_4RANKS      (                    ADC_CR1_DISCNUM_1 | ADC_CR1_DISCNUM_0 | ADC_CR1_DISCEN) </span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_5RANKS      (ADC_CR1_DISCNUM_2                                         | ADC_CR1_DISCEN) </span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_6RANKS      (ADC_CR1_DISCNUM_2                     | ADC_CR1_DISCNUM_0 | ADC_CR1_DISCEN) </span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_7RANKS      (ADC_CR1_DISCNUM_2 | ADC_CR1_DISCNUM_1                     | ADC_CR1_DISCEN) </span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_8RANKS      (ADC_CR1_DISCNUM_2 | ADC_CR1_DISCNUM_1 | ADC_CR1_DISCNUM_0 | ADC_CR1_DISCEN) </span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor">#define LL_ADC_REG_RANK_1                  (ADC_SQR3_REGOFFSET | ADC_REG_RANK_1_SQRX_BITOFFSET_POS)  </span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="preprocessor">#define LL_ADC_REG_RANK_2                  (ADC_SQR3_REGOFFSET | ADC_REG_RANK_2_SQRX_BITOFFSET_POS)  </span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor">#define LL_ADC_REG_RANK_3                  (ADC_SQR3_REGOFFSET | ADC_REG_RANK_3_SQRX_BITOFFSET_POS)  </span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor">#define LL_ADC_REG_RANK_4                  (ADC_SQR3_REGOFFSET | ADC_REG_RANK_4_SQRX_BITOFFSET_POS)  </span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor">#define LL_ADC_REG_RANK_5                  (ADC_SQR3_REGOFFSET | ADC_REG_RANK_5_SQRX_BITOFFSET_POS)  </span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">#define LL_ADC_REG_RANK_6                  (ADC_SQR3_REGOFFSET | ADC_REG_RANK_6_SQRX_BITOFFSET_POS)  </span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor">#define LL_ADC_REG_RANK_7                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_7_SQRX_BITOFFSET_POS)  </span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor">#define LL_ADC_REG_RANK_8                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_8_SQRX_BITOFFSET_POS)  </span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor">#define LL_ADC_REG_RANK_9                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_9_SQRX_BITOFFSET_POS)  </span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor">#define LL_ADC_REG_RANK_10                 (ADC_SQR2_REGOFFSET | ADC_REG_RANK_10_SQRX_BITOFFSET_POS) </span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor">#define LL_ADC_REG_RANK_11                 (ADC_SQR2_REGOFFSET | ADC_REG_RANK_11_SQRX_BITOFFSET_POS) </span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor">#define LL_ADC_REG_RANK_12                 (ADC_SQR2_REGOFFSET | ADC_REG_RANK_12_SQRX_BITOFFSET_POS) </span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor">#define LL_ADC_REG_RANK_13                 (ADC_SQR1_REGOFFSET | ADC_REG_RANK_13_SQRX_BITOFFSET_POS) </span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor">#define LL_ADC_REG_RANK_14                 (ADC_SQR1_REGOFFSET | ADC_REG_RANK_14_SQRX_BITOFFSET_POS) </span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor">#define LL_ADC_REG_RANK_15                 (ADC_SQR1_REGOFFSET | ADC_REG_RANK_15_SQRX_BITOFFSET_POS) </span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor">#define LL_ADC_REG_RANK_16                 (ADC_SQR1_REGOFFSET | ADC_REG_RANK_16_SQRX_BITOFFSET_POS) </span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_TRIG_SOFTWARE           (0x00000000U)                                                                                         </span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM1_TRGO      (ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                                                                                 </span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM1_CH4       (ADC_CR2_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                                                             </span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM2_TRGO      (ADC_CR2_JEXTSEL_1 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                                                             </span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM2_CH1       (ADC_CR2_JEXTSEL_1 | ADC_CR2_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                                         </span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM3_CH4       (ADC_CR2_JEXTSEL_2 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                                                             </span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM4_TRGO      (ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                                         </span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM8_CH4       (ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_1 | ADC_CR2_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                     </span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2     (ADC_CR2_JEXTSEL_3 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                                                             </span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM8_TRGO      (ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                                         </span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2     (ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_1 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                                         </span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM3_CH3       (ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_1 | ADC_CR2_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                     </span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM5_TRGO      (ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_2 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                                         </span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM3_CH1       (ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                     </span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM6_TRGO      (ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_1 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                     </span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_RISING         (                   ADC_CR2_JEXTEN_0)   </span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_FALLING        (ADC_CR2_JEXTEN_1                   )   </span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_RISINGFALLING  (ADC_CR2_JEXTEN_1 | ADC_CR2_JEXTEN_0)   </span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_TRIG_INDEPENDENT        (0x00000000U)</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_TRIG_FROM_GRP_REGULAR   (ADC_CR1_JAUTO)        </span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_SEQ_SCAN_DISABLE        (0x00000000U)         </span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS  (                ADC_JSQR_JL_0) </span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS  (ADC_JSQR_JL_1                ) </span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS  (ADC_JSQR_JL_1 | ADC_JSQR_JL_0) </span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_SEQ_DISCONT_DISABLE     (0x00000000U)</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_SEQ_DISCONT_1RANK       (ADC_CR1_JDISCEN)      </span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_RANK_1                  (ADC_JDR1_REGOFFSET | ADC_JOFR1_REGOFFSET | ADC_INJ_RANK_1_JSQR_BITOFFSET_POS) </span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_RANK_2                  (ADC_JDR2_REGOFFSET | ADC_JOFR2_REGOFFSET | ADC_INJ_RANK_2_JSQR_BITOFFSET_POS) </span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_RANK_3                  (ADC_JDR3_REGOFFSET | ADC_JOFR3_REGOFFSET | ADC_INJ_RANK_3_JSQR_BITOFFSET_POS) </span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor">#define LL_ADC_INJ_RANK_4                  (ADC_JDR4_REGOFFSET | ADC_JOFR4_REGOFFSET | ADC_INJ_RANK_4_JSQR_BITOFFSET_POS) </span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor">#define LL_ADC_SAMPLINGTIME_3CYCLES        (0x00000000U)                                  </span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor">#define LL_ADC_SAMPLINGTIME_15CYCLES       (ADC_SMPR1_SMP10_0)                                      </span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor">#define LL_ADC_SAMPLINGTIME_28CYCLES       (ADC_SMPR1_SMP10_1)                                      </span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor">#define LL_ADC_SAMPLINGTIME_56CYCLES       (ADC_SMPR1_SMP10_1 | ADC_SMPR1_SMP10_0)                  </span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="preprocessor">#define LL_ADC_SAMPLINGTIME_84CYCLES       (ADC_SMPR1_SMP10_2)                                      </span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor">#define LL_ADC_SAMPLINGTIME_112CYCLES      (ADC_SMPR1_SMP10_2 | ADC_SMPR1_SMP10_0)                  </span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor">#define LL_ADC_SAMPLINGTIME_144CYCLES      (ADC_SMPR1_SMP10_2 | ADC_SMPR1_SMP10_1)                  </span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor">#define LL_ADC_SAMPLINGTIME_480CYCLES      (ADC_SMPR1_SMP10)                                        </span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor">#define LL_ADC_AWD1                        (ADC_AWD_CR1_CHANNEL_MASK  | ADC_AWD_CR1_REGOFFSET) </span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_DISABLE                 (0x00000000U)                                                                       </span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_ALL_CHANNELS_REG        (                                                             ADC_CR1_AWDEN                 ) </span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_ALL_CHANNELS_INJ        (                                            ADC_CR1_JAWDEN                                 ) </span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_ALL_CHANNELS_REG_INJ    (                                            ADC_CR1_JAWDEN | ADC_CR1_AWDEN                 ) </span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_0_REG           ((LL_ADC_CHANNEL_0  &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_0_INJ           ((LL_ADC_CHANNEL_0  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_0_REG_INJ       ((LL_ADC_CHANNEL_0  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_1_REG           ((LL_ADC_CHANNEL_1  &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_1_INJ           ((LL_ADC_CHANNEL_1  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_1_REG_INJ       ((LL_ADC_CHANNEL_1  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_2_REG           ((LL_ADC_CHANNEL_2  &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_2_INJ           ((LL_ADC_CHANNEL_2  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_2_REG_INJ       ((LL_ADC_CHANNEL_2  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_3_REG           ((LL_ADC_CHANNEL_3  &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_3_INJ           ((LL_ADC_CHANNEL_3  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_3_REG_INJ       ((LL_ADC_CHANNEL_3  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_4_REG           ((LL_ADC_CHANNEL_4  &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_4_INJ           ((LL_ADC_CHANNEL_4  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_4_REG_INJ       ((LL_ADC_CHANNEL_4  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_5_REG           ((LL_ADC_CHANNEL_5  &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_5_INJ           ((LL_ADC_CHANNEL_5  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_5_REG_INJ       ((LL_ADC_CHANNEL_5  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_6_REG           ((LL_ADC_CHANNEL_6  &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_6_INJ           ((LL_ADC_CHANNEL_6  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_6_REG_INJ       ((LL_ADC_CHANNEL_6  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_7_REG           ((LL_ADC_CHANNEL_7  &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_7_INJ           ((LL_ADC_CHANNEL_7  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_7_REG_INJ       ((LL_ADC_CHANNEL_7  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_8_REG           ((LL_ADC_CHANNEL_8  &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_8_INJ           ((LL_ADC_CHANNEL_8  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_8_REG_INJ       ((LL_ADC_CHANNEL_8  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_9_REG           ((LL_ADC_CHANNEL_9  &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_9_INJ           ((LL_ADC_CHANNEL_9  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_9_REG_INJ       ((LL_ADC_CHANNEL_9  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_10_REG          ((LL_ADC_CHANNEL_10 &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_10_INJ          ((LL_ADC_CHANNEL_10 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_10_REG_INJ      ((LL_ADC_CHANNEL_10 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_11_REG          ((LL_ADC_CHANNEL_11 &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_11_INJ          ((LL_ADC_CHANNEL_11 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_11_REG_INJ      ((LL_ADC_CHANNEL_11 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_12_REG          ((LL_ADC_CHANNEL_12 &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_12_INJ          ((LL_ADC_CHANNEL_12 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_12_REG_INJ      ((LL_ADC_CHANNEL_12 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_13_REG          ((LL_ADC_CHANNEL_13 &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_13_INJ          ((LL_ADC_CHANNEL_13 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_13_REG_INJ      ((LL_ADC_CHANNEL_13 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_14_REG          ((LL_ADC_CHANNEL_14 &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_14_INJ          ((LL_ADC_CHANNEL_14 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_14_REG_INJ      ((LL_ADC_CHANNEL_14 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_15_REG          ((LL_ADC_CHANNEL_15 &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_15_INJ          ((LL_ADC_CHANNEL_15 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_15_REG_INJ      ((LL_ADC_CHANNEL_15 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_16_REG          ((LL_ADC_CHANNEL_16 &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_16_INJ          ((LL_ADC_CHANNEL_16 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_16_REG_INJ      ((LL_ADC_CHANNEL_16 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_17_REG          ((LL_ADC_CHANNEL_17 &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_17_INJ          ((LL_ADC_CHANNEL_17 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_17_REG_INJ      ((LL_ADC_CHANNEL_17 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_18_REG          ((LL_ADC_CHANNEL_18 &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_18_INJ          ((LL_ADC_CHANNEL_18 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_18_REG_INJ      ((LL_ADC_CHANNEL_18 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CH_VREFINT_REG          ((LL_ADC_CHANNEL_VREFINT    &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CH_VREFINT_INJ          ((LL_ADC_CHANNEL_VREFINT    &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CH_VREFINT_REG_INJ      ((LL_ADC_CHANNEL_VREFINT    &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CH_VBAT_REG             ((LL_ADC_CHANNEL_VBAT       &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CH_VBAT_INJ             ((LL_ADC_CHANNEL_VBAT       &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CH_VBAT_REG_INJ         ((LL_ADC_CHANNEL_VBAT       &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CH_TEMPSENSOR_REG       ((LL_ADC_CHANNEL_TEMPSENSOR &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CH_TEMPSENSOR_INJ       ((LL_ADC_CHANNEL_TEMPSENSOR &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CH_TEMPSENSOR_REG_INJ   ((LL_ADC_CHANNEL_TEMPSENSOR &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_THRESHOLD_HIGH          (ADC_AWD_TR1_HIGH_REGOFFSET) </span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_THRESHOLD_LOW           (ADC_AWD_TR1_LOW_REGOFFSET)  </span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_INDEPENDENT           (0x00000000U)                                                 </span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_DUAL_REG_SIMULT       (                  ADC_CCR_MULTI_2 | ADC_CCR_MULTI_1                  ) </span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_DUAL_REG_INTERL       (                  ADC_CCR_MULTI_2 | ADC_CCR_MULTI_1 | ADC_CCR_MULTI_0) </span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_DUAL_INJ_SIMULT       (                  ADC_CCR_MULTI_2                   | ADC_CCR_MULTI_0) </span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_DUAL_INJ_ALTERN       (ADC_CCR_MULTI_3                                     | ADC_CCR_MULTI_0) </span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM  (                                                      ADC_CCR_MULTI_0) </span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT  (                                    ADC_CCR_MULTI_1                  ) </span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM  (                                    ADC_CCR_MULTI_1 | ADC_CCR_MULTI_0) </span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor">#if defined(ADC3)</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_TRIPLE_REG_SIM_INJ_SIM  (ADC_CCR_MULTI_4                                                       | ADC_CCR_MULTI_0) </span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_TRIPLE_REG_SIM_INJ_ALT  (ADC_CCR_MULTI_4                                     | ADC_CCR_MULTI_1                  ) </span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_TRIPLE_INJ_SIMULT       (ADC_CCR_MULTI_4                   | ADC_CCR_MULTI_2                   | ADC_CCR_MULTI_0) </span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_TRIPLE_REG_SIMULT       (ADC_CCR_MULTI_4                   | ADC_CCR_MULTI_2 | ADC_CCR_MULTI_1                  ) </span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_TRIPLE_REG_INTERL       (ADC_CCR_MULTI_4                   | ADC_CCR_MULTI_2 | ADC_CCR_MULTI_1 | ADC_CCR_MULTI_0) </span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_TRIPLE_INJ_ALTERN       (ADC_CCR_MULTI_4                                                       | ADC_CCR_MULTI_0) </span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_REG_DMA_EACH_ADC        (0x00000000U)                       </span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_REG_DMA_LIMIT_1         (                              ADC_CCR_DMA_0) </span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_REG_DMA_LIMIT_2         (              ADC_CCR_DMA_1                ) </span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_REG_DMA_LIMIT_3         (              ADC_CCR_DMA_0 | ADC_CCR_DMA_0) </span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_REG_DMA_UNLMT_1         (ADC_CCR_DDS |                 ADC_CCR_DMA_0) </span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_REG_DMA_UNLMT_2         (ADC_CCR_DDS | ADC_CCR_DMA_1                ) </span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_REG_DMA_UNLMT_3         (ADC_CCR_DDS | ADC_CCR_DMA_0 | ADC_CCR_DMA_0) </span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_5CYCLES  (0x00000000U)                                                 </span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_6CYCLES  (                                                      ADC_CCR_DELAY_0) </span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_7CYCLES  (                                    ADC_CCR_DELAY_1                  ) </span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_8CYCLES  (                                    ADC_CCR_DELAY_1 | ADC_CCR_DELAY_0) </span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_9CYCLES  (                  ADC_CCR_DELAY_2                                    ) </span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_10CYCLES (                  ADC_CCR_DELAY_2                   | ADC_CCR_DELAY_0) </span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_11CYCLES (                  ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1                  ) </span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_12CYCLES (                  ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1 | ADC_CCR_DELAY_0) </span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_13CYCLES (ADC_CCR_DELAY_3                                                      ) </span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_14CYCLES (ADC_CCR_DELAY_3                                     | ADC_CCR_DELAY_0) </span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_15CYCLES (ADC_CCR_DELAY_3                   | ADC_CCR_DELAY_1                  ) </span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_16CYCLES (ADC_CCR_DELAY_3                   | ADC_CCR_DELAY_1 | ADC_CCR_DELAY_0) </span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_17CYCLES (ADC_CCR_DELAY_3 | ADC_CCR_DELAY_2                                    ) </span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_18CYCLES (ADC_CCR_DELAY_3 | ADC_CCR_DELAY_2                   | ADC_CCR_DELAY_0) </span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_19CYCLES (ADC_CCR_DELAY_3 | ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1                  ) </span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_20CYCLES (ADC_CCR_DELAY_3 | ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1 | ADC_CCR_DELAY_0) </span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_MASTER                (                    ADC_CDR_RDATA_MST) </span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_SLAVE                 (ADC_CDR_RDATA_SLV                    ) </span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="preprocessor">#define LL_ADC_MULTI_MASTER_SLAVE          (ADC_CDR_RDATA_SLV | ADC_CDR_RDATA_MST) </span></div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="preprocessor"></span><span class="comment">/* Note: Only ADC IP HW delays are defined in ADC LL driver driver,           */</span><span class="preprocessor"></span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="comment">/*       not timeout values.                                                  */</span></div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="comment">/*       Timeout values for ADC operations are dependent to device clock      */</span></div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="comment">/*       configuration (system clock versus ADC clock),                       */</span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="comment">/*       and therefore must be defined in user application.                   */</span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="comment">/*       Indications for estimation of ADC timeout delays, for this           */</span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="comment">/*       STM32 serie:                                                         */</span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="comment">/*       - ADC enable time: maximum delay is 2us                              */</span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="comment">/*         (refer to device datasheet, parameter &quot;tSTAB&quot;)                     */</span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="comment">/*       - ADC conversion time: duration depending on ADC clock and ADC       */</span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="comment">/*         configuration.                                                     */</span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="comment">/*         (refer to device reference manual, section &quot;Timing&quot;)               */</span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="comment">/* Delay for internal voltage reference stabilization time.                   */</span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="comment">/* Delay set to maximum value (refer to device datasheet,                     */</span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="comment">/* parameter &quot;tSTART&quot;).                                                       */</span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="comment">/* Unit: us                                                                   */</span></div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="preprocessor">#define LL_ADC_DELAY_VREFINT_STAB_US       (  10U)  </span></div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="preprocessor"></span><span class="comment">/* Delay for temperature sensor stabilization time.                           */</span><span class="preprocessor"></span></div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="comment">/* Literal set to maximum value (refer to device datasheet,                   */</span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="comment">/* parameter &quot;tSTART&quot;).                                                       */</span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="comment">/* Unit: us                                                                   */</span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="preprocessor">#define LL_ADC_DELAY_TEMPSENSOR_STAB_US    (  10U)  </span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="preprocessor"></span><span class="comment">/* Exported macro ------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="preprocessor">#define LL_ADC_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__-&gt;__REG__, (__VALUE__))</span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="preprocessor">#define LL_ADC_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__-&gt;__REG__)</span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="preprocessor">#define __LL_ADC_CHANNEL_TO_DECIMAL_NB(__CHANNEL__)                                        \</span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="preprocessor">  (((__CHANNEL__) &amp; ADC_CHANNEL_ID_NUMBER_MASK) &gt;&gt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)</span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="preprocessor">#define __LL_ADC_DECIMAL_NB_TO_CHANNEL(__DECIMAL_NB__)                                                          \</span></div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="preprocessor">  (((__DECIMAL_NB__) &lt;= 9U)                                                                                     \</span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="preprocessor">    ? (                                                                                                         \</span></div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="preprocessor">       ((__DECIMAL_NB__) &lt;&lt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)                                       |        \</span></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="preprocessor">       (ADC_SMPR2_REGOFFSET | (((uint32_t) (3U * (__DECIMAL_NB__))) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS))         \</span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="preprocessor">      )                                                                                                         \</span></div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="preprocessor">      :                                                                                                         \</span></div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="preprocessor">      (                                                                                                         \</span></div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="preprocessor">       ((__DECIMAL_NB__) &lt;&lt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)                                              | \</span></div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="preprocessor">       (ADC_SMPR1_REGOFFSET | (((uint32_t) (3U * ((__DECIMAL_NB__) - 10U))) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) \</span></div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="preprocessor">      )                                                                                                         \</span></div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="preprocessor">  )</span></div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="preprocessor">#define __LL_ADC_IS_CHANNEL_INTERNAL(__CHANNEL__)                              \</span></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="preprocessor">  (((__CHANNEL__) &amp; ADC_CHANNEL_ID_INTERNAL_CH_MASK) != 0U)</span></div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="preprocessor">#define __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL(__CHANNEL__)                     \</span></div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="preprocessor">  ((__CHANNEL__) &amp; ~ADC_CHANNEL_ID_INTERNAL_CH_MASK)</span></div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="preprocessor">#define __LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE(__ADC_INSTANCE__, __CHANNEL__)  \</span></div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="preprocessor">  (                                                                            \</span></div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="preprocessor">   ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)    ||                             \</span></div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="preprocessor">   ((__CHANNEL__) == LL_ADC_CHANNEL_VBAT)                                      \</span></div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="preprocessor">  )</span></div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="preprocessor">#define __LL_ADC_ANALOGWD_CHANNEL_GROUP(__CHANNEL__, __GROUP__)                                           \</span></div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="preprocessor">  (((__GROUP__) == LL_ADC_GROUP_REGULAR)                                                                  \</span></div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="preprocessor">    ? (((__CHANNEL__) &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_AWDEN | ADC_CR1_AWDSGL)                            \</span></div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="preprocessor">      :                                                                                                   \</span></div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="preprocessor">      ((__GROUP__) == LL_ADC_GROUP_INJECTED)                                                              \</span></div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="preprocessor">       ? (((__CHANNEL__) &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDSGL)                        \</span></div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="preprocessor">         :                                                                                                \</span></div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="preprocessor">         (((__CHANNEL__) &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL)        \</span></div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="preprocessor">  )</span></div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;</div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="preprocessor">#define __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION(__ADC_RESOLUTION__, __AWD_THRESHOLD__) \</span></div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;<span class="preprocessor">  ((__AWD_THRESHOLD__) &lt;&lt; ((__ADC_RESOLUTION__) &gt;&gt; (ADC_CR1_RES_BITOFFSET_POS - 1U )))</span></div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;</div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<span class="preprocessor">#define __LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION(__ADC_RESOLUTION__, __AWD_THRESHOLD_12_BITS__) \</span></div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="preprocessor">  ((__AWD_THRESHOLD_12_BITS__) &gt;&gt; ((__ADC_RESOLUTION__) &gt;&gt; (ADC_CR1_RES_BITOFFSET_POS - 1U )))</span></div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;</div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="preprocessor">#define __LL_ADC_MULTI_CONV_DATA_MASTER_SLAVE(__ADC_MULTI_MASTER_SLAVE__, __ADC_MULTI_CONV_DATA__)  \</span></div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;<span class="preprocessor">  (((__ADC_MULTI_CONV_DATA__) &gt;&gt; POSITION_VAL((__ADC_MULTI_MASTER_SLAVE__))) &amp; ADC_CDR_RDATA_MST)</span></div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;</div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="preprocessor">#if defined(ADC1) &amp;&amp; defined(ADC2) &amp;&amp; defined(ADC3)</span></div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;<span class="preprocessor">#define __LL_ADC_COMMON_INSTANCE(__ADCx__)                                     \</span></div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="preprocessor">  (ADC123_COMMON)</span></div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="preprocessor">#elif defined(ADC1) &amp;&amp; defined(ADC2)</span></div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="preprocessor">#define __LL_ADC_COMMON_INSTANCE(__ADCx__)                                     \</span></div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;<span class="preprocessor">  (ADC12_COMMON)</span></div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;<span class="preprocessor">#define __LL_ADC_COMMON_INSTANCE(__ADCx__)                                     \</span></div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="preprocessor">  (ADC1_COMMON)</span></div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;</div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;<span class="preprocessor">#if defined(ADC1) &amp;&amp; defined(ADC2) &amp;&amp; defined(ADC3)</span></div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="preprocessor">#define __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__)              \</span></div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;<span class="preprocessor">  (LL_ADC_IsEnabled(ADC1) |                                                    \</span></div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="preprocessor">   LL_ADC_IsEnabled(ADC2) |                                                    \</span></div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;<span class="preprocessor">   LL_ADC_IsEnabled(ADC3)  )</span></div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="preprocessor">#elif defined(ADC1) &amp;&amp; defined(ADC2)</span></div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="preprocessor">#define __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__)              \</span></div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;<span class="preprocessor">  (LL_ADC_IsEnabled(ADC1) |                                                    \</span></div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;<span class="preprocessor">   LL_ADC_IsEnabled(ADC2)  )</span></div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;<span class="preprocessor">#define __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__)              \</span></div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="preprocessor">  (LL_ADC_IsEnabled(ADC1))</span></div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;</div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;<span class="preprocessor">#define __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__)                             \</span></div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;<span class="preprocessor">  (0xFFFU &gt;&gt; ((__ADC_RESOLUTION__) &gt;&gt; (ADC_CR1_RES_BITOFFSET_POS - 1U)))</span></div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;</div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="preprocessor">#define __LL_ADC_CONVERT_DATA_RESOLUTION(__DATA__, __ADC_RESOLUTION_CURRENT__, __ADC_RESOLUTION_TARGET__) \</span></div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;<span class="preprocessor">  (((__DATA__)                                                                 \</span></div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;<span class="preprocessor">    &lt;&lt; ((__ADC_RESOLUTION_CURRENT__) &gt;&gt; (ADC_CR1_RES_BITOFFSET_POS - 1U)))     \</span></div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="preprocessor">   &gt;&gt; ((__ADC_RESOLUTION_TARGET__) &gt;&gt; (ADC_CR1_RES_BITOFFSET_POS - 1U))        \</span></div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;<span class="preprocessor">  )</span></div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;</div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;<span class="preprocessor">#define __LL_ADC_CALC_DATA_TO_VOLTAGE(__VREFANALOG_VOLTAGE__,\</span></div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;<span class="preprocessor">                                      __ADC_DATA__,\</span></div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;<span class="preprocessor">                                      __ADC_RESOLUTION__)                      \</span></div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;<span class="preprocessor">  ((__ADC_DATA__) * (__VREFANALOG_VOLTAGE__)                                   \</span></div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;<span class="preprocessor">   / __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__)                                \</span></div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;<span class="preprocessor">  )</span></div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;</div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;<span class="preprocessor">#define __LL_ADC_CALC_VREFANALOG_VOLTAGE(__VREFINT_ADC_DATA__,\</span></div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="preprocessor">                                         __ADC_RESOLUTION__)                   \</span></div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;<span class="preprocessor">  (((uint32_t)(*VREFINT_CAL_ADDR) * VREFINT_CAL_VREF)                          \</span></div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<span class="preprocessor">    / __LL_ADC_CONVERT_DATA_RESOLUTION((__VREFINT_ADC_DATA__),                 \</span></div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<span class="preprocessor">                                       (__ADC_RESOLUTION__),                   \</span></div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;<span class="preprocessor">                                       LL_ADC_RESOLUTION_12B)                  \</span></div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;<span class="preprocessor">  )</span></div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;</div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;<span class="preprocessor">#define __LL_ADC_CALC_TEMPERATURE(__VREFANALOG_VOLTAGE__,\</span></div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;<span class="preprocessor">                                  __TEMPSENSOR_ADC_DATA__,\</span></div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;<span class="preprocessor">                                  __ADC_RESOLUTION__)                              \</span></div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;<span class="preprocessor">  (((( ((int32_t)((__LL_ADC_CONVERT_DATA_RESOLUTION((__TEMPSENSOR_ADC_DATA__),     \</span></div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;<span class="preprocessor">                                                    (__ADC_RESOLUTION__),          \</span></div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;<span class="preprocessor">                                                    LL_ADC_RESOLUTION_12B)         \</span></div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;<span class="preprocessor">                   * (__VREFANALOG_VOLTAGE__))                                     \</span></div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;<span class="preprocessor">                  / TEMPSENSOR_CAL_VREFANALOG)                                     \</span></div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;<span class="preprocessor">        - (int32_t) *TEMPSENSOR_CAL1_ADDR)                                         \</span></div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;<span class="preprocessor">     ) * (int32_t)(TEMPSENSOR_CAL2_TEMP - TEMPSENSOR_CAL1_TEMP)                    \</span></div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;<span class="preprocessor">    ) / (int32_t)((int32_t)*TEMPSENSOR_CAL2_ADDR - (int32_t)*TEMPSENSOR_CAL1_ADDR) \</span></div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;<span class="preprocessor">   ) + TEMPSENSOR_CAL1_TEMP                                                        \</span></div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;<span class="preprocessor">  )</span></div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;</div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;<span class="preprocessor">#define __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS(__TEMPSENSOR_TYP_AVGSLOPE__,\</span></div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<span class="preprocessor">                                             __TEMPSENSOR_TYP_CALX_V__,\</span></div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;<span class="preprocessor">                                             __TEMPSENSOR_CALX_TEMP__,\</span></div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="preprocessor">                                             __VREFANALOG_VOLTAGE__,\</span></div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;<span class="preprocessor">                                             __TEMPSENSOR_ADC_DATA__,\</span></div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;<span class="preprocessor">                                             __ADC_RESOLUTION__)               \</span></div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;<span class="preprocessor">  ((( (                                                                        \</span></div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;<span class="preprocessor">       (int32_t)(((__TEMPSENSOR_TYP_CALX_V__))                                 \</span></div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;<span class="preprocessor">                 * 1000)                                                       \</span></div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;<span class="preprocessor">       -                                                                       \</span></div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;<span class="preprocessor">       (int32_t)((((__TEMPSENSOR_ADC_DATA__) * (__VREFANALOG_VOLTAGE__))       \</span></div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;<span class="preprocessor">                  / __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__))                \</span></div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<span class="preprocessor">                 * 1000)                                                       \</span></div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;<span class="preprocessor">      )                                                                        \</span></div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;<span class="preprocessor">    ) / (__TEMPSENSOR_TYP_AVGSLOPE__)                                          \</span></div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;<span class="preprocessor">   ) + (__TEMPSENSOR_CALX_TEMP__)                                              \</span></div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;<span class="preprocessor">  )</span></div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;</div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;<span class="comment">/* Exported functions --------------------------------------------------------*/</span></div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;<span class="comment">/* Note: LL ADC functions to set DMA transfer are located into sections of    */</span></div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;<span class="comment">/*       configuration of ADC instance, groups and multimode (if available):  */</span></div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;<span class="comment">/*       @ref LL_ADC_REG_SetDMATransfer(), ...                                */</span></div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;</div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;__STATIC_INLINE uint32_t LL_ADC_DMA_GetRegAddr(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Register)</div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;{</div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;  <span class="keyword">register</span> uint32_t data_reg_addr = 0U;</div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;  </div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;  <span class="keywordflow">if</span> (Register == LL_ADC_DMA_REG_REGULAR_DATA)</div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;  {</div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;    <span class="comment">/* Retrieve address of register DR */</span></div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;    data_reg_addr = (uint32_t)&amp;(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a84114accead82bd11a0e12a429cdfed9">DR</a>);</div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;  }</div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;  <span class="keywordflow">else</span> <span class="comment">/* (Register == LL_ADC_DMA_REG_REGULAR_DATA_MULTI) */</span></div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;  {</div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;    <span class="comment">/* Retrieve address of register CDR */</span></div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;    data_reg_addr = (uint32_t)&amp;((__LL_ADC_COMMON_INSTANCE(ADCx))-&gt;CDR);</div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;  }</div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;  </div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;  <span class="keywordflow">return</span> data_reg_addr;</div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;}</div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;</div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_SetCommonClock(<a class="code" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON, uint32_t CommonClock)</div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;{</div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCxy_COMMON-&gt;<a class="code" href="struct_a_d_c___common___type_def.html#aee6d4af7571a1bad2fec9e7b53733277">CCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga3a2ee019aef4c64fffc72141f7aaab2c">ADC_CCR_ADCPRE</a>, CommonClock);</div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;}</div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;</div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;__STATIC_INLINE uint32_t LL_ADC_GetCommonClock(<a class="code" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;{</div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code" href="struct_a_d_c___common___type_def.html#aee6d4af7571a1bad2fec9e7b53733277">CCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga3a2ee019aef4c64fffc72141f7aaab2c">ADC_CCR_ADCPRE</a>));</div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;}</div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;</div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_SetCommonPathInternalCh(<a class="code" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON, uint32_t PathInternal)</div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;{</div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCxy_COMMON-&gt;<a class="code" href="struct_a_d_c___common___type_def.html#aee6d4af7571a1bad2fec9e7b53733277">CCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gafc020d85a8740491ce3f218a0706f1dc">ADC_CCR_TSVREFE</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga519645e42dcf6b19af9c05dc40300abb">ADC_CCR_VBATE</a>, PathInternal);</div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;}</div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;</div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(<a class="code" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;{</div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code" href="struct_a_d_c___common___type_def.html#aee6d4af7571a1bad2fec9e7b53733277">CCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gafc020d85a8740491ce3f218a0706f1dc">ADC_CCR_TSVREFE</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga519645e42dcf6b19af9c05dc40300abb">ADC_CCR_VBATE</a>));</div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;}</div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;</div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_SetResolution(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Resolution)</div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;{</div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a89b1ff4376683dd2896ea8b32ded05b2">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga71e4a4c233895a2e7b6dd3ca6ca849e5">ADC_CR1_RES</a>, Resolution);</div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;}</div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;</div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;__STATIC_INLINE uint32_t LL_ADC_GetResolution(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;{</div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a89b1ff4376683dd2896ea8b32ded05b2">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga71e4a4c233895a2e7b6dd3ca6ca849e5">ADC_CR1_RES</a>));</div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;}</div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;</div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_SetDataAlignment(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t DataAlignment)</div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;{</div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a1053a65a21af0d27afe1bf9cf7b7aca7">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaf5950b5a7438a447584f6dd86c343362">ADC_CR2_ALIGN</a>, DataAlignment);</div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;}</div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;</div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;__STATIC_INLINE uint32_t LL_ADC_GetDataAlignment(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;{</div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a1053a65a21af0d27afe1bf9cf7b7aca7">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaf5950b5a7438a447584f6dd86c343362">ADC_CR2_ALIGN</a>));</div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;}</div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;</div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_SetSequencersScanMode(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t ScanMode)</div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;{</div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a89b1ff4376683dd2896ea8b32ded05b2">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaaeab75ece0c73dd97e8f21911ed22d06">ADC_CR1_SCAN</a>, ScanMode);</div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;}</div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;</div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;__STATIC_INLINE uint32_t LL_ADC_GetSequencersScanMode(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;{</div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a89b1ff4376683dd2896ea8b32ded05b2">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaaeab75ece0c73dd97e8f21911ed22d06">ADC_CR1_SCAN</a>));</div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;}</div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;</div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_REG_SetTriggerSource(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t TriggerSource)</div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;{</div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;<span class="comment">/* Note: On this STM32 serie, ADC group regular external trigger edge        */</span></div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;<span class="comment">/*       is used to perform a ADC conversion start.                           */</span></div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;<span class="comment">/*       This function does not set external trigger edge.                    */</span></div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;<span class="comment">/*       This feature is set using function                                   */</span></div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;<span class="comment">/*       @ref LL_ADC_REG_StartConversionExtTrig().                            */</span></div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a1053a65a21af0d27afe1bf9cf7b7aca7">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga6d1054d6cd017e305cf6e8a864ce96c8">ADC_CR2_EXTSEL</a>, (TriggerSource &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga6d1054d6cd017e305cf6e8a864ce96c8">ADC_CR2_EXTSEL</a>));</div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;}</div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;</div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;__STATIC_INLINE uint32_t LL_ADC_REG_GetTriggerSource(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;{</div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;  <span class="keyword">register</span> uint32_t TriggerSource = <a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a1053a65a21af0d27afe1bf9cf7b7aca7">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga6d1054d6cd017e305cf6e8a864ce96c8">ADC_CR2_EXTSEL</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga574b4d8e90655d0432882d620e629234">ADC_CR2_EXTEN</a>);</div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;  </div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;  <span class="comment">/* Value for shift of {0; 4; 8; 12} depending on value of bitfield          */</span></div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;  <span class="comment">/* corresponding to ADC_CR2_EXTEN {0; 1; 2; 3}.                             */</span></div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;  <span class="keyword">register</span> uint32_t ShiftExten = ((TriggerSource &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga574b4d8e90655d0432882d620e629234">ADC_CR2_EXTEN</a>) &gt;&gt; (ADC_REG_TRIG_EXTEN_BITOFFSET_POS - 2U));</div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;  </div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;  <span class="comment">/* Set bitfield corresponding to ADC_CR2_EXTEN and ADC_CR2_EXTSEL           */</span></div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;  <span class="comment">/* to match with triggers literals definition.                              */</span></div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;  <span class="keywordflow">return</span> ((TriggerSource</div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;           &amp; (ADC_REG_TRIG_SOURCE_MASK &lt;&lt; ShiftExten) &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga6d1054d6cd017e305cf6e8a864ce96c8">ADC_CR2_EXTSEL</a>)</div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;          | ((ADC_REG_TRIG_EDGE_MASK &lt;&lt; ShiftExten) &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga574b4d8e90655d0432882d620e629234">ADC_CR2_EXTEN</a>)</div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;         );</div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;}</div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;</div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;{</div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a1053a65a21af0d27afe1bf9cf7b7aca7">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga574b4d8e90655d0432882d620e629234">ADC_CR2_EXTEN</a>) == (LL_ADC_REG_TRIG_SOFTWARE &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga574b4d8e90655d0432882d620e629234">ADC_CR2_EXTEN</a>));</div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;}</div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;</div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;__STATIC_INLINE uint32_t LL_ADC_REG_GetTriggerEdge(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;{</div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a1053a65a21af0d27afe1bf9cf7b7aca7">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga574b4d8e90655d0432882d620e629234">ADC_CR2_EXTEN</a>));</div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;}</div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;</div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;</div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_REG_SetSequencerLength(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t SequencerNbRanks)</div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;{</div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a0185aa54962ba987f192154fb7a2d673">SQR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc">ADC_SQR1_L</a>, SequencerNbRanks);</div><div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;}</div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;</div><div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;__STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerLength(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;{</div><div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a0185aa54962ba987f192154fb7a2d673">SQR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc">ADC_SQR1_L</a>));</div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;}</div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;</div><div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_REG_SetSequencerDiscont(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t SeqDiscont)</div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;{</div><div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a89b1ff4376683dd2896ea8b32ded05b2">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gabd690297fc73fca40d797f4c90800b9a">ADC_CR1_DISCEN</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gaeaa416a291023449ae82e7ef39844075">ADC_CR1_DISCNUM</a>, SeqDiscont);</div><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;}</div><div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;</div><div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;__STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerDiscont(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;{</div><div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a89b1ff4376683dd2896ea8b32ded05b2">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gabd690297fc73fca40d797f4c90800b9a">ADC_CR1_DISCEN</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gaeaa416a291023449ae82e7ef39844075">ADC_CR1_DISCNUM</a>));</div><div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;}</div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;</div><div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_REG_SetSequencerRanks(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Rank, uint32_t Channel)</div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;{</div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;  <span class="comment">/* Set bits with content of parameter &quot;Channel&quot; with bits position          */</span></div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;  <span class="comment">/* in register and register position depending on parameter &quot;Rank&quot;.         */</span></div><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;  <span class="comment">/* Parameters &quot;Rank&quot; and &quot;Channel&quot; are used with masks because containing   */</span></div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;  <span class="comment">/* other bits reserved for other purpose.                                   */</span></div><div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;  <span class="keyword">register</span> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a0185aa54962ba987f192154fb7a2d673">SQR1</a>, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));</div><div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;  </div><div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*preg,</div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;             ADC_CHANNEL_ID_NUMBER_MASK &lt;&lt; (Rank &amp; ADC_REG_RANK_ID_SQRX_MASK),</div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;             (Channel &amp; ADC_CHANNEL_ID_NUMBER_MASK) &lt;&lt; (Rank &amp; ADC_REG_RANK_ID_SQRX_MASK));</div><div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;}</div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;</div><div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;__STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerRanks(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Rank)</div><div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;{</div><div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;  <span class="keyword">register</span> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a0185aa54962ba987f192154fb7a2d673">SQR1</a>, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));</div><div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;  </div><div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;  <span class="keywordflow">return</span> (uint32_t) (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*preg,</div><div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;                              ADC_CHANNEL_ID_NUMBER_MASK &lt;&lt; (Rank &amp; ADC_REG_RANK_ID_SQRX_MASK))</div><div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;                     &gt;&gt; (Rank &amp; ADC_REG_RANK_ID_SQRX_MASK)</div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;                    );</div><div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;}</div><div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;</div><div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_REG_SetContinuousMode(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Continuous)</div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;{</div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a1053a65a21af0d27afe1bf9cf7b7aca7">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga49bb71a868c9d88a0f7bbe48918b2140">ADC_CR2_CONT</a>, Continuous);</div><div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;}</div><div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;</div><div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;__STATIC_INLINE uint32_t LL_ADC_REG_GetContinuousMode(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;{</div><div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a1053a65a21af0d27afe1bf9cf7b7aca7">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga49bb71a868c9d88a0f7bbe48918b2140">ADC_CR2_CONT</a>));</div><div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;}</div><div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;</div><div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_REG_SetDMATransfer(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t DMATransfer)</div><div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;{</div><div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a1053a65a21af0d27afe1bf9cf7b7aca7">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga017309ac4b532bc8c607388f4e2cbbec">ADC_CR2_DMA</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8">ADC_CR2_DDS</a>, DMATransfer);</div><div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;}</div><div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;</div><div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;__STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;{</div><div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a1053a65a21af0d27afe1bf9cf7b7aca7">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga017309ac4b532bc8c607388f4e2cbbec">ADC_CR2_DMA</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8">ADC_CR2_DDS</a>));</div><div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;}</div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;</div><div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_REG_SetFlagEndOfConversion(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t EocSelection)</div><div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;{</div><div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a1053a65a21af0d27afe1bf9cf7b7aca7">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaf9dac2004ab20295e04012060ab24aeb">ADC_CR2_EOCS</a>, EocSelection);</div><div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;}</div><div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;</div><div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;__STATIC_INLINE uint32_t LL_ADC_REG_GetFlagEndOfConversion(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;{</div><div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a1053a65a21af0d27afe1bf9cf7b7aca7">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaf9dac2004ab20295e04012060ab24aeb">ADC_CR2_EOCS</a>));</div><div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;}</div><div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;</div><div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_INJ_SetTriggerSource(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t TriggerSource)</div><div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;{</div><div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;<span class="comment">/* Note: On this STM32 serie, ADC group injected external trigger edge       */</span></div><div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;<span class="comment">/*       is used to perform a ADC conversion start.                           */</span></div><div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;<span class="comment">/*       This function does not set external trigger edge.                    */</span></div><div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;<span class="comment">/*       This feature is set using function                                   */</span></div><div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;<span class="comment">/*       @ref LL_ADC_INJ_StartConversionExtTrig().                            */</span></div><div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a1053a65a21af0d27afe1bf9cf7b7aca7">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaab3aa5d0e2a4b77960ec8f3b425a3eac">ADC_CR2_JEXTSEL</a>, (TriggerSource &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#gaab3aa5d0e2a4b77960ec8f3b425a3eac">ADC_CR2_JEXTSEL</a>));</div><div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;}</div><div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;</div><div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;__STATIC_INLINE uint32_t LL_ADC_INJ_GetTriggerSource(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;{</div><div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;  <span class="keyword">register</span> uint32_t TriggerSource = <a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a1053a65a21af0d27afe1bf9cf7b7aca7">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaab3aa5d0e2a4b77960ec8f3b425a3eac">ADC_CR2_JEXTSEL</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga07330f702208792faca3a563dc4fd9c6">ADC_CR2_JEXTEN</a>);</div><div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;  </div><div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;  <span class="comment">/* Value for shift of {0; 4; 8; 12} depending on value of bitfield          */</span></div><div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;  <span class="comment">/* corresponding to ADC_CR2_JEXTEN {0; 1; 2; 3}.                            */</span></div><div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;  <span class="keyword">register</span> uint32_t ShiftExten = ((TriggerSource &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga07330f702208792faca3a563dc4fd9c6">ADC_CR2_JEXTEN</a>) &gt;&gt; (ADC_INJ_TRIG_EXTEN_BITOFFSET_POS - 2U));</div><div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;  </div><div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;  <span class="comment">/* Set bitfield corresponding to ADC_CR2_JEXTEN and ADC_CR2_JEXTSEL         */</span></div><div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;  <span class="comment">/* to match with triggers literals definition.                              */</span></div><div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;  <span class="keywordflow">return</span> ((TriggerSource</div><div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;           &amp; (ADC_INJ_TRIG_SOURCE_MASK &lt;&lt; ShiftExten) &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#gaab3aa5d0e2a4b77960ec8f3b425a3eac">ADC_CR2_JEXTSEL</a>)</div><div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;          | ((ADC_INJ_TRIG_EDGE_MASK &lt;&lt; ShiftExten) &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga07330f702208792faca3a563dc4fd9c6">ADC_CR2_JEXTEN</a>)</div><div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;         );</div><div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;}</div><div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;</div><div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;{</div><div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a1053a65a21af0d27afe1bf9cf7b7aca7">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga07330f702208792faca3a563dc4fd9c6">ADC_CR2_JEXTEN</a>) == (LL_ADC_INJ_TRIG_SOFTWARE &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga07330f702208792faca3a563dc4fd9c6">ADC_CR2_JEXTEN</a>));</div><div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;}</div><div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;</div><div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;__STATIC_INLINE uint32_t LL_ADC_INJ_GetTriggerEdge(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;{</div><div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a1053a65a21af0d27afe1bf9cf7b7aca7">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga07330f702208792faca3a563dc4fd9c6">ADC_CR2_JEXTEN</a>));</div><div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;}</div><div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;</div><div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_INJ_SetSequencerLength(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t SequencerNbRanks)</div><div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;{</div><div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a5438a76a93ac1bd2526e92ef298dc193">JSQR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa624d1fe34014b88873e2dfa91f79232">ADC_JSQR_JL</a>, SequencerNbRanks);</div><div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;}</div><div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;</div><div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;__STATIC_INLINE uint32_t LL_ADC_INJ_GetSequencerLength(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;{</div><div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a5438a76a93ac1bd2526e92ef298dc193">JSQR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa624d1fe34014b88873e2dfa91f79232">ADC_JSQR_JL</a>));</div><div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;}</div><div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;</div><div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_INJ_SetSequencerDiscont(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t SeqDiscont)</div><div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;{</div><div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a89b1ff4376683dd2896ea8b32ded05b2">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gacd06a2840346bf45ff335707db0b6e30">ADC_CR1_JDISCEN</a>, SeqDiscont);</div><div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;}</div><div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;</div><div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;__STATIC_INLINE uint32_t LL_ADC_INJ_GetSequencerDiscont(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;{</div><div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a89b1ff4376683dd2896ea8b32ded05b2">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gacd06a2840346bf45ff335707db0b6e30">ADC_CR1_JDISCEN</a>));</div><div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;}</div><div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;</div><div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_INJ_SetSequencerRanks(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Rank, uint32_t Channel)</div><div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;{</div><div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;  <span class="comment">/* Set bits with content of parameter &quot;Channel&quot; with bits position          */</span></div><div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;  <span class="comment">/* in register depending on parameter &quot;Rank&quot;.                               */</span></div><div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;  <span class="comment">/* Parameters &quot;Rank&quot; and &quot;Channel&quot; are used with masks because containing   */</span></div><div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;  <span class="comment">/* other bits reserved for other purpose.                                   */</span></div><div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a5438a76a93ac1bd2526e92ef298dc193">JSQR</a>,</div><div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;             ADC_CHANNEL_ID_NUMBER_MASK &lt;&lt; (Rank &amp; ADC_INJ_RANK_ID_JSQR_MASK),</div><div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;             (Channel &amp; ADC_CHANNEL_ID_NUMBER_MASK) &lt;&lt; (Rank &amp; ADC_INJ_RANK_ID_JSQR_MASK));</div><div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;}</div><div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;</div><div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;__STATIC_INLINE uint32_t LL_ADC_INJ_GetSequencerRanks(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Rank)</div><div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;{</div><div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a5438a76a93ac1bd2526e92ef298dc193">JSQR</a>,</div><div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;                             ADC_CHANNEL_ID_NUMBER_MASK &lt;&lt; (Rank &amp; ADC_INJ_RANK_ID_JSQR_MASK))</div><div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;                    &gt;&gt; (Rank &amp; ADC_INJ_RANK_ID_JSQR_MASK)</div><div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;                   );</div><div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;}</div><div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;</div><div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_INJ_SetTrigAuto(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t TrigAuto)</div><div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;{</div><div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a89b1ff4376683dd2896ea8b32ded05b2">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga6353cb0d564410358b3a086dd0241f8c">ADC_CR1_JAUTO</a>, TrigAuto);</div><div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;}</div><div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160;</div><div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;__STATIC_INLINE uint32_t LL_ADC_INJ_GetTrigAuto(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;{</div><div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a89b1ff4376683dd2896ea8b32ded05b2">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga6353cb0d564410358b3a086dd0241f8c">ADC_CR1_JAUTO</a>));</div><div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;}</div><div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;</div><div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_INJ_SetOffset(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Rank, uint32_t OffsetLevel)</div><div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;{</div><div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;  <span class="keyword">register</span> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#aa005e656f528aaad28d70d61c9db9b81">JOFR1</a>, __ADC_MASK_SHIFT(Rank, ADC_INJ_JOFRX_REGOFFSET_MASK));</div><div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;  </div><div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*preg,</div><div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;             <a class="code" href="group___peripheral___registers___bits___definition.html#gad76f97130b391455094605a6c803026c">ADC_JOFR1_JOFFSET1</a>,</div><div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;             OffsetLevel);</div><div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;}</div><div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;</div><div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;__STATIC_INLINE uint32_t LL_ADC_INJ_GetOffset(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Rank)</div><div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;{</div><div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;  <span class="keyword">register</span> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#aa005e656f528aaad28d70d61c9db9b81">JOFR1</a>, __ADC_MASK_SHIFT(Rank, ADC_INJ_JOFRX_REGOFFSET_MASK));</div><div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;  </div><div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*preg,</div><div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;                             <a class="code" href="group___peripheral___registers___bits___definition.html#gad76f97130b391455094605a6c803026c">ADC_JOFR1_JOFFSET1</a>)</div><div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;                   );</div><div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;}</div><div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;</div><div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_SetChannelSamplingTime(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Channel, uint32_t SamplingTime)</div><div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;{</div><div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;  <span class="comment">/* Set bits with content of parameter &quot;SamplingTime&quot; with bits position     */</span></div><div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;  <span class="comment">/* in register and register position depending on parameter &quot;Channel&quot;.      */</span></div><div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;  <span class="comment">/* Parameter &quot;Channel&quot; is used with masks because containing                */</span></div><div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;  <span class="comment">/* other bits reserved for other purpose.                                   */</span></div><div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;  <span class="keyword">register</span> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a73009a8122fcc628f467a4e997109347">SMPR1</a>, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));</div><div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;  </div><div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*preg,</div><div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;             <a class="code" href="group___peripheral___registers___bits___definition.html#ga5a13b3c652e5759e2d8bc7e38889bc5e">ADC_SMPR2_SMP0</a> &lt;&lt; __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK),</div><div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;             SamplingTime   &lt;&lt; __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK));</div><div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;}</div><div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;</div><div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;__STATIC_INLINE uint32_t LL_ADC_GetChannelSamplingTime(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Channel)</div><div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;{</div><div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;  <span class="keyword">register</span> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a73009a8122fcc628f467a4e997109347">SMPR1</a>, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));</div><div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160;  </div><div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*preg,</div><div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;                             <a class="code" href="group___peripheral___registers___bits___definition.html#ga5a13b3c652e5759e2d8bc7e38889bc5e">ADC_SMPR2_SMP0</a> &lt;&lt; __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK))</div><div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;                    &gt;&gt; __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK)</div><div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;                   );</div><div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;}</div><div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;</div><div class="line"><a name="l03460"></a><span class="lineno"> 3460</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_SetAnalogWDMonitChannels(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t AWDChannelGroup)</div><div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;{</div><div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a89b1ff4376683dd2896ea8b32ded05b2">CR1</a>,</div><div class="line"><a name="l03463"></a><span class="lineno"> 3463</span>&#160;             (<a class="code" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gad8bb755c7059bb2d4f5e2e999d2a2677">ADC_CR1_AWDCH</a>),</div><div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160;             AWDChannelGroup);</div><div class="line"><a name="l03465"></a><span class="lineno"> 3465</span>&#160;}</div><div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;</div><div class="line"><a name="l03556"></a><span class="lineno"> 3556</span>&#160;__STATIC_INLINE uint32_t LL_ADC_GetAnalogWDMonitChannels(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l03557"></a><span class="lineno"> 3557</span>&#160;{</div><div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a89b1ff4376683dd2896ea8b32ded05b2">CR1</a>, (<a class="code" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gad8bb755c7059bb2d4f5e2e999d2a2677">ADC_CR1_AWDCH</a>)));</div><div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;}</div><div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;</div><div class="line"><a name="l03583"></a><span class="lineno"> 3583</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_SetAnalogWDThresholds(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t AWDThresholdsHighLow, uint32_t AWDThresholdValue)</div><div class="line"><a name="l03584"></a><span class="lineno"> 3584</span>&#160;{</div><div class="line"><a name="l03585"></a><span class="lineno"> 3585</span>&#160;  <span class="keyword">register</span> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a297ac2d83a1837bfdc0333474b977de0">HTR</a>, AWDThresholdsHighLow);</div><div class="line"><a name="l03586"></a><span class="lineno"> 3586</span>&#160;  </div><div class="line"><a name="l03587"></a><span class="lineno"> 3587</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*preg,</div><div class="line"><a name="l03588"></a><span class="lineno"> 3588</span>&#160;             <a class="code" href="group___peripheral___registers___bits___definition.html#gad685f031174465e636ef75a5bd7b637d">ADC_HTR_HT</a>,</div><div class="line"><a name="l03589"></a><span class="lineno"> 3589</span>&#160;             AWDThresholdValue);</div><div class="line"><a name="l03590"></a><span class="lineno"> 3590</span>&#160;}</div><div class="line"><a name="l03591"></a><span class="lineno"> 3591</span>&#160;</div><div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;__STATIC_INLINE uint32_t LL_ADC_GetAnalogWDThresholds(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t AWDThresholdsHighLow)</div><div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160;{</div><div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160;  <span class="keyword">register</span> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a297ac2d83a1837bfdc0333474b977de0">HTR</a>, AWDThresholdsHighLow);</div><div class="line"><a name="l03609"></a><span class="lineno"> 3609</span>&#160;  </div><div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*preg, <a class="code" href="group___peripheral___registers___bits___definition.html#gad685f031174465e636ef75a5bd7b637d">ADC_HTR_HT</a>));</div><div class="line"><a name="l03611"></a><span class="lineno"> 3611</span>&#160;}</div><div class="line"><a name="l03612"></a><span class="lineno"> 3612</span>&#160;</div><div class="line"><a name="l03647"></a><span class="lineno"> 3647</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_SetMultimode(<a class="code" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON, uint32_t Multimode)</div><div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160;{</div><div class="line"><a name="l03649"></a><span class="lineno"> 3649</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCxy_COMMON-&gt;<a class="code" href="struct_a_d_c___common___type_def.html#aee6d4af7571a1bad2fec9e7b53733277">CCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaf70ab04667c7c7da0f29c0e5a6c48e68">ADC_CCR_MULTI</a>, Multimode);</div><div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160;}</div><div class="line"><a name="l03651"></a><span class="lineno"> 3651</span>&#160;</div><div class="line"><a name="l03677"></a><span class="lineno"> 3677</span>&#160;__STATIC_INLINE uint32_t LL_ADC_GetMultimode(<a class="code" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div><div class="line"><a name="l03678"></a><span class="lineno"> 3678</span>&#160;{</div><div class="line"><a name="l03679"></a><span class="lineno"> 3679</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code" href="struct_a_d_c___common___type_def.html#aee6d4af7571a1bad2fec9e7b53733277">CCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaf70ab04667c7c7da0f29c0e5a6c48e68">ADC_CCR_MULTI</a>));</div><div class="line"><a name="l03680"></a><span class="lineno"> 3680</span>&#160;}</div><div class="line"><a name="l03681"></a><span class="lineno"> 3681</span>&#160;</div><div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_SetMultiDMATransfer(<a class="code" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON, uint32_t MultiDMATransfer)</div><div class="line"><a name="l03727"></a><span class="lineno"> 3727</span>&#160;{</div><div class="line"><a name="l03728"></a><span class="lineno"> 3728</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCxy_COMMON-&gt;<a class="code" href="struct_a_d_c___common___type_def.html#aee6d4af7571a1bad2fec9e7b53733277">CCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga9e346b21afcaeced784e6c80b3aa1fb4">ADC_CCR_DMA</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga7e745513bbc2e5e5a76ae999d5d535af">ADC_CCR_DDS</a>, MultiDMATransfer);</div><div class="line"><a name="l03729"></a><span class="lineno"> 3729</span>&#160;}</div><div class="line"><a name="l03730"></a><span class="lineno"> 3730</span>&#160;</div><div class="line"><a name="l03774"></a><span class="lineno"> 3774</span>&#160;__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(<a class="code" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div><div class="line"><a name="l03775"></a><span class="lineno"> 3775</span>&#160;{</div><div class="line"><a name="l03776"></a><span class="lineno"> 3776</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code" href="struct_a_d_c___common___type_def.html#aee6d4af7571a1bad2fec9e7b53733277">CCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga9e346b21afcaeced784e6c80b3aa1fb4">ADC_CCR_DMA</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga7e745513bbc2e5e5a76ae999d5d535af">ADC_CCR_DDS</a>));</div><div class="line"><a name="l03777"></a><span class="lineno"> 3777</span>&#160;}</div><div class="line"><a name="l03778"></a><span class="lineno"> 3778</span>&#160;</div><div class="line"><a name="l03808"></a><span class="lineno"> 3808</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_SetMultiTwoSamplingDelay(<a class="code" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON, uint32_t MultiTwoSamplingDelay)</div><div class="line"><a name="l03809"></a><span class="lineno"> 3809</span>&#160;{</div><div class="line"><a name="l03810"></a><span class="lineno"> 3810</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCxy_COMMON-&gt;<a class="code" href="struct_a_d_c___common___type_def.html#aee6d4af7571a1bad2fec9e7b53733277">CCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga9c13aa04949ed520cf92613d3a619198">ADC_CCR_DELAY</a>, MultiTwoSamplingDelay);</div><div class="line"><a name="l03811"></a><span class="lineno"> 3811</span>&#160;}</div><div class="line"><a name="l03812"></a><span class="lineno"> 3812</span>&#160;</div><div class="line"><a name="l03836"></a><span class="lineno"> 3836</span>&#160;__STATIC_INLINE uint32_t LL_ADC_GetMultiTwoSamplingDelay(<a class="code" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div><div class="line"><a name="l03837"></a><span class="lineno"> 3837</span>&#160;{</div><div class="line"><a name="l03838"></a><span class="lineno"> 3838</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code" href="struct_a_d_c___common___type_def.html#aee6d4af7571a1bad2fec9e7b53733277">CCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga9c13aa04949ed520cf92613d3a619198">ADC_CCR_DELAY</a>));</div><div class="line"><a name="l03839"></a><span class="lineno"> 3839</span>&#160;}</div><div class="line"><a name="l03840"></a><span class="lineno"> 3840</span>&#160;</div><div class="line"><a name="l03858"></a><span class="lineno"> 3858</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_Enable(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l03859"></a><span class="lineno"> 3859</span>&#160;{</div><div class="line"><a name="l03860"></a><span class="lineno"> 3860</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a1053a65a21af0d27afe1bf9cf7b7aca7">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga89b646f092b052d8488d2016f6290f0e">ADC_CR2_ADON</a>);</div><div class="line"><a name="l03861"></a><span class="lineno"> 3861</span>&#160;}</div><div class="line"><a name="l03862"></a><span class="lineno"> 3862</span>&#160;</div><div class="line"><a name="l03869"></a><span class="lineno"> 3869</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_Disable(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l03870"></a><span class="lineno"> 3870</span>&#160;{</div><div class="line"><a name="l03871"></a><span class="lineno"> 3871</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a1053a65a21af0d27afe1bf9cf7b7aca7">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga89b646f092b052d8488d2016f6290f0e">ADC_CR2_ADON</a>);</div><div class="line"><a name="l03872"></a><span class="lineno"> 3872</span>&#160;}</div><div class="line"><a name="l03873"></a><span class="lineno"> 3873</span>&#160;</div><div class="line"><a name="l03880"></a><span class="lineno"> 3880</span>&#160;__STATIC_INLINE uint32_t LL_ADC_IsEnabled(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l03881"></a><span class="lineno"> 3881</span>&#160;{</div><div class="line"><a name="l03882"></a><span class="lineno"> 3882</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a1053a65a21af0d27afe1bf9cf7b7aca7">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga89b646f092b052d8488d2016f6290f0e">ADC_CR2_ADON</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga89b646f092b052d8488d2016f6290f0e">ADC_CR2_ADON</a>));</div><div class="line"><a name="l03883"></a><span class="lineno"> 3883</span>&#160;}</div><div class="line"><a name="l03884"></a><span class="lineno"> 3884</span>&#160;</div><div class="line"><a name="l03909"></a><span class="lineno"> 3909</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_REG_StartConversionSWStart(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l03910"></a><span class="lineno"> 3910</span>&#160;{</div><div class="line"><a name="l03911"></a><span class="lineno"> 3911</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a1053a65a21af0d27afe1bf9cf7b7aca7">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga5eae65bad1a6c975e1911eb5ba117468">ADC_CR2_SWSTART</a>);</div><div class="line"><a name="l03912"></a><span class="lineno"> 3912</span>&#160;}</div><div class="line"><a name="l03913"></a><span class="lineno"> 3913</span>&#160;</div><div class="line"><a name="l03930"></a><span class="lineno"> 3930</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_REG_StartConversionExtTrig(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t ExternalTriggerEdge)</div><div class="line"><a name="l03931"></a><span class="lineno"> 3931</span>&#160;{</div><div class="line"><a name="l03932"></a><span class="lineno"> 3932</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a1053a65a21af0d27afe1bf9cf7b7aca7">CR2</a>, ExternalTriggerEdge);</div><div class="line"><a name="l03933"></a><span class="lineno"> 3933</span>&#160;}</div><div class="line"><a name="l03934"></a><span class="lineno"> 3934</span>&#160;</div><div class="line"><a name="l03948"></a><span class="lineno"> 3948</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_REG_StopConversionExtTrig(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l03949"></a><span class="lineno"> 3949</span>&#160;{</div><div class="line"><a name="l03950"></a><span class="lineno"> 3950</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a1053a65a21af0d27afe1bf9cf7b7aca7">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga574b4d8e90655d0432882d620e629234">ADC_CR2_EXTEN</a>);</div><div class="line"><a name="l03951"></a><span class="lineno"> 3951</span>&#160;}</div><div class="line"><a name="l03952"></a><span class="lineno"> 3952</span>&#160;</div><div class="line"><a name="l03962"></a><span class="lineno"> 3962</span>&#160;__STATIC_INLINE uint32_t LL_ADC_REG_ReadConversionData32(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l03963"></a><span class="lineno"> 3963</span>&#160;{</div><div class="line"><a name="l03964"></a><span class="lineno"> 3964</span>&#160;  <span class="keywordflow">return</span> (uint16_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a84114accead82bd11a0e12a429cdfed9">DR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038">ADC_DR_DATA</a>));</div><div class="line"><a name="l03965"></a><span class="lineno"> 3965</span>&#160;}</div><div class="line"><a name="l03966"></a><span class="lineno"> 3966</span>&#160;</div><div class="line"><a name="l03977"></a><span class="lineno"> 3977</span>&#160;__STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData12(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l03978"></a><span class="lineno"> 3978</span>&#160;{</div><div class="line"><a name="l03979"></a><span class="lineno"> 3979</span>&#160;  <span class="keywordflow">return</span> (uint16_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a84114accead82bd11a0e12a429cdfed9">DR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038">ADC_DR_DATA</a>));</div><div class="line"><a name="l03980"></a><span class="lineno"> 3980</span>&#160;}</div><div class="line"><a name="l03981"></a><span class="lineno"> 3981</span>&#160;</div><div class="line"><a name="l03992"></a><span class="lineno"> 3992</span>&#160;__STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData10(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l03993"></a><span class="lineno"> 3993</span>&#160;{</div><div class="line"><a name="l03994"></a><span class="lineno"> 3994</span>&#160;  <span class="keywordflow">return</span> (uint16_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a84114accead82bd11a0e12a429cdfed9">DR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038">ADC_DR_DATA</a>));</div><div class="line"><a name="l03995"></a><span class="lineno"> 3995</span>&#160;}</div><div class="line"><a name="l03996"></a><span class="lineno"> 3996</span>&#160;</div><div class="line"><a name="l04007"></a><span class="lineno"> 4007</span>&#160;__STATIC_INLINE uint8_t LL_ADC_REG_ReadConversionData8(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l04008"></a><span class="lineno"> 4008</span>&#160;{</div><div class="line"><a name="l04009"></a><span class="lineno"> 4009</span>&#160;  <span class="keywordflow">return</span> (uint16_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a84114accead82bd11a0e12a429cdfed9">DR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038">ADC_DR_DATA</a>));</div><div class="line"><a name="l04010"></a><span class="lineno"> 4010</span>&#160;}</div><div class="line"><a name="l04011"></a><span class="lineno"> 4011</span>&#160;</div><div class="line"><a name="l04022"></a><span class="lineno"> 4022</span>&#160;__STATIC_INLINE uint8_t LL_ADC_REG_ReadConversionData6(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l04023"></a><span class="lineno"> 4023</span>&#160;{</div><div class="line"><a name="l04024"></a><span class="lineno"> 4024</span>&#160;  <span class="keywordflow">return</span> (uint16_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a84114accead82bd11a0e12a429cdfed9">DR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038">ADC_DR_DATA</a>));</div><div class="line"><a name="l04025"></a><span class="lineno"> 4025</span>&#160;}</div><div class="line"><a name="l04026"></a><span class="lineno"> 4026</span>&#160;</div><div class="line"><a name="l04048"></a><span class="lineno"> 4048</span>&#160;__STATIC_INLINE uint32_t LL_ADC_REG_ReadMultiConversionData32(<a class="code" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON, uint32_t ConversionData)</div><div class="line"><a name="l04049"></a><span class="lineno"> 4049</span>&#160;{</div><div class="line"><a name="l04050"></a><span class="lineno"> 4050</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code" href="struct_a_d_c___common___type_def.html#a6f7399bf70f677ef5de46a3038f414e1">CDR</a>,</div><div class="line"><a name="l04051"></a><span class="lineno"> 4051</span>&#160;                             <a class="code" href="group___peripheral___registers___bits___definition.html#ga67c396288ac97bfab2d37017bd536b98">ADC_DR_ADC2DATA</a>)</div><div class="line"><a name="l04052"></a><span class="lineno"> 4052</span>&#160;                    &gt;&gt; <a class="code" href="group___exported__macro.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(ConversionData)</div><div class="line"><a name="l04053"></a><span class="lineno"> 4053</span>&#160;                   );</div><div class="line"><a name="l04054"></a><span class="lineno"> 4054</span>&#160;}</div><div class="line"><a name="l04055"></a><span class="lineno"> 4055</span>&#160;</div><div class="line"><a name="l04080"></a><span class="lineno"> 4080</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_INJ_StartConversionSWStart(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l04081"></a><span class="lineno"> 4081</span>&#160;{</div><div class="line"><a name="l04082"></a><span class="lineno"> 4082</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a1053a65a21af0d27afe1bf9cf7b7aca7">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gac12fe8a6cc24eef2ed2e1f1525855678">ADC_CR2_JSWSTART</a>);</div><div class="line"><a name="l04083"></a><span class="lineno"> 4083</span>&#160;}</div><div class="line"><a name="l04084"></a><span class="lineno"> 4084</span>&#160;</div><div class="line"><a name="l04101"></a><span class="lineno"> 4101</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_INJ_StartConversionExtTrig(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t ExternalTriggerEdge)</div><div class="line"><a name="l04102"></a><span class="lineno"> 4102</span>&#160;{</div><div class="line"><a name="l04103"></a><span class="lineno"> 4103</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a1053a65a21af0d27afe1bf9cf7b7aca7">CR2</a>, ExternalTriggerEdge);</div><div class="line"><a name="l04104"></a><span class="lineno"> 4104</span>&#160;}</div><div class="line"><a name="l04105"></a><span class="lineno"> 4105</span>&#160;</div><div class="line"><a name="l04119"></a><span class="lineno"> 4119</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_INJ_StopConversionExtTrig(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l04120"></a><span class="lineno"> 4120</span>&#160;{</div><div class="line"><a name="l04121"></a><span class="lineno"> 4121</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a1053a65a21af0d27afe1bf9cf7b7aca7">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga07330f702208792faca3a563dc4fd9c6">ADC_CR2_JEXTEN</a>);</div><div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160;}</div><div class="line"><a name="l04123"></a><span class="lineno"> 4123</span>&#160;</div><div class="line"><a name="l04141"></a><span class="lineno"> 4141</span>&#160;__STATIC_INLINE uint32_t LL_ADC_INJ_ReadConversionData32(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Rank)</div><div class="line"><a name="l04142"></a><span class="lineno"> 4142</span>&#160;{</div><div class="line"><a name="l04143"></a><span class="lineno"> 4143</span>&#160;  <span class="keyword">register</span> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#ab4b0a79a9e4a9d5b0a24d7285cf55bdc">JDR1</a>, __ADC_MASK_SHIFT(Rank, ADC_INJ_JDRX_REGOFFSET_MASK));</div><div class="line"><a name="l04144"></a><span class="lineno"> 4144</span>&#160;  </div><div class="line"><a name="l04145"></a><span class="lineno"> 4145</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*preg,</div><div class="line"><a name="l04146"></a><span class="lineno"> 4146</span>&#160;                             <a class="code" href="group___peripheral___registers___bits___definition.html#gad02fcd8fd97b2f7d70a5a04fed60b558">ADC_JDR1_JDATA</a>)</div><div class="line"><a name="l04147"></a><span class="lineno"> 4147</span>&#160;                   );</div><div class="line"><a name="l04148"></a><span class="lineno"> 4148</span>&#160;}</div><div class="line"><a name="l04149"></a><span class="lineno"> 4149</span>&#160;</div><div class="line"><a name="l04168"></a><span class="lineno"> 4168</span>&#160;__STATIC_INLINE uint16_t LL_ADC_INJ_ReadConversionData12(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Rank)</div><div class="line"><a name="l04169"></a><span class="lineno"> 4169</span>&#160;{</div><div class="line"><a name="l04170"></a><span class="lineno"> 4170</span>&#160;  <span class="keyword">register</span> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#ab4b0a79a9e4a9d5b0a24d7285cf55bdc">JDR1</a>, __ADC_MASK_SHIFT(Rank, ADC_INJ_JDRX_REGOFFSET_MASK));</div><div class="line"><a name="l04171"></a><span class="lineno"> 4171</span>&#160;  </div><div class="line"><a name="l04172"></a><span class="lineno"> 4172</span>&#160;  <span class="keywordflow">return</span> (uint16_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*preg,</div><div class="line"><a name="l04173"></a><span class="lineno"> 4173</span>&#160;                             <a class="code" href="group___peripheral___registers___bits___definition.html#gad02fcd8fd97b2f7d70a5a04fed60b558">ADC_JDR1_JDATA</a>)</div><div class="line"><a name="l04174"></a><span class="lineno"> 4174</span>&#160;                   );</div><div class="line"><a name="l04175"></a><span class="lineno"> 4175</span>&#160;}</div><div class="line"><a name="l04176"></a><span class="lineno"> 4176</span>&#160;</div><div class="line"><a name="l04195"></a><span class="lineno"> 4195</span>&#160;__STATIC_INLINE uint16_t LL_ADC_INJ_ReadConversionData10(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Rank)</div><div class="line"><a name="l04196"></a><span class="lineno"> 4196</span>&#160;{</div><div class="line"><a name="l04197"></a><span class="lineno"> 4197</span>&#160;  <span class="keyword">register</span> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#ab4b0a79a9e4a9d5b0a24d7285cf55bdc">JDR1</a>, __ADC_MASK_SHIFT(Rank, ADC_INJ_JDRX_REGOFFSET_MASK));</div><div class="line"><a name="l04198"></a><span class="lineno"> 4198</span>&#160;  </div><div class="line"><a name="l04199"></a><span class="lineno"> 4199</span>&#160;  <span class="keywordflow">return</span> (uint16_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*preg,</div><div class="line"><a name="l04200"></a><span class="lineno"> 4200</span>&#160;                             <a class="code" href="group___peripheral___registers___bits___definition.html#gad02fcd8fd97b2f7d70a5a04fed60b558">ADC_JDR1_JDATA</a>)</div><div class="line"><a name="l04201"></a><span class="lineno"> 4201</span>&#160;                   );</div><div class="line"><a name="l04202"></a><span class="lineno"> 4202</span>&#160;}</div><div class="line"><a name="l04203"></a><span class="lineno"> 4203</span>&#160;</div><div class="line"><a name="l04222"></a><span class="lineno"> 4222</span>&#160;__STATIC_INLINE uint8_t LL_ADC_INJ_ReadConversionData8(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Rank)</div><div class="line"><a name="l04223"></a><span class="lineno"> 4223</span>&#160;{</div><div class="line"><a name="l04224"></a><span class="lineno"> 4224</span>&#160;  <span class="keyword">register</span> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#ab4b0a79a9e4a9d5b0a24d7285cf55bdc">JDR1</a>, __ADC_MASK_SHIFT(Rank, ADC_INJ_JDRX_REGOFFSET_MASK));</div><div class="line"><a name="l04225"></a><span class="lineno"> 4225</span>&#160;  </div><div class="line"><a name="l04226"></a><span class="lineno"> 4226</span>&#160;  <span class="keywordflow">return</span> (uint8_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*preg,</div><div class="line"><a name="l04227"></a><span class="lineno"> 4227</span>&#160;                            <a class="code" href="group___peripheral___registers___bits___definition.html#gad02fcd8fd97b2f7d70a5a04fed60b558">ADC_JDR1_JDATA</a>)</div><div class="line"><a name="l04228"></a><span class="lineno"> 4228</span>&#160;                  );</div><div class="line"><a name="l04229"></a><span class="lineno"> 4229</span>&#160;}</div><div class="line"><a name="l04230"></a><span class="lineno"> 4230</span>&#160;</div><div class="line"><a name="l04249"></a><span class="lineno"> 4249</span>&#160;__STATIC_INLINE uint8_t LL_ADC_INJ_ReadConversionData6(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Rank)</div><div class="line"><a name="l04250"></a><span class="lineno"> 4250</span>&#160;{</div><div class="line"><a name="l04251"></a><span class="lineno"> 4251</span>&#160;  <span class="keyword">register</span> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#ab4b0a79a9e4a9d5b0a24d7285cf55bdc">JDR1</a>, __ADC_MASK_SHIFT(Rank, ADC_INJ_JDRX_REGOFFSET_MASK));</div><div class="line"><a name="l04252"></a><span class="lineno"> 4252</span>&#160;  </div><div class="line"><a name="l04253"></a><span class="lineno"> 4253</span>&#160;  <span class="keywordflow">return</span> (uint8_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*preg,</div><div class="line"><a name="l04254"></a><span class="lineno"> 4254</span>&#160;                            <a class="code" href="group___peripheral___registers___bits___definition.html#gad02fcd8fd97b2f7d70a5a04fed60b558">ADC_JDR1_JDATA</a>)</div><div class="line"><a name="l04255"></a><span class="lineno"> 4255</span>&#160;                  );</div><div class="line"><a name="l04256"></a><span class="lineno"> 4256</span>&#160;}</div><div class="line"><a name="l04257"></a><span class="lineno"> 4257</span>&#160;</div><div class="line"><a name="l04276"></a><span class="lineno"> 4276</span>&#160;__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOCS(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l04277"></a><span class="lineno"> 4277</span>&#160;{</div><div class="line"><a name="l04278"></a><span class="lineno"> 4278</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a9745df96e98f3cdc2d05ccefce681f64">SR</a>, LL_ADC_FLAG_EOCS) == (LL_ADC_FLAG_EOCS));</div><div class="line"><a name="l04279"></a><span class="lineno"> 4279</span>&#160;}</div><div class="line"><a name="l04280"></a><span class="lineno"> 4280</span>&#160;</div><div class="line"><a name="l04287"></a><span class="lineno"> 4287</span>&#160;__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_OVR(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l04288"></a><span class="lineno"> 4288</span>&#160;{</div><div class="line"><a name="l04289"></a><span class="lineno"> 4289</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a9745df96e98f3cdc2d05ccefce681f64">SR</a>, LL_ADC_FLAG_OVR) == (LL_ADC_FLAG_OVR));</div><div class="line"><a name="l04290"></a><span class="lineno"> 4290</span>&#160;}</div><div class="line"><a name="l04291"></a><span class="lineno"> 4291</span>&#160;</div><div class="line"><a name="l04292"></a><span class="lineno"> 4292</span>&#160;</div><div class="line"><a name="l04299"></a><span class="lineno"> 4299</span>&#160;__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_JEOS(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l04300"></a><span class="lineno"> 4300</span>&#160;{</div><div class="line"><a name="l04301"></a><span class="lineno"> 4301</span>&#160;  <span class="comment">/* Note: on this STM32 serie, there is no flag ADC group injected          */</span></div><div class="line"><a name="l04302"></a><span class="lineno"> 4302</span>&#160;  <span class="comment">/*       end of unitary conversion.                                         */</span></div><div class="line"><a name="l04303"></a><span class="lineno"> 4303</span>&#160;  <span class="comment">/*       Flag noted as &quot;JEOC&quot; is corresponding to flag &quot;JEOS&quot;               */</span></div><div class="line"><a name="l04304"></a><span class="lineno"> 4304</span>&#160;  <span class="comment">/*       in other STM32 families).                                          */</span></div><div class="line"><a name="l04305"></a><span class="lineno"> 4305</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a9745df96e98f3cdc2d05ccefce681f64">SR</a>, LL_ADC_FLAG_JEOS) == (LL_ADC_FLAG_JEOS));</div><div class="line"><a name="l04306"></a><span class="lineno"> 4306</span>&#160;}</div><div class="line"><a name="l04307"></a><span class="lineno"> 4307</span>&#160;</div><div class="line"><a name="l04314"></a><span class="lineno"> 4314</span>&#160;__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_AWD1(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l04315"></a><span class="lineno"> 4315</span>&#160;{</div><div class="line"><a name="l04316"></a><span class="lineno"> 4316</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a9745df96e98f3cdc2d05ccefce681f64">SR</a>, LL_ADC_FLAG_AWD1) == (LL_ADC_FLAG_AWD1));</div><div class="line"><a name="l04317"></a><span class="lineno"> 4317</span>&#160;}</div><div class="line"><a name="l04318"></a><span class="lineno"> 4318</span>&#160;</div><div class="line"><a name="l04329"></a><span class="lineno"> 4329</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_ClearFlag_EOCS(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l04330"></a><span class="lineno"> 4330</span>&#160;{</div><div class="line"><a name="l04331"></a><span class="lineno"> 4331</span>&#160;  <a class="code" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a9745df96e98f3cdc2d05ccefce681f64">SR</a>, ~LL_ADC_FLAG_EOCS);</div><div class="line"><a name="l04332"></a><span class="lineno"> 4332</span>&#160;}</div><div class="line"><a name="l04333"></a><span class="lineno"> 4333</span>&#160;</div><div class="line"><a name="l04340"></a><span class="lineno"> 4340</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_ClearFlag_OVR(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l04341"></a><span class="lineno"> 4341</span>&#160;{</div><div class="line"><a name="l04342"></a><span class="lineno"> 4342</span>&#160;  <a class="code" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a9745df96e98f3cdc2d05ccefce681f64">SR</a>, ~LL_ADC_FLAG_OVR);</div><div class="line"><a name="l04343"></a><span class="lineno"> 4343</span>&#160;}</div><div class="line"><a name="l04344"></a><span class="lineno"> 4344</span>&#160;</div><div class="line"><a name="l04345"></a><span class="lineno"> 4345</span>&#160;</div><div class="line"><a name="l04352"></a><span class="lineno"> 4352</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_ClearFlag_JEOS(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l04353"></a><span class="lineno"> 4353</span>&#160;{</div><div class="line"><a name="l04354"></a><span class="lineno"> 4354</span>&#160;  <span class="comment">/* Note: on this STM32 serie, there is no flag ADC group injected          */</span></div><div class="line"><a name="l04355"></a><span class="lineno"> 4355</span>&#160;  <span class="comment">/*       end of unitary conversion.                                         */</span></div><div class="line"><a name="l04356"></a><span class="lineno"> 4356</span>&#160;  <span class="comment">/*       Flag noted as &quot;JEOC&quot; is corresponding to flag &quot;JEOS&quot;               */</span></div><div class="line"><a name="l04357"></a><span class="lineno"> 4357</span>&#160;  <span class="comment">/*       in other STM32 families).                                          */</span></div><div class="line"><a name="l04358"></a><span class="lineno"> 4358</span>&#160;  <a class="code" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a9745df96e98f3cdc2d05ccefce681f64">SR</a>, ~LL_ADC_FLAG_JEOS);</div><div class="line"><a name="l04359"></a><span class="lineno"> 4359</span>&#160;}</div><div class="line"><a name="l04360"></a><span class="lineno"> 4360</span>&#160;</div><div class="line"><a name="l04367"></a><span class="lineno"> 4367</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_ClearFlag_AWD1(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l04368"></a><span class="lineno"> 4368</span>&#160;{</div><div class="line"><a name="l04369"></a><span class="lineno"> 4369</span>&#160;  <a class="code" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a9745df96e98f3cdc2d05ccefce681f64">SR</a>, ~LL_ADC_FLAG_AWD1);</div><div class="line"><a name="l04370"></a><span class="lineno"> 4370</span>&#160;}</div><div class="line"><a name="l04371"></a><span class="lineno"> 4371</span>&#160;</div><div class="line"><a name="l04383"></a><span class="lineno"> 4383</span>&#160;__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_MST_EOCS(<a class="code" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div><div class="line"><a name="l04384"></a><span class="lineno"> 4384</span>&#160;{</div><div class="line"><a name="l04385"></a><span class="lineno"> 4385</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>-&gt;SR, LL_ADC_FLAG_EOCS) == (LL_ADC_FLAG_EOCS));</div><div class="line"><a name="l04386"></a><span class="lineno"> 4386</span>&#160;}</div><div class="line"><a name="l04387"></a><span class="lineno"> 4387</span>&#160;</div><div class="line"><a name="l04399"></a><span class="lineno"> 4399</span>&#160;__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV1_EOCS(<a class="code" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div><div class="line"><a name="l04400"></a><span class="lineno"> 4400</span>&#160;{</div><div class="line"><a name="l04401"></a><span class="lineno"> 4401</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code" href="struct_a_d_c___common___type_def.html#ac38e24f600f9e134a54a0c43b976a4f4">CSR</a>, LL_ADC_FLAG_EOCS_SLV1) == (LL_ADC_FLAG_EOCS_SLV1));</div><div class="line"><a name="l04402"></a><span class="lineno"> 4402</span>&#160;}</div><div class="line"><a name="l04403"></a><span class="lineno"> 4403</span>&#160;</div><div class="line"><a name="l04415"></a><span class="lineno"> 4415</span>&#160;__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV2_EOCS(<a class="code" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div><div class="line"><a name="l04416"></a><span class="lineno"> 4416</span>&#160;{</div><div class="line"><a name="l04417"></a><span class="lineno"> 4417</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code" href="struct_a_d_c___common___type_def.html#ac38e24f600f9e134a54a0c43b976a4f4">CSR</a>, LL_ADC_FLAG_EOCS_SLV2) == (LL_ADC_FLAG_EOCS_SLV2));</div><div class="line"><a name="l04418"></a><span class="lineno"> 4418</span>&#160;}</div><div class="line"><a name="l04426"></a><span class="lineno"> 4426</span>&#160;__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_MST_OVR(<a class="code" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div><div class="line"><a name="l04427"></a><span class="lineno"> 4427</span>&#160;{</div><div class="line"><a name="l04428"></a><span class="lineno"> 4428</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code" href="struct_a_d_c___common___type_def.html#ac38e24f600f9e134a54a0c43b976a4f4">CSR</a>, LL_ADC_FLAG_OVR_MST) == (LL_ADC_FLAG_OVR_MST));</div><div class="line"><a name="l04429"></a><span class="lineno"> 4429</span>&#160;}</div><div class="line"><a name="l04430"></a><span class="lineno"> 4430</span>&#160;</div><div class="line"><a name="l04438"></a><span class="lineno"> 4438</span>&#160;__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV1_OVR(<a class="code" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div><div class="line"><a name="l04439"></a><span class="lineno"> 4439</span>&#160;{</div><div class="line"><a name="l04440"></a><span class="lineno"> 4440</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code" href="struct_a_d_c___common___type_def.html#ac38e24f600f9e134a54a0c43b976a4f4">CSR</a>, LL_ADC_FLAG_OVR_SLV1) == (LL_ADC_FLAG_OVR_SLV1));</div><div class="line"><a name="l04441"></a><span class="lineno"> 4441</span>&#160;}</div><div class="line"><a name="l04442"></a><span class="lineno"> 4442</span>&#160;</div><div class="line"><a name="l04450"></a><span class="lineno"> 4450</span>&#160;__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV2_OVR(<a class="code" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div><div class="line"><a name="l04451"></a><span class="lineno"> 4451</span>&#160;{</div><div class="line"><a name="l04452"></a><span class="lineno"> 4452</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code" href="struct_a_d_c___common___type_def.html#ac38e24f600f9e134a54a0c43b976a4f4">CSR</a>, LL_ADC_FLAG_OVR_SLV2) == (LL_ADC_FLAG_OVR_SLV2));</div><div class="line"><a name="l04453"></a><span class="lineno"> 4453</span>&#160;}</div><div class="line"><a name="l04454"></a><span class="lineno"> 4454</span>&#160;</div><div class="line"><a name="l04455"></a><span class="lineno"> 4455</span>&#160;</div><div class="line"><a name="l04463"></a><span class="lineno"> 4463</span>&#160;__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_MST_JEOS(<a class="code" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div><div class="line"><a name="l04464"></a><span class="lineno"> 4464</span>&#160;{</div><div class="line"><a name="l04465"></a><span class="lineno"> 4465</span>&#160;  <span class="comment">/* Note: on this STM32 serie, there is no flag ADC group injected          */</span></div><div class="line"><a name="l04466"></a><span class="lineno"> 4466</span>&#160;  <span class="comment">/*       end of unitary conversion.                                         */</span></div><div class="line"><a name="l04467"></a><span class="lineno"> 4467</span>&#160;  <span class="comment">/*       Flag noted as &quot;JEOC&quot; is corresponding to flag &quot;JEOS&quot;               */</span></div><div class="line"><a name="l04468"></a><span class="lineno"> 4468</span>&#160;  <span class="comment">/*       in other STM32 families).                                          */</span></div><div class="line"><a name="l04469"></a><span class="lineno"> 4469</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code" href="struct_a_d_c___common___type_def.html#ac38e24f600f9e134a54a0c43b976a4f4">CSR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga1a8a134d8b946f3549390294ef94b8d6">ADC_CSR_JEOC1</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga1a8a134d8b946f3549390294ef94b8d6">ADC_CSR_JEOC1</a>));</div><div class="line"><a name="l04470"></a><span class="lineno"> 4470</span>&#160;}</div><div class="line"><a name="l04471"></a><span class="lineno"> 4471</span>&#160;</div><div class="line"><a name="l04479"></a><span class="lineno"> 4479</span>&#160;__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV1_JEOS(<a class="code" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div><div class="line"><a name="l04480"></a><span class="lineno"> 4480</span>&#160;{</div><div class="line"><a name="l04481"></a><span class="lineno"> 4481</span>&#160;  <span class="comment">/* Note: on this STM32 serie, there is no flag ADC group injected          */</span></div><div class="line"><a name="l04482"></a><span class="lineno"> 4482</span>&#160;  <span class="comment">/*       end of unitary conversion.                                         */</span></div><div class="line"><a name="l04483"></a><span class="lineno"> 4483</span>&#160;  <span class="comment">/*       Flag noted as &quot;JEOC&quot; is corresponding to flag &quot;JEOS&quot;               */</span></div><div class="line"><a name="l04484"></a><span class="lineno"> 4484</span>&#160;  <span class="comment">/*       in other STM32 families).                                          */</span></div><div class="line"><a name="l04485"></a><span class="lineno"> 4485</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code" href="struct_a_d_c___common___type_def.html#ac38e24f600f9e134a54a0c43b976a4f4">CSR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaf24dbb77fadc6f928b8e38199a08abc7">ADC_CSR_JEOC2</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gaf24dbb77fadc6f928b8e38199a08abc7">ADC_CSR_JEOC2</a>));</div><div class="line"><a name="l04486"></a><span class="lineno"> 4486</span>&#160;}</div><div class="line"><a name="l04487"></a><span class="lineno"> 4487</span>&#160;</div><div class="line"><a name="l04495"></a><span class="lineno"> 4495</span>&#160;__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV2_JEOS(<a class="code" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div><div class="line"><a name="l04496"></a><span class="lineno"> 4496</span>&#160;{</div><div class="line"><a name="l04497"></a><span class="lineno"> 4497</span>&#160;  <span class="comment">/* Note: on this STM32 serie, there is no flag ADC group injected          */</span></div><div class="line"><a name="l04498"></a><span class="lineno"> 4498</span>&#160;  <span class="comment">/*       end of unitary conversion.                                         */</span></div><div class="line"><a name="l04499"></a><span class="lineno"> 4499</span>&#160;  <span class="comment">/*       Flag noted as &quot;JEOC&quot; is corresponding to flag &quot;JEOS&quot;               */</span></div><div class="line"><a name="l04500"></a><span class="lineno"> 4500</span>&#160;  <span class="comment">/*       in other STM32 families).                                          */</span></div><div class="line"><a name="l04501"></a><span class="lineno"> 4501</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code" href="struct_a_d_c___common___type_def.html#ac38e24f600f9e134a54a0c43b976a4f4">CSR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gae7d3c36f449ef1ee9ee20c5686b4e974">ADC_CSR_JEOC3</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gae7d3c36f449ef1ee9ee20c5686b4e974">ADC_CSR_JEOC3</a>));</div><div class="line"><a name="l04502"></a><span class="lineno"> 4502</span>&#160;}</div><div class="line"><a name="l04503"></a><span class="lineno"> 4503</span>&#160;</div><div class="line"><a name="l04511"></a><span class="lineno"> 4511</span>&#160;__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_MST_AWD1(<a class="code" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div><div class="line"><a name="l04512"></a><span class="lineno"> 4512</span>&#160;{</div><div class="line"><a name="l04513"></a><span class="lineno"> 4513</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code" href="struct_a_d_c___common___type_def.html#ac38e24f600f9e134a54a0c43b976a4f4">CSR</a>, LL_ADC_FLAG_AWD1_MST) == (LL_ADC_FLAG_AWD1_MST));</div><div class="line"><a name="l04514"></a><span class="lineno"> 4514</span>&#160;}</div><div class="line"><a name="l04515"></a><span class="lineno"> 4515</span>&#160;</div><div class="line"><a name="l04523"></a><span class="lineno"> 4523</span>&#160;__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV1_AWD1(<a class="code" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div><div class="line"><a name="l04524"></a><span class="lineno"> 4524</span>&#160;{</div><div class="line"><a name="l04525"></a><span class="lineno"> 4525</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code" href="struct_a_d_c___common___type_def.html#ac38e24f600f9e134a54a0c43b976a4f4">CSR</a>, LL_ADC_FLAG_AWD1_SLV1) == (LL_ADC_FLAG_AWD1_SLV1));</div><div class="line"><a name="l04526"></a><span class="lineno"> 4526</span>&#160;}</div><div class="line"><a name="l04527"></a><span class="lineno"> 4527</span>&#160;</div><div class="line"><a name="l04535"></a><span class="lineno"> 4535</span>&#160;__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV2_AWD1(<a class="code" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div><div class="line"><a name="l04536"></a><span class="lineno"> 4536</span>&#160;{</div><div class="line"><a name="l04537"></a><span class="lineno"> 4537</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code" href="struct_a_d_c___common___type_def.html#ac38e24f600f9e134a54a0c43b976a4f4">CSR</a>, LL_ADC_FLAG_AWD1_SLV2) == (LL_ADC_FLAG_AWD1_SLV2));</div><div class="line"><a name="l04538"></a><span class="lineno"> 4538</span>&#160;}</div><div class="line"><a name="l04539"></a><span class="lineno"> 4539</span>&#160;</div><div class="line"><a name="l04540"></a><span class="lineno"> 4540</span>&#160;</div><div class="line"><a name="l04559"></a><span class="lineno"> 4559</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_EnableIT_EOCS(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l04560"></a><span class="lineno"> 4560</span>&#160;{</div><div class="line"><a name="l04561"></a><span class="lineno"> 4561</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a89b1ff4376683dd2896ea8b32ded05b2">CR1</a>, LL_ADC_IT_EOCS);</div><div class="line"><a name="l04562"></a><span class="lineno"> 4562</span>&#160;}</div><div class="line"><a name="l04563"></a><span class="lineno"> 4563</span>&#160;</div><div class="line"><a name="l04570"></a><span class="lineno"> 4570</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_EnableIT_OVR(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l04571"></a><span class="lineno"> 4571</span>&#160;{</div><div class="line"><a name="l04572"></a><span class="lineno"> 4572</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a89b1ff4376683dd2896ea8b32ded05b2">CR1</a>, LL_ADC_IT_OVR);</div><div class="line"><a name="l04573"></a><span class="lineno"> 4573</span>&#160;}</div><div class="line"><a name="l04574"></a><span class="lineno"> 4574</span>&#160;</div><div class="line"><a name="l04575"></a><span class="lineno"> 4575</span>&#160;</div><div class="line"><a name="l04582"></a><span class="lineno"> 4582</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_EnableIT_JEOS(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l04583"></a><span class="lineno"> 4583</span>&#160;{</div><div class="line"><a name="l04584"></a><span class="lineno"> 4584</span>&#160;  <span class="comment">/* Note: on this STM32 serie, there is no flag ADC group injected          */</span></div><div class="line"><a name="l04585"></a><span class="lineno"> 4585</span>&#160;  <span class="comment">/*       end of unitary conversion.                                         */</span></div><div class="line"><a name="l04586"></a><span class="lineno"> 4586</span>&#160;  <span class="comment">/*       Flag noted as &quot;JEOC&quot; is corresponding to flag &quot;JEOS&quot;               */</span></div><div class="line"><a name="l04587"></a><span class="lineno"> 4587</span>&#160;  <span class="comment">/*       in other STM32 families).                                          */</span></div><div class="line"><a name="l04588"></a><span class="lineno"> 4588</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a89b1ff4376683dd2896ea8b32ded05b2">CR1</a>, LL_ADC_IT_JEOS);</div><div class="line"><a name="l04589"></a><span class="lineno"> 4589</span>&#160;}</div><div class="line"><a name="l04590"></a><span class="lineno"> 4590</span>&#160;</div><div class="line"><a name="l04597"></a><span class="lineno"> 4597</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_EnableIT_AWD1(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l04598"></a><span class="lineno"> 4598</span>&#160;{</div><div class="line"><a name="l04599"></a><span class="lineno"> 4599</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a89b1ff4376683dd2896ea8b32ded05b2">CR1</a>, LL_ADC_IT_AWD1);</div><div class="line"><a name="l04600"></a><span class="lineno"> 4600</span>&#160;}</div><div class="line"><a name="l04601"></a><span class="lineno"> 4601</span>&#160;</div><div class="line"><a name="l04612"></a><span class="lineno"> 4612</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_DisableIT_EOCS(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l04613"></a><span class="lineno"> 4613</span>&#160;{</div><div class="line"><a name="l04614"></a><span class="lineno"> 4614</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a89b1ff4376683dd2896ea8b32ded05b2">CR1</a>, LL_ADC_IT_EOCS);</div><div class="line"><a name="l04615"></a><span class="lineno"> 4615</span>&#160;}</div><div class="line"><a name="l04616"></a><span class="lineno"> 4616</span>&#160;</div><div class="line"><a name="l04623"></a><span class="lineno"> 4623</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_DisableIT_OVR(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l04624"></a><span class="lineno"> 4624</span>&#160;{</div><div class="line"><a name="l04625"></a><span class="lineno"> 4625</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a89b1ff4376683dd2896ea8b32ded05b2">CR1</a>, LL_ADC_IT_OVR);</div><div class="line"><a name="l04626"></a><span class="lineno"> 4626</span>&#160;}</div><div class="line"><a name="l04627"></a><span class="lineno"> 4627</span>&#160;</div><div class="line"><a name="l04628"></a><span class="lineno"> 4628</span>&#160;</div><div class="line"><a name="l04635"></a><span class="lineno"> 4635</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_DisableIT_JEOS(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l04636"></a><span class="lineno"> 4636</span>&#160;{</div><div class="line"><a name="l04637"></a><span class="lineno"> 4637</span>&#160;  <span class="comment">/* Note: on this STM32 serie, there is no flag ADC group injected          */</span></div><div class="line"><a name="l04638"></a><span class="lineno"> 4638</span>&#160;  <span class="comment">/*       end of unitary conversion.                                         */</span></div><div class="line"><a name="l04639"></a><span class="lineno"> 4639</span>&#160;  <span class="comment">/*       Flag noted as &quot;JEOC&quot; is corresponding to flag &quot;JEOS&quot;               */</span></div><div class="line"><a name="l04640"></a><span class="lineno"> 4640</span>&#160;  <span class="comment">/*       in other STM32 families).                                          */</span></div><div class="line"><a name="l04641"></a><span class="lineno"> 4641</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a89b1ff4376683dd2896ea8b32ded05b2">CR1</a>, LL_ADC_IT_JEOS);</div><div class="line"><a name="l04642"></a><span class="lineno"> 4642</span>&#160;}</div><div class="line"><a name="l04643"></a><span class="lineno"> 4643</span>&#160;</div><div class="line"><a name="l04650"></a><span class="lineno"> 4650</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_DisableIT_AWD1(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l04651"></a><span class="lineno"> 4651</span>&#160;{</div><div class="line"><a name="l04652"></a><span class="lineno"> 4652</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a89b1ff4376683dd2896ea8b32ded05b2">CR1</a>, LL_ADC_IT_AWD1);</div><div class="line"><a name="l04653"></a><span class="lineno"> 4653</span>&#160;}</div><div class="line"><a name="l04654"></a><span class="lineno"> 4654</span>&#160;</div><div class="line"><a name="l04666"></a><span class="lineno"> 4666</span>&#160;__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_EOCS(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l04667"></a><span class="lineno"> 4667</span>&#160;{</div><div class="line"><a name="l04668"></a><span class="lineno"> 4668</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a89b1ff4376683dd2896ea8b32ded05b2">CR1</a>, LL_ADC_IT_EOCS) == (LL_ADC_IT_EOCS));</div><div class="line"><a name="l04669"></a><span class="lineno"> 4669</span>&#160;}</div><div class="line"><a name="l04670"></a><span class="lineno"> 4670</span>&#160;</div><div class="line"><a name="l04678"></a><span class="lineno"> 4678</span>&#160;__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_OVR(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l04679"></a><span class="lineno"> 4679</span>&#160;{</div><div class="line"><a name="l04680"></a><span class="lineno"> 4680</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a89b1ff4376683dd2896ea8b32ded05b2">CR1</a>, LL_ADC_IT_OVR) == (LL_ADC_IT_OVR));</div><div class="line"><a name="l04681"></a><span class="lineno"> 4681</span>&#160;}</div><div class="line"><a name="l04682"></a><span class="lineno"> 4682</span>&#160;</div><div class="line"><a name="l04683"></a><span class="lineno"> 4683</span>&#160;</div><div class="line"><a name="l04691"></a><span class="lineno"> 4691</span>&#160;__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_JEOS(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l04692"></a><span class="lineno"> 4692</span>&#160;{</div><div class="line"><a name="l04693"></a><span class="lineno"> 4693</span>&#160;  <span class="comment">/* Note: on this STM32 serie, there is no flag ADC group injected          */</span></div><div class="line"><a name="l04694"></a><span class="lineno"> 4694</span>&#160;  <span class="comment">/*       end of unitary conversion.                                         */</span></div><div class="line"><a name="l04695"></a><span class="lineno"> 4695</span>&#160;  <span class="comment">/*       Flag noted as &quot;JEOC&quot; is corresponding to flag &quot;JEOS&quot;               */</span></div><div class="line"><a name="l04696"></a><span class="lineno"> 4696</span>&#160;  <span class="comment">/*       in other STM32 families).                                          */</span></div><div class="line"><a name="l04697"></a><span class="lineno"> 4697</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a89b1ff4376683dd2896ea8b32ded05b2">CR1</a>, LL_ADC_IT_JEOS) == (LL_ADC_IT_JEOS));</div><div class="line"><a name="l04698"></a><span class="lineno"> 4698</span>&#160;}</div><div class="line"><a name="l04699"></a><span class="lineno"> 4699</span>&#160;</div><div class="line"><a name="l04707"></a><span class="lineno"> 4707</span>&#160;__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_AWD1(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l04708"></a><span class="lineno"> 4708</span>&#160;{</div><div class="line"><a name="l04709"></a><span class="lineno"> 4709</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a89b1ff4376683dd2896ea8b32ded05b2">CR1</a>, LL_ADC_IT_AWD1) == (LL_ADC_IT_AWD1));</div><div class="line"><a name="l04710"></a><span class="lineno"> 4710</span>&#160;}</div><div class="line"><a name="l04711"></a><span class="lineno"> 4711</span>&#160;</div><div class="line"><a name="l04716"></a><span class="lineno"> 4716</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div><div class="line"><a name="l04717"></a><span class="lineno"> 4717</span>&#160;</div><div class="line"><a name="l04721"></a><span class="lineno"> 4721</span>&#160;<span class="comment">/* Initialization of some features of ADC common parameters and multimode */</span></div><div class="line"><a name="l04722"></a><span class="lineno"> 4722</span>&#160;<a class="code" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_ADC_CommonDeInit(<a class="code" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON);</div><div class="line"><a name="l04723"></a><span class="lineno"> 4723</span>&#160;<a class="code" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_ADC_CommonInit(<a class="code" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct);</div><div class="line"><a name="l04724"></a><span class="lineno"> 4724</span>&#160;<span class="keywordtype">void</span>        LL_ADC_CommonStructInit(LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct);</div><div class="line"><a name="l04725"></a><span class="lineno"> 4725</span>&#160;</div><div class="line"><a name="l04726"></a><span class="lineno"> 4726</span>&#160;<span class="comment">/* De-initialization of ADC instance, ADC group regular and ADC group injected */</span></div><div class="line"><a name="l04727"></a><span class="lineno"> 4727</span>&#160;<span class="comment">/* (availability of ADC group injected depends on STM32 families) */</span></div><div class="line"><a name="l04728"></a><span class="lineno"> 4728</span>&#160;<a class="code" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_ADC_DeInit(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx);</div><div class="line"><a name="l04729"></a><span class="lineno"> 4729</span>&#160;</div><div class="line"><a name="l04730"></a><span class="lineno"> 4730</span>&#160;<span class="comment">/* Initialization of some features of ADC instance */</span></div><div class="line"><a name="l04731"></a><span class="lineno"> 4731</span>&#160;<a class="code" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_ADC_Init(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct);</div><div class="line"><a name="l04732"></a><span class="lineno"> 4732</span>&#160;<span class="keywordtype">void</span>        LL_ADC_StructInit(LL_ADC_InitTypeDef *ADC_InitStruct);</div><div class="line"><a name="l04733"></a><span class="lineno"> 4733</span>&#160;</div><div class="line"><a name="l04734"></a><span class="lineno"> 4734</span>&#160;<span class="comment">/* Initialization of some features of ADC instance and ADC group regular */</span></div><div class="line"><a name="l04735"></a><span class="lineno"> 4735</span>&#160;<a class="code" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_ADC_REG_Init(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct);</div><div class="line"><a name="l04736"></a><span class="lineno"> 4736</span>&#160;<span class="keywordtype">void</span>        LL_ADC_REG_StructInit(LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct);</div><div class="line"><a name="l04737"></a><span class="lineno"> 4737</span>&#160;</div><div class="line"><a name="l04738"></a><span class="lineno"> 4738</span>&#160;<span class="comment">/* Initialization of some features of ADC instance and ADC group injected */</span></div><div class="line"><a name="l04739"></a><span class="lineno"> 4739</span>&#160;<a class="code" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_ADC_INJ_Init(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, LL_ADC_INJ_InitTypeDef *ADC_INJ_InitStruct);</div><div class="line"><a name="l04740"></a><span class="lineno"> 4740</span>&#160;<span class="keywordtype">void</span>        LL_ADC_INJ_StructInit(LL_ADC_INJ_InitTypeDef *ADC_INJ_InitStruct);</div><div class="line"><a name="l04741"></a><span class="lineno"> 4741</span>&#160;</div><div class="line"><a name="l04745"></a><span class="lineno"> 4745</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div><div class="line"><a name="l04746"></a><span class="lineno"> 4746</span>&#160;</div><div class="line"><a name="l04755"></a><span class="lineno"> 4755</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* ADC1 || ADC2 || ADC3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04756"></a><span class="lineno"> 4756</span>&#160;</div><div class="line"><a name="l04761"></a><span class="lineno"> 4761</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l04762"></a><span class="lineno"> 4762</span>&#160;}</div><div class="line"><a name="l04763"></a><span class="lineno"> 4763</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l04764"></a><span class="lineno"> 4764</span>&#160;</div><div class="line"><a name="l04765"></a><span class="lineno"> 4765</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32F7xx_LL_ADC_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l04766"></a><span class="lineno"> 4766</span>&#160;</div><div class="line"><a name="l04767"></a><span class="lineno"> 4767</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="group___exported__macro_html_ga6553c99f510c3bab8cc0a91602053247"><div class="ttname"><a href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a></div><div class="ttdeci">#define MODIFY_REG(REG, CLEARMASK, SETMASK)</div><div class="ttdef"><b>Definition:</b> stm32f7xx.h:204</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga9e346b21afcaeced784e6c80b3aa1fb4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9e346b21afcaeced784e6c80b3aa1fb4">ADC_CCR_DMA</a></div><div class="ttdeci">#define ADC_CCR_DMA</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:2273</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga67c396288ac97bfab2d37017bd536b98"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga67c396288ac97bfab2d37017bd536b98">ADC_DR_ADC2DATA</a></div><div class="ttdeci">#define ADC_DR_ADC2DATA</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:2188</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga07330f702208792faca3a563dc4fd9c6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga07330f702208792faca3a563dc4fd9c6">ADC_CR2_JEXTEN</a></div><div class="ttdeci">#define ADC_CR2_JEXTEN</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:1820</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a5438a76a93ac1bd2526e92ef298dc193"><div class="ttname"><a href="struct_a_d_c___type_def.html#a5438a76a93ac1bd2526e92ef298dc193">ADC_TypeDef::JSQR</a></div><div class="ttdeci">__IO uint32_t JSQR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:234</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gae68a19a18d72f6d87c6f2b8cc8bfc6dc"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc">ADC_SQR1_L</a></div><div class="ttdeci">#define ADC_SQR1_L</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:2025</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a297ac2d83a1837bfdc0333474b977de0"><div class="ttname"><a href="struct_a_d_c___type_def.html#a297ac2d83a1837bfdc0333474b977de0">ADC_TypeDef::HTR</a></div><div class="ttdeci">__IO uint32_t HTR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:229</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a89b1ff4376683dd2896ea8b32ded05b2"><div class="ttname"><a href="struct_a_d_c___type_def.html#a89b1ff4376683dd2896ea8b32ded05b2">ADC_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:221</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8">ADC_CR2_DDS</a></div><div class="ttdeci">#define ADC_CR2_DDS</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:1804</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga1a8a134d8b946f3549390294ef94b8d6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1a8a134d8b946f3549390294ef94b8d6">ADC_CSR_JEOC1</a></div><div class="ttdeci">#define ADC_CSR_JEOC1</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:2199</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga49bb71a868c9d88a0f7bbe48918b2140"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga49bb71a868c9d88a0f7bbe48918b2140">ADC_CR2_CONT</a></div><div class="ttdeci">#define ADC_CR2_CONT</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:1798</div></div>
<div class="ttc" id="group___exported__macro_html_ga32f78bffcaf6d13023dcd7f05e0c4d57"><div class="ttname"><a href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a></div><div class="ttdeci">#define WRITE_REG(REG, VAL)</div><div class="ttdef"><b>Definition:</b> stm32f7xx.h:200</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gada596183c4087696c486546e88176038"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038">ADC_DR_DATA</a></div><div class="ttdeci">#define ADC_DR_DATA</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:2185</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gabd690297fc73fca40d797f4c90800b9a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabd690297fc73fca40d797f4c90800b9a">ADC_CR1_DISCEN</a></div><div class="ttdeci">#define ADC_CR1_DISCEN</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:1767</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaeaa416a291023449ae82e7ef39844075"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaeaa416a291023449ae82e7ef39844075">ADC_CR1_DISCNUM</a></div><div class="ttdeci">#define ADC_CR1_DISCNUM</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:1773</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gad685f031174465e636ef75a5bd7b637d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad685f031174465e636ef75a5bd7b637d">ADC_HTR_HT</a></div><div class="ttdeci">#define ADC_HTR_HT</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:1983</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_aa005e656f528aaad28d70d61c9db9b81"><div class="ttname"><a href="struct_a_d_c___type_def.html#aa005e656f528aaad28d70d61c9db9b81">ADC_TypeDef::JOFR1</a></div><div class="ttdeci">__IO uint32_t JOFR1</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:225</div></div>
<div class="ttc" id="group___exported__types_html_ga8333b96c67f83cba354b3407fcbb6ee8"><div class="ttname"><a href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a></div><div class="ttdeci">ErrorStatus</div><div class="ttdef"><b>Definition:</b> stm32f7xx.h:179</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga9c13aa04949ed520cf92613d3a619198"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9c13aa04949ed520cf92613d3a619198">ADC_CCR_DELAY</a></div><div class="ttdeci">#define ADC_CCR_DELAY</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:2263</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga5a13b3c652e5759e2d8bc7e38889bc5e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5a13b3c652e5759e2d8bc7e38889bc5e">ADC_SMPR2_SMP0</a></div><div class="ttdeci">#define ADC_SMPR2_SMP0</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:1901</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga6d1054d6cd017e305cf6e8a864ce96c8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6d1054d6cd017e305cf6e8a864ce96c8">ADC_CR2_EXTSEL</a></div><div class="ttdeci">#define ADC_CR2_EXTSEL</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:1828</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaaeab75ece0c73dd97e8f21911ed22d06"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaaeab75ece0c73dd97e8f21911ed22d06">ADC_CR1_SCAN</a></div><div class="ttdeci">#define ADC_CR1_SCAN</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:1758</div></div>
<div class="ttc" id="struct_a_d_c___common___type_def_html_ac38e24f600f9e134a54a0c43b976a4f4"><div class="ttname"><a href="struct_a_d_c___common___type_def.html#ac38e24f600f9e134a54a0c43b976a4f4">ADC_Common_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:244</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga7e745513bbc2e5e5a76ae999d5d535af"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7e745513bbc2e5e5a76ae999d5d535af">ADC_CCR_DDS</a></div><div class="ttdeci">#define ADC_CCR_DDS</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:2270</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga4886de74bcd3a1e545094089f76fd0b3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a></div><div class="ttdeci">#define ADC_CR1_JAWDEN</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:1779</div></div>
<div class="ttc" id="group___exported__macro_html_ga26474f43799fbade9cf300e21dd3a91a"><div class="ttname"><a href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a></div><div class="ttdeci">#define SET_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> stm32f7xx.h:192</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html"><div class="ttname"><a href="struct_a_d_c___type_def.html">ADC_TypeDef</a></div><div class="ttdoc">Analog to Digital Converter. </div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:218</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gafc020d85a8740491ce3f218a0706f1dc"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafc020d85a8740491ce3f218a0706f1dc">ADC_CCR_TSVREFE</a></div><div class="ttdeci">#define ADC_CCR_TSVREFE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:2286</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga5eae65bad1a6c975e1911eb5ba117468"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5eae65bad1a6c975e1911eb5ba117468">ADC_CR2_SWSTART</a></div><div class="ttdeci">#define ADC_CR2_SWSTART</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:1840</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga5c9fc31f19c04033dfa98e982519c451"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a></div><div class="ttdeci">#define ADC_CR1_AWDSGL</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:1761</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaab3aa5d0e2a4b77960ec8f3b425a3eac"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaab3aa5d0e2a4b77960ec8f3b425a3eac">ADC_CR2_JEXTSEL</a></div><div class="ttdeci">#define ADC_CR2_JEXTSEL</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:1813</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_ab4b0a79a9e4a9d5b0a24d7285cf55bdc"><div class="ttname"><a href="struct_a_d_c___type_def.html#ab4b0a79a9e4a9d5b0a24d7285cf55bdc">ADC_TypeDef::JDR1</a></div><div class="ttdeci">__IO uint32_t JDR1</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:235</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaa624d1fe34014b88873e2dfa91f79232"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa624d1fe34014b88873e2dfa91f79232">ADC_JSQR_JL</a></div><div class="ttdeci">#define ADC_JSQR_JL</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:2166</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga71e4a4c233895a2e7b6dd3ca6ca849e5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga71e4a4c233895a2e7b6dd3ca6ca849e5">ADC_CR1_RES</a></div><div class="ttdeci">#define ADC_CR1_RES</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:1785</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gad02fcd8fd97b2f7d70a5a04fed60b558"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad02fcd8fd97b2f7d70a5a04fed60b558">ADC_JDR1_JDATA</a></div><div class="ttdeci">#define ADC_JDR1_JDATA</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:2171</div></div>
<div class="ttc" id="stm32f7xx_8h_html"><div class="ttname"><a href="stm32f7xx_8h.html">stm32f7xx.h</a></div><div class="ttdoc">CMSIS STM32F7xx Device Peripheral Access Layer Header File. </div></div>
<div class="ttc" id="struct_a_d_c___common___type_def_html"><div class="ttname"><a href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:242</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a84114accead82bd11a0e12a429cdfed9"><div class="ttname"><a href="struct_a_d_c___type_def.html#a84114accead82bd11a0e12a429cdfed9">ADC_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:239</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaf9dac2004ab20295e04012060ab24aeb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf9dac2004ab20295e04012060ab24aeb">ADC_CR2_EOCS</a></div><div class="ttdeci">#define ADC_CR2_EOCS</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:1807</div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga90d2d5c526ce5c0a551f533eccbee71a"><div class="ttname"><a href="group___peripheral__declaration.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a></div><div class="ttdeci">#define ADC1</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:1612</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a1053a65a21af0d27afe1bf9cf7b7aca7"><div class="ttname"><a href="struct_a_d_c___type_def.html#a1053a65a21af0d27afe1bf9cf7b7aca7">ADC_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:222</div></div>
<div class="ttc" id="group___exported__macro_html_ga822bb1bb9710d5f2fa6396b84e583c33"><div class="ttname"><a href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a></div><div class="ttdeci">#define READ_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> stm32f7xx.h:196</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gac12fe8a6cc24eef2ed2e1f1525855678"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac12fe8a6cc24eef2ed2e1f1525855678">ADC_CR2_JSWSTART</a></div><div class="ttdeci">#define ADC_CR2_JSWSTART</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:1825</div></div>
<div class="ttc" id="group___exported__macro_html_ga133aae6fc0d41bffab39ab223a7001de"><div class="ttname"><a href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a></div><div class="ttdeci">#define CLEAR_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> stm32f7xx.h:194</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga6353cb0d564410358b3a086dd0241f8c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6353cb0d564410358b3a086dd0241f8c">ADC_CR1_JAUTO</a></div><div class="ttdeci">#define ADC_CR1_JAUTO</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:1764</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga89b646f092b052d8488d2016f6290f0e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga89b646f092b052d8488d2016f6290f0e">ADC_CR2_ADON</a></div><div class="ttdeci">#define ADC_CR2_ADON</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:1795</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga519645e42dcf6b19af9c05dc40300abb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga519645e42dcf6b19af9c05dc40300abb">ADC_CCR_VBATE</a></div><div class="ttdeci">#define ADC_CCR_VBATE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:2283</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gae7d3c36f449ef1ee9ee20c5686b4e974"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae7d3c36f449ef1ee9ee20c5686b4e974">ADC_CSR_JEOC3</a></div><div class="ttdeci">#define ADC_CSR_JEOC3</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:2235</div></div>
<div class="ttc" id="struct_a_d_c___common___type_def_html_a6f7399bf70f677ef5de46a3038f414e1"><div class="ttname"><a href="struct_a_d_c___common___type_def.html#a6f7399bf70f677ef5de46a3038f414e1">ADC_Common_TypeDef::CDR</a></div><div class="ttdeci">__IO uint32_t CDR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:246</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga3a2ee019aef4c64fffc72141f7aaab2c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3a2ee019aef4c64fffc72141f7aaab2c">ADC_CCR_ADCPRE</a></div><div class="ttdeci">#define ADC_CCR_ADCPRE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:2278</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gad76f97130b391455094605a6c803026c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad76f97130b391455094605a6c803026c">ADC_JOFR1_JOFFSET1</a></div><div class="ttdeci">#define ADC_JOFR1_JOFFSET1</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:1963</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga574b4d8e90655d0432882d620e629234"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga574b4d8e90655d0432882d620e629234">ADC_CR2_EXTEN</a></div><div class="ttdeci">#define ADC_CR2_EXTEN</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:1835</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a9745df96e98f3cdc2d05ccefce681f64"><div class="ttname"><a href="struct_a_d_c___type_def.html#a9745df96e98f3cdc2d05ccefce681f64">ADC_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:220</div></div>
<div class="ttc" id="group___exported__macro_html_ga47a8870d71d55cefb3df47cd8c815ec8"><div class="ttname"><a href="group___exported__macro.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a></div><div class="ttdeci">#define POSITION_VAL(VAL)</div><div class="ttdef"><b>Definition:</b> stm32f7xx.h:206</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gacd06a2840346bf45ff335707db0b6e30"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacd06a2840346bf45ff335707db0b6e30">ADC_CR1_JDISCEN</a></div><div class="ttdeci">#define ADC_CR1_JDISCEN</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:1770</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga017309ac4b532bc8c607388f4e2cbbec"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga017309ac4b532bc8c607388f4e2cbbec">ADC_CR2_DMA</a></div><div class="ttdeci">#define ADC_CR2_DMA</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:1801</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga6e006d43fcb9fe1306745c95a1bdd651"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a></div><div class="ttdeci">#define ADC_CR1_AWDEN</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:1782</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaf24dbb77fadc6f928b8e38199a08abc7"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf24dbb77fadc6f928b8e38199a08abc7">ADC_CSR_JEOC2</a></div><div class="ttdeci">#define ADC_CSR_JEOC2</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:2217</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaf70ab04667c7c7da0f29c0e5a6c48e68"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf70ab04667c7c7da0f29c0e5a6c48e68">ADC_CCR_MULTI</a></div><div class="ttdeci">#define ADC_CCR_MULTI</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:2255</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a73009a8122fcc628f467a4e997109347"><div class="ttname"><a href="struct_a_d_c___type_def.html#a73009a8122fcc628f467a4e997109347">ADC_TypeDef::SMPR1</a></div><div class="ttdeci">__IO uint32_t SMPR1</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:223</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gad8bb755c7059bb2d4f5e2e999d2a2677"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad8bb755c7059bb2d4f5e2e999d2a2677">ADC_CR1_AWDCH</a></div><div class="ttdeci">#define ADC_CR1_AWDCH</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:1741</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a0185aa54962ba987f192154fb7a2d673"><div class="ttname"><a href="struct_a_d_c___type_def.html#a0185aa54962ba987f192154fb7a2d673">ADC_TypeDef::SQR1</a></div><div class="ttdeci">__IO uint32_t SQR1</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:231</div></div>
<div class="ttc" id="struct_a_d_c___common___type_def_html_aee6d4af7571a1bad2fec9e7b53733277"><div class="ttname"><a href="struct_a_d_c___common___type_def.html#aee6d4af7571a1bad2fec9e7b53733277">ADC_Common_TypeDef::CCR</a></div><div class="ttdeci">__IO uint32_t CCR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:245</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaf5950b5a7438a447584f6dd86c343362"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf5950b5a7438a447584f6dd86c343362">ADC_CR2_ALIGN</a></div><div class="ttdeci">#define ADC_CR2_ALIGN</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:1810</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_397d9aeee4af8edecac90968d93b57df.html">external</a></li><li class="navelem"><a class="el" href="dir_d44dc8085d5faa6a792c35ee8daf1893.html">STM32F7xx_HAL_Drivers</a></li><li class="navelem"><a class="el" href="dir_ad8ec080499984a8e3c23a7affdafd94.html">Inc</a></li><li class="navelem"><a class="el" href="stm32f7xx__ll__adc_8h.html">stm32f7xx_ll_adc.h</a></li>
    <li class="footer">Generated on Mon Jun 8 2020 00:51:24 for GT RoboCup SSL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
