

================================================================
== Vivado HLS Report for 'slide_window'
================================================================
* Date:           Tue Jul 16 08:52:29 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        yolo_conv_fp_2019_64
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.756|        2.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    3|    3| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 3, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.52>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%line_buff_val_V_offs = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %line_buff_val_V_offset)"   --->   Operation 5 'read' 'line_buff_val_V_offs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln271 = zext i4 %line_buff_val_V_offs to i13" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:271]   --->   Operation 6 'zext' 'zext_ln271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (4.52ns)   --->   "%mul_ln271 = mul i13 %zext_ln271, 418" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:271]   --->   Operation 7 'mul' 'mul_ln271' <Predicate = true> <Delay = 4.52> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.75>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%conv_count_V_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %conv_count_V)"   --->   Operation 8 'read' 'conv_count_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln271_1 = zext i9 %conv_count_V_read to i13" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:271]   --->   Operation 9 'zext' 'zext_ln271_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.67ns)   --->   "%add_ln271 = add i13 %mul_ln271, %zext_ln271_1" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:271]   --->   Operation 10 'add' 'add_ln271' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln271 = sext i13 %add_ln271 to i64" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:271]   --->   Operation 11 'sext' 'sext_ln271' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%line_buff_val_0_V_a = getelementptr [3344 x i16]* %line_buff_val_0_V, i64 0, i64 %sext_ln271" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:271]   --->   Operation 12 'getelementptr' 'line_buff_val_0_V_a' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%line_buff_val_1_V_a = getelementptr [3344 x i16]* %line_buff_val_1_V, i64 0, i64 %sext_ln271" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:271]   --->   Operation 13 'getelementptr' 'line_buff_val_1_V_a' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%line_buff_val_2_V_a = getelementptr [3344 x i16]* %line_buff_val_2_V, i64 0, i64 %sext_ln271" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:271]   --->   Operation 14 'getelementptr' 'line_buff_val_2_V_a' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [2/2] (3.25ns)   --->   "%line_buff_val_0_V_l = load i16* %line_buff_val_0_V_a, align 2" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:271]   --->   Operation 15 'load' 'line_buff_val_0_V_l' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_2 : Operation 16 [1/1] (1.82ns)   --->   "%add_ln1353 = add i9 %conv_count_V_read, 1" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:271]   --->   Operation 16 'add' 'add_ln1353' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln271_2 = zext i9 %add_ln1353 to i13" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:271]   --->   Operation 17 'zext' 'zext_ln271_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.67ns)   --->   "%add_ln271_1 = add i13 %mul_ln271, %zext_ln271_2" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:271]   --->   Operation 18 'add' 'add_ln271_1' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln271_1 = sext i13 %add_ln271_1 to i64" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:271]   --->   Operation 19 'sext' 'sext_ln271_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%line_buff_val_0_V_a_1 = getelementptr [3344 x i16]* %line_buff_val_0_V, i64 0, i64 %sext_ln271_1" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:271]   --->   Operation 20 'getelementptr' 'line_buff_val_0_V_a_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%line_buff_val_1_V_a_1 = getelementptr [3344 x i16]* %line_buff_val_1_V, i64 0, i64 %sext_ln271_1" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:271]   --->   Operation 21 'getelementptr' 'line_buff_val_1_V_a_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%line_buff_val_2_V_a_1 = getelementptr [3344 x i16]* %line_buff_val_2_V, i64 0, i64 %sext_ln271_1" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:271]   --->   Operation 22 'getelementptr' 'line_buff_val_2_V_a_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (3.25ns)   --->   "%line_buff_val_0_V_l_1 = load i16* %line_buff_val_0_V_a_1, align 2" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:271]   --->   Operation 23 'load' 'line_buff_val_0_V_l_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_2 : Operation 24 [1/1] (1.82ns)   --->   "%add_ln1353_1 = add i9 %conv_count_V_read, 2" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:271]   --->   Operation 24 'add' 'add_ln1353_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln271_3 = zext i9 %add_ln1353_1 to i13" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:271]   --->   Operation 25 'zext' 'zext_ln271_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.67ns)   --->   "%add_ln271_2 = add i13 %mul_ln271, %zext_ln271_3" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:271]   --->   Operation 26 'add' 'add_ln271_2' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [2/2] (3.25ns)   --->   "%line_buff_val_1_V_l = load i16* %line_buff_val_1_V_a, align 2" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:271]   --->   Operation 27 'load' 'line_buff_val_1_V_l' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_2 : Operation 28 [2/2] (3.25ns)   --->   "%line_buff_val_1_V_l_1 = load i16* %line_buff_val_1_V_a_1, align 2" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:271]   --->   Operation 28 'load' 'line_buff_val_1_V_l_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_2 : Operation 29 [2/2] (3.25ns)   --->   "%line_buff_val_2_V_l = load i16* %line_buff_val_2_V_a, align 2" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:271]   --->   Operation 29 'load' 'line_buff_val_2_V_l' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_2 : Operation 30 [2/2] (3.25ns)   --->   "%line_buff_val_2_V_l_1 = load i16* %line_buff_val_2_V_a_1, align 2" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:271]   --->   Operation 30 'load' 'line_buff_val_2_V_l_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 31 [1/2] (3.25ns)   --->   "%line_buff_val_0_V_l = load i16* %line_buff_val_0_V_a, align 2" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:271]   --->   Operation 31 'load' 'line_buff_val_0_V_l' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_3 : Operation 32 [1/2] (3.25ns)   --->   "%line_buff_val_0_V_l_1 = load i16* %line_buff_val_0_V_a_1, align 2" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:271]   --->   Operation 32 'load' 'line_buff_val_0_V_l_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln271_2 = sext i13 %add_ln271_2 to i64" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:271]   --->   Operation 33 'sext' 'sext_ln271_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%line_buff_val_0_V_a_2 = getelementptr [3344 x i16]* %line_buff_val_0_V, i64 0, i64 %sext_ln271_2" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:271]   --->   Operation 34 'getelementptr' 'line_buff_val_0_V_a_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%line_buff_val_1_V_a_2 = getelementptr [3344 x i16]* %line_buff_val_1_V, i64 0, i64 %sext_ln271_2" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:271]   --->   Operation 35 'getelementptr' 'line_buff_val_1_V_a_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%line_buff_val_2_V_a_2 = getelementptr [3344 x i16]* %line_buff_val_2_V, i64 0, i64 %sext_ln271_2" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:271]   --->   Operation 36 'getelementptr' 'line_buff_val_2_V_a_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (3.25ns)   --->   "%line_buff_val_0_V_l_2 = load i16* %line_buff_val_0_V_a_2, align 2" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:271]   --->   Operation 37 'load' 'line_buff_val_0_V_l_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_3 : Operation 38 [1/2] (3.25ns)   --->   "%line_buff_val_1_V_l = load i16* %line_buff_val_1_V_a, align 2" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:271]   --->   Operation 38 'load' 'line_buff_val_1_V_l' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_3 : Operation 39 [1/2] (3.25ns)   --->   "%line_buff_val_1_V_l_1 = load i16* %line_buff_val_1_V_a_1, align 2" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:271]   --->   Operation 39 'load' 'line_buff_val_1_V_l_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_3 : Operation 40 [2/2] (3.25ns)   --->   "%line_buff_val_1_V_l_2 = load i16* %line_buff_val_1_V_a_2, align 2" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:271]   --->   Operation 40 'load' 'line_buff_val_1_V_l_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_3 : Operation 41 [1/2] (3.25ns)   --->   "%line_buff_val_2_V_l = load i16* %line_buff_val_2_V_a, align 2" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:271]   --->   Operation 41 'load' 'line_buff_val_2_V_l' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_3 : Operation 42 [1/2] (3.25ns)   --->   "%line_buff_val_2_V_l_1 = load i16* %line_buff_val_2_V_a_1, align 2" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:271]   --->   Operation 42 'load' 'line_buff_val_2_V_l_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_3 : Operation 43 [2/2] (3.25ns)   --->   "%line_buff_val_2_V_l_2 = load i16* %line_buff_val_2_V_a_2, align 2" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:271]   --->   Operation 43 'load' 'line_buff_val_2_V_l_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 44 [1/2] (3.25ns)   --->   "%line_buff_val_0_V_l_2 = load i16* %line_buff_val_0_V_a_2, align 2" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:271]   --->   Operation 44 'load' 'line_buff_val_0_V_l_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_4 : Operation 45 [1/2] (3.25ns)   --->   "%line_buff_val_1_V_l_2 = load i16* %line_buff_val_1_V_a_2, align 2" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:271]   --->   Operation 45 'load' 'line_buff_val_1_V_l_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_4 : Operation 46 [1/2] (3.25ns)   --->   "%line_buff_val_2_V_l_2 = load i16* %line_buff_val_2_V_a_2, align 2" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:271]   --->   Operation 46 'load' 'line_buff_val_2_V_l_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } undef, i16 %line_buff_val_0_V_l, 0" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 47 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv, i16 %line_buff_val_0_V_l_1, 1" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 48 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_1, i16 %line_buff_val_0_V_l_2, 2" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 49 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_2, i16 %line_buff_val_1_V_l, 3" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 50 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_3, i16 %line_buff_val_1_V_l_1, 4" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 51 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_4, i16 %line_buff_val_1_V_l_2, 5" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 52 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_5, i16 %line_buff_val_2_V_l, 6" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 53 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_6, i16 %line_buff_val_2_V_l_1, 7" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 54 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_7, i16 %line_buff_val_2_V_l_2, 8" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 55 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "ret { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_8" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:276]   --->   Operation 56 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_count_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ line_buff_val_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ line_buff_val_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ line_buff_val_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ line_buff_val_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
line_buff_val_V_offs  (read         ) [ 00000]
zext_ln271            (zext         ) [ 00000]
mul_ln271             (mul          ) [ 00100]
conv_count_V_read     (read         ) [ 00000]
zext_ln271_1          (zext         ) [ 00000]
add_ln271             (add          ) [ 00000]
sext_ln271            (sext         ) [ 00000]
line_buff_val_0_V_a   (getelementptr) [ 00010]
line_buff_val_1_V_a   (getelementptr) [ 00010]
line_buff_val_2_V_a   (getelementptr) [ 00010]
add_ln1353            (add          ) [ 00000]
zext_ln271_2          (zext         ) [ 00000]
add_ln271_1           (add          ) [ 00000]
sext_ln271_1          (sext         ) [ 00000]
line_buff_val_0_V_a_1 (getelementptr) [ 00010]
line_buff_val_1_V_a_1 (getelementptr) [ 00010]
line_buff_val_2_V_a_1 (getelementptr) [ 00010]
add_ln1353_1          (add          ) [ 00000]
zext_ln271_3          (zext         ) [ 00000]
add_ln271_2           (add          ) [ 00010]
line_buff_val_0_V_l   (load         ) [ 01001]
line_buff_val_0_V_l_1 (load         ) [ 01001]
sext_ln271_2          (sext         ) [ 00000]
line_buff_val_0_V_a_2 (getelementptr) [ 01001]
line_buff_val_1_V_a_2 (getelementptr) [ 01001]
line_buff_val_2_V_a_2 (getelementptr) [ 01001]
line_buff_val_1_V_l   (load         ) [ 01001]
line_buff_val_1_V_l_1 (load         ) [ 01001]
line_buff_val_2_V_l   (load         ) [ 01001]
line_buff_val_2_V_l_1 (load         ) [ 01001]
line_buff_val_0_V_l_2 (load         ) [ 00000]
line_buff_val_1_V_l_2 (load         ) [ 00000]
line_buff_val_2_V_l_2 (load         ) [ 00000]
mrv                   (insertvalue  ) [ 00000]
mrv_1                 (insertvalue  ) [ 00000]
mrv_2                 (insertvalue  ) [ 00000]
mrv_3                 (insertvalue  ) [ 00000]
mrv_4                 (insertvalue  ) [ 00000]
mrv_5                 (insertvalue  ) [ 00000]
mrv_6                 (insertvalue  ) [ 00000]
mrv_7                 (insertvalue  ) [ 00000]
mrv_8                 (insertvalue  ) [ 00000]
ret_ln276             (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_count_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_count_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="line_buff_val_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buff_val_0_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="line_buff_val_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buff_val_1_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="line_buff_val_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buff_val_2_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="line_buff_val_V_offset">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buff_val_V_offset"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="line_buff_val_V_offs_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="4" slack="0"/>
<pin id="26" dir="0" index="1" bw="4" slack="0"/>
<pin id="27" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="line_buff_val_V_offs/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="conv_count_V_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="9" slack="0"/>
<pin id="32" dir="0" index="1" bw="9" slack="0"/>
<pin id="33" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_count_V_read/2 "/>
</bind>
</comp>

<comp id="36" class="1004" name="line_buff_val_0_V_a_gep_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="16" slack="0"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="0" index="2" bw="13" slack="0"/>
<pin id="40" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_val_0_V_a/2 "/>
</bind>
</comp>

<comp id="43" class="1004" name="line_buff_val_1_V_a_gep_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="16" slack="0"/>
<pin id="45" dir="0" index="1" bw="1" slack="0"/>
<pin id="46" dir="0" index="2" bw="13" slack="0"/>
<pin id="47" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_val_1_V_a/2 "/>
</bind>
</comp>

<comp id="50" class="1004" name="line_buff_val_2_V_a_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="16" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="13" slack="0"/>
<pin id="54" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_val_2_V_a/2 "/>
</bind>
</comp>

<comp id="57" class="1004" name="grp_access_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="12" slack="0"/>
<pin id="59" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="60" dir="0" index="2" bw="0" slack="0"/>
<pin id="84" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="85" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="86" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="61" dir="1" index="3" bw="16" slack="0"/>
<pin id="87" dir="1" index="7" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="line_buff_val_0_V_l/2 line_buff_val_0_V_l_1/2 line_buff_val_0_V_l_2/3 "/>
</bind>
</comp>

<comp id="63" class="1004" name="line_buff_val_0_V_a_1_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="16" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="13" slack="0"/>
<pin id="67" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_val_0_V_a_1/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="line_buff_val_1_V_a_1_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="13" slack="0"/>
<pin id="74" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_val_1_V_a_1/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="line_buff_val_2_V_a_1_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="16" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="13" slack="0"/>
<pin id="81" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_val_2_V_a_1/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="12" slack="0"/>
<pin id="91" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="0" slack="0"/>
<pin id="95" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="96" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="97" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="16" slack="0"/>
<pin id="98" dir="1" index="7" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="line_buff_val_1_V_l/2 line_buff_val_1_V_l_1/2 line_buff_val_1_V_l_2/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="12" slack="0"/>
<pin id="102" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="0" slack="0"/>
<pin id="106" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="107" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="108" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="16" slack="0"/>
<pin id="109" dir="1" index="7" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="line_buff_val_2_V_l/2 line_buff_val_2_V_l_1/2 line_buff_val_2_V_l_2/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="line_buff_val_0_V_a_2_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="16" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="13" slack="0"/>
<pin id="115" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_val_0_V_a_2/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="line_buff_val_1_V_a_2_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="13" slack="0"/>
<pin id="122" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_val_1_V_a_2/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="line_buff_val_2_V_a_2_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="16" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="13" slack="0"/>
<pin id="129" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_val_2_V_a_2/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="zext_ln271_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="4" slack="0"/>
<pin id="137" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln271/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="mul_ln271_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="4" slack="0"/>
<pin id="141" dir="0" index="1" bw="10" slack="0"/>
<pin id="142" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln271/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="zext_ln271_1_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="9" slack="0"/>
<pin id="147" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln271_1/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="add_ln271_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="13" slack="1"/>
<pin id="151" dir="0" index="1" bw="9" slack="0"/>
<pin id="152" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln271/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="sext_ln271_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="13" slack="0"/>
<pin id="156" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln271/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="add_ln1353_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="9" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1353/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="zext_ln271_2_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="9" slack="0"/>
<pin id="169" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln271_2/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="add_ln271_1_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="13" slack="1"/>
<pin id="173" dir="0" index="1" bw="9" slack="0"/>
<pin id="174" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln271_1/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="sext_ln271_1_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="13" slack="0"/>
<pin id="178" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln271_1/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="add_ln1353_1_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="9" slack="0"/>
<pin id="185" dir="0" index="1" bw="3" slack="0"/>
<pin id="186" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1353_1/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="zext_ln271_3_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="9" slack="0"/>
<pin id="191" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln271_3/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="add_ln271_2_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="13" slack="1"/>
<pin id="195" dir="0" index="1" bw="9" slack="0"/>
<pin id="196" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln271_2/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="sext_ln271_2_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="13" slack="1"/>
<pin id="200" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln271_2/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="mrv_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="144" slack="0"/>
<pin id="206" dir="0" index="1" bw="16" slack="1"/>
<pin id="207" dir="1" index="2" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/4 "/>
</bind>
</comp>

<comp id="209" class="1004" name="mrv_1_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="144" slack="0"/>
<pin id="211" dir="0" index="1" bw="16" slack="1"/>
<pin id="212" dir="1" index="2" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="mrv_2_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="144" slack="0"/>
<pin id="216" dir="0" index="1" bw="16" slack="0"/>
<pin id="217" dir="1" index="2" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="mrv_3_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="144" slack="0"/>
<pin id="222" dir="0" index="1" bw="16" slack="1"/>
<pin id="223" dir="1" index="2" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/4 "/>
</bind>
</comp>

<comp id="225" class="1004" name="mrv_4_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="144" slack="0"/>
<pin id="227" dir="0" index="1" bw="16" slack="1"/>
<pin id="228" dir="1" index="2" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="mrv_5_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="144" slack="0"/>
<pin id="232" dir="0" index="1" bw="16" slack="0"/>
<pin id="233" dir="1" index="2" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="mrv_6_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="144" slack="0"/>
<pin id="238" dir="0" index="1" bw="16" slack="1"/>
<pin id="239" dir="1" index="2" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="mrv_7_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="144" slack="0"/>
<pin id="243" dir="0" index="1" bw="16" slack="1"/>
<pin id="244" dir="1" index="2" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="mrv_8_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="144" slack="0"/>
<pin id="248" dir="0" index="1" bw="16" slack="0"/>
<pin id="249" dir="1" index="2" bw="144" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/4 "/>
</bind>
</comp>

<comp id="252" class="1005" name="mul_ln271_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="13" slack="1"/>
<pin id="254" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln271 "/>
</bind>
</comp>

<comp id="259" class="1005" name="line_buff_val_0_V_a_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="12" slack="1"/>
<pin id="261" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="line_buff_val_0_V_a "/>
</bind>
</comp>

<comp id="264" class="1005" name="line_buff_val_1_V_a_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="12" slack="1"/>
<pin id="266" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="line_buff_val_1_V_a "/>
</bind>
</comp>

<comp id="269" class="1005" name="line_buff_val_2_V_a_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="12" slack="1"/>
<pin id="271" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="line_buff_val_2_V_a "/>
</bind>
</comp>

<comp id="274" class="1005" name="line_buff_val_0_V_a_1_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="12" slack="1"/>
<pin id="276" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="line_buff_val_0_V_a_1 "/>
</bind>
</comp>

<comp id="279" class="1005" name="line_buff_val_1_V_a_1_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="12" slack="1"/>
<pin id="281" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="line_buff_val_1_V_a_1 "/>
</bind>
</comp>

<comp id="284" class="1005" name="line_buff_val_2_V_a_1_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="12" slack="1"/>
<pin id="286" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="line_buff_val_2_V_a_1 "/>
</bind>
</comp>

<comp id="289" class="1005" name="add_ln271_2_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="13" slack="1"/>
<pin id="291" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln271_2 "/>
</bind>
</comp>

<comp id="294" class="1005" name="line_buff_val_0_V_l_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="16" slack="1"/>
<pin id="296" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="line_buff_val_0_V_l "/>
</bind>
</comp>

<comp id="299" class="1005" name="line_buff_val_0_V_l_1_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="16" slack="1"/>
<pin id="301" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="line_buff_val_0_V_l_1 "/>
</bind>
</comp>

<comp id="304" class="1005" name="line_buff_val_0_V_a_2_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="12" slack="1"/>
<pin id="306" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="line_buff_val_0_V_a_2 "/>
</bind>
</comp>

<comp id="309" class="1005" name="line_buff_val_1_V_a_2_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="12" slack="1"/>
<pin id="311" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="line_buff_val_1_V_a_2 "/>
</bind>
</comp>

<comp id="314" class="1005" name="line_buff_val_2_V_a_2_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="12" slack="1"/>
<pin id="316" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="line_buff_val_2_V_a_2 "/>
</bind>
</comp>

<comp id="319" class="1005" name="line_buff_val_1_V_l_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="16" slack="1"/>
<pin id="321" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="line_buff_val_1_V_l "/>
</bind>
</comp>

<comp id="324" class="1005" name="line_buff_val_1_V_l_1_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="16" slack="1"/>
<pin id="326" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="line_buff_val_1_V_l_1 "/>
</bind>
</comp>

<comp id="329" class="1005" name="line_buff_val_2_V_l_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="16" slack="1"/>
<pin id="331" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="line_buff_val_2_V_l "/>
</bind>
</comp>

<comp id="334" class="1005" name="line_buff_val_2_V_l_1_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="16" slack="1"/>
<pin id="336" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="line_buff_val_2_V_l_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="28"><net_src comp="10" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="8" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="34"><net_src comp="14" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="0" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="41"><net_src comp="2" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="16" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="48"><net_src comp="4" pin="0"/><net_sink comp="43" pin=0"/></net>

<net id="49"><net_src comp="16" pin="0"/><net_sink comp="43" pin=1"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="16" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="36" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="68"><net_src comp="2" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="16" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="16" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="6" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="16" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="88"><net_src comp="63" pin="3"/><net_sink comp="57" pin=2"/></net>

<net id="94"><net_src comp="43" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="70" pin="3"/><net_sink comp="89" pin=2"/></net>

<net id="105"><net_src comp="50" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="77" pin="3"/><net_sink comp="100" pin=2"/></net>

<net id="116"><net_src comp="2" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="16" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="16" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="6" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="132"><net_src comp="111" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="133"><net_src comp="118" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="134"><net_src comp="125" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="138"><net_src comp="24" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="143"><net_src comp="135" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="12" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="148"><net_src comp="30" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="153"><net_src comp="145" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="157"><net_src comp="149" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="159"><net_src comp="154" pin="1"/><net_sink comp="43" pin=2"/></net>

<net id="160"><net_src comp="154" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="165"><net_src comp="30" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="18" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="170"><net_src comp="161" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="167" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="179"><net_src comp="171" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="181"><net_src comp="176" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="182"><net_src comp="176" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="187"><net_src comp="30" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="20" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="192"><net_src comp="183" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="189" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="201"><net_src comp="198" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="203"><net_src comp="198" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="208"><net_src comp="22" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="204" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="209" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="57" pin="3"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="214" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="220" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="225" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="89" pin="3"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="230" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="236" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="241" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="100" pin="3"/><net_sink comp="246" pin=1"/></net>

<net id="255"><net_src comp="139" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="257"><net_src comp="252" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="258"><net_src comp="252" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="262"><net_src comp="36" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="267"><net_src comp="43" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="272"><net_src comp="50" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="277"><net_src comp="63" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="282"><net_src comp="70" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="287"><net_src comp="77" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="292"><net_src comp="193" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="297"><net_src comp="57" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="302"><net_src comp="57" pin="7"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="307"><net_src comp="111" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="312"><net_src comp="118" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="317"><net_src comp="125" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="322"><net_src comp="89" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="327"><net_src comp="89" pin="7"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="332"><net_src comp="100" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="337"><net_src comp="100" pin="7"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="241" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: slide_window : conv_count_V | {2 }
	Port: slide_window : line_buff_val_0_V | {2 3 4 }
	Port: slide_window : line_buff_val_1_V | {2 3 4 }
	Port: slide_window : line_buff_val_2_V | {2 3 4 }
	Port: slide_window : line_buff_val_V_offset | {1 }
  - Chain level:
	State 1
		mul_ln271 : 1
	State 2
		add_ln271 : 1
		sext_ln271 : 2
		line_buff_val_0_V_a : 3
		line_buff_val_1_V_a : 3
		line_buff_val_2_V_a : 3
		line_buff_val_0_V_l : 4
		zext_ln271_2 : 1
		add_ln271_1 : 2
		sext_ln271_1 : 3
		line_buff_val_0_V_a_1 : 4
		line_buff_val_1_V_a_1 : 4
		line_buff_val_2_V_a_1 : 4
		line_buff_val_0_V_l_1 : 5
		zext_ln271_3 : 1
		add_ln271_2 : 2
		line_buff_val_1_V_l : 4
		line_buff_val_1_V_l_1 : 5
		line_buff_val_2_V_l : 4
		line_buff_val_2_V_l_1 : 5
	State 3
		line_buff_val_0_V_a_2 : 1
		line_buff_val_1_V_a_2 : 1
		line_buff_val_2_V_a_2 : 1
		line_buff_val_0_V_l_2 : 2
		line_buff_val_1_V_l_2 : 2
		line_buff_val_2_V_l_2 : 2
	State 4
		mrv_1 : 1
		mrv_2 : 2
		mrv_3 : 3
		mrv_4 : 4
		mrv_5 : 5
		mrv_6 : 6
		mrv_7 : 7
		mrv_8 : 8
		ret_ln276 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|          |         add_ln271_fu_149        |    0    |    0    |    17   |
|          |        add_ln1353_fu_161        |    0    |    0    |    15   |
|    add   |        add_ln271_1_fu_171       |    0    |    0    |    17   |
|          |       add_ln1353_1_fu_183       |    0    |    0    |    15   |
|          |        add_ln271_2_fu_193       |    0    |    0    |    17   |
|----------|---------------------------------|---------|---------|---------|
|    mul   |         mul_ln271_fu_139        |    0    |    0    |    63   |
|----------|---------------------------------|---------|---------|---------|
|   read   | line_buff_val_V_offs_read_fu_24 |    0    |    0    |    0    |
|          |   conv_count_V_read_read_fu_30  |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |        zext_ln271_fu_135        |    0    |    0    |    0    |
|   zext   |       zext_ln271_1_fu_145       |    0    |    0    |    0    |
|          |       zext_ln271_2_fu_167       |    0    |    0    |    0    |
|          |       zext_ln271_3_fu_189       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |        sext_ln271_fu_154        |    0    |    0    |    0    |
|   sext   |       sext_ln271_1_fu_176       |    0    |    0    |    0    |
|          |       sext_ln271_2_fu_198       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |            mrv_fu_204           |    0    |    0    |    0    |
|          |           mrv_1_fu_209          |    0    |    0    |    0    |
|          |           mrv_2_fu_214          |    0    |    0    |    0    |
|          |           mrv_3_fu_220          |    0    |    0    |    0    |
|insertvalue|           mrv_4_fu_225          |    0    |    0    |    0    |
|          |           mrv_5_fu_230          |    0    |    0    |    0    |
|          |           mrv_6_fu_236          |    0    |    0    |    0    |
|          |           mrv_7_fu_241          |    0    |    0    |    0    |
|          |           mrv_8_fu_246          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    0    |    0    |   144   |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     add_ln271_2_reg_289     |   13   |
|line_buff_val_0_V_a_1_reg_274|   12   |
|line_buff_val_0_V_a_2_reg_304|   12   |
| line_buff_val_0_V_a_reg_259 |   12   |
|line_buff_val_0_V_l_1_reg_299|   16   |
| line_buff_val_0_V_l_reg_294 |   16   |
|line_buff_val_1_V_a_1_reg_279|   12   |
|line_buff_val_1_V_a_2_reg_309|   12   |
| line_buff_val_1_V_a_reg_264 |   12   |
|line_buff_val_1_V_l_1_reg_324|   16   |
| line_buff_val_1_V_l_reg_319 |   16   |
|line_buff_val_2_V_a_1_reg_284|   12   |
|line_buff_val_2_V_a_2_reg_314|   12   |
| line_buff_val_2_V_a_reg_269 |   12   |
|line_buff_val_2_V_l_1_reg_334|   16   |
| line_buff_val_2_V_l_reg_329 |   16   |
|      mul_ln271_reg_252      |   13   |
+-----------------------------+--------+
|            Total            |   230  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_57 |  p0  |   4  |  12  |   48   ||    21   |
|  grp_access_fu_57 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_89 |  p0  |   4  |  12  |   48   ||    21   |
|  grp_access_fu_89 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_100 |  p0  |   4  |  12  |   48   ||    21   |
| grp_access_fu_100 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   144  || 10.8885 ||    90   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   144  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   90   |
|  Register |    -   |    -   |   230  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   10   |   230  |   234  |
+-----------+--------+--------+--------+--------+
