\doxysection{Data Structures}
Here are the data structures with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{\+\_\+\+\_\+\+DMA\+\_\+\+Handle\+Type\+Def}} \\*DMA handle Structure definition }{\pageref{struct_____d_m_a___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_____i2_s___handle_type_def}{\+\_\+\+\_\+\+I2\+S\+\_\+\+Handle\+Type\+Def}} \\*I2S handle Structure definition }{\pageref{struct_____i2_s___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct____iar__u32}{\+\_\+\+\_\+iar\+\_\+u32}} }{\pageref{struct____iar__u32}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{\+\_\+\+\_\+\+SPI\+\_\+\+Handle\+Type\+Def}} \\*SPI handle Structure definition }{\pageref{struct_____s_p_i___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_____u_a_r_t___handle_type_def}{\+\_\+\+\_\+\+UART\+\_\+\+Handle\+Type\+Def}} \\*UART handle Structure definition }{\pageref{struct_____u_a_r_t___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct___abstract_cntrl_mgmt_functional_descriptor}{\+\_\+\+Abstract\+Cntrl\+Mgmt\+Functional\+Descriptor}} }{\pageref{struct___abstract_cntrl_mgmt_functional_descriptor}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct___call_mgmt_functional_descriptor}{\+\_\+\+Call\+Mgmt\+Functional\+Descriptor}} }{\pageref{struct___call_mgmt_functional_descriptor}}{}
\item\contentsline{section}{\mbox{\hyperlink{union___c_d_c___line_coding_structure}{\+\_\+\+CDC\+\_\+\+Line\+Coding\+Structure}} }{\pageref{union___c_d_c___line_coding_structure}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct___c_d_c___process}{\+\_\+\+CDC\+\_\+\+Process}} }{\pageref{struct___c_d_c___process}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct___configuration_descriptor}{\+\_\+\+Configuration\+Descriptor}} }{\pageref{struct___configuration_descriptor}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct___desc_header}{\+\_\+\+Desc\+Header}} }{\pageref{struct___desc_header}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct___device_descriptor}{\+\_\+\+Device\+Descriptor}} }{\pageref{struct___device_descriptor}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct___endpoint_descriptor}{\+\_\+\+Endpoint\+Descriptor}} }{\pageref{struct___endpoint_descriptor}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct___functional_descriptor_header}{\+\_\+\+Functional\+Descriptor\+Header}} }{\pageref{struct___functional_descriptor_header}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct___g_n_r_m_c}{\+\_\+\+GNRMC}} }{\pageref{struct___g_n_r_m_c}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct___interface_descriptor}{\+\_\+\+Interface\+Descriptor}} }{\pageref{struct___interface_descriptor}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct___u_s_b___setup_1_1___setup_pkt___struc}{\+\_\+\+USB\+\_\+\+Setup\+::\+\_\+\+Setup\+Pkt\+\_\+\+Struc}} }{\pageref{struct___u_s_b___setup_1_1___setup_pkt___struc}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct___union_functional_descriptor}{\+\_\+\+Union\+Functional\+Descriptor}} }{\pageref{struct___union_functional_descriptor}}{}
\item\contentsline{section}{\mbox{\hyperlink{union___u_s_b___setup}{\+\_\+\+USB\+\_\+\+Setup}} }{\pageref{union___u_s_b___setup}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct___u_s_b_h___c_d_c_interface_desc}{\+\_\+\+USBH\+\_\+\+CDCInterface\+Desc}} }{\pageref{struct___u_s_b_h___c_d_c_interface_desc}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct___u_s_b_h___handle_type_def}{\+\_\+\+USBH\+\_\+\+Handle\+Type\+Def}} }{\pageref{struct___u_s_b_h___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a___b_l_o_c_k___l_i_n_k}{A\+\_\+\+BLOCK\+\_\+\+LINK}} }{\pageref{struct_a___b_l_o_c_k___l_i_n_k}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} }{\pageref{struct_a_d_c___common___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \\*Analog to Digital Converter }{\pageref{struct_a_d_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_a_p_s_r___type}{APSR\+\_\+\+Type}} \\*Union type to access the Application Program Status Register (APSR) }{\pageref{union_a_p_s_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_r_m___m_p_u___region__t}{ARM\+\_\+\+MPU\+\_\+\+Region\+\_\+t}} }{\pageref{struct_a_r_m___m_p_u___region__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structuint16__t__uint8__t_1_1_b_w}{uint16\+\_\+t\+\_\+uint8\+\_\+t\+::\+BW}} }{\pageref{structuint16__t__uint8__t_1_1_b_w}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def}{CAN\+\_\+\+FIFOMail\+Box\+\_\+\+Type\+Def}} \\*Controller Area Network FIFOMail\+Box }{\pageref{struct_c_a_n___f_i_f_o_mail_box___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_a_n___filter_register___type_def}{CAN\+\_\+\+Filter\+Register\+\_\+\+Type\+Def}} \\*Controller Area Network Filter\+Register }{\pageref{struct_c_a_n___filter_register___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_a_n___tx_mail_box___type_def}{CAN\+\_\+\+Tx\+Mail\+Box\+\_\+\+Type\+Def}} \\*Controller Area Network Tx\+Mail\+Box }{\pageref{struct_c_a_n___tx_mail_box___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \\*Controller Area Network }{\pageref{struct_c_a_n___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_d_c___comm_itf_typedef}{CDC\+\_\+\+Comm\+Itf\+Typedef}} }{\pageref{struct_c_d_c___comm_itf_typedef}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_d_c___data_itf_typedef}{CDC\+\_\+\+Data\+Itf\+Typedef}} }{\pageref{struct_c_d_c___data_itf_typedef}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_c_o_n_t_r_o_l___type}{CONTROL\+\_\+\+Type}} \\*Union type to access the Control Registers (CONTROL) }{\pageref{union_c_o_n_t_r_o_l___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structcor_co_routine_control_block}{cor\+Co\+Routine\+Control\+Block}} }{\pageref{structcor_co_routine_control_block}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_core_debug___type}{Core\+Debug\+\_\+\+Type}} \\*Structure type to access the Core Debug Register (Core\+Debug) }{\pageref{struct_core_debug___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \\*CRC calculation unit }{\pageref{struct_c_r_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \\*Digital to Analog Converter }{\pageref{struct_d_a_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} \\*Debug MCU }{\pageref{struct_d_b_g_m_c_u___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_c_b___type}{DCB\+\_\+\+Type}} \\*Structure type to access the Debug Control Block Registers (DCB) }{\pageref{struct_d_c_b___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_c_m_i___type_def}{DCMI\+\_\+\+Type\+Def}} \\*DCMI }{\pageref{struct_d_c_m_i___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_i_b___type}{DIB\+\_\+\+Type}} \\*Structure type to access the Debug Identification Block Registers (DIB) }{\pageref{struct_d_i_b___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_m_a___init_type_def}{DMA\+\_\+\+Init\+Type\+Def}} \\*DMA Configuration Structure definition }{\pageref{struct_d_m_a___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \\*DMA Controller }{\pageref{struct_d_m_a___stream___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} }{\pageref{struct_d_m_a___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_w_t___type}{DWT\+\_\+\+Type}} \\*Structure type to access the Data Watchpoint and Trace Register (DWT) }{\pageref{struct_d_w_t___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_e_m_s_s___type}{EMSS\+\_\+\+Type}} }{\pageref{struct_e_m_s_s___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_err_bnk___type}{Err\+Bnk\+\_\+\+Type}} \\*Structure type to access the Error Banking Registers (ERRBNK) }{\pageref{struct_err_bnk___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_e_t_h___type_def}{ETH\+\_\+\+Type\+Def}} \\*Ethernet MAC }{\pageref{struct_e_t_h___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_event_group_def__t}{Event\+Group\+Def\+\_\+t}} }{\pageref{struct_event_group_def__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_e_w_i_c___type}{EWIC\+\_\+\+Type}} \\*Structure type to access the External Wakeup Interrupt Controller Registers (EWIC) }{\pageref{struct_e_w_i_c___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_e_x_t_i___config_type_def}{EXTI\+\_\+\+Config\+Type\+Def}} \\*EXTI Configuration structure definition }{\pageref{struct_e_x_t_i___config_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_e_x_t_i___handle_type_def}{EXTI\+\_\+\+Handle\+Type\+Def}} \\*EXTI Handle structure definition }{\pageref{struct_e_x_t_i___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \\*External Interrupt/\+Event Controller }{\pageref{struct_e_x_t_i___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_l_a_s_h___erase_init_type_def}{FLASH\+\_\+\+Erase\+Init\+Type\+Def}} \\*FLASH Erase structure definition }{\pageref{struct_f_l_a_s_h___erase_init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_l_a_s_h___o_b_program_init_type_def}{FLASH\+\_\+\+OBProgram\+Init\+Type\+Def}} \\*FLASH Option Bytes Program structure definition }{\pageref{struct_f_l_a_s_h___o_b_program_init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_l_a_s_h___process_type_def}{FLASH\+\_\+\+Process\+Type\+Def}} \\*FLASH handle Structure definition }{\pageref{struct_f_l_a_s_h___process_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \\*FLASH Registers }{\pageref{struct_f_l_a_s_h___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_p_u___type}{FPU\+\_\+\+Type}} \\*Structure type to access the Floating Point Unit (FPU) }{\pageref{struct_f_p_u___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_s_m_c___bank1___type_def}{FSMC\+\_\+\+Bank1\+\_\+\+Type\+Def}} \\*Flexible Static Memory Controller }{\pageref{struct_f_s_m_c___bank1___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_s_m_c___bank1_e___type_def}{FSMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} \\*Flexible Static Memory Controller Bank1E }{\pageref{struct_f_s_m_c___bank1_e___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def}{FSMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}} \\*Flexible Static Memory Controller Bank2 }{\pageref{struct_f_s_m_c___bank2__3___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_s_m_c___bank4___type_def}{FSMC\+\_\+\+Bank4\+\_\+\+Type\+Def}} \\*Flexible Static Memory Controller Bank4 }{\pageref{struct_f_s_m_c___bank4___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_g_p_i_o___init_type_def}{GPIO\+\_\+\+Init\+Type\+Def}} \\*GPIO Init structure definition }{\pageref{struct_g_p_i_o___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \\*General Purpose I/O }{\pageref{struct_g_p_i_o___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_heap_region}{Heap\+Region}} }{\pageref{struct_heap_region}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_i2_c___handle_type_def}{I2\+C\+\_\+\+Handle\+Type\+Def}} }{\pageref{struct_i2_c___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_i2_c___init_type_def}{I2\+C\+\_\+\+Init\+Type\+Def}} }{\pageref{struct_i2_c___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \\*Inter-\/integrated Circuit Interface }{\pageref{struct_i2_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_i2_s___init_type_def}{I2\+S\+\_\+\+Init\+Type\+Def}} \\*I2S Init structure definition }{\pageref{struct_i2_s___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_i_c_b___type}{ICB\+\_\+\+Type}} \\*Structure type to access the Implementation Control Block (ICB) }{\pageref{struct_i_c_b___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_i_p_s_r___type}{IPSR\+\_\+\+Type}} \\*Union type to access the Interrupt Program Status Register (IPSR) }{\pageref{union_i_p_s_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_i_t_m___type}{ITM\+\_\+\+Type}} \\*Structure type to access the Instrumentation Trace Macrocell Register (ITM) }{\pageref{struct_i_t_m___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \\*Independent WATCHDOG }{\pageref{struct_i_w_d_g___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_l_l___u_t_i_l_s___clk_init_type_def}{LL\+\_\+\+UTILS\+\_\+\+Clk\+Init\+Type\+Def}} \\*UTILS System, AHB and APB buses clock configuration structure definition }{\pageref{struct_l_l___u_t_i_l_s___clk_init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_l_l___u_t_i_l_s___p_l_l_init_type_def}{LL\+\_\+\+UTILS\+\_\+\+PLLInit\+Type\+Def}} \\*UTILS PLL structure definition }{\pageref{struct_l_l___u_t_i_l_s___p_l_l_init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlog}{log}} }{\pageref{structlog}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_mem_pool_block__t}{Mem\+Pool\+Block\+\_\+t}} }{\pageref{struct_mem_pool_block__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_mem_pool_def__t}{Mem\+Pool\+Def\+\_\+t}} }{\pageref{struct_mem_pool_def__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_mem_sys_ctl___type}{Mem\+Sys\+Ctl\+\_\+\+Type}} \\*Structure type to access the Memory System Control Registers (MEMSYSCTL) }{\pageref{struct_mem_sys_ctl___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_m_p_u___type}{MPU\+\_\+\+Type}} \\*Structure type to access the Memory Protection Unit (MPU) }{\pageref{struct_m_p_u___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_n_v_i_c___type}{NVIC\+\_\+\+Type}} \\*Structure type to access the Nested Vectored Interrupt Controller (NVIC) }{\pageref{struct_n_v_i_c___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structos__mail_q__def}{os\+\_\+mail\+Q\+\_\+def}} \\*Definition structure for mail queue }{\pageref{structos__mail_q__def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structos__message_q__def}{os\+\_\+message\+Q\+\_\+def}} \\*Definition structure for message queue }{\pageref{structos__message_q__def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structos__pool__def}{os\+\_\+pool\+\_\+def}} \\*Definition structure for memory block allocation }{\pageref{structos__pool__def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structos__thread__def}{os\+\_\+thread\+\_\+def}} \\*Thread Definition structure contains startup information of a thread }{\pageref{structos__thread__def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structos__timer__def}{os\+\_\+timer\+\_\+def}} \\*Timer Definition structure contains timer parameters }{\pageref{structos__timer__def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structos_event}{os\+Event}} \\*Event structure contains detailed information about an event }{\pageref{structos_event}}{}
\item\contentsline{section}{\mbox{\hyperlink{structos_event_flags_attr__t}{os\+Event\+Flags\+Attr\+\_\+t}} \\*Attributes structure for event flags }{\pageref{structos_event_flags_attr__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structos_memory_pool_attr__t}{os\+Memory\+Pool\+Attr\+\_\+t}} \\*Attributes structure for memory pool }{\pageref{structos_memory_pool_attr__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structos_message_queue_attr__t}{os\+Message\+Queue\+Attr\+\_\+t}} \\*Attributes structure for message queue }{\pageref{structos_message_queue_attr__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structos_mutex_attr__t}{os\+Mutex\+Attr\+\_\+t}} \\*Attributes structure for mutex }{\pageref{structos_mutex_attr__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structos_semaphore_attr__t}{os\+Semaphore\+Attr\+\_\+t}} \\*Attributes structure for semaphore }{\pageref{structos_semaphore_attr__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structos_thread_attr__t}{os\+Thread\+Attr\+\_\+t}} \\*Attributes structure for thread }{\pageref{structos_thread_attr__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structos_timer_attr__t}{os\+Timer\+Attr\+\_\+t}} \\*Attributes structure for timer }{\pageref{structos_timer_attr__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structos_version__t}{os\+Version\+\_\+t}} \\*Version information }{\pageref{structos_version__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_prc_cfg_inf___type}{Prc\+Cfg\+Inf\+\_\+\+Type}} \\*Structure type to access the Processor Configuration Information Registerss (PRCCFGINF) }{\pageref{struct_prc_cfg_inf___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_p_w_r___p_v_d_type_def}{PWR\+\_\+\+PVDType\+Def}} \\*PWR PVD configuration structure definition }{\pageref{struct_p_w_r___p_v_d_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \\*Power Control }{\pageref{struct_p_w_r___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_pwr_mod_ctl___type}{Pwr\+Mod\+Ctl\+\_\+\+Type}} \\*Structure type to access the Power Mode Control Registers (PWRMODCTL) }{\pageref{struct_pwr_mod_ctl___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_queue_definition}{Queue\+Definition}} }{\pageref{struct_queue_definition}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_queue_pointers}{Queue\+Pointers}} }{\pageref{struct_queue_pointers}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{RCC\+\_\+\+Clk\+Init\+Type\+Def}} \\*RCC System, AHB and APB busses clock configuration structure definition }{\pageref{struct_r_c_c___clk_init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{RCC\+\_\+\+Osc\+Init\+Type\+Def}} \\*RCC Internal/\+External Oscillator (HSE, HSI, LSE and LSI) configuration structure definition }{\pageref{struct_r_c_c___osc_init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def}{RCC\+\_\+\+PLLInit\+Type\+Def}} \\*RCC PLL configuration structure definition }{\pageref{struct_r_c_c___p_l_l_init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \\*Reset and Clock Control }{\pageref{struct_r_c_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} \\*RNG }{\pageref{struct_r_n_g___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_route_info__s}{Route\+Info\+\_\+s}} }{\pageref{struct_route_info__s}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \\*Real-\/\+Time Clock }{\pageref{struct_r_t_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_c_b___type}{SCB\+\_\+\+Type}} \\*Structure type to access the System Control Block (SCB) }{\pageref{struct_s_c_b___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_cn_s_c_b___type}{SCn\+SCB\+\_\+\+Type}} \\*Structure type to access the System Control and ID Register not in the SCB }{\pageref{struct_s_cn_s_c_b___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} \\*SD host Interface }{\pageref{struct_s_d_i_o___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_semaphore_data}{Semaphore\+Data}} }{\pageref{struct_semaphore_data}}{}
\item\contentsline{section}{\mbox{\hyperlink{structs_parsed___g_n_r_m_c}{s\+Parsed\+\_\+\+GNRMC}} }{\pageref{structs_parsed___g_n_r_m_c}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_p_i___init_type_def}{SPI\+\_\+\+Init\+Type\+Def}} \\*SPI Configuration Structure definition }{\pageref{struct_s_p_i___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \\*Serial Peripheral Interface }{\pageref{struct_s_p_i___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_t_l___type}{STL\+\_\+\+Type}} \\*Structure type to access the Software Test Library Observation Registerss (STL) }{\pageref{struct_s_t_l___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_stream_buffer_def__t}{Stream\+Buffer\+Def\+\_\+t}} }{\pageref{struct_stream_buffer_def__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} \\*System configuration controller }{\pageref{struct_s_y_s_c_f_g___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_sys_tick___type}{Sys\+Tick\+\_\+\+Type}} \\*Structure type to access the System Timer (Sys\+Tick) }{\pageref{struct_sys_tick___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_task_data}{Task\+Data}} \\*Struct voor taak-\/gegevens, waaronder de argumenten om een taak aan te maken }{\pageref{struct_task_data}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___base___init_type_def}{TIM\+\_\+\+Base\+\_\+\+Init\+Type\+Def}} \\*TIM Time base Configuration Structure definition }{\pageref{struct_t_i_m___base___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def}{TIM\+\_\+\+Break\+Dead\+Time\+Config\+Type\+Def}} \\*TIM Break input(s) and Dead time configuration Structure definition }{\pageref{struct_t_i_m___break_dead_time_config_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def}{TIM\+\_\+\+Clear\+Input\+Config\+Type\+Def}} \\*TIM Clear Input Configuration Handle Structure definition }{\pageref{struct_t_i_m___clear_input_config_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___clock_config_type_def}{TIM\+\_\+\+Clock\+Config\+Type\+Def}} \\*Clock Configuration Handle Structure definition }{\pageref{struct_t_i_m___clock_config_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___encoder___init_type_def}{TIM\+\_\+\+Encoder\+\_\+\+Init\+Type\+Def}} \\*TIM Encoder Configuration Structure definition }{\pageref{struct_t_i_m___encoder___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___hall_sensor___init_type_def}{TIM\+\_\+\+Hall\+Sensor\+\_\+\+Init\+Type\+Def}} \\*TIM Hall sensor Configuration Structure definition }{\pageref{struct_t_i_m___hall_sensor___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} \\*TIM Time Base Handle Structure definition }{\pageref{struct_t_i_m___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___i_c___init_type_def}{TIM\+\_\+\+IC\+\_\+\+Init\+Type\+Def}} \\*TIM Input Capture Configuration Structure definition }{\pageref{struct_t_i_m___i_c___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___master_config_type_def}{TIM\+\_\+\+Master\+Config\+Type\+Def}} \\*TIM Master configuration Structure definition }{\pageref{struct_t_i_m___master_config_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{TIM\+\_\+\+OC\+\_\+\+Init\+Type\+Def}} \\*TIM Output Compare Configuration Structure definition }{\pageref{struct_t_i_m___o_c___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def}{TIM\+\_\+\+One\+Pulse\+\_\+\+Init\+Type\+Def}} \\*TIM One Pulse Mode Configuration Structure definition }{\pageref{struct_t_i_m___one_pulse___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___slave_config_type_def}{TIM\+\_\+\+Slave\+Config\+Type\+Def}} \\*TIM Slave configuration Structure definition }{\pageref{struct_t_i_m___slave_config_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \\*TIM }{\pageref{struct_t_i_m___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_timer_callback__t}{Timer\+Callback\+\_\+t}} }{\pageref{struct_timer_callback__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_p_i___type}{TPI\+\_\+\+Type}} \\*Structure type to access the Trace Port Interface Register (TPI) }{\pageref{struct_t_p_i___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structtsk_task_control_block}{tsk\+Task\+Control\+Block}} }{\pageref{structtsk_task_control_block}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_a_r_t___init_type_def}{UART\+\_\+\+Init\+Type\+Def}} \\*UART Init Structure definition }{\pageref{struct_u_a_r_t___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionuint16__t__uint8__t}{uint16\+\_\+t\+\_\+uint8\+\_\+t}} }{\pageref{unionuint16__t__uint8__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \\*Universal Synchronous Asynchronous Receiver Transmitter }{\pageref{struct_u_s_a_r_t___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def}{USB\+\_\+\+OTG\+\_\+\+Device\+Type\+Def}} \\*USB\+\_\+\+OTG\+\_\+device\+\_\+\+Registers }{\pageref{struct_u_s_b___o_t_g___device_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \\*USB\+\_\+\+OTG\+\_\+\+Core\+\_\+\+Registers }{\pageref{struct_u_s_b___o_t_g___global_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def}{USB\+\_\+\+OTG\+\_\+\+Host\+Channel\+Type\+Def}} \\*USB\+\_\+\+OTG\+\_\+\+Host\+\_\+\+Channel\+\_\+\+Specific\+\_\+\+Registers }{\pageref{struct_u_s_b___o_t_g___host_channel_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def}{USB\+\_\+\+OTG\+\_\+\+Host\+Type\+Def}} \\*USB\+\_\+\+OTG\+\_\+\+Host\+\_\+\+Mode\+\_\+\+Register\+\_\+\+Structures }{\pageref{struct_u_s_b___o_t_g___host_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def}{USB\+\_\+\+OTG\+\_\+\+INEndpoint\+Type\+Def}} \\*USB\+\_\+\+OTG\+\_\+\+IN\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Register }{\pageref{struct_u_s_b___o_t_g___i_n_endpoint_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def}{USB\+\_\+\+OTG\+\_\+\+OUTEndpoint\+Type\+Def}} \\*USB\+\_\+\+OTG\+\_\+\+OUT\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Registers }{\pageref{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_b_h___class_type_def}{USBH\+\_\+\+Class\+Type\+Def}} }{\pageref{struct_u_s_b_h___class_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_b_h___ctrl_type_def}{USBH\+\_\+\+Ctrl\+Type\+Def}} }{\pageref{struct_u_s_b_h___ctrl_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_b_h___device_type_def}{USBH\+\_\+\+Device\+Type\+Def}} }{\pageref{struct_u_s_b_h___device_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structwaypoints}{waypoints}} }{\pageref{structwaypoints}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \\*Window WATCHDOG }{\pageref{struct_w_w_d_g___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_heap_stats}{x\+Heap\+Stats}} }{\pageref{structx_heap_stats}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_l_i_s_t}{x\+LIST}} }{\pageref{structx_l_i_s_t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_l_i_s_t___i_t_e_m}{x\+LIST\+\_\+\+ITEM}} }{\pageref{structx_l_i_s_t___i_t_e_m}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_m_e_m_o_r_y___r_e_g_i_o_n}{x\+MEMORY\+\_\+\+REGION}} }{\pageref{structx_m_e_m_o_r_y___r_e_g_i_o_n}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_m_i_n_i___l_i_s_t___i_t_e_m}{x\+MINI\+\_\+\+LIST\+\_\+\+ITEM}} }{\pageref{structx_m_i_n_i___l_i_s_t___i_t_e_m}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionx_p_s_r___type}{x\+PSR\+\_\+\+Type}} \\*Union type to access the Special-\/\+Purpose Program Status Registers (x\+PSR) }{\pageref{unionx_p_s_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_s_t_a_t_i_c___e_v_e_n_t___g_r_o_u_p}{x\+STATIC\+\_\+\+EVENT\+\_\+\+GROUP}} }{\pageref{structx_s_t_a_t_i_c___e_v_e_n_t___g_r_o_u_p}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_s_t_a_t_i_c___l_i_s_t}{x\+STATIC\+\_\+\+LIST}} }{\pageref{structx_s_t_a_t_i_c___l_i_s_t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_s_t_a_t_i_c___l_i_s_t___i_t_e_m}{x\+STATIC\+\_\+\+LIST\+\_\+\+ITEM}} }{\pageref{structx_s_t_a_t_i_c___l_i_s_t___i_t_e_m}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_s_t_a_t_i_c___m_i_n_i___l_i_s_t___i_t_e_m}{x\+STATIC\+\_\+\+MINI\+\_\+\+LIST\+\_\+\+ITEM}} }{\pageref{structx_s_t_a_t_i_c___m_i_n_i___l_i_s_t___i_t_e_m}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_s_t_a_t_i_c___q_u_e_u_e}{x\+STATIC\+\_\+\+QUEUE}} }{\pageref{structx_s_t_a_t_i_c___q_u_e_u_e}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_s_t_a_t_i_c___s_t_r_e_a_m___b_u_f_f_e_r}{x\+STATIC\+\_\+\+STREAM\+\_\+\+BUFFER}} }{\pageref{structx_s_t_a_t_i_c___s_t_r_e_a_m___b_u_f_f_e_r}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_s_t_a_t_i_c___t_c_b}{x\+STATIC\+\_\+\+TCB}} }{\pageref{structx_s_t_a_t_i_c___t_c_b}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_s_t_a_t_i_c___t_i_m_e_r}{x\+STATIC\+\_\+\+TIMER}} }{\pageref{structx_s_t_a_t_i_c___t_i_m_e_r}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_t_a_s_k___p_a_r_a_m_e_t_e_r_s}{x\+TASK\+\_\+\+PARAMETERS}} }{\pageref{structx_t_a_s_k___p_a_r_a_m_e_t_e_r_s}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_t_a_s_k___s_t_a_t_u_s}{x\+TASK\+\_\+\+STATUS}} }{\pageref{structx_t_a_s_k___s_t_a_t_u_s}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_t_i_m_e___o_u_t}{x\+TIME\+\_\+\+OUT}} }{\pageref{structx_t_i_m_e___o_u_t}}{}
\end{DoxyCompactList}
