Fitter report for fpga
Tue Mar 21 22:21:20 2023
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Incremental Compilation Routing Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. Dual Purpose and Dedicated Pins
 18. I/O Bank Usage
 19. All Package Pins
 20. PLL Summary
 21. PLL Usage
 22. I/O Assignment Warnings
 23. Fitter Resource Utilization by Entity
 24. Delay Chain Summary
 25. Pad To Core Delay Chain Fanout
 26. Control Signals
 27. Global & Other Fast Signals
 28. Fitter RAM Summary
 29. Routing Usage Summary
 30. LAB Logic Elements
 31. LAB-wide Signals
 32. LAB Signals Sourced
 33. LAB Signals Sourced Out
 34. LAB Distinct Inputs
 35. I/O Rules Summary
 36. I/O Rules Details
 37. I/O Rules Matrix
 38. Fitter Device Options
 39. Operating Settings and Conditions
 40. Fitter Messages
 41. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Fitter Summary                                                                      ;
+------------------------------------+------------------------------------------------+
; Fitter Status                      ; Successful - Tue Mar 21 22:21:20 2023          ;
; Quartus Prime Version              ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                      ; fpga                                           ;
; Top-level Entity Name              ; fpga                                           ;
; Family                             ; Cyclone IV E                                   ;
; Device                             ; EP4CE115F29C7                                  ;
; Timing Models                      ; Final                                          ;
; Total logic elements               ; 3,172 / 114,480 ( 3 % )                        ;
;     Total combinational functions  ; 2,683 / 114,480 ( 2 % )                        ;
;     Dedicated logic registers      ; 2,092 / 114,480 ( 2 % )                        ;
; Total registers                    ; 2116                                           ;
; Total pins                         ; 229 / 529 ( 43 % )                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 148,608 / 3,981,312 ( 4 % )                    ;
; Embedded Multiplier 9-bit elements ; 0 / 532 ( 0 % )                                ;
; Total PLLs                         ; 2 / 4 ( 50 % )                                 ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE115F29C7                         ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.4%      ;
;     Processor 3            ;   1.4%      ;
;     Processor 4            ;   1.4%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                    ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                   ; Destination Port ; Destination Port Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[0][0] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a0 ; PORTBDATAOUT     ;                       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[0][1] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a1 ; PORTBDATAOUT     ;                       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[0][2] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2 ; PORTBDATAOUT     ;                       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[0][3] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3 ; PORTBDATAOUT     ;                       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[0][4] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a4 ; PORTBDATAOUT     ;                       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[0][5] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a5 ; PORTBDATAOUT     ;                       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[0][6] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a6 ; PORTBDATAOUT     ;                       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[0][7] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a7 ; PORTBDATAOUT     ;                       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[0][8] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a8 ; PORTBDATAOUT     ;                       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[1][0] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_40e1:auto_generated|ram_block1a0 ; PORTBDATAOUT     ;                       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[1][1] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_40e1:auto_generated|ram_block1a1 ; PORTBDATAOUT     ;                       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[1][2] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_40e1:auto_generated|ram_block1a2 ; PORTBDATAOUT     ;                       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[1][3] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_40e1:auto_generated|ram_block1a3 ; PORTBDATAOUT     ;                       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[1][4] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_40e1:auto_generated|ram_block1a4 ; PORTBDATAOUT     ;                       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[1][5] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_40e1:auto_generated|ram_block1a5 ; PORTBDATAOUT     ;                       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[1][6] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_40e1:auto_generated|ram_block1a6 ; PORTBDATAOUT     ;                       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[1][7] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_40e1:auto_generated|ram_block1a7 ; PORTBDATAOUT     ;                       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[1][8] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_40e1:auto_generated|ram_block1a8 ; PORTBDATAOUT     ;                       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[0][0] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a0 ; PORTBDATAOUT     ;                       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[0][1] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a1 ; PORTBDATAOUT     ;                       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[0][2] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a2 ; PORTBDATAOUT     ;                       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[0][3] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a3 ; PORTBDATAOUT     ;                       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[0][4] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a4 ; PORTBDATAOUT     ;                       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[0][5] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a5 ; PORTBDATAOUT     ;                       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[0][6] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a6 ; PORTBDATAOUT     ;                       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[0][7] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a7 ; PORTBDATAOUT     ;                       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[0][8] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ram_block1a8 ; PORTBDATAOUT     ;                       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[1][0] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_40e1:auto_generated|ram_block1a0 ; PORTBDATAOUT     ;                       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[1][1] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_40e1:auto_generated|ram_block1a1 ; PORTBDATAOUT     ;                       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[1][2] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_40e1:auto_generated|ram_block1a2 ; PORTBDATAOUT     ;                       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[1][3] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_40e1:auto_generated|ram_block1a3 ; PORTBDATAOUT     ;                       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[1][4] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_40e1:auto_generated|ram_block1a4 ; PORTBDATAOUT     ;                       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[1][5] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_40e1:auto_generated|ram_block1a5 ; PORTBDATAOUT     ;                       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[1][6] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_40e1:auto_generated|ram_block1a6 ; PORTBDATAOUT     ;                       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[1][7] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_40e1:auto_generated|ram_block1a7 ; PORTBDATAOUT     ;                       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[1][8] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_40e1:auto_generated|ram_block1a8 ; PORTBDATAOUT     ;                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                             ;
+--------------+----------------+--------------+-----------------+---------------+----------------+
; Name         ; Ignored Entity ; Ignored From ; Ignored To      ; Ignored Value ; Ignored Source ;
+--------------+----------------+--------------+-----------------+---------------+----------------+
; Location     ;                ;              ; AUD_ADCDAT      ; PIN_D2        ; QSF Assignment ;
; Location     ;                ;              ; AUD_ADCLRCK     ; PIN_C2        ; QSF Assignment ;
; Location     ;                ;              ; AUD_BCLK        ; PIN_F2        ; QSF Assignment ;
; Location     ;                ;              ; AUD_DACDAT      ; PIN_D1        ; QSF Assignment ;
; Location     ;                ;              ; AUD_DACLRCK     ; PIN_E3        ; QSF Assignment ;
; Location     ;                ;              ; AUD_XCK         ; PIN_E1        ; QSF Assignment ;
; Location     ;                ;              ; CLOCK2_50       ; PIN_AG14      ; QSF Assignment ;
; Location     ;                ;              ; CLOCK3_50       ; PIN_AG15      ; QSF Assignment ;
; Location     ;                ;              ; EEP_I2C_SCLK    ; PIN_D14       ; QSF Assignment ;
; Location     ;                ;              ; EEP_I2C_SDAT    ; PIN_E14       ; QSF Assignment ;
; Location     ;                ;              ; ENET0_LINK100   ; PIN_C14       ; QSF Assignment ;
; Location     ;                ;              ; ENET0_MDC       ; PIN_C20       ; QSF Assignment ;
; Location     ;                ;              ; ENET0_MDIO      ; PIN_B21       ; QSF Assignment ;
; Location     ;                ;              ; ENET0_RX_COL    ; PIN_E15       ; QSF Assignment ;
; Location     ;                ;              ; ENET0_RX_CRS    ; PIN_D15       ; QSF Assignment ;
; Location     ;                ;              ; ENET0_RX_ER     ; PIN_D18       ; QSF Assignment ;
; Location     ;                ;              ; ENET0_TX_CLK    ; PIN_B17       ; QSF Assignment ;
; Location     ;                ;              ; ENET0_TX_ER     ; PIN_B18       ; QSF Assignment ;
; Location     ;                ;              ; ENET1_LINK100   ; PIN_D13       ; QSF Assignment ;
; Location     ;                ;              ; ENET1_MDC       ; PIN_D23       ; QSF Assignment ;
; Location     ;                ;              ; ENET1_MDIO      ; PIN_D25       ; QSF Assignment ;
; Location     ;                ;              ; ENET1_RX_COL    ; PIN_B22       ; QSF Assignment ;
; Location     ;                ;              ; ENET1_RX_CRS    ; PIN_D20       ; QSF Assignment ;
; Location     ;                ;              ; ENET1_RX_ER     ; PIN_C24       ; QSF Assignment ;
; Location     ;                ;              ; ENET1_TX_CLK    ; PIN_C22       ; QSF Assignment ;
; Location     ;                ;              ; ENET1_TX_ER     ; PIN_A25       ; QSF Assignment ;
; Location     ;                ;              ; ENETCLK_25      ; PIN_A14       ; QSF Assignment ;
; Location     ;                ;              ; EX_IO[0]        ; PIN_J10       ; QSF Assignment ;
; Location     ;                ;              ; EX_IO[1]        ; PIN_J14       ; QSF Assignment ;
; Location     ;                ;              ; EX_IO[2]        ; PIN_H13       ; QSF Assignment ;
; Location     ;                ;              ; EX_IO[3]        ; PIN_H14       ; QSF Assignment ;
; Location     ;                ;              ; EX_IO[4]        ; PIN_F14       ; QSF Assignment ;
; Location     ;                ;              ; EX_IO[5]        ; PIN_E10       ; QSF Assignment ;
; Location     ;                ;              ; EX_IO[6]        ; PIN_D9        ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[0]      ; PIN_AG12      ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[10]     ; PIN_AE9       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[11]     ; PIN_AF9       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[12]     ; PIN_AA10      ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[13]     ; PIN_AD8       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[14]     ; PIN_AC8       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[15]     ; PIN_Y10       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[16]     ; PIN_AA8       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[17]     ; PIN_AH12      ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[18]     ; PIN_AC12      ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[19]     ; PIN_AD12      ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[1]      ; PIN_AH7       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[20]     ; PIN_AE10      ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[21]     ; PIN_AD10      ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[22]     ; PIN_AD11      ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[2]      ; PIN_Y13       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[3]      ; PIN_Y14       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[4]      ; PIN_Y12       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[5]      ; PIN_AA13      ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[6]      ; PIN_AA12      ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[7]      ; PIN_AB13      ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[8]      ; PIN_AB12      ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[9]      ; PIN_AB10      ; QSF Assignment ;
; Location     ;                ;              ; FL_CE_N         ; PIN_AG7       ; QSF Assignment ;
; Location     ;                ;              ; FL_DQ[0]        ; PIN_AH8       ; QSF Assignment ;
; Location     ;                ;              ; FL_DQ[1]        ; PIN_AF10      ; QSF Assignment ;
; Location     ;                ;              ; FL_DQ[2]        ; PIN_AG10      ; QSF Assignment ;
; Location     ;                ;              ; FL_DQ[3]        ; PIN_AH10      ; QSF Assignment ;
; Location     ;                ;              ; FL_DQ[4]        ; PIN_AF11      ; QSF Assignment ;
; Location     ;                ;              ; FL_DQ[5]        ; PIN_AG11      ; QSF Assignment ;
; Location     ;                ;              ; FL_DQ[6]        ; PIN_AH11      ; QSF Assignment ;
; Location     ;                ;              ; FL_DQ[7]        ; PIN_AF12      ; QSF Assignment ;
; Location     ;                ;              ; FL_OE_N         ; PIN_AG8       ; QSF Assignment ;
; Location     ;                ;              ; FL_RST_N        ; PIN_AE11      ; QSF Assignment ;
; Location     ;                ;              ; FL_RY           ; PIN_Y1        ; QSF Assignment ;
; Location     ;                ;              ; FL_WE_N         ; PIN_AC10      ; QSF Assignment ;
; Location     ;                ;              ; FL_WP_N         ; PIN_AE12      ; QSF Assignment ;
; Location     ;                ;              ; HSMC_CLKIN0     ; PIN_AH15      ; QSF Assignment ;
; Location     ;                ;              ; HSMC_CLKIN_N1   ; PIN_J28       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_CLKIN_N2   ; PIN_Y28       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_CLKIN_P1   ; PIN_J27       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_CLKIN_P2   ; PIN_Y27       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_CLKOUT0    ; PIN_AD28      ; QSF Assignment ;
; Location     ;                ;              ; HSMC_CLKOUT_N1  ; PIN_G24       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_CLKOUT_N2  ; PIN_V24       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_CLKOUT_P1  ; PIN_G23       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_CLKOUT_P2  ; PIN_V23       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_D[0]       ; PIN_AE26      ; QSF Assignment ;
; Location     ;                ;              ; HSMC_D[1]       ; PIN_AE28      ; QSF Assignment ;
; Location     ;                ;              ; HSMC_D[2]       ; PIN_AE27      ; QSF Assignment ;
; Location     ;                ;              ; HSMC_D[3]       ; PIN_AF27      ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_N[0]  ; PIN_F25       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_N[10] ; PIN_U26       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_N[11] ; PIN_L22       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_N[12] ; PIN_N26       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_N[13] ; PIN_P26       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_N[14] ; PIN_R21       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_N[15] ; PIN_R23       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_N[16] ; PIN_T22       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_N[1]  ; PIN_C27       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_N[2]  ; PIN_E26       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_N[3]  ; PIN_G26       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_N[4]  ; PIN_H26       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_N[5]  ; PIN_K26       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_N[6]  ; PIN_L24       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_N[7]  ; PIN_M26       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_N[8]  ; PIN_R26       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_N[9]  ; PIN_T26       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_P[0]  ; PIN_F24       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_P[10] ; PIN_U25       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_P[11] ; PIN_L21       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_P[12] ; PIN_N25       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_P[13] ; PIN_P25       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_P[14] ; PIN_P21       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_P[15] ; PIN_R22       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_P[16] ; PIN_T21       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_P[1]  ; PIN_D26       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_P[2]  ; PIN_F26       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_P[3]  ; PIN_G25       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_P[4]  ; PIN_H25       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_P[5]  ; PIN_K25       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_P[6]  ; PIN_L23       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_P[7]  ; PIN_M25       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_P[8]  ; PIN_R25       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_P[9]  ; PIN_T25       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_N[0]  ; PIN_D28       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_N[10] ; PIN_J26       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_N[11] ; PIN_L28       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_N[12] ; PIN_V26       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_N[13] ; PIN_R28       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_N[14] ; PIN_U28       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_N[15] ; PIN_V28       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_N[16] ; PIN_V22       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_N[1]  ; PIN_E28       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_N[2]  ; PIN_F28       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_N[3]  ; PIN_G28       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_N[4]  ; PIN_K28       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_N[5]  ; PIN_M28       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_N[6]  ; PIN_K22       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_N[7]  ; PIN_H24       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_N[8]  ; PIN_J24       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_N[9]  ; PIN_P28       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_P[0]  ; PIN_D27       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_P[10] ; PIN_J25       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_P[11] ; PIN_L27       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_P[12] ; PIN_V25       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_P[13] ; PIN_R27       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_P[14] ; PIN_U27       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_P[15] ; PIN_V27       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_P[16] ; PIN_U22       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_P[1]  ; PIN_E27       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_P[2]  ; PIN_F27       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_P[3]  ; PIN_G27       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_P[4]  ; PIN_K27       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_P[5]  ; PIN_M27       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_P[6]  ; PIN_K21       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_P[7]  ; PIN_H23       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_P[8]  ; PIN_J23       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_P[9]  ; PIN_P27       ; QSF Assignment ;
; Location     ;                ;              ; I2C_SCLK        ; PIN_B7        ; QSF Assignment ;
; Location     ;                ;              ; I2C_SDAT        ; PIN_A8        ; QSF Assignment ;
; Location     ;                ;              ; IRDA_RXD        ; PIN_Y15       ; QSF Assignment ;
; Location     ;                ;              ; LCD_BLON        ; PIN_L6        ; QSF Assignment ;
; Location     ;                ;              ; LCD_DATA[0]     ; PIN_L3        ; QSF Assignment ;
; Location     ;                ;              ; LCD_DATA[1]     ; PIN_L1        ; QSF Assignment ;
; Location     ;                ;              ; LCD_DATA[2]     ; PIN_L2        ; QSF Assignment ;
; Location     ;                ;              ; LCD_DATA[3]     ; PIN_K7        ; QSF Assignment ;
; Location     ;                ;              ; LCD_DATA[4]     ; PIN_K1        ; QSF Assignment ;
; Location     ;                ;              ; LCD_DATA[5]     ; PIN_K2        ; QSF Assignment ;
; Location     ;                ;              ; LCD_DATA[6]     ; PIN_M3        ; QSF Assignment ;
; Location     ;                ;              ; LCD_DATA[7]     ; PIN_M5        ; QSF Assignment ;
; Location     ;                ;              ; LCD_EN          ; PIN_L4        ; QSF Assignment ;
; Location     ;                ;              ; LCD_ON          ; PIN_L5        ; QSF Assignment ;
; Location     ;                ;              ; LCD_RS          ; PIN_M2        ; QSF Assignment ;
; Location     ;                ;              ; LCD_RW          ; PIN_M1        ; QSF Assignment ;
; Location     ;                ;              ; OTG_ADDR[0]     ; PIN_H7        ; QSF Assignment ;
; Location     ;                ;              ; OTG_ADDR[1]     ; PIN_C3        ; QSF Assignment ;
; Location     ;                ;              ; OTG_CS_N        ; PIN_A3        ; QSF Assignment ;
; Location     ;                ;              ; OTG_DATA[0]     ; PIN_J6        ; QSF Assignment ;
; Location     ;                ;              ; OTG_DATA[10]    ; PIN_G1        ; QSF Assignment ;
; Location     ;                ;              ; OTG_DATA[11]    ; PIN_G2        ; QSF Assignment ;
; Location     ;                ;              ; OTG_DATA[12]    ; PIN_G3        ; QSF Assignment ;
; Location     ;                ;              ; OTG_DATA[13]    ; PIN_F1        ; QSF Assignment ;
; Location     ;                ;              ; OTG_DATA[14]    ; PIN_F3        ; QSF Assignment ;
; Location     ;                ;              ; OTG_DATA[15]    ; PIN_G4        ; QSF Assignment ;
; Location     ;                ;              ; OTG_DATA[1]     ; PIN_K4        ; QSF Assignment ;
; Location     ;                ;              ; OTG_DATA[2]     ; PIN_J5        ; QSF Assignment ;
; Location     ;                ;              ; OTG_DATA[3]     ; PIN_K3        ; QSF Assignment ;
; Location     ;                ;              ; OTG_DATA[4]     ; PIN_J4        ; QSF Assignment ;
; Location     ;                ;              ; OTG_DATA[5]     ; PIN_J3        ; QSF Assignment ;
; Location     ;                ;              ; OTG_DATA[6]     ; PIN_J7        ; QSF Assignment ;
; Location     ;                ;              ; OTG_DATA[7]     ; PIN_H6        ; QSF Assignment ;
; Location     ;                ;              ; OTG_DATA[8]     ; PIN_H3        ; QSF Assignment ;
; Location     ;                ;              ; OTG_DATA[9]     ; PIN_H4        ; QSF Assignment ;
; Location     ;                ;              ; OTG_INT         ; PIN_D5        ; QSF Assignment ;
; Location     ;                ;              ; OTG_RD_N        ; PIN_B3        ; QSF Assignment ;
; Location     ;                ;              ; OTG_RST_N       ; PIN_C5        ; QSF Assignment ;
; Location     ;                ;              ; OTG_WR_N        ; PIN_A4        ; QSF Assignment ;
; Location     ;                ;              ; PS2_CLK         ; PIN_G6        ; QSF Assignment ;
; Location     ;                ;              ; PS2_CLK2        ; PIN_G5        ; QSF Assignment ;
; Location     ;                ;              ; PS2_DAT         ; PIN_H5        ; QSF Assignment ;
; Location     ;                ;              ; PS2_DAT2        ; PIN_F5        ; QSF Assignment ;
; Location     ;                ;              ; SD_CLK          ; PIN_AE13      ; QSF Assignment ;
; Location     ;                ;              ; SD_CMD          ; PIN_AD14      ; QSF Assignment ;
; Location     ;                ;              ; SD_DAT[0]       ; PIN_AE14      ; QSF Assignment ;
; Location     ;                ;              ; SD_DAT[1]       ; PIN_AF13      ; QSF Assignment ;
; Location     ;                ;              ; SD_DAT[2]       ; PIN_AB14      ; QSF Assignment ;
; Location     ;                ;              ; SD_DAT[3]       ; PIN_AC14      ; QSF Assignment ;
; Location     ;                ;              ; SD_WP_N         ; PIN_AF14      ; QSF Assignment ;
; Location     ;                ;              ; SMA_CLKIN       ; PIN_AH14      ; QSF Assignment ;
; Location     ;                ;              ; SMA_CLKOUT      ; PIN_AE23      ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[0]    ; PIN_AB7       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[10]   ; PIN_AF2       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[11]   ; PIN_AD3       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[12]   ; PIN_AB4       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[13]   ; PIN_AC3       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[14]   ; PIN_AA4       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[15]   ; PIN_AB11      ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[16]   ; PIN_AC11      ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[17]   ; PIN_AB9       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[18]   ; PIN_AB8       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[19]   ; PIN_T8        ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[1]    ; PIN_AD7       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[2]    ; PIN_AE7       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[3]    ; PIN_AC7       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[4]    ; PIN_AB6       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[5]    ; PIN_AE6       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[6]    ; PIN_AB5       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[7]    ; PIN_AC5       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[8]    ; PIN_AF5       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[9]    ; PIN_T7        ; QSF Assignment ;
; Location     ;                ;              ; SRAM_CE_N       ; PIN_AF8       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[0]      ; PIN_AH3       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[10]     ; PIN_AE2       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[11]     ; PIN_AE1       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[12]     ; PIN_AE3       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[13]     ; PIN_AE4       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[14]     ; PIN_AF3       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[15]     ; PIN_AG3       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[1]      ; PIN_AF4       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[2]      ; PIN_AG4       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[3]      ; PIN_AH4       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[4]      ; PIN_AF6       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[5]      ; PIN_AG6       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[6]      ; PIN_AH6       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[7]      ; PIN_AF7       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[8]      ; PIN_AD1       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[9]      ; PIN_AD2       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_LB_N       ; PIN_AD4       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_OE_N       ; PIN_AD5       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_UB_N       ; PIN_AC4       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_WE_N       ; PIN_AE8       ; QSF Assignment ;
; Location     ;                ;              ; TD_CLK27        ; PIN_B14       ; QSF Assignment ;
; Location     ;                ;              ; TD_DATA[0]      ; PIN_E8        ; QSF Assignment ;
; Location     ;                ;              ; TD_DATA[1]      ; PIN_A7        ; QSF Assignment ;
; Location     ;                ;              ; TD_DATA[2]      ; PIN_D8        ; QSF Assignment ;
; Location     ;                ;              ; TD_DATA[3]      ; PIN_C7        ; QSF Assignment ;
; Location     ;                ;              ; TD_DATA[4]      ; PIN_D7        ; QSF Assignment ;
; Location     ;                ;              ; TD_DATA[5]      ; PIN_D6        ; QSF Assignment ;
; Location     ;                ;              ; TD_DATA[6]      ; PIN_E7        ; QSF Assignment ;
; Location     ;                ;              ; TD_DATA[7]      ; PIN_F7        ; QSF Assignment ;
; Location     ;                ;              ; TD_HS           ; PIN_E5        ; QSF Assignment ;
; Location     ;                ;              ; TD_RESET_N      ; PIN_G7        ; QSF Assignment ;
; Location     ;                ;              ; TD_VS           ; PIN_E4        ; QSF Assignment ;
; Location     ;                ;              ; UART_CTS        ; PIN_J13       ; QSF Assignment ;
; Location     ;                ;              ; UART_RTS        ; PIN_G14       ; QSF Assignment ;
; Location     ;                ;              ; VGA_BLANK_N     ; PIN_F11       ; QSF Assignment ;
; Location     ;                ;              ; VGA_B[0]        ; PIN_B10       ; QSF Assignment ;
; Location     ;                ;              ; VGA_B[1]        ; PIN_A10       ; QSF Assignment ;
; Location     ;                ;              ; VGA_B[2]        ; PIN_C11       ; QSF Assignment ;
; Location     ;                ;              ; VGA_B[3]        ; PIN_B11       ; QSF Assignment ;
; Location     ;                ;              ; VGA_B[4]        ; PIN_A11       ; QSF Assignment ;
; Location     ;                ;              ; VGA_B[5]        ; PIN_C12       ; QSF Assignment ;
; Location     ;                ;              ; VGA_B[6]        ; PIN_D11       ; QSF Assignment ;
; Location     ;                ;              ; VGA_B[7]        ; PIN_D12       ; QSF Assignment ;
; Location     ;                ;              ; VGA_CLK         ; PIN_A12       ; QSF Assignment ;
; Location     ;                ;              ; VGA_G[0]        ; PIN_G8        ; QSF Assignment ;
; Location     ;                ;              ; VGA_G[1]        ; PIN_G11       ; QSF Assignment ;
; Location     ;                ;              ; VGA_G[2]        ; PIN_F8        ; QSF Assignment ;
; Location     ;                ;              ; VGA_G[3]        ; PIN_H12       ; QSF Assignment ;
; Location     ;                ;              ; VGA_G[4]        ; PIN_C8        ; QSF Assignment ;
; Location     ;                ;              ; VGA_G[5]        ; PIN_B8        ; QSF Assignment ;
; Location     ;                ;              ; VGA_G[6]        ; PIN_F10       ; QSF Assignment ;
; Location     ;                ;              ; VGA_G[7]        ; PIN_C9        ; QSF Assignment ;
; Location     ;                ;              ; VGA_HS          ; PIN_G13       ; QSF Assignment ;
; Location     ;                ;              ; VGA_R[0]        ; PIN_E12       ; QSF Assignment ;
; Location     ;                ;              ; VGA_R[1]        ; PIN_E11       ; QSF Assignment ;
; Location     ;                ;              ; VGA_R[2]        ; PIN_D10       ; QSF Assignment ;
; Location     ;                ;              ; VGA_R[3]        ; PIN_F12       ; QSF Assignment ;
; Location     ;                ;              ; VGA_R[4]        ; PIN_G10       ; QSF Assignment ;
; Location     ;                ;              ; VGA_R[5]        ; PIN_J12       ; QSF Assignment ;
; Location     ;                ;              ; VGA_R[6]        ; PIN_H8        ; QSF Assignment ;
; Location     ;                ;              ; VGA_R[7]        ; PIN_H10       ; QSF Assignment ;
; Location     ;                ;              ; VGA_SYNC_N      ; PIN_C10       ; QSF Assignment ;
; Location     ;                ;              ; VGA_VS          ; PIN_C13       ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; AUD_ADCDAT      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; AUD_ADCLRCK     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; AUD_BCLK        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; AUD_DACDAT      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; AUD_DACLRCK     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; AUD_XCK         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; CLOCK2_50       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; CLOCK3_50       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; EEP_I2C_SCLK    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; EEP_I2C_SDAT    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; ENET0_LINK100   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; ENET0_MDC       ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; ENET0_MDIO      ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; ENET0_RX_COL    ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; ENET0_RX_CRS    ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; ENET0_RX_ER     ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; ENET0_TX_CLK    ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; ENET0_TX_ER     ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; ENET1_LINK100   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; ENET1_MDC       ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; ENET1_MDIO      ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; ENET1_RX_COL    ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; ENET1_RX_CRS    ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; ENET1_RX_ER     ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; ENET1_TX_CLK    ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; ENET1_TX_ER     ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; ENETCLK_25      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; EX_IO[0]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; EX_IO[1]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; EX_IO[2]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; EX_IO[3]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; EX_IO[4]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; EX_IO[5]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; EX_IO[6]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; FL_ADDR[0]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; FL_ADDR[10]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; FL_ADDR[11]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; FL_ADDR[12]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; FL_ADDR[13]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; FL_ADDR[14]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; FL_ADDR[15]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; FL_ADDR[16]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; FL_ADDR[17]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; FL_ADDR[18]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; FL_ADDR[19]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; FL_ADDR[1]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; FL_ADDR[20]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; FL_ADDR[21]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; FL_ADDR[22]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; FL_ADDR[2]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; FL_ADDR[3]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; FL_ADDR[4]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; FL_ADDR[5]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; FL_ADDR[6]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; FL_ADDR[7]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; FL_ADDR[8]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; FL_ADDR[9]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; FL_CE_N         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; FL_DQ[0]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; FL_DQ[1]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; FL_DQ[2]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; FL_DQ[3]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; FL_DQ[4]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; FL_DQ[5]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; FL_DQ[6]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; FL_DQ[7]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; FL_OE_N         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; FL_RST_N        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; FL_RY           ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; FL_WE_N         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; FL_WP_N         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_CLKIN0     ; 3.0-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_CLKIN_N1   ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_CLKIN_N2   ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_CLKIN_P1   ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_CLKIN_P2   ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_CLKOUT0    ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_CLKOUT_N1  ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_CLKOUT_N2  ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_CLKOUT_P1  ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_CLKOUT_P2  ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_D[0]       ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_D[1]       ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_D[2]       ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_D[3]       ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_RX_D_N[0]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_RX_D_N[10] ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_RX_D_N[11] ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_RX_D_N[12] ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_RX_D_N[13] ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_RX_D_N[14] ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_RX_D_N[15] ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_RX_D_N[16] ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_RX_D_N[1]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_RX_D_N[2]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_RX_D_N[3]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_RX_D_N[4]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_RX_D_N[5]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_RX_D_N[6]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_RX_D_N[7]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_RX_D_N[8]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_RX_D_N[9]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_RX_D_P[0]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_RX_D_P[10] ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_RX_D_P[11] ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_RX_D_P[12] ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_RX_D_P[13] ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_RX_D_P[14] ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_RX_D_P[15] ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_RX_D_P[16] ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_RX_D_P[1]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_RX_D_P[2]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_RX_D_P[3]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_RX_D_P[4]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_RX_D_P[5]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_RX_D_P[6]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_RX_D_P[7]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_RX_D_P[8]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_RX_D_P[9]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_TX_D_N[0]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_TX_D_N[10] ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_TX_D_N[11] ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_TX_D_N[12] ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_TX_D_N[13] ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_TX_D_N[14] ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_TX_D_N[15] ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_TX_D_N[16] ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_TX_D_N[1]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_TX_D_N[2]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_TX_D_N[3]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_TX_D_N[4]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_TX_D_N[5]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_TX_D_N[6]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_TX_D_N[7]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_TX_D_N[8]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_TX_D_N[9]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_TX_D_P[0]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_TX_D_P[10] ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_TX_D_P[11] ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_TX_D_P[12] ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_TX_D_P[13] ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_TX_D_P[14] ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_TX_D_P[15] ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_TX_D_P[16] ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_TX_D_P[1]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_TX_D_P[2]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_TX_D_P[3]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_TX_D_P[4]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_TX_D_P[5]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_TX_D_P[6]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_TX_D_P[7]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_TX_D_P[8]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; HSMC_TX_D_P[9]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; I2C_SCLK        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; I2C_SDAT        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; IRDA_RXD        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; LCD_BLON        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; LCD_DATA[0]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; LCD_DATA[1]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; LCD_DATA[2]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; LCD_DATA[3]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; LCD_DATA[4]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; LCD_DATA[5]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; LCD_DATA[6]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; LCD_DATA[7]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; LCD_EN          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; LCD_ON          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; LCD_RS          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; LCD_RW          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; OTG_ADDR[0]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; OTG_ADDR[1]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; OTG_CS_N        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; OTG_DATA[0]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; OTG_DATA[10]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; OTG_DATA[11]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; OTG_DATA[12]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; OTG_DATA[13]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; OTG_DATA[14]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; OTG_DATA[15]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; OTG_DATA[1]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; OTG_DATA[2]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; OTG_DATA[3]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; OTG_DATA[4]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; OTG_DATA[5]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; OTG_DATA[6]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; OTG_DATA[7]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; OTG_DATA[8]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; OTG_DATA[9]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; OTG_INT         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; OTG_RD_N        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; OTG_RST_N       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; OTG_WR_N        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; PS2_CLK         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; PS2_CLK2        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; PS2_DAT         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; PS2_DAT2        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; SD_CLK          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; SD_CMD          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; SD_DAT[0]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; SD_DAT[1]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; SD_DAT[2]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; SD_DAT[3]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; SD_WP_N         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; SMA_CLKIN       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; SMA_CLKOUT      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; SRAM_ADDR[0]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; SRAM_ADDR[10]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; SRAM_ADDR[11]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; SRAM_ADDR[12]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; SRAM_ADDR[13]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; SRAM_ADDR[14]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; SRAM_ADDR[15]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; SRAM_ADDR[16]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; SRAM_ADDR[17]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; SRAM_ADDR[18]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; SRAM_ADDR[19]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; SRAM_ADDR[1]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; SRAM_ADDR[2]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; SRAM_ADDR[3]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; SRAM_ADDR[4]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; SRAM_ADDR[5]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; SRAM_ADDR[6]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; SRAM_ADDR[7]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; SRAM_ADDR[8]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; SRAM_ADDR[9]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; SRAM_CE_N       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; SRAM_DQ[0]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; SRAM_DQ[10]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; SRAM_DQ[11]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; SRAM_DQ[12]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; SRAM_DQ[13]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; SRAM_DQ[14]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; SRAM_DQ[15]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; SRAM_DQ[1]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; SRAM_DQ[2]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; SRAM_DQ[3]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; SRAM_DQ[4]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; SRAM_DQ[5]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; SRAM_DQ[6]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; SRAM_DQ[7]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; SRAM_DQ[8]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; SRAM_DQ[9]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; SRAM_LB_N       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; SRAM_OE_N       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; SRAM_UB_N       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; SRAM_WE_N       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; TD_CLK27        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; TD_DATA[0]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; TD_DATA[1]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; TD_DATA[2]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; TD_DATA[3]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; TD_DATA[4]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; TD_DATA[5]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; TD_DATA[6]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; TD_DATA[7]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; TD_HS           ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; TD_RESET_N      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; TD_VS           ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; UART_CTS        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; UART_RTS        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; VGA_BLANK_N     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; VGA_B[0]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; VGA_B[1]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; VGA_B[2]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; VGA_B[3]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; VGA_B[4]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; VGA_B[5]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; VGA_B[6]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; VGA_B[7]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; VGA_CLK         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; VGA_G[0]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; VGA_G[1]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; VGA_G[2]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; VGA_G[3]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; VGA_G[4]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; VGA_G[5]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; VGA_G[6]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; VGA_G[7]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; VGA_HS          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; VGA_R[0]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; VGA_R[1]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; VGA_R[2]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; VGA_R[3]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; VGA_R[4]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; VGA_R[5]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; VGA_R[6]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; VGA_R[7]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; VGA_SYNC_N      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; fpga           ;              ; VGA_VS          ; 3.3-V LVTTL   ; QSF Assignment ;
+--------------+----------------+--------------+-----------------+---------------+----------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 5377 )  ; 0.00 % ( 0 / 5377 )        ; 0.00 % ( 0 / 5377 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 5377 )  ; 0.00 % ( 0 / 5377 )        ; 0.00 % ( 0 / 5377 )      ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.29 % ( 10 / 3478 ) ; 0.29 % ( 10 / 3478 )       ; 0.00 % ( 0 / 3478 )      ;
;     -- Achieved     ; 0.29 % ( 10 / 3478 ) ; 0.29 % ( 10 / 3478 )       ; 0.00 % ( 0 / 3478 )      ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 4440 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 213 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 708 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 16 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Routing Preservation                                                                                                   ;
+--------------------------------+--------------------------------+------------------------+-----------------------+---------------------+-------+
; Partition 1                    ; Partition 2                    ; Preservation Requested ; Preservation Achieved ; Preservation Method ; Notes ;
+--------------------------------+--------------------------------+------------------------+-----------------------+---------------------+-------+
; Top                            ; Top                            ; 0.24 % ( 40 / 16848 )  ; 0.24 % ( 40 / 16848 ) ; Design Partitions   ;       ;
; sld_hub:auto_hub               ; Top                            ; 0.00 % ( 0 / 47 )      ; 0.00 % ( 0 / 47 )     ; N/A                 ;       ;
; Top                            ; sld_hub:auto_hub               ; 0.00 % ( 0 / 47 )      ; 0.00 % ( 0 / 47 )     ; N/A                 ;       ;
; sld_hub:auto_hub               ; sld_hub:auto_hub               ; 0.00 % ( 0 / 764 )     ; 0.00 % ( 0 / 764 )    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; Top                            ; 0.00 % ( 0 / 87 )      ; 0.00 % ( 0 / 87 )     ; N/A                 ;       ;
; Top                            ; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 87 )      ; 0.00 % ( 0 / 87 )     ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; sld_hub:auto_hub               ; 0.00 % ( 0 / 121 )     ; 0.00 % ( 0 / 121 )    ; N/A                 ;       ;
; sld_hub:auto_hub               ; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 121 )     ; 0.00 % ( 0 / 121 )    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 2158 )    ; 0.00 % ( 0 / 2158 )   ; N/A                 ;       ;
; hard_block:auto_generated_inst ; Top                            ; 0.00 % ( 0 / 260 )     ; 0.00 % ( 0 / 260 )    ; N/A                 ;       ;
; Top                            ; hard_block:auto_generated_inst ; 0.00 % ( 0 / 260 )     ; 0.00 % ( 0 / 260 )    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; hard_block:auto_generated_inst ; 0.00 % ( 0 / 12 )      ; 0.00 % ( 0 / 12 )     ; N/A                 ;       ;
+--------------------------------+--------------------------------+------------------------+-----------------------+---------------------+-------+
Note: The table contains rows with duplicate information to facilitate sorting by Partition.


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.pin.


+---------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                             ;
+---------------------------------------------+-----------------------------+
; Resource                                    ; Usage                       ;
+---------------------------------------------+-----------------------------+
; Total logic elements                        ; 3,172 / 114,480 ( 3 % )     ;
;     -- Combinational with no register       ; 1080                        ;
;     -- Register only                        ; 489                         ;
;     -- Combinational with a register        ; 1603                        ;
;                                             ;                             ;
; Logic element usage by number of LUT inputs ;                             ;
;     -- 4 input functions                    ; 1471                        ;
;     -- 3 input functions                    ; 474                         ;
;     -- <=2 input functions                  ; 738                         ;
;     -- Register only                        ; 489                         ;
;                                             ;                             ;
; Logic elements by mode                      ;                             ;
;     -- normal mode                          ; 2372                        ;
;     -- arithmetic mode                      ; 311                         ;
;                                             ;                             ;
; Total registers*                            ; 2,116 / 117,053 ( 2 % )     ;
;     -- Dedicated logic registers            ; 2,092 / 114,480 ( 2 % )     ;
;     -- I/O registers                        ; 24 / 2,573 ( < 1 % )        ;
;                                             ;                             ;
; Total LABs:  partially or completely used   ; 263 / 7,155 ( 4 % )         ;
; Virtual pins                                ; 0                           ;
; I/O pins                                    ; 229 / 529 ( 43 % )          ;
;     -- Clock pins                           ; 2 / 7 ( 29 % )              ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )              ;
;                                             ;                             ;
; M9Ks                                        ; 21 / 432 ( 5 % )            ;
; Total block memory bits                     ; 148,608 / 3,981,312 ( 4 % ) ;
; Total block memory implementation bits      ; 193,536 / 3,981,312 ( 5 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 532 ( 0 % )             ;
; PLLs                                        ; 2 / 4 ( 50 % )              ;
; Global signals                              ; 9                           ;
;     -- Global clocks                        ; 9 / 20 ( 45 % )             ;
; JTAGs                                       ; 1 / 1 ( 100 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )               ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )               ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )               ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )               ;
; Average interconnect usage (total/H/V)      ; 1.1% / 1.1% / 1.1%          ;
; Peak interconnect usage (total/H/V)         ; 15.1% / 13.8% / 17.0%       ;
; Maximum fan-out                             ; 1111                        ;
; Highest non-global fan-out                  ; 295                         ;
; Total fan-out                               ; 16508                       ;
; Average fan-out                             ; 2.94                        ;
+---------------------------------------------+-----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                    ;
+---------------------------------------------+-----------------------+------------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top                   ; sld_hub:auto_hub       ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+------------------------+--------------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                    ; Low                            ; Low                            ;
;                                             ;                       ;                        ;                                ;                                ;
; Total logic elements                        ; 2548 / 114480 ( 2 % ) ; 146 / 114480 ( < 1 % ) ; 478 / 114480 ( < 1 % )         ; 0 / 114480 ( 0 % )             ;
;     -- Combinational with no register       ; 925                   ; 56                     ; 99                             ; 0                              ;
;     -- Register only                        ; 310                   ; 23                     ; 156                            ; 0                              ;
;     -- Combinational with a register        ; 1313                  ; 67                     ; 223                            ; 0                              ;
;                                             ;                       ;                        ;                                ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                        ;                                ;                                ;
;     -- 4 input functions                    ; 1284                  ; 53                     ; 134                            ; 0                              ;
;     -- 3 input functions                    ; 347                   ; 34                     ; 93                             ; 0                              ;
;     -- <=2 input functions                  ; 607                   ; 36                     ; 95                             ; 0                              ;
;     -- Register only                        ; 310                   ; 23                     ; 156                            ; 0                              ;
;                                             ;                       ;                        ;                                ;                                ;
; Logic elements by mode                      ;                       ;                        ;                                ;                                ;
;     -- normal mode                          ; 2000                  ; 115                    ; 257                            ; 0                              ;
;     -- arithmetic mode                      ; 238                   ; 8                      ; 65                             ; 0                              ;
;                                             ;                       ;                        ;                                ;                                ;
; Total registers                             ; 1647                  ; 90                     ; 379                            ; 0                              ;
;     -- Dedicated logic registers            ; 1623 / 114480 ( 1 % ) ; 90 / 114480 ( < 1 % )  ; 379 / 114480 ( < 1 % )         ; 0 / 114480 ( 0 % )             ;
;     -- I/O registers                        ; 48                    ; 0                      ; 0                              ; 0                              ;
;                                             ;                       ;                        ;                                ;                                ;
; Total LABs:  partially or completely used   ; 211 / 7155 ( 3 % )    ; 13 / 7155 ( < 1 % )    ; 43 / 7155 ( < 1 % )            ; 0 / 7155 ( 0 % )               ;
;                                             ;                       ;                        ;                                ;                                ;
; Virtual pins                                ; 0                     ; 0                      ; 0                              ; 0                              ;
; I/O pins                                    ; 229                   ; 0                      ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 532 ( 0 % )       ; 0 / 532 ( 0 % )        ; 0 / 532 ( 0 % )                ; 0 / 532 ( 0 % )                ;
; Total memory bits                           ; 147456                ; 0                      ; 1152                           ; 0                              ;
; Total RAM block bits                        ; 184320                ; 0                      ; 9216                           ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; PLL                                         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )                  ; 2 / 4 ( 50 % )                 ;
; M9K                                         ; 20 / 432 ( 4 % )      ; 0 / 432 ( 0 % )        ; 1 / 432 ( < 1 % )              ; 0 / 432 ( 0 % )                ;
; Clock control block                         ; 6 / 24 ( 25 % )       ; 0 / 24 ( 0 % )         ; 0 / 24 ( 0 % )                 ; 4 / 24 ( 16 % )                ;
; Double Data Rate I/O output circuitry       ; 12 / 516 ( 2 % )      ; 0 / 516 ( 0 % )        ; 0 / 516 ( 0 % )                ; 0 / 516 ( 0 % )                ;
;                                             ;                       ;                        ;                                ;                                ;
; Connections                                 ;                       ;                        ;                                ;                                ;
;     -- Input Connections                    ; 1277                  ; 133                    ; 572                            ; 4                              ;
;     -- Registered Input Connections         ; 1205                  ; 100                    ; 410                            ; 0                              ;
;     -- Output Connections                   ; 562                   ; 146                    ; 34                             ; 1244                           ;
;     -- Registered Output Connections        ; 6                     ; 146                    ; 0                              ; 0                              ;
;                                             ;                       ;                        ;                                ;                                ;
; Internal Connections                        ;                       ;                        ;                                ;                                ;
;     -- Total Connections                    ; 14017                 ; 835                    ; 2371                           ; 1259                           ;
;     -- Registered Connections               ; 6619                  ; 593                    ; 1237                           ; 0                              ;
;                                             ;                       ;                        ;                                ;                                ;
; External Connections                        ;                       ;                        ;                                ;                                ;
;     -- Top                                  ; 64                    ; 122                    ; 405                            ; 1248                           ;
;     -- sld_hub:auto_hub                     ; 122                   ; 20                     ; 137                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 405                   ; 137                    ; 64                             ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 1248                  ; 0                      ; 0                              ; 0                              ;
;                                             ;                       ;                        ;                                ;                                ;
; Partition Interface                         ;                       ;                        ;                                ;                                ;
;     -- Input Ports                          ; 41                    ; 45                     ; 96                             ; 4                              ;
;     -- Output Ports                         ; 162                   ; 62                     ; 33                             ; 6                              ;
;     -- Bidir Ports                          ; 32                    ; 0                      ; 0                              ; 0                              ;
;                                             ;                       ;                        ;                                ;                                ;
; Registered Ports                            ;                       ;                        ;                                ;                                ;
;     -- Registered Input Ports               ; 0                     ; 4                      ; 13                             ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 29                     ; 19                             ; 0                              ;
;                                             ;                       ;                        ;                                ;                                ;
; Port Connectivity                           ;                       ;                        ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                      ; 14                             ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 28                     ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                      ; 18                             ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                      ; 1                              ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 25                     ; 13                             ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                      ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 30                     ; 27                             ; 2                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 29                     ; 21                             ; 0                              ;
+---------------------------------------------+-----------------------+------------------------+--------------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                        ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; CLOCK_50         ; Y2    ; 2        ; 0            ; 36           ; 14           ; 175                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; ENET0_INT_N      ; A21   ; 7        ; 89           ; 73           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; ENET0_RX_CLK     ; A15   ; 7        ; 56           ; 73           ; 0            ; 229                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; ENET0_RX_DATA[0] ; C16   ; 7        ; 62           ; 73           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; ENET0_RX_DATA[1] ; D16   ; 7        ; 62           ; 73           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; ENET0_RX_DATA[2] ; D17   ; 7        ; 81           ; 73           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; ENET0_RX_DATA[3] ; C15   ; 7        ; 58           ; 73           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; ENET0_RX_DV      ; C17   ; 7        ; 81           ; 73           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; ENET1_INT_N      ; D24   ; 7        ; 98           ; 73           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; ENET1_RX_CLK     ; B15   ; 7        ; 56           ; 73           ; 7            ; 229                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; ENET1_RX_DATA[0] ; B23   ; 7        ; 102          ; 73           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; ENET1_RX_DATA[1] ; C21   ; 7        ; 91           ; 73           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; ENET1_RX_DATA[2] ; A23   ; 7        ; 102          ; 73           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; ENET1_RX_DATA[3] ; D21   ; 7        ; 96           ; 73           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; ENET1_RX_DV      ; A22   ; 7        ; 89           ; 73           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; KEY[0]           ; M23   ; 6        ; 115          ; 40           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; KEY[1]           ; M21   ; 6        ; 115          ; 53           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; KEY[2]           ; N21   ; 6        ; 115          ; 42           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; KEY[3]           ; R24   ; 5        ; 115          ; 35           ; 21           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[0]            ; AB28  ; 5        ; 115          ; 17           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[10]           ; AC24  ; 5        ; 115          ; 4            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[11]           ; AB24  ; 5        ; 115          ; 5            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[12]           ; AB23  ; 5        ; 115          ; 7            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[13]           ; AA24  ; 5        ; 115          ; 9            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[14]           ; AA23  ; 5        ; 115          ; 10           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[15]           ; AA22  ; 5        ; 115          ; 6            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[16]           ; Y24   ; 5        ; 115          ; 13           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[17]           ; Y23   ; 5        ; 115          ; 14           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[1]            ; AC28  ; 5        ; 115          ; 14           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[2]            ; AC27  ; 5        ; 115          ; 15           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[3]            ; AD27  ; 5        ; 115          ; 13           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[4]            ; AB27  ; 5        ; 115          ; 18           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[5]            ; AC26  ; 5        ; 115          ; 11           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[6]            ; AD26  ; 5        ; 115          ; 10           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[7]            ; AB26  ; 5        ; 115          ; 15           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[8]            ; AC25  ; 5        ; 115          ; 4            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[9]            ; AB25  ; 5        ; 115          ; 16           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; UART_RXD         ; G12   ; 8        ; 27           ; 73           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; DRAM_ADDR[0]     ; R6    ; 2        ; 0            ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10]    ; R5    ; 2        ; 0            ; 32           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11]    ; AA5   ; 2        ; 0            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[12]    ; Y7    ; 2        ; 0            ; 11           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]     ; V8    ; 2        ; 0            ; 15           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]     ; U8    ; 2        ; 0            ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]     ; P1    ; 1        ; 0            ; 42           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]     ; V5    ; 2        ; 0            ; 15           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]     ; W8    ; 2        ; 0            ; 11           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]     ; W7    ; 2        ; 0            ; 12           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]     ; AA7   ; 2        ; 0            ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]     ; Y5    ; 2        ; 0            ; 12           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]     ; Y6    ; 2        ; 0            ; 13           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_BA[0]       ; U7    ; 2        ; 0            ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_BA[1]       ; R4    ; 2        ; 0            ; 33           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CAS_N       ; V7    ; 2        ; 0            ; 14           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CKE         ; AA6   ; 2        ; 0            ; 10           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CLK         ; AE5   ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CS_N        ; T4    ; 2        ; 0            ; 33           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_DQM[0]      ; U2    ; 2        ; 0            ; 30           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_DQM[1]      ; W4    ; 2        ; 0            ; 14           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_DQM[2]      ; K8    ; 1        ; 0            ; 48           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_DQM[3]      ; N8    ; 1        ; 0            ; 42           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_RAS_N       ; U6    ; 2        ; 0            ; 25           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_WE_N        ; V6    ; 2        ; 0            ; 16           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ENET0_GTX_CLK    ; A17   ; 7        ; 60           ; 73           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ENET0_RST_N      ; C19   ; 7        ; 83           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ENET0_TX_DATA[0] ; C18   ; 7        ; 87           ; 73           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ENET0_TX_DATA[1] ; D19   ; 7        ; 83           ; 73           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ENET0_TX_DATA[2] ; A19   ; 7        ; 81           ; 73           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ENET0_TX_DATA[3] ; B19   ; 7        ; 81           ; 73           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ENET0_TX_EN      ; A18   ; 7        ; 79           ; 73           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ENET1_GTX_CLK    ; C23   ; 7        ; 100          ; 73           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ENET1_RST_N      ; D22   ; 7        ; 111          ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ENET1_TX_DATA[0] ; C25   ; 7        ; 105          ; 73           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ENET1_TX_DATA[1] ; A26   ; 7        ; 109          ; 73           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ENET1_TX_DATA[2] ; B26   ; 7        ; 113          ; 73           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ENET1_TX_DATA[3] ; C26   ; 7        ; 113          ; 73           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ENET1_TX_EN      ; B25   ; 7        ; 107          ; 73           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[0]          ; AB22  ; 4        ; 107          ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[10]         ; AC19  ; 4        ; 94           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[11]         ; AF16  ; 4        ; 65           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[12]         ; AD19  ; 4        ; 94           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[13]         ; AF15  ; 4        ; 60           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[14]         ; AF24  ; 4        ; 83           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[15]         ; AE21  ; 4        ; 85           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[16]         ; AF25  ; 4        ; 83           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[17]         ; AC22  ; 4        ; 109          ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[18]         ; AE22  ; 4        ; 96           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[19]         ; AF21  ; 4        ; 87           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[1]          ; AC15  ; 4        ; 60           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[20]         ; AF22  ; 4        ; 96           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[21]         ; AD22  ; 4        ; 111          ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[22]         ; AG25  ; 4        ; 91           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[23]         ; AD25  ; 4        ; 100          ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[24]         ; AH25  ; 4        ; 91           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[25]         ; AE25  ; 4        ; 89           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[26]         ; AG22  ; 4        ; 79           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[27]         ; AE24  ; 4        ; 100          ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[28]         ; AH22  ; 4        ; 79           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[29]         ; AF26  ; 4        ; 89           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[2]          ; AB21  ; 4        ; 109          ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[30]         ; AE20  ; 4        ; 85           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[31]         ; AG23  ; 4        ; 81           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[32]         ; AF20  ; 4        ; 85           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[33]         ; AH26  ; 4        ; 113          ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[34]         ; AH23  ; 4        ; 81           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[35]         ; AG26  ; 4        ; 113          ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[3]          ; Y17   ; 4        ; 96           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[4]          ; AC21  ; 4        ; 102          ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[5]          ; Y16   ; 4        ; 96           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[6]          ; AD21  ; 4        ; 102          ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[7]          ; AE16  ; 4        ; 65           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[8]          ; AD15  ; 4        ; 60           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO[9]          ; AE15  ; 4        ; 60           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[0]          ; G18   ; 7        ; 69           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[1]          ; F22   ; 7        ; 107          ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[2]          ; E17   ; 7        ; 67           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[3]          ; L26   ; 6        ; 115          ; 50           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[4]          ; L25   ; 6        ; 115          ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[5]          ; J22   ; 6        ; 115          ; 67           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[6]          ; H22   ; 6        ; 115          ; 69           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[0]          ; M24   ; 6        ; 115          ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[1]          ; Y22   ; 5        ; 115          ; 30           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[2]          ; W21   ; 5        ; 115          ; 25           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[3]          ; W22   ; 5        ; 115          ; 30           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[4]          ; W25   ; 5        ; 115          ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[5]          ; U23   ; 5        ; 115          ; 22           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[6]          ; U24   ; 5        ; 115          ; 28           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[0]          ; AA25  ; 5        ; 115          ; 17           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[1]          ; AA26  ; 5        ; 115          ; 16           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[2]          ; Y25   ; 5        ; 115          ; 19           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[3]          ; W26   ; 5        ; 115          ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[4]          ; Y26   ; 5        ; 115          ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[5]          ; W27   ; 5        ; 115          ; 20           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[6]          ; W28   ; 5        ; 115          ; 21           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[0]          ; V21   ; 5        ; 115          ; 25           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[1]          ; U21   ; 5        ; 115          ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[2]          ; AB20  ; 4        ; 100          ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[3]          ; AA21  ; 4        ; 111          ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[4]          ; AD24  ; 4        ; 105          ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[5]          ; AF23  ; 4        ; 105          ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[6]          ; Y19   ; 4        ; 105          ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[0]          ; AB19  ; 4        ; 98           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[1]          ; AA19  ; 4        ; 107          ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[2]          ; AG21  ; 4        ; 74           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[3]          ; AH21  ; 4        ; 74           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[4]          ; AE19  ; 4        ; 83           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[5]          ; AF19  ; 4        ; 83           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[6]          ; AE18  ; 4        ; 79           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[0]          ; AD18  ; 4        ; 85           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[1]          ; AC18  ; 4        ; 87           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[2]          ; AB18  ; 4        ; 98           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[3]          ; AH19  ; 4        ; 72           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[4]          ; AG19  ; 4        ; 72           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[5]          ; AF18  ; 4        ; 79           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[6]          ; AH18  ; 4        ; 69           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX6[0]          ; AA17  ; 4        ; 89           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX6[1]          ; AB16  ; 4        ; 65           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX6[2]          ; AA16  ; 4        ; 65           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX6[3]          ; AB17  ; 4        ; 89           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX6[4]          ; AB15  ; 4        ; 67           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX6[5]          ; AA15  ; 4        ; 67           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX6[6]          ; AC17  ; 4        ; 74           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX7[0]          ; AD17  ; 4        ; 74           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX7[1]          ; AE17  ; 4        ; 67           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX7[2]          ; AG17  ; 4        ; 62           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX7[3]          ; AH17  ; 4        ; 62           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX7[4]          ; AF17  ; 4        ; 67           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX7[5]          ; AG18  ; 4        ; 69           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX7[6]          ; AA14  ; 3        ; 54           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[0]          ; E21   ; 7        ; 107          ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[1]          ; E22   ; 7        ; 111          ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[2]          ; E25   ; 7        ; 83           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[3]          ; E24   ; 7        ; 85           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[4]          ; H21   ; 7        ; 72           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[5]          ; G20   ; 7        ; 74           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[6]          ; G22   ; 7        ; 72           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[7]          ; G21   ; 7        ; 74           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[8]          ; F17   ; 7        ; 67           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[0]          ; G19   ; 7        ; 69           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[10]         ; J15   ; 7        ; 60           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[11]         ; H16   ; 7        ; 65           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[12]         ; J16   ; 7        ; 65           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[13]         ; H17   ; 7        ; 67           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[14]         ; F15   ; 7        ; 58           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[15]         ; G15   ; 7        ; 65           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[16]         ; G16   ; 7        ; 67           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[17]         ; H15   ; 7        ; 60           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[1]          ; F19   ; 7        ; 94           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[2]          ; E19   ; 7        ; 94           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[3]          ; F21   ; 7        ; 107          ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[4]          ; F18   ; 7        ; 87           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[5]          ; E18   ; 7        ; 87           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[6]          ; J19   ; 7        ; 72           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[7]          ; H19   ; 7        ; 72           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[8]          ; J17   ; 7        ; 69           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[9]          ; G17   ; 7        ; 83           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; UART_TXD         ; G9    ; 8        ; 13           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------------------------------------------------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                                       ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------------------------------------------------------------+
; DRAM_DQ[0]  ; W3    ; 2        ; 0            ; 13           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~32 (inverted) ;
; DRAM_DQ[10] ; AB1   ; 2        ; 0            ; 27           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~32 (inverted) ;
; DRAM_DQ[11] ; AA3   ; 2        ; 0            ; 19           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~32            ;
; DRAM_DQ[12] ; AB2   ; 2        ; 0            ; 27           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~32            ;
; DRAM_DQ[13] ; AC1   ; 2        ; 0            ; 23           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~32            ;
; DRAM_DQ[14] ; AB3   ; 2        ; 0            ; 21           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~32            ;
; DRAM_DQ[15] ; AC2   ; 2        ; 0            ; 24           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~32            ;
; DRAM_DQ[16] ; M8    ; 1        ; 0            ; 45           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~32            ;
; DRAM_DQ[17] ; L8    ; 1        ; 0            ; 48           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~32            ;
; DRAM_DQ[18] ; P2    ; 1        ; 0            ; 43           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~32            ;
; DRAM_DQ[19] ; N3    ; 1        ; 0            ; 46           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~32            ;
; DRAM_DQ[1]  ; W2    ; 2        ; 0            ; 26           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~32 (inverted) ;
; DRAM_DQ[20] ; N4    ; 1        ; 0            ; 46           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~32            ;
; DRAM_DQ[21] ; M4    ; 1        ; 0            ; 52           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~32            ;
; DRAM_DQ[22] ; M7    ; 1        ; 0            ; 45           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~32            ;
; DRAM_DQ[23] ; L7    ; 1        ; 0            ; 47           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~32            ;
; DRAM_DQ[24] ; U5    ; 2        ; 0            ; 24           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~32            ;
; DRAM_DQ[25] ; R7    ; 2        ; 0            ; 35           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~32            ;
; DRAM_DQ[26] ; R1    ; 2        ; 0            ; 35           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~32            ;
; DRAM_DQ[27] ; R2    ; 2        ; 0            ; 35           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~32            ;
; DRAM_DQ[28] ; R3    ; 2        ; 0            ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~32            ;
; DRAM_DQ[29] ; T3    ; 2        ; 0            ; 32           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~32            ;
; DRAM_DQ[2]  ; V4    ; 2        ; 0            ; 29           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~32 (inverted) ;
; DRAM_DQ[30] ; U4    ; 2        ; 0            ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~32            ;
; DRAM_DQ[31] ; U1    ; 2        ; 0            ; 30           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~32            ;
; DRAM_DQ[3]  ; W1    ; 2        ; 0            ; 25           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~32 (inverted) ;
; DRAM_DQ[4]  ; V3    ; 2        ; 0            ; 29           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~32 (inverted) ;
; DRAM_DQ[5]  ; V2    ; 2        ; 0            ; 28           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~32 (inverted) ;
; DRAM_DQ[6]  ; V1    ; 2        ; 0            ; 28           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~32 (inverted) ;
; DRAM_DQ[7]  ; U3    ; 2        ; 0            ; 34           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~32 (inverted) ;
; DRAM_DQ[8]  ; Y3    ; 2        ; 0            ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~32 (inverted) ;
; DRAM_DQ[9]  ; Y4    ; 2        ; 0            ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~32 (inverted) ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                   ;
+----------+---------------------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                              ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+---------------------------------------+--------------------------+-------------------------+---------------------------+
; F4       ; DIFFIO_L5n, DATA1, ASDO               ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; E2       ; DIFFIO_L8p, FLASH_nCE, nCSO           ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; M6       ; nSTATUS                               ; -                        ; -                       ; Dedicated Programming Pin ;
; P3       ; DCLK                                  ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; N7       ; DATA0                                 ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; P4       ; nCONFIG                               ; -                        ; -                       ; Dedicated Programming Pin ;
; P7       ; TDI                                   ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; P5       ; TCK                                   ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; P8       ; TMS                                   ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; P6       ; TDO                                   ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; R8       ; nCE                                   ; -                        ; -                       ; Dedicated Programming Pin ;
; P24      ; CONF_DONE                             ; -                        ; -                       ; Dedicated Programming Pin ;
; N22      ; MSEL0                                 ; -                        ; -                       ; Dedicated Programming Pin ;
; P23      ; MSEL1                                 ; -                        ; -                       ; Dedicated Programming Pin ;
; M22      ; MSEL2                                 ; -                        ; -                       ; Dedicated Programming Pin ;
; P22      ; MSEL3                                 ; -                        ; -                       ; Dedicated Programming Pin ;
; P28      ; DIFFIO_R23n, nCEO                     ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; C18      ; DIFFIO_T50n, PADD1                    ; Use as regular IO        ; ENET0_TX_DATA[0]        ; Dual Purpose Pin          ;
; C17      ; DIFFIO_T46n, PADD3                    ; Use as regular IO        ; ENET0_RX_DV             ; Dual Purpose Pin          ;
; D17      ; DIFFIO_T46p, PADD4, DQS2T/CQ3T,DPCLK8 ; Use as regular IO        ; ENET0_RX_DATA[2]        ; Dual Purpose Pin          ;
; A19      ; DIFFIO_T45n, PADD5                    ; Use as regular IO        ; ENET0_TX_DATA[2]        ; Dual Purpose Pin          ;
; B19      ; DIFFIO_T45p, PADD6                    ; Use as regular IO        ; ENET0_TX_DATA[3]        ; Dual Purpose Pin          ;
; A18      ; DIFFIO_T44n, PADD7                    ; Use as regular IO        ; ENET0_TX_EN             ; Dual Purpose Pin          ;
; C16      ; DIFFIO_T36n, PADD9                    ; Use as regular IO        ; ENET0_RX_DATA[0]        ; Dual Purpose Pin          ;
; D16      ; DIFFIO_T36p, PADD10                   ; Use as regular IO        ; ENET0_RX_DATA[1]        ; Dual Purpose Pin          ;
; A17      ; DIFFIO_T35n, PADD11                   ; Use as regular IO        ; ENET0_GTX_CLK           ; Dual Purpose Pin          ;
; C15      ; DIFFIO_T32n, PADD13                   ; Use as regular IO        ; ENET0_RX_DATA[3]        ; Dual Purpose Pin          ;
+----------+---------------------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 15 / 56 ( 27 % ) ; 3.3V          ; --           ;
; 2        ; 46 / 63 ( 73 % ) ; 3.3V          ; --           ;
; 3        ; 2 / 73 ( 3 % )   ; 3.3V          ; --           ;
; 4        ; 68 / 71 ( 96 % ) ; 3.3V          ; --           ;
; 5        ; 34 / 65 ( 52 % ) ; 2.5V          ; --           ;
; 6        ; 9 / 58 ( 16 % )  ; 2.5V          ; --           ;
; 7        ; 58 / 72 ( 81 % ) ; 2.5V          ; --           ;
; 8        ; 2 / 71 ( 3 % )   ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A2       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A3       ; 535        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 532        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A6       ; 504        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 501        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 517        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A10      ; 491        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 487        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 482        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A14      ; 472        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A15      ; 470        ; 7        ; ENET0_RX_CLK                                              ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A17      ; 462        ; 7        ; ENET0_GTX_CLK                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A18      ; 442        ; 7        ; ENET0_TX_EN                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A19      ; 440        ; 7        ; ENET0_TX_DATA[2]                                          ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A20      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A21      ; 425        ; 7        ; ENET0_INT_N                                               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A22      ; 423        ; 7        ; ENET1_RX_DV                                               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A23      ; 412        ; 7        ; ENET1_RX_DATA[2]                                          ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A24      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A25      ; 405        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A26      ; 404        ; 7        ; ENET1_TX_DATA[1]                                          ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A27      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA1      ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA3      ; 102        ; 2        ; DRAM_DQ[11]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA4      ; 101        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA5      ; 119        ; 2        ; DRAM_ADDR[11]                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA6      ; 118        ; 2        ; DRAM_CKE                                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA7      ; 120        ; 2        ; DRAM_ADDR[7]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA8      ; 154        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA10     ; 155        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA12     ; 188        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA13     ; 190        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA14     ; 191        ; 3        ; HEX7[6]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA15     ; 213        ; 4        ; HEX6[5]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA16     ; 211        ; 4        ; HEX6[2]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA17     ; 241        ; 4        ; HEX6[0]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA18     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA19     ; 264        ; 4        ; HEX4[1]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA20     ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA21     ; 269        ; 4        ; HEX3[3]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA22     ; 275        ; 5        ; SW[15]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA23     ; 280        ; 5        ; SW[14]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA24     ; 279        ; 5        ; SW[13]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA25     ; 294        ; 5        ; HEX2[0]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA26     ; 293        ; 5        ; HEX2[1]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA27     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA28     ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB1      ; 86         ; 2        ; DRAM_DQ[10]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB2      ; 85         ; 2        ; DRAM_DQ[12]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB3      ; 99         ; 2        ; DRAM_DQ[14]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB4      ; 121        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; AB5      ; 127        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB6      ; 126        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB7      ; 152        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 148        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 147        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ; 173        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB11     ; 164        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB12     ; 180        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB13     ; 181        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB14     ; 192        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 214        ; 4        ; HEX6[4]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB16     ; 212        ; 4        ; HEX6[1]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB17     ; 242        ; 4        ; HEX6[3]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB18     ; 254        ; 4        ; HEX5[2]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB19     ; 253        ; 4        ; HEX4[0]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB20     ; 257        ; 4        ; HEX3[2]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB21     ; 266        ; 4        ; GPIO[2]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB22     ; 265        ; 4        ; GPIO[0]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB23     ; 276        ; 5        ; SW[12]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB24     ; 274        ; 5        ; SW[11]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB25     ; 292        ; 5        ; SW[9]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB26     ; 291        ; 5        ; SW[7]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB27     ; 296        ; 5        ; SW[4]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB28     ; 295        ; 5        ; SW[0]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC1      ; 94         ; 2        ; DRAM_DQ[13]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC2      ; 93         ; 2        ; DRAM_DQ[15]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC3      ; 95         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC4      ; 125        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC5      ; 124        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC6      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC7      ; 144        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC8      ; 153        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC9      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC10     ; 174        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC11     ; 185        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC12     ; 179        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC13     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC14     ; 195        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC15     ; 203        ; 4        ; GPIO[1]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC16     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC17     ; 221        ; 4        ; HEX6[6]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC18     ; 240        ; 4        ; HEX5[1]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC19     ; 247        ; 4        ; GPIO[10]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC20     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC21     ; 258        ; 4        ; GPIO[4]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC22     ; 267        ; 4        ; GPIO[17]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC23     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC24     ; 273        ; 5        ; SW[10]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC25     ; 272        ; 5        ; SW[8]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC26     ; 282        ; 5        ; SW[5]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC27     ; 290        ; 5        ; SW[2]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC28     ; 289        ; 5        ; SW[1]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD1      ; 98         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD2      ; 97         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD3      ; 96         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD4      ; 130        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD5      ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD6      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD7      ; 134        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD8      ; 143        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD9      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD10     ; 149        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD11     ; 186        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD12     ; 182        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD13     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD14     ; 196        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD15     ; 204        ; 4        ; GPIO[8]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD16     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD17     ; 222        ; 4        ; HEX7[0]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD18     ; 237        ; 4        ; HEX5[0]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD19     ; 248        ; 4        ; GPIO[12]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD20     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD21     ; 259        ; 4        ; GPIO[6]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD22     ; 268        ; 4        ; GPIO[21]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD23     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD24     ; 260        ; 4        ; HEX3[4]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD25     ; 255        ; 4        ; GPIO[23]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD26     ; 281        ; 5        ; SW[6]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD27     ; 286        ; 5        ; SW[3]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD28     ; 285        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE1      ; 106        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE2      ; 105        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE3      ; 122        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE4      ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE5      ; 135        ; 3        ; DRAM_CLK                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE6      ; 129        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE7      ; 158        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE8      ; 161        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE9      ; 163        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE10     ; 165        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE11     ; 171        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE12     ; 169        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE13     ; 177        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE14     ; 183        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE15     ; 205        ; 4        ; GPIO[9]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE16     ; 209        ; 4        ; GPIO[7]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE17     ; 215        ; 4        ; HEX7[1]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE18     ; 225        ; 4        ; HEX4[6]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE19     ; 231        ; 4        ; HEX4[4]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE20     ; 235        ; 4        ; GPIO[30]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE21     ; 238        ; 4        ; GPIO[15]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE22     ; 251        ; 4        ; GPIO[18]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE23     ; 261        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE24     ; 256        ; 4        ; GPIO[27]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE25     ; 243        ; 4        ; GPIO[25]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE26     ; 278        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE27     ; 284        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE28     ; 283        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF1      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF2      ; 123        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF3      ; 138        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF4      ; 131        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF5      ; 136        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF6      ; 139        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF7      ; 159        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF8      ; 162        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF9      ; 160        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF10     ; 166        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF11     ; 172        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF12     ; 170        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF13     ; 178        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF14     ; 184        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF15     ; 206        ; 4        ; GPIO[13]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF16     ; 210        ; 4        ; GPIO[11]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF17     ; 216        ; 4        ; HEX7[4]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF18     ; 226        ; 4        ; HEX5[5]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF19     ; 232        ; 4        ; HEX4[5]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF20     ; 236        ; 4        ; GPIO[32]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF21     ; 239        ; 4        ; GPIO[19]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF22     ; 252        ; 4        ; GPIO[20]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF23     ; 262        ; 4        ; HEX3[5]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF24     ; 233        ; 4        ; GPIO[14]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF25     ; 234        ; 4        ; GPIO[16]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF26     ; 244        ; 4        ; GPIO[29]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF27     ; 277        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF28     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG1      ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AG2      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG3      ; 133        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG4      ; 141        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG5      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG6      ; 145        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG7      ; 150        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG8      ; 156        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG9      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG10     ; 167        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG11     ; 175        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG12     ; 193        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG13     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG14     ; 199        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AG15     ; 201        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AG16     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG17     ; 207        ; 4        ; HEX7[2]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG18     ; 217        ; 4        ; HEX7[5]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG19     ; 219        ; 4        ; HEX5[4]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG20     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG21     ; 223        ; 4        ; HEX4[2]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG22     ; 227        ; 4        ; GPIO[26]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG23     ; 229        ; 4        ; GPIO[31]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG24     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG25     ; 245        ; 4        ; GPIO[22]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG26     ; 270        ; 4        ; GPIO[35]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG27     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG28     ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH2      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH3      ; 137        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH4      ; 142        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH5      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH6      ; 146        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH7      ; 151        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH8      ; 157        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH9      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH10     ; 168        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH11     ; 176        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH12     ; 194        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH13     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH14     ; 200        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AH15     ; 202        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AH16     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH17     ; 208        ; 4        ; HEX7[3]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH18     ; 218        ; 4        ; HEX5[6]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH19     ; 220        ; 4        ; HEX5[3]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH20     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH21     ; 224        ; 4        ; HEX4[3]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH22     ; 228        ; 4        ; GPIO[28]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH23     ; 230        ; 4        ; GPIO[34]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH24     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH25     ; 246        ; 4        ; GPIO[24]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH26     ; 271        ; 4        ; GPIO[33]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH27     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 534        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 533        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B6       ; 505        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 502        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 518        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B10      ; 492        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 488        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B14      ; 473        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B15      ; 471        ; 7        ; ENET1_RX_CLK                                              ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B17      ; 463        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B18      ; 443        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B19      ; 441        ; 7        ; ENET0_TX_DATA[3]                                          ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B21      ; 426        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B22      ; 424        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B23      ; 413        ; 7        ; ENET1_RX_DATA[0]                                          ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B24      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B25      ; 406        ; 7        ; ENET1_TX_EN                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B26      ; 401        ; 7        ; ENET1_TX_DATA[2]                                          ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C1       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C2       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 543        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 539        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ; 538        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C6       ; 536        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 521        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 519        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 510        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ; 495        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C11      ; 508        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C12      ; 478        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C13      ; 474        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C14      ; 476        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 468        ; 7        ; ENET0_RX_DATA[3]                                          ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C16      ; 460        ; 7        ; ENET0_RX_DATA[0]                                          ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C17      ; 438        ; 7        ; ENET0_RX_DV                                               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C18      ; 429        ; 7        ; ENET0_TX_DATA[0]                                          ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C19      ; 435        ; 7        ; ENET0_RST_N                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C20      ; 431        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C21      ; 422        ; 7        ; ENET1_RX_DATA[1]                                          ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C22      ; 418        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C23      ; 415        ; 7        ; ENET1_GTX_CLK                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C24      ; 416        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C25      ; 411        ; 7        ; ENET1_TX_DATA[0]                                          ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C26      ; 400        ; 7        ; ENET1_TX_DATA[3]                                          ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C27      ; 382        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C28      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ; 540        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D5       ; 537        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 524        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 522        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D8       ; 520        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 511        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ; 496        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ; 509        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 479        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ; 475        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D14      ; 477        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 469        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D16      ; 461        ; 7        ; ENET0_RX_DATA[1]                                          ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D17      ; 439        ; 7        ; ENET0_RX_DATA[2]                                          ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D18      ; 430        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D19      ; 436        ; 7        ; ENET0_TX_DATA[1]                                          ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D20      ; 432        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D21      ; 419        ; 7        ; ENET1_RX_DATA[3]                                          ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D22      ; 402        ; 7        ; ENET1_RST_N                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D23      ; 414        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D24      ; 417        ; 7        ; ENET1_INT_N                                               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D25      ; 410        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D26      ; 383        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D27      ; 381        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D28      ; 380        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 17         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ; 16         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; E3       ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 541        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E5       ; 542        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E6       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E7       ; 523        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 526        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E10      ; 516        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 499        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ; 497        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E14      ; 486        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E15      ; 467        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E17      ; 456        ; 7        ; HEX0[2]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E18      ; 427        ; 7        ; LEDR[5]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E19      ; 421        ; 7        ; LEDR[2]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E20      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E21      ; 407        ; 7        ; LEDG[0]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E22      ; 403        ; 7        ; LEDG[1]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E23      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E24      ; 433        ; 7        ; LEDG[3]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E25      ; 434        ; 7        ; LEDG[2]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E26      ; 378        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E27      ; 375        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E28      ; 374        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 19         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 18         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F4       ; 10         ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; F5       ; 9          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ; 531        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 527        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F10      ; 512        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 500        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ; 498        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F14      ; 485        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F15      ; 466        ; 7        ; LEDR[14]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F17      ; 455        ; 7        ; LEDG[8]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F18      ; 428        ; 7        ; LEDR[4]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F19      ; 420        ; 7        ; LEDR[1]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F21      ; 408        ; 7        ; LEDR[3]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F22      ; 409        ; 7        ; HEX0[1]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F24      ; 396        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F25      ; 395        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F26      ; 379        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F27      ; 373        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F28      ; 372        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 26         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 25         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G7       ; 530        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G8       ; 528        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G9       ; 525        ; 8        ; UART_TXD                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; G10      ; 513        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G11      ; 506        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G12      ; 503        ; 8        ; UART_RXD                                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; G13      ; 493        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G14      ; 484        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G15      ; 457        ; 7        ; LEDR[15]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G16      ; 453        ; 7        ; LEDR[16]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G17      ; 437        ; 7        ; LEDR[9]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G18      ; 452        ; 7        ; HEX0[0]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G19      ; 451        ; 7        ; LEDR[0]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G20      ; 444        ; 7        ; LEDG[5]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G21      ; 445        ; 7        ; LEDG[7]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G22      ; 449        ; 7        ; LEDG[6]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G23      ; 398        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G24      ; 397        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G25      ; 393        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G26      ; 392        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G27      ; 367        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G28      ; 366        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H3       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H4       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H5       ; 20         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H6       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H7       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H8       ; 529        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H9       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ; 514        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H11      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H12      ; 507        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H13      ; 494        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H14      ; 480        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ; 464        ; 7        ; LEDR[17]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; H16      ; 459        ; 7        ; LEDR[11]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; H17      ; 454        ; 7        ; LEDR[13]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; H18      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H19      ; 446        ; 7        ; LEDR[7]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; H20      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H21      ; 448        ; 7        ; LEDG[4]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; H22      ; 399        ; 6        ; HEX0[6]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H23      ; 391        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H24      ; 390        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H25      ; 377        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H26      ; 376        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J1       ; 64         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J3       ; 23         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J4       ; 22         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ; 36         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J6       ; 35         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ; 37         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J8       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J10      ; 515        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ; 490        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J13      ; 489        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J14      ; 481        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J15      ; 465        ; 7        ; LEDR[10]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; J16      ; 458        ; 7        ; LEDR[12]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; J17      ; 450        ; 7        ; LEDR[8]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; J18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J19      ; 447        ; 7        ; LEDR[6]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; J20      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J21      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J22      ; 394        ; 6        ; HEX0[5]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J23      ; 387        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J24      ; 386        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J25      ; 365        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J26      ; 364        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J27      ; 338        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J28      ; 337        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K1       ; 28         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 27         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ; 30         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K4       ; 29         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K5       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ; 38         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K8       ; 39         ; 1        ; DRAM_DQM[2]                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 389        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 388        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K24      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K25      ; 371        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K26      ; 370        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K27      ; 362        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K28      ; 361        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 49         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 48         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 32         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L4       ; 31         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ; 21         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L6       ; 43         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 42         ; 1        ; DRAM_DQ[23]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L8       ; 40         ; 1        ; DRAM_DQ[17]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L21      ; 385        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L22      ; 384        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L23      ; 360        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L24      ; 359        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L25      ; 369        ; 6        ; HEX0[4]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L26      ; 363        ; 6        ; HEX0[3]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L27      ; 358        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L28      ; 357        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 51         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 50         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M3       ; 34         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 33         ; 1        ; DRAM_DQ[21]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M5       ; 41         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M6       ; 24         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M7       ; 47         ; 1        ; DRAM_DQ[22]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M8       ; 46         ; 1        ; DRAM_DQ[16]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M21      ; 368        ; 6        ; KEY[1]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M22      ; 342        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M23      ; 344        ; 6        ; KEY[0]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M24      ; 347        ; 6        ; HEX1[0]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M25      ; 356        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M26      ; 355        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M27      ; 354        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M28      ; 353        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N3       ; 45         ; 1        ; DRAM_DQ[19]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N4       ; 44         ; 1        ; DRAM_DQ[20]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N5       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N7       ; 56         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; N8       ; 54         ; 1        ; DRAM_DQM[3]                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N21      ; 348        ; 6        ; KEY[2]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N22      ; 340        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N24      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N25      ; 352        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N26      ; 351        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P1       ; 53         ; 1        ; DRAM_ADDR[3]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 52         ; 1        ; DRAM_DQ[18]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P3       ; 55         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; P4       ; 57         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P5       ; 59         ; 1        ; altera_reserved_tck                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; P6       ; 61         ; 1        ; altera_reserved_tdo                                       ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; P7       ; 58         ; 1        ; altera_reserved_tdi                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; P8       ; 60         ; 1        ; altera_reserved_tms                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; P9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P21      ; 334        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P22      ; 343        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P23      ; 341        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P24      ; 339        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P25      ; 346        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P26      ; 345        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P27      ; 350        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P28      ; 349        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ; 68         ; 2        ; DRAM_DQ[26]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ; 67         ; 2        ; DRAM_DQ[27]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R3       ; 73         ; 2        ; DRAM_DQ[28]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R4       ; 74         ; 2        ; DRAM_BA[1]                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R5       ; 77         ; 2        ; DRAM_ADDR[10]                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R6       ; 70         ; 2        ; DRAM_ADDR[0]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R7       ; 69         ; 2        ; DRAM_DQ[25]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R8       ; 62         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R21      ; 333        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R22      ; 332        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R23      ; 331        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R24      ; 330        ; 5        ; KEY[3]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R25      ; 327        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R26      ; 326        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R27      ; 329        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R28      ; 328        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T3       ; 76         ; 2        ; DRAM_DQ[29]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T4       ; 75         ; 2        ; DRAM_CS_N                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T5       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T7       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T8       ; 100        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 325        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T22      ; 324        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T24      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T25      ; 323        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T26      ; 322        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T28      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U1       ; 80         ; 2        ; DRAM_DQ[31]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U2       ; 79         ; 2        ; DRAM_DQM[0]                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U3       ; 71         ; 2        ; DRAM_DQ[7]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U4       ; 72         ; 2        ; DRAM_DQ[30]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U5       ; 90         ; 2        ; DRAM_DQ[24]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U6       ; 89         ; 2        ; DRAM_RAS_N                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U7       ; 103        ; 2        ; DRAM_BA[0]                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U8       ; 104        ; 2        ; DRAM_ADDR[2]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U21      ; 319        ; 5        ; HEX3[1]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U22      ; 313        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U23      ; 305        ; 5        ; HEX1[5]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U24      ; 316        ; 5        ; HEX1[6]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U25      ; 315        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U26      ; 314        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U27      ; 318        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U28      ; 317        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V1       ; 84         ; 2        ; DRAM_DQ[6]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V2       ; 83         ; 2        ; DRAM_DQ[5]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V3       ; 82         ; 2        ; DRAM_DQ[4]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V4       ; 81         ; 2        ; DRAM_DQ[2]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V5       ; 108        ; 2        ; DRAM_ADDR[4]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V6       ; 107        ; 2        ; DRAM_WE_N                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V7       ; 110        ; 2        ; DRAM_CAS_N                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V8       ; 109        ; 2        ; DRAM_ADDR[1]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 311        ; 5        ; HEX3[0]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V22      ; 312        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V23      ; 309        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V24      ; 308        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V25      ; 307        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V26      ; 306        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V27      ; 304        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V28      ; 303        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ; 88         ; 2        ; DRAM_DQ[3]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W2       ; 87         ; 2        ; DRAM_DQ[1]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W3       ; 112        ; 2        ; DRAM_DQ[0]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W4       ; 111        ; 2        ; DRAM_DQM[1]                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W5       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W7       ; 115        ; 2        ; DRAM_ADDR[6]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W8       ; 116        ; 2        ; DRAM_ADDR[5]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W21      ; 310        ; 5        ; HEX1[2]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W22      ; 321        ; 5        ; HEX1[3]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W24      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W25      ; 300        ; 5        ; HEX1[4]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W26      ; 299        ; 5        ; HEX2[3]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W27      ; 301        ; 5        ; HEX2[5]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W28      ; 302        ; 5        ; HEX2[6]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y1       ; 66         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; Y2       ; 65         ; 2        ; CLOCK_50                                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y3       ; 92         ; 2        ; DRAM_DQ[8]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y4       ; 91         ; 2        ; DRAM_DQ[9]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y5       ; 114        ; 2        ; DRAM_ADDR[8]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y6       ; 113        ; 2        ; DRAM_ADDR[9]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y7       ; 117        ; 2        ; DRAM_ADDR[12]                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y8       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y9       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y10      ; 140        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y12      ; 187        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y13      ; 189        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y14      ; 197        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y15      ; 198        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y16      ; 250        ; 4        ; GPIO[5]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y17      ; 249        ; 4        ; GPIO[3]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y19      ; 263        ; 4        ; HEX3[6]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y20      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y21      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y22      ; 320        ; 5        ; HEX1[1]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y23      ; 288        ; 5        ; SW[17]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y24      ; 287        ; 5        ; SW[16]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y25      ; 298        ; 5        ; HEX2[2]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y26      ; 297        ; 5        ; HEX2[4]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y27      ; 336        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; Y28      ; 335        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                                        ;
+-------------------------------+------------------------------------------------------------------------------------------+---------------------------------------------------------+
; Name                          ; altplldram:altplldram_inst|altpll:altpll_component|altplldram_altpll:auto_generated|pll1 ; altpll:altpll_component|altpll_chi2:auto_generated|pll1 ;
+-------------------------------+------------------------------------------------------------------------------------------+---------------------------------------------------------+
; SDC pin name                  ; altplldram_inst|altpll_component|auto_generated|pll1                                     ; altpll_component|auto_generated|pll1                    ;
; PLL mode                      ; Normal                                                                                   ; Normal                                                  ;
; Compensate clock              ; clock0                                                                                   ; clock0                                                  ;
; Compensated input/output pins ; --                                                                                       ; --                                                      ;
; Switchover type               ; --                                                                                       ; --                                                      ;
; Input frequency 0             ; 50.0 MHz                                                                                 ; 50.0 MHz                                                ;
; Input frequency 1             ; --                                                                                       ; --                                                      ;
; Nominal PFD frequency         ; 7.1 MHz                                                                                  ; 50.0 MHz                                                ;
; Nominal VCO frequency         ; 1064.3 MHz                                                                               ; 500.0 MHz                                               ;
; VCO post scale K counter      ; --                                                                                       ; 2                                                       ;
; VCO frequency control         ; Auto                                                                                     ; Auto                                                    ;
; VCO phase shift step          ; 117 ps                                                                                   ; 250 ps                                                  ;
; VCO multiply                  ; --                                                                                       ; --                                                      ;
; VCO divide                    ; --                                                                                       ; --                                                      ;
; Freq min lock                 ; 37.8 MHz                                                                                 ; 30.0 MHz                                                ;
; Freq max lock                 ; 61.09 MHz                                                                                ; 65.02 MHz                                               ;
; M VCO Tap                     ; 3                                                                                        ; 0                                                       ;
; M Initial                     ; 4                                                                                        ; 1                                                       ;
; M value                       ; 149                                                                                      ; 10                                                      ;
; N value                       ; 7                                                                                        ; 1                                                       ;
; Charge pump current           ; setting 1                                                                                ; setting 1                                               ;
; Loop filter resistance        ; setting 16                                                                               ; setting 27                                              ;
; Loop filter capacitance       ; setting 0                                                                                ; setting 0                                               ;
; Bandwidth                     ; 340 kHz to 540 kHz                                                                       ; 1.03 MHz to 1.97 MHz                                    ;
; Bandwidth type                ; Medium                                                                                   ; Medium                                                  ;
; Real time reconfigurable      ; Off                                                                                      ; Off                                                     ;
; Scan chain MIF file           ; --                                                                                       ; --                                                      ;
; Preserve PLL counter order    ; Off                                                                                      ; Off                                                     ;
; PLL location                  ; PLL_1                                                                                    ; PLL_3                                                   ;
; Inclk0 signal                 ; CLOCK_50                                                                                 ; CLOCK_50                                                ;
; Inclk1 signal                 ; --                                                                                       ; --                                                      ;
; Inclk0 signal type            ; Dedicated Pin                                                                            ; Dedicated Pin                                           ;
; Inclk1 signal type            ; --                                                                                       ; --                                                      ;
+-------------------------------+------------------------------------------------------------------------------------------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------------+
; Name                                                                                                 ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift     ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                                ;
+------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------------+
; altplldram:altplldram_inst|altpll:altpll_component|altplldram_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 149  ; 56  ; 133.04 MHz       ; 0 (0 ps)        ; 5.63 (117 ps)    ; 50/50      ; C0      ; 8             ; 4/4 Even   ; --            ; 4       ; 3       ; altplldram_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altplldram:altplldram_inst|altpll:altpll_component|altplldram_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 149  ; 56  ; 133.04 MHz       ; -152 (-3171 ps) ; 5.63 (117 ps)    ; 50/50      ; C1      ; 8             ; 4/4 Even   ; --            ; 1       ; 0       ; altplldram_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altpll:altpll_component|altpll_chi2:auto_generated|clk[0]                                            ; clock0       ; 5    ; 2   ; 125.0 MHz        ; 0 (0 ps)        ; 11.25 (250 ps)   ; 50/50      ; C0      ; 4             ; 2/2 Even   ; --            ; 1       ; 0       ; altpll_component|auto_generated|pll1|clk[0]                 ;
; altpll:altpll_component|altpll_chi2:auto_generated|clk[1]                                            ; clock1       ; 5    ; 2   ; 125.0 MHz        ; 90 (2000 ps)    ; 11.25 (250 ps)   ; 50/50      ; C1      ; 4             ; 2/2 Even   ; --            ; 2       ; 0       ; altpll_component|auto_generated|pll1|clk[1]                 ;
+------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------------+


+---------------------------------------------------------+
; I/O Assignment Warnings                                 ;
+------------------+--------------------------------------+
; Pin Name         ; Reason                               ;
+------------------+--------------------------------------+
; LEDG[0]          ; Missing drive strength and slew rate ;
; LEDG[1]          ; Missing drive strength and slew rate ;
; LEDG[2]          ; Missing drive strength and slew rate ;
; LEDG[3]          ; Missing drive strength and slew rate ;
; LEDG[4]          ; Missing drive strength and slew rate ;
; LEDG[5]          ; Missing drive strength and slew rate ;
; LEDG[6]          ; Missing drive strength and slew rate ;
; LEDG[7]          ; Missing drive strength and slew rate ;
; LEDG[8]          ; Missing drive strength and slew rate ;
; LEDR[0]          ; Missing drive strength and slew rate ;
; LEDR[1]          ; Missing drive strength and slew rate ;
; LEDR[2]          ; Missing drive strength and slew rate ;
; LEDR[3]          ; Missing drive strength and slew rate ;
; LEDR[4]          ; Missing drive strength and slew rate ;
; LEDR[5]          ; Missing drive strength and slew rate ;
; LEDR[6]          ; Missing drive strength and slew rate ;
; LEDR[7]          ; Missing drive strength and slew rate ;
; LEDR[8]          ; Missing drive strength and slew rate ;
; LEDR[9]          ; Missing drive strength and slew rate ;
; LEDR[10]         ; Missing drive strength and slew rate ;
; LEDR[11]         ; Missing drive strength and slew rate ;
; LEDR[12]         ; Missing drive strength and slew rate ;
; LEDR[13]         ; Missing drive strength and slew rate ;
; LEDR[14]         ; Missing drive strength and slew rate ;
; LEDR[15]         ; Missing drive strength and slew rate ;
; LEDR[16]         ; Missing drive strength and slew rate ;
; LEDR[17]         ; Missing drive strength and slew rate ;
; HEX0[0]          ; Missing drive strength and slew rate ;
; HEX0[1]          ; Missing drive strength and slew rate ;
; HEX0[2]          ; Missing drive strength and slew rate ;
; HEX0[3]          ; Missing drive strength and slew rate ;
; HEX0[4]          ; Missing drive strength and slew rate ;
; HEX0[5]          ; Missing drive strength and slew rate ;
; HEX0[6]          ; Missing drive strength and slew rate ;
; HEX1[0]          ; Missing drive strength and slew rate ;
; HEX1[1]          ; Missing drive strength and slew rate ;
; HEX1[2]          ; Missing drive strength and slew rate ;
; HEX1[3]          ; Missing drive strength and slew rate ;
; HEX1[4]          ; Missing drive strength and slew rate ;
; HEX1[5]          ; Missing drive strength and slew rate ;
; HEX1[6]          ; Missing drive strength and slew rate ;
; HEX2[0]          ; Missing drive strength and slew rate ;
; HEX2[1]          ; Missing drive strength and slew rate ;
; HEX2[2]          ; Missing drive strength and slew rate ;
; HEX2[3]          ; Missing drive strength and slew rate ;
; HEX2[4]          ; Missing drive strength and slew rate ;
; HEX2[5]          ; Missing drive strength and slew rate ;
; HEX2[6]          ; Missing drive strength and slew rate ;
; HEX3[0]          ; Missing drive strength and slew rate ;
; HEX3[1]          ; Missing drive strength and slew rate ;
; HEX3[2]          ; Missing drive strength               ;
; HEX3[3]          ; Missing drive strength               ;
; HEX3[4]          ; Missing drive strength               ;
; HEX3[5]          ; Missing drive strength               ;
; HEX3[6]          ; Missing drive strength               ;
; HEX4[0]          ; Missing drive strength               ;
; HEX4[1]          ; Missing drive strength               ;
; HEX4[2]          ; Missing drive strength               ;
; HEX4[3]          ; Missing drive strength               ;
; HEX4[4]          ; Missing drive strength               ;
; HEX4[5]          ; Missing drive strength               ;
; HEX4[6]          ; Missing drive strength               ;
; HEX5[0]          ; Missing drive strength               ;
; HEX5[1]          ; Missing drive strength               ;
; HEX5[2]          ; Missing drive strength               ;
; HEX5[3]          ; Missing drive strength               ;
; HEX5[4]          ; Missing drive strength               ;
; HEX5[5]          ; Missing drive strength               ;
; HEX5[6]          ; Missing drive strength               ;
; HEX6[0]          ; Missing drive strength               ;
; HEX6[1]          ; Missing drive strength               ;
; HEX6[2]          ; Missing drive strength               ;
; HEX6[3]          ; Missing drive strength               ;
; HEX6[4]          ; Missing drive strength               ;
; HEX6[5]          ; Missing drive strength               ;
; HEX6[6]          ; Missing drive strength               ;
; HEX7[0]          ; Missing drive strength               ;
; HEX7[1]          ; Missing drive strength               ;
; HEX7[2]          ; Missing drive strength               ;
; HEX7[3]          ; Missing drive strength               ;
; HEX7[4]          ; Missing drive strength               ;
; HEX7[5]          ; Missing drive strength               ;
; HEX7[6]          ; Missing drive strength               ;
; GPIO[0]          ; Missing drive strength               ;
; GPIO[1]          ; Missing drive strength               ;
; GPIO[2]          ; Missing drive strength               ;
; GPIO[3]          ; Missing drive strength               ;
; GPIO[4]          ; Missing drive strength               ;
; GPIO[5]          ; Missing drive strength               ;
; GPIO[6]          ; Missing drive strength               ;
; GPIO[7]          ; Missing drive strength               ;
; GPIO[8]          ; Missing drive strength               ;
; GPIO[9]          ; Missing drive strength               ;
; GPIO[10]         ; Missing drive strength               ;
; GPIO[11]         ; Missing drive strength               ;
; GPIO[12]         ; Missing drive strength               ;
; GPIO[13]         ; Missing drive strength               ;
; GPIO[14]         ; Missing drive strength               ;
; GPIO[15]         ; Missing drive strength               ;
; GPIO[16]         ; Missing drive strength               ;
; GPIO[17]         ; Missing drive strength               ;
; GPIO[18]         ; Missing drive strength               ;
; GPIO[19]         ; Missing drive strength               ;
; GPIO[20]         ; Missing drive strength               ;
; GPIO[21]         ; Missing drive strength               ;
; GPIO[22]         ; Missing drive strength               ;
; GPIO[23]         ; Missing drive strength               ;
; GPIO[24]         ; Missing drive strength               ;
; GPIO[25]         ; Missing drive strength               ;
; GPIO[26]         ; Missing drive strength               ;
; GPIO[27]         ; Missing drive strength               ;
; GPIO[28]         ; Missing drive strength               ;
; GPIO[29]         ; Missing drive strength               ;
; GPIO[30]         ; Missing drive strength               ;
; GPIO[31]         ; Missing drive strength               ;
; GPIO[32]         ; Missing drive strength               ;
; GPIO[33]         ; Missing drive strength               ;
; GPIO[34]         ; Missing drive strength               ;
; GPIO[35]         ; Missing drive strength               ;
; ENET0_GTX_CLK    ; Missing drive strength and slew rate ;
; ENET0_TX_DATA[0] ; Missing drive strength and slew rate ;
; ENET0_TX_DATA[1] ; Missing drive strength and slew rate ;
; ENET0_TX_DATA[2] ; Missing drive strength and slew rate ;
; ENET0_TX_DATA[3] ; Missing drive strength and slew rate ;
; ENET0_TX_EN      ; Missing drive strength and slew rate ;
; ENET0_RST_N      ; Missing drive strength and slew rate ;
; ENET1_GTX_CLK    ; Missing drive strength and slew rate ;
; ENET1_TX_DATA[0] ; Missing drive strength and slew rate ;
; ENET1_TX_DATA[1] ; Missing drive strength and slew rate ;
; ENET1_TX_DATA[2] ; Missing drive strength and slew rate ;
; ENET1_TX_DATA[3] ; Missing drive strength and slew rate ;
; ENET1_TX_EN      ; Missing drive strength and slew rate ;
; ENET1_RST_N      ; Missing drive strength and slew rate ;
; UART_TXD         ; Missing drive strength               ;
; DRAM_ADDR[0]     ; Missing drive strength               ;
; DRAM_ADDR[1]     ; Missing drive strength               ;
; DRAM_ADDR[2]     ; Missing drive strength               ;
; DRAM_ADDR[3]     ; Missing drive strength               ;
; DRAM_ADDR[4]     ; Missing drive strength               ;
; DRAM_ADDR[5]     ; Missing drive strength               ;
; DRAM_ADDR[6]     ; Missing drive strength               ;
; DRAM_ADDR[7]     ; Missing drive strength               ;
; DRAM_ADDR[8]     ; Missing drive strength               ;
; DRAM_ADDR[9]     ; Missing drive strength               ;
; DRAM_ADDR[10]    ; Missing drive strength               ;
; DRAM_ADDR[11]    ; Missing drive strength               ;
; DRAM_ADDR[12]    ; Missing drive strength               ;
; DRAM_BA[0]       ; Missing drive strength               ;
; DRAM_BA[1]       ; Missing drive strength               ;
; DRAM_CAS_N       ; Missing drive strength               ;
; DRAM_CKE         ; Missing drive strength               ;
; DRAM_CLK         ; Missing drive strength               ;
; DRAM_CS_N        ; Missing drive strength               ;
; DRAM_DQM[0]      ; Missing drive strength               ;
; DRAM_DQM[1]      ; Missing drive strength               ;
; DRAM_DQM[2]      ; Missing drive strength               ;
; DRAM_DQM[3]      ; Missing drive strength               ;
; DRAM_RAS_N       ; Missing drive strength               ;
; DRAM_WE_N        ; Missing drive strength               ;
; DRAM_DQ[0]       ; Missing drive strength               ;
; DRAM_DQ[1]       ; Missing drive strength               ;
; DRAM_DQ[2]       ; Missing drive strength               ;
; DRAM_DQ[3]       ; Missing drive strength               ;
; DRAM_DQ[4]       ; Missing drive strength               ;
; DRAM_DQ[5]       ; Missing drive strength               ;
; DRAM_DQ[6]       ; Missing drive strength               ;
; DRAM_DQ[7]       ; Missing drive strength               ;
; DRAM_DQ[8]       ; Missing drive strength               ;
; DRAM_DQ[9]       ; Missing drive strength               ;
; DRAM_DQ[10]      ; Missing drive strength               ;
; DRAM_DQ[11]      ; Missing drive strength               ;
; DRAM_DQ[12]      ; Missing drive strength               ;
; DRAM_DQ[13]      ; Missing drive strength               ;
; DRAM_DQ[14]      ; Missing drive strength               ;
; DRAM_DQ[15]      ; Missing drive strength               ;
; DRAM_DQ[16]      ; Missing drive strength               ;
; DRAM_DQ[17]      ; Missing drive strength               ;
; DRAM_DQ[18]      ; Missing drive strength               ;
; DRAM_DQ[19]      ; Missing drive strength               ;
; DRAM_DQ[20]      ; Missing drive strength               ;
; DRAM_DQ[21]      ; Missing drive strength               ;
; DRAM_DQ[22]      ; Missing drive strength               ;
; DRAM_DQ[23]      ; Missing drive strength               ;
; DRAM_DQ[24]      ; Missing drive strength               ;
; DRAM_DQ[25]      ; Missing drive strength               ;
; DRAM_DQ[26]      ; Missing drive strength               ;
; DRAM_DQ[27]      ; Missing drive strength               ;
; DRAM_DQ[28]      ; Missing drive strength               ;
; DRAM_DQ[29]      ; Missing drive strength               ;
; DRAM_DQ[30]      ; Missing drive strength               ;
; DRAM_DQ[31]      ; Missing drive strength               ;
+------------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                              ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |fpga                                                                                                                                   ; 3172 (1)    ; 2092 (0)                  ; 24 (24)       ; 148608      ; 21   ; 0            ; 0       ; 0         ; 229  ; 0            ; 1080 (1)     ; 489 (0)           ; 1603 (0)         ; |fpga                                                                                                                                                                                                                                                                                                                                            ; fpga                              ; work         ;
;    |altpll:altpll_component|                                                                                                            ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |fpga|altpll:altpll_component                                                                                                                                                                                                                                                                                                                    ; altpll                            ; work         ;
;       |altpll_chi2:auto_generated|                                                                                                      ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |fpga|altpll:altpll_component|altpll_chi2:auto_generated                                                                                                                                                                                                                                                                                         ; altpll_chi2                       ; work         ;
;    |altplldram:altplldram_inst|                                                                                                         ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |fpga|altplldram:altplldram_inst                                                                                                                                                                                                                                                                                                                 ; altplldram                        ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |fpga|altplldram:altplldram_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                         ; altpll                            ; work         ;
;          |altplldram_altpll:auto_generated|                                                                                             ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |fpga|altplldram:altplldram_inst|altpll:altpll_component|altplldram_altpll:auto_generated                                                                                                                                                                                                                                                        ; altplldram_altpll                 ; work         ;
;    |debounce_switch:debounce_switch_inst|                                                                                               ; 125 (125)   ; 114 (114)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 54 (54)           ; 60 (60)          ; |fpga|debounce_switch:debounce_switch_inst                                                                                                                                                                                                                                                                                                       ; debounce_switch                   ; work         ;
;    |fpga_core:core_inst|                                                                                                                ; 2414 (0)    ; 1503 (0)                  ; 0 (0)         ; 147456      ; 20   ; 0            ; 0       ; 0         ; 0    ; 0            ; 911 (0)      ; 253 (0)           ; 1250 (0)         ; |fpga|fpga_core:core_inst                                                                                                                                                                                                                                                                                                                        ; fpga_core                         ; work         ;
;       |axis_uart_v1_0:axis_uart|                                                                                                        ; 430 (0)     ; 320 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 110 (0)      ; 119 (0)           ; 201 (0)          ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart                                                                                                                                                                                                                                                                                               ; axis_uart_v1_0                    ; work         ;
;          |uart_tx:uart_tx_inst|                                                                                                         ; 430 (80)    ; 320 (32)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 110 (48)     ; 119 (1)           ; 201 (159)        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst                                                                                                                                                                                                                                                                          ; uart_tx                           ; work         ;
;             |uart_fifo:fifo_sync_inst|                                                                                                  ; 327 (327)   ; 272 (272)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (55)      ; 118 (118)         ; 154 (154)        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst                                                                                                                                                                                                                                                 ; uart_fifo                         ; work         ;
;             |uart_prescaler:prescaler_inst|                                                                                             ; 23 (23)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 16 (16)          ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_prescaler:prescaler_inst                                                                                                                                                                                                                                            ; uart_prescaler                    ; work         ;
;       |eth_mac_1g_rgmii_fifo:eth_mac_inst0|                                                                                             ; 919 (0)     ; 535 (0)                   ; 0 (0)         ; 73728       ; 10   ; 0            ; 0       ; 0         ; 0    ; 0            ; 384 (0)      ; 48 (0)            ; 487 (0)          ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0                                                                                                                                                                                                                                                                                    ; eth_mac_1g_rgmii_fifo             ; work         ;
;          |axis_async_fifo_adapter:rx_fifo|                                                                                              ; 258 (0)     ; 156 (0)                   ; 0 (0)         ; 36864       ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 102 (0)      ; 10 (0)            ; 146 (0)          ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo                                                                                                                                                                                                                                                    ; axis_async_fifo_adapter           ; work         ;
;             |axis_async_fifo:fifo_inst|                                                                                                 ; 258 (258)   ; 156 (156)                 ; 0 (0)         ; 36864       ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 102 (102)    ; 10 (10)           ; 146 (146)        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst                                                                                                                                                                                                                          ; axis_async_fifo                   ; work         ;
;                |altsyncram:mem_rtl_0|                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 36864       ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;                   |altsyncram_k6d1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 36864       ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated                                                                                                                                                                      ; altsyncram_k6d1                   ; work         ;
;          |axis_async_fifo_adapter:tx_fifo|                                                                                              ; 236 (0)     ; 146 (0)                   ; 0 (0)         ; 36864       ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 90 (0)       ; 4 (0)             ; 142 (0)          ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo                                                                                                                                                                                                                                                    ; axis_async_fifo_adapter           ; work         ;
;             |axis_async_fifo:fifo_inst|                                                                                                 ; 236 (236)   ; 146 (146)                 ; 0 (0)         ; 36864       ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 90 (90)      ; 4 (4)             ; 142 (142)        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst                                                                                                                                                                                                                          ; axis_async_fifo                   ; work         ;
;                |altsyncram:mem_rtl_0|                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 36864       ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;                   |altsyncram_40e1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 36864       ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_40e1:auto_generated                                                                                                                                                                      ; altsyncram_40e1                   ; work         ;
;          |eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|                                                                                       ; 425 (28)    ; 233 (22)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 192 (7)      ; 34 (6)            ; 199 (15)         ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst                                                                                                                                                                                                                                             ; eth_mac_1g_rgmii                  ; work         ;
;             |eth_mac_1g:eth_mac_1g_inst|                                                                                                ; 340 (0)     ; 175 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 165 (0)      ; 2 (0)             ; 173 (0)          ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst                                                                                                                                                                                                                  ; eth_mac_1g                        ; work         ;
;                |axis_gmii_rx:axis_gmii_rx_inst|                                                                                         ; 154 (119)   ; 97 (97)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (23)      ; 2 (2)             ; 95 (87)          ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst                                                                                                                                                                                   ; axis_gmii_rx                      ; work         ;
;                   |lfsr:eth_crc_8|                                                                                                      ; 42 (42)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (34)      ; 0 (0)             ; 8 (8)            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|lfsr:eth_crc_8                                                                                                                                                                    ; lfsr                              ; work         ;
;                |axis_gmii_tx:axis_gmii_tx_inst|                                                                                         ; 186 (156)   ; 78 (78)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 108 (78)     ; 0 (0)             ; 78 (78)          ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst                                                                                                                                                                                   ; axis_gmii_tx                      ; work         ;
;                   |lfsr:eth_crc_8|                                                                                                      ; 30 (30)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (30)      ; 0 (0)             ; 0 (0)            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|lfsr:eth_crc_8                                                                                                                                                                    ; lfsr                              ; work         ;
;             |rgmii_phy_if:rgmii_phy_if_inst|                                                                                            ; 57 (37)     ; 36 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 26 (6)            ; 11 (11)          ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst                                                                                                                                                                                                              ; rgmii_phy_if                      ; work         ;
;                |oddr:clk_oddr_inst|                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst                                                                                                                                                                                           ; oddr                              ; work         ;
;                   |altddio_out:altddio_out_inst|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst                                                                                                                                                              ; altddio_out                       ; work         ;
;                      |ddio_out_86d:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated                                                                                                                                  ; ddio_out_86d                      ; work         ;
;                |oddr:data_oddr_inst|                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst                                                                                                                                                                                          ; oddr                              ; work         ;
;                   |altddio_out:altddio_out_inst|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst                                                                                                                                                             ; altddio_out                       ; work         ;
;                      |ddio_out_c6d:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst|ddio_out_c6d:auto_generated                                                                                                                                 ; ddio_out_c6d                      ; work         ;
;                |ssio_ddr_in:rx_ssio_ddr_inst|                                                                                           ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 20 (0)            ; 0 (0)            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst                                                                                                                                                                                 ; ssio_ddr_in                       ; work         ;
;                   |iddr:data_iddr_inst|                                                                                                 ; 20 (5)      ; 20 (5)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 20 (5)            ; 0 (0)            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst                                                                                                                                                             ; iddr                              ; work         ;
;                      |altddio_in:altddio_in_inst|                                                                                       ; 15 (0)      ; 15 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (0)            ; 0 (0)            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst                                                                                                                                  ; altddio_in                        ; work         ;
;                         |ddio_in_b2d:auto_generated|                                                                                    ; 15 (15)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 0 (0)            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated                                                                                                       ; ddio_in_b2d                       ; work         ;
;       |eth_mac_1g_rgmii_fifo:eth_mac_inst1|                                                                                             ; 916 (0)     ; 526 (0)                   ; 0 (0)         ; 73728       ; 10   ; 0            ; 0       ; 0         ; 0    ; 0            ; 390 (0)      ; 42 (0)            ; 484 (0)          ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1                                                                                                                                                                                                                                                                                    ; eth_mac_1g_rgmii_fifo             ; work         ;
;          |axis_async_fifo_adapter:rx_fifo|                                                                                              ; 258 (0)     ; 155 (0)                   ; 0 (0)         ; 36864       ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 102 (0)      ; 11 (0)            ; 145 (0)          ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo                                                                                                                                                                                                                                                    ; axis_async_fifo_adapter           ; work         ;
;             |axis_async_fifo:fifo_inst|                                                                                                 ; 258 (258)   ; 155 (155)                 ; 0 (0)         ; 36864       ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 102 (102)    ; 11 (11)           ; 145 (145)        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst                                                                                                                                                                                                                          ; axis_async_fifo                   ; work         ;
;                |altsyncram:mem_rtl_0|                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 36864       ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;                   |altsyncram_k6d1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 36864       ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated                                                                                                                                                                      ; altsyncram_k6d1                   ; work         ;
;          |axis_async_fifo_adapter:tx_fifo|                                                                                              ; 231 (0)     ; 141 (0)                   ; 0 (0)         ; 36864       ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 90 (0)       ; 0 (0)             ; 141 (0)          ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo                                                                                                                                                                                                                                                    ; axis_async_fifo_adapter           ; work         ;
;             |axis_async_fifo:fifo_inst|                                                                                                 ; 231 (231)   ; 141 (141)                 ; 0 (0)         ; 36864       ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 90 (90)      ; 0 (0)             ; 141 (141)        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst                                                                                                                                                                                                                          ; axis_async_fifo                   ; work         ;
;                |altsyncram:mem_rtl_0|                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 36864       ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;                   |altsyncram_40e1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 36864       ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_40e1:auto_generated                                                                                                                                                                      ; altsyncram_40e1                   ; work         ;
;          |eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|                                                                                       ; 428 (29)    ; 230 (22)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 198 (7)      ; 31 (5)            ; 199 (15)         ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst                                                                                                                                                                                                                                             ; eth_mac_1g_rgmii                  ; work         ;
;             |eth_mac_1g:eth_mac_1g_inst|                                                                                                ; 347 (0)     ; 175 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 170 (0)      ; 4 (0)             ; 173 (0)          ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst                                                                                                                                                                                                                  ; eth_mac_1g                        ; work         ;
;                |axis_gmii_rx:axis_gmii_rx_inst|                                                                                         ; 159 (121)   ; 97 (97)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (23)      ; 4 (4)             ; 94 (87)          ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst                                                                                                                                                                                   ; axis_gmii_rx                      ; work         ;
;                   |lfsr:eth_crc_8|                                                                                                      ; 45 (45)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (38)      ; 0 (0)             ; 7 (7)            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|lfsr:eth_crc_8                                                                                                                                                                    ; lfsr                              ; work         ;
;                |axis_gmii_tx:axis_gmii_tx_inst|                                                                                         ; 188 (157)   ; 78 (78)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 109 (78)     ; 0 (0)             ; 79 (79)          ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst                                                                                                                                                                                   ; axis_gmii_tx                      ; work         ;
;                   |lfsr:eth_crc_8|                                                                                                      ; 31 (31)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (31)      ; 0 (0)             ; 0 (0)            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|lfsr:eth_crc_8                                                                                                                                                                    ; lfsr                              ; work         ;
;             |rgmii_phy_if:rgmii_phy_if_inst|                                                                                            ; 54 (34)     ; 33 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (21)      ; 22 (2)            ; 11 (11)          ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst                                                                                                                                                                                                              ; rgmii_phy_if                      ; work         ;
;                |oddr:clk_oddr_inst|                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst                                                                                                                                                                                           ; oddr                              ; work         ;
;                   |altddio_out:altddio_out_inst|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst                                                                                                                                                              ; altddio_out                       ; work         ;
;                      |ddio_out_86d:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated                                                                                                                                  ; ddio_out_86d                      ; work         ;
;                |oddr:data_oddr_inst|                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst                                                                                                                                                                                          ; oddr                              ; work         ;
;                   |altddio_out:altddio_out_inst|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst                                                                                                                                                             ; altddio_out                       ; work         ;
;                      |ddio_out_c6d:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst|ddio_out_c6d:auto_generated                                                                                                                                 ; ddio_out_c6d                      ; work         ;
;                |ssio_ddr_in:rx_ssio_ddr_inst|                                                                                           ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 20 (0)            ; 0 (0)            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst                                                                                                                                                                                 ; ssio_ddr_in                       ; work         ;
;                   |iddr:data_iddr_inst|                                                                                                 ; 20 (5)      ; 20 (5)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 20 (5)            ; 0 (0)            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst                                                                                                                                                             ; iddr                              ; work         ;
;                      |altddio_in:altddio_in_inst|                                                                                       ; 15 (0)      ; 15 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (0)            ; 0 (0)            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst                                                                                                                                  ; altddio_in                        ; work         ;
;                         |ddio_in_b2d:auto_generated|                                                                                    ; 15 (15)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 0 (0)            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated                                                                                                       ; ddio_in_b2d                       ; work         ;
;       |sdram_controller:sdram_ctl|                                                                                                      ; 149 (149)   ; 122 (122)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (27)      ; 44 (44)           ; 78 (78)          ; |fpga|fpga_core:core_inst|sdram_controller:sdram_ctl                                                                                                                                                                                                                                                                                             ; sdram_controller                  ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 146 (1)     ; 90 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (1)       ; 23 (0)            ; 67 (0)           ; |fpga|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 145 (0)     ; 90 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (0)       ; 23 (0)            ; 67 (0)           ; |fpga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 145 (0)     ; 90 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (0)       ; 23 (0)            ; 67 (0)           ; |fpga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 145 (6)     ; 90 (5)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (1)       ; 23 (4)            ; 67 (0)           ; |fpga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 140 (0)     ; 85 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (0)       ; 19 (0)            ; 67 (0)           ; |fpga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 140 (99)    ; 85 (57)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (41)      ; 19 (19)           ; 67 (41)          ; |fpga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |fpga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |fpga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 478 (20)    ; 379 (18)                  ; 0 (0)         ; 1152        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 99 (2)       ; 156 (18)          ; 223 (0)          ; |fpga|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 458 (0)     ; 361 (0)                   ; 0 (0)         ; 1152        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 97 (0)       ; 138 (0)           ; 223 (0)          ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 458 (143)   ; 361 (110)                 ; 0 (0)         ; 1152        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 97 (33)      ; 138 (52)          ; 223 (56)         ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 48 (46)     ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 31 (31)           ; 17 (0)           ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 15 (0)           ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_ssc:auto_generated|                                                                                              ; 15 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 15 (15)          ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                              ; mux_ssc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1152        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_8224:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1152        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8224:auto_generated                                                                                                                                                 ; altsyncram_8224                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 0 (0)            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 68 (68)     ; 44 (44)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 7 (7)             ; 39 (39)          ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 64 (1)      ; 61 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 41 (0)            ; 20 (1)           ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 45 (0)      ; 45 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 27 (0)            ; 18 (0)           ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 27 (27)     ; 27 (27)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 26 (26)           ; 1 (1)            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 19 (0)      ; 18 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 18 (0)           ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 14 (4)      ; 11 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 10 (0)            ; 1 (1)            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 0 (0)            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 71 (9)      ; 55 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (9)       ; 0 (0)             ; 55 (0)           ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 6 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 4 (0)            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_1fi:auto_generated|                                                                                             ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_1fi:auto_generated                                                             ; cntr_1fi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)       ; 7 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (0)            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_i6j:auto_generated|                                                                                             ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                      ; cntr_i6j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 4 (0)            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                            ; cntr_egi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 15 (15)          ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 16 (16)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 15 (15)          ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 8 (8)            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |sync_reset:sync_reset_inst|                                                                                                         ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 1 (1)            ; |fpga|sync_reset:sync_reset_inst                                                                                                                                                                                                                                                                                                                 ; sync_reset                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                   ;
+------------------+----------+---------------+---------------+-----------------------+----------+------+
; Name             ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE ;
+------------------+----------+---------------+---------------+-----------------------+----------+------+
; KEY[0]           ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; KEY[1]           ; Input    ; --            ; --            ; --                    ; --       ; --   ;
; KEY[2]           ; Input    ; --            ; --            ; --                    ; --       ; --   ;
; LEDG[0]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; LEDG[1]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; LEDG[2]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; LEDG[3]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; LEDG[4]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; LEDG[5]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; LEDG[6]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; LEDG[7]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; LEDG[8]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; LEDR[0]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; LEDR[1]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; LEDR[2]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; LEDR[3]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; LEDR[4]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; LEDR[5]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; LEDR[6]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; LEDR[7]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; LEDR[8]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; LEDR[9]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; LEDR[10]         ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; LEDR[11]         ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; LEDR[12]         ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; LEDR[13]         ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; LEDR[14]         ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; LEDR[15]         ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; LEDR[16]         ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; LEDR[17]         ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX0[0]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX0[1]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX0[2]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX0[3]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX0[4]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX0[5]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX0[6]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX1[0]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX1[1]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX1[2]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX1[3]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX1[4]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX1[5]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX1[6]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX2[0]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX2[1]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX2[2]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX2[3]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX2[4]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX2[5]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX2[6]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX3[0]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX3[1]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX3[2]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX3[3]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX3[4]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX3[5]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX3[6]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX4[0]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX4[1]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX4[2]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX4[3]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX4[4]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX4[5]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX4[6]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX5[0]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX5[1]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX5[2]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX5[3]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX5[4]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX5[5]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX5[6]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX6[0]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX6[1]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX6[2]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX6[3]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX6[4]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX6[5]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX6[6]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX7[0]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX7[1]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX7[2]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX7[3]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX7[4]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX7[5]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; HEX7[6]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; GPIO[0]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; GPIO[1]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; GPIO[2]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; GPIO[3]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; GPIO[4]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; GPIO[5]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; GPIO[6]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; GPIO[7]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; GPIO[8]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; GPIO[9]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; GPIO[10]         ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; GPIO[11]         ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; GPIO[12]         ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; GPIO[13]         ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; GPIO[14]         ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; GPIO[15]         ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; GPIO[16]         ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; GPIO[17]         ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; GPIO[18]         ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; GPIO[19]         ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; GPIO[20]         ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; GPIO[21]         ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; GPIO[22]         ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; GPIO[23]         ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; GPIO[24]         ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; GPIO[25]         ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; GPIO[26]         ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; GPIO[27]         ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; GPIO[28]         ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; GPIO[29]         ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; GPIO[30]         ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; GPIO[31]         ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; GPIO[32]         ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; GPIO[33]         ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; GPIO[34]         ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; GPIO[35]         ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; ENET0_GTX_CLK    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; ENET0_TX_DATA[0] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; ENET0_TX_DATA[1] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; ENET0_TX_DATA[2] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; ENET0_TX_DATA[3] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; ENET0_TX_EN      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; ENET0_RST_N      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; ENET0_INT_N      ; Input    ; --            ; --            ; --                    ; --       ; --   ;
; ENET1_GTX_CLK    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; ENET1_TX_DATA[0] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; ENET1_TX_DATA[1] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; ENET1_TX_DATA[2] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; ENET1_TX_DATA[3] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; ENET1_TX_EN      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; ENET1_RST_N      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; ENET1_INT_N      ; Input    ; --            ; --            ; --                    ; --       ; --   ;
; UART_TXD         ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; UART_RXD         ; Input    ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_ADDR[0]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_ADDR[1]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_ADDR[2]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_ADDR[3]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_ADDR[4]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_ADDR[5]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_ADDR[6]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_ADDR[7]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_ADDR[8]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_ADDR[9]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_ADDR[10]    ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_ADDR[11]    ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_ADDR[12]    ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_BA[0]       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_BA[1]       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_CAS_N       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_CKE         ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_CLK         ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_CS_N        ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQM[0]      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQM[1]      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQM[2]      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQM[3]      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_RAS_N       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_WE_N        ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[0]       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[1]       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[2]       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[3]       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[4]       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[5]       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[6]       ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; DRAM_DQ[7]       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[8]       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[9]       ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; DRAM_DQ[10]      ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; DRAM_DQ[11]      ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[12]      ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[13]      ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[14]      ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[15]      ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[16]      ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[17]      ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[18]      ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[19]      ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[20]      ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[21]      ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[22]      ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[23]      ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[24]      ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[25]      ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[26]      ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[27]      ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[28]      ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[29]      ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[30]      ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; DRAM_DQ[31]      ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; KEY[3]           ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; CLOCK_50         ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; SW[0]            ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; SW[1]            ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; SW[2]            ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; SW[3]            ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; SW[16]           ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; SW[15]           ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; SW[17]           ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; ENET0_RX_CLK     ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; ENET1_RX_CLK     ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; SW[4]            ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; SW[5]            ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; SW[6]            ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; SW[7]            ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; SW[8]            ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; SW[9]            ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; SW[10]           ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; SW[11]           ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; SW[12]           ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; SW[13]           ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; SW[14]           ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; ENET0_RX_DV      ; Input    ; --            ; (0) 0 ps      ; --                    ; --       ; --   ;
; ENET0_RX_DATA[0] ; Input    ; --            ; (0) 0 ps      ; --                    ; --       ; --   ;
; ENET0_RX_DATA[2] ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; ENET0_RX_DATA[1] ; Input    ; --            ; (0) 0 ps      ; --                    ; --       ; --   ;
; ENET0_RX_DATA[3] ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; ENET1_RX_DV      ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; ENET1_RX_DATA[0] ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; ENET1_RX_DATA[2] ; Input    ; --            ; (0) 0 ps      ; --                    ; --       ; --   ;
; ENET1_RX_DATA[1] ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; ENET1_RX_DATA[3] ; Input    ; --            ; (0) 0 ps      ; --                    ; --       ; --   ;
+------------------+----------+---------------+---------------+-----------------------+----------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; KEY[0]                                                                                                                                                                                                                                                             ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]~feeder                                                                                                                                                                                                    ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]~feeder                                                                                                                                                                                                 ; 0                 ; 6       ;
; KEY[1]                                                                                                                                                                                                                                                             ;                   ;         ;
; KEY[2]                                                                                                                                                                                                                                                             ;                   ;         ;
; ENET0_INT_N                                                                                                                                                                                                                                                        ;                   ;         ;
; ENET1_INT_N                                                                                                                                                                                                                                                        ;                   ;         ;
; UART_RXD                                                                                                                                                                                                                                                           ;                   ;         ;
; DRAM_DQ[0]                                                                                                                                                                                                                                                         ;                   ;         ;
;      - fpga_core:core_inst|sdram_controller:sdram_ctl|dat_o_r[0]~feeder                                                                                                                                                                                            ; 0                 ; 6       ;
; DRAM_DQ[1]                                                                                                                                                                                                                                                         ;                   ;         ;
;      - fpga_core:core_inst|sdram_controller:sdram_ctl|dat_o_r[1]~feeder                                                                                                                                                                                            ; 0                 ; 6       ;
; DRAM_DQ[2]                                                                                                                                                                                                                                                         ;                   ;         ;
;      - fpga_core:core_inst|sdram_controller:sdram_ctl|dat_o_r[2]~feeder                                                                                                                                                                                            ; 0                 ; 6       ;
; DRAM_DQ[3]                                                                                                                                                                                                                                                         ;                   ;         ;
;      - fpga_core:core_inst|sdram_controller:sdram_ctl|dat_o_r[3]~feeder                                                                                                                                                                                            ; 0                 ; 6       ;
; DRAM_DQ[4]                                                                                                                                                                                                                                                         ;                   ;         ;
;      - fpga_core:core_inst|sdram_controller:sdram_ctl|dat_o_r[4]~feeder                                                                                                                                                                                            ; 0                 ; 6       ;
; DRAM_DQ[5]                                                                                                                                                                                                                                                         ;                   ;         ;
;      - fpga_core:core_inst|sdram_controller:sdram_ctl|dat_o_r[5]                                                                                                                                                                                                   ; 0                 ; 6       ;
; DRAM_DQ[6]                                                                                                                                                                                                                                                         ;                   ;         ;
;      - fpga_core:core_inst|sdram_controller:sdram_ctl|dat_o_r[6]~feeder                                                                                                                                                                                            ; 1                 ; 6       ;
; DRAM_DQ[7]                                                                                                                                                                                                                                                         ;                   ;         ;
;      - fpga_core:core_inst|sdram_controller:sdram_ctl|dat_o_r[7]~feeder                                                                                                                                                                                            ; 0                 ; 6       ;
; DRAM_DQ[8]                                                                                                                                                                                                                                                         ;                   ;         ;
;      - fpga_core:core_inst|sdram_controller:sdram_ctl|dat_o_r[8]~feeder                                                                                                                                                                                            ; 0                 ; 6       ;
; DRAM_DQ[9]                                                                                                                                                                                                                                                         ;                   ;         ;
;      - fpga_core:core_inst|sdram_controller:sdram_ctl|dat_o_r[9]~feeder                                                                                                                                                                                            ; 1                 ; 6       ;
; DRAM_DQ[10]                                                                                                                                                                                                                                                        ;                   ;         ;
;      - fpga_core:core_inst|sdram_controller:sdram_ctl|dat_o_r[10]                                                                                                                                                                                                  ; 1                 ; 6       ;
; DRAM_DQ[11]                                                                                                                                                                                                                                                        ;                   ;         ;
; DRAM_DQ[12]                                                                                                                                                                                                                                                        ;                   ;         ;
; DRAM_DQ[13]                                                                                                                                                                                                                                                        ;                   ;         ;
; DRAM_DQ[14]                                                                                                                                                                                                                                                        ;                   ;         ;
; DRAM_DQ[15]                                                                                                                                                                                                                                                        ;                   ;         ;
; DRAM_DQ[16]                                                                                                                                                                                                                                                        ;                   ;         ;
; DRAM_DQ[17]                                                                                                                                                                                                                                                        ;                   ;         ;
; DRAM_DQ[18]                                                                                                                                                                                                                                                        ;                   ;         ;
; DRAM_DQ[19]                                                                                                                                                                                                                                                        ;                   ;         ;
; DRAM_DQ[20]                                                                                                                                                                                                                                                        ;                   ;         ;
; DRAM_DQ[21]                                                                                                                                                                                                                                                        ;                   ;         ;
; DRAM_DQ[22]                                                                                                                                                                                                                                                        ;                   ;         ;
; DRAM_DQ[23]                                                                                                                                                                                                                                                        ;                   ;         ;
; DRAM_DQ[24]                                                                                                                                                                                                                                                        ;                   ;         ;
; DRAM_DQ[25]                                                                                                                                                                                                                                                        ;                   ;         ;
; DRAM_DQ[26]                                                                                                                                                                                                                                                        ;                   ;         ;
; DRAM_DQ[27]                                                                                                                                                                                                                                                        ;                   ;         ;
; DRAM_DQ[28]                                                                                                                                                                                                                                                        ;                   ;         ;
; DRAM_DQ[29]                                                                                                                                                                                                                                                        ;                   ;         ;
; DRAM_DQ[30]                                                                                                                                                                                                                                                        ;                   ;         ;
; DRAM_DQ[31]                                                                                                                                                                                                                                                        ;                   ;         ;
; KEY[3]                                                                                                                                                                                                                                                             ;                   ;         ;
;      - altplldram:altplldram_inst|altpll:altpll_component|altplldram_altpll:auto_generated|pll_lock_sync                                                                                                                                                           ; 1                 ; 6       ;
;      - altpll:altpll_component|altpll_chi2:auto_generated|pll_lock_sync                                                                                                                                                                                            ; 1                 ; 6       ;
;      - altpll:altpll_component|altpll_chi2:auto_generated|pll1                                                                                                                                                                                                     ; 1                 ; 6       ;
;      - altplldram:altplldram_inst|altpll:altpll_component|altplldram_altpll:auto_generated|pll1                                                                                                                                                                    ; 1                 ; 6       ;
; CLOCK_50                                                                                                                                                                                                                                                           ;                   ;         ;
; SW[0]                                                                                                                                                                                                                                                              ;                   ;         ;
;      - debounce_switch:debounce_switch_inst|debounce_reg[0][0]~feeder                                                                                                                                                                                              ; 0                 ; 6       ;
; SW[1]                                                                                                                                                                                                                                                              ;                   ;         ;
;      - debounce_switch:debounce_switch_inst|debounce_reg[1][0]                                                                                                                                                                                                     ; 0                 ; 6       ;
; SW[2]                                                                                                                                                                                                                                                              ;                   ;         ;
;      - debounce_switch:debounce_switch_inst|debounce_reg[2][0]                                                                                                                                                                                                     ; 1                 ; 6       ;
; SW[3]                                                                                                                                                                                                                                                              ;                   ;         ;
;      - debounce_switch:debounce_switch_inst|debounce_reg[3][0]                                                                                                                                                                                                     ; 1                 ; 6       ;
; SW[16]                                                                                                                                                                                                                                                             ;                   ;         ;
;      - debounce_switch:debounce_switch_inst|debounce_reg[16][0]                                                                                                                                                                                                    ; 0                 ; 6       ;
; SW[15]                                                                                                                                                                                                                                                             ;                   ;         ;
;      - debounce_switch:debounce_switch_inst|debounce_reg[15][0]                                                                                                                                                                                                    ; 0                 ; 6       ;
; SW[17]                                                                                                                                                                                                                                                             ;                   ;         ;
;      - debounce_switch:debounce_switch_inst|debounce_reg[17][0]                                                                                                                                                                                                    ; 1                 ; 6       ;
; ENET0_RX_CLK                                                                                                                                                                                                                                                       ;                   ;         ;
; ENET1_RX_CLK                                                                                                                                                                                                                                                       ;                   ;         ;
; SW[4]                                                                                                                                                                                                                                                              ;                   ;         ;
;      - debounce_switch:debounce_switch_inst|debounce_reg[4][0]                                                                                                                                                                                                     ; 0                 ; 6       ;
; SW[5]                                                                                                                                                                                                                                                              ;                   ;         ;
;      - debounce_switch:debounce_switch_inst|debounce_reg[5][0]                                                                                                                                                                                                     ; 0                 ; 6       ;
; SW[6]                                                                                                                                                                                                                                                              ;                   ;         ;
;      - debounce_switch:debounce_switch_inst|debounce_reg[6][0]                                                                                                                                                                                                     ; 0                 ; 6       ;
; SW[7]                                                                                                                                                                                                                                                              ;                   ;         ;
;      - debounce_switch:debounce_switch_inst|debounce_reg[7][0]                                                                                                                                                                                                     ; 0                 ; 6       ;
; SW[8]                                                                                                                                                                                                                                                              ;                   ;         ;
;      - debounce_switch:debounce_switch_inst|debounce_reg[8][0]                                                                                                                                                                                                     ; 0                 ; 6       ;
; SW[9]                                                                                                                                                                                                                                                              ;                   ;         ;
;      - debounce_switch:debounce_switch_inst|debounce_reg[9][0]                                                                                                                                                                                                     ; 1                 ; 6       ;
; SW[10]                                                                                                                                                                                                                                                             ;                   ;         ;
;      - debounce_switch:debounce_switch_inst|debounce_reg[10][0]                                                                                                                                                                                                    ; 1                 ; 6       ;
; SW[11]                                                                                                                                                                                                                                                             ;                   ;         ;
;      - debounce_switch:debounce_switch_inst|debounce_reg[11][0]                                                                                                                                                                                                    ; 0                 ; 6       ;
; SW[12]                                                                                                                                                                                                                                                             ;                   ;         ;
;      - debounce_switch:debounce_switch_inst|debounce_reg[12][0]                                                                                                                                                                                                    ; 0                 ; 6       ;
; SW[13]                                                                                                                                                                                                                                                             ;                   ;         ;
;      - debounce_switch:debounce_switch_inst|debounce_reg[13][0]                                                                                                                                                                                                    ; 0                 ; 6       ;
; SW[14]                                                                                                                                                                                                                                                             ;                   ;         ;
;      - debounce_switch:debounce_switch_inst|debounce_reg[14][0]                                                                                                                                                                                                    ; 0                 ; 6       ;
; ENET0_RX_DV                                                                                                                                                                                                                                                        ;                   ;         ;
;      - fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[0]~feeder ; 1                 ; 0       ;
;      - fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[0]~feeder ; 1                 ; 0       ;
; ENET0_RX_DATA[0]                                                                                                                                                                                                                                                   ;                   ;         ;
;      - fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[1]~feeder ; 1                 ; 0       ;
;      - fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[1]~feeder ; 1                 ; 0       ;
; ENET0_RX_DATA[2]                                                                                                                                                                                                                                                   ;                   ;         ;
;      - fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[3]~feeder ; 0                 ; 0       ;
;      - fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[3]~feeder ; 0                 ; 0       ;
; ENET0_RX_DATA[1]                                                                                                                                                                                                                                                   ;                   ;         ;
;      - fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[2]~feeder ; 1                 ; 0       ;
;      - fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[2]~feeder ; 1                 ; 0       ;
; ENET0_RX_DATA[3]                                                                                                                                                                                                                                                   ;                   ;         ;
;      - fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[4]~feeder ; 0                 ; 0       ;
;      - fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[4]~feeder ; 0                 ; 0       ;
; ENET1_RX_DV                                                                                                                                                                                                                                                        ;                   ;         ;
;      - fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[0]~feeder ; 0                 ; 0       ;
;      - fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[0]~feeder ; 0                 ; 0       ;
; ENET1_RX_DATA[0]                                                                                                                                                                                                                                                   ;                   ;         ;
;      - fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[1]~feeder ; 0                 ; 0       ;
;      - fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[1]~feeder ; 0                 ; 0       ;
; ENET1_RX_DATA[2]                                                                                                                                                                                                                                                   ;                   ;         ;
;      - fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[3]~feeder ; 1                 ; 0       ;
;      - fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[3]~feeder ; 1                 ; 0       ;
; ENET1_RX_DATA[1]                                                                                                                                                                                                                                                   ;                   ;         ;
;      - fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[2]~feeder ; 0                 ; 0       ;
;      - fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[2]~feeder ; 0                 ; 0       ;
; ENET1_RX_DATA[3]                                                                                                                                                                                                                                                   ;                   ;         ;
;      - fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[4]~feeder ; 1                 ; 0       ;
;      - fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[4]~feeder ; 1                 ; 0       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                    ; PIN_Y2             ; 173     ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                    ; PIN_Y2             ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; ENET0_RX_CLK                                                                                                                                                                                                                                                                                                                                                ; PIN_A15            ; 229     ; Clock                      ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; ENET1_RX_CLK                                                                                                                                                                                                                                                                                                                                                ; PIN_B15            ; 229     ; Clock                      ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; KEY[3]                                                                                                                                                                                                                                                                                                                                                      ; PIN_R24            ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y37_N0     ; 298     ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y37_N0     ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; altpll:altpll_component|altpll_chi2:auto_generated|clk[0]                                                                                                                                                                                                                                                                                                   ; PLL_3              ; 1081    ; Clock                      ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; altpll:altpll_component|altpll_chi2:auto_generated|clk[1]                                                                                                                                                                                                                                                                                                   ; PLL_3              ; 2       ; Clock                      ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; altpll:altpll_component|altpll_chi2:auto_generated|locked                                                                                                                                                                                                                                                                                                   ; LCCOMB_X4_Y34_N6   ; 4       ; Async. clear               ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; altpll:altpll_component|altpll_chi2:auto_generated|pll1~LOCKED                                                                                                                                                                                                                                                                                              ; PLL_3              ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; altplldram:altplldram_inst|altpll:altpll_component|altplldram_altpll:auto_generated|wire_pll1_clk[1]                                                                                                                                                                                                                                                        ; PLL_1              ; 122     ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; altplldram:altplldram_inst|altpll:altpll_component|altplldram_altpll:auto_generated|wire_pll1_locked                                                                                                                                                                                                                                                        ; PLL_1              ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; debounce_switch:debounce_switch_inst|Equal0~7                                                                                                                                                                                                                                                                                                               ; LCCOMB_X81_Y18_N26 ; 72      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; debounce_switch:debounce_switch_inst|LessThan0~2                                                                                                                                                                                                                                                                                                            ; LCCOMB_X82_Y17_N30 ; 24      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|counter[14]~27                                                                                                                                                                                                                                                                            ; LCCOMB_X59_Y42_N0  ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|counter[14]~52                                                                                                                                                                                                                                                                            ; LCCOMB_X59_Y42_N2  ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|state.STATE_BYTE                                                                                                                                                                                                                                                                          ; FF_X59_Y42_N27     ; 14      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|state~15                                                                                                                                                                                                                                                                                  ; LCCOMB_X59_Y42_N30 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|tx_data[6]~171                                                                                                                                                                                                                                                                            ; LCCOMB_X59_Y42_N20 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|count[4]~20                                                                                                                                                                                                                                                      ; LCCOMB_X67_Y41_N26 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[0][3]~12                                                                                                                                                                                                                                                    ; LCCOMB_X67_Y42_N10 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[10][1]~2                                                                                                                                                                                                                                                    ; LCCOMB_X68_Y41_N16 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[11][5]~5                                                                                                                                                                                                                                                    ; LCCOMB_X68_Y41_N4  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[12][6]~16                                                                                                                                                                                                                                                   ; LCCOMB_X67_Y43_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[13][2]~14                                                                                                                                                                                                                                                   ; LCCOMB_X68_Y43_N0  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[14][7]~15                                                                                                                                                                                                                                                   ; LCCOMB_X68_Y43_N4  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[15][4]~17                                                                                                                                                                                                                                                   ; LCCOMB_X68_Y43_N18 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[16][7]~29                                                                                                                                                                                                                                                   ; LCCOMB_X67_Y42_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[17][4]~25                                                                                                                                                                                                                                                   ; LCCOMB_X67_Y43_N24 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[18][1]~21                                                                                                                                                                                                                                                   ; LCCOMB_X67_Y42_N24 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[19][7]~33                                                                                                                                                                                                                                                   ; LCCOMB_X67_Y42_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1][5]~11                                                                                                                                                                                                                                                    ; LCCOMB_X67_Y43_N4  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[20][0]~27                                                                                                                                                                                                                                                   ; LCCOMB_X67_Y43_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[21][4]~24                                                                                                                                                                                                                                                   ; LCCOMB_X68_Y41_N0  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[22][4]~19                                                                                                                                                                                                                                                   ; LCCOMB_X68_Y43_N12 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[23][2]~32                                                                                                                                                                                                                                                   ; LCCOMB_X67_Y42_N4  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[24][2]~28                                                                                                                                                                                                                                                   ; LCCOMB_X67_Y43_N20 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[25][0]~23                                                                                                                                                                                                                                                   ; LCCOMB_X68_Y42_N16 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[26][4]~20                                                                                                                                                                                                                                                   ; LCCOMB_X68_Y41_N14 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[27][3]~31                                                                                                                                                                                                                                                   ; LCCOMB_X68_Y42_N28 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[28][1]~30                                                                                                                                                                                                                                                   ; LCCOMB_X67_Y43_N6  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[29][5]~26                                                                                                                                                                                                                                                   ; LCCOMB_X68_Y41_N2  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[2][2]~10                                                                                                                                                                                                                                                    ; LCCOMB_X67_Y42_N30 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[30][0]~22                                                                                                                                                                                                                                                   ; LCCOMB_X68_Y43_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[31][6]~34                                                                                                                                                                                                                                                   ; LCCOMB_X67_Y41_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[3][6]~13                                                                                                                                                                                                                                                    ; LCCOMB_X68_Y41_N12 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[4][7]~8                                                                                                                                                                                                                                                     ; LCCOMB_X67_Y43_N18 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[5][6]~6                                                                                                                                                                                                                                                     ; LCCOMB_X68_Y41_N6  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[6][5]~7                                                                                                                                                                                                                                                     ; LCCOMB_X68_Y41_N8  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[7][1]~9                                                                                                                                                                                                                                                     ; LCCOMB_X68_Y41_N18 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[8][7]~4                                                                                                                                                                                                                                                     ; LCCOMB_X67_Y43_N16 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[9][7]~3                                                                                                                                                                                                                                                     ; LCCOMB_X68_Y41_N10 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|head[3]~7                                                                                                                                                                                                                                                        ; LCCOMB_X67_Y41_N16 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|tail[3]~9                                                                                                                                                                                                                                                        ; LCCOMB_X66_Y42_N18 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_prescaler:prescaler_inst|cnt[15]~18                                                                                                                                                                                                                                                  ; LCCOMB_X60_Y43_N10 ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_pipe_reg~2                                                                                                                                                                                                                  ; LCCOMB_X60_Y40_N30 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_pipe_reg~4                                                                                                                                                                                                                  ; LCCOMB_X60_Y40_N0  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|mem~0                                                                                                                                                                                                                                     ; LCCOMB_X55_Y39_N30 ; 11      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[7]~1                                                                                                                                                                                                                      ; LCCOMB_X57_Y40_N14 ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]~4                                                                                                                                                                                                                  ; LCCOMB_X54_Y38_N20 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]~7                                                                                                                                                                                                                      ; LCCOMB_X54_Y38_N2  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]~39                                                                                                                                                                                                                     ; LCCOMB_X56_Y38_N8  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[0]~1                                                                                                                                                                                                                ; LCCOMB_X57_Y40_N28 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]~14                                                                                                                                                                                                                          ; LCCOMB_X54_Y38_N16 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[1]~4                                                                                                                                                                                                                 ; LCCOMB_X56_Y38_N2  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_pipe_reg~1                                                                                                                                                                                                                  ; LCCOMB_X66_Y41_N26 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_pipe_reg~3                                                                                                                                                                                                                  ; LCCOMB_X66_Y41_N8  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_frame_reg~0                                                                                                                                                                                                                             ; LCCOMB_X66_Y41_N28 ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|mem~0                                                                                                                                                                                                                                     ; LCCOMB_X63_Y41_N24 ; 5       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]~0                                                                                                                                                                                                                           ; LCCOMB_X66_Y41_N18 ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg                                                                                                                                                                                                                           ; FF_X65_Y40_N9      ; 69      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]~0                                                                                                                                                                                                                      ; LCCOMB_X62_Y41_N10 ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]~32                                                                                                                                                                                                                     ; LCCOMB_X62_Y41_N4  ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[7]~1                                                                                                                                                                                                                ; LCCOMB_X65_Y37_N2  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]~1                                                                                                                                                                                                                 ; LCCOMB_X62_Y38_N10 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|always0~1                                                                                                                                                                                          ; LCCOMB_X55_Y42_N20 ; 40      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[12]~22                                                                                                                                                                                   ; LCCOMB_X54_Y43_N6  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d4~1                                                                                                                                                                                    ; LCCOMB_X55_Y42_N28 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[3]~3                                                                                                                                                                                     ; LCCOMB_X73_Y49_N22 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_min_count_reg[5]~10                                                                                                                                                                          ; LCCOMB_X70_Y48_N2  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[7]~3                                                                                                                                                                                 ; LCCOMB_X70_Y45_N2  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_tx_en_reg~0                                                                                                                                                                                   ; LCCOMB_X74_Y48_N2  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|mii_msn_reg[0]~0                                                                                                                                                                                   ; LCCOMB_X74_Y48_N6  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[0]~1                                                                                                                                                                                   ; LCCOMB_X70_Y48_N14 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IDLE                                                                                                                                                                               ; FF_X70_Y45_N29     ; 15      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|count_reg[2]~15                                                                                                                                                                                                               ; LCCOMB_X68_Y48_N8  ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|count_reg[2]~16                                                                                                                                                                                                               ; LCCOMB_X68_Y48_N10 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|mac_gmii_tx_clk_en~0                                                                                                                                                                                                          ; LCCOMB_X74_Y48_N12 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                                                                                                                                                                                 ; FF_X55_Y42_N25     ; 60      ; Async. clear, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0]                                                                                                                                                                                                                 ; FF_X67_Y45_N1      ; 123     ; Async. clear, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|speed_reg[0]~4                                                                                                                                                                                                                                               ; LCCOMB_X73_Y48_N4  ; 11      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_pipe_reg~1                                                                                                                                                                                                                  ; LCCOMB_X63_Y41_N18 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_pipe_reg~2                                                                                                                                                                                                                  ; LCCOMB_X62_Y41_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|mem~0                                                                                                                                                                                                                                     ; LCCOMB_X58_Y47_N2  ; 10      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[12]~0                                                                                                                                                                                                                          ; LCCOMB_X56_Y45_N14 ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[0]~4                                                                                                                                                                                                                  ; LCCOMB_X58_Y47_N26 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]~7                                                                                                                                                                                                                       ; LCCOMB_X58_Y47_N30 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[1]~36                                                                                                                                                                                                                     ; LCCOMB_X58_Y47_N0  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[10]~1                                                                                                                                                                                                               ; LCCOMB_X62_Y47_N28 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]~14                                                                                                                                                                                                                          ; LCCOMB_X61_Y47_N16 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10]~5                                                                                                                                                                                                                ; LCCOMB_X62_Y47_N2  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_pipe_reg~1                                                                                                                                                                                                                  ; LCCOMB_X67_Y44_N4  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_pipe_reg~3                                                                                                                                                                                                                  ; LCCOMB_X67_Y44_N30 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_frame_reg~0                                                                                                                                                                                                                             ; LCCOMB_X66_Y48_N8  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|mem~0                                                                                                                                                                                                                                     ; LCCOMB_X62_Y42_N24 ; 5       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[6]~1                                                                                                                                                                                                                      ; LCCOMB_X67_Y44_N2  ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]~0                                                                                                                                                                                                                  ; LCCOMB_X62_Y45_N2  ; 84      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]~3                                                                                                                                                                                                                  ; LCCOMB_X62_Y42_N4  ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]~32                                                                                                                                                                                                                     ; LCCOMB_X62_Y42_N12 ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[2]~1                                                                                                                                                                                                                ; LCCOMB_X67_Y45_N14 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[12]~1                                                                                                                                                                                                                ; LCCOMB_X62_Y45_N26 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|always0~1                                                                                                                                                                                          ; LCCOMB_X63_Y52_N8  ; 41      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[27]~28                                                                                                                                                                                   ; LCCOMB_X63_Y53_N0  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2~0                                                                                                                                                                                    ; LCCOMB_X62_Y50_N8  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[5]~3                                                                                                                                                                                     ; LCCOMB_X74_Y55_N14 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_min_count_reg[5]~10                                                                                                                                                                          ; LCCOMB_X74_Y54_N26 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[7]~3                                                                                                                                                                                 ; LCCOMB_X75_Y55_N4  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|mii_msn_reg[0]~0                                                                                                                                                                                   ; LCCOMB_X76_Y57_N24 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[0]~1                                                                                                                                                                                   ; LCCOMB_X74_Y54_N18 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IDLE                                                                                                                                                                               ; FF_X74_Y55_N17     ; 15      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg~17                                                                                                                                                                                       ; LCCOMB_X76_Y57_N26 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|mii_select_reg~0                                                                                                                                                                                                                                             ; LCCOMB_X76_Y58_N28 ; 11      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|count_reg[5]~15                                                                                                                                                                                                               ; LCCOMB_X77_Y58_N24 ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|count_reg[5]~16                                                                                                                                                                                                               ; LCCOMB_X77_Y57_N10 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|mac_gmii_tx_clk_en~0                                                                                                                                                                                                          ; LCCOMB_X76_Y57_N20 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                                                                                                                                                                                 ; FF_X58_Y47_N21     ; 60      ; Async. clear, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|current_state.Init                                                                                                                                                                                                                                                                                           ; FF_X72_Y33_N5      ; 23      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|current_state.R2                                                                                                                                                                                                                                                                                             ; FF_X54_Y33_N21     ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|current_state.WaitRefresh                                                                                                                                                                                                                                                                                    ; FF_X54_Y33_N11     ; 20      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~32                                                                                                                                                                                                                                                                                              ; LCCOMB_X46_Y31_N0  ; 32      ; Output enable              ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|init_pre_cntr[0]~3                                                                                                                                                                                                                                                                                           ; LCCOMB_X54_Y33_N28 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|rfsh_int_cntr[3]~18                                                                                                                                                                                                                                                                                          ; LCCOMB_X55_Y34_N16 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|we_i_r~1                                                                                                                                                                                                                                                                                                     ; LCCOMB_X55_Y34_N26 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                    ; FF_X38_Y45_N29     ; 26      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                         ; LCCOMB_X39_Y43_N30 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                           ; LCCOMB_X39_Y43_N8  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                         ; LCCOMB_X38_Y45_N18 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1            ; LCCOMB_X39_Y45_N2  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                            ; LCCOMB_X40_Y45_N6  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                              ; FF_X40_Y45_N25     ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                              ; FF_X40_Y45_N3      ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                              ; LCCOMB_X41_Y45_N30 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~10              ; LCCOMB_X39_Y43_N6  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~9               ; LCCOMB_X40_Y43_N28 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~17      ; LCCOMB_X39_Y43_N2  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~13 ; LCCOMB_X38_Y43_N8  ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~20 ; LCCOMB_X39_Y43_N24 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; FF_X38_Y45_N15     ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; FF_X38_Y42_N31     ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; FF_X38_Y45_N3      ; 35      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; FF_X38_Y42_N19     ; 31      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                  ; LCCOMB_X38_Y42_N12 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; FF_X39_Y42_N1      ; 31      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                      ; LCCOMB_X39_Y45_N24 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                                                                                       ; LCCOMB_X45_Y44_N14 ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                                                                                       ; LCCOMB_X45_Y44_N20 ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                     ; FF_X45_Y44_N7      ; 4       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                    ; LCCOMB_X49_Y45_N12 ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                     ; LCCOMB_X42_Y45_N0  ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                     ; LCCOMB_X42_Y45_N10 ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                       ; FF_X45_Y45_N29     ; 130     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]~1                                                                                                                                                                                               ; LCCOMB_X45_Y48_N0  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                                                                                  ; LCCOMB_X49_Y45_N18 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                   ; LCCOMB_X49_Y45_N4  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0                                                                                                                                                       ; LCCOMB_X45_Y47_N12 ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                             ; LCCOMB_X47_Y46_N2  ; 7       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_1fi:auto_generated|counter_reg_bit[3]~0                                                         ; LCCOMB_X45_Y46_N28 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[3]~0                                                                        ; LCCOMB_X45_Y47_N10 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]~0                                                                           ; LCCOMB_X43_Y46_N8  ; 1       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                   ; LCCOMB_X45_Y46_N0  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]~8                                                                                                                                                                                                              ; LCCOMB_X36_Y47_N2  ; 4       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]~9                                                                                                                                                                                                              ; LCCOMB_X36_Y47_N8  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~5                                                                                                                                                                                                         ; LCCOMB_X36_Y47_N30 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~1                                                                                                                                                                                                                           ; LCCOMB_X43_Y45_N26 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]~34                                                                                                                                                                                                                           ; LCCOMB_X42_Y45_N28 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~1                                                                                                                                                                                                                      ; LCCOMB_X42_Y45_N8  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                               ; LCCOMB_X42_Y45_N22 ; 48      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                                                                                                                                                                                                                                      ; FF_X67_Y43_N9      ; 220     ; Async. clear               ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                                                                                                                                                                                                                                      ; FF_X67_Y43_N9      ; 296     ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------+------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                 ; Location         ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------+------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                             ; PIN_Y2           ; 173     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; ENET0_RX_CLK                                                                                         ; PIN_A15          ; 229     ; 0                                    ; Global Clock         ; GCLK12           ; --                        ;
; ENET1_RX_CLK                                                                                         ; PIN_B15          ; 229     ; 0                                    ; Global Clock         ; GCLK11           ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                         ; JTAG_X1_Y37_N0   ; 298     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; altpll:altpll_component|altpll_chi2:auto_generated|clk[0]                                            ; PLL_3            ; 1081    ; 0                                    ; Global Clock         ; GCLK13           ; --                        ;
; altpll:altpll_component|altpll_chi2:auto_generated|clk[1]                                            ; PLL_3            ; 2       ; 0                                    ; Global Clock         ; GCLK14           ; --                        ;
; altpll:altpll_component|altpll_chi2:auto_generated|locked                                            ; LCCOMB_X4_Y34_N6 ; 4       ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; altplldram:altplldram_inst|altpll:altpll_component|altplldram_altpll:auto_generated|wire_pll1_clk[1] ; PLL_1            ; 122     ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; sync_reset:sync_reset_inst|sync_reg[3]                                                               ; FF_X67_Y43_N9    ; 220     ; 0                                    ; Global Clock         ; GCLK10           ; --                        ;
+------------------------------------------------------------------------------------------------------+------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4096         ; 9            ; 4096         ; 9            ; yes                    ; no                      ; yes                    ; yes                     ; 36864 ; 4096                        ; 9                           ; 4096                        ; 9                           ; 36864               ; 5    ; None ; M9K_X51_Y39_N0, M9K_X51_Y41_N0, M9K_X51_Y40_N0, M9K_X51_Y37_N0, M9K_X51_Y38_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_40e1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Single Clock ; 4096         ; 9            ; 4096         ; 9            ; yes                    ; no                      ; yes                    ; yes                     ; 36864 ; 4096                        ; 9                           ; 4096                        ; 9                           ; 36864               ; 5    ; None ; M9K_X64_Y41_N0, M9K_X64_Y40_N0, M9K_X64_Y38_N0, M9K_X64_Y39_N0, M9K_X64_Y37_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4096         ; 9            ; 4096         ; 9            ; yes                    ; no                      ; yes                    ; yes                     ; 36864 ; 4096                        ; 9                           ; 4096                        ; 9                           ; 36864               ; 5    ; None ; M9K_X51_Y48_N0, M9K_X64_Y47_N0, M9K_X64_Y49_N0, M9K_X64_Y48_N0, M9K_X51_Y47_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_40e1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Single Clock ; 4096         ; 9            ; 4096         ; 9            ; yes                    ; no                      ; yes                    ; yes                     ; 36864 ; 4096                        ; 9                           ; 4096                        ; 9                           ; 36864               ; 5    ; None ; M9K_X64_Y42_N0, M9K_X64_Y43_N0, M9K_X64_Y44_N0, M9K_X64_Y45_N0, M9K_X64_Y46_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8224:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 9            ; 128          ; 9            ; yes                    ; no                      ; yes                    ; no                      ; 1152  ; 128                         ; 9                           ; 128                         ; 9                           ; 1152                ; 1    ; None ; M9K_X51_Y46_N0                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+---------------------------------------------------+
; Routing Usage Summary                             ;
+-----------------------+---------------------------+
; Routing Resource Type ; Usage                     ;
+-----------------------+---------------------------+
; Block interconnects   ; 4,281 / 342,891 ( 1 % )   ;
; C16 interconnects     ; 128 / 10,120 ( 1 % )      ;
; C4 interconnects      ; 2,039 / 209,544 ( < 1 % ) ;
; Direct links          ; 874 / 342,891 ( < 1 % )   ;
; Global clocks         ; 9 / 20 ( 45 % )           ;
; Local interconnects   ; 1,726 / 119,088 ( 1 % )   ;
; R24 interconnects     ; 211 / 9,963 ( 2 % )       ;
; R4 interconnects      ; 2,376 / 289,782 ( < 1 % ) ;
+-----------------------+---------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.06) ; Number of LABs  (Total = 263) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 21                            ;
; 2                                           ; 7                             ;
; 3                                           ; 8                             ;
; 4                                           ; 9                             ;
; 5                                           ; 4                             ;
; 6                                           ; 2                             ;
; 7                                           ; 3                             ;
; 8                                           ; 8                             ;
; 9                                           ; 1                             ;
; 10                                          ; 7                             ;
; 11                                          ; 8                             ;
; 12                                          ; 10                            ;
; 13                                          ; 11                            ;
; 14                                          ; 28                            ;
; 15                                          ; 38                            ;
; 16                                          ; 98                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.85) ; Number of LABs  (Total = 263) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 59                            ;
; 1 Clock                            ; 228                           ;
; 1 Clock enable                     ; 85                            ;
; 1 Sync. clear                      ; 28                            ;
; 1 Sync. load                       ; 8                             ;
; 2 Clock enables                    ; 61                            ;
; 2 Clocks                           ; 18                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 19.24) ; Number of LABs  (Total = 263) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 2                             ;
; 1                                            ; 10                            ;
; 2                                            ; 12                            ;
; 3                                            ; 4                             ;
; 4                                            ; 3                             ;
; 5                                            ; 0                             ;
; 6                                            ; 7                             ;
; 7                                            ; 3                             ;
; 8                                            ; 6                             ;
; 9                                            ; 2                             ;
; 10                                           ; 5                             ;
; 11                                           ; 1                             ;
; 12                                           ; 3                             ;
; 13                                           ; 5                             ;
; 14                                           ; 7                             ;
; 15                                           ; 3                             ;
; 16                                           ; 5                             ;
; 17                                           ; 5                             ;
; 18                                           ; 7                             ;
; 19                                           ; 11                            ;
; 20                                           ; 14                            ;
; 21                                           ; 12                            ;
; 22                                           ; 13                            ;
; 23                                           ; 13                            ;
; 24                                           ; 26                            ;
; 25                                           ; 14                            ;
; 26                                           ; 18                            ;
; 27                                           ; 14                            ;
; 28                                           ; 12                            ;
; 29                                           ; 8                             ;
; 30                                           ; 6                             ;
; 31                                           ; 1                             ;
; 32                                           ; 11                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 7.79) ; Number of LABs  (Total = 263) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 2                             ;
; 1                                               ; 27                            ;
; 2                                               ; 28                            ;
; 3                                               ; 20                            ;
; 4                                               ; 16                            ;
; 5                                               ; 17                            ;
; 6                                               ; 9                             ;
; 7                                               ; 14                            ;
; 8                                               ; 15                            ;
; 9                                               ; 17                            ;
; 10                                              ; 10                            ;
; 11                                              ; 11                            ;
; 12                                              ; 26                            ;
; 13                                              ; 9                             ;
; 14                                              ; 14                            ;
; 15                                              ; 4                             ;
; 16                                              ; 17                            ;
; 17                                              ; 1                             ;
; 18                                              ; 0                             ;
; 19                                              ; 1                             ;
; 20                                              ; 0                             ;
; 21                                              ; 2                             ;
; 22                                              ; 1                             ;
; 23                                              ; 0                             ;
; 24                                              ; 0                             ;
; 25                                              ; 1                             ;
; 26                                              ; 0                             ;
; 27                                              ; 0                             ;
; 28                                              ; 0                             ;
; 29                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 13.10) ; Number of LABs  (Total = 263) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 18                            ;
; 3                                            ; 22                            ;
; 4                                            ; 15                            ;
; 5                                            ; 5                             ;
; 6                                            ; 16                            ;
; 7                                            ; 7                             ;
; 8                                            ; 9                             ;
; 9                                            ; 6                             ;
; 10                                           ; 7                             ;
; 11                                           ; 11                            ;
; 12                                           ; 9                             ;
; 13                                           ; 7                             ;
; 14                                           ; 13                            ;
; 15                                           ; 11                            ;
; 16                                           ; 8                             ;
; 17                                           ; 18                            ;
; 18                                           ; 13                            ;
; 19                                           ; 8                             ;
; 20                                           ; 7                             ;
; 21                                           ; 5                             ;
; 22                                           ; 7                             ;
; 23                                           ; 1                             ;
; 24                                           ; 7                             ;
; 25                                           ; 15                            ;
; 26                                           ; 3                             ;
; 27                                           ; 4                             ;
; 28                                           ; 2                             ;
; 29                                           ; 1                             ;
; 30                                           ; 2                             ;
; 31                                           ; 2                             ;
; 32                                           ; 0                             ;
; 33                                           ; 0                             ;
; 34                                           ; 0                             ;
; 35                                           ; 0                             ;
; 36                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 14    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 16    ;
+----------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                                       ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+---------------------------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information                     ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+---------------------------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                                       ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                                       ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                                       ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                                       ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                                       ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                                       ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                                       ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                                       ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                                       ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                                       ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                                       ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                                       ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                                       ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                                       ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ; 78 I/O(s) were assigned a toggle rate ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ; 78 I/O(s) were assigned a toggle rate ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                                       ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 229          ; 12           ; 229          ; 0            ; 0            ; 233       ; 229          ; 0            ; 233       ; 233       ; 0            ; 64           ; 0            ; 0            ; 70           ; 0            ; 64           ; 70           ; 0            ; 0            ; 21           ; 64           ; 0            ; 0            ; 0            ; 0            ; 0            ; 233       ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 221          ; 4            ; 233          ; 233          ; 0         ; 4            ; 233          ; 0         ; 0         ; 233          ; 169          ; 233          ; 233          ; 163          ; 233          ; 169          ; 163          ; 233          ; 233          ; 212          ; 169          ; 233          ; 233          ; 233          ; 233          ; 233          ; 0         ; 233          ; 233          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[8]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[8]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[9]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[10]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[11]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[12]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[13]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[14]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[15]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[16]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[17]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX6[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX6[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX6[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX6[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX6[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX6[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX6[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX7[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX7[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX7[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX7[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX7[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX7[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX7[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[8]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[9]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[10]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[11]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[12]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[13]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[14]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[15]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[16]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[17]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[18]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[19]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[20]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[21]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[22]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[23]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[24]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[25]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[26]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[27]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[28]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[29]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[30]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[31]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[32]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[33]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[34]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[35]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ENET0_GTX_CLK       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ENET0_TX_DATA[0]    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ENET0_TX_DATA[1]    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ENET0_TX_DATA[2]    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ENET0_TX_DATA[3]    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ENET0_TX_EN         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ENET0_RST_N         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ENET0_INT_N         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ENET1_GTX_CLK       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ENET1_TX_DATA[0]    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ENET1_TX_DATA[1]    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ENET1_TX_DATA[2]    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ENET1_TX_DATA[3]    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ENET1_TX_EN         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ENET1_RST_N         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ENET1_INT_N         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; UART_TXD            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; UART_RXD            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[4]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[5]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[6]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[7]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[8]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[9]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[10]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[11]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[12]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CAS_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CKE            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CS_N           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQM[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQM[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQM[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQM[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_RAS_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_WE_N           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[7]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[8]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[9]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[10]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[11]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[12]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[13]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[14]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[15]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[16]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[17]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[18]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[19]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[20]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[21]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[22]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[23]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[24]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[25]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[26]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[27]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[28]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[29]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[30]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[31]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[16]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[15]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[17]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ENET0_RX_CLK        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ENET1_RX_CLK        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[4]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[5]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[6]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[7]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[8]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[9]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[10]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[11]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[12]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[13]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[14]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ENET0_RX_DV         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ENET0_RX_DATA[0]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ENET0_RX_DATA[2]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ENET0_RX_DATA[1]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ENET0_RX_DATA[3]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ENET1_RX_DV         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ENET1_RX_DATA[0]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ENET1_RX_DATA[2]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ENET1_RX_DATA[1]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ENET1_RX_DATA[3]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE115F29C7 for design "fpga"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (15536): Implemented PLL "altplldram:altplldram_inst|altpll:altpll_component|altplldram_altpll:auto_generated|pll1" as Cyclone IV E PLL type, but with warnings File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/altplldram_altpll.v Line: 51
    Warning (15559): Can't achieve requested value -150.1 degrees for clock output altplldram:altplldram_inst|altpll:altpll_component|altplldram_altpll:auto_generated|wire_pll1_clk[1] of parameter phase shift -- achieved value of -151.9 degrees File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/altplldram_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 149, clock division of 56, and phase shift of 0 degrees (0 ps) for altplldram:altplldram_inst|altpll:altpll_component|altplldram_altpll:auto_generated|wire_pll1_clk[0] port File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/altplldram_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 149, clock division of 56, and phase shift of -152 degrees (-3171 ps) for altplldram:altplldram_inst|altpll:altpll_component|altplldram_altpll:auto_generated|wire_pll1_clk[1] port File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/altplldram_altpll.v Line: 51
Info (15535): Implemented PLL "altpll:altpll_component|altpll_chi2:auto_generated|pll1" as Cyclone IV E PLL type File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/altpll_chi2.tdf Line: 31
    Info (15099): Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for altpll:altpll_component|altpll_chi2:auto_generated|clk[0] port File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/altpll_chi2.tdf Line: 31
    Info (15099): Implementing clock multiplication of 5, clock division of 2, and phase shift of 90 degrees (2000 ps) for altpll:altpll_component|altpll_chi2:auto_generated|clk[1] port File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/altpll_chi2.tdf Line: 31
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE40F29C7 is compatible
    Info (176445): Device EP4CE40F29I7 is compatible
    Info (176445): Device EP4CE30F29C7 is compatible
    Info (176445): Device EP4CE30F29I7 is compatible
    Info (176445): Device EP4CE55F29C7 is compatible
    Info (176445): Device EP4CE55F29I7 is compatible
    Info (176445): Device EP4CE75F29C7 is compatible
    Info (176445): Device EP4CE75F29I7 is compatible
    Info (176445): Device EP4CE115F29I7 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location P3
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location N7
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location P28
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (176127): The parameters of the PLL altpll:altpll_component|altpll_chi2:auto_generated|pll1 and the PLL altplldram:altplldram_inst|altpll:altpll_component|altplldram_altpll:auto_generated|pll1 do not have the same values - hence these PLLs cannot be merged File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/altpll_chi2.tdf Line: 37
    Info (176120): The values of the parameter "M" do not match for the PLL atoms altplldram:altplldram_inst|altpll:altpll_component|altplldram_altpll:auto_generated|pll1 and PLL altpll:altpll_component|altpll_chi2:auto_generated|pll1
        Info (176121): The value of the parameter "M" for the PLL atom altplldram:altplldram_inst|altpll:altpll_component|altplldram_altpll:auto_generated|pll1 is 149
        Info (176121): The value of the parameter "M" for the PLL atom altpll:altpll_component|altpll_chi2:auto_generated|pll1 is 10
    Info (176120): The values of the parameter "M INITIAL" do not match for the PLL atoms altplldram:altplldram_inst|altpll:altpll_component|altplldram_altpll:auto_generated|pll1 and PLL altpll:altpll_component|altpll_chi2:auto_generated|pll1
        Info (176121): The value of the parameter "M INITIAL" for the PLL atom altplldram:altplldram_inst|altpll:altpll_component|altplldram_altpll:auto_generated|pll1 is 4
        Info (176121): The value of the parameter "M INITIAL" for the PLL atom altpll:altpll_component|altpll_chi2:auto_generated|pll1 is 1
    Info (176120): The values of the parameter "N" do not match for the PLL atoms altplldram:altplldram_inst|altpll:altpll_component|altplldram_altpll:auto_generated|pll1 and PLL altpll:altpll_component|altpll_chi2:auto_generated|pll1
        Info (176121): The value of the parameter "N" for the PLL atom altplldram:altplldram_inst|altpll:altpll_component|altplldram_altpll:auto_generated|pll1 is 7
        Info (176121): The value of the parameter "N" for the PLL atom altpll:altpll_component|altpll_chi2:auto_generated|pll1 is 1
    Info (176120): The values of the parameter "LOOP FILTER R" do not match for the PLL atoms altplldram:altplldram_inst|altpll:altpll_component|altplldram_altpll:auto_generated|pll1 and PLL altpll:altpll_component|altpll_chi2:auto_generated|pll1
        Info (176121): The value of the parameter "LOOP FILTER R" for the PLL atom altplldram:altplldram_inst|altpll:altpll_component|altplldram_altpll:auto_generated|pll1 is 12000
        Info (176121): The value of the parameter "LOOP FILTER R" for the PLL atom altpll:altpll_component|altpll_chi2:auto_generated|pll1 is 4000
    Info (176120): The values of the parameter "VCO POST SCALE" do not match for the PLL atoms altplldram:altplldram_inst|altpll:altpll_component|altplldram_altpll:auto_generated|pll1 and PLL altpll:altpll_component|altpll_chi2:auto_generated|pll1
        Info (176121): The value of the parameter "VCO POST SCALE" for the PLL atom altplldram:altplldram_inst|altpll:altpll_component|altplldram_altpll:auto_generated|pll1 is 1
        Info (176121): The value of the parameter "VCO POST SCALE" for the PLL atom altpll:altpll_component|altpll_chi2:auto_generated|pll1 is 2
    Info (176120): The values of the parameter "Auto self-reset on loss-of-lock" do not match for the PLL atoms altplldram:altplldram_inst|altpll:altpll_component|altplldram_altpll:auto_generated|pll1 and PLL altpll:altpll_component|altpll_chi2:auto_generated|pll1
        Info (176121): The value of the parameter "Auto self-reset on loss-of-lock" for the PLL atom altplldram:altplldram_inst|altpll:altpll_component|altplldram_altpll:auto_generated|pll1 is OFF
        Info (176121): The value of the parameter "Auto self-reset on loss-of-lock" for the PLL atom altpll:altpll_component|altpll_chi2:auto_generated|pll1 is ON
    Info (176120): The values of the parameter "Min VCO Period" do not match for the PLL atoms altplldram:altplldram_inst|altpll:altpll_component|altplldram_altpll:auto_generated|pll1 and PLL altpll:altpll_component|altpll_chi2:auto_generated|pll1
        Info (176121): The value of the parameter "Min VCO Period" for the PLL atom altplldram:altplldram_inst|altpll:altpll_component|altplldram_altpll:auto_generated|pll1 is 769
        Info (176121): The value of the parameter "Min VCO Period" for the PLL atom altpll:altpll_component|altpll_chi2:auto_generated|pll1 is 1538
    Info (176120): The values of the parameter "Max VCO Period" do not match for the PLL atoms altplldram:altplldram_inst|altpll:altpll_component|altplldram_altpll:auto_generated|pll1 and PLL altpll:altpll_component|altpll_chi2:auto_generated|pll1
        Info (176121): The value of the parameter "Max VCO Period" for the PLL atom altplldram:altplldram_inst|altpll:altpll_component|altplldram_altpll:auto_generated|pll1 is 1666
        Info (176121): The value of the parameter "Max VCO Period" for the PLL atom altpll:altpll_component|altpll_chi2:auto_generated|pll1 is 3333
    Info (176120): The values of the parameter "Center VCO Period" do not match for the PLL atoms altplldram:altplldram_inst|altpll:altpll_component|altplldram_altpll:auto_generated|pll1 and PLL altpll:altpll_component|altpll_chi2:auto_generated|pll1
        Info (176121): The value of the parameter "Center VCO Period" for the PLL atom altplldram:altplldram_inst|altpll:altpll_component|altplldram_altpll:auto_generated|pll1 is 769
        Info (176121): The value of the parameter "Center VCO Period" for the PLL atom altpll:altpll_component|altpll_chi2:auto_generated|pll1 is 1538
    Info (176120): The values of the parameter "Min Lock Period" do not match for the PLL atoms altplldram:altplldram_inst|altpll:altpll_component|altplldram_altpll:auto_generated|pll1 and PLL altpll:altpll_component|altpll_chi2:auto_generated|pll1
        Info (176121): The value of the parameter "Min Lock Period" for the PLL atom altplldram:altplldram_inst|altpll:altpll_component|altplldram_altpll:auto_generated|pll1 is 16368
        Info (176121): The value of the parameter "Min Lock Period" for the PLL atom altpll:altpll_component|altpll_chi2:auto_generated|pll1 is 15380
    Info (176120): The values of the parameter "Max Lock Period" do not match for the PLL atoms altplldram:altplldram_inst|altpll:altpll_component|altplldram_altpll:auto_generated|pll1 and PLL altpll:altpll_component|altpll_chi2:auto_generated|pll1
        Info (176121): The value of the parameter "Max Lock Period" for the PLL atom altplldram:altplldram_inst|altpll:altpll_component|altplldram_altpll:auto_generated|pll1 is 26455
        Info (176121): The value of the parameter "Max Lock Period" for the PLL atom altpll:altpll_component|altpll_chi2:auto_generated|pll1 is 33330
    Info (176120): The values of the parameter "M_PH" do not match for the PLL atoms altplldram:altplldram_inst|altpll:altpll_component|altplldram_altpll:auto_generated|pll1 and PLL altpll:altpll_component|altpll_chi2:auto_generated|pll1
        Info (176121): The value of the parameter "M_PH" for the PLL atom altplldram:altplldram_inst|altpll:altpll_component|altplldram_altpll:auto_generated|pll1 is 3
        Info (176121): The value of the parameter "M_PH" for the PLL atom altpll:altpll_component|altpll_chi2:auto_generated|pll1 is 0
Critical Warning (176598): PLL "altpll:altpll_component|altpll_chi2:auto_generated|pll1" input clock inclk[0] is not fully compensated because it is fed by a remote clock pin "Pin_Y2" File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 208
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'lib/eth/syn/quartus/rgmii_phy_if.sdc'
Info (332104): Reading SDC File: 'lib/eth/syn/quartus/rgmii_io.sdc'
Info (332104): Reading SDC File: 'lib/eth/syn/quartus/mii_phy_if.sdc'
Info (332104): Reading SDC File: 'lib/eth/syn/quartus/gmii_phy_if.sdc'
Info (332104): Reading SDC File: 'lib/eth/syn/quartus/eth_mac_1g_rgmii.sdc'
Info (332104): Reading SDC File: 'lib/eth/syn/quartus/eth_mac_1g_gmii.sdc'
Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFLO is being clocked by CLOCK_50
Warning (332060): Node: ENET0_RX_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[2] is being clocked by ENET0_RX_CLK
Warning (332060): Node: ENET1_RX_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg is being clocked by ENET1_RX_CLK
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: altplldram_inst|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: altplldram_inst|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node altpll:altpll_component|altpll_chi2:auto_generated|clk[0] (placed in counter C0 of PLL_3) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/altpll_chi2.tdf Line: 37
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13
Info (176353): Automatically promoted node altpll:altpll_component|altpll_chi2:auto_generated|clk[1] (placed in counter C1 of PLL_3) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/altpll_chi2.tdf Line: 37
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14
Info (176353): Automatically promoted node altplldram:altplldram_inst|altpll:altpll_component|altplldram_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/altplldram_altpll.v Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0
Info (176353): Automatically promoted node altplldram:altplldram_inst|altpll:altpll_component|altplldram_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_1) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/altplldram_altpll.v Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 38
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node ENET0_RX_CLK~input (placed in PIN A15 (CLK8, DIFFCLK_5n)) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 63
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12
Info (176353): Automatically promoted node ENET1_RX_CLK~input (placed in PIN B15 (CLK9, DIFFCLK_5p)) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 72
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node sync_reset:sync_reset_inst|sync_reg[3]  File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/sync_reset.v Line: 55
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|txd_out File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_tx.v Line: 80
        Info (176357): Destination node fpga_core:core_inst|sdram_controller:sdram_ctl|do_refresh File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/sdram_controller.vhdl Line: 109
        Info (176357): Destination node fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|m_ready File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_tx.v Line: 71
        Info (176357): Destination node fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v Line: 235
        Info (176357): Destination node fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_pipe_reg[1] File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v Line: 542
        Info (176357): Destination node fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_terminate_frame_reg File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v Line: 242
        Info (176357): Destination node fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v Line: 235
        Info (176357): Destination node fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_pipe_reg[1] File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v Line: 542
        Info (176357): Destination node fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_terminate_frame_reg File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v Line: 242
        Info (176357): Destination node fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_pipe_reg[0] File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v Line: 542
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node altpll:altpll_component|altpll_chi2:auto_generated|locked  File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/altpll_chi2.tdf Line: 63
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176466): Following DDIO Input nodes are constrained by the Fitter to improve DDIO timing
    Info (176467): Node "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[0]" is constrained to location LAB_X81_Y72_N0 to improve DDIO timing File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/ddio_in_b2d.tdf Line: 33
    Info (176467): Node "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[0]" is constrained to location LAB_X81_Y72_N0 to improve DDIO timing File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/ddio_in_b2d.tdf Line: 34
    Info (176467): Node "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[0]" is constrained to location LAB_X81_Y72_N0 to improve DDIO timing File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/ddio_in_b2d.tdf Line: 35
    Info (176467): Node "ENET0_RX_DV~input" is constrained to location IOIBUF_X81_Y73_N1 to improve DDIO timing File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 65
    Info (176467): Node "ENET0_RX_DV" is constrained to location PIN C17 to improve DDIO timing File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 65
    Info (176467): Node "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[1]" is constrained to location LAB_X62_Y72_N0 to improve DDIO timing File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/ddio_in_b2d.tdf Line: 33
    Info (176467): Node "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[1]" is constrained to location LAB_X62_Y72_N0 to improve DDIO timing File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/ddio_in_b2d.tdf Line: 34
    Info (176467): Node "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[1]" is constrained to location LAB_X62_Y72_N0 to improve DDIO timing File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/ddio_in_b2d.tdf Line: 35
    Info (176467): Node "ENET0_RX_DATA[0]~input" is constrained to location IOIBUF_X62_Y73_N15 to improve DDIO timing File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 64
    Info (176467): Node "ENET0_RX_DATA[0]" is constrained to location PIN C16 to improve DDIO timing File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 64
    Info (176467): Node "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[3]" is constrained to location LAB_X81_Y72_N0 to improve DDIO timing File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/ddio_in_b2d.tdf Line: 33
    Info (176467): Node "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[3]" is constrained to location LAB_X81_Y72_N0 to improve DDIO timing File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/ddio_in_b2d.tdf Line: 34
    Info (176467): Node "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[3]" is constrained to location LAB_X81_Y72_N0 to improve DDIO timing File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/ddio_in_b2d.tdf Line: 35
    Info (176467): Node "ENET0_RX_DATA[2]~input" is constrained to location IOIBUF_X81_Y73_N8 to improve DDIO timing File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 64
    Info (176467): Node "ENET0_RX_DATA[2]" is constrained to location PIN D17 to improve DDIO timing File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 64
    Info (176467): Node "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[2]" is constrained to location LAB_X62_Y72_N0 to improve DDIO timing File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/ddio_in_b2d.tdf Line: 33
    Info (176467): Node "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[2]" is constrained to location LAB_X62_Y72_N0 to improve DDIO timing File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/ddio_in_b2d.tdf Line: 34
    Info (176467): Node "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[2]" is constrained to location LAB_X62_Y72_N0 to improve DDIO timing File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/ddio_in_b2d.tdf Line: 35
    Info (176467): Node "ENET0_RX_DATA[1]~input" is constrained to location IOIBUF_X62_Y73_N22 to improve DDIO timing File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 64
    Info (176467): Node "ENET0_RX_DATA[1]" is constrained to location PIN D16 to improve DDIO timing File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 64
    Info (176467): Node "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[4]" is constrained to location LAB_X58_Y72_N0 to improve DDIO timing File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/ddio_in_b2d.tdf Line: 33
    Info (176467): Node "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[4]" is constrained to location LAB_X58_Y72_N0 to improve DDIO timing File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/ddio_in_b2d.tdf Line: 34
    Info (176467): Node "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[4]" is constrained to location LAB_X58_Y72_N0 to improve DDIO timing File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/ddio_in_b2d.tdf Line: 35
    Info (176467): Node "ENET0_RX_DATA[3]~input" is constrained to location IOIBUF_X58_Y73_N15 to improve DDIO timing File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 64
    Info (176467): Node "ENET0_RX_DATA[3]" is constrained to location PIN C15 to improve DDIO timing File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 64
    Info (176467): Node "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[0]" is constrained to location LAB_X89_Y72_N0 to improve DDIO timing File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/ddio_in_b2d.tdf Line: 33
    Info (176467): Node "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[0]" is constrained to location LAB_X89_Y72_N0 to improve DDIO timing File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/ddio_in_b2d.tdf Line: 34
    Info (176467): Node "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[0]" is constrained to location LAB_X89_Y72_N0 to improve DDIO timing File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/ddio_in_b2d.tdf Line: 35
    Info (176467): Node "ENET1_RX_DV~input" is constrained to location IOIBUF_X89_Y73_N8 to improve DDIO timing File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 74
    Info (176467): Node "ENET1_RX_DV" is constrained to location PIN A22 to improve DDIO timing File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 74
    Info (176467): Node "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[1]" is constrained to location LAB_X102_Y72_N0 to improve DDIO timing File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/ddio_in_b2d.tdf Line: 33
    Info (176467): Node "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[1]" is constrained to location LAB_X102_Y72_N0 to improve DDIO timing File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/ddio_in_b2d.tdf Line: 34
    Info (176467): Node "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[1]" is constrained to location LAB_X102_Y72_N0 to improve DDIO timing File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/ddio_in_b2d.tdf Line: 35
    Info (176467): Node "ENET1_RX_DATA[0]~input" is constrained to location IOIBUF_X102_Y73_N8 to improve DDIO timing File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 73
    Info (176467): Node "ENET1_RX_DATA[0]" is constrained to location PIN B23 to improve DDIO timing File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 73
    Info (176467): Node "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[3]" is constrained to location LAB_X102_Y72_N0 to improve DDIO timing File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/ddio_in_b2d.tdf Line: 33
    Info (176467): Node "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[3]" is constrained to location LAB_X102_Y72_N0 to improve DDIO timing File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/ddio_in_b2d.tdf Line: 34
    Info (176467): Node "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[3]" is constrained to location LAB_X102_Y72_N0 to improve DDIO timing File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/ddio_in_b2d.tdf Line: 35
    Info (176467): Node "ENET1_RX_DATA[2]~input" is constrained to location IOIBUF_X102_Y73_N1 to improve DDIO timing File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 73
    Info (176467): Node "ENET1_RX_DATA[2]" is constrained to location PIN A23 to improve DDIO timing File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 73
    Info (176467): Node "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[2]" is constrained to location LAB_X91_Y72_N0 to improve DDIO timing File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/ddio_in_b2d.tdf Line: 33
    Info (176467): Node "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[2]" is constrained to location LAB_X91_Y72_N0 to improve DDIO timing File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/ddio_in_b2d.tdf Line: 34
    Info (176467): Node "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[2]" is constrained to location LAB_X91_Y72_N0 to improve DDIO timing File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/ddio_in_b2d.tdf Line: 35
    Info (176467): Node "ENET1_RX_DATA[1]~input" is constrained to location IOIBUF_X91_Y73_N15 to improve DDIO timing File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 73
    Info (176467): Node "ENET1_RX_DATA[1]" is constrained to location PIN C21 to improve DDIO timing File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 73
    Info (176467): Node "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[4]" is constrained to location LAB_X96_Y72_N0 to improve DDIO timing File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/ddio_in_b2d.tdf Line: 33
    Info (176467): Node "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[4]" is constrained to location LAB_X96_Y72_N0 to improve DDIO timing File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/ddio_in_b2d.tdf Line: 34
    Info (176467): Node "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[4]" is constrained to location LAB_X96_Y72_N0 to improve DDIO timing File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/ddio_in_b2d.tdf Line: 35
    Info (176467): Node "ENET1_RX_DATA[3]~input" is constrained to location IOIBUF_X96_Y73_N22 to improve DDIO timing File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 73
    Info (176467): Node "ENET1_RX_DATA[3]" is constrained to location PIN D21 to improve DDIO timing File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 73
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 36 registers into blocks of type Block RAM
Warning (15058): PLL "altplldram:altplldram_inst|altpll:altpll_component|altplldram_altpll:auto_generated|pll1" is in normal or source synchronous mode with output clock "compensate_clock" set to clk[0] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/altplldram_altpll.v Line: 51
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "AUD_ADCDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_BCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_XCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK2_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK3_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EEP_I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EEP_I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_LINK100" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_MDC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_MDIO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_COL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_CRS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_LINK100" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_MDC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_MDIO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_COL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_CRS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENETCLK_25" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EX_IO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EX_IO[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EX_IO[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EX_IO[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EX_IO[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EX_IO[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EX_IO[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_CE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_RY" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_WP_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_N1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_N2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_P1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_P2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_N1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_N2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_P1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_P2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_BLON" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_ON" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_RS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_RW" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_INT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_RD_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_WR_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CMD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_WP_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SMA_CLKIN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SMA_CLKOUT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_CE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_LB_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_UB_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_CLK27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_VS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_CTS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_RTS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_BLANK_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_SYNC_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_VS" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170239): Router is attempting to preserve 0.29 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements.
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during the Fitter is 0.33 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 34 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin UART_RXD uses I/O standard 3.3-V LVTTL at G12 File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 79
    Info (169178): Pin DRAM_DQ[0] uses I/O standard 3.3-V LVTTL at W3 File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 87
    Info (169178): Pin DRAM_DQ[1] uses I/O standard 3.3-V LVTTL at W2 File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 87
    Info (169178): Pin DRAM_DQ[2] uses I/O standard 3.3-V LVTTL at V4 File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 87
    Info (169178): Pin DRAM_DQ[3] uses I/O standard 3.3-V LVTTL at W1 File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 87
    Info (169178): Pin DRAM_DQ[4] uses I/O standard 3.3-V LVTTL at V3 File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 87
    Info (169178): Pin DRAM_DQ[5] uses I/O standard 3.3-V LVTTL at V2 File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 87
    Info (169178): Pin DRAM_DQ[6] uses I/O standard 3.3-V LVTTL at V1 File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 87
    Info (169178): Pin DRAM_DQ[7] uses I/O standard 3.3-V LVTTL at U3 File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 87
    Info (169178): Pin DRAM_DQ[8] uses I/O standard 3.3-V LVTTL at Y3 File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 87
    Info (169178): Pin DRAM_DQ[9] uses I/O standard 3.3-V LVTTL at Y4 File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 87
    Info (169178): Pin DRAM_DQ[10] uses I/O standard 3.3-V LVTTL at AB1 File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 87
    Info (169178): Pin DRAM_DQ[11] uses I/O standard 3.3-V LVTTL at AA3 File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 87
    Info (169178): Pin DRAM_DQ[12] uses I/O standard 3.3-V LVTTL at AB2 File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 87
    Info (169178): Pin DRAM_DQ[13] uses I/O standard 3.3-V LVTTL at AC1 File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 87
    Info (169178): Pin DRAM_DQ[14] uses I/O standard 3.3-V LVTTL at AB3 File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 87
    Info (169178): Pin DRAM_DQ[15] uses I/O standard 3.3-V LVTTL at AC2 File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 87
    Info (169178): Pin DRAM_DQ[16] uses I/O standard 3.3-V LVTTL at M8 File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 87
    Info (169178): Pin DRAM_DQ[17] uses I/O standard 3.3-V LVTTL at L8 File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 87
    Info (169178): Pin DRAM_DQ[18] uses I/O standard 3.3-V LVTTL at P2 File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 87
    Info (169178): Pin DRAM_DQ[19] uses I/O standard 3.3-V LVTTL at N3 File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 87
    Info (169178): Pin DRAM_DQ[20] uses I/O standard 3.3-V LVTTL at N4 File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 87
    Info (169178): Pin DRAM_DQ[21] uses I/O standard 3.3-V LVTTL at M4 File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 87
    Info (169178): Pin DRAM_DQ[22] uses I/O standard 3.3-V LVTTL at M7 File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 87
    Info (169178): Pin DRAM_DQ[23] uses I/O standard 3.3-V LVTTL at L7 File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 87
    Info (169178): Pin DRAM_DQ[24] uses I/O standard 3.3-V LVTTL at U5 File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 87
    Info (169178): Pin DRAM_DQ[25] uses I/O standard 3.3-V LVTTL at R7 File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 87
    Info (169178): Pin DRAM_DQ[26] uses I/O standard 3.3-V LVTTL at R1 File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 87
    Info (169178): Pin DRAM_DQ[27] uses I/O standard 3.3-V LVTTL at R2 File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 87
    Info (169178): Pin DRAM_DQ[28] uses I/O standard 3.3-V LVTTL at R3 File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 87
    Info (169178): Pin DRAM_DQ[29] uses I/O standard 3.3-V LVTTL at T3 File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 87
    Info (169178): Pin DRAM_DQ[30] uses I/O standard 3.3-V LVTTL at U4 File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 87
    Info (169178): Pin DRAM_DQ[31] uses I/O standard 3.3-V LVTTL at U1 File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 87
    Info (169178): Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2 File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 38
Info (144001): Generated suppressed messages file C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 311 warnings
    Info: Peak virtual memory: 5782 megabytes
    Info: Processing ended: Tue Mar 21 22:21:20 2023
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:21


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.fit.smsg.


