Release 13.2 - xst O.61xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx45-2-csg324

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file \"\\vboxsrv\cs141shared\cs141\visual2\ipcore_dir\clock_generator.v\" into library work
Parsing module <clock_generator>.
Analyzing Verilog file \"\\vboxsrv\cs141shared\cs141\visual2\ipcore_dir\clock_generator\example_design\clock_generator_exdes.v\" into library work
Parsing module <clock_generator_exdes>.
Analyzing Verilog file \"\\vboxsrv\cs141shared\cs141\visual2\pulse_train.v\" into library work
Parsing module <pulse_train>.
Analyzing Verilog file \"\\vboxsrv\cs141shared\cs141\visual2\pwm_generator.v\" into library work
Parsing module <pwm_generator>.
Analyzing Verilog file \"\\vboxsrv\cs141shared\cs141\visual2\tft_driver.v\" into library work
Parsing module <tft_driver>.
Analyzing Verilog file \"\\vboxsrv\cs141shared\cs141\visual2\main.v\" into library work
Parsing module <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "\\vboxsrv\cs141shared\cs141\visual2\main.v" Line 45: Port R is not connected to this instance

Elaborating module <main>.

Elaborating module <clock_generator>.

Elaborating module <IBUFG>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=9,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=9,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DIVIDE=9,CLKOUT1_PHASE=180.0,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT2_DIVIDE=100,CLKOUT2_PHASE=0.0,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT3_DIVIDE=100,CLKOUT3_PHASE=180.0,CLKOUT3_DUTY_CYCLE=0.5,CLKIN_PERIOD=10.0,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "\\vboxsrv\cs141shared\cs141\visual2\ipcore_dir\clock_generator.v" Line 131: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\vboxsrv\cs141shared\cs141\visual2\ipcore_dir\clock_generator.v" Line 132: Assignment to clkout5_unused ignored, since the identifier is never used

Elaborating module <BUFG>.
WARNING:HDLCompiler:1127 - "\\vboxsrv\cs141shared\cs141\visual2\main.v" Line 43: Assignment to cclk_n ignored, since the identifier is never used

Elaborating module <ODDR2>.

Elaborating module <tft_driver>.

Elaborating module <pwm_generator>.

Elaborating module <pulse_train>.
"\\vboxsrv\cs141shared\cs141\visual2\pwm_generator.v" Line 24. $display clock
"\\vboxsrv\cs141shared\cs141\visual2\pwm_generator.v" Line 27. $display reset
WARNING:HDLCompiler:413 - "\\vboxsrv\cs141shared\cs141\visual2\tft_driver.v" Line 102: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "\\vboxsrv\cs141shared\cs141\visual2\tft_driver.v" Line 106: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:1127 - "\\vboxsrv\cs141shared\cs141\visual2\main.v" Line 69: Assignment to tft_x ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "\\vboxsrv\cs141shared\cs141\visual2\main.v" Line 70: Size mismatch in connection of port <xcorner>. Formal port size is 10-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:1127 - "\\vboxsrv\cs141shared\cs141\visual2\main.v" Line 71: Assignment to tft_new_frame ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "//vboxsrv/cs141shared/cs141/visual2/main.v".
WARNING:Xst:647 - Input <button_up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button_down> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button_right> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button_left> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button_center> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "//vboxsrv/cs141shared/cs141/visual2/main.v" line 43: Output port <CLK_100M_n> of the instance <CLOCK_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "//vboxsrv/cs141shared/cs141/visual2/main.v" line 43: Output port <LOCKED> of the instance <CLOCK_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "//vboxsrv/cs141shared/cs141/visual2/main.v" line 57: Output port <x> of the instance <TFT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "//vboxsrv/cs141shared/cs141/visual2/main.v" line 57: Output port <y> of the instance <TFT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "//vboxsrv/cs141shared/cs141/visual2/main.v" line 57: Output port <new_frame> of the instance <TFT> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <main> synthesized.

Synthesizing Unit <clock_generator>.
    Related source file is "//vboxsrv/cs141shared/cs141/visual2/ipcore_dir/clock_generator.v".
    Summary:
	no macro.
Unit <clock_generator> synthesized.

Synthesizing Unit <tft_driver>.
    Related source file is "//vboxsrv/cs141shared/cs141/visual2/tft_driver.v".
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <tft_display> equivalent to <tft_vdd> has been removed
    Found 1-bit register for signal <tft_vdd>.
    Found 10-bit register for signal <x>.
    Found 9-bit register for signal <y>.
    Found 9-bit adder for signal <y[8]_GND_7_o_add_23_OUT> created at line 102.
    Found 10-bit adder for signal <x[9]_GND_7_o_add_25_OUT> created at line 106.
    Found 10-bit comparator greater for signal <x[9]_rect_x_max[9]_LessThan_11_o> created at line 68
    Found 10-bit comparator greater for signal <rect_x_min[9]_x[9]_LessThan_12_o> created at line 68
    Found 10-bit comparator greater for signal <GND_7_o_rect_y_max[9]_LessThan_13_o> created at line 68
    Found 10-bit comparator greater for signal <rect_y_min[9]_GND_7_o_LessThan_14_o> created at line 68
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <tft_driver> synthesized.

Synthesizing Unit <pwm_generator>.
    Related source file is "//vboxsrv/cs141shared/cs141/visual2/pwm_generator.v".
    Found 8-bit register for signal <count>.
    Found 8-bit adder for signal <count[7]_GND_8_o_add_2_OUT> created at line 32.
    Found 8-bit comparator greater for signal <pwm> created at line 21
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <pwm_generator> synthesized.

Synthesizing Unit <pulse_train>.
    Related source file is "//vboxsrv/cs141shared/cs141/visual2/pulse_train.v".
    Found 32-bit register for signal <count>.
    Found 32-bit adder for signal <count[31]_GND_9_o_add_3_OUT> created at line 32.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <pulse_train> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 1
 32-bit adder                                          : 1
 8-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 5
 1-bit register                                        : 1
 10-bit register                                       : 1
 32-bit register                                       : 1
 8-bit register                                        : 1
 9-bit register                                        : 1
# Comparators                                          : 5
 10-bit comparator greater                             : 4
 8-bit comparator greater                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <pulse_train>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <pulse_train> synthesized (advanced).

Synthesizing (advanced) Unit <pwm_generator>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <pwm_generator> synthesized (advanced).

Synthesizing (advanced) Unit <tft_driver>.
The following registers are absorbed into counter <x>: 1 register on signal <x>.
The following registers are absorbed into counter <y>: 1 register on signal <y>.
Unit <tft_driver> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 4
 10-bit up counter                                     : 1
 32-bit up counter                                     : 1
 8-bit up counter                                      : 1
 9-bit up counter                                      : 1
# Registers                                            : 1
 Flip-Flops                                            : 1
# Comparators                                          : 5
 10-bit comparator greater                             : 4
 8-bit comparator greater                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:1901 - Instance CLOCK_GEN/pll_base_inst in unit CLOCK_GEN/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV

Optimizing unit <main> ...

Optimizing unit <tft_driver> ...
WARNING:Xst:1710 - FF/Latch <TFT/PWM0/freq_divider/count_2> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM0/freq_divider/count_3> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM0/freq_divider/count_4> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM0/freq_divider/count_5> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM0/freq_divider/count_6> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM0/freq_divider/count_7> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM0/freq_divider/count_8> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM0/freq_divider/count_9> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM0/freq_divider/count_10> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM0/freq_divider/count_11> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM0/freq_divider/count_12> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM0/freq_divider/count_13> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM0/freq_divider/count_16> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM0/freq_divider/count_14> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM0/freq_divider/count_15> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM0/freq_divider/count_17> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM0/freq_divider/count_18> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM0/freq_divider/count_19> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM0/freq_divider/count_20> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM0/freq_divider/count_21> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM0/freq_divider/count_22> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM0/freq_divider/count_23> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM0/freq_divider/count_24> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM0/freq_divider/count_25> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM0/freq_divider/count_26> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM0/freq_divider/count_27> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM0/freq_divider/count_28> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM0/freq_divider/count_31> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM0/freq_divider/count_29> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM0/freq_divider/count_30> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 0.
FlipFlop TFT/tft_vdd has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 31
 Flip-Flops                                            : 31

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 137
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 25
#      LUT2                        : 13
#      LUT3                        : 3
#      LUT4                        : 10
#      LUT5                        : 5
#      LUT6                        : 19
#      MUXCY                       : 25
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 29
# FlipFlops/Latches                : 32
#      FD                          : 21
#      FDR                         : 2
#      FDRE                        : 8
#      ODDR2                       : 1
# Clock Buffers                    : 5
#      BUFG                        : 5
# IO Buffers                       : 56
#      IBUF                        : 9
#      IBUFG                       : 1
#      OBUF                        : 46
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:              30  out of  54576     0%  
 Number of Slice LUTs:                   80  out of  27288     0%  
    Number used as Logic:                80  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     81
   Number with an unused Flip Flop:      51  out of     81    62%  
   Number with an unused LUT:             1  out of     81     1%  
   Number of fully used LUT-FF pairs:    29  out of     81    35%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          61
 Number of bonded IOBs:                  56  out of    218    25%  
    IOB Flip Flops/Latches:               2

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                5  out of     16    31%  
 Number of PLL_ADVs:                      1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLOCK_GEN/pll_base_inst/CLKOUT2    | BUFG                   | 32    |
CLOCK_GEN/pll_base_inst/CLKOUT3    | BUFG                   | 1     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.602ns (Maximum Frequency: 217.297MHz)
   Minimum input arrival time before clock: 4.251ns
   Maximum output required time after clock: 8.591ns
   Maximum combinational path delay: 8.925ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLOCK_GEN/pll_base_inst/CLKOUT2'
  Clock period: 4.602ns (frequency: 217.297MHz)
  Total number of paths / destination ports: 537 / 39
-------------------------------------------------------------------------
Delay:               4.602ns (Levels of Logic = 3)
  Source:            TFT/x_0 (FF)
  Destination:       TFT/y_0 (FF)
  Source Clock:      CLOCK_GEN/pll_base_inst/CLKOUT2 rising
  Destination Clock: CLOCK_GEN/pll_base_inst/CLKOUT2 rising

  Data Path: TFT/x_0 to TFT/y_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   1.196  TFT/x_0 (TFT/x_0)
     LUT5:I0->O           12   0.254   1.069  TFT/GND_7_o_GND_7_o_equal_22_o<9>_SW0 (N4)
     LUT6:I5->O            9   0.254   0.976  TFT/Mcount_x_val1 (TFT/Mcount_x_val)
     LUT2:I1->O            1   0.254   0.000  TFT/x_9_rstpot (TFT/x_9_rstpot)
     FD:D                      0.074          TFT/x_9
    ----------------------------------------
    Total                      4.602ns (1.361ns logic, 3.241ns route)
                                       (29.6% logic, 70.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLOCK_GEN/pll_base_inst/CLKOUT2'
  Total number of paths / destination ports: 31 / 31
-------------------------------------------------------------------------
Offset:              4.251ns (Levels of Logic = 3)
  Source:            rstb (PAD)
  Destination:       TFT/y_0 (FF)
  Destination Clock: CLOCK_GEN/pll_base_inst/CLKOUT2 rising

  Data Path: rstb to TFT/y_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.328   1.365  rstb_IBUF (rstb_IBUF)
     LUT6:I0->O            9   0.254   0.976  TFT/Mcount_x_val1 (TFT/Mcount_x_val)
     LUT2:I1->O            1   0.254   0.000  TFT/x_9_rstpot (TFT/x_9_rstpot)
     FD:D                      0.074          TFT/x_9
    ----------------------------------------
    Total                      4.251ns (1.910ns logic, 2.341ns route)
                                       (44.9% logic, 55.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLOCK_GEN/pll_base_inst/CLKOUT2'
  Total number of paths / destination ports: 247 / 11
-------------------------------------------------------------------------
Offset:              8.591ns (Levels of Logic = 4)
  Source:            TFT/x_6 (FF)
  Destination:       tft_red<7> (PAD)
  Source Clock:      CLOCK_GEN/pll_base_inst/CLKOUT2 rising

  Data Path: TFT/x_6 to tft_red<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              15   0.525   1.610  TFT/x_6 (TFT/x_6)
     LUT6:I0->O            1   0.254   0.790  TFT/in_square2 (TFT/in_square1)
     LUT6:I4->O            2   0.250   1.156  TFT/in_square3 (TFT/in_square2)
     LUT5:I0->O            5   0.254   0.840  TFT/_n01131 (tft_green_5_OBUF)
     OBUF:I->O                 2.912          tft_red_7_OBUF (tft_red<7>)
    ----------------------------------------
    Total                      8.591ns (4.195ns logic, 4.396ns route)
                                       (48.8% logic, 51.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 14 / 1
-------------------------------------------------------------------------
Delay:               8.925ns (Levels of Logic = 6)
  Source:            switch<2> (PAD)
  Destination:       tft_backlight (PAD)

  Data Path: switch<2> to tft_backlight
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   1.112  switch_2_IBUF (switch_2_IBUF)
     LUT6:I1->O            2   0.254   1.181  TFT/tft_backlight3 (TFT/tft_backlight1)
     LUT6:I0->O            1   0.254   0.000  TFT/tft_backlight1_F (N33)
     MUXF7:I0->O           1   0.163   0.790  TFT/tft_backlight1 (TFT/tft_backlight2)
     LUT5:I3->O            1   0.250   0.681  TFT/tft_backlight21 (tft_backlight_OBUF)
     OBUF:I->O                 2.912          tft_backlight_OBUF (tft_backlight)
    ----------------------------------------
    Total                      8.925ns (5.161ns logic, 3.764ns route)
                                       (57.8% logic, 42.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLOCK_GEN/pll_base_inst/CLKOUT2
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
CLOCK_GEN/pll_base_inst/CLKOUT2|    4.602|         |         |         |
-------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.28 secs
 
--> 

Total memory usage is 135600 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   45 (   0 filtered)
Number of infos    :    6 (   0 filtered)

