5 18 1fd81 3 5 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (nested_block1.vcd) 2 -o (nested_block1.cdd) 2 -v (nested_block1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 nested_block1.v 1 24 1 
2 1 5 5 5 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 foo
1 a 1 3 1070004 1 0 0 0 1 17 0 1 0 0 0 0
4 1 1 0 0 1
3 1 main.foo "main.foo" 0 nested_block1.v 5 13 1 
2 2 7 7 7 10005 1 3d 5002 0 0 1 18 0 1 0 0 0 0 bar
1 b 2 6 1070005 1 0 0 0 1 17 0 1 0 0 0 0
4 2 11 0 0 2
3 1 main.foo.bar "main.foo.bar" 0 nested_block1.v 7 12 1 
2 3 9 9 9 60009 1 0 21008 0 0 1 16 1 0
2 4 9 9 9 20002 0 1 1410 0 0 1 1 a
2 5 9 9 9 20009 1 37 1a 3 4
2 6 10 10 10 60009 1 0 21008 0 0 1 16 1 0
2 7 10 10 10 20002 0 1 1410 0 0 1 1 b
2 8 10 10 10 20009 1 37 1a 6 7
2 9 11 11 11 60009 1 0 21004 0 0 1 16 0 0
2 10 11 11 11 20002 0 1 1410 0 0 1 1 c
2 11 11 11 11 20009 1 37 16 9 10
1 c 3 8 1070006 1 0 0 0 1 17 0 1 0 0 0 0
4 5 11 8 8 5
4 8 0 11 11 5
4 11 0 0 0 5
3 1 main.u$0 "main.u$0" 0 nested_block1.v 15 22 1 
