$date
	Mon Sep 15 23:23:51 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module shift_reg_4bit_tb $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clk $end
$var reg 1 # din $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # din $end
$var wire 1 $ rst $end
$var reg 4 % q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx %
1$
0#
0"
bx !
$end
#5000
b0 !
b0 %
1"
#10000
0"
#15000
1"
#20000
0"
1#
0$
#25000
b1 !
b1 %
1"
#30000
0"
0#
#35000
b10 !
b10 %
1"
#40000
0"
1#
#45000
b101 !
b101 %
1"
#50000
0"
#55000
b1011 !
b1011 %
1"
#60000
0"
0#
#65000
b110 !
b110 %
1"
#70000
0"
1#
#75000
b1101 !
b1101 %
1"
#80000
0"
#85000
b1011 !
b1011 %
1"
#90000
0"
#95000
b111 !
b111 %
1"
#100000
0"
#105000
b1111 !
b1111 %
1"
#110000
0"
#115000
1"
#120000
0"
#125000
1"
#130000
0"
