$date
	Tue Apr 23 16:01:19 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module InstructionMemory_tb $end
$var wire 32 ! instruction [31:0] $end
$var reg 32 " address [31:0] $end
$var reg 1 # clk $end
$scope module dut $end
$var wire 32 $ address [31:0] $end
$var wire 32 % instruction [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b111000000000010100010011 %
b0 $
x#
b0 "
b111000000000010100010011 !
$end
#20
b11100000000010110010011 !
b11100000000010110010011 %
b100 "
b100 $
#30
