/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [14:0] _03_;
  wire [5:0] _04_;
  reg [7:0] _05_;
  wire [17:0] _06_;
  wire [3:0] celloutsig_0_0z;
  wire [7:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [18:0] celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [9:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [15:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [6:0] celloutsig_0_23z;
  wire [2:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [4:0] celloutsig_0_27z;
  wire [9:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [10:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [4:0] celloutsig_0_35z;
  wire [7:0] celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire [22:0] celloutsig_0_3z;
  wire [9:0] celloutsig_0_40z;
  wire celloutsig_0_43z;
  wire [22:0] celloutsig_0_45z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire celloutsig_0_55z;
  wire [3:0] celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_67z;
  wire [9:0] celloutsig_0_6z;
  wire celloutsig_0_73z;
  wire celloutsig_0_77z;
  wire celloutsig_0_7z;
  wire celloutsig_0_81z;
  wire [16:0] celloutsig_0_82z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_11z;
  wire [8:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [19:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [12:0] celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_33z = ~(celloutsig_0_14z | _00_);
  assign celloutsig_0_67z = ~(celloutsig_0_55z | celloutsig_0_34z);
  assign celloutsig_0_7z = ~(celloutsig_0_3z[0] | celloutsig_0_4z);
  assign celloutsig_0_8z = ~(celloutsig_0_3z[21] | celloutsig_0_3z[1]);
  assign celloutsig_1_14z = ~(celloutsig_1_9z | celloutsig_1_2z[1]);
  reg [5:0] _12_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[128])
    if (!clkin_data[128]) _12_ <= 6'h00;
    else _12_ <= in_data[152:147];
  assign { _02_, _04_[4:0] } = _12_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _05_ <= 8'h00;
    else _05_ <= { in_data[136:135], celloutsig_1_7z };
  reg [17:0] _14_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[96])
    if (clkin_data[96]) _14_ <= 18'h00000;
    else _14_ <= { in_data[83:76], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_10z };
  assign { _06_[17], _00_, _06_[15:2], _01_, _06_[0] } = _14_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[96])
    if (clkin_data[96]) _03_ <= 15'h0000;
    else _03_ <= { celloutsig_0_23z, celloutsig_0_15z, celloutsig_0_23z };
  assign celloutsig_0_39z = celloutsig_0_27z[2] & ~(celloutsig_0_28z[0]);
  assign celloutsig_0_4z = celloutsig_0_0z[1] & ~(in_data[68]);
  assign celloutsig_0_49z = celloutsig_0_26z & ~(celloutsig_0_8z);
  assign celloutsig_0_5z = celloutsig_0_0z[3] & ~(celloutsig_0_0z[2]);
  assign celloutsig_1_9z = celloutsig_1_3z & ~(celloutsig_1_6z[3]);
  assign celloutsig_0_9z = celloutsig_0_4z & ~(celloutsig_0_5z);
  assign celloutsig_0_14z = celloutsig_0_12z[14] & ~(celloutsig_0_6z[3]);
  assign celloutsig_0_21z = celloutsig_0_6z[0] & ~(celloutsig_0_6z[4]);
  assign celloutsig_0_22z = celloutsig_0_6z[5] & ~(celloutsig_0_13z[4]);
  assign celloutsig_0_3z = { celloutsig_0_2z[4], celloutsig_0_2z, celloutsig_0_2z } % { 1'h1, celloutsig_0_0z[2], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z[10:1], in_data[0] };
  assign celloutsig_1_2z = { in_data[146:139], celloutsig_1_1z } % { 1'h1, in_data[158:157], _02_, _04_[4:0] };
  assign celloutsig_1_7z = in_data[153:148] % { 1'h1, _04_[3:0], celloutsig_1_1z };
  assign celloutsig_1_13z = { celloutsig_1_3z, _05_ } % { 1'h1, celloutsig_1_2z[7:0] };
  assign celloutsig_1_19z = { in_data[113:108], celloutsig_1_9z, celloutsig_1_5z } % { 1'h1, celloutsig_1_13z[7:0], celloutsig_1_2z, celloutsig_1_14z, celloutsig_1_9z };
  assign celloutsig_0_12z = { celloutsig_0_2z[8:0], celloutsig_0_6z } % { 1'h1, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_0_19z = { _00_, _06_[15:3], celloutsig_0_11z, celloutsig_0_9z } % { 1'h1, celloutsig_0_17z[8:0], celloutsig_0_4z, celloutsig_0_13z };
  assign celloutsig_0_23z = celloutsig_0_2z[9:3] % { 1'h1, celloutsig_0_2z[4:2], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_9z };
  assign celloutsig_0_2z = in_data[41:31] % { 1'h1, in_data[50:41] };
  assign celloutsig_0_35z = { celloutsig_0_28z[3:0], celloutsig_0_7z } % { 1'h1, celloutsig_0_23z[3:0] };
  assign celloutsig_0_40z = { celloutsig_0_6z[8:0], celloutsig_0_39z } % { 1'h1, celloutsig_0_13z[2:0], celloutsig_0_1z, celloutsig_0_29z, celloutsig_0_39z, celloutsig_0_21z, celloutsig_0_33z, celloutsig_0_34z };
  assign celloutsig_1_5z = { _04_[4:1], celloutsig_1_2z } % { 1'h1, _02_, _04_[4:0], _02_, _04_[4:0] };
  assign celloutsig_0_0z = in_data[44] ? { in_data[47:45], 1'h1 } : in_data[73:70];
  assign celloutsig_0_37z = celloutsig_0_26z ? { celloutsig_0_10z[2:0], celloutsig_0_35z } : { celloutsig_0_17z[5:3], celloutsig_0_28z[4:0] };
  assign celloutsig_0_45z = celloutsig_0_43z ? { _06_[15:2], _01_, _06_[0], celloutsig_0_23z } : { in_data[16:15], celloutsig_0_30z, celloutsig_0_40z, celloutsig_0_17z[7:3], celloutsig_0_28z[4:0] };
  assign celloutsig_1_11z = celloutsig_1_7z[4] ? in_data[179:177] : { 1'h0, celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_0_25z = celloutsig_0_22z ? celloutsig_0_19z[11:9] : { celloutsig_0_13z[3:2], celloutsig_0_14z };
  assign celloutsig_0_28z[4:0] = celloutsig_0_7z ? { celloutsig_0_17z[2:0], celloutsig_0_15z, celloutsig_0_1z } : { celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_32z = { in_data[42:37], celloutsig_0_18z } != { celloutsig_0_2z[7:2], celloutsig_0_29z };
  assign celloutsig_0_43z = { _06_[17], _00_, _06_[15], celloutsig_0_34z } != { _03_[2:0], celloutsig_0_14z };
  assign celloutsig_0_53z = celloutsig_0_6z[4:2] != { celloutsig_0_27z[1:0], celloutsig_0_7z };
  assign celloutsig_0_55z = { celloutsig_0_23z[6:5], celloutsig_0_32z } != { celloutsig_0_23z[3], celloutsig_0_49z, celloutsig_0_14z };
  assign celloutsig_0_77z = { in_data[12:7], celloutsig_0_73z } != { in_data[30:28], celloutsig_0_25z, celloutsig_0_30z };
  assign celloutsig_1_1z = in_data[146:138] != { in_data[113:111], _02_, _04_[4:0] };
  assign celloutsig_1_3z = celloutsig_1_2z[4:1] != { _02_, _04_[4], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_17z = { celloutsig_1_13z[5:2], celloutsig_1_14z } != celloutsig_1_6z[4:0];
  assign celloutsig_1_18z = { celloutsig_1_7z[5:3], celloutsig_1_17z } != { celloutsig_1_7z[1], celloutsig_1_11z };
  assign celloutsig_0_11z = celloutsig_0_6z[8:2] != { celloutsig_0_6z[6:1], celloutsig_0_5z };
  assign celloutsig_0_1z = in_data[56:49] != { in_data[27:24], celloutsig_0_0z };
  assign celloutsig_0_18z = celloutsig_0_12z[17:7] != { celloutsig_0_13z[2:1], celloutsig_0_10z, celloutsig_0_5z };
  assign celloutsig_0_26z = { celloutsig_0_0z[3:2], celloutsig_0_9z, celloutsig_0_7z } != { celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_0_30z = { celloutsig_0_23z[5:4], celloutsig_0_23z } != { celloutsig_0_3z[9:2], celloutsig_0_7z };
  assign celloutsig_0_34z = | { celloutsig_0_32z, celloutsig_0_21z, _06_[13:7] };
  assign celloutsig_0_73z = | celloutsig_0_45z[11:4];
  assign celloutsig_0_81z = | { celloutsig_0_67z, _01_, _00_, celloutsig_0_33z, _06_[17], _06_[15:2], _06_[0] };
  assign celloutsig_1_4z = | { celloutsig_1_1z, in_data[125:117] };
  assign celloutsig_1_8z = | celloutsig_1_5z[10:0];
  assign celloutsig_0_15z = | celloutsig_0_12z[11:3];
  assign celloutsig_0_29z = | { celloutsig_0_28z[4], celloutsig_0_17z[5:3], celloutsig_0_7z };
  assign celloutsig_0_58z = { _03_[8:6], celloutsig_0_32z } >>> { celloutsig_0_5z, celloutsig_0_30z, celloutsig_0_15z, celloutsig_0_34z };
  assign celloutsig_0_6z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z } >>> celloutsig_0_3z[10:1];
  assign celloutsig_0_82z = { celloutsig_0_3z[19:11], celloutsig_0_58z, celloutsig_0_33z, celloutsig_0_77z, celloutsig_0_32z, celloutsig_0_53z } >>> { _00_, _06_[15:9], celloutsig_0_37z, celloutsig_0_22z };
  assign celloutsig_1_6z = { celloutsig_1_2z[8:5], celloutsig_1_4z, celloutsig_1_1z } >>> { celloutsig_1_2z[7:4], celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_10z = { celloutsig_0_6z[4], celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_1z } >>> { celloutsig_0_3z[8:2], celloutsig_0_4z };
  assign celloutsig_0_13z = { celloutsig_0_12z[14:12], celloutsig_0_8z, celloutsig_0_7z } >>> { in_data[9:6], celloutsig_0_1z };
  assign celloutsig_0_17z = { celloutsig_0_3z[20:18], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_13z } >>> { in_data[36:33], celloutsig_0_13z, celloutsig_0_8z };
  assign celloutsig_0_27z = { celloutsig_0_17z[4:3], celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_14z } >>> celloutsig_0_6z[9:5];
  assign _04_[5] = _02_;
  assign { _06_[16], _06_[1] } = { _00_, _01_ };
  assign celloutsig_0_28z[9:5] = celloutsig_0_17z[7:3];
  assign { out_data[128], out_data[115:96], out_data[32], out_data[16:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_81z, celloutsig_0_82z };
endmodule
