{
  "module_name": "Kconfig",
  "hash_id": "399191a3204543f512ff76bfb3f1598448f373dad60634fb0627c8cc08b8b3d6",
  "original_prompt": "Ingested from linux-6.6.14/arch/x86/Kconfig",
  "human_readable_source": "# SPDX-License-Identifier: GPL-2.0\n# Select 32 or 64 bit\nconfig 64BIT\n\tbool \"64-bit kernel\" if \"$(ARCH)\" = \"x86\"\n\tdefault \"$(ARCH)\" != \"i386\"\n\thelp\n\t  Say yes to build a 64-bit kernel - formerly known as x86_64\n\t  Say no to build a 32-bit kernel - formerly known as i386\n\nconfig X86_32\n\tdef_bool y\n\tdepends on !64BIT\n\t# Options that are inherently 32-bit kernel only:\n\tselect ARCH_WANT_IPC_PARSE_VERSION\n\tselect CLKSRC_I8253\n\tselect CLONE_BACKWARDS\n\tselect GENERIC_VDSO_32\n\tselect HAVE_DEBUG_STACKOVERFLOW\n\tselect KMAP_LOCAL\n\tselect MODULES_USE_ELF_REL\n\tselect OLD_SIGACTION\n\tselect ARCH_SPLIT_ARG64\n\nconfig X86_64\n\tdef_bool y\n\tdepends on 64BIT\n\t# Options that are inherently 64-bit kernel only:\n\tselect ARCH_HAS_GIGANTIC_PAGE\n\tselect ARCH_SUPPORTS_INT128 if CC_HAS_INT128\n\tselect ARCH_SUPPORTS_PER_VMA_LOCK\n\tselect ARCH_USE_CMPXCHG_LOCKREF\n\tselect HAVE_ARCH_SOFT_DIRTY\n\tselect MODULES_USE_ELF_RELA\n\tselect NEED_DMA_MAP_STATE\n\tselect SWIOTLB\n\tselect ARCH_HAS_ELFCORE_COMPAT\n\tselect ZONE_DMA32\n\nconfig FORCE_DYNAMIC_FTRACE\n\tdef_bool y\n\tdepends on X86_32\n\tdepends on FUNCTION_TRACER\n\tselect DYNAMIC_FTRACE\n\thelp\n\t  We keep the static function tracing (!DYNAMIC_FTRACE) around\n\t  in order to test the non static function tracing in the\n\t  generic code, as other architectures still use it. But we\n\t  only need to keep it around for x86_64. No need to keep it\n\t  for x86_32. For x86_32, force DYNAMIC_FTRACE.\n#\n# Arch settings\n#\n# ( Note that options that are marked 'if X86_64' could in principle be\n#   ported to 32-bit as well. )\n#\nconfig X86\n\tdef_bool y\n\t#\n\t# Note: keep this list sorted alphabetically\n\t#\n\tselect ACPI_LEGACY_TABLES_LOOKUP\tif ACPI\n\tselect ACPI_SYSTEM_POWER_STATES_SUPPORT\tif ACPI\n\tselect ARCH_32BIT_OFF_T\t\t\tif X86_32\n\tselect ARCH_CLOCKSOURCE_INIT\n\tselect ARCH_CORRECT_STACKTRACE_ON_KRETPROBE\n\tselect ARCH_ENABLE_HUGEPAGE_MIGRATION if X86_64 && HUGETLB_PAGE && MIGRATION\n\tselect ARCH_ENABLE_MEMORY_HOTPLUG if X86_64\n\tselect ARCH_ENABLE_MEMORY_HOTREMOVE if MEMORY_HOTPLUG\n\tselect ARCH_ENABLE_SPLIT_PMD_PTLOCK if (PGTABLE_LEVELS > 2) && (X86_64 || X86_PAE)\n\tselect ARCH_ENABLE_THP_MIGRATION if X86_64 && TRANSPARENT_HUGEPAGE\n\tselect ARCH_HAS_ACPI_TABLE_UPGRADE\tif ACPI\n\tselect ARCH_HAS_CACHE_LINE_SIZE\n\tselect ARCH_HAS_CPU_CACHE_INVALIDATE_MEMREGION\n\tselect ARCH_HAS_CPU_FINALIZE_INIT\n\tselect ARCH_HAS_CURRENT_STACK_POINTER\n\tselect ARCH_HAS_DEBUG_VIRTUAL\n\tselect ARCH_HAS_DEBUG_VM_PGTABLE\tif !X86_PAE\n\tselect ARCH_HAS_DEVMEM_IS_ALLOWED\n\tselect ARCH_HAS_EARLY_DEBUG\t\tif KGDB\n\tselect ARCH_HAS_ELF_RANDOMIZE\n\tselect ARCH_HAS_FAST_MULTIPLIER\n\tselect ARCH_HAS_FORTIFY_SOURCE\n\tselect ARCH_HAS_GCOV_PROFILE_ALL\n\tselect ARCH_HAS_KCOV\t\t\tif X86_64\n\tselect ARCH_HAS_MEM_ENCRYPT\n\tselect ARCH_HAS_MEMBARRIER_SYNC_CORE\n\tselect ARCH_HAS_NMI_SAFE_THIS_CPU_OPS\n\tselect ARCH_HAS_NON_OVERLAPPING_ADDRESS_SPACE\n\tselect ARCH_HAS_PMEM_API\t\tif X86_64\n\tselect ARCH_HAS_PTE_DEVMAP\t\tif X86_64\n\tselect ARCH_HAS_PTE_SPECIAL\n\tselect ARCH_HAS_NONLEAF_PMD_YOUNG\tif PGTABLE_LEVELS > 2\n\tselect ARCH_HAS_UACCESS_FLUSHCACHE\tif X86_64\n\tselect ARCH_HAS_COPY_MC\t\t\tif X86_64\n\tselect ARCH_HAS_SET_MEMORY\n\tselect ARCH_HAS_SET_DIRECT_MAP\n\tselect ARCH_HAS_STRICT_KERNEL_RWX\n\tselect ARCH_HAS_STRICT_MODULE_RWX\n\tselect ARCH_HAS_SYNC_CORE_BEFORE_USERMODE\n\tselect ARCH_HAS_SYSCALL_WRAPPER\n\tselect ARCH_HAS_UBSAN_SANITIZE_ALL\n\tselect ARCH_HAS_DEBUG_WX\n\tselect ARCH_HAS_ZONE_DMA_SET if EXPERT\n\tselect ARCH_HAVE_NMI_SAFE_CMPXCHG\n\tselect ARCH_MHP_MEMMAP_ON_MEMORY_ENABLE\n\tselect ARCH_MIGHT_HAVE_ACPI_PDC\t\tif ACPI\n\tselect ARCH_MIGHT_HAVE_PC_PARPORT\n\tselect ARCH_MIGHT_HAVE_PC_SERIO\n\tselect ARCH_STACKWALK\n\tselect ARCH_SUPPORTS_ACPI\n\tselect ARCH_SUPPORTS_ATOMIC_RMW\n\tselect ARCH_SUPPORTS_DEBUG_PAGEALLOC\n\tselect ARCH_SUPPORTS_PAGE_TABLE_CHECK\tif X86_64\n\tselect ARCH_SUPPORTS_NUMA_BALANCING\tif X86_64\n\tselect ARCH_SUPPORTS_KMAP_LOCAL_FORCE_MAP\tif NR_CPUS <= 4096\n\tselect ARCH_SUPPORTS_CFI_CLANG\t\tif X86_64\n\tselect ARCH_USES_CFI_TRAPS\t\tif X86_64 && CFI_CLANG\n\tselect ARCH_SUPPORTS_LTO_CLANG\n\tselect ARCH_SUPPORTS_LTO_CLANG_THIN\n\tselect ARCH_USE_BUILTIN_BSWAP\n\tselect ARCH_USE_MEMTEST\n\tselect ARCH_USE_QUEUED_RWLOCKS\n\tselect ARCH_USE_QUEUED_SPINLOCKS\n\tselect ARCH_USE_SYM_ANNOTATIONS\n\tselect ARCH_WANT_BATCHED_UNMAP_TLB_FLUSH\n\tselect ARCH_WANT_DEFAULT_BPF_JIT\tif X86_64\n\tselect ARCH_WANTS_DYNAMIC_TASK_STRUCT\n\tselect ARCH_WANTS_NO_INSTR\n\tselect ARCH_WANT_GENERAL_HUGETLB\n\tselect ARCH_WANT_HUGE_PMD_SHARE\n\tselect ARCH_WANT_LD_ORPHAN_WARN\n\tselect ARCH_WANT_OPTIMIZE_DAX_VMEMMAP\tif X86_64\n\tselect ARCH_WANT_OPTIMIZE_HUGETLB_VMEMMAP\tif X86_64\n\tselect ARCH_WANTS_THP_SWAP\t\tif X86_64\n\tselect ARCH_HAS_PARANOID_L1D_FLUSH\n\tselect BUILDTIME_TABLE_SORT\n\tselect CLKEVT_I8253\n\tselect CLOCKSOURCE_VALIDATE_LAST_CYCLE\n\tselect CLOCKSOURCE_WATCHDOG\n\t# Word-size accesses may read uninitialized data past the trailing \\0\n\t# in strings and cause false KMSAN reports.\n\tselect DCACHE_WORD_ACCESS\t\tif !KMSAN\n\tselect DYNAMIC_SIGFRAME\n\tselect EDAC_ATOMIC_SCRUB\n\tselect EDAC_SUPPORT\n\tselect GENERIC_CLOCKEVENTS_BROADCAST\tif X86_64 || (X86_32 && X86_LOCAL_APIC)\n\tselect GENERIC_CLOCKEVENTS_MIN_ADJUST\n\tselect GENERIC_CMOS_UPDATE\n\tselect GENERIC_CPU_AUTOPROBE\n\tselect GENERIC_CPU_VULNERABILITIES\n\tselect GENERIC_EARLY_IOREMAP\n\tselect GENERIC_ENTRY\n\tselect GENERIC_IOMAP\n\tselect GENERIC_IRQ_EFFECTIVE_AFF_MASK\tif SMP\n\tselect GENERIC_IRQ_MATRIX_ALLOCATOR\tif X86_LOCAL_APIC\n\tselect GENERIC_IRQ_MIGRATION\t\tif SMP\n\tselect GENERIC_IRQ_PROBE\n\tselect GENERIC_IRQ_RESERVATION_MODE\n\tselect GENERIC_IRQ_SHOW\n\tselect GENERIC_PENDING_IRQ\t\tif SMP\n\tselect GENERIC_PTDUMP\n\tselect GENERIC_SMP_IDLE_THREAD\n\tselect GENERIC_TIME_VSYSCALL\n\tselect GENERIC_GETTIMEOFDAY\n\tselect GENERIC_VDSO_TIME_NS\n\tselect GUP_GET_PXX_LOW_HIGH\t\tif X86_PAE\n\tselect HARDIRQS_SW_RESEND\n\tselect HARDLOCKUP_CHECK_TIMESTAMP\tif X86_64\n\tselect HAS_IOPORT\n\tselect HAVE_ACPI_APEI\t\t\tif ACPI\n\tselect HAVE_ACPI_APEI_NMI\t\tif ACPI\n\tselect HAVE_ALIGNED_STRUCT_PAGE\t\tif SLUB\n\tselect HAVE_ARCH_AUDITSYSCALL\n\tselect HAVE_ARCH_HUGE_VMAP\t\tif X86_64 || X86_PAE\n\tselect HAVE_ARCH_HUGE_VMALLOC\t\tif X86_64\n\tselect HAVE_ARCH_JUMP_LABEL\n\tselect HAVE_ARCH_JUMP_LABEL_RELATIVE\n\tselect HAVE_ARCH_KASAN\t\t\tif X86_64\n\tselect HAVE_ARCH_KASAN_VMALLOC\t\tif X86_64\n\tselect HAVE_ARCH_KFENCE\n\tselect HAVE_ARCH_KMSAN\t\t\tif X86_64\n\tselect HAVE_ARCH_KGDB\n\tselect HAVE_ARCH_MMAP_RND_BITS\t\tif MMU\n\tselect HAVE_ARCH_MMAP_RND_COMPAT_BITS\tif MMU && COMPAT\n\tselect HAVE_ARCH_COMPAT_MMAP_BASES\tif MMU && COMPAT\n\tselect HAVE_ARCH_PREL32_RELOCATIONS\n\tselect HAVE_ARCH_SECCOMP_FILTER\n\tselect HAVE_ARCH_THREAD_STRUCT_WHITELIST\n\tselect HAVE_ARCH_STACKLEAK\n\tselect HAVE_ARCH_TRACEHOOK\n\tselect HAVE_ARCH_TRANSPARENT_HUGEPAGE\n\tselect HAVE_ARCH_TRANSPARENT_HUGEPAGE_PUD if X86_64\n\tselect HAVE_ARCH_USERFAULTFD_WP         if X86_64 && USERFAULTFD\n\tselect HAVE_ARCH_USERFAULTFD_MINOR\tif X86_64 && USERFAULTFD\n\tselect HAVE_ARCH_VMAP_STACK\t\tif X86_64\n\tselect HAVE_ARCH_RANDOMIZE_KSTACK_OFFSET\n\tselect HAVE_ARCH_WITHIN_STACK_FRAMES\n\tselect HAVE_ASM_MODVERSIONS\n\tselect HAVE_CMPXCHG_DOUBLE\n\tselect HAVE_CMPXCHG_LOCAL\n\tselect HAVE_CONTEXT_TRACKING_USER\t\tif X86_64\n\tselect HAVE_CONTEXT_TRACKING_USER_OFFSTACK\tif HAVE_CONTEXT_TRACKING_USER\n\tselect HAVE_C_RECORDMCOUNT\n\tselect HAVE_OBJTOOL_MCOUNT\t\tif HAVE_OBJTOOL\n\tselect HAVE_OBJTOOL_NOP_MCOUNT\t\tif HAVE_OBJTOOL_MCOUNT\n\tselect HAVE_BUILDTIME_MCOUNT_SORT\n\tselect HAVE_DEBUG_KMEMLEAK\n\tselect HAVE_DMA_CONTIGUOUS\n\tselect HAVE_DYNAMIC_FTRACE\n\tselect HAVE_DYNAMIC_FTRACE_WITH_REGS\n\tselect HAVE_DYNAMIC_FTRACE_WITH_ARGS\tif X86_64\n\tselect HAVE_DYNAMIC_FTRACE_WITH_DIRECT_CALLS\n\tselect HAVE_SAMPLE_FTRACE_DIRECT\tif X86_64\n\tselect HAVE_SAMPLE_FTRACE_DIRECT_MULTI\tif X86_64\n\tselect HAVE_EBPF_JIT\n\tselect HAVE_EFFICIENT_UNALIGNED_ACCESS\n\tselect HAVE_EISA\n\tselect HAVE_EXIT_THREAD\n\tselect HAVE_FAST_GUP\n\tselect HAVE_FENTRY\t\t\tif X86_64 || DYNAMIC_FTRACE\n\tselect HAVE_FTRACE_MCOUNT_RECORD\n\tselect HAVE_FUNCTION_GRAPH_RETVAL\tif HAVE_FUNCTION_GRAPH_TRACER\n\tselect HAVE_FUNCTION_GRAPH_TRACER\tif X86_32 || (X86_64 && DYNAMIC_FTRACE)\n\tselect HAVE_FUNCTION_TRACER\n\tselect HAVE_GCC_PLUGINS\n\tselect HAVE_HW_BREAKPOINT\n\tselect HAVE_IOREMAP_PROT\n\tselect HAVE_IRQ_EXIT_ON_IRQ_STACK\tif X86_64\n\tselect HAVE_IRQ_TIME_ACCOUNTING\n\tselect HAVE_JUMP_LABEL_HACK\t\tif HAVE_OBJTOOL\n\tselect HAVE_KERNEL_BZIP2\n\tselect HAVE_KERNEL_GZIP\n\tselect HAVE_KERNEL_LZ4\n\tselect HAVE_KERNEL_LZMA\n\tselect HAVE_KERNEL_LZO\n\tselect HAVE_KERNEL_XZ\n\tselect HAVE_KERNEL_ZSTD\n\tselect HAVE_KPROBES\n\tselect HAVE_KPROBES_ON_FTRACE\n\tselect HAVE_FUNCTION_ERROR_INJECTION\n\tselect HAVE_KRETPROBES\n\tselect HAVE_RETHOOK\n\tselect HAVE_KVM\n\tselect HAVE_LIVEPATCH\t\t\tif X86_64\n\tselect HAVE_MIXED_BREAKPOINTS_REGS\n\tselect HAVE_MOD_ARCH_SPECIFIC\n\tselect HAVE_MOVE_PMD\n\tselect HAVE_MOVE_PUD\n\tselect HAVE_NOINSTR_HACK\t\tif HAVE_OBJTOOL\n\tselect HAVE_NMI\n\tselect HAVE_NOINSTR_VALIDATION\t\tif HAVE_OBJTOOL\n\tselect HAVE_OBJTOOL\t\t\tif X86_64\n\tselect HAVE_OPTPROBES\n\tselect HAVE_PCSPKR_PLATFORM\n\tselect HAVE_PERF_EVENTS\n\tselect HAVE_PERF_EVENTS_NMI\n\tselect HAVE_HARDLOCKUP_DETECTOR_PERF\tif PERF_EVENTS && HAVE_PERF_EVENTS_NMI\n\tselect HAVE_PCI\n\tselect HAVE_PERF_REGS\n\tselect HAVE_PERF_USER_STACK_DUMP\n\tselect MMU_GATHER_RCU_TABLE_FREE\tif PARAVIRT\n\tselect MMU_GATHER_MERGE_VMAS\n\tselect HAVE_POSIX_CPU_TIMERS_TASK_WORK\n\tselect HAVE_REGS_AND_STACK_ACCESS_API\n\tselect HAVE_RELIABLE_STACKTRACE\t\tif UNWINDER_ORC || STACK_VALIDATION\n\tselect HAVE_FUNCTION_ARG_ACCESS_API\n\tselect HAVE_SETUP_PER_CPU_AREA\n\tselect HAVE_SOFTIRQ_ON_OWN_STACK\n\tselect HAVE_STACKPROTECTOR\t\tif CC_HAS_SANE_STACKPROTECTOR\n\tselect HAVE_STACK_VALIDATION\t\tif HAVE_OBJTOOL\n\tselect HAVE_STATIC_CALL\n\tselect HAVE_STATIC_CALL_INLINE\t\tif HAVE_OBJTOOL\n\tselect HAVE_PREEMPT_DYNAMIC_CALL\n\tselect HAVE_RSEQ\n\tselect HAVE_RUST\t\t\tif X86_64\n\tselect HAVE_SYSCALL_TRACEPOINTS\n\tselect HAVE_UACCESS_VALIDATION\t\tif HAVE_OBJTOOL\n\tselect HAVE_UNSTABLE_SCHED_CLOCK\n\tselect HAVE_USER_RETURN_NOTIFIER\n\tselect HAVE_GENERIC_VDSO\n\tselect HOTPLUG_PARALLEL\t\t\tif SMP && X86_64\n\tselect HOTPLUG_SMT\t\t\tif SMP\n\tselect HOTPLUG_SPLIT_STARTUP\t\tif SMP && X86_32\n\tselect IRQ_FORCED_THREADING\n\tselect LOCK_MM_AND_FIND_VMA\n\tselect NEED_PER_CPU_EMBED_FIRST_CHUNK\n\tselect NEED_PER_CPU_PAGE_FIRST_CHUNK\n\tselect NEED_SG_DMA_LENGTH\n\tselect PCI_DOMAINS\t\t\tif PCI\n\tselect PCI_LOCKLESS_CONFIG\t\tif PCI\n\tselect PERF_EVENTS\n\tselect RTC_LIB\n\tselect RTC_MC146818_LIB\n\tselect SPARSE_IRQ\n\tselect SYSCTL_EXCEPTION_TRACE\n\tselect THREAD_INFO_IN_TASK\n\tselect TRACE_IRQFLAGS_SUPPORT\n\tselect TRACE_IRQFLAGS_NMI_SUPPORT\n\tselect USER_STACKTRACE_SUPPORT\n\tselect HAVE_ARCH_KCSAN\t\t\tif X86_64\n\tselect PROC_PID_ARCH_STATUS\t\tif PROC_FS\n\tselect HAVE_ARCH_NODE_DEV_GROUP\t\tif X86_SGX\n\tselect FUNCTION_ALIGNMENT_16B\t\tif X86_64 || X86_ALIGNMENT_16\n\tselect FUNCTION_ALIGNMENT_4B\n\timply IMA_SECURE_AND_OR_TRUSTED_BOOT    if EFI\n\tselect HAVE_DYNAMIC_FTRACE_NO_PATCHABLE\n\nconfig INSTRUCTION_DECODER\n\tdef_bool y\n\tdepends on KPROBES || PERF_EVENTS || UPROBES\n\nconfig OUTPUT_FORMAT\n\tstring\n\tdefault \"elf32-i386\" if X86_32\n\tdefault \"elf64-x86-64\" if X86_64\n\nconfig LOCKDEP_SUPPORT\n\tdef_bool y\n\nconfig STACKTRACE_SUPPORT\n\tdef_bool y\n\nconfig MMU\n\tdef_bool y\n\nconfig ARCH_MMAP_RND_BITS_MIN\n\tdefault 28 if 64BIT\n\tdefault 8\n\nconfig ARCH_MMAP_RND_BITS_MAX\n\tdefault 32 if 64BIT\n\tdefault 16\n\nconfig ARCH_MMAP_RND_COMPAT_BITS_MIN\n\tdefault 8\n\nconfig ARCH_MMAP_RND_COMPAT_BITS_MAX\n\tdefault 16\n\nconfig SBUS\n\tbool\n\nconfig GENERIC_ISA_DMA\n\tdef_bool y\n\tdepends on ISA_DMA_API\n\nconfig GENERIC_CSUM\n\tbool\n\tdefault y if KMSAN || KASAN\n\nconfig GENERIC_BUG\n\tdef_bool y\n\tdepends on BUG\n\tselect GENERIC_BUG_RELATIVE_POINTERS if X86_64\n\nconfig GENERIC_BUG_RELATIVE_POINTERS\n\tbool\n\nconfig ARCH_MAY_HAVE_PC_FDC\n\tdef_bool y\n\tdepends on ISA_DMA_API\n\nconfig GENERIC_CALIBRATE_DELAY\n\tdef_bool y\n\nconfig ARCH_HAS_CPU_RELAX\n\tdef_bool y\n\nconfig ARCH_HIBERNATION_POSSIBLE\n\tdef_bool y\n\nconfig ARCH_SUSPEND_POSSIBLE\n\tdef_bool y\n\nconfig AUDIT_ARCH\n\tdef_bool y if X86_64\n\nconfig KASAN_SHADOW_OFFSET\n\thex\n\tdepends on KASAN\n\tdefault 0xdffffc0000000000\n\nconfig HAVE_INTEL_TXT\n\tdef_bool y\n\tdepends on INTEL_IOMMU && ACPI\n\nconfig X86_32_SMP\n\tdef_bool y\n\tdepends on X86_32 && SMP\n\nconfig X86_64_SMP\n\tdef_bool y\n\tdepends on X86_64 && SMP\n\nconfig ARCH_SUPPORTS_UPROBES\n\tdef_bool y\n\nconfig FIX_EARLYCON_MEM\n\tdef_bool y\n\nconfig DYNAMIC_PHYSICAL_MASK\n\tbool\n\nconfig PGTABLE_LEVELS\n\tint\n\tdefault 5 if X86_5LEVEL\n\tdefault 4 if X86_64\n\tdefault 3 if X86_PAE\n\tdefault 2\n\nconfig CC_HAS_SANE_STACKPROTECTOR\n\tbool\n\tdefault $(success,$(srctree)/scripts/gcc-x86_64-has-stack-protector.sh $(CC) $(CLANG_FLAGS)) if 64BIT\n\tdefault $(success,$(srctree)/scripts/gcc-x86_32-has-stack-protector.sh $(CC) $(CLANG_FLAGS))\n\thelp\n\t  We have to make sure stack protector is unconditionally disabled if\n\t  the compiler produces broken code or if it does not let us control\n\t  the segment on 32-bit kernels.\n\nmenu \"Processor type and features\"\n\nconfig SMP\n\tbool \"Symmetric multi-processing support\"\n\thelp\n\t  This enables support for systems with more than one CPU. If you have\n\t  a system with only one CPU, say N. If you have a system with more\n\t  than one CPU, say Y.\n\n\t  If you say N here, the kernel will run on uni- and multiprocessor\n\t  machines, but will use only one CPU of a multiprocessor machine. If\n\t  you say Y here, the kernel will run on many, but not all,\n\t  uniprocessor machines. On a uniprocessor machine, the kernel\n\t  will run faster if you say N here.\n\n\t  Note that if you say Y here and choose architecture \"586\" or\n\t  \"Pentium\" under \"Processor family\", the kernel will not work on 486\n\t  architectures. Similarly, multiprocessor kernels for the \"PPro\"\n\t  architecture may not work on all Pentium based boards.\n\n\t  People using multiprocessor machines who say Y here should also say\n\t  Y to \"Enhanced Real Time Clock Support\", below. The \"Advanced Power\n\t  Management\" code will be disabled if you say Y here.\n\n\t  See also <file:Documentation/arch/x86/i386/IO-APIC.rst>,\n\t  <file:Documentation/admin-guide/lockup-watchdogs.rst> and the SMP-HOWTO available at\n\t  <http://www.tldp.org/docs.html#howto>.\n\n\t  If you don't know what to do here, say N.\n\nconfig X86_X2APIC\n\tbool \"Support x2apic\"\n\tdepends on X86_LOCAL_APIC && X86_64 && (IRQ_REMAP || HYPERVISOR_GUEST)\n\thelp\n\t  This enables x2apic support on CPUs that have this feature.\n\n\t  This allows 32-bit apic IDs (so it can support very large systems),\n\t  and accesses the local apic via MSRs not via mmio.\n\n\t  Some Intel systems circa 2022 and later are locked into x2APIC mode\n\t  and can not fall back to the legacy APIC modes if SGX or TDX are\n\t  enabled in the BIOS. They will boot with very reduced functionality\n\t  without enabling this option.\n\n\t  If you don't know what to do here, say N.\n\nconfig X86_MPPARSE\n\tbool \"Enable MPS table\" if ACPI\n\tdefault y\n\tdepends on X86_LOCAL_APIC\n\thelp\n\t  For old smp systems that do not have proper acpi support. Newer systems\n\t  (esp with 64bit cpus) with acpi support, MADT and DSDT will override it\n\nconfig GOLDFISH\n\tdef_bool y\n\tdepends on X86_GOLDFISH\n\nconfig X86_CPU_RESCTRL\n\tbool \"x86 CPU resource control support\"\n\tdepends on X86 && (CPU_SUP_INTEL || CPU_SUP_AMD)\n\tselect KERNFS\n\tselect PROC_CPU_RESCTRL\t\tif PROC_FS\n\thelp\n\t  Enable x86 CPU resource control support.\n\n\t  Provide support for the allocation and monitoring of system resources\n\t  usage by the CPU.\n\n\t  Intel calls this Intel Resource Director Technology\n\t  (Intel(R) RDT). More information about RDT can be found in the\n\t  Intel x86 Architecture Software Developer Manual.\n\n\t  AMD calls this AMD Platform Quality of Service (AMD QoS).\n\t  More information about AMD QoS can be found in the AMD64 Technology\n\t  Platform Quality of Service Extensions manual.\n\n\t  Say N if unsure.\n\nif X86_32\nconfig X86_BIGSMP\n\tbool \"Support for big SMP systems with more than 8 CPUs\"\n\tdepends on SMP\n\thelp\n\t  This option is needed for the systems that have more than 8 CPUs.\n\nconfig X86_EXTENDED_PLATFORM\n\tbool \"Support for extended (non-PC) x86 platforms\"\n\tdefault y\n\thelp\n\t  If you disable this option then the kernel will only support\n\t  standard PC platforms. (which covers the vast majority of\n\t  systems out there.)\n\n\t  If you enable this option then you'll be able to select support\n\t  for the following (non-PC) 32 bit x86 platforms:\n\t\tGoldfish (Android emulator)\n\t\tAMD Elan\n\t\tRDC R-321x SoC\n\t\tSGI 320/540 (Visual Workstation)\n\t\tSTA2X11-based (e.g. Northville)\n\t\tMoorestown MID devices\n\n\t  If you have one of these systems, or if you want to build a\n\t  generic distribution kernel, say Y here - otherwise say N.\nendif # X86_32\n\nif X86_64\nconfig X86_EXTENDED_PLATFORM\n\tbool \"Support for extended (non-PC) x86 platforms\"\n\tdefault y\n\thelp\n\t  If you disable this option then the kernel will only support\n\t  standard PC platforms. (which covers the vast majority of\n\t  systems out there.)\n\n\t  If you enable this option then you'll be able to select support\n\t  for the following (non-PC) 64 bit x86 platforms:\n\t\tNumascale NumaChip\n\t\tScaleMP vSMP\n\t\tSGI Ultraviolet\n\n\t  If you have one of these systems, or if you want to build a\n\t  generic distribution kernel, say Y here - otherwise say N.\nendif # X86_64\n# This is an alphabetically sorted list of 64 bit extended platforms\n# Please maintain the alphabetic order if and when there are additions\nconfig X86_NUMACHIP\n\tbool \"Numascale NumaChip\"\n\tdepends on X86_64\n\tdepends on X86_EXTENDED_PLATFORM\n\tdepends on NUMA\n\tdepends on SMP\n\tdepends on X86_X2APIC\n\tdepends on PCI_MMCONFIG\n\thelp\n\t  Adds support for Numascale NumaChip large-SMP systems. Needed to\n\t  enable more than ~168 cores.\n\t  If you don't have one of these, you should say N here.\n\nconfig X86_VSMP\n\tbool \"ScaleMP vSMP\"\n\tselect HYPERVISOR_GUEST\n\tselect PARAVIRT\n\tdepends on X86_64 && PCI\n\tdepends on X86_EXTENDED_PLATFORM\n\tdepends on SMP\n\thelp\n\t  Support for ScaleMP vSMP systems.  Say 'Y' here if this kernel is\n\t  supposed to run on these EM64T-based machines.  Only choose this option\n\t  if you have one of these machines.\n\nconfig X86_UV\n\tbool \"SGI Ultraviolet\"\n\tdepends on X86_64\n\tdepends on X86_EXTENDED_PLATFORM\n\tdepends on NUMA\n\tdepends on EFI\n\tdepends on KEXEC_CORE\n\tdepends on X86_X2APIC\n\tdepends on PCI\n\thelp\n\t  This option is needed in order to support SGI Ultraviolet systems.\n\t  If you don't have one of these, you should say N here.\n\n# Following is an alphabetically sorted list of 32 bit extended platforms\n# Please maintain the alphabetic order if and when there are additions\n\nconfig X86_GOLDFISH\n\tbool \"Goldfish (Virtual Platform)\"\n\tdepends on X86_EXTENDED_PLATFORM\n\thelp\n\t  Enable support for the Goldfish virtual platform used primarily\n\t  for Android development. Unless you are building for the Android\n\t  Goldfish emulator say N here.\n\nconfig X86_INTEL_CE\n\tbool \"CE4100 TV platform\"\n\tdepends on PCI\n\tdepends on PCI_GODIRECT\n\tdepends on X86_IO_APIC\n\tdepends on X86_32\n\tdepends on X86_EXTENDED_PLATFORM\n\tselect X86_REBOOTFIXUPS\n\tselect OF\n\tselect OF_EARLY_FLATTREE\n\thelp\n\t  Select for the Intel CE media processor (CE4100) SOC.\n\t  This option compiles in support for the CE4100 SOC for settop\n\t  boxes and media devices.\n\nconfig X86_INTEL_MID\n\tbool \"Intel MID platform support\"\n\tdepends on X86_EXTENDED_PLATFORM\n\tdepends on X86_PLATFORM_DEVICES\n\tdepends on PCI\n\tdepends on X86_64 || (PCI_GOANY && X86_32)\n\tdepends on X86_IO_APIC\n\tselect I2C\n\tselect DW_APB_TIMER\n\tselect INTEL_SCU_PCI\n\thelp\n\t  Select to build a kernel capable of supporting Intel MID (Mobile\n\t  Internet Device) platform systems which do not have the PCI legacy\n\t  interfaces. If you are building for a PC class system say N here.\n\n\t  Intel MID platforms are based on an Intel processor and chipset which\n\t  consume less power than most of the x86 derivatives.\n\nconfig X86_INTEL_QUARK\n\tbool \"Intel Quark platform support\"\n\tdepends on X86_32\n\tdepends on X86_EXTENDED_PLATFORM\n\tdepends on X86_PLATFORM_DEVICES\n\tdepends on X86_TSC\n\tdepends on PCI\n\tdepends on PCI_GOANY\n\tdepends on X86_IO_APIC\n\tselect IOSF_MBI\n\tselect INTEL_IMR\n\tselect COMMON_CLK\n\thelp\n\t  Select to include support for Quark X1000 SoC.\n\t  Say Y here if you have a Quark based system such as the Arduino\n\t  compatible Intel Galileo.\n\nconfig X86_INTEL_LPSS\n\tbool \"Intel Low Power Subsystem Support\"\n\tdepends on X86 && ACPI && PCI\n\tselect COMMON_CLK\n\tselect PINCTRL\n\tselect IOSF_MBI\n\thelp\n\t  Select to build support for Intel Low Power Subsystem such as\n\t  found on Intel Lynxpoint PCH. Selecting this option enables\n\t  things like clock tree (common clock framework) and pincontrol\n\t  which are needed by the LPSS peripheral drivers.\n\nconfig X86_AMD_PLATFORM_DEVICE\n\tbool \"AMD ACPI2Platform devices support\"\n\tdepends on ACPI\n\tselect COMMON_CLK\n\tselect PINCTRL\n\thelp\n\t  Select to interpret AMD specific ACPI device to platform device\n\t  such as I2C, UART, GPIO found on AMD Carrizo and later chipsets.\n\t  I2C and UART depend on COMMON_CLK to set clock. GPIO driver is\n\t  implemented under PINCTRL subsystem.\n\nconfig IOSF_MBI\n\ttristate \"Intel SoC IOSF Sideband support for SoC platforms\"\n\tdepends on PCI\n\thelp\n\t  This option enables sideband register access support for Intel SoC\n\t  platforms. On these platforms the IOSF sideband is used in lieu of\n\t  MSR's for some register accesses, mostly but not limited to thermal\n\t  and power. Drivers may query the availability of this device to\n\t  determine if they need the sideband in order to work on these\n\t  platforms. The sideband is available on the following SoC products.\n\t  This list is not meant to be exclusive.\n\t   - BayTrail\n\t   - Braswell\n\t   - Quark\n\n\t  You should say Y if you are running a kernel on one of these SoC's.\n\nconfig IOSF_MBI_DEBUG\n\tbool \"Enable IOSF sideband access through debugfs\"\n\tdepends on IOSF_MBI && DEBUG_FS\n\thelp\n\t  Select this option to expose the IOSF sideband access registers (MCR,\n\t  MDR, MCRX) through debugfs to write and read register information from\n\t  different units on the SoC. This is most useful for obtaining device\n\t  state information for debug and analysis. As this is a general access\n\t  mechanism, users of this option would have specific knowledge of the\n\t  device they want to access.\n\n\t  If you don't require the option or are in doubt, say N.\n\nconfig X86_RDC321X\n\tbool \"RDC R-321x SoC\"\n\tdepends on X86_32\n\tdepends on X86_EXTENDED_PLATFORM\n\tselect M486\n\tselect X86_REBOOTFIXUPS\n\thelp\n\t  This option is needed for RDC R-321x system-on-chip, also known\n\t  as R-8610-(G).\n\t  If you don't have one of these chips, you should say N here.\n\nconfig X86_32_NON_STANDARD\n\tbool \"Support non-standard 32-bit SMP architectures\"\n\tdepends on X86_32 && SMP\n\tdepends on X86_EXTENDED_PLATFORM\n\thelp\n\t  This option compiles in the bigsmp and STA2X11 default\n\t  subarchitectures.  It is intended for a generic binary\n\t  kernel. If you select them all, kernel will probe it one by\n\t  one and will fallback to default.\n\n# Alphabetically sorted list of Non standard 32 bit platforms\n\nconfig X86_SUPPORTS_MEMORY_FAILURE\n\tdef_bool y\n\t# MCE code calls memory_failure():\n\tdepends on X86_MCE\n\t# On 32-bit this adds too big of NODES_SHIFT and we run out of page flags:\n\t# On 32-bit SPARSEMEM adds too big of SECTIONS_WIDTH:\n\tdepends on X86_64 || !SPARSEMEM\n\tselect ARCH_SUPPORTS_MEMORY_FAILURE\n\nconfig STA2X11\n\tbool \"STA2X11 Companion Chip Support\"\n\tdepends on X86_32_NON_STANDARD && PCI\n\tselect SWIOTLB\n\tselect MFD_STA2X11\n\tselect GPIOLIB\n\thelp\n\t  This adds support for boards based on the STA2X11 IO-Hub,\n\t  a.k.a. \"ConneXt\". The chip is used in place of the standard\n\t  PC chipset, so all \"standard\" peripherals are missing. If this\n\t  option is selected the kernel will still be able to boot on\n\t  standard PC machines.\n\nconfig X86_32_IRIS\n\ttristate \"Eurobraille/Iris poweroff module\"\n\tdepends on X86_32\n\thelp\n\t  The Iris machines from EuroBraille do not have APM or ACPI support\n\t  to shut themselves down properly.  A special I/O sequence is\n\t  needed to do so, which is what this module does at\n\t  kernel shutdown.\n\n\t  This is only for Iris machines from EuroBraille.\n\n\t  If unused, say N.\n\nconfig SCHED_OMIT_FRAME_POINTER\n\tdef_bool y\n\tprompt \"Single-depth WCHAN output\"\n\tdepends on X86\n\thelp\n\t  Calculate simpler /proc/<PID>/wchan values. If this option\n\t  is disabled then wchan values will recurse back to the\n\t  caller function. This provides more accurate wchan values,\n\t  at the expense of slightly more scheduling overhead.\n\n\t  If in doubt, say \"Y\".\n\nmenuconfig HYPERVISOR_GUEST\n\tbool \"Linux guest support\"\n\thelp\n\t  Say Y here to enable options for running Linux under various hyper-\n\t  visors. This option enables basic hypervisor detection and platform\n\t  setup.\n\n\t  If you say N, all options in this submenu will be skipped and\n\t  disabled, and Linux guest support won't be built in.\n\nif HYPERVISOR_GUEST\n\nconfig PARAVIRT\n\tbool \"Enable paravirtualization code\"\n\tdepends on HAVE_STATIC_CALL\n\thelp\n\t  This changes the kernel so it can modify itself when it is run\n\t  under a hypervisor, potentially improving performance significantly\n\t  over full virtualization.  However, when run without a hypervisor\n\t  the kernel is theoretically slower and slightly larger.\n\nconfig PARAVIRT_XXL\n\tbool\n\nconfig PARAVIRT_DEBUG\n\tbool \"paravirt-ops debugging\"\n\tdepends on PARAVIRT && DEBUG_KERNEL\n\thelp\n\t  Enable to debug paravirt_ops internals.  Specifically, BUG if\n\t  a paravirt_op is missing when it is called.\n\nconfig PARAVIRT_SPINLOCKS\n\tbool \"Paravirtualization layer for spinlocks\"\n\tdepends on PARAVIRT && SMP\n\thelp\n\t  Paravirtualized spinlocks allow a pvops backend to replace the\n\t  spinlock implementation with something virtualization-friendly\n\t  (for example, block the virtual CPU rather than spinning).\n\n\t  It has a minimal impact on native kernels and gives a nice performance\n\t  benefit on paravirtualized KVM / Xen kernels.\n\n\t  If you are unsure how to answer this question, answer Y.\n\nconfig X86_HV_CALLBACK_VECTOR\n\tdef_bool n\n\nsource \"arch/x86/xen/Kconfig\"\n\nconfig KVM_GUEST\n\tbool \"KVM Guest support (including kvmclock)\"\n\tdepends on PARAVIRT\n\tselect PARAVIRT_CLOCK\n\tselect ARCH_CPUIDLE_HALTPOLL\n\tselect X86_HV_CALLBACK_VECTOR\n\tdefault y\n\thelp\n\t  This option enables various optimizations for running under the KVM\n\t  hypervisor. It includes a paravirtualized clock, so that instead\n\t  of relying on a PIT (or probably other) emulation by the\n\t  underlying device model, the host provides the guest with\n\t  timing infrastructure such as time of day, and system time\n\nconfig ARCH_CPUIDLE_HALTPOLL\n\tdef_bool n\n\tprompt \"Disable host haltpoll when loading haltpoll driver\"\n\thelp\n\t  If virtualized under KVM, disable host haltpoll.\n\nconfig PVH\n\tbool \"Support for running PVH guests\"\n\thelp\n\t  This option enables the PVH entry point for guest virtual machines\n\t  as specified in the x86/HVM direct boot ABI.\n\nconfig PARAVIRT_TIME_ACCOUNTING\n\tbool \"Paravirtual steal time accounting\"\n\tdepends on PARAVIRT\n\thelp\n\t  Select this option to enable fine granularity task steal time\n\t  accounting. Time spent executing other tasks in parallel with\n\t  the current vCPU is discounted from the vCPU power. To account for\n\t  that, there can be a small performance impact.\n\n\t  If in doubt, say N here.\n\nconfig PARAVIRT_CLOCK\n\tbool\n\nconfig JAILHOUSE_GUEST\n\tbool \"Jailhouse non-root cell support\"\n\tdepends on X86_64 && PCI\n\tselect X86_PM_TIMER\n\thelp\n\t  This option allows to run Linux as guest in a Jailhouse non-root\n\t  cell. You can leave this option disabled if you only want to start\n\t  Jailhouse and run Linux afterwards in the root cell.\n\nconfig ACRN_GUEST\n\tbool \"ACRN Guest support\"\n\tdepends on X86_64\n\tselect X86_HV_CALLBACK_VECTOR\n\thelp\n\t  This option allows to run Linux as guest in the ACRN hypervisor. ACRN is\n\t  a flexible, lightweight reference open-source hypervisor, built with\n\t  real-time and safety-criticality in mind. It is built for embedded\n\t  IOT with small footprint and real-time features. More details can be\n\t  found in https://projectacrn.org/.\n\nconfig INTEL_TDX_GUEST\n\tbool \"Intel TDX (Trust Domain Extensions) - Guest Support\"\n\tdepends on X86_64 && CPU_SUP_INTEL\n\tdepends on X86_X2APIC\n\tdepends on EFI_STUB\n\tselect ARCH_HAS_CC_PLATFORM\n\tselect X86_MEM_ENCRYPT\n\tselect X86_MCE\n\tselect UNACCEPTED_MEMORY\n\thelp\n\t  Support running as a guest under Intel TDX.  Without this support,\n\t  the guest kernel can not boot or run under TDX.\n\t  TDX includes memory encryption and integrity capabilities\n\t  which protect the confidentiality and integrity of guest\n\t  memory contents and CPU state. TDX guests are protected from\n\t  some attacks from the VMM.\n\nendif # HYPERVISOR_GUEST\n\nsource \"arch/x86/Kconfig.cpu\"\n\nconfig HPET_TIMER\n\tdef_bool X86_64\n\tprompt \"HPET Timer Support\" if X86_32\n\thelp\n\t  Use the IA-PC HPET (High Precision Event Timer) to manage\n\t  time in preference to the PIT and RTC, if a HPET is\n\t  present.\n\t  HPET is the next generation timer replacing legacy 8254s.\n\t  The HPET provides a stable time base on SMP\n\t  systems, unlike the TSC, but it is more expensive to access,\n\t  as it is off-chip.  The interface used is documented\n\t  in the HPET spec, revision 1.\n\n\t  You can safely choose Y here.  However, HPET will only be\n\t  activated if the platform and the BIOS support this feature.\n\t  Otherwise the 8254 will be used for timing services.\n\n\t  Choose N to continue using the legacy 8254 timer.\n\nconfig HPET_EMULATE_RTC\n\tdef_bool y\n\tdepends on HPET_TIMER && (RTC_DRV_CMOS=m || RTC_DRV_CMOS=y)\n\n# Mark as expert because too many people got it wrong.\n# The code disables itself when not needed.\nconfig DMI\n\tdefault y\n\tselect DMI_SCAN_MACHINE_NON_EFI_FALLBACK\n\tbool \"Enable DMI scanning\" if EXPERT\n\thelp\n\t  Enabled scanning of DMI to identify machine quirks. Say Y\n\t  here unless you have verified that your setup is not\n\t  affected by entries in the DMI blacklist. Required by PNP\n\t  BIOS code.\n\nconfig GART_IOMMU\n\tbool \"Old AMD GART IOMMU support\"\n\tselect DMA_OPS\n\tselect IOMMU_HELPER\n\tselect SWIOTLB\n\tdepends on X86_64 && PCI && AMD_NB\n\thelp\n\t  Provides a driver for older AMD Athlon64/Opteron/Turion/Sempron\n\t  GART based hardware IOMMUs.\n\n\t  The GART supports full DMA access for devices with 32-bit access\n\t  limitations, on systems with more than 3 GB. This is usually needed\n\t  for USB, sound, many IDE/SATA chipsets and some other devices.\n\n\t  Newer systems typically have a modern AMD IOMMU, supported via\n\t  the CONFIG_AMD_IOMMU=y config option.\n\n\t  In normal configurations this driver is only active when needed:\n\t  there's more than 3 GB of memory and the system contains a\n\t  32-bit limited device.\n\n\t  If unsure, say Y.\n\nconfig BOOT_VESA_SUPPORT\n\tbool\n\thelp\n\t  If true, at least one selected framebuffer driver can take advantage\n\t  of VESA video modes set at an early boot stage via the vga= parameter.\n\nconfig MAXSMP\n\tbool \"Enable Maximum number of SMP Processors and NUMA Nodes\"\n\tdepends on X86_64 && SMP && DEBUG_KERNEL\n\tselect CPUMASK_OFFSTACK\n\thelp\n\t  Enable maximum number of CPUS and NUMA Nodes for this architecture.\n\t  If unsure, say N.\n\n#\n# The maximum number of CPUs supported:\n#\n# The main config value is NR_CPUS, which defaults to NR_CPUS_DEFAULT,\n# and which can be configured interactively in the\n# [NR_CPUS_RANGE_BEGIN ... NR_CPUS_RANGE_END] range.\n#\n# The ranges are different on 32-bit and 64-bit kernels, depending on\n# hardware capabilities and scalability features of the kernel.\n#\n# ( If MAXSMP is enabled we just use the highest possible value and disable\n#   interactive configuration. )\n#\n\nconfig NR_CPUS_RANGE_BEGIN\n\tint\n\tdefault NR_CPUS_RANGE_END if MAXSMP\n\tdefault    1 if !SMP\n\tdefault    2\n\nconfig NR_CPUS_RANGE_END\n\tint\n\tdepends on X86_32\n\tdefault   64 if  SMP &&  X86_BIGSMP\n\tdefault    8 if  SMP && !X86_BIGSMP\n\tdefault    1 if !SMP\n\nconfig NR_CPUS_RANGE_END\n\tint\n\tdepends on X86_64\n\tdefault 8192 if  SMP && CPUMASK_OFFSTACK\n\tdefault  512 if  SMP && !CPUMASK_OFFSTACK\n\tdefault    1 if !SMP\n\nconfig NR_CPUS_DEFAULT\n\tint\n\tdepends on X86_32\n\tdefault   32 if  X86_BIGSMP\n\tdefault    8 if  SMP\n\tdefault    1 if !SMP\n\nconfig NR_CPUS_DEFAULT\n\tint\n\tdepends on X86_64\n\tdefault 8192 if  MAXSMP\n\tdefault   64 if  SMP\n\tdefault    1 if !SMP\n\nconfig NR_CPUS\n\tint \"Maximum number of CPUs\" if SMP && !MAXSMP\n\trange NR_CPUS_RANGE_BEGIN NR_CPUS_RANGE_END\n\tdefault NR_CPUS_DEFAULT\n\thelp\n\t  This allows you to specify the maximum number of CPUs which this\n\t  kernel will support.  If CPUMASK_OFFSTACK is enabled, the maximum\n\t  supported value is 8192, otherwise the maximum value is 512.  The\n\t  minimum value which makes sense is 2.\n\n\t  This is purely to save memory: each supported CPU adds about 8KB\n\t  to the kernel image.\n\nconfig SCHED_CLUSTER\n\tbool \"Cluster scheduler support\"\n\tdepends on SMP\n\tdefault y\n\thelp\n\t  Cluster scheduler support improves the CPU scheduler's decision\n\t  making when dealing with machines that have clusters of CPUs.\n\t  Cluster usually means a couple of CPUs which are placed closely\n\t  by sharing mid-level caches, last-level cache tags or internal\n\t  busses.\n\nconfig SCHED_SMT\n\tdef_bool y if SMP\n\nconfig SCHED_MC\n\tdef_bool y\n\tprompt \"Multi-core scheduler support\"\n\tdepends on SMP\n\thelp\n\t  Multi-core scheduler support improves the CPU scheduler's decision\n\t  making when dealing with multi-core CPU chips at a cost of slightly\n\t  increased overhead in some places. If unsure say N here.\n\nconfig SCHED_MC_PRIO\n\tbool \"CPU core priorities scheduler support\"\n\tdepends on SCHED_MC && CPU_SUP_INTEL\n\tselect X86_INTEL_PSTATE\n\tselect CPU_FREQ\n\tdefault y\n\thelp\n\t  Intel Turbo Boost Max Technology 3.0 enabled CPUs have a\n\t  core ordering determined at manufacturing time, which allows\n\t  certain cores to reach higher turbo frequencies (when running\n\t  single threaded workloads) than others.\n\n\t  Enabling this kernel feature teaches the scheduler about\n\t  the TBM3 (aka ITMT) priority order of the CPU cores and adjusts the\n\t  scheduler's CPU selection logic accordingly, so that higher\n\t  overall system performance can be achieved.\n\n\t  This feature will have no effect on CPUs without this feature.\n\n\t  If unsure say Y here.\n\nconfig UP_LATE_INIT\n\tdef_bool y\n\tdepends on !SMP && X86_LOCAL_APIC\n\nconfig X86_UP_APIC\n\tbool \"Local APIC support on uniprocessors\" if !PCI_MSI\n\tdefault PCI_MSI\n\tdepends on X86_32 && !SMP && !X86_32_NON_STANDARD\n\thelp\n\t  A local APIC (Advanced Programmable Interrupt Controller) is an\n\t  integrated interrupt controller in the CPU. If you have a single-CPU\n\t  system which has a processor with a local APIC, you can say Y here to\n\t  enable and use it. If you say Y here even though your machine doesn't\n\t  have a local APIC, then the kernel will still run with no slowdown at\n\t  all. The local APIC supports CPU-generated self-interrupts (timer,\n\t  performance counters), and the NMI watchdog which detects hard\n\t  lockups.\n\nconfig X86_UP_IOAPIC\n\tbool \"IO-APIC support on uniprocessors\"\n\tdepends on X86_UP_APIC\n\thelp\n\t  An IO-APIC (I/O Advanced Programmable Interrupt Controller) is an\n\t  SMP-capable replacement for PC-style interrupt controllers. Most\n\t  SMP systems and many recent uniprocessor systems have one.\n\n\t  If you have a single-CPU system with an IO-APIC, you can say Y here\n\t  to use it. If you say Y here even though your machine doesn't have\n\t  an IO-APIC, then the kernel will still run with no slowdown at all.\n\nconfig X86_LOCAL_APIC\n\tdef_bool y\n\tdepends on X86_64 || SMP || X86_32_NON_STANDARD || X86_UP_APIC || PCI_MSI\n\tselect IRQ_DOMAIN_HIERARCHY\n\nconfig X86_IO_APIC\n\tdef_bool y\n\tdepends on X86_LOCAL_APIC || X86_UP_IOAPIC\n\nconfig X86_REROUTE_FOR_BROKEN_BOOT_IRQS\n\tbool \"Reroute for broken boot IRQs\"\n\tdepends on X86_IO_APIC\n\thelp\n\t  This option enables a workaround that fixes a source of\n\t  spurious interrupts. This is recommended when threaded\n\t  interrupt handling is used on systems where the generation of\n\t  superfluous \"boot interrupts\" cannot be disabled.\n\n\t  Some chipsets generate a legacy INTx \"boot IRQ\" when the IRQ\n\t  entry in the chipset's IO-APIC is masked (as, e.g. the RT\n\t  kernel does during interrupt handling). On chipsets where this\n\t  boot IRQ generation cannot be disabled, this workaround keeps\n\t  the original IRQ line masked so that only the equivalent \"boot\n\t  IRQ\" is delivered to the CPUs. The workaround also tells the\n\t  kernel to set up the IRQ handler on the boot IRQ line. In this\n\t  way only one interrupt is delivered to the kernel. Otherwise\n\t  the spurious second interrupt may cause the kernel to bring\n\t  down (vital) interrupt lines.\n\n\t  Only affects \"broken\" chipsets. Interrupt sharing may be\n\t  increased on these systems.\n\nconfig X86_MCE\n\tbool \"Machine Check / overheating reporting\"\n\tselect GENERIC_ALLOCATOR\n\tdefault y\n\thelp\n\t  Machine Check support allows the processor to notify the\n\t  kernel if it detects a problem (e.g. overheating, data corruption).\n\t  The action the kernel takes depends on the severity of the problem,\n\t  ranging from warning messages to halting the machine.\n\nconfig X86_MCELOG_LEGACY\n\tbool \"Support for deprecated /dev/mcelog character device\"\n\tdepends on X86_MCE\n\thelp\n\t  Enable support for /dev/mcelog which is needed by the old mcelog\n\t  userspace logging daemon. Consider switching to the new generation\n\t  rasdaemon solution.\n\nconfig X86_MCE_INTEL\n\tdef_bool y\n\tprompt \"Intel MCE features\"\n\tdepends on X86_MCE && X86_LOCAL_APIC\n\thelp\n\t  Additional support for intel specific MCE features such as\n\t  the thermal monitor.\n\nconfig X86_MCE_AMD\n\tdef_bool y\n\tprompt \"AMD MCE features\"\n\tdepends on X86_MCE && X86_LOCAL_APIC && AMD_NB\n\thelp\n\t  Additional support for AMD specific MCE features such as\n\t  the DRAM Error Threshold.\n\nconfig X86_ANCIENT_MCE\n\tbool \"Support for old Pentium 5 / WinChip machine checks\"\n\tdepends on X86_32 && X86_MCE\n\thelp\n\t  Include support for machine check handling on old Pentium 5 or WinChip\n\t  systems. These typically need to be enabled explicitly on the command\n\t  line.\n\nconfig X86_MCE_THRESHOLD\n\tdepends on X86_MCE_AMD || X86_MCE_INTEL\n\tdef_bool y\n\nconfig X86_MCE_INJECT\n\tdepends on X86_MCE && X86_LOCAL_APIC && DEBUG_FS\n\ttristate \"Machine check injector support\"\n\thelp\n\t  Provide support for injecting machine checks for testing purposes.\n\t  If you don't know what a machine check is and you don't do kernel\n\t  QA it is safe to say n.\n\nsource \"arch/x86/events/Kconfig\"\n\nconfig X86_LEGACY_VM86\n\tbool \"Legacy VM86 support\"\n\tdepends on X86_32\n\thelp\n\t  This option allows user programs to put the CPU into V8086\n\t  mode, which is an 80286-era approximation of 16-bit real mode.\n\n\t  Some very old versions of X and/or vbetool require this option\n\t  for user mode setting.  Similarly, DOSEMU will use it if\n\t  available to accelerate real mode DOS programs.  However, any\n\t  recent version of DOSEMU, X, or vbetool should be fully\n\t  functional even without kernel VM86 support, as they will all\n\t  fall back to software emulation. Nevertheless, if you are using\n\t  a 16-bit DOS program where 16-bit performance matters, vm86\n\t  mode might be faster than emulation and you might want to\n\t  enable this option.\n\n\t  Note that any app that works on a 64-bit kernel is unlikely to\n\t  need this option, as 64-bit kernels don't, and can't, support\n\t  V8086 mode. This option is also unrelated to 16-bit protected\n\t  mode and is not needed to run most 16-bit programs under Wine.\n\n\t  Enabling this option increases the complexity of the kernel\n\t  and slows down exception handling a tiny bit.\n\n\t  If unsure, say N here.\n\nconfig VM86\n\tbool\n\tdefault X86_LEGACY_VM86\n\nconfig X86_16BIT\n\tbool \"Enable support for 16-bit segments\" if EXPERT\n\tdefault y\n\tdepends on MODIFY_LDT_SYSCALL\n\thelp\n\t  This option is required by programs like Wine to run 16-bit\n\t  protected mode legacy code on x86 processors.  Disabling\n\t  this option saves about 300 bytes on i386, or around 6K text\n\t  plus 16K runtime memory on x86-64,\n\nconfig X86_ESPFIX32\n\tdef_bool y\n\tdepends on X86_16BIT && X86_32\n\nconfig X86_ESPFIX64\n\tdef_bool y\n\tdepends on X86_16BIT && X86_64\n\nconfig X86_VSYSCALL_EMULATION\n\tbool \"Enable vsyscall emulation\" if EXPERT\n\tdefault y\n\tdepends on X86_64\n\thelp\n\t  This enables emulation of the legacy vsyscall page.  Disabling\n\t  it is roughly equivalent to booting with vsyscall=none, except\n\t  that it will also disable the helpful warning if a program\n\t  tries to use a vsyscall.  With this option set to N, offending\n\t  programs will just segfault, citing addresses of the form\n\t  0xffffffffff600?00.\n\n\t  This option is required by many programs built before 2013, and\n\t  care should be used even with newer programs if set to N.\n\n\t  Disabling this option saves about 7K of kernel size and\n\t  possibly 4K of additional runtime pagetable memory.\n\nconfig X86_IOPL_IOPERM\n\tbool \"IOPERM and IOPL Emulation\"\n\tdefault y\n\thelp\n\t  This enables the ioperm() and iopl() syscalls which are necessary\n\t  for legacy applications.\n\n\t  Legacy IOPL support is an overbroad mechanism which allows user\n\t  space aside of accessing all 65536 I/O ports also to disable\n\t  interrupts. To gain this access the caller needs CAP_SYS_RAWIO\n\t  capabilities and permission from potentially active security\n\t  modules.\n\n\t  The emulation restricts the functionality of the syscall to\n\t  only allowing the full range I/O port access, but prevents the\n\t  ability to disable interrupts from user space which would be\n\t  granted if the hardware IOPL mechanism would be used.\n\nconfig TOSHIBA\n\ttristate \"Toshiba Laptop support\"\n\tdepends on X86_32\n\thelp\n\t  This adds a driver to safely access the System Management Mode of\n\t  the CPU on Toshiba portables with a genuine Toshiba BIOS. It does\n\t  not work on models with a Phoenix BIOS. The System Management Mode\n\t  is used to set the BIOS and power saving options on Toshiba portables.\n\n\t  For information on utilities to make use of this driver see the\n\t  Toshiba Linux utilities web site at:\n\t  <http://www.buzzard.org.uk/toshiba/>.\n\n\t  Say Y if you intend to run this kernel on a Toshiba portable.\n\t  Say N otherwise.\n\nconfig X86_REBOOTFIXUPS\n\tbool \"Enable X86 board specific fixups for reboot\"\n\tdepends on X86_32\n\thelp\n\t  This enables chipset and/or board specific fixups to be done\n\t  in order to get reboot to work correctly. This is only needed on\n\t  some combinations of hardware and BIOS. The symptom, for which\n\t  this config is intended, is when reboot ends with a stalled/hung\n\t  system.\n\n\t  Currently, the only fixup is for the Geode machines using\n\t  CS5530A and CS5536 chipsets and the RDC R-321x SoC.\n\n\t  Say Y if you want to enable the fixup. Currently, it's safe to\n\t  enable this option even if you don't need it.\n\t  Say N otherwise.\n\nconfig MICROCODE\n\tdef_bool y\n\tdepends on CPU_SUP_AMD || CPU_SUP_INTEL\n\nconfig MICROCODE_LATE_LOADING\n\tbool \"Late microcode loading (DANGEROUS)\"\n\tdefault n\n\tdepends on MICROCODE\n\thelp\n\t  Loading microcode late, when the system is up and executing instructions\n\t  is a tricky business and should be avoided if possible. Just the sequence\n\t  of synchronizing all cores and SMT threads is one fragile dance which does\n\t  not guarantee that cores might not softlock after the loading. Therefore,\n\t  use this at your own risk. Late loading taints the kernel too.\n\nconfig X86_MSR\n\ttristate \"/dev/cpu/*/msr - Model-specific register support\"\n\thelp\n\t  This device gives privileged processes access to the x86\n\t  Model-Specific Registers (MSRs).  It is a character device with\n\t  major 202 and minors 0 to 31 for /dev/cpu/0/msr to /dev/cpu/31/msr.\n\t  MSR accesses are directed to a specific CPU on multi-processor\n\t  systems.\n\nconfig X86_CPUID\n\ttristate \"/dev/cpu/*/cpuid - CPU information support\"\n\thelp\n\t  This device gives processes access to the x86 CPUID instruction to\n\t  be executed on a specific processor.  It is a character device\n\t  with major 203 and minors 0 to 31 for /dev/cpu/0/cpuid to\n\t  /dev/cpu/31/cpuid.\n\nchoice\n\tprompt \"High Memory Support\"\n\tdefault HIGHMEM4G\n\tdepends on X86_32\n\nconfig NOHIGHMEM\n\tbool \"off\"\n\thelp\n\t  Linux can use up to 64 Gigabytes of physical memory on x86 systems.\n\t  However, the address space of 32-bit x86 processors is only 4\n\t  Gigabytes large. That means that, if you have a large amount of\n\t  physical memory, not all of it can be \"permanently mapped\" by the\n\t  kernel. The physical memory that's not permanently mapped is called\n\t  \"high memory\".\n\n\t  If you are compiling a kernel which will never run on a machine with\n\t  more than 1 Gigabyte total physical RAM, answer \"off\" here (default\n\t  choice and suitable for most users). This will result in a \"3GB/1GB\"\n\t  split: 3GB are mapped so that each process sees a 3GB virtual memory\n\t  space and the remaining part of the 4GB virtual memory space is used\n\t  by the kernel to permanently map as much physical memory as\n\t  possible.\n\n\t  If the machine has between 1 and 4 Gigabytes physical RAM, then\n\t  answer \"4GB\" here.\n\n\t  If more than 4 Gigabytes is used then answer \"64GB\" here. This\n\t  selection turns Intel PAE (Physical Address Extension) mode on.\n\t  PAE implements 3-level paging on IA32 processors. PAE is fully\n\t  supported by Linux, PAE mode is implemented on all recent Intel\n\t  processors (Pentium Pro and better). NOTE: If you say \"64GB\" here,\n\t  then the kernel will not boot on CPUs that don't support PAE!\n\n\t  The actual amount of total physical memory will either be\n\t  auto detected or can be forced by using a kernel command line option\n\t  such as \"mem=256M\". (Try \"man bootparam\" or see the documentation of\n\t  your boot loader (lilo or loadlin) about how to pass options to the\n\t  kernel at boot time.)\n\n\t  If unsure, say \"off\".\n\nconfig HIGHMEM4G\n\tbool \"4GB\"\n\thelp\n\t  Select this if you have a 32-bit processor and between 1 and 4\n\t  gigabytes of physical RAM.\n\nconfig HIGHMEM64G\n\tbool \"64GB\"\n\tdepends on !M486SX && !M486 && !M586 && !M586TSC && !M586MMX && !MGEODE_LX && !MGEODEGX1 && !MCYRIXIII && !MELAN && !MWINCHIPC6 && !MWINCHIP3D && !MK6\n\tselect X86_PAE\n\thelp\n\t  Select this if you have a 32-bit processor and more than 4\n\t  gigabytes of physical RAM.\n\nendchoice\n\nchoice\n\tprompt \"Memory split\" if EXPERT\n\tdefault VMSPLIT_3G\n\tdepends on X86_32\n\thelp\n\t  Select the desired split between kernel and user memory.\n\n\t  If the address range available to the kernel is less than the\n\t  physical memory installed, the remaining memory will be available\n\t  as \"high memory\". Accessing high memory is a little more costly\n\t  than low memory, as it needs to be mapped into the kernel first.\n\t  Note that increasing the kernel address space limits the range\n\t  available to user programs, making the address space there\n\t  tighter.  Selecting anything other than the default 3G/1G split\n\t  will also likely make your kernel incompatible with binary-only\n\t  kernel modules.\n\n\t  If you are not absolutely sure what you are doing, leave this\n\t  option alone!\n\n\tconfig VMSPLIT_3G\n\t\tbool \"3G/1G user/kernel split\"\n\tconfig VMSPLIT_3G_OPT\n\t\tdepends on !X86_PAE\n\t\tbool \"3G/1G user/kernel split (for full 1G low memory)\"\n\tconfig VMSPLIT_2G\n\t\tbool \"2G/2G user/kernel split\"\n\tconfig VMSPLIT_2G_OPT\n\t\tdepends on !X86_PAE\n\t\tbool \"2G/2G user/kernel split (for full 2G low memory)\"\n\tconfig VMSPLIT_1G\n\t\tbool \"1G/3G user/kernel split\"\nendchoice\n\nconfig PAGE_OFFSET\n\thex\n\tdefault 0xB0000000 if VMSPLIT_3G_OPT\n\tdefault 0x80000000 if VMSPLIT_2G\n\tdefault 0x78000000 if VMSPLIT_2G_OPT\n\tdefault 0x40000000 if VMSPLIT_1G\n\tdefault 0xC0000000\n\tdepends on X86_32\n\nconfig HIGHMEM\n\tdef_bool y\n\tdepends on X86_32 && (HIGHMEM64G || HIGHMEM4G)\n\nconfig X86_PAE\n\tbool \"PAE (Physical Address Extension) Support\"\n\tdepends on X86_32 && !HIGHMEM4G\n\tselect PHYS_ADDR_T_64BIT\n\tselect SWIOTLB\n\thelp\n\t  PAE is required for NX support, and furthermore enables\n\t  larger swapspace support for non-overcommit purposes. It\n\t  has the cost of more pagetable lookup overhead, and also\n\t  consumes more pagetable space per process.\n\nconfig X86_5LEVEL\n\tbool \"Enable 5-level page tables support\"\n\tdefault y\n\tselect DYNAMIC_MEMORY_LAYOUT\n\tselect SPARSEMEM_VMEMMAP\n\tdepends on X86_64\n\thelp\n\t  5-level paging enables access to larger address space:\n\t  up to 128 PiB of virtual address space and 4 PiB of\n\t  physical address space.\n\n\t  It will be supported by future Intel CPUs.\n\n\t  A kernel with the option enabled can be booted on machines that\n\t  support 4- or 5-level paging.\n\n\t  See Documentation/arch/x86/x86_64/5level-paging.rst for more\n\t  information.\n\n\t  Say N if unsure.\n\nconfig X86_DIRECT_GBPAGES\n\tdef_bool y\n\tdepends on X86_64\n\thelp\n\t  Certain kernel features effectively disable kernel\n\t  linear 1 GB mappings (even if the CPU otherwise\n\t  supports them), so don't confuse the user by printing\n\t  that we have them enabled.\n\nconfig X86_CPA_STATISTICS\n\tbool \"Enable statistic for Change Page Attribute\"\n\tdepends on DEBUG_FS\n\thelp\n\t  Expose statistics about the Change Page Attribute mechanism, which\n\t  helps to determine the effectiveness of preserving large and huge\n\t  page mappings when mapping protections are changed.\n\nconfig X86_MEM_ENCRYPT\n\tselect ARCH_HAS_FORCE_DMA_UNENCRYPTED\n\tselect DYNAMIC_PHYSICAL_MASK\n\tdef_bool n\n\nconfig AMD_MEM_ENCRYPT\n\tbool \"AMD Secure Memory Encryption (SME) support\"\n\tdepends on X86_64 && CPU_SUP_AMD\n\tdepends on EFI_STUB\n\tselect DMA_COHERENT_POOL\n\tselect ARCH_USE_MEMREMAP_PROT\n\tselect INSTRUCTION_DECODER\n\tselect ARCH_HAS_CC_PLATFORM\n\tselect X86_MEM_ENCRYPT\n\tselect UNACCEPTED_MEMORY\n\thelp\n\t  Say yes to enable support for the encryption of system memory.\n\t  This requires an AMD processor that supports Secure Memory\n\t  Encryption (SME).\n\nconfig AMD_MEM_ENCRYPT_ACTIVE_BY_DEFAULT\n\tbool \"Activate AMD Secure Memory Encryption (SME) by default\"\n\tdepends on AMD_MEM_ENCRYPT\n\thelp\n\t  Say yes to have system memory encrypted by default if running on\n\t  an AMD processor that supports Secure Memory Encryption (SME).\n\n\t  If set to Y, then the encryption of system memory can be\n\t  deactivated with the mem_encrypt=off command line option.\n\n\t  If set to N, then the encryption of system memory can be\n\t  activated with the mem_encrypt=on command line option.\n\n# Common NUMA Features\nconfig NUMA\n\tbool \"NUMA Memory Allocation and Scheduler Support\"\n\tdepends on SMP\n\tdepends on X86_64 || (X86_32 && HIGHMEM64G && X86_BIGSMP)\n\tdefault y if X86_BIGSMP\n\tselect USE_PERCPU_NUMA_NODE_ID\n\thelp\n\t  Enable NUMA (Non-Uniform Memory Access) support.\n\n\t  The kernel will try to allocate memory used by a CPU on the\n\t  local memory controller of the CPU and add some more\n\t  NUMA awareness to the kernel.\n\n\t  For 64-bit this is recommended if the system is Intel Core i7\n\t  (or later), AMD Opteron, or EM64T NUMA.\n\n\t  For 32-bit this is only needed if you boot a 32-bit\n\t  kernel on a 64-bit NUMA platform.\n\n\t  Otherwise, you should say N.\n\nconfig AMD_NUMA\n\tdef_bool y\n\tprompt \"Old style AMD Opteron NUMA detection\"\n\tdepends on X86_64 && NUMA && PCI\n\thelp\n\t  Enable AMD NUMA node topology detection.  You should say Y here if\n\t  you have a multi processor AMD system. This uses an old method to\n\t  read the NUMA configuration directly from the builtin Northbridge\n\t  of Opteron. It is recommended to use X86_64_ACPI_NUMA instead,\n\t  which also takes priority if both are compiled in.\n\nconfig X86_64_ACPI_NUMA\n\tdef_bool y\n\tprompt \"ACPI NUMA detection\"\n\tdepends on X86_64 && NUMA && ACPI && PCI\n\tselect ACPI_NUMA\n\thelp\n\t  Enable ACPI SRAT based node topology detection.\n\nconfig NUMA_EMU\n\tbool \"NUMA emulation\"\n\tdepends on NUMA\n\thelp\n\t  Enable NUMA emulation. A flat machine will be split\n\t  into virtual nodes when booted with \"numa=fake=N\", where N is the\n\t  number of nodes. This is only useful for debugging.\n\nconfig NODES_SHIFT\n\tint \"Maximum NUMA Nodes (as a power of 2)\" if !MAXSMP\n\trange 1 10\n\tdefault \"10\" if MAXSMP\n\tdefault \"6\" if X86_64\n\tdefault \"3\"\n\tdepends on NUMA\n\thelp\n\t  Specify the maximum number of NUMA Nodes available on the target\n\t  system.  Increases memory reserved to accommodate various tables.\n\nconfig ARCH_FLATMEM_ENABLE\n\tdef_bool y\n\tdepends on X86_32 && !NUMA\n\nconfig ARCH_SPARSEMEM_ENABLE\n\tdef_bool y\n\tdepends on X86_64 || NUMA || X86_32 || X86_32_NON_STANDARD\n\tselect SPARSEMEM_STATIC if X86_32\n\tselect SPARSEMEM_VMEMMAP_ENABLE if X86_64\n\nconfig ARCH_SPARSEMEM_DEFAULT\n\tdef_bool X86_64 || (NUMA && X86_32)\n\nconfig ARCH_SELECT_MEMORY_MODEL\n\tdef_bool y\n\tdepends on ARCH_SPARSEMEM_ENABLE && ARCH_FLATMEM_ENABLE\n\nconfig ARCH_MEMORY_PROBE\n\tbool \"Enable sysfs memory/probe interface\"\n\tdepends on MEMORY_HOTPLUG\n\thelp\n\t  This option enables a sysfs memory/probe interface for testing.\n\t  See Documentation/admin-guide/mm/memory-hotplug.rst for more information.\n\t  If you are unsure how to answer this question, answer N.\n\nconfig ARCH_PROC_KCORE_TEXT\n\tdef_bool y\n\tdepends on X86_64 && PROC_KCORE\n\nconfig ILLEGAL_POINTER_VALUE\n\thex\n\tdefault 0 if X86_32\n\tdefault 0xdead000000000000 if X86_64\n\nconfig X86_PMEM_LEGACY_DEVICE\n\tbool\n\nconfig X86_PMEM_LEGACY\n\ttristate \"Support non-standard NVDIMMs and ADR protected memory\"\n\tdepends on PHYS_ADDR_T_64BIT\n\tdepends on BLK_DEV\n\tselect X86_PMEM_LEGACY_DEVICE\n\tselect NUMA_KEEP_MEMINFO if NUMA\n\tselect LIBNVDIMM\n\thelp\n\t  Treat memory marked using the non-standard e820 type of 12 as used\n\t  by the Intel Sandy Bridge-EP reference BIOS as protected memory.\n\t  The kernel will offer these regions to the 'pmem' driver so\n\t  they can be used for persistent storage.\n\n\t  Say Y if unsure.\n\nconfig HIGHPTE\n\tbool \"Allocate 3rd-level pagetables from highmem\"\n\tdepends on HIGHMEM\n\thelp\n\t  The VM uses one page table entry for each page of physical memory.\n\t  For systems with a lot of RAM, this can be wasteful of precious\n\t  low memory.  Setting this option will put user-space page table\n\t  entries in high memory.\n\nconfig X86_CHECK_BIOS_CORRUPTION\n\tbool \"Check for low memory corruption\"\n\thelp\n\t  Periodically check for memory corruption in low memory, which\n\t  is suspected to be caused by BIOS.  Even when enabled in the\n\t  configuration, it is disabled at runtime.  Enable it by\n\t  setting \"memory_corruption_check=1\" on the kernel command\n\t  line.  By default it scans the low 64k of memory every 60\n\t  seconds; see the memory_corruption_check_size and\n\t  memory_corruption_check_period parameters in\n\t  Documentation/admin-guide/kernel-parameters.rst to adjust this.\n\n\t  When enabled with the default parameters, this option has\n\t  almost no overhead, as it reserves a relatively small amount\n\t  of memory and scans it infrequently.  It both detects corruption\n\t  and prevents it from affecting the running system.\n\n\t  It is, however, intended as a diagnostic tool; if repeatable\n\t  BIOS-originated corruption always affects the same memory,\n\t  you can use memmap= to prevent the kernel from using that\n\t  memory.\n\nconfig X86_BOOTPARAM_MEMORY_CORRUPTION_CHECK\n\tbool \"Set the default setting of memory_corruption_check\"\n\tdepends on X86_CHECK_BIOS_CORRUPTION\n\tdefault y\n\thelp\n\t  Set whether the default state of memory_corruption_check is\n\t  on or off.\n\nconfig MATH_EMULATION\n\tbool\n\tdepends on MODIFY_LDT_SYSCALL\n\tprompt \"Math emulation\" if X86_32 && (M486SX || MELAN)\n\thelp\n\t  Linux can emulate a math coprocessor (used for floating point\n\t  operations) if you don't have one. 486DX and Pentium processors have\n\t  a math coprocessor built in, 486SX and 386 do not, unless you added\n\t  a 487DX or 387, respectively. (The messages during boot time can\n\t  give you some hints here [\"man dmesg\"].) Everyone needs either a\n\t  coprocessor or this emulation.\n\n\t  If you don't have a math coprocessor, you need to say Y here; if you\n\t  say Y here even though you have a coprocessor, the coprocessor will\n\t  be used nevertheless. (This behavior can be changed with the kernel\n\t  command line option \"no387\", which comes handy if your coprocessor\n\t  is broken. Try \"man bootparam\" or see the documentation of your boot\n\t  loader (lilo or loadlin) about how to pass options to the kernel at\n\t  boot time.) This means that it is a good idea to say Y here if you\n\t  intend to use this kernel on different machines.\n\n\t  More information about the internals of the Linux math coprocessor\n\t  emulation can be found in <file:arch/x86/math-emu/README>.\n\n\t  If you are not sure, say Y; apart from resulting in a 66 KB bigger\n\t  kernel, it won't hurt.\n\nconfig MTRR\n\tdef_bool y\n\tprompt \"MTRR (Memory Type Range Register) support\" if EXPERT\n\thelp\n\t  On Intel P6 family processors (Pentium Pro, Pentium II and later)\n\t  the Memory Type Range Registers (MTRRs) may be used to control\n\t  processor access to memory ranges. This is most useful if you have\n\t  a video (VGA) card on a PCI or AGP bus. Enabling write-combining\n\t  allows bus write transfers to be combined into a larger transfer\n\t  before bursting over the PCI/AGP bus. This can increase performance\n\t  of image write operations 2.5 times or more. Saying Y here creates a\n\t  /proc/mtrr file which may be used to manipulate your processor's\n\t  MTRRs. Typically the X server should use this.\n\n\t  This code has a reasonably generic interface so that similar\n\t  control registers on other processors can be easily supported\n\t  as well:\n\n\t  The Cyrix 6x86, 6x86MX and M II processors have Address Range\n\t  Registers (ARRs) which provide a similar functionality to MTRRs. For\n\t  these, the ARRs are used to emulate the MTRRs.\n\t  The AMD K6-2 (stepping 8 and above) and K6-3 processors have two\n\t  MTRRs. The Centaur C6 (WinChip) has 8 MCRs, allowing\n\t  write-combining. All of these processors are supported by this code\n\t  and it makes sense to say Y here if you have one of them.\n\n\t  Saying Y here also fixes a problem with buggy SMP BIOSes which only\n\t  set the MTRRs for the boot CPU and not for the secondary CPUs. This\n\t  can lead to all sorts of problems, so it's good to say Y here.\n\n\t  You can safely say Y even if your machine doesn't have MTRRs, you'll\n\t  just add about 9 KB to your kernel.\n\n\t  See <file:Documentation/arch/x86/mtrr.rst> for more information.\n\nconfig MTRR_SANITIZER\n\tdef_bool y\n\tprompt \"MTRR cleanup support\"\n\tdepends on MTRR\n\thelp\n\t  Convert MTRR layout from continuous to discrete, so X drivers can\n\t  add writeback entries.\n\n\t  Can be disabled with disable_mtrr_cleanup on the kernel command line.\n\t  The largest mtrr entry size for a continuous block can be set with\n\t  mtrr_chunk_size.\n\n\t  If unsure, say Y.\n\nconfig MTRR_SANITIZER_ENABLE_DEFAULT\n\tint \"MTRR cleanup enable value (0-1)\"\n\trange 0 1\n\tdefault \"0\"\n\tdepends on MTRR_SANITIZER\n\thelp\n\t  Enable mtrr cleanup default value\n\nconfig MTRR_SANITIZER_SPARE_REG_NR_DEFAULT\n\tint \"MTRR cleanup spare reg num (0-7)\"\n\trange 0 7\n\tdefault \"1\"\n\tdepends on MTRR_SANITIZER\n\thelp\n\t  mtrr cleanup spare entries default, it can be changed via\n\t  mtrr_spare_reg_nr=N on the kernel command line.\n\nconfig X86_PAT\n\tdef_bool y\n\tprompt \"x86 PAT support\" if EXPERT\n\tdepends on MTRR\n\thelp\n\t  Use PAT attributes to setup page level cache control.\n\n\t  PATs are the modern equivalents of MTRRs and are much more\n\t  flexible than MTRRs.\n\n\t  Say N here if you see bootup problems (boot crash, boot hang,\n\t  spontaneous reboots) or a non-working video driver.\n\n\t  If unsure, say Y.\n\nconfig ARCH_USES_PG_UNCACHED\n\tdef_bool y\n\tdepends on X86_PAT\n\nconfig X86_UMIP\n\tdef_bool y\n\tprompt \"User Mode Instruction Prevention\" if EXPERT\n\thelp\n\t  User Mode Instruction Prevention (UMIP) is a security feature in\n\t  some x86 processors. If enabled, a general protection fault is\n\t  issued if the SGDT, SLDT, SIDT, SMSW or STR instructions are\n\t  executed in user mode. These instructions unnecessarily expose\n\t  information about the hardware state.\n\n\t  The vast majority of applications do not use these instructions.\n\t  For the very few that do, software emulation is provided in\n\t  specific cases in protected and virtual-8086 modes. Emulated\n\t  results are dummy.\n\nconfig CC_HAS_IBT\n\t# GCC >= 9 and binutils >= 2.29\n\t# Retpoline check to work around https://gcc.gnu.org/bugzilla/show_bug.cgi?id=93654\n\t# Clang/LLVM >= 14\n\t# https://github.com/llvm/llvm-project/commit/e0b89df2e0f0130881bf6c39bf31d7f6aac00e0f\n\t# https://github.com/llvm/llvm-project/commit/dfcf69770bc522b9e411c66454934a37c1f35332\n\tdef_bool ((CC_IS_GCC && $(cc-option, -fcf-protection=branch -mindirect-branch-register)) || \\\n\t\t  (CC_IS_CLANG && CLANG_VERSION >= 140000)) && \\\n\t\t  $(as-instr,endbr64)\n\nconfig X86_CET\n\tdef_bool n\n\thelp\n\t  CET features configured (Shadow stack or IBT)\n\nconfig X86_KERNEL_IBT\n\tprompt \"Indirect Branch Tracking\"\n\tdef_bool y\n\tdepends on X86_64 && CC_HAS_IBT && HAVE_OBJTOOL\n\t# https://github.com/llvm/llvm-project/commit/9d7001eba9c4cb311e03cd8cdc231f9e579f2d0f\n\tdepends on !LD_IS_LLD || LLD_VERSION >= 140000\n\tselect OBJTOOL\n\tselect X86_CET\n\thelp\n\t  Build the kernel with support for Indirect Branch Tracking, a\n\t  hardware support course-grain forward-edge Control Flow Integrity\n\t  protection. It enforces that all indirect calls must land on\n\t  an ENDBR instruction, as such, the compiler will instrument the\n\t  code with them to make this happen.\n\n\t  In addition to building the kernel with IBT, seal all functions that\n\t  are not indirect call targets, avoiding them ever becoming one.\n\n\t  This requires LTO like objtool runs and will slow down the build. It\n\t  does significantly reduce the number of ENDBR instructions in the\n\t  kernel image.\n\nconfig X86_INTEL_MEMORY_PROTECTION_KEYS\n\tprompt \"Memory Protection Keys\"\n\tdef_bool y\n\t# Note: only available in 64-bit mode\n\tdepends on X86_64 && (CPU_SUP_INTEL || CPU_SUP_AMD)\n\tselect ARCH_USES_HIGH_VMA_FLAGS\n\tselect ARCH_HAS_PKEYS\n\thelp\n\t  Memory Protection Keys provides a mechanism for enforcing\n\t  page-based protections, but without requiring modification of the\n\t  page tables when an application changes protection domains.\n\n\t  For details, see Documentation/core-api/protection-keys.rst\n\n\t  If unsure, say y.\n\nchoice\n\tprompt \"TSX enable mode\"\n\tdepends on CPU_SUP_INTEL\n\tdefault X86_INTEL_TSX_MODE_OFF\n\thelp\n\t  Intel's TSX (Transactional Synchronization Extensions) feature\n\t  allows to optimize locking protocols through lock elision which\n\t  can lead to a noticeable performance boost.\n\n\t  On the other hand it has been shown that TSX can be exploited\n\t  to form side channel attacks (e.g. TAA) and chances are there\n\t  will be more of those attacks discovered in the future.\n\n\t  Therefore TSX is not enabled by default (aka tsx=off). An admin\n\t  might override this decision by tsx=on the command line parameter.\n\t  Even with TSX enabled, the kernel will attempt to enable the best\n\t  possible TAA mitigation setting depending on the microcode available\n\t  for the particular machine.\n\n\t  This option allows to set the default tsx mode between tsx=on, =off\n\t  and =auto. See Documentation/admin-guide/kernel-parameters.txt for more\n\t  details.\n\n\t  Say off if not sure, auto if TSX is in use but it should be used on safe\n\t  platforms or on if TSX is in use and the security aspect of tsx is not\n\t  relevant.\n\nconfig X86_INTEL_TSX_MODE_OFF\n\tbool \"off\"\n\thelp\n\t  TSX is disabled if possible - equals to tsx=off command line parameter.\n\nconfig X86_INTEL_TSX_MODE_ON\n\tbool \"on\"\n\thelp\n\t  TSX is always enabled on TSX capable HW - equals the tsx=on command\n\t  line parameter.\n\nconfig X86_INTEL_TSX_MODE_AUTO\n\tbool \"auto\"\n\thelp\n\t  TSX is enabled on TSX capable HW that is believed to be safe against\n\t  side channel attacks- equals the tsx=auto command line parameter.\nendchoice\n\nconfig X86_SGX\n\tbool \"Software Guard eXtensions (SGX)\"\n\tdepends on X86_64 && CPU_SUP_INTEL && X86_X2APIC\n\tdepends on CRYPTO=y\n\tdepends on CRYPTO_SHA256=y\n\tselect MMU_NOTIFIER\n\tselect NUMA_KEEP_MEMINFO if NUMA\n\tselect XARRAY_MULTI\n\thelp\n\t  Intel(R) Software Guard eXtensions (SGX) is a set of CPU instructions\n\t  that can be used by applications to set aside private regions of code\n\t  and data, referred to as enclaves. An enclave's private memory can\n\t  only be accessed by code running within the enclave. Accesses from\n\t  outside the enclave, including other enclaves, are disallowed by\n\t  hardware.\n\n\t  If unsure, say N.\n\nconfig X86_USER_SHADOW_STACK\n\tbool \"X86 userspace shadow stack\"\n\tdepends on AS_WRUSS\n\tdepends on X86_64\n\tselect ARCH_USES_HIGH_VMA_FLAGS\n\tselect X86_CET\n\thelp\n\t  Shadow stack protection is a hardware feature that detects function\n\t  return address corruption.  This helps mitigate ROP attacks.\n\t  Applications must be enabled to use it, and old userspace does not\n\t  get protection \"for free\".\n\n\t  CPUs supporting shadow stacks were first released in 2020.\n\n\t  See Documentation/arch/x86/shstk.rst for more information.\n\n\t  If unsure, say N.\n\nconfig EFI\n\tbool \"EFI runtime service support\"\n\tdepends on ACPI\n\tselect UCS2_STRING\n\tselect EFI_RUNTIME_WRAPPERS\n\tselect ARCH_USE_MEMREMAP_PROT\n\tselect EFI_RUNTIME_MAP if KEXEC_CORE\n\thelp\n\t  This enables the kernel to use EFI runtime services that are\n\t  available (such as the EFI variable services).\n\n\t  This option is only useful on systems that have EFI firmware.\n\t  In addition, you should use the latest ELILO loader available\n\t  at <http://elilo.sourceforge.net> in order to take advantage\n\t  of EFI runtime services. However, even with this option, the\n\t  resultant kernel should continue to boot on existing non-EFI\n\t  platforms.\n\nconfig EFI_STUB\n\tbool \"EFI stub support\"\n\tdepends on EFI\n\tselect RELOCATABLE\n\thelp\n\t  This kernel feature allows a bzImage to be loaded directly\n\t  by EFI firmware without the use of a bootloader.\n\n\t  See Documentation/admin-guide/efi-stub.rst for more information.\n\nconfig EFI_HANDOVER_PROTOCOL\n\tbool \"EFI handover protocol (DEPRECATED)\"\n\tdepends on EFI_STUB\n\tdefault y\n\thelp\n\t  Select this in order to include support for the deprecated EFI\n\t  handover protocol, which defines alternative entry points into the\n\t  EFI stub.  This is a practice that has no basis in the UEFI\n\t  specification, and requires a priori knowledge on the part of the\n\t  bootloader about Linux/x86 specific ways of passing the command line\n\t  and initrd, and where in memory those assets may be loaded.\n\n\t  If in doubt, say Y. Even though the corresponding support is not\n\t  present in upstream GRUB or other bootloaders, most distros build\n\t  GRUB with numerous downstream patches applied, and may rely on the\n\t  handover protocol as as result.\n\nconfig EFI_MIXED\n\tbool \"EFI mixed-mode support\"\n\tdepends on EFI_STUB && X86_64\n\thelp\n\t  Enabling this feature allows a 64-bit kernel to be booted\n\t  on a 32-bit firmware, provided that your CPU supports 64-bit\n\t  mode.\n\n\t  Note that it is not possible to boot a mixed-mode enabled\n\t  kernel via the EFI boot stub - a bootloader that supports\n\t  the EFI handover protocol must be used.\n\n\t  If unsure, say N.\n\nconfig EFI_FAKE_MEMMAP\n\tbool \"Enable EFI fake memory map\"\n\tdepends on EFI\n\thelp\n\t  Saying Y here will enable \"efi_fake_mem\" boot option.  By specifying\n\t  this parameter, you can add arbitrary attribute to specific memory\n\t  range by updating original (firmware provided) EFI memmap.  This is\n\t  useful for debugging of EFI memmap related feature, e.g., Address\n\t  Range Mirroring feature.\n\nconfig EFI_MAX_FAKE_MEM\n\tint \"maximum allowable number of ranges in efi_fake_mem boot option\"\n\tdepends on EFI_FAKE_MEMMAP\n\trange 1 128\n\tdefault 8\n\thelp\n\t  Maximum allowable number of ranges in efi_fake_mem boot option.\n\t  Ranges can be set up to this value using comma-separated list.\n\t  The default value is 8.\n\nconfig EFI_RUNTIME_MAP\n\tbool \"Export EFI runtime maps to sysfs\" if EXPERT\n\tdepends on EFI\n\thelp\n\t  Export EFI runtime memory regions to /sys/firmware/efi/runtime-map.\n\t  That memory map is required by the 2nd kernel to set up EFI virtual\n\t  mappings after kexec, but can also be used for debugging purposes.\n\n\t  See also Documentation/ABI/testing/sysfs-firmware-efi-runtime-map.\n\nsource \"kernel/Kconfig.hz\"\n\nconfig ARCH_SUPPORTS_KEXEC\n\tdef_bool y\n\nconfig ARCH_SUPPORTS_KEXEC_FILE\n\tdef_bool X86_64\n\nconfig ARCH_SELECTS_KEXEC_FILE\n\tdef_bool y\n\tdepends on KEXEC_FILE\n\tselect HAVE_IMA_KEXEC if IMA\n\nconfig ARCH_SUPPORTS_KEXEC_PURGATORY\n\tdef_bool y\n\nconfig ARCH_SUPPORTS_KEXEC_SIG\n\tdef_bool y\n\nconfig ARCH_SUPPORTS_KEXEC_SIG_FORCE\n\tdef_bool y\n\nconfig ARCH_SUPPORTS_KEXEC_BZIMAGE_VERIFY_SIG\n\tdef_bool y\n\nconfig ARCH_SUPPORTS_KEXEC_JUMP\n\tdef_bool y\n\nconfig ARCH_SUPPORTS_CRASH_DUMP\n\tdef_bool X86_64 || (X86_32 && HIGHMEM)\n\nconfig ARCH_SUPPORTS_CRASH_HOTPLUG\n\tdef_bool y\n\nconfig PHYSICAL_START\n\thex \"Physical address where the kernel is loaded\" if (EXPERT || CRASH_DUMP)\n\tdefault \"0x1000000\"\n\thelp\n\t  This gives the physical address where the kernel is loaded.\n\n\t  If kernel is a not relocatable (CONFIG_RELOCATABLE=n) then\n\t  bzImage will decompress itself to above physical address and\n\t  run from there. Otherwise, bzImage will run from the address where\n\t  it has been loaded by the boot loader and will ignore above physical\n\t  address.\n\n\t  In normal kdump cases one does not have to set/change this option\n\t  as now bzImage can be compiled as a completely relocatable image\n\t  (CONFIG_RELOCATABLE=y) and be used to load and run from a different\n\t  address. This option is mainly useful for the folks who don't want\n\t  to use a bzImage for capturing the crash dump and want to use a\n\t  vmlinux instead. vmlinux is not relocatable hence a kernel needs\n\t  to be specifically compiled to run from a specific memory area\n\t  (normally a reserved region) and this option comes handy.\n\n\t  So if you are using bzImage for capturing the crash dump,\n\t  leave the value here unchanged to 0x1000000 and set\n\t  CONFIG_RELOCATABLE=y.  Otherwise if you plan to use vmlinux\n\t  for capturing the crash dump change this value to start of\n\t  the reserved region.  In other words, it can be set based on\n\t  the \"X\" value as specified in the \"crashkernel=YM@XM\"\n\t  command line boot parameter passed to the panic-ed\n\t  kernel. Please take a look at Documentation/admin-guide/kdump/kdump.rst\n\t  for more details about crash dumps.\n\n\t  Usage of bzImage for capturing the crash dump is recommended as\n\t  one does not have to build two kernels. Same kernel can be used\n\t  as production kernel and capture kernel. Above option should have\n\t  gone away after relocatable bzImage support is introduced. But it\n\t  is present because there are users out there who continue to use\n\t  vmlinux for dump capture. This option should go away down the\n\t  line.\n\n\t  Don't change this unless you know what you are doing.\n\nconfig RELOCATABLE\n\tbool \"Build a relocatable kernel\"\n\tdefault y\n\thelp\n\t  This builds a kernel image that retains relocation information\n\t  so it can be loaded someplace besides the default 1MB.\n\t  The relocations tend to make the kernel binary about 10% larger,\n\t  but are discarded at runtime.\n\n\t  One use is for the kexec on panic case where the recovery kernel\n\t  must live at a different physical address than the primary\n\t  kernel.\n\n\t  Note: If CONFIG_RELOCATABLE=y, then the kernel runs from the address\n\t  it has been loaded at and the compile time physical address\n\t  (CONFIG_PHYSICAL_START) is used as the minimum location.\n\nconfig RANDOMIZE_BASE\n\tbool \"Randomize the address of the kernel image (KASLR)\"\n\tdepends on RELOCATABLE\n\tdefault y\n\thelp\n\t  In support of Kernel Address Space Layout Randomization (KASLR),\n\t  this randomizes the physical address at which the kernel image\n\t  is decompressed and the virtual address where the kernel\n\t  image is mapped, as a security feature that deters exploit\n\t  attempts relying on knowledge of the location of kernel\n\t  code internals.\n\n\t  On 64-bit, the kernel physical and virtual addresses are\n\t  randomized separately. The physical address will be anywhere\n\t  between 16MB and the top of physical memory (up to 64TB). The\n\t  virtual address will be randomized from 16MB up to 1GB (9 bits\n\t  of entropy). Note that this also reduces the memory space\n\t  available to kernel modules from 1.5GB to 1GB.\n\n\t  On 32-bit, the kernel physical and virtual addresses are\n\t  randomized together. They will be randomized from 16MB up to\n\t  512MB (8 bits of entropy).\n\n\t  Entropy is generated using the RDRAND instruction if it is\n\t  supported. If RDTSC is supported, its value is mixed into\n\t  the entropy pool as well. If neither RDRAND nor RDTSC are\n\t  supported, then entropy is read from the i8254 timer. The\n\t  usable entropy is limited by the kernel being built using\n\t  2GB addressing, and that PHYSICAL_ALIGN must be at a\n\t  minimum of 2MB. As a result, only 10 bits of entropy are\n\t  theoretically possible, but the implementations are further\n\t  limited due to memory layouts.\n\n\t  If unsure, say Y.\n\n# Relocation on x86 needs some additional build support\nconfig X86_NEED_RELOCS\n\tdef_bool y\n\tdepends on RANDOMIZE_BASE || (X86_32 && RELOCATABLE)\n\nconfig PHYSICAL_ALIGN\n\thex \"Alignment value to which kernel should be aligned\"\n\tdefault \"0x200000\"\n\trange 0x2000 0x1000000 if X86_32\n\trange 0x200000 0x1000000 if X86_64\n\thelp\n\t  This value puts the alignment restrictions on physical address\n\t  where kernel is loaded and run from. Kernel is compiled for an\n\t  address which meets above alignment restriction.\n\n\t  If bootloader loads the kernel at a non-aligned address and\n\t  CONFIG_RELOCATABLE is set, kernel will move itself to nearest\n\t  address aligned to above value and run from there.\n\n\t  If bootloader loads the kernel at a non-aligned address and\n\t  CONFIG_RELOCATABLE is not set, kernel will ignore the run time\n\t  load address and decompress itself to the address it has been\n\t  compiled for and run from there. The address for which kernel is\n\t  compiled already meets above alignment restrictions. Hence the\n\t  end result is that kernel runs from a physical address meeting\n\t  above alignment restrictions.\n\n\t  On 32-bit this value must be a multiple of 0x2000. On 64-bit\n\t  this value must be a multiple of 0x200000.\n\n\t  Don't change this unless you know what you are doing.\n\nconfig DYNAMIC_MEMORY_LAYOUT\n\tbool\n\thelp\n\t  This option makes base addresses of vmalloc and vmemmap as well as\n\t  __PAGE_OFFSET movable during boot.\n\nconfig RANDOMIZE_MEMORY\n\tbool \"Randomize the kernel memory sections\"\n\tdepends on X86_64\n\tdepends on RANDOMIZE_BASE\n\tselect DYNAMIC_MEMORY_LAYOUT\n\tdefault RANDOMIZE_BASE\n\thelp\n\t  Randomizes the base virtual address of kernel memory sections\n\t  (physical memory mapping, vmalloc & vmemmap). This security feature\n\t  makes exploits relying on predictable memory locations less reliable.\n\n\t  The order of allocations remains unchanged. Entropy is generated in\n\t  the same way as RANDOMIZE_BASE. Current implementation in the optimal\n\t  configuration have in average 30,000 different possible virtual\n\t  addresses for each memory section.\n\n\t  If unsure, say Y.\n\nconfig RANDOMIZE_MEMORY_PHYSICAL_PADDING\n\thex \"Physical memory mapping padding\" if EXPERT\n\tdepends on RANDOMIZE_MEMORY\n\tdefault \"0xa\" if MEMORY_HOTPLUG\n\tdefault \"0x0\"\n\trange 0x1 0x40 if MEMORY_HOTPLUG\n\trange 0x0 0x40\n\thelp\n\t  Define the padding in terabytes added to the existing physical\n\t  memory size during kernel memory randomization. It is useful\n\t  for memory hotplug support but reduces the entropy available for\n\t  address randomization.\n\n\t  If unsure, leave at the default value.\n\nconfig ADDRESS_MASKING\n\tbool \"Linear Address Masking support\"\n\tdepends on X86_64\n\thelp\n\t  Linear Address Masking (LAM) modifies the checking that is applied\n\t  to 64-bit linear addresses, allowing software to use of the\n\t  untranslated address bits for metadata.\n\n\t  The capability can be used for efficient address sanitizers (ASAN)\n\t  implementation and for optimizations in JITs.\n\nconfig HOTPLUG_CPU\n\tdef_bool y\n\tdepends on SMP\n\nconfig COMPAT_VDSO\n\tdef_bool n\n\tprompt \"Disable the 32-bit vDSO (needed for glibc 2.3.3)\"\n\tdepends on COMPAT_32\n\thelp\n\t  Certain buggy versions of glibc will crash if they are\n\t  presented with a 32-bit vDSO that is not mapped at the address\n\t  indicated in its segment table.\n\n\t  The bug was introduced by f866314b89d56845f55e6f365e18b31ec978ec3a\n\t  and fixed by 3b3ddb4f7db98ec9e912ccdf54d35df4aa30e04a and\n\t  49ad572a70b8aeb91e57483a11dd1b77e31c4468.  Glibc 2.3.3 is\n\t  the only released version with the bug, but OpenSUSE 9\n\t  contains a buggy \"glibc 2.3.2\".\n\n\t  The symptom of the bug is that everything crashes on startup, saying:\n\t  dl_main: Assertion `(void *) ph->p_vaddr == _rtld_local._dl_sysinfo_dso' failed!\n\n\t  Saying Y here changes the default value of the vdso32 boot\n\t  option from 1 to 0, which turns off the 32-bit vDSO entirely.\n\t  This works around the glibc bug but hurts performance.\n\n\t  If unsure, say N: if you are compiling your own kernel, you\n\t  are unlikely to be using a buggy version of glibc.\n\nchoice\n\tprompt \"vsyscall table for legacy applications\"\n\tdepends on X86_64\n\tdefault LEGACY_VSYSCALL_XONLY\n\thelp\n\t  Legacy user code that does not know how to find the vDSO expects\n\t  to be able to issue three syscalls by calling fixed addresses in\n\t  kernel space. Since this location is not randomized with ASLR,\n\t  it can be used to assist security vulnerability exploitation.\n\n\t  This setting can be changed at boot time via the kernel command\n\t  line parameter vsyscall=[emulate|xonly|none].  Emulate mode\n\t  is deprecated and can only be enabled using the kernel command\n\t  line.\n\n\t  On a system with recent enough glibc (2.14 or newer) and no\n\t  static binaries, you can say None without a performance penalty\n\t  to improve security.\n\n\t  If unsure, select \"Emulate execution only\".\n\n\tconfig LEGACY_VSYSCALL_XONLY\n\t\tbool \"Emulate execution only\"\n\t\thelp\n\t\t  The kernel traps and emulates calls into the fixed vsyscall\n\t\t  address mapping and does not allow reads.  This\n\t\t  configuration is recommended when userspace might use the\n\t\t  legacy vsyscall area but support for legacy binary\n\t\t  instrumentation of legacy code is not needed.  It mitigates\n\t\t  certain uses of the vsyscall area as an ASLR-bypassing\n\t\t  buffer.\n\n\tconfig LEGACY_VSYSCALL_NONE\n\t\tbool \"None\"\n\t\thelp\n\t\t  There will be no vsyscall mapping at all. This will\n\t\t  eliminate any risk of ASLR bypass due to the vsyscall\n\t\t  fixed address mapping. Attempts to use the vsyscalls\n\t\t  will be reported to dmesg, so that either old or\n\t\t  malicious userspace programs can be identified.\n\nendchoice\n\nconfig CMDLINE_BOOL\n\tbool \"Built-in kernel command line\"\n\thelp\n\t  Allow for specifying boot arguments to the kernel at\n\t  build time.  On some systems (e.g. embedded ones), it is\n\t  necessary or convenient to provide some or all of the\n\t  kernel boot arguments with the kernel itself (that is,\n\t  to not rely on the boot loader to provide them.)\n\n\t  To compile command line arguments into the kernel,\n\t  set this option to 'Y', then fill in the\n\t  boot arguments in CONFIG_CMDLINE.\n\n\t  Systems with fully functional boot loaders (i.e. non-embedded)\n\t  should leave this option set to 'N'.\n\nconfig CMDLINE\n\tstring \"Built-in kernel command string\"\n\tdepends on CMDLINE_BOOL\n\tdefault \"\"\n\thelp\n\t  Enter arguments here that should be compiled into the kernel\n\t  image and used at boot time.  If the boot loader provides a\n\t  command line at boot time, it is appended to this string to\n\t  form the full kernel command line, when the system boots.\n\n\t  However, you can use the CONFIG_CMDLINE_OVERRIDE option to\n\t  change this behavior.\n\n\t  In most cases, the command line (whether built-in or provided\n\t  by the boot loader) should specify the device for the root\n\t  file system.\n\nconfig CMDLINE_OVERRIDE\n\tbool \"Built-in command line overrides boot loader arguments\"\n\tdepends on CMDLINE_BOOL && CMDLINE != \"\"\n\thelp\n\t  Set this option to 'Y' to have the kernel ignore the boot loader\n\t  command line, and use ONLY the built-in command line.\n\n\t  This is used to work around broken boot loaders.  This should\n\t  be set to 'N' under normal conditions.\n\nconfig MODIFY_LDT_SYSCALL\n\tbool \"Enable the LDT (local descriptor table)\" if EXPERT\n\tdefault y\n\thelp\n\t  Linux can allow user programs to install a per-process x86\n\t  Local Descriptor Table (LDT) using the modify_ldt(2) system\n\t  call.  This is required to run 16-bit or segmented code such as\n\t  DOSEMU or some Wine programs.  It is also used by some very old\n\t  threading libraries.\n\n\t  Enabling this feature adds a small amount of overhead to\n\t  context switches and increases the low-level kernel attack\n\t  surface.  Disabling it removes the modify_ldt(2) system call.\n\n\t  Saying 'N' here may make sense for embedded or server kernels.\n\nconfig STRICT_SIGALTSTACK_SIZE\n\tbool \"Enforce strict size checking for sigaltstack\"\n\tdepends on DYNAMIC_SIGFRAME\n\thelp\n\t  For historical reasons MINSIGSTKSZ is a constant which became\n\t  already too small with AVX512 support. Add a mechanism to\n\t  enforce strict checking of the sigaltstack size against the\n\t  real size of the FPU frame. This option enables the check\n\t  by default. It can also be controlled via the kernel command\n\t  line option 'strict_sas_size' independent of this config\n\t  switch. Enabling it might break existing applications which\n\t  allocate a too small sigaltstack but 'work' because they\n\t  never get a signal delivered.\n\n\t  Say 'N' unless you want to really enforce this check.\n\nsource \"kernel/livepatch/Kconfig\"\n\nendmenu\n\nconfig CC_HAS_SLS\n\tdef_bool $(cc-option,-mharden-sls=all)\n\nconfig CC_HAS_RETURN_THUNK\n\tdef_bool $(cc-option,-mfunction-return=thunk-extern)\n\nconfig CC_HAS_ENTRY_PADDING\n\tdef_bool $(cc-option,-fpatchable-function-entry=16,16)\n\nconfig FUNCTION_PADDING_CFI\n\tint\n\tdefault 59 if FUNCTION_ALIGNMENT_64B\n\tdefault 27 if FUNCTION_ALIGNMENT_32B\n\tdefault 11 if FUNCTION_ALIGNMENT_16B\n\tdefault  3 if FUNCTION_ALIGNMENT_8B\n\tdefault  0\n\n# Basically: FUNCTION_ALIGNMENT - 5*CFI_CLANG\n# except Kconfig can't do arithmetic :/\nconfig FUNCTION_PADDING_BYTES\n\tint\n\tdefault FUNCTION_PADDING_CFI if CFI_CLANG\n\tdefault FUNCTION_ALIGNMENT\n\nconfig CALL_PADDING\n\tdef_bool n\n\tdepends on CC_HAS_ENTRY_PADDING && OBJTOOL\n\tselect FUNCTION_ALIGNMENT_16B\n\nconfig FINEIBT\n\tdef_bool y\n\tdepends on X86_KERNEL_IBT && CFI_CLANG && RETPOLINE\n\tselect CALL_PADDING\n\nconfig HAVE_CALL_THUNKS\n\tdef_bool y\n\tdepends on CC_HAS_ENTRY_PADDING && RETHUNK && OBJTOOL\n\nconfig CALL_THUNKS\n\tdef_bool n\n\tselect CALL_PADDING\n\nconfig PREFIX_SYMBOLS\n\tdef_bool y\n\tdepends on CALL_PADDING && !CFI_CLANG\n\nmenuconfig SPECULATION_MITIGATIONS\n\tbool \"Mitigations for speculative execution vulnerabilities\"\n\tdefault y\n\thelp\n\t  Say Y here to enable options which enable mitigations for\n\t  speculative execution hardware vulnerabilities.\n\n\t  If you say N, all mitigations will be disabled. You really\n\t  should know what you are doing to say so.\n\nif SPECULATION_MITIGATIONS\n\nconfig PAGE_TABLE_ISOLATION\n\tbool \"Remove the kernel mapping in user mode\"\n\tdefault y\n\tdepends on (X86_64 || X86_PAE)\n\thelp\n\t  This feature reduces the number of hardware side channels by\n\t  ensuring that the majority of kernel addresses are not mapped\n\t  into userspace.\n\n\t  See Documentation/arch/x86/pti.rst for more details.\n\nconfig RETPOLINE\n\tbool \"Avoid speculative indirect branches in kernel\"\n\tselect OBJTOOL if HAVE_OBJTOOL\n\tdefault y\n\thelp\n\t  Compile kernel with the retpoline compiler options to guard against\n\t  kernel-to-user data leaks by avoiding speculative indirect\n\t  branches. Requires a compiler with -mindirect-branch=thunk-extern\n\t  support for full protection. The kernel may run slower.\n\nconfig RETHUNK\n\tbool \"Enable return-thunks\"\n\tdepends on RETPOLINE && CC_HAS_RETURN_THUNK\n\tselect OBJTOOL if HAVE_OBJTOOL\n\tdefault y if X86_64\n\thelp\n\t  Compile the kernel with the return-thunks compiler option to guard\n\t  against kernel-to-user data leaks by avoiding return speculation.\n\t  Requires a compiler with -mfunction-return=thunk-extern\n\t  support for full protection. The kernel may run slower.\n\nconfig CPU_UNRET_ENTRY\n\tbool \"Enable UNRET on kernel entry\"\n\tdepends on CPU_SUP_AMD && RETHUNK && X86_64\n\tdefault y\n\thelp\n\t  Compile the kernel with support for the retbleed=unret mitigation.\n\nconfig CALL_DEPTH_TRACKING\n\tbool \"Mitigate RSB underflow with call depth tracking\"\n\tdepends on CPU_SUP_INTEL && HAVE_CALL_THUNKS\n\tselect HAVE_DYNAMIC_FTRACE_NO_PATCHABLE\n\tselect CALL_THUNKS\n\tdefault y\n\thelp\n\t  Compile the kernel with call depth tracking to mitigate the Intel\n\t  SKL Return-Speculation-Buffer (RSB) underflow issue. The\n\t  mitigation is off by default and needs to be enabled on the\n\t  kernel command line via the retbleed=stuff option. For\n\t  non-affected systems the overhead of this option is marginal as\n\t  the call depth tracking is using run-time generated call thunks\n\t  in a compiler generated padding area and call patching. This\n\t  increases text size by ~5%. For non affected systems this space\n\t  is unused. On affected SKL systems this results in a significant\n\t  performance gain over the IBRS mitigation.\n\nconfig CALL_THUNKS_DEBUG\n\tbool \"Enable call thunks and call depth tracking debugging\"\n\tdepends on CALL_DEPTH_TRACKING\n\tselect FUNCTION_ALIGNMENT_32B\n\tdefault n\n\thelp\n\t  Enable call/ret counters for imbalance detection and build in\n\t  a noisy dmesg about callthunks generation and call patching for\n\t  trouble shooting. The debug prints need to be enabled on the\n\t  kernel command line with 'debug-callthunks'.\n\t  Only enable this when you are debugging call thunks as this\n\t  creates a noticeable runtime overhead. If unsure say N.\n\nconfig CPU_IBPB_ENTRY\n\tbool \"Enable IBPB on kernel entry\"\n\tdepends on CPU_SUP_AMD && X86_64\n\tdefault y\n\thelp\n\t  Compile the kernel with support for the retbleed=ibpb mitigation.\n\nconfig CPU_IBRS_ENTRY\n\tbool \"Enable IBRS on kernel entry\"\n\tdepends on CPU_SUP_INTEL && X86_64\n\tdefault y\n\thelp\n\t  Compile the kernel with support for the spectre_v2=ibrs mitigation.\n\t  This mitigates both spectre_v2 and retbleed at great cost to\n\t  performance.\n\nconfig CPU_SRSO\n\tbool \"Mitigate speculative RAS overflow on AMD\"\n\tdepends on CPU_SUP_AMD && X86_64 && RETHUNK\n\tdefault y\n\thelp\n\t  Enable the SRSO mitigation needed on AMD Zen1-4 machines.\n\nconfig SLS\n\tbool \"Mitigate Straight-Line-Speculation\"\n\tdepends on CC_HAS_SLS && X86_64\n\tselect OBJTOOL if HAVE_OBJTOOL\n\tdefault n\n\thelp\n\t  Compile the kernel with straight-line-speculation options to guard\n\t  against straight line speculation. The kernel image might be slightly\n\t  larger.\n\nconfig GDS_FORCE_MITIGATION\n\tbool \"Force GDS Mitigation\"\n\tdepends on CPU_SUP_INTEL\n\tdefault n\n\thelp\n\t  Gather Data Sampling (GDS) is a hardware vulnerability which allows\n\t  unprivileged speculative access to data which was previously stored in\n\t  vector registers.\n\n\t  This option is equivalent to setting gather_data_sampling=force on the\n\t  command line. The microcode mitigation is used if present, otherwise\n\t  AVX is disabled as a mitigation. On affected systems that are missing\n\t  the microcode any userspace code that unconditionally uses AVX will\n\t  break with this option set.\n\n\t  Setting this option on systems not vulnerable to GDS has no effect.\n\n\t  If in doubt, say N.\n\nendif\n\nconfig ARCH_HAS_ADD_PAGES\n\tdef_bool y\n\tdepends on ARCH_ENABLE_MEMORY_HOTPLUG\n\nmenu \"Power management and ACPI options\"\n\nconfig ARCH_HIBERNATION_HEADER\n\tdef_bool y\n\tdepends on HIBERNATION\n\nsource \"kernel/power/Kconfig\"\n\nsource \"drivers/acpi/Kconfig\"\n\nconfig X86_APM_BOOT\n\tdef_bool y\n\tdepends on APM\n\nmenuconfig APM\n\ttristate \"APM (Advanced Power Management) BIOS support\"\n\tdepends on X86_32 && PM_SLEEP\n\thelp\n\t  APM is a BIOS specification for saving power using several different\n\t  techniques. This is mostly useful for battery powered laptops with\n\t  APM compliant BIOSes. If you say Y here, the system time will be\n\t  reset after a RESUME operation, the /proc/apm device will provide\n\t  battery status information, and user-space programs will receive\n\t  notification of APM \"events\" (e.g. battery status change).\n\n\t  If you select \"Y\" here, you can disable actual use of the APM\n\t  BIOS by passing the \"apm=off\" option to the kernel at boot time.\n\n\t  Note that the APM support is almost completely disabled for\n\t  machines with more than one CPU.\n\n\t  In order to use APM, you will need supporting software. For location\n\t  and more information, read <file:Documentation/power/apm-acpi.rst>\n\t  and the Battery Powered Linux mini-HOWTO, available from\n\t  <http://www.tldp.org/docs.html#howto>.\n\n\t  This driver does not spin down disk drives (see the hdparm(8)\n\t  manpage (\"man 8 hdparm\") for that), and it doesn't turn off\n\t  VESA-compliant \"green\" monitors.\n\n\t  This driver does not support the TI 4000M TravelMate and the ACER\n\t  486/DX4/75 because they don't have compliant BIOSes. Many \"green\"\n\t  desktop machines also don't have compliant BIOSes, and this driver\n\t  may cause those machines to panic during the boot phase.\n\n\t  Generally, if you don't have a battery in your machine, there isn't\n\t  much point in using this driver and you should say N. If you get\n\t  random kernel OOPSes or reboots that don't seem to be related to\n\t  anything, try disabling/enabling this option (or disabling/enabling\n\t  APM in your BIOS).\n\n\t  Some other things you should try when experiencing seemingly random,\n\t  \"weird\" problems:\n\n\t  1) make sure that you have enough swap space and that it is\n\t  enabled.\n\t  2) pass the \"idle=poll\" option to the kernel\n\t  3) switch on floating point emulation in the kernel and pass\n\t  the \"no387\" option to the kernel\n\t  4) pass the \"floppy=nodma\" option to the kernel\n\t  5) pass the \"mem=4M\" option to the kernel (thereby disabling\n\t  all but the first 4 MB of RAM)\n\t  6) make sure that the CPU is not over clocked.\n\t  7) read the sig11 FAQ at <http://www.bitwizard.nl/sig11/>\n\t  8) disable the cache from your BIOS settings\n\t  9) install a fan for the video card or exchange video RAM\n\t  10) install a better fan for the CPU\n\t  11) exchange RAM chips\n\t  12) exchange the motherboard.\n\n\t  To compile this driver as a module, choose M here: the\n\t  module will be called apm.\n\nif APM\n\nconfig APM_IGNORE_USER_SUSPEND\n\tbool \"Ignore USER SUSPEND\"\n\thelp\n\t  This option will ignore USER SUSPEND requests. On machines with a\n\t  compliant APM BIOS, you want to say N. However, on the NEC Versa M\n\t  series notebooks, it is necessary to say Y because of a BIOS bug.\n\nconfig APM_DO_ENABLE\n\tbool \"Enable PM at boot time\"\n\thelp\n\t  Enable APM features at boot time. From page 36 of the APM BIOS\n\t  specification: \"When disabled, the APM BIOS does not automatically\n\t  power manage devices, enter the Standby State, enter the Suspend\n\t  State, or take power saving steps in response to CPU Idle calls.\"\n\t  This driver will make CPU Idle calls when Linux is idle (unless this\n\t  feature is turned off -- see \"Do CPU IDLE calls\", below). This\n\t  should always save battery power, but more complicated APM features\n\t  will be dependent on your BIOS implementation. You may need to turn\n\t  this option off if your computer hangs at boot time when using APM\n\t  support, or if it beeps continuously instead of suspending. Turn\n\t  this off if you have a NEC UltraLite Versa 33/C or a Toshiba\n\t  T400CDT. This is off by default since most machines do fine without\n\t  this feature.\n\nconfig APM_CPU_IDLE\n\tdepends on CPU_IDLE\n\tbool \"Make CPU Idle calls when idle\"\n\thelp\n\t  Enable calls to APM CPU Idle/CPU Busy inside the kernel's idle loop.\n\t  On some machines, this can activate improved power savings, such as\n\t  a slowed CPU clock rate, when the machine is idle. These idle calls\n\t  are made after the idle loop has run for some length of time (e.g.,\n\t  333 mS). On some machines, this will cause a hang at boot time or\n\t  whenever the CPU becomes idle. (On machines with more than one CPU,\n\t  this option does nothing.)\n\nconfig APM_DISPLAY_BLANK\n\tbool \"Enable console blanking using APM\"\n\thelp\n\t  Enable console blanking using the APM. Some laptops can use this to\n\t  turn off the LCD backlight when the screen blanker of the Linux\n\t  virtual console blanks the screen. Note that this is only used by\n\t  the virtual console screen blanker, and won't turn off the backlight\n\t  when using the X Window system. This also doesn't have anything to\n\t  do with your VESA-compliant power-saving monitor. Further, this\n\t  option doesn't work for all laptops -- it might not turn off your\n\t  backlight at all, or it might print a lot of errors to the console,\n\t  especially if you are using gpm.\n\nconfig APM_ALLOW_INTS\n\tbool \"Allow interrupts during APM BIOS calls\"\n\thelp\n\t  Normally we disable external interrupts while we are making calls to\n\t  the APM BIOS as a measure to lessen the effects of a badly behaving\n\t  BIOS implementation.  The BIOS should reenable interrupts if it\n\t  needs to.  Unfortunately, some BIOSes do not -- especially those in\n\t  many of the newer IBM Thinkpads.  If you experience hangs when you\n\t  suspend, try setting this to Y.  Otherwise, say N.\n\nendif # APM\n\nsource \"drivers/cpufreq/Kconfig\"\n\nsource \"drivers/cpuidle/Kconfig\"\n\nsource \"drivers/idle/Kconfig\"\n\nendmenu\n\nmenu \"Bus options (PCI etc.)\"\n\nchoice\n\tprompt \"PCI access mode\"\n\tdepends on X86_32 && PCI\n\tdefault PCI_GOANY\n\thelp\n\t  On PCI systems, the BIOS can be used to detect the PCI devices and\n\t  determine their configuration. However, some old PCI motherboards\n\t  have BIOS bugs and may crash if this is done. Also, some embedded\n\t  PCI-based systems don't have any BIOS at all. Linux can also try to\n\t  detect the PCI hardware directly without using the BIOS.\n\n\t  With this option, you can specify how Linux should detect the\n\t  PCI devices. If you choose \"BIOS\", the BIOS will be used,\n\t  if you choose \"Direct\", the BIOS won't be used, and if you\n\t  choose \"MMConfig\", then PCI Express MMCONFIG will be used.\n\t  If you choose \"Any\", the kernel will try MMCONFIG, then the\n\t  direct access method and falls back to the BIOS if that doesn't\n\t  work. If unsure, go with the default, which is \"Any\".\n\nconfig PCI_GOBIOS\n\tbool \"BIOS\"\n\nconfig PCI_GOMMCONFIG\n\tbool \"MMConfig\"\n\nconfig PCI_GODIRECT\n\tbool \"Direct\"\n\nconfig PCI_GOOLPC\n\tbool \"OLPC XO-1\"\n\tdepends on OLPC\n\nconfig PCI_GOANY\n\tbool \"Any\"\n\nendchoice\n\nconfig PCI_BIOS\n\tdef_bool y\n\tdepends on X86_32 && PCI && (PCI_GOBIOS || PCI_GOANY)\n\n# x86-64 doesn't support PCI BIOS access from long mode so always go direct.\nconfig PCI_DIRECT\n\tdef_bool y\n\tdepends on PCI && (X86_64 || (PCI_GODIRECT || PCI_GOANY || PCI_GOOLPC || PCI_GOMMCONFIG))\n\nconfig PCI_MMCONFIG\n\tbool \"Support mmconfig PCI config space access\" if X86_64\n\tdefault y\n\tdepends on PCI && (ACPI || JAILHOUSE_GUEST)\n\tdepends on X86_64 || (PCI_GOANY || PCI_GOMMCONFIG)\n\nconfig PCI_OLPC\n\tdef_bool y\n\tdepends on PCI && OLPC && (PCI_GOOLPC || PCI_GOANY)\n\nconfig PCI_XEN\n\tdef_bool y\n\tdepends on PCI && XEN\n\nconfig MMCONF_FAM10H\n\tdef_bool y\n\tdepends on X86_64 && PCI_MMCONFIG && ACPI\n\nconfig PCI_CNB20LE_QUIRK\n\tbool \"Read CNB20LE Host Bridge Windows\" if EXPERT\n\tdepends on PCI\n\thelp\n\t  Read the PCI windows out of the CNB20LE host bridge. This allows\n\t  PCI hotplug to work on systems with the CNB20LE chipset which do\n\t  not have ACPI.\n\n\t  There's no public spec for this chipset, and this functionality\n\t  is known to be incomplete.\n\n\t  You should say N unless you know you need this.\n\nconfig ISA_BUS\n\tbool \"ISA bus support on modern systems\" if EXPERT\n\thelp\n\t  Expose ISA bus device drivers and options available for selection and\n\t  configuration. Enable this option if your target machine has an ISA\n\t  bus. ISA is an older system, displaced by PCI and newer bus\n\t  architectures -- if your target machine is modern, it probably does\n\t  not have an ISA bus.\n\n\t  If unsure, say N.\n\n# x86_64 have no ISA slots, but can have ISA-style DMA.\nconfig ISA_DMA_API\n\tbool \"ISA-style DMA support\" if (X86_64 && EXPERT)\n\tdefault y\n\thelp\n\t  Enables ISA-style DMA support for devices requiring such controllers.\n\t  If unsure, say Y.\n\nif X86_32\n\nconfig ISA\n\tbool \"ISA support\"\n\thelp\n\t  Find out whether you have ISA slots on your motherboard.  ISA is the\n\t  name of a bus system, i.e. the way the CPU talks to the other stuff\n\t  inside your box.  Other bus systems are PCI, EISA, MicroChannel\n\t  (MCA) or VESA.  ISA is an older system, now being displaced by PCI;\n\t  newer boards don't support it.  If you have ISA, say Y, otherwise N.\n\nconfig SCx200\n\ttristate \"NatSemi SCx200 support\"\n\thelp\n\t  This provides basic support for National Semiconductor's\n\t  (now AMD's) Geode processors.  The driver probes for the\n\t  PCI-IDs of several on-chip devices, so its a good dependency\n\t  for other scx200_* drivers.\n\n\t  If compiled as a module, the driver is named scx200.\n\nconfig SCx200HR_TIMER\n\ttristate \"NatSemi SCx200 27MHz High-Resolution Timer Support\"\n\tdepends on SCx200\n\tdefault y\n\thelp\n\t  This driver provides a clocksource built upon the on-chip\n\t  27MHz high-resolution timer.  Its also a workaround for\n\t  NSC Geode SC-1100's buggy TSC, which loses time when the\n\t  processor goes idle (as is done by the scheduler).  The\n\t  other workaround is idle=poll boot option.\n\nconfig OLPC\n\tbool \"One Laptop Per Child support\"\n\tdepends on !X86_PAE\n\tselect GPIOLIB\n\tselect OF\n\tselect OF_PROMTREE\n\tselect IRQ_DOMAIN\n\tselect OLPC_EC\n\thelp\n\t  Add support for detecting the unique features of the OLPC\n\t  XO hardware.\n\nconfig OLPC_XO1_PM\n\tbool \"OLPC XO-1 Power Management\"\n\tdepends on OLPC && MFD_CS5535=y && PM_SLEEP\n\thelp\n\t  Add support for poweroff and suspend of the OLPC XO-1 laptop.\n\nconfig OLPC_XO1_RTC\n\tbool \"OLPC XO-1 Real Time Clock\"\n\tdepends on OLPC_XO1_PM && RTC_DRV_CMOS\n\thelp\n\t  Add support for the XO-1 real time clock, which can be used as a\n\t  programmable wakeup source.\n\nconfig OLPC_XO1_SCI\n\tbool \"OLPC XO-1 SCI extras\"\n\tdepends on OLPC && OLPC_XO1_PM && GPIO_CS5535=y\n\tdepends on INPUT=y\n\tselect POWER_SUPPLY\n\thelp\n\t  Add support for SCI-based features of the OLPC XO-1 laptop:\n\t   - EC-driven system wakeups\n\t   - Power button\n\t   - Ebook switch\n\t   - Lid switch\n\t   - AC adapter status updates\n\t   - Battery status updates\n\nconfig OLPC_XO15_SCI\n\tbool \"OLPC XO-1.5 SCI extras\"\n\tdepends on OLPC && ACPI\n\tselect POWER_SUPPLY\n\thelp\n\t  Add support for SCI-based features of the OLPC XO-1.5 laptop:\n\t   - EC-driven system wakeups\n\t   - AC adapter status updates\n\t   - Battery status updates\n\nconfig ALIX\n\tbool \"PCEngines ALIX System Support (LED setup)\"\n\tselect GPIOLIB\n\thelp\n\t  This option enables system support for the PCEngines ALIX.\n\t  At present this just sets up LEDs for GPIO control on\n\t  ALIX2/3/6 boards.  However, other system specific setup should\n\t  get added here.\n\n\t  Note: You must still enable the drivers for GPIO and LED support\n\t  (GPIO_CS5535 & LEDS_GPIO) to actually use the LEDs\n\n\t  Note: You have to set alix.force=1 for boards with Award BIOS.\n\nconfig NET5501\n\tbool \"Soekris Engineering net5501 System Support (LEDS, GPIO, etc)\"\n\tselect GPIOLIB\n\thelp\n\t  This option enables system support for the Soekris Engineering net5501.\n\nconfig GEOS\n\tbool \"Traverse Technologies GEOS System Support (LEDS, GPIO, etc)\"\n\tselect GPIOLIB\n\tdepends on DMI\n\thelp\n\t  This option enables system support for the Traverse Technologies GEOS.\n\nconfig TS5500\n\tbool \"Technologic Systems TS-5500 platform support\"\n\tdepends on MELAN\n\tselect CHECK_SIGNATURE\n\tselect NEW_LEDS\n\tselect LEDS_CLASS\n\thelp\n\t  This option enables system support for the Technologic Systems TS-5500.\n\nendif # X86_32\n\nconfig AMD_NB\n\tdef_bool y\n\tdepends on CPU_SUP_AMD && PCI\n\nendmenu\n\nmenu \"Binary Emulations\"\n\nconfig IA32_EMULATION\n\tbool \"IA32 Emulation\"\n\tdepends on X86_64\n\tselect ARCH_WANT_OLD_COMPAT_IPC\n\tselect BINFMT_ELF\n\tselect COMPAT_OLD_SIGACTION\n\thelp\n\t  Include code to run legacy 32-bit programs under a\n\t  64-bit kernel. You should likely turn this on, unless you're\n\t  100% sure that you don't have any 32-bit programs left.\n\nconfig X86_X32_ABI\n\tbool \"x32 ABI for 64-bit mode\"\n\tdepends on X86_64\n\t# llvm-objcopy does not convert x86_64 .note.gnu.property or\n\t# compressed debug sections to x86_x32 properly:\n\t# https://github.com/ClangBuiltLinux/linux/issues/514\n\t# https://github.com/ClangBuiltLinux/linux/issues/1141\n\tdepends on $(success,$(OBJCOPY) --version | head -n1 | grep -qv llvm)\n\thelp\n\t  Include code to run binaries for the x32 native 32-bit ABI\n\t  for 64-bit processors.  An x32 process gets access to the\n\t  full 64-bit register file and wide data path while leaving\n\t  pointers at 32 bits for smaller memory footprint.\n\nconfig COMPAT_32\n\tdef_bool y\n\tdepends on IA32_EMULATION || X86_32\n\tselect HAVE_UID16\n\tselect OLD_SIGSUSPEND3\n\nconfig COMPAT\n\tdef_bool y\n\tdepends on IA32_EMULATION || X86_X32_ABI\n\nconfig COMPAT_FOR_U64_ALIGNMENT\n\tdef_bool y\n\tdepends on COMPAT\n\nendmenu\n\nconfig HAVE_ATOMIC_IOMAP\n\tdef_bool y\n\tdepends on X86_32\n\nsource \"arch/x86/kvm/Kconfig\"\n\nsource \"arch/x86/Kconfig.assembler\"\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}