Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Jan 27 03:06:40 2021
| Host         : Windows10-508 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (96)
6. checking no_output_delay (212)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (96)
-------------------------------
 There are 96 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (212)
---------------------------------
 There are 212 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.193        0.000                      0                 4752        0.038        0.000                      0                 4752        4.020        0.000                       0                  2382  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.193        0.000                      0                 4752        0.038        0.000                      0                 4752        4.020        0.000                       0                  2382  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.193ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.316ns  (logic 2.076ns (28.376%)  route 5.240ns (71.624%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2381, unset)         0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/Q
                         net (fo=4, routed)           1.338     2.767    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg_n_0_[3]
    SLICE_X29Y49         LUT6 (Prop_lut6_I0_O)        0.124     2.891 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry_i_3/O
                         net (fo=1, routed)           0.000     2.891    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry_i_3_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.441 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry/CO[3]
                         net (fo=1, routed)           0.001     3.442    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.556 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.556    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.670 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.670    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__1_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.784 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.784    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__2_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.941 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__3/CO[1]
                         net (fo=21, routed)          1.561     5.502    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/CO[0]
    SLICE_X35Y42         LUT5 (Prop_lut5_I1_O)        0.329     5.831 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_1/O
                         net (fo=182, routed)         1.284     7.115    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq
    SLICE_X29Y55         LUT2 (Prop_lut2_I1_O)        0.118     7.233 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_cnt[51]_i_1/O
                         net (fo=52, routed)          1.056     8.289    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_3
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2381, unset)         0.924    10.924    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X29Y44         FDRE (Setup_fdre_C_CE)      -0.407    10.482    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         10.482    
                         arrival time                          -8.289    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.316ns  (logic 2.076ns (28.376%)  route 5.240ns (71.624%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2381, unset)         0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/Q
                         net (fo=4, routed)           1.338     2.767    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg_n_0_[3]
    SLICE_X29Y49         LUT6 (Prop_lut6_I0_O)        0.124     2.891 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry_i_3/O
                         net (fo=1, routed)           0.000     2.891    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry_i_3_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.441 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry/CO[3]
                         net (fo=1, routed)           0.001     3.442    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.556 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.556    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.670 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.670    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__1_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.784 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.784    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__2_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.941 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__3/CO[1]
                         net (fo=21, routed)          1.561     5.502    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/CO[0]
    SLICE_X35Y42         LUT5 (Prop_lut5_I1_O)        0.329     5.831 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_1/O
                         net (fo=182, routed)         1.284     7.115    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq
    SLICE_X29Y55         LUT2 (Prop_lut2_I1_O)        0.118     7.233 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_cnt[51]_i_1/O
                         net (fo=52, routed)          1.056     8.289    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_3
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2381, unset)         0.924    10.924    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X29Y44         FDRE (Setup_fdre_C_CE)      -0.407    10.482    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         10.482    
                         arrival time                          -8.289    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.316ns  (logic 2.076ns (28.376%)  route 5.240ns (71.624%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2381, unset)         0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/Q
                         net (fo=4, routed)           1.338     2.767    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg_n_0_[3]
    SLICE_X29Y49         LUT6 (Prop_lut6_I0_O)        0.124     2.891 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry_i_3/O
                         net (fo=1, routed)           0.000     2.891    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry_i_3_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.441 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry/CO[3]
                         net (fo=1, routed)           0.001     3.442    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.556 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.556    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.670 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.670    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__1_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.784 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.784    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__2_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.941 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__3/CO[1]
                         net (fo=21, routed)          1.561     5.502    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/CO[0]
    SLICE_X35Y42         LUT5 (Prop_lut5_I1_O)        0.329     5.831 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_1/O
                         net (fo=182, routed)         1.284     7.115    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq
    SLICE_X29Y55         LUT2 (Prop_lut2_I1_O)        0.118     7.233 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_cnt[51]_i_1/O
                         net (fo=52, routed)          1.056     8.289    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_3
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2381, unset)         0.924    10.924    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X29Y44         FDRE (Setup_fdre_C_CE)      -0.407    10.482    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         10.482    
                         arrival time                          -8.289    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.316ns  (logic 2.076ns (28.376%)  route 5.240ns (71.624%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2381, unset)         0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/Q
                         net (fo=4, routed)           1.338     2.767    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg_n_0_[3]
    SLICE_X29Y49         LUT6 (Prop_lut6_I0_O)        0.124     2.891 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry_i_3/O
                         net (fo=1, routed)           0.000     2.891    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry_i_3_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.441 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry/CO[3]
                         net (fo=1, routed)           0.001     3.442    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.556 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.556    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.670 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.670    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__1_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.784 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.784    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__2_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.941 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__3/CO[1]
                         net (fo=21, routed)          1.561     5.502    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/CO[0]
    SLICE_X35Y42         LUT5 (Prop_lut5_I1_O)        0.329     5.831 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_1/O
                         net (fo=182, routed)         1.284     7.115    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq
    SLICE_X29Y55         LUT2 (Prop_lut2_I1_O)        0.118     7.233 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_cnt[51]_i_1/O
                         net (fo=52, routed)          1.056     8.289    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_3
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2381, unset)         0.924    10.924    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X29Y44         FDRE (Setup_fdre_C_CE)      -0.407    10.482    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         10.482    
                         arrival time                          -8.289    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.316ns  (logic 2.076ns (28.376%)  route 5.240ns (71.624%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2381, unset)         0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/Q
                         net (fo=4, routed)           1.338     2.767    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg_n_0_[3]
    SLICE_X29Y49         LUT6 (Prop_lut6_I0_O)        0.124     2.891 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry_i_3/O
                         net (fo=1, routed)           0.000     2.891    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry_i_3_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.441 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry/CO[3]
                         net (fo=1, routed)           0.001     3.442    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.556 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.556    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.670 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.670    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__1_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.784 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.784    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__2_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.941 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__3/CO[1]
                         net (fo=21, routed)          1.561     5.502    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/CO[0]
    SLICE_X35Y42         LUT5 (Prop_lut5_I1_O)        0.329     5.831 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_1/O
                         net (fo=182, routed)         1.284     7.115    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq
    SLICE_X29Y55         LUT2 (Prop_lut2_I1_O)        0.118     7.233 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_cnt[51]_i_1/O
                         net (fo=52, routed)          1.056     8.289    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_3
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2381, unset)         0.924    10.924    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X29Y44         FDRE (Setup_fdre_C_CE)      -0.407    10.482    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         10.482    
                         arrival time                          -8.289    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.316ns  (logic 2.076ns (28.376%)  route 5.240ns (71.624%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2381, unset)         0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/Q
                         net (fo=4, routed)           1.338     2.767    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg_n_0_[3]
    SLICE_X29Y49         LUT6 (Prop_lut6_I0_O)        0.124     2.891 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry_i_3/O
                         net (fo=1, routed)           0.000     2.891    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry_i_3_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.441 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry/CO[3]
                         net (fo=1, routed)           0.001     3.442    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.556 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.556    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.670 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.670    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__1_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.784 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.784    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__2_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.941 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__3/CO[1]
                         net (fo=21, routed)          1.561     5.502    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/CO[0]
    SLICE_X35Y42         LUT5 (Prop_lut5_I1_O)        0.329     5.831 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_1/O
                         net (fo=182, routed)         1.284     7.115    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq
    SLICE_X29Y55         LUT2 (Prop_lut2_I1_O)        0.118     7.233 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_cnt[51]_i_1/O
                         net (fo=52, routed)          1.056     8.289    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_3
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2381, unset)         0.924    10.924    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X29Y44         FDRE (Setup_fdre_C_CE)      -0.407    10.482    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         10.482    
                         arrival time                          -8.289    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.316ns  (logic 2.076ns (28.376%)  route 5.240ns (71.624%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2381, unset)         0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/Q
                         net (fo=4, routed)           1.338     2.767    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg_n_0_[3]
    SLICE_X29Y49         LUT6 (Prop_lut6_I0_O)        0.124     2.891 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry_i_3/O
                         net (fo=1, routed)           0.000     2.891    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry_i_3_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.441 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry/CO[3]
                         net (fo=1, routed)           0.001     3.442    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.556 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.556    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.670 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.670    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__1_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.784 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.784    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__2_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.941 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__3/CO[1]
                         net (fo=21, routed)          1.561     5.502    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/CO[0]
    SLICE_X35Y42         LUT5 (Prop_lut5_I1_O)        0.329     5.831 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_1/O
                         net (fo=182, routed)         1.284     7.115    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq
    SLICE_X29Y55         LUT2 (Prop_lut2_I1_O)        0.118     7.233 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_cnt[51]_i_1/O
                         net (fo=52, routed)          1.056     8.289    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_3
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2381, unset)         0.924    10.924    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X29Y44         FDRE (Setup_fdre_C_CE)      -0.407    10.482    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         10.482    
                         arrival time                          -8.289    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.284ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.225ns  (logic 2.076ns (28.732%)  route 5.149ns (71.268%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2381, unset)         0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/Q
                         net (fo=4, routed)           1.338     2.767    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg_n_0_[3]
    SLICE_X29Y49         LUT6 (Prop_lut6_I0_O)        0.124     2.891 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry_i_3/O
                         net (fo=1, routed)           0.000     2.891    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry_i_3_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.441 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry/CO[3]
                         net (fo=1, routed)           0.001     3.442    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.556 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.556    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.670 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.670    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__1_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.784 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.784    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__2_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.941 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__3/CO[1]
                         net (fo=21, routed)          1.561     5.502    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/CO[0]
    SLICE_X35Y42         LUT5 (Prop_lut5_I1_O)        0.329     5.831 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_1/O
                         net (fo=182, routed)         1.284     7.115    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq
    SLICE_X29Y55         LUT2 (Prop_lut2_I1_O)        0.118     7.233 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_cnt[51]_i_1/O
                         net (fo=52, routed)          0.965     8.198    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_3
    SLICE_X29Y45         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2381, unset)         0.924    10.924    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X29Y45         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[10]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X29Y45         FDRE (Setup_fdre_C_CE)      -0.407    10.482    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         10.482    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  2.284    

Slack (MET) :             2.284ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.225ns  (logic 2.076ns (28.732%)  route 5.149ns (71.268%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2381, unset)         0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/Q
                         net (fo=4, routed)           1.338     2.767    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg_n_0_[3]
    SLICE_X29Y49         LUT6 (Prop_lut6_I0_O)        0.124     2.891 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry_i_3/O
                         net (fo=1, routed)           0.000     2.891    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry_i_3_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.441 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry/CO[3]
                         net (fo=1, routed)           0.001     3.442    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.556 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.556    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.670 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.670    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__1_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.784 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.784    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__2_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.941 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__3/CO[1]
                         net (fo=21, routed)          1.561     5.502    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/CO[0]
    SLICE_X35Y42         LUT5 (Prop_lut5_I1_O)        0.329     5.831 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_1/O
                         net (fo=182, routed)         1.284     7.115    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq
    SLICE_X29Y55         LUT2 (Prop_lut2_I1_O)        0.118     7.233 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_cnt[51]_i_1/O
                         net (fo=52, routed)          0.965     8.198    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_3
    SLICE_X29Y45         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2381, unset)         0.924    10.924    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X29Y45         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X29Y45         FDRE (Setup_fdre_C_CE)      -0.407    10.482    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         10.482    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  2.284    

Slack (MET) :             2.284ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.225ns  (logic 2.076ns (28.732%)  route 5.149ns (71.268%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2381, unset)         0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X29Y44         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[3]/Q
                         net (fo=4, routed)           1.338     2.767    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg_n_0_[3]
    SLICE_X29Y49         LUT6 (Prop_lut6_I0_O)        0.124     2.891 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry_i_3/O
                         net (fo=1, routed)           0.000     2.891    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry_i_3_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.441 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry/CO[3]
                         net (fo=1, routed)           0.001     3.442    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.556 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.556    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__0_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.670 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.670    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__1_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.784 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.784    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__2_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.941 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/last_sect_carry__3/CO[1]
                         net (fo=21, routed)          1.561     5.502    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/CO[0]
    SLICE_X35Y42         LUT5 (Prop_lut5_I1_O)        0.329     5.831 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_1/O
                         net (fo=182, routed)         1.284     7.115    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq
    SLICE_X29Y55         LUT2 (Prop_lut2_I1_O)        0.118     7.233 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_cnt[51]_i_1/O
                         net (fo=52, routed)          0.965     8.198    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_3
    SLICE_X29Y45         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2381, unset)         0.924    10.924    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X29Y45         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X29Y45         FDRE (Setup_fdre_C_CE)      -0.407    10.482    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         10.482    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  2.284    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][47]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2381, unset)         0.410     0.410    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X45Y54         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[47]/Q
                         net (fo=1, routed)           0.102     0.653    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/q_reg[61]_0[47]
    SLICE_X46Y54         SRL16E                                       r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][47]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2381, unset)         0.432     0.432    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X46Y54         SRL16E                                       r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][47]_srl5/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X46Y54         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][47]_srl5
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.415%)  route 0.105ns (42.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2381, unset)         0.410     0.410    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X44Y47         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[15]/Q
                         net (fo=1, routed)           0.105     0.656    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/q_reg[61]_0[15]
    SLICE_X46Y46         SRL16E                                       r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2381, unset)         0.432     0.432    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X46Y46         SRL16E                                       r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X46Y46         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.656    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/rs_wreq/data_p1_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][39]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2381, unset)         0.410     0.410    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X34Y51         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/rs_wreq/data_p1_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/rs_wreq/data_p1_reg[39]/Q
                         net (fo=1, routed)           0.110     0.684    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[61]_0[39]
    SLICE_X34Y50         SRL16E                                       r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][39]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2381, unset)         0.432     0.432    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X34Y50         SRL16E                                       r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][39]_srl5/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X34Y50         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][39]_srl5
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][39]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2381, unset)         0.410     0.410    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X42Y47         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[39]/Q
                         net (fo=1, routed)           0.112     0.686    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/q_reg[61]_0[39]
    SLICE_X42Y48         SRL16E                                       r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][39]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2381, unset)         0.432     0.432    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X42Y48         SRL16E                                       r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][39]_srl5/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X42Y48         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][39]_srl5
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.686    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.005%)  route 0.159ns (52.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2381, unset)         0.410     0.410    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X44Y44         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[7]/Q
                         net (fo=1, routed)           0.159     0.710    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/q_reg[61]_0[7]
    SLICE_X46Y44         SRL16E                                       r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2381, unset)         0.432     0.432    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X46Y44         SRL16E                                       r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X46Y44         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/buff_wdata/waddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.874%)  route 0.160ns (53.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2381, unset)         0.410     0.410    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X33Y31         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/buff_wdata/waddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/buff_wdata/waddr_reg[2]/Q
                         net (fo=8, routed)           0.160     0.711    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/buff_wdata/waddr[2]
    RAMB18_X2Y12         RAMB18E1                                     r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2381, unset)         0.432     0.432    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X2Y12         RAMB18E1                                     r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     0.432    
    RAMB18_X2Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.615    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.711    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/rs_wreq/data_p1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.826%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2381, unset)         0.410     0.410    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X35Y47         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[19]/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/rs_wreq/data_p2[19]
    SLICE_X34Y47         LUT4 (Prop_lut4_I3_O)        0.045     0.652 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/rs_wreq/data_p1[19]_i_1/O
                         net (fo=1, routed)           0.000     0.652    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/rs_wreq/data_p1[19]_i_1_n_0
    SLICE_X34Y47         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/rs_wreq/data_p1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2381, unset)         0.432     0.432    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X34Y47         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/rs_wreq/data_p1_reg[19]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y47         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/rs_wreq/data_p1_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/rs_wreq/data_p1_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][55]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.356%)  route 0.143ns (46.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2381, unset)         0.410     0.410    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X34Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/rs_wreq/data_p1_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/rs_wreq/data_p1_reg[55]/Q
                         net (fo=1, routed)           0.143     0.718    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[61]_0[55]
    SLICE_X34Y55         SRL16E                                       r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][55]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2381, unset)         0.432     0.432    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X34Y55         SRL16E                                       r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][55]_srl5/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X34Y55         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][55]_srl5
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem_addr_read_reg_453_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_addr_read_reg_453_pp0_iter3_reg_reg[31]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.703%)  route 0.168ns (54.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2381, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X27Y36         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_read_reg_453_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y36         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/gmem_addr_read_reg_453_reg[31]/Q
                         net (fo=2, routed)           0.168     0.719    bd_0_i/hls_inst/inst/gmem_addr_read_reg_453[31]
    SLICE_X30Y36         SRL16E                                       r  bd_0_i/hls_inst/inst/gmem_addr_read_reg_453_pp0_iter3_reg_reg[31]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2381, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y36         SRL16E                                       r  bd_0_i/hls_inst/inst/gmem_addr_read_reg_453_pp0_iter3_reg_reg[31]_srl2/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X30Y36         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/inst/gmem_addr_read_reg_453_pp0_iter3_reg_reg[31]_srl2
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.719    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/rs_wreq/data_p1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.051%)  route 0.145ns (46.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2381, unset)         0.410     0.410    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X34Y41         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/rs_wreq/data_p1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/rs_wreq/data_p1_reg[7]/Q
                         net (fo=1, routed)           0.145     0.719    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[61]_0[7]
    SLICE_X34Y42         SRL16E                                       r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2381, unset)         0.432     0.432    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X34Y42         SRL16E                                       r  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X34Y42         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.719    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y12  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y12  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y12  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y12  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y45  bd_0_i/hls_inst/inst/add_ln12_1_reg_508_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y45  bd_0_i/hls_inst/inst/add_ln12_1_reg_508_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y45  bd_0_i/hls_inst/inst/add_ln12_1_reg_508_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y46  bd_0_i/hls_inst/inst/add_ln12_1_reg_508_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y46  bd_0_i/hls_inst/inst/add_ln12_1_reg_508_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y46  bd_0_i/hls_inst/inst/add_ln12_1_reg_508_reg[15]/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y46  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y46  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y40  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y40  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y31  bd_0_i/hls_inst/inst/gmem_addr_read_reg_453_pp0_iter3_reg_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y32  bd_0_i/hls_inst/inst/gmem_addr_read_reg_453_pp0_iter3_reg_reg[10]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y32  bd_0_i/hls_inst/inst/gmem_addr_read_reg_453_pp0_iter3_reg_reg[11]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y32  bd_0_i/hls_inst/inst/gmem_addr_read_reg_453_pp0_iter3_reg_reg[12]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y42  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X32Y44  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][10]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y46  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y46  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y46  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y46  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y40  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y40  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y40  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y40  bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y31  bd_0_i/hls_inst/inst/gmem_addr_read_reg_453_pp0_iter3_reg_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y31  bd_0_i/hls_inst/inst/gmem_addr_read_reg_453_pp0_iter3_reg_reg[0]_srl2/CLK



