$date
	Sun Sep 17 10:11:38 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module cla_tb $end
$var wire 5 ! out [4:0] $end
$var reg 4 " in1 [3:0] $end
$var reg 4 # in2 [3:0] $end
$scope module uut $end
$var wire 1 $ c0 $end
$var wire 1 % c1 $end
$var wire 1 & c2 $end
$var wire 1 ' c3 $end
$var wire 1 ( c4 $end
$var wire 1 ) g0 $end
$var wire 1 * g1 $end
$var wire 1 + g2 $end
$var wire 1 , g3 $end
$var wire 4 - in1 [3:0] $end
$var wire 4 . in2 [3:0] $end
$var wire 1 / p0 $end
$var wire 1 0 p1 $end
$var wire 1 1 p2 $end
$var wire 1 2 p3 $end
$var wire 5 3 out [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1110 3
12
01
00
0/
b11 .
b1011 -
0,
0+
1*
1)
0(
0'
1&
1%
0$
b11 #
b1011 "
b1110 !
$end
#10
b10110 !
b10110 3
1(
02
1,
b1011 #
b1011 .
#20
1'
b10010 !
b10010 3
1(
11
12
0,
b111 #
b111 .
#30
