{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1713285854215 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "PowerPlay Power Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit PowerPlay Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1713285854217 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 17 00:44:14 2024 " "Processing started: Wed Apr 17 00:44:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1713285854217 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1713285854217 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=on --write_settings_files=off DWT_sym2_3_Level -c DWT_sym2_3_Level " "Command: quartus_pow --read_settings_files=on --write_settings_files=off DWT_sym2_3_Level -c DWT_sym2_3_Level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1713285854217 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1713285855536 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1713285855536 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DWT_sym2_3_Level.sdc " "Synopsys Design Constraints File file not found: 'DWT_sym2_3_Level.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1713285857132 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1713285857145 "|DWT_sym2_3_Level|clk"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1713285857147 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1713285857171 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1713285857172 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Quartus II" 0 -1 1713285857221 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Quartus II" 0 -1 1713285857227 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Quartus II" 0 -1 1713285857527 ""}
{ "Critical Warning" "WPAN_PAN_HPS_EXISTS_AND_IS_NOT_ENABLED" "" "HPS power is being analyzed for a device with an HPS without HPS power." {  } {  } 1 215050 "HPS power is being analyzed for a device with an HPS without HPS power." 0 0 "Quartus II" 0 -1 1713285857620 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Quartus II" 0 -1 1713285857836 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1713285857981 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C6 " "Timing characteristics of device 5CSXFC6D6F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1713285857981 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1713285859089 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Recon2:u_1st_Level_Recon2\|LoR_Even_block1:u_LoR_Even\|Mult0~8 " "Input register \"AX\" of \"alpha1st_Level_Recon2:u_1st_Level_Recon2\|LoR_Even_block1:u_LoR_Even\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713285860246 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Recon2:u_1st_Level_Recon2\|HiR_Even_block1:u_HiR_Even\|Mult0~8 " "Input register \"AX\" of \"alpha1st_Level_Recon2:u_1st_Level_Recon2\|HiR_Even_block1:u_HiR_Even\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713285860246 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Recon2:u_1st_Level_Recon2\|LoR_Even_block1:u_LoR_Even\|Mult1~8 " "Input register \"AX\" of \"alpha1st_Level_Recon2:u_1st_Level_Recon2\|LoR_Even_block1:u_LoR_Even\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713285860247 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Recon2:u_1st_Level_Recon2\|LoR_Odd_block1:u_LoR_Odd\|Mult0~8 " "Input register \"AX\" of \"alpha1st_Level_Recon2:u_1st_Level_Recon2\|LoR_Odd_block1:u_LoR_Odd\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713285860247 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Recon2:u_1st_Level_Recon2\|HiR_Even_block1:u_HiR_Even\|Mult1~8 " "Input register \"AX\" of \"alpha1st_Level_Recon2:u_1st_Level_Recon2\|HiR_Even_block1:u_HiR_Even\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713285860247 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Recon2:u_1st_Level_Recon2\|HiR_Odd_block1:u_HiR_Odd\|Mult0~8 " "Input register \"AX\" of \"alpha1st_Level_Recon2:u_1st_Level_Recon2\|HiR_Odd_block1:u_HiR_Odd\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713285860248 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Recon2:u_1st_Level_Recon2\|HiR_Odd_block1:u_HiR_Odd\|Mult1~8 " "Input register \"AX\" of \"alpha1st_Level_Recon2:u_1st_Level_Recon2\|HiR_Odd_block1:u_HiR_Odd\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713285860248 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Recon2:u_1st_Level_Recon2\|LoR_Odd_block1:u_LoR_Odd\|Mult1~8 " "Input register \"AX\" of \"alpha1st_Level_Recon2:u_1st_Level_Recon2\|LoR_Odd_block1:u_LoR_Odd\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713285860249 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY Threshold_Estimator:u_Threshold_Estimator\|Mult0~8 " "Input register \"AY\" of \"Threshold_Estimator:u_Threshold_Estimator\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713285860249 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Recon1:u_1st_Level_Recon1\|LoR_Even_block:u_LoR_Even\|Mult0~8 " "Input register \"AX\" of \"alpha1st_Level_Recon1:u_1st_Level_Recon1\|LoR_Even_block:u_LoR_Even\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713285860249 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Recon1:u_1st_Level_Recon1\|HiR_Even_block:u_HiR_Even\|Mult0~8 " "Input register \"AX\" of \"alpha1st_Level_Recon1:u_1st_Level_Recon1\|HiR_Even_block:u_HiR_Even\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713285860250 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Recon1:u_1st_Level_Recon1\|LoR_Even_block:u_LoR_Even\|Mult1~8 " "Input register \"AX\" of \"alpha1st_Level_Recon1:u_1st_Level_Recon1\|LoR_Even_block:u_LoR_Even\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713285860250 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Recon1:u_1st_Level_Recon1\|LoR_Odd_block:u_LoR_Odd\|Mult0~8 " "Input register \"AX\" of \"alpha1st_Level_Recon1:u_1st_Level_Recon1\|LoR_Odd_block:u_LoR_Odd\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713285860251 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Decomp:u_1st_Level_Decomp\|HiD_Odd:u_HiD_Odd\|Mult0~8 " "Input register \"AX\" of \"alpha1st_Level_Decomp:u_1st_Level_Decomp\|HiD_Odd:u_HiD_Odd\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713285860251 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Recon1:u_1st_Level_Recon1\|HiR_Even_block:u_HiR_Even\|Mult1~8 " "Input register \"AX\" of \"alpha1st_Level_Recon1:u_1st_Level_Recon1\|HiR_Even_block:u_HiR_Even\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713285860251 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Recon1:u_1st_Level_Recon1\|HiR_Odd_block:u_HiR_Odd\|Mult0~8 " "Input register \"AX\" of \"alpha1st_Level_Recon1:u_1st_Level_Recon1\|HiR_Odd_block:u_HiR_Odd\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713285860253 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Recon1:u_1st_Level_Recon1\|LoR_Odd_block:u_LoR_Odd\|Mult1~8 " "Input register \"AX\" of \"alpha1st_Level_Recon1:u_1st_Level_Recon1\|LoR_Odd_block:u_LoR_Odd\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713285860253 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Decomp:u_1st_Level_Decomp\|HiD_Even:u_HiD_Even\|Mult0~8 " "Input register \"AX\" of \"alpha1st_Level_Decomp:u_1st_Level_Decomp\|HiD_Even:u_HiD_Even\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713285860254 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Recon1:u_1st_Level_Recon1\|HiR_Odd_block:u_HiR_Odd\|Mult1~8 " "Input register \"AX\" of \"alpha1st_Level_Recon1:u_1st_Level_Recon1\|HiR_Odd_block:u_HiR_Odd\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713285860254 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Decomp:u_1st_Level_Decomp\|HiD_Even:u_HiD_Even\|Mult1~8 " "Input register \"AX\" of \"alpha1st_Level_Decomp:u_1st_Level_Decomp\|HiD_Even:u_HiD_Even\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713285860255 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Decomp:u_1st_Level_Decomp\|HiD_Odd:u_HiD_Odd\|Mult1~8 " "Input register \"AX\" of \"alpha1st_Level_Decomp:u_1st_Level_Decomp\|HiD_Odd:u_HiD_Odd\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713285860255 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Recon:u_1st_Level_Recon\|HiR_Even:u_HiR_Even\|Mult0~8 " "Input register \"AX\" of \"alpha1st_Level_Recon:u_1st_Level_Recon\|HiR_Even:u_HiR_Even\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713285860255 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Recon:u_1st_Level_Recon\|LoR_Even:u_LoR_Even\|Mult0~8 " "Input register \"AX\" of \"alpha1st_Level_Recon:u_1st_Level_Recon\|LoR_Even:u_LoR_Even\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713285860256 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Recon:u_1st_Level_Recon\|LoR_Odd:u_LoR_Odd\|Mult0~8 " "Input register \"AX\" of \"alpha1st_Level_Recon:u_1st_Level_Recon\|LoR_Odd:u_LoR_Odd\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713285860256 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|HiD_Odd_block:u_HiD_Odd\|Mult0~8 " "Input register \"AX\" of \"alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|HiD_Odd_block:u_HiD_Odd\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713285860257 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Recon:u_1st_Level_Recon\|HiR_Even:u_HiR_Even\|Mult1~8 " "Input register \"AX\" of \"alpha1st_Level_Recon:u_1st_Level_Recon\|HiR_Even:u_HiR_Even\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713285860257 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Recon:u_1st_Level_Recon\|LoR_Even:u_LoR_Even\|Mult1~8 " "Input register \"AX\" of \"alpha1st_Level_Recon:u_1st_Level_Recon\|LoR_Even:u_LoR_Even\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713285860257 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Recon:u_1st_Level_Recon\|HiR_Odd:u_HiR_Odd\|Mult0~8 " "Input register \"AX\" of \"alpha1st_Level_Recon:u_1st_Level_Recon\|HiR_Odd:u_HiR_Odd\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713285860257 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|HiD_Even_block:u_HiD_Even\|Mult0~8 " "Input register \"AX\" of \"alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|HiD_Even_block:u_HiD_Even\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713285860258 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Recon:u_1st_Level_Recon\|HiR_Odd:u_HiR_Odd\|Mult1~8 " "Input register \"AX\" of \"alpha1st_Level_Recon:u_1st_Level_Recon\|HiR_Odd:u_HiR_Odd\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713285860259 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Recon:u_1st_Level_Recon\|LoR_Odd:u_LoR_Odd\|Mult1~8 " "Input register \"AX\" of \"alpha1st_Level_Recon:u_1st_Level_Recon\|LoR_Odd:u_LoR_Odd\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713285860259 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|HiD_Even_block:u_HiD_Even\|Mult1~8 " "Input register \"AX\" of \"alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|HiD_Even_block:u_HiD_Even\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713285860259 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|HiD_Odd_block:u_HiD_Odd\|Mult1~8 " "Input register \"AX\" of \"alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|HiD_Odd_block:u_HiD_Odd\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713285860260 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Decomp2:u_1st_Level_Decomp2\|LoD_Odd_block1:u_LoD_Odd\|Mult0~8 " "Input register \"AX\" of \"alpha1st_Level_Decomp2:u_1st_Level_Decomp2\|LoD_Odd_block1:u_LoD_Odd\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713285860260 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Decomp2:u_1st_Level_Decomp2\|HiD_Odd_block1:u_HiD_Odd\|Mult0~8 " "Input register \"AX\" of \"alpha1st_Level_Decomp2:u_1st_Level_Decomp2\|HiD_Odd_block1:u_HiD_Odd\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713285860261 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Decomp2:u_1st_Level_Decomp2\|LoD_Even_block1:u_LoD_Even\|Mult1~8 " "Input register \"AX\" of \"alpha1st_Level_Decomp2:u_1st_Level_Decomp2\|LoD_Even_block1:u_LoD_Even\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713285860261 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Decomp2:u_1st_Level_Decomp2\|LoD_Odd_block1:u_LoD_Odd\|Mult1~8 " "Input register \"AX\" of \"alpha1st_Level_Decomp2:u_1st_Level_Decomp2\|LoD_Odd_block1:u_LoD_Odd\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713285860261 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Decomp2:u_1st_Level_Decomp2\|LoD_Even_block1:u_LoD_Even\|Mult0~8 " "Input register \"AX\" of \"alpha1st_Level_Decomp2:u_1st_Level_Decomp2\|LoD_Even_block1:u_LoD_Even\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713285860262 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Decomp2:u_1st_Level_Decomp2\|HiD_Even_block1:u_HiD_Even\|Mult0~8 " "Input register \"AX\" of \"alpha1st_Level_Decomp2:u_1st_Level_Decomp2\|HiD_Even_block1:u_HiD_Even\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713285860262 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Decomp:u_1st_Level_Decomp\|LoD_Even:u_LoD_Even\|Mult1~8 " "Input register \"AX\" of \"alpha1st_Level_Decomp:u_1st_Level_Decomp\|LoD_Even:u_LoD_Even\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713285860262 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Decomp:u_1st_Level_Decomp\|LoD_Even:u_LoD_Even\|Mult0~8 " "Input register \"AX\" of \"alpha1st_Level_Decomp:u_1st_Level_Decomp\|LoD_Even:u_LoD_Even\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713285860264 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Decomp:u_1st_Level_Decomp\|LoD_Odd:u_LoD_Odd\|Mult0~8 " "Input register \"AX\" of \"alpha1st_Level_Decomp:u_1st_Level_Decomp\|LoD_Odd:u_LoD_Odd\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713285860264 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Decomp2:u_1st_Level_Decomp2\|HiD_Even_block1:u_HiD_Even\|Mult1~8 " "Input register \"AX\" of \"alpha1st_Level_Decomp2:u_1st_Level_Decomp2\|HiD_Even_block1:u_HiD_Even\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713285860264 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Decomp:u_1st_Level_Decomp\|LoD_Odd:u_LoD_Odd\|Mult1~8 " "Input register \"AX\" of \"alpha1st_Level_Decomp:u_1st_Level_Decomp\|LoD_Odd:u_LoD_Odd\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713285860264 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Decomp2:u_1st_Level_Decomp2\|HiD_Odd_block1:u_HiD_Odd\|Mult1~8 " "Input register \"AX\" of \"alpha1st_Level_Decomp2:u_1st_Level_Decomp2\|HiD_Odd_block1:u_HiD_Odd\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713285860264 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|LoD_Odd_block:u_LoD_Odd\|Mult0~8 " "Input register \"AX\" of \"alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|LoD_Odd_block:u_LoD_Odd\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713285860266 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|LoD_Even_block:u_LoD_Even\|Mult1~8 " "Input register \"AX\" of \"alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|LoD_Even_block:u_LoD_Even\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713285860266 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|LoD_Odd_block:u_LoD_Odd\|Mult1~8 " "Input register \"AX\" of \"alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|LoD_Odd_block:u_LoD_Odd\|Mult1~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713285860266 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|LoD_Even_block:u_LoD_Even\|Mult0~8 " "Input register \"AX\" of \"alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|LoD_Even_block:u_LoD_Even\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "Quartus II" 0 -1 1713285860267 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Quartus II" 0 -1 1713285861012 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "419.95 mW " "Total thermal power estimate for the design is 419.95 mW" {  } { { "c:/altera/13.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/altera/13.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Quartus II" 0 -1 1713285861052 ""}
{ "Info" "IQEXE_ERROR_COUNT" "PowerPlay Power Analyzer 0 s 55 s Quartus II 64-Bit " "Quartus II 64-Bit PowerPlay Power Analyzer was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5093 " "Peak virtual memory: 5093 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1713285861407 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 17 00:44:21 2024 " "Processing ended: Wed Apr 17 00:44:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1713285861407 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1713285861407 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1713285861407 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1713285861407 ""}
