#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue Mar 13 09:15:27 2018
# Process ID: 3701
# Current directory: /home/ankurshaswat/MyFiles/Repos/COL216/Lab4
# Command line: vivado
# Log file: /home/ankurshaswat/MyFiles/Repos/COL216/Lab4/vivado.log
# Journal file: /home/ankurshaswat/MyFiles/Repos/COL216/Lab4/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/ankurshaswat/Lab4/Lab4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 5873.660 ; gain = 113.707 ; free physical = 13099 ; free virtual = 16370
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/ankurshaswat/MyFiles/Repos/COL216/Lab4/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
[Tue Mar 13 09:56:20 2018] Launched synth_1...
Run output will be captured here: /home/ankurshaswat/Lab4/Lab4.runs/synth_1/runme.log
[Tue Mar 13 09:56:20 2018] Launched impl_1...
Run output will be captured here: /home/ankurshaswat/Lab4/Lab4.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/ankurshaswat/MyFiles/Repos/COL216/Lab4/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
[Tue Mar 13 09:57:39 2018] Launched synth_1...
Run output will be captured here: /home/ankurshaswat/Lab4/Lab4.runs/synth_1/runme.log
[Tue Mar 13 09:57:39 2018] Launched impl_1...
Run output will be captured here: /home/ankurshaswat/Lab4/Lab4.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/ankurshaswat/MyFiles/Repos/COL216/Lab4/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
[Tue Mar 13 09:58:15 2018] Launched synth_1...
Run output will be captured here: /home/ankurshaswat/Lab4/Lab4.runs/synth_1/runme.log
[Tue Mar 13 09:58:15 2018] Launched impl_1...
Run output will be captured here: /home/ankurshaswat/Lab4/Lab4.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/ankurshaswat/MyFiles/Repos/COL216/Lab4/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
[Tue Mar 13 09:59:02 2018] Launched synth_1...
Run output will be captured here: /home/ankurshaswat/Lab4/Lab4.runs/synth_1/runme.log
[Tue Mar 13 09:59:02 2018] Launched impl_1...
Run output will be captured here: /home/ankurshaswat/Lab4/Lab4.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/ankurshaswat/MyFiles/Repos/COL216/Lab4/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
[Tue Mar 13 10:01:36 2018] Launched synth_1...
Run output will be captured here: /home/ankurshaswat/Lab4/Lab4.runs/synth_1/runme.log
[Tue Mar 13 10:01:36 2018] Launched impl_1...
Run output will be captured here: /home/ankurshaswat/Lab4/Lab4.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 72 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ankurshaswat/MyFiles/Repos/COL216/Lab4/.Xil/Vivado-3701-ankurshaswat-GL502VT/dcp/tb.xdc]
Finished Parsing XDC File [/home/ankurshaswat/MyFiles/Repos/COL216/Lab4/.Xil/Vivado-3701-ankurshaswat-GL502VT/dcp/tb.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.19 . Memory (MB): peak = 6142.766 ; gain = 1.000 ; free physical = 7986 ; free virtual = 12962
Restored from archive | CPU: 0.150000 secs | Memory: 2.848511 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.19 . Memory (MB): peak = 6142.766 ; gain = 1.000 ; free physical = 7986 ; free virtual = 12962
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 6284.234 ; gain = 295.418 ; free physical = 7913 ; free virtual = 12887
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
close_design
