

================================================================
== Vitis HLS Report for 'calculate_pseudoimage_Pipeline_1'
================================================================
* Date:           Fri Dec 19 23:51:01 2025

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku025-ffva1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.394 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |      Pipeline     |
    |   min   |   max   |    min    |    max    | min | max |        Type       |
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |     1001|     1001|  10.010 us|  10.010 us|    0|    0|  loop pipeline stp|
    +---------+---------+-----------+-----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      999|      999|         1|          1|          1|  1000|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.39>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%indvars_iv25 = alloca i32 1"   --->   Operation 4 'alloca' 'indvars_iv25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.53ns)   --->   "%store_ln0 = store i10 0, i10 %indvars_iv25"   --->   Operation 5 'store' 'store_ln0' <Predicate = true> <Delay = 0.53>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayctor.loop"   --->   Operation 6 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvars_iv25_load = load i10 %indvars_iv25" [PFN.cpp:29]   --->   Operation 7 'load' 'indvars_iv25_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i10 %indvars_iv25_load" [PFN.cpp:29]   --->   Operation 8 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specpipeline_ln29 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, i32 4294967295, void @empty_0" [PFN.cpp:29]   --->   Operation 9 'specpipeline' 'specpipeline_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%speclooptripcount_ln29 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1000, i64 1000, i64 1000" [PFN.cpp:29]   --->   Operation 10 'speclooptripcount' 'speclooptripcount_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.31ns)   --->   "%add_ln29 = add i10 %indvars_iv25_load, i10 1" [PFN.cpp:29]   --->   Operation 11 'add' 'add_ln29' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%this = getelementptr i32 %indices, i64 0, i64 %zext_ln29" [PFN.cpp:29]   --->   Operation 12 'getelementptr' 'this' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%this_first = getelementptr i32 %indices_first, i64 0, i64 %zext_ln29" [PFN.cpp:29]   --->   Operation 13 'getelementptr' 'this_first' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] ( I:1.77ns O:1.77ns )   --->   "%store_ln230 = store i32 0, i10 %this" [C:/AMDDesignTools/2025.2/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_pair.h:230->PFN.cpp:29]   --->   Operation 14 'store' 'store_ln230' <Predicate = true> <Delay = 1.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_1 : Operation 15 [1/1] ( I:1.77ns O:1.77ns )   --->   "%store_ln230 = store i32 0, i10 %this_first" [C:/AMDDesignTools/2025.2/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_pair.h:230->PFN.cpp:29]   --->   Operation 15 'store' 'store_ln230' <Predicate = true> <Delay = 1.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_1 : Operation 16 [1/1] (1.31ns)   --->   "%icmp_ln29 = icmp_eq  i10 %indvars_iv25_load, i10 999" [PFN.cpp:29]   --->   Operation 16 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.53ns)   --->   "%store_ln29 = store i10 %add_ln29, i10 %indvars_iv25" [PFN.cpp:29]   --->   Operation 17 'store' 'store_ln29' <Predicate = true> <Delay = 0.53>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %arrayctor.loop, void %for.body.preheader.exitStub" [PFN.cpp:29]   --->   Operation 18 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.53ns)   --->   "%ret_ln0 = ret"   --->   Operation 19 'ret' 'ret_ln0' <Predicate = (icmp_ln29)> <Delay = 0.53>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.394ns
The critical path consists of the following:
	'store' operation ('store_ln0') of constant 0 10 bit on local variable 'indvars_iv25' [4]  (0.538 ns)
	'load' operation 10 bit ('indvars_iv25_load', PFN.cpp:29) on local variable 'indvars_iv25' [7]  (0.000 ns)
	'add' operation 10 bit ('add_ln29', PFN.cpp:29) [11]  (1.319 ns)
	'store' operation ('store_ln29', PFN.cpp:29) of variable 'add_ln29', PFN.cpp:29 10 bit on local variable 'indvars_iv25' [17]  (0.538 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
