
---------- Begin Simulation Statistics ----------
final_tick                                81125512500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  50962                       # Simulator instruction rate (inst/s)
host_mem_usage                                 971876                       # Number of bytes of host memory used
host_op_rate                                   102537                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1962.23                       # Real time elapsed on the host
host_tick_rate                               41343452                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     201200649                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.081126                       # Number of seconds simulated
sim_ticks                                 81125512500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 101686628                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 59694139                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     201200649                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.622510                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.622510                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   3370947                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1679829                       # number of floating regfile writes
system.cpu.idleCycles                         9787235                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              2240089                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 23724135                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.467724                       # Inst execution rate
system.cpu.iew.exec_refs                     52376334                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   19253005                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 7419154                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              35488785                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               4276                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            157375                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             20755621                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           255597425                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              33123329                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           3029880                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             238139667                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  45252                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1993365                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1968619                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2051595                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          28422                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1657635                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         582454                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 257384698                       # num instructions consuming a value
system.cpu.iew.wb_count                     236434048                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.638263                       # average fanout of values written-back
system.cpu.iew.wb_producers                 164279067                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.457211                       # insts written-back per cycle
system.cpu.iew.wb_sent                      237135155                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                364691218                       # number of integer regfile reads
system.cpu.int_regfile_writes               189883693                       # number of integer regfile writes
system.cpu.ipc                               0.616329                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.616329                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           3390330      1.41%      1.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             182909865     75.84%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               283905      0.12%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                161222      0.07%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              124978      0.05%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                24572      0.01%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               406226      0.17%     77.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   66      0.00%     77.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               127298      0.05%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              375437      0.16%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift              16217      0.01%     77.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               8      0.00%     77.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               5      0.00%     77.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             109      0.00%     77.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     77.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             54      0.00%     77.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             33026148     13.69%     91.57% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            18224667      7.56%     99.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          713581      0.30%     99.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1384767      0.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              241169552                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 3434373                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             6722033                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      3096159                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            4645145                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3187353                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013216                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2721660     85.39%     85.39% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     85.39% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     85.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     85.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     85.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     85.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     85.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     85.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     85.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     85.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     85.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      4      0.00%     85.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     85.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  29085      0.91%     86.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     86.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    379      0.01%     86.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   945      0.03%     86.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     86.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     86.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  461      0.01%     86.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     86.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     86.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     86.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     86.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     86.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     86.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     86.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     86.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     86.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     86.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     86.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     86.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     86.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     86.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     86.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     86.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     86.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     86.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     86.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     86.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     86.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     86.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     86.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     86.36% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 179812      5.64%     92.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                117760      3.69%     95.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             53652      1.68%     97.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            83595      2.62%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              237532202                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          631525515                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    233337889                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         305376560                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  255573244                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 241169552                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               24181                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        54396742                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            257305                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          16354                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     60345259                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     152463791                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.581815                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.217890                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            85793269     56.27%     56.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            11376880      7.46%     63.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            11989337      7.86%     71.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11252426      7.38%     78.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            10043502      6.59%     85.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             8124265      5.33%     90.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             7820731      5.13%     96.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             4170047      2.74%     98.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1893334      1.24%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       152463791                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.486398                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           1089198                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1865799                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             35488785                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            20755621                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               103029159                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                        162251026                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                         1555600                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   111                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       187127                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        382434                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        68650                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          123                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4692187                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2807                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      9386096                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2930                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                29487141                       # Number of BP lookups
system.cpu.branchPred.condPredicted          20423149                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2422744                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             12768303                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10950601                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             85.763950                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2684930                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect              39107                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1276264                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             549877                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           726387                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       320133                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        54002845                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            7827                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1932249                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    144447308                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.392900                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.360984                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        89809182     62.17%     62.17% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        12938231      8.96%     71.13% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         8434499      5.84%     76.97% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        13254284      9.18%     86.15% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         3921633      2.71%     88.86% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         2380619      1.65%     90.51% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         2146404      1.49%     92.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1337131      0.93%     92.92% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        10225325      7.08%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    144447308                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              201200649                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    44727849                       # Number of memory references committed
system.cpu.commit.loads                      28062285                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        4584                       # Number of memory barriers committed
system.cpu.commit.branches                   20806579                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2470067                       # Number of committed floating point instructions.
system.cpu.commit.integer                   198196507                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               2041639                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      2134652      1.06%      1.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    152981825     76.03%     77.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       267686      0.13%     77.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       142996      0.07%     77.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       105110      0.05%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        20062      0.01%     77.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       354750      0.18%     77.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           66      0.00%     77.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt       109018      0.05%     77.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       350255      0.17%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         6127      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            7      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           99      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           48      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     27651913     13.74%     91.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     15638360      7.77%     99.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       410372      0.20%     99.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1027204      0.51%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    201200649                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples      10225325                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     45426718                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         45426718                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     45469104                       # number of overall hits
system.cpu.dcache.overall_hits::total        45469104                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1387870                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1387870                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1390703                       # number of overall misses
system.cpu.dcache.overall_misses::total       1390703                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  35054851978                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  35054851978                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  35054851978                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  35054851978                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     46814588                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     46814588                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     46859807                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     46859807                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029646                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029646                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029678                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029678                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 25258.022710                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25258.022710                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 25206.569611                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25206.569611                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       234333                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          442                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              8782                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.683330                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    88.400000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       521929                       # number of writebacks
system.cpu.dcache.writebacks::total            521929                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       481402                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       481402                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       481402                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       481402                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       906468                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       906468                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       907901                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       907901                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  21199597482                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  21199597482                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  21258138982                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21258138982                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019363                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019363                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019375                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019375                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 23387.033499                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23387.033499                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 23414.600250                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23414.600250                       # average overall mshr miss latency
system.cpu.dcache.replacements                 906846                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     29003128                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        29003128                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1141575                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1141575                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  25737075000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  25737075000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     30144703                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     30144703                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.037870                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.037870                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22545.233559                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22545.233559                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       478945                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       478945                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       662630                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       662630                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12184757000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12184757000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.021982                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.021982                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18388.477733                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18388.477733                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16423590                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16423590                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       246295                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       246295                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9317776978                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9317776978                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16669885                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16669885                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.014775                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014775                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 37831.774815                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 37831.774815                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2457                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2457                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       243838                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       243838                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9014840482                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9014840482                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014627                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014627                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 36970.613612                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 36970.613612                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        42386                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         42386                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         2833                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2833                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        45219                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        45219                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.062651                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.062651                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1433                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1433                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     58541500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     58541500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.031690                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.031690                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 40852.407537                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 40852.407537                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  81125512500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.799520                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            46377172                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            907358                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             51.112320                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.799520                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999608                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999608                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          303                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          135                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          94626972                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         94626972                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  81125512500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 89396026                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              19369654                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  40003958                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1725534                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1968619                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             10945406                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                503483                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              269879549                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               2275206                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    33120909                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    19257777                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        317324                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         46785                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  81125512500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  81125512500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  81125512500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           93350563                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      139913888                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    29487141                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           14185408                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      56601566                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 4926984                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                         96                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 5723                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         41205                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles         1120                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  21910841                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes               1428936                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          152463791                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.844351                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.136528                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                108224650     70.98%     70.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2318038      1.52%     72.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  2580611      1.69%     74.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  2105811      1.38%     75.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  2997780      1.97%     77.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  3195997      2.10%     79.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  2967151      1.95%     81.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  2964020      1.94%     83.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 25109733     16.47%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            152463791                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.181738                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.862330                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     17828529                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17828529                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17828529                       # number of overall hits
system.cpu.icache.overall_hits::total        17828529                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      4082304                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4082304                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      4082304                       # number of overall misses
system.cpu.icache.overall_misses::total       4082304                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  54713415962                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  54713415962                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  54713415962                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  54713415962                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     21910833                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     21910833                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     21910833                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     21910833                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.186314                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.186314                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.186314                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.186314                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13402.582454                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13402.582454                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13402.582454                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13402.582454                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        16429                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              1116                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    14.721326                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3785132                       # number of writebacks
system.cpu.icache.writebacks::total           3785132                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       296091                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       296091                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       296091                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       296091                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      3786213                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3786213                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3786213                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3786213                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  48587915971                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  48587915971                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  48587915971                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  48587915971                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.172801                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.172801                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.172801                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.172801                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12832.853295                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12832.853295                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12832.853295                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12832.853295                       # average overall mshr miss latency
system.cpu.icache.replacements                3785132                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17828529                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17828529                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      4082304                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4082304                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  54713415962                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  54713415962                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     21910833                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     21910833                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.186314                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.186314                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13402.582454                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13402.582454                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       296091                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       296091                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3786213                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3786213                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  48587915971                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  48587915971                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.172801                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.172801                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12832.853295                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12832.853295                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  81125512500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.579524                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            21614741                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3786212                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.708804                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.579524                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999179                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999179                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          298                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          206                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          47607878                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         47607878                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  81125512500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    21918078                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        400964                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  81125512500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  81125512500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  81125512500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     2843713                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 7426496                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                18920                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               28422                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                4090057                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                59060                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   6656                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  81125512500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1968619                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 90767250                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                11375770                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4139                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  40210569                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               8137444                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              265075201                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                115810                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 674026                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 375053                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                6811193                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             437                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           282866853                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   654095728                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                414448613                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   3950306                       # Number of floating rename lookups
system.cpu.rename.committedMaps             214580217                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 68286578                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     101                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  82                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5013965                       # count of insts added to the skid buffer
system.cpu.rob.reads                        389252642                       # The number of ROB reads
system.cpu.rob.writes                       518478984                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  201200649                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              3744171                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               753309                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4497480                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             3744171                       # number of overall hits
system.l2.overall_hits::.cpu.data              753309                       # number of overall hits
system.l2.overall_hits::total                 4497480                       # number of overall hits
system.l2.demand_misses::.cpu.inst              41281                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             154049                       # number of demand (read+write) misses
system.l2.demand_misses::total                 195330                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             41281                       # number of overall misses
system.l2.overall_misses::.cpu.data            154049                       # number of overall misses
system.l2.overall_misses::total                195330                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   3209329500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11765403500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14974733000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   3209329500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11765403500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14974733000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          3785452                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           907358                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4692810                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         3785452                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          907358                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4692810                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.010905                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.169778                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.041623                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.010905                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.169778                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.041623                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77743.501853                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76374.423073                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76663.763887                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77743.501853                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76374.423073                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76663.763887                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              107835                       # number of writebacks
system.l2.writebacks::total                    107835                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst              16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  16                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst             16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 16                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst         41265                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        154049                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            195314                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        41265                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       154049                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           195314                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   2788082500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10198710500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12986793000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   2788082500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10198710500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12986793000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.010901                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.169778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.041620                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.010901                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.169778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.041620                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67565.309584                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66204.327844                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66491.869502                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67565.309584                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66204.327844                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66491.869502                       # average overall mshr miss latency
system.l2.replacements                         189123                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       521929                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           521929                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       521929                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       521929                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3782897                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3782897                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      3782897                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3782897                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          573                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           573                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data              543                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  543                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  5                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data          548                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              548                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.009124                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.009124                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        65500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        65500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.009124                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.009124                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13100                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13100                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            149119                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                149119                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           94684                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               94684                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   6975539500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6975539500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        243803                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            243803                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.388363                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.388363                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 73671.787208                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73671.787208                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        94684                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          94684                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6011193750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6011193750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.388363                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.388363                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 63486.901166                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63486.901166                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        3744171                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3744171                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        41281                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            41281                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   3209329500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3209329500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      3785452                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3785452                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.010905                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.010905                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77743.501853                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77743.501853                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        41265                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        41265                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   2788082500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2788082500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.010901                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.010901                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67565.309584                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67565.309584                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        604190                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            604190                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        59365                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           59365                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4789864000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4789864000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       663555                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        663555                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.089465                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.089465                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80684.982734                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80684.982734                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        59365                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        59365                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4187516750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4187516750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.089465                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.089465                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70538.478059                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70538.478059                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  81125512500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8173.257058                       # Cycle average of tags in use
system.l2.tags.total_refs                     9380169                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    197315                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     47.539057                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     200.537156                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3111.718200                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4861.001702                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.024480                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.379848                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.593384                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997712                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          112                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1154                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3642                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3278                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  75243419                       # Number of tag accesses
system.l2.tags.data_accesses                 75243419                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  81125512500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    107834.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     41265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    153705.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000615903750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6357                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6357                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              509291                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             101528                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      195314                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     107835                       # Number of write requests accepted
system.mem_ctrls.readBursts                    195314                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   107835                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    344                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.72                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                195314                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               107835                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  163402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   23129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1062                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6357                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.666195                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.541945                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     96.251164                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          6354     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6357                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6357                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.958156                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.925826                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.053544                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3394     53.39%     53.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               72      1.13%     54.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2686     42.25%     96.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              176      2.77%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               26      0.41%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6357                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   22016                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12500096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6901440                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    154.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     85.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   81123713500                       # Total gap between requests
system.mem_ctrls.avgGap                     267603.43                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      2640960                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      9837120                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      6899392                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 32554000.814478676766                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 121258032.114126861095                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 85045897.244716942310                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        41265                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       154049                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       107835                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   1426296750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   5118141500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1920105859250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34564.32                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33224.11                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  17805961.51                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      2640960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      9859136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12500096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      2640960                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      2640960                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      6901440                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      6901440                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        41265                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       154049                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         195314                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       107835                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        107835                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     32554001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    121529414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        154083415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     32554001                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     32554001                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     85071142                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        85071142                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     85071142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     32554001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    121529414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       239154557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               194970                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              107803                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12920                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        11605                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        11955                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        11821                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        11350                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12021                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12510                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        14902                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13769                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        11535                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        11352                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        11590                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        10404                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        10887                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12996                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        13353                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         6872                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         6851                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6167                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6669                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         6123                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6577                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6457                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7396                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7588                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         7143                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6490                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6149                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6483                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6730                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         7710                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2888750750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             974850000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6544438250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14816.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33566.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              109908                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              55979                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            56.37                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.93                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       136886                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   141.559195                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   104.071184                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   161.579385                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        78855     57.61%     57.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        39113     28.57%     86.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        10120      7.39%     93.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3397      2.48%     96.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1523      1.11%     97.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          841      0.61%     97.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          492      0.36%     98.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          309      0.23%     98.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2236      1.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       136886                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12478080                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            6899392                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              153.812033                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               85.045897                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.87                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               54.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  81125512500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       493074120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       262075110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      707459760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     277244640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6403934160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  27386498730                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   8089882080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   43620168600                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   537.687433                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  20766972000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2708940000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  57649600500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       484291920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       257407260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      684626040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     285487020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6403934160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  27564399720                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   7940070720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   43620216840                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   537.688028                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  20371656750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2708940000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  58044915750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  81125512500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             100630                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       107835                       # Transaction distribution
system.membus.trans_dist::CleanEvict            79280                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                5                       # Transaction distribution
system.membus.trans_dist::ReadExReq             94684                       # Transaction distribution
system.membus.trans_dist::ReadExResp            94684                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        100630                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       577748                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       577748                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 577748                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     19401536                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     19401536                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                19401536                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            195319                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  195319    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              195319                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  81125512500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           203443500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          244142500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           4449767                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       629764                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3785132                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          466205                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             548                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            548                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           243803                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          243803                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3786212                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       663555                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     11356796                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2722658                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              14079454                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    484517376                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     91474368                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              575991744                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          189883                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6950080                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4883241                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.014698                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.120552                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4811588     98.53%     98.53% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  71530      1.46%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    123      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4883241                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  81125512500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         9000109000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5681139350                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             7.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1362357403                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
