# system info basic_system_tb on 2023.10.30.13:02:26
system_info:
name,value
DEVICE,10CL025YE144C8G
DEVICE_FAMILY,Cyclone 10 LP
GENERATION_ID,1698667337
#
#
# Files generated for basic_system_tb on 2023.10.30.13:02:26
files:
filepath,kind,attributes,module,is_top
platform_designer/testbench/basic_system_tb/simulation/basic_system_tb.vhd,VHDL,,basic_system_tb,true
platform_designer/testbench/basic_system_tb/simulation/submodules/basic_system.vhd,VHDL,,basic_system,false
platform_designer/testbench/basic_system_tb/simulation/submodules/altera_avalon_clock_source.vhd,VHDL,,altera_avalon_clock_source,false
platform_designer/testbench/basic_system_tb/simulation/submodules/altera_avalon_reset_source.vhd,VHDL,,altera_avalon_reset_source,false
platform_designer/testbench/basic_system_tb/simulation/submodules/basic_system_LEDs.vhd,VHDL,,basic_system_LEDs,false
platform_designer/testbench/basic_system_tb/simulation/submodules/basic_system_OCRAM.vhd,VHDL,,basic_system_OCRAM,false
platform_designer/testbench/basic_system_tb/simulation/submodules/basic_system_nios2.v,VERILOG,,basic_system_nios2,false
platform_designer/testbench/basic_system_tb/simulation/submodules/basic_system_rst_switch.vhd,VHDL,,basic_system_rst_switch,false
platform_designer/testbench/basic_system_tb/simulation/submodules/basic_system_switches.vhd,VHDL,,basic_system_switches,false
platform_designer/testbench/basic_system_tb/simulation/submodules/basic_system_mm_interconnect_0.v,VERILOG,,basic_system_mm_interconnect_0,false
platform_designer/testbench/basic_system_tb/simulation/submodules/basic_system_irq_mapper.sv,SYSTEM_VERILOG,,basic_system_irq_mapper,false
platform_designer/testbench/basic_system_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
platform_designer/testbench/basic_system_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
platform_designer/testbench/basic_system_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
platform_designer/testbench/basic_system_tb/simulation/submodules/basic_system_nios2_cpu_ociram_default_contents.mif,MIF,,basic_system_nios2_cpu,false
platform_designer/testbench/basic_system_tb/simulation/submodules/basic_system_nios2_cpu_rf_ram_a.hex,HEX,,basic_system_nios2_cpu,false
platform_designer/testbench/basic_system_tb/simulation/submodules/basic_system_nios2_cpu.sdc,SDC,,basic_system_nios2_cpu,false
platform_designer/testbench/basic_system_tb/simulation/submodules/basic_system_nios2_cpu_rf_ram_a.dat,DAT,,basic_system_nios2_cpu,false
platform_designer/testbench/basic_system_tb/simulation/submodules/basic_system_nios2_cpu_test_bench.v,VERILOG,,basic_system_nios2_cpu,false
platform_designer/testbench/basic_system_tb/simulation/submodules/basic_system_nios2_cpu_rf_ram_b.hex,HEX,,basic_system_nios2_cpu,false
platform_designer/testbench/basic_system_tb/simulation/submodules/basic_system_nios2_cpu_nios2_waves.do,OTHER,,basic_system_nios2_cpu,false
platform_designer/testbench/basic_system_tb/simulation/submodules/basic_system_nios2_cpu_rf_ram_b.dat,DAT,,basic_system_nios2_cpu,false
platform_designer/testbench/basic_system_tb/simulation/submodules/basic_system_nios2_cpu.v,VERILOG,,basic_system_nios2_cpu,false
platform_designer/testbench/basic_system_tb/simulation/submodules/basic_system_nios2_cpu_debug_slave_wrapper.v,VERILOG,,basic_system_nios2_cpu,false
platform_designer/testbench/basic_system_tb/simulation/submodules/basic_system_nios2_cpu_ociram_default_contents.hex,HEX,,basic_system_nios2_cpu,false
platform_designer/testbench/basic_system_tb/simulation/submodules/basic_system_nios2_cpu_ociram_default_contents.dat,DAT,,basic_system_nios2_cpu,false
platform_designer/testbench/basic_system_tb/simulation/submodules/basic_system_nios2_cpu_rf_ram_a.mif,MIF,,basic_system_nios2_cpu,false
platform_designer/testbench/basic_system_tb/simulation/submodules/basic_system_nios2_cpu_debug_slave_tck.v,VERILOG,,basic_system_nios2_cpu,false
platform_designer/testbench/basic_system_tb/simulation/submodules/basic_system_nios2_cpu_rf_ram_b.mif,MIF,,basic_system_nios2_cpu,false
platform_designer/testbench/basic_system_tb/simulation/submodules/basic_system_nios2_cpu_debug_slave_sysclk.v,VERILOG,,basic_system_nios2_cpu,false
platform_designer/testbench/basic_system_tb/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
platform_designer/testbench/basic_system_tb/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
platform_designer/testbench/basic_system_tb/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
platform_designer/testbench/basic_system_tb/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
platform_designer/testbench/basic_system_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
platform_designer/testbench/basic_system_tb/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
platform_designer/testbench/basic_system_tb/simulation/submodules/basic_system_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,basic_system_mm_interconnect_0_router,false
platform_designer/testbench/basic_system_tb/simulation/submodules/basic_system_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,basic_system_mm_interconnect_0_router_001,false
platform_designer/testbench/basic_system_tb/simulation/submodules/basic_system_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,basic_system_mm_interconnect_0_router_002,false
platform_designer/testbench/basic_system_tb/simulation/submodules/basic_system_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,basic_system_mm_interconnect_0_router_003,false
platform_designer/testbench/basic_system_tb/simulation/submodules/basic_system_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,basic_system_mm_interconnect_0_router_004,false
platform_designer/testbench/basic_system_tb/simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
platform_designer/testbench/basic_system_tb/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
platform_designer/testbench/basic_system_tb/simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
platform_designer/testbench/basic_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
platform_designer/testbench/basic_system_tb/simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
platform_designer/testbench/basic_system_tb/simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
platform_designer/testbench/basic_system_tb/simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
platform_designer/testbench/basic_system_tb/simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
platform_designer/testbench/basic_system_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
platform_designer/testbench/basic_system_tb/simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
platform_designer/testbench/basic_system_tb/simulation/submodules/basic_system_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,basic_system_mm_interconnect_0_cmd_demux,false
platform_designer/testbench/basic_system_tb/simulation/submodules/basic_system_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,basic_system_mm_interconnect_0_cmd_demux_001,false
platform_designer/testbench/basic_system_tb/simulation/submodules/basic_system_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,basic_system_mm_interconnect_0_cmd_mux,false
platform_designer/testbench/basic_system_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,basic_system_mm_interconnect_0_cmd_mux,false
platform_designer/testbench/basic_system_tb/simulation/submodules/basic_system_mm_interconnect_0_cmd_mux_002.sv,SYSTEM_VERILOG,,basic_system_mm_interconnect_0_cmd_mux_002,false
platform_designer/testbench/basic_system_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,basic_system_mm_interconnect_0_cmd_mux_002,false
platform_designer/testbench/basic_system_tb/simulation/submodules/basic_system_mm_interconnect_0_rsp_demux_002.sv,SYSTEM_VERILOG,,basic_system_mm_interconnect_0_rsp_demux_002,false
platform_designer/testbench/basic_system_tb/simulation/submodules/basic_system_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,basic_system_mm_interconnect_0_rsp_mux,false
platform_designer/testbench/basic_system_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,basic_system_mm_interconnect_0_rsp_mux,false
platform_designer/testbench/basic_system_tb/simulation/submodules/basic_system_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,basic_system_mm_interconnect_0_rsp_mux_001,false
platform_designer/testbench/basic_system_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,basic_system_mm_interconnect_0_rsp_mux_001,false
platform_designer/testbench/basic_system_tb/simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
platform_designer/testbench/basic_system_tb/simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
platform_designer/testbench/basic_system_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
platform_designer/testbench/basic_system_tb/simulation/submodules/basic_system_mm_interconnect_0_avalon_st_adapter.vhd,VHDL,,basic_system_mm_interconnect_0_avalon_st_adapter,false
platform_designer/testbench/basic_system_tb/simulation/submodules/basic_system_mm_interconnect_0_avalon_st_adapter_001.vhd,VHDL,,basic_system_mm_interconnect_0_avalon_st_adapter_001,false
platform_designer/testbench/basic_system_tb/simulation/submodules/basic_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,basic_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
platform_designer/testbench/basic_system_tb/simulation/submodules/basic_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv,SYSTEM_VERILOG,,basic_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
basic_system_tb.basic_system_inst,basic_system
basic_system_tb.basic_system_inst.LEDs,basic_system_LEDs
basic_system_tb.basic_system_inst.OCRAM,basic_system_OCRAM
basic_system_tb.basic_system_inst.nios2,basic_system_nios2
basic_system_tb.basic_system_inst.nios2.cpu,basic_system_nios2_cpu
basic_system_tb.basic_system_inst.rst_switch,basic_system_rst_switch
basic_system_tb.basic_system_inst.switches,basic_system_switches
basic_system_tb.basic_system_inst.mm_interconnect_0,basic_system_mm_interconnect_0
basic_system_tb.basic_system_inst.mm_interconnect_0.nios2_data_master_translator,altera_merlin_master_translator
basic_system_tb.basic_system_inst.mm_interconnect_0.nios2_instruction_master_translator,altera_merlin_master_translator
basic_system_tb.basic_system_inst.mm_interconnect_0.nios2_debug_mem_slave_translator,altera_merlin_slave_translator
basic_system_tb.basic_system_inst.mm_interconnect_0.OCRAM_s1_translator,altera_merlin_slave_translator
basic_system_tb.basic_system_inst.mm_interconnect_0.switches_s1_translator,altera_merlin_slave_translator
basic_system_tb.basic_system_inst.mm_interconnect_0.LEDs_s1_translator,altera_merlin_slave_translator
basic_system_tb.basic_system_inst.mm_interconnect_0.rst_switch_s1_translator,altera_merlin_slave_translator
basic_system_tb.basic_system_inst.mm_interconnect_0.nios2_data_master_agent,altera_merlin_master_agent
basic_system_tb.basic_system_inst.mm_interconnect_0.nios2_instruction_master_agent,altera_merlin_master_agent
basic_system_tb.basic_system_inst.mm_interconnect_0.nios2_debug_mem_slave_agent,altera_merlin_slave_agent
basic_system_tb.basic_system_inst.mm_interconnect_0.OCRAM_s1_agent,altera_merlin_slave_agent
basic_system_tb.basic_system_inst.mm_interconnect_0.switches_s1_agent,altera_merlin_slave_agent
basic_system_tb.basic_system_inst.mm_interconnect_0.LEDs_s1_agent,altera_merlin_slave_agent
basic_system_tb.basic_system_inst.mm_interconnect_0.rst_switch_s1_agent,altera_merlin_slave_agent
basic_system_tb.basic_system_inst.mm_interconnect_0.nios2_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
basic_system_tb.basic_system_inst.mm_interconnect_0.OCRAM_s1_agent_rsp_fifo,altera_avalon_sc_fifo
basic_system_tb.basic_system_inst.mm_interconnect_0.switches_s1_agent_rsp_fifo,altera_avalon_sc_fifo
basic_system_tb.basic_system_inst.mm_interconnect_0.LEDs_s1_agent_rsp_fifo,altera_avalon_sc_fifo
basic_system_tb.basic_system_inst.mm_interconnect_0.rst_switch_s1_agent_rsp_fifo,altera_avalon_sc_fifo
basic_system_tb.basic_system_inst.mm_interconnect_0.router,basic_system_mm_interconnect_0_router
basic_system_tb.basic_system_inst.mm_interconnect_0.router_001,basic_system_mm_interconnect_0_router_001
basic_system_tb.basic_system_inst.mm_interconnect_0.router_002,basic_system_mm_interconnect_0_router_002
basic_system_tb.basic_system_inst.mm_interconnect_0.router_003,basic_system_mm_interconnect_0_router_003
basic_system_tb.basic_system_inst.mm_interconnect_0.router_004,basic_system_mm_interconnect_0_router_004
basic_system_tb.basic_system_inst.mm_interconnect_0.router_005,basic_system_mm_interconnect_0_router_004
basic_system_tb.basic_system_inst.mm_interconnect_0.router_006,basic_system_mm_interconnect_0_router_004
basic_system_tb.basic_system_inst.mm_interconnect_0.OCRAM_s1_burst_adapter,altera_merlin_burst_adapter
basic_system_tb.basic_system_inst.mm_interconnect_0.cmd_demux,basic_system_mm_interconnect_0_cmd_demux
basic_system_tb.basic_system_inst.mm_interconnect_0.cmd_demux_001,basic_system_mm_interconnect_0_cmd_demux_001
basic_system_tb.basic_system_inst.mm_interconnect_0.rsp_demux,basic_system_mm_interconnect_0_cmd_demux_001
basic_system_tb.basic_system_inst.mm_interconnect_0.rsp_demux_001,basic_system_mm_interconnect_0_cmd_demux_001
basic_system_tb.basic_system_inst.mm_interconnect_0.cmd_mux,basic_system_mm_interconnect_0_cmd_mux
basic_system_tb.basic_system_inst.mm_interconnect_0.cmd_mux_001,basic_system_mm_interconnect_0_cmd_mux
basic_system_tb.basic_system_inst.mm_interconnect_0.cmd_mux_002,basic_system_mm_interconnect_0_cmd_mux_002
basic_system_tb.basic_system_inst.mm_interconnect_0.cmd_mux_003,basic_system_mm_interconnect_0_cmd_mux_002
basic_system_tb.basic_system_inst.mm_interconnect_0.cmd_mux_004,basic_system_mm_interconnect_0_cmd_mux_002
basic_system_tb.basic_system_inst.mm_interconnect_0.rsp_demux_002,basic_system_mm_interconnect_0_rsp_demux_002
basic_system_tb.basic_system_inst.mm_interconnect_0.rsp_demux_003,basic_system_mm_interconnect_0_rsp_demux_002
basic_system_tb.basic_system_inst.mm_interconnect_0.rsp_demux_004,basic_system_mm_interconnect_0_rsp_demux_002
basic_system_tb.basic_system_inst.mm_interconnect_0.rsp_mux,basic_system_mm_interconnect_0_rsp_mux
basic_system_tb.basic_system_inst.mm_interconnect_0.rsp_mux_001,basic_system_mm_interconnect_0_rsp_mux_001
basic_system_tb.basic_system_inst.mm_interconnect_0.OCRAM_s1_rsp_width_adapter,altera_merlin_width_adapter
basic_system_tb.basic_system_inst.mm_interconnect_0.OCRAM_s1_cmd_width_adapter,altera_merlin_width_adapter
basic_system_tb.basic_system_inst.mm_interconnect_0.avalon_st_adapter,basic_system_mm_interconnect_0_avalon_st_adapter
basic_system_tb.basic_system_inst.mm_interconnect_0.avalon_st_adapter.error_adapter_0,basic_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
basic_system_tb.basic_system_inst.mm_interconnect_0.avalon_st_adapter_002,basic_system_mm_interconnect_0_avalon_st_adapter
basic_system_tb.basic_system_inst.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,basic_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
basic_system_tb.basic_system_inst.mm_interconnect_0.avalon_st_adapter_003,basic_system_mm_interconnect_0_avalon_st_adapter
basic_system_tb.basic_system_inst.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,basic_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
basic_system_tb.basic_system_inst.mm_interconnect_0.avalon_st_adapter_004,basic_system_mm_interconnect_0_avalon_st_adapter
basic_system_tb.basic_system_inst.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,basic_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
basic_system_tb.basic_system_inst.mm_interconnect_0.avalon_st_adapter_001,basic_system_mm_interconnect_0_avalon_st_adapter_001
basic_system_tb.basic_system_inst.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,basic_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
basic_system_tb.basic_system_inst.irq_mapper,basic_system_irq_mapper
basic_system_tb.basic_system_inst.rst_controller,altera_reset_controller
basic_system_tb.basic_system_inst_clk_bfm,altera_avalon_clock_source
basic_system_tb.basic_system_inst_reset_bfm,altera_avalon_reset_source
