// Seed: 2870181829
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    output wire void id_2,
    input supply0 id_3,
    input supply1 id_4,
    output tri0 id_5,
    output tri0 id_6,
    input tri1 id_7,
    output wire id_8,
    input wor id_9,
    input wand id_10,
    output supply0 id_11
);
  assign id_5 = -1;
  assign module_1.type_6 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    id_36,
    input tri id_1,
    output uwire id_2,
    output tri id_3,
    input wire id_4,
    output tri0 id_5,
    output tri1 id_6,
    input wire id_7,
    input tri1 id_8,
    input supply1 id_9,
    input tri0 id_10,
    input wor id_11,
    output wire id_12,
    input wand id_13,
    input tri0 id_14,
    output wand id_15,
    output tri0 id_16,
    output uwire id_17,
    input wand id_18,
    input tri id_19,
    input tri id_20,
    input wire id_21,
    input uwire id_22,
    input wor id_23,
    input wor id_24,
    input tri id_25,
    output uwire id_26,
    inout tri0 id_27,
    output wor id_28,
    input tri1 id_29,
    id_37,
    output supply1 id_30,
    input uwire id_31,
    output wor id_32,
    input wor id_33,
    input wand id_34
);
  wire id_38;
  wire id_39;
  module_0 modCall_1 (
      id_19,
      id_0,
      id_17,
      id_21,
      id_22,
      id_12,
      id_17,
      id_9,
      id_6,
      id_24,
      id_18,
      id_6
  );
endmodule
