// Seed: 2543108886
module module_0 (
    input wire id_0,
    input tri  id_1
);
  time id_3, id_4;
  assign id_4 = $display(id_4 == id_4 + id_1 - id_4);
  assign id_4 = id_0;
  assign module_1.type_17 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1,
    input wor id_2,
    output tri id_3,
    input tri0 id_4,
    input uwire id_5,
    output logic id_6,
    input wire id_7,
    output supply1 id_8,
    input wor id_9
    , id_13,
    output wor id_10,
    input supply1 id_11
);
  assign id_8 = id_0 == id_13;
  id_14(
      .id_0(id_0), .id_1(1), .min((id_7)), .id_2(1'b0)
  );
  module_0 modCall_1 (
      id_2,
      id_4
  );
  always @(*) begin : LABEL_0
    if (1)
      #1 begin : LABEL_0
        id_6 <= 1;
      end
  end
  tri0 id_15 = id_13, id_16;
endmodule
