Job <84716600> is submitted to queue <comp>.
<<Waiting for dispatch ...>>
<<Starting on vgzeburtdc264.internal.synopsys.com>>


                                    ZeBu (R)
                                      zFe

           Version S-2021.09-2-T-20240508 for linux64 - May 08, 2024 

                    Copyright (c) 2002 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)



#   info : #----------------------------------------------------------------
#   info : Setup
#   info : #----------------------------------------------------------------
# command line is /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/bin/zFe compile_hdr.tcl script/Bundle_29_synp.tcl -log Bundle_29.log -zlog 1 
# start time is Wed May 14 18:56:37 EEST 2025
#   step Setup : CVS $Revision: #4 $
#   step Setup : CVS $Date: 2024/02/21 $
#   step Setup :         NEXT CALL to cmn::option fe_hcsrc /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ ...
#   step Setup :         NEXT CALL to cmn::option fe_hcsrc /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_if ...
#   step Setup :         NEXT CALL to cmn::option fe_hcsrc /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_if ...
#   step Setup :         NEXT CALL to cmn::option fe_hcsrc /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_if ...
#   step Setup :         NEXT CALL to cmn::option fe_hcsrc hcsrc.iba
#   step Setup :         NEXT CALL to cmn::option phase synthesis
#   info : #----------------------------------------------------------------
#   info : Synth
#   info : #----------------------------------------------------------------
#   step Synth :         NEXT CALL to fs::simple_compile -technology vtx8 -mode block_based -version NewMixe ...
#   step REPORT : Synthesizing module : mss_bus_switch_dw512_slv
#   step REPORT : Synthesizing module : mss_bus_switch_ibp2pack_0000
#   step REPORT : Synthesizing module : mss_bus_switch_ibpx2ibpy_0000_0000
#   step REPORT : Synthesizing module : mss_bus_switch_ibp_cwbind_0000_0000
#   step REPORT : Synthesizing module : rl_decoder
#   step REPORT : Synthesizing module : sr_err_aggr_0000_0000
#   step REPORT : Synthesizing module : alb_mss_fab_axi2ibp_rrobin
#   step REPORT : Synthesizing module : rl_hpm
### warning in ZFAST : Out of 71 pin types only 69 have names
#   step REPORT : [39.349] Optimizing module : mss_bus_switch_dw512_slv
#   step REPORT : [39.350] Instance count of module mss_bus_switch_dw512_slv is 1
#   step REPORT : [6.1691] Total net count: 49375
#   step REPORT : [6.1690] There are 6 levels of combinational cells
#   step REPORT : [6.1689] There are 0 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 529
#   step REPORT : [6.1695] 3-input LUTs: 3
#   step REPORT : [6.1695] 4-input LUTs: 1
#   step REPORT : [6.1695] 5-input LUTs: 4
#   step REPORT : [6.1695] 6-input LUTs: 9
#   step REPORT : [6.1696] Total LUT area: 546
#   step REPORT : [6.1697] +CSA LUTs: 531
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.040 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'mss_bus_switch_dw512_slv' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   0 |                1077 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |               11632 |                  12 |                   0 |                   0 |                   0 || mss_bus_switch_dw512_slv
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'mss_bus_switch_dw512_slv' to 'edif/mss_bus_switch_dw512_slv/mss_bus_switch_dw512_slv.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/mss_bus_switch_dw512_slv/mss_bus_switch_dw512_slv.edf.gz'
#   step SERIALIZE : #bytes in: 3001834, #bytes out: 464588, compression ratio: 6.461282
#   step REPORT : [87.28] Resource usage for mss_bus_switch_dw512_slv: 3.420s 176.2M
#   step REPORT : [39.349] Optimizing module : rl_decoder
#   step REPORT : [39.350] Instance count of module rl_decoder is 2
#   step REPORT : [6.1691] Total net count: 811
#   step REPORT : [6.1690] There are 13 levels of combinational cells
#   step REPORT : [6.1689] There are 0 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 102
#   step REPORT : [6.1695] 3-input LUTs: 69
#   step REPORT : [6.1695] 4-input LUTs: 73
#   step REPORT : [6.1695] 5-input LUTs: 100
#   step REPORT : [6.1695] 6-input LUTs: 168
#   step REPORT : [6.1696] Total LUT area: 512
#   step REPORT : [6.1697] +CSA LUTs: 47
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.001 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'rl_decoder' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   0 |                 559 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 252 |                   0 |                   0 |                   0 |                   0 || rl_decoder
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'rl_decoder' to 'edif/rl_decoder/rl_decoder.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/rl_decoder/rl_decoder.edf.gz'
#   step SERIALIZE : #bytes in: 31174, #bytes out: 15002, compression ratio: 2.077990
#   step REPORT : [87.28] Resource usage for rl_decoder: 0.290s 0.0M
#   step REPORT : [39.349] Optimizing module : sr_err_aggr_0000_0000
#   step REPORT : [39.350] Instance count of module sr_err_aggr_0000_0000 is 2
#   step REPORT : [6.1691] Total net count: 10
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 2 distinct nets driving control pins
#   step REPORT : [6.1695] 3-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'sr_err_aggr_0000_0000' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   1 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   6 |                   0 |                   0 |                   0 |                   0 || sr_err_aggr_0000_0000
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'sr_err_aggr_0000_0000' to 'edif/sr_err_aggr_0000_0000/sr_err_aggr_0000_0000.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/sr_err_aggr_0000_0000/sr_err_aggr_0000_0000.edf.gz'
#   step SERIALIZE : #bytes in: 464, #bytes out: 351, compression ratio: 1.321937
#   step REPORT : [87.28] Resource usage for sr_err_aggr_0000_0000: 0.082s 0.0M
#   step REPORT : [39.349] Optimizing module : alb_mss_fab_axi2ibp_rrobin
#   step REPORT : [39.350] Instance count of module alb_mss_fab_axi2ibp_rrobin is 2
#   step REPORT : [6.1691] Total net count: 19
#   step REPORT : [6.1690] There are 3 levels of combinational cells
#   step REPORT : [6.1689] There are 2 distinct nets driving control pins
#   step REPORT : [6.1695] 3-input LUTs: 2
#   step REPORT : [6.1695] 4-input LUTs: 1
#   step REPORT : [6.1695] 5-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 4
#   step REPORT : [6.1697] State    : 2
#   step REPORT : [6.1697]   (FF)   : 2
#   step REPORT : [6.1697] +CSA LUTs: 2
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'alb_mss_fab_axi2ibp_rrobin' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   2 |                   6 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   7 |                   0 |                   0 |                   0 |                   0 || alb_mss_fab_axi2ibp_rrobin
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'alb_mss_fab_axi2ibp_rrobin' to 'edif/alb_mss_fab_axi2ibp_rrobin/alb_mss_fab_axi2ibp_rrobin.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/alb_mss_fab_axi2ibp_rrobin/alb_mss_fab_axi2ibp_rrobin.edf.gz'
#   step SERIALIZE : #bytes in: 911, #bytes out: 604, compression ratio: 1.508278
#   step REPORT : [87.28] Resource usage for alb_mss_fab_axi2ibp_rrobin: 0.085s 0.0M
#   step REPORT : [39.349] Optimizing module : rl_hpm
#   step REPORT : [39.350] Instance count of module rl_hpm is 2
#   step REPORT : [6.1691] Total net count: 6542
#   step REPORT : [6.1690] There are 15 levels of combinational cells
#   step REPORT : [6.1689] There are 38 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 120
#   step REPORT : [6.1695] 3-input LUTs: 384
#   step REPORT : [6.1695] 4-input LUTs: 556
#   step REPORT : [6.1695] 5-input LUTs: 377
#   step REPORT : [6.1695] 6-input LUTs: 575
#   step REPORT : [6.1696] Total LUT area: 2012
#   step REPORT : [6.1697] State    : 1002
#   step REPORT : [6.1697]   (FF)   : 1002
#   step REPORT : [6.1697] CARRY    : 64
#   step REPORT : [6.1697] +CSA LUTs: 1482
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.004 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'rl_hpm' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                1002 |                3494 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 249 |                   0 |                   0 |                   0 |                   0 || rl_hpm
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'rl_hpm' to 'edif/rl_hpm/rl_hpm.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/rl_hpm/rl_hpm.edf.gz'
#   step SERIALIZE : #bytes in: 224317, #bytes out: 95306, compression ratio: 2.353650
#   step REPORT : [87.28] Resource usage for rl_hpm: 1.268s 0.0M
#   step Synth : RhinoDB status is set by default value: rhino_default_status:1.
#   step Synth : Using zCreateNameDB from /slowfs/us01dwslow023/fpga/lianghao/zebu_install/VCS/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/VCS/vcs/S-2021.09-2-TZ-20240507_Full64/bin/zCreateNameDB for RhinoDB population.
#   step Synth : Running RhinoDB gate population on 5 modules. To skip this step please set SNPS_RHINODB_INTERNAL_3STEP_DISABLE env var.
Running in 3step flow - bundle population mode, for bundle,modules = Bundle_29,rl_hpm,alb_mss_fab_axi2ibp_rrobin,sr_err_aggr_0000_0000,rl_decoder,mss_bus_switch_dw512_slv,
Got following -X option = show_times
#     Wed May 14 18:56:44 2025 : zCreateNameDB Started
#      : Reading the Serializing VCS Version
[2025-05-14 18:56:44.548742] [0x000015555540d300] [info]    #      : Reading the Serializing VCS Version

#      : Deserializing names dictionary
[2025-05-14 18:56:44.551137] [0x000015555540d300] [info]    #      : Deserializing names dictionary

#      : Deserializing libraries
[2025-05-14 18:56:44.564467] [0x000015555540d300] [info]    #      : Deserializing libraries

#      : Deserializing RTL
[2025-05-14 18:56:44.567191] [0x000015555540d300] [info]    #      : Deserializing RTL

#      : Deserializing Gate
[2025-05-14 18:56:44.569427] [0x000015555540d300] [info]    #      : Deserializing Gate

#      : Deserializing design object
[2025-05-14 18:56:44.571591] [0x000015555540d300] [info]    #      : Deserializing design object

#      : Populating Dfs Table
[2025-05-14 18:56:44.574265] [0x000015555540d300] [info]    #      : Populating Dfs Table

### Wed May 14 18:56:44 2025 : RTL Deserialized
### Wed May 14 18:56:44 2025 : Starting CHUNK Population
#     Wed May 14 18:56:44 2025 : Populating CHUNK rl_hpm
#     Wed May 14 18:56:44 2025 : Gate Building light signal container for module rl_hpm
#     Wed May 14 18:56:44 2025 : End of Gate Building light signal container for module rl_hpm
#     Wed May 14 18:56:44 2025 : Populating CHUNK alb_mss_fab_axi2ibp_rrobin
#     Wed May 14 18:56:44 2025 : Gate Building light signal container for module alb_mss_fab_axi2ibp_rrobin
#     Wed May 14 18:56:44 2025 : End of Gate Building light signal container for module alb_mss_fab_axi2ibp_rrobin
#     Wed May 14 18:56:44 2025 : Populating CHUNK sr_err_aggr_0000_0000
#     Wed May 14 18:56:44 2025 : Gate Building light signal container for module sr_err_aggr_0000_0000
#     Wed May 14 18:56:44 2025 : End of Gate Building light signal container for module sr_err_aggr_0000_0000
#     Wed May 14 18:56:44 2025 : Populating CHUNK rl_decoder
#     Wed May 14 18:56:44 2025 : Gate Building light signal container for module rl_decoder
#     Wed May 14 18:56:44 2025 : End of Gate Building light signal container for module rl_decoder
#     Wed May 14 18:56:44 2025 : Populating CHUNK mss_bus_switch_dw512_slv
#     Wed May 14 18:56:45 2025 : Gate Building light signal container for module mss_bus_switch_dw512_slv
#     Wed May 14 18:56:45 2025 : End of Gate Building light signal container for module mss_bus_switch_dw512_slv
### Wed May 14 18:56:45 2025(+1s) : CHUNK Population done
zCreateNameDB finished without errors or warnings.
#     Wed May 14 18:56:45 2025 : zCreateNameDB Ended
#   step Synth : Synthesis called the following command: '/slowfs/us01dwslow023/fpga/lianghao/zebu_install/VCS/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/VCS/vcs/S-2021.09-2-TZ-20240507_Full64/bin/zCreateNameDB -bundle Bundle_29,rl_hpm,alb_mss_fab_axi2ibp_rrobin,sr_err_aggr_0000_0000,rl_decoder,mss_bus_switch_dw512_slv,  -v -X show_times -z /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/design/synth_Default_RTL_Group'

#   step exec summary : time 0m8.64966s
#   exec summary : Total memory: 211000 kB minimum 
#   exec summary : Successful execution

# end time is Wed May 14 18:56:45 EEST 2025
zFe exit status: 0
command exit code is '0'
