# Reading pref.tcl
# //  ModelSim SE-64 2020.4 Oct 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project Avg_Pool
# Compile of counter.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of data_in.vhd was successful.
# Compile of data_out.vhd was successful.
# Compile of datapath.vhd was successful.
# Compile of pooling.vhd was successful.
# Compile of testbench.vhd was successful.
# Compile of my_package.vhd was successful.
# 8 compiles, 0 failed with no errors.
# Compile of counter.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of data_in.vhd was successful.
# Compile of data_out.vhd was successful.
# Compile of datapath.vhd was successful.
# Compile of pooling.vhd failed with 6 errors.
# Compile of testbench.vhd was successful.
# Compile of my_package.vhd was successful.
# 8 compiles, 1 failed with 6 errors.
vsim -vopt work.testbench
# vsim -vopt work.testbench 
# Start time: 20:44:48 on Dec 18,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): C:/modeltech64_2020.4/examples/pooling.vhd(44): (vopt-1270) Bad default binding for component instance "U_Data_in: data_in".
#  (Component port "D_out" is not on the entity.)
# ** Error (suppressible): C:/modeltech64_2020.4/examples/pooling.vhd(59): (vopt-1270) Bad default binding for component instance "U_Data_out: data_out".
#  (Component port "D_out" is not on the entity.)
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=0.
# Error loading design
# End time: 20:44:48 on Dec 18,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 3
# Compile of pooling.vhd failed with 6 errors.
# Compile of counter.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of data_in.vhd was successful.
# Compile of data_out.vhd was successful.
# Compile of datapath.vhd was successful.
# Compile of pooling.vhd failed with 6 errors.
# Compile of testbench.vhd was successful.
# Compile of my_package.vhd was successful.
# 8 compiles, 1 failed with 6 errors.
# Compile of counter.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of data_in.vhd was successful.
# Compile of data_out.vhd was successful.
# Compile of datapath.vhd was successful.
# Compile of pooling.vhd failed with 6 errors.
# Compile of testbench.vhd was successful.
# Compile of my_package.vhd was successful.
# 8 compiles, 1 failed with 6 errors.
# Compile of counter.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of data_in.vhd was successful.
# Compile of data_out.vhd was successful.
# Compile of datapath.vhd was successful.
# Compile of pooling.vhd was successful.
# Compile of testbench.vhd was successful.
# Compile of my_package.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -vopt work.testbench
# vsim -vopt work.testbench 
# Start time: 20:46:53 on Dec 18,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.my_package
# Loading work.testbench(arch)#1
# Break key hit
# Load canceled
quit -sim
# End time: 20:50:54 on Dec 18,2022, Elapsed time: 0:04:01
# Errors: 0, Warnings: 5
vsim -vopt work.testbench
# vsim -vopt work.testbench 
# Start time: 20:53:54 on Dec 18,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.my_package
# Loading work.testbench(arch)#1
quit -sim
# End time: 21:01:56 on Dec 18,2022, Elapsed time: 0:08:02
# Errors: 0, Warnings: 1
vsim -vopt work.testbench
# vsim -vopt work.testbench 
# Start time: 21:02:52 on Dec 18,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.my_package
# Loading work.testbench(arch)#1
add wave -position insertpoint sim:/testbench/*
add wave -position insertpoint sim:/testbench/U_Average_pooling/*
run
run -continue
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Causality operation skipped due to absence of debug database file
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
run
