<stg><name>insert_icrc<512></name>


<trans_list>

<trans id="106" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="2" op_0_bw="2">
<![CDATA[
entry:6  %ii_state_load = load i2* @ii_state, align 1

]]></Node>
<StgValue><ssdm name="ii_state_load"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
entry:7  %crc_V_load = load i32* @crc_V, align 4

]]></Node>
<StgValue><ssdm name="crc_V_load"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
entry:8  switch i2 %ii_state_load, label %"insert_icrc<512>.exit" [
    i2 0, label %0
    i2 1, label %2
    i2 -2, label %22
  ]

]]></Node>
<StgValue><ssdm name="switch_ln503"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="2">
<![CDATA[
:2  store i2 0, i2* @ii_state, align 1

]]></Node>
<StgValue><ssdm name="store_ln612"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="32">
<![CDATA[
:0  %tmp_83 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i512P.i64P.i1P(i512* @tx_crcDataFifo_V_dat, i64* @tx_crcDataFifo_V_kee, i1* @tx_crcDataFifo_V_las, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_83, label %3, label %._crit_edge28.i

]]></Node>
<StgValue><ssdm name="br_ln516"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="1"/>
<literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="577" op_0_bw="577" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="1">
<![CDATA[
:0  %empty = call { i512, i64, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i64P.i1P(i512* @tx_crcDataFifo_V_dat, i64* @tx_crcDataFifo_V_kee, i1* @tx_crcDataFifo_V_las)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="1"/>
<literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="512" op_0_bw="577">
<![CDATA[
:1  %tmp_data_V_56 = extractvalue { i512, i64, i1 } %empty, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_56"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="1"/>
<literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="577">
<![CDATA[
:2  %tmp_keep_V_51 = extractvalue { i512, i64, i1 } %empty, 1

]]></Node>
<StgValue><ssdm name="tmp_keep_V_51"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="1"/>
<literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="577">
<![CDATA[
:3  %tmp_last_V = extractvalue { i512, i64, i1 } %empty, 2

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="1"/>
<literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_last_V, label %4, label %._crit_edge29.i

]]></Node>
<StgValue><ssdm name="br_ln519"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="1"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:0  %tmp_84 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %tmp_keep_V_51, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="1"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_84, label %5, label %6

]]></Node>
<StgValue><ssdm name="br_ln522"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="1"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="tmp_84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="2">
<![CDATA[
:0  store i2 0, i2* @ii_state, align 1

]]></Node>
<StgValue><ssdm name="store_ln530"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="1"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="tmp_84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0" op_14_bw="64" op_15_bw="0" op_16_bw="64" op_17_bw="0" op_18_bw="64" op_19_bw="0" op_20_bw="64" op_21_bw="0" op_22_bw="64" op_23_bw="0" op_24_bw="64" op_25_bw="0" op_26_bw="64" op_27_bw="0" op_28_bw="64" op_29_bw="0" op_30_bw="64" op_31_bw="0">
<![CDATA[
:1  switch i64 %tmp_keep_V_51, label %._crit_edge29.i [
    i64 15, label %7
    i64 255, label %8
    i64 4095, label %9
    i64 65535, label %10
    i64 1048575, label %11
    i64 16777215, label %12
    i64 268435455, label %13
    i64 4294967295, label %14
    i64 68719476735, label %15
    i64 1099511627775, label %16
    i64 17592186044415, label %17
    i64 281474976710655, label %18
    i64 4503599627370495, label %19
    i64 72057594037927935, label %20
    i64 1152921504606846975, label %21
  ]

]]></Node>
<StgValue><ssdm name="switch_ln533"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="1"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="tmp_84" val="0"/>
<literal name="tmp_keep_V_51" val="1152921504606846975"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %p_Result_72 = call i512 @llvm.part.set.i512.i32(i512 %tmp_data_V_56, i32 %crc_V_load, i32 480, i32 511)

]]></Node>
<StgValue><ssdm name="p_Result_72"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="1"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="tmp_84" val="0"/>
<literal name="tmp_keep_V_51" val="1152921504606846975"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge29.i

]]></Node>
<StgValue><ssdm name="br_ln594"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="1"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="tmp_84" val="0"/>
<literal name="tmp_keep_V_51" val="72057594037927935"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %p_Result_71 = call i512 @llvm.part.set.i512.i32(i512 %tmp_data_V_56, i32 %crc_V_load, i32 448, i32 479)

]]></Node>
<StgValue><ssdm name="p_Result_71"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="1"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="tmp_84" val="0"/>
<literal name="tmp_keep_V_51" val="72057594037927935"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge29.i

]]></Node>
<StgValue><ssdm name="br_ln590"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="1"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="tmp_84" val="0"/>
<literal name="tmp_keep_V_51" val="4503599627370495"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %p_Result_70 = call i512 @llvm.part.set.i512.i32(i512 %tmp_data_V_56, i32 %crc_V_load, i32 416, i32 447)

]]></Node>
<StgValue><ssdm name="p_Result_70"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="1"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="tmp_84" val="0"/>
<literal name="tmp_keep_V_51" val="4503599627370495"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge29.i

]]></Node>
<StgValue><ssdm name="br_ln586"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="1"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="tmp_84" val="0"/>
<literal name="tmp_keep_V_51" val="281474976710655"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %p_Result_69 = call i512 @llvm.part.set.i512.i32(i512 %tmp_data_V_56, i32 %crc_V_load, i32 384, i32 415)

]]></Node>
<StgValue><ssdm name="p_Result_69"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="1"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="tmp_84" val="0"/>
<literal name="tmp_keep_V_51" val="281474976710655"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge29.i

]]></Node>
<StgValue><ssdm name="br_ln582"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="1"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="tmp_84" val="0"/>
<literal name="tmp_keep_V_51" val="17592186044415"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %p_Result_68 = call i512 @llvm.part.set.i512.i32(i512 %tmp_data_V_56, i32 %crc_V_load, i32 352, i32 383)

]]></Node>
<StgValue><ssdm name="p_Result_68"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="1"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="tmp_84" val="0"/>
<literal name="tmp_keep_V_51" val="17592186044415"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge29.i

]]></Node>
<StgValue><ssdm name="br_ln578"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="1"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="tmp_84" val="0"/>
<literal name="tmp_keep_V_51" val="1099511627775"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %p_Result_67 = call i512 @llvm.part.set.i512.i32(i512 %tmp_data_V_56, i32 %crc_V_load, i32 320, i32 351)

]]></Node>
<StgValue><ssdm name="p_Result_67"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="1"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="tmp_84" val="0"/>
<literal name="tmp_keep_V_51" val="1099511627775"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge29.i

]]></Node>
<StgValue><ssdm name="br_ln574"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="1"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="tmp_84" val="0"/>
<literal name="tmp_keep_V_51" val="68719476735"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %p_Result_66 = call i512 @llvm.part.set.i512.i32(i512 %tmp_data_V_56, i32 %crc_V_load, i32 288, i32 319)

]]></Node>
<StgValue><ssdm name="p_Result_66"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="1"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="tmp_84" val="0"/>
<literal name="tmp_keep_V_51" val="68719476735"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge29.i

]]></Node>
<StgValue><ssdm name="br_ln570"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="1"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="tmp_84" val="0"/>
<literal name="tmp_keep_V_51" val="4294967295"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %p_Result_65 = call i512 @llvm.part.set.i512.i32(i512 %tmp_data_V_56, i32 %crc_V_load, i32 256, i32 287)

]]></Node>
<StgValue><ssdm name="p_Result_65"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="1"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="tmp_84" val="0"/>
<literal name="tmp_keep_V_51" val="4294967295"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge29.i

]]></Node>
<StgValue><ssdm name="br_ln566"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="1"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="tmp_84" val="0"/>
<literal name="tmp_keep_V_51" val="268435455"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %p_Result_64 = call i512 @llvm.part.set.i512.i32(i512 %tmp_data_V_56, i32 %crc_V_load, i32 224, i32 255)

]]></Node>
<StgValue><ssdm name="p_Result_64"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="1"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="tmp_84" val="0"/>
<literal name="tmp_keep_V_51" val="268435455"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge29.i

]]></Node>
<StgValue><ssdm name="br_ln562"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="1"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="tmp_84" val="0"/>
<literal name="tmp_keep_V_51" val="16777215"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %p_Result_63 = call i512 @llvm.part.set.i512.i32(i512 %tmp_data_V_56, i32 %crc_V_load, i32 192, i32 223)

]]></Node>
<StgValue><ssdm name="p_Result_63"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="1"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="tmp_84" val="0"/>
<literal name="tmp_keep_V_51" val="16777215"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge29.i

]]></Node>
<StgValue><ssdm name="br_ln558"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="1"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="tmp_84" val="0"/>
<literal name="tmp_keep_V_51" val="1048575"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %p_Result_62 = call i512 @llvm.part.set.i512.i32(i512 %tmp_data_V_56, i32 %crc_V_load, i32 160, i32 191)

]]></Node>
<StgValue><ssdm name="p_Result_62"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="1"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="tmp_84" val="0"/>
<literal name="tmp_keep_V_51" val="1048575"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge29.i

]]></Node>
<StgValue><ssdm name="br_ln554"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="1"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="tmp_84" val="0"/>
<literal name="tmp_keep_V_51" val="65535"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %p_Result_61 = call i512 @llvm.part.set.i512.i32(i512 %tmp_data_V_56, i32 %crc_V_load, i32 128, i32 159)

]]></Node>
<StgValue><ssdm name="p_Result_61"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="1"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="tmp_84" val="0"/>
<literal name="tmp_keep_V_51" val="65535"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge29.i

]]></Node>
<StgValue><ssdm name="br_ln550"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="1"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="tmp_84" val="0"/>
<literal name="tmp_keep_V_51" val="4095"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %p_Result_60 = call i512 @llvm.part.set.i512.i32(i512 %tmp_data_V_56, i32 %crc_V_load, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="p_Result_60"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="1"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="tmp_84" val="0"/>
<literal name="tmp_keep_V_51" val="4095"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge29.i

]]></Node>
<StgValue><ssdm name="br_ln546"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="1"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="tmp_84" val="0"/>
<literal name="tmp_keep_V_51" val="255"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %p_Result_59 = call i512 @llvm.part.set.i512.i32(i512 %tmp_data_V_56, i32 %crc_V_load, i32 64, i32 95)

]]></Node>
<StgValue><ssdm name="p_Result_59"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="1"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="tmp_84" val="0"/>
<literal name="tmp_keep_V_51" val="255"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge29.i

]]></Node>
<StgValue><ssdm name="br_ln542"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="1"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="tmp_84" val="0"/>
<literal name="tmp_keep_V_51" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %p_Result_s = call i512 @llvm.part.set.i512.i32(i512 %tmp_data_V_56, i32 %crc_V_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="1"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="tmp_84" val="0"/>
<literal name="tmp_keep_V_51" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge29.i

]]></Node>
<StgValue><ssdm name="br_ln538"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="1"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="tmp_84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="2">
<![CDATA[
:0  store i2 -2, i2* @ii_state, align 1

]]></Node>
<StgValue><ssdm name="store_ln525"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="1"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="tmp_84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge29.i

]]></Node>
<StgValue><ssdm name="br_ln526"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* @crcFifo1_V_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp, label %1, label %._crit_edge27.i

]]></Node>
<StgValue><ssdm name="br_ln507"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
:0  %tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* @crcFifo1_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %r_V = xor i32 %tmp_V, -1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  store i32 %r_V, i32* @crc_V, align 4

]]></Node>
<StgValue><ssdm name="store_ln510"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="2">
<![CDATA[
:3  store i2 1, i2* @ii_state, align 1

]]></Node>
<StgValue><ssdm name="store_ln511"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="512" op_0_bw="512" op_1_bw="480" op_2_bw="32">
<![CDATA[
:0  %p_Result_73 = call i512 @_ssdm_op_BitConcatenate.i512.i480.i32(i480 0, i32 %crc_V_load)

]]></Node>
<StgValue><ssdm name="p_Result_73"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="512" op_5_bw="64" op_6_bw="1">
<![CDATA[
:1  call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i1P(i512* %output_V_data_V, i64* %output_V_keep_V, i1* %output_V_last_V, i512 %p_Result_73, i64 15, i1 true)

]]></Node>
<StgValue><ssdm name="write_ln610"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="1"/>
<literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0" op_14_bw="64" op_15_bw="0" op_16_bw="64" op_17_bw="0" op_18_bw="64" op_19_bw="0" op_20_bw="64" op_21_bw="0" op_22_bw="64" op_23_bw="0" op_24_bw="64" op_25_bw="0" op_26_bw="64" op_27_bw="0" op_28_bw="64" op_29_bw="0" op_30_bw="64" op_31_bw="0" op_32_bw="64" op_33_bw="0" op_34_bw="64" op_35_bw="0">
<![CDATA[
._crit_edge29.i:0  %tmp_keep_V = phi i64 [ %tmp_keep_V_51, %3 ], [ %tmp_keep_V_51, %5 ], [ %tmp_keep_V_51, %6 ], [ -1, %21 ], [ 1152921504606846975, %20 ], [ 72057594037927935, %19 ], [ 4503599627370495, %18 ], [ 281474976710655, %17 ], [ 17592186044415, %16 ], [ 1099511627775, %15 ], [ 68719476735, %14 ], [ 4294967295, %13 ], [ 268435455, %12 ], [ 16777215, %11 ], [ 1048575, %10 ], [ 65535, %9 ], [ 4095, %8 ], [ 255, %7 ]

]]></Node>
<StgValue><ssdm name="tmp_keep_V"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="1"/>
<literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0" op_4_bw="512" op_5_bw="0" op_6_bw="512" op_7_bw="0" op_8_bw="512" op_9_bw="0" op_10_bw="512" op_11_bw="0" op_12_bw="512" op_13_bw="0" op_14_bw="512" op_15_bw="0" op_16_bw="512" op_17_bw="0" op_18_bw="512" op_19_bw="0" op_20_bw="512" op_21_bw="0" op_22_bw="512" op_23_bw="0" op_24_bw="512" op_25_bw="0" op_26_bw="512" op_27_bw="0" op_28_bw="512" op_29_bw="0" op_30_bw="512" op_31_bw="0" op_32_bw="512" op_33_bw="0" op_34_bw="512" op_35_bw="0">
<![CDATA[
._crit_edge29.i:1  %tmp_data_V_55 = phi i512 [ %tmp_data_V_56, %3 ], [ %tmp_data_V_56, %5 ], [ %tmp_data_V_56, %6 ], [ %p_Result_72, %21 ], [ %p_Result_71, %20 ], [ %p_Result_70, %19 ], [ %p_Result_69, %18 ], [ %p_Result_68, %17 ], [ %p_Result_67, %16 ], [ %p_Result_66, %15 ], [ %p_Result_65, %14 ], [ %p_Result_64, %13 ], [ %p_Result_63, %12 ], [ %p_Result_62, %11 ], [ %p_Result_61, %10 ], [ %p_Result_60, %9 ], [ %p_Result_59, %8 ], [ %p_Result_s, %7 ]

]]></Node>
<StgValue><ssdm name="tmp_data_V_55"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="1"/>
<literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0">
<![CDATA[
._crit_edge29.i:2  %tmp_last_V_39 = phi i1 [ %tmp_last_V, %3 ], [ false, %5 ], [ true, %6 ], [ true, %21 ], [ true, %20 ], [ true, %19 ], [ true, %18 ], [ true, %17 ], [ true, %16 ], [ true, %15 ], [ true, %14 ], [ true, %13 ], [ true, %12 ], [ true, %11 ], [ true, %10 ], [ true, %9 ], [ true, %8 ], [ true, %7 ]

]]></Node>
<StgValue><ssdm name="tmp_last_V_39"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="1"/>
<literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="512" op_5_bw="64" op_6_bw="1">
<![CDATA[
._crit_edge29.i:3  call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i1P(i512* %output_V_data_V, i64* %output_V_keep_V, i1* %output_V_last_V, i512 %tmp_data_V_55, i64 %tmp_keep_V, i1 %tmp_last_V_39)

]]></Node>
<StgValue><ssdm name="write_ln601"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0  call void (...)* @_ssdm_op_SpecInterface(i32* @crcFifo1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecInterface(i512* @tx_crcDataFifo_V_dat, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2  call void (...)* @_ssdm_op_SpecInterface(i64* @tx_crcDataFifo_V_kee, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3  call void (...)* @_ssdm_op_SpecInterface(i1* @tx_crcDataFifo_V_las, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="0" op_18_bw="0">
<![CDATA[
entry:4  call void (...)* @_ssdm_op_SpecInterface(i512* %output_V_data_V, i64* %output_V_keep_V, i1* %output_V_last_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:5  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln488"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="512" op_5_bw="64" op_6_bw="1">
<![CDATA[
:1  call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i1P(i512* %output_V_data_V, i64* %output_V_keep_V, i1* %output_V_last_V, i512 %p_Result_73, i64 15, i1 true)

]]></Node>
<StgValue><ssdm name="write_ln610"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %"insert_icrc<512>.exit"

]]></Node>
<StgValue><ssdm name="br_ln616"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="1"/>
<literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="512" op_5_bw="64" op_6_bw="1">
<![CDATA[
._crit_edge29.i:3  call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i1P(i512* %output_V_data_V, i64* %output_V_keep_V, i1* %output_V_last_V, i512 %tmp_data_V_55, i64 %tmp_keep_V, i1 %tmp_last_V_39)

]]></Node>
<StgValue><ssdm name="write_ln601"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="1"/>
<literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge29.i:4  br label %._crit_edge28.i

]]></Node>
<StgValue><ssdm name="br_ln602"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge28.i:0  br label %"insert_icrc<512>.exit"

]]></Node>
<StgValue><ssdm name="br_ln603"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge27.i

]]></Node>
<StgValue><ssdm name="br_ln512"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ii_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge27.i:0  br label %"insert_icrc<512>.exit"

]]></Node>
<StgValue><ssdm name="br_ln513"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0">
<![CDATA[
insert_icrc<512>.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
