<map id="PlacementInfo::adjustLUTFFUtilization_Clocking" name="PlacementInfo::adjustLUTFFUtilization_Clocking">
<area shape="rect" id="node1" title="adjust the utlization of clock&#45;related elements to mitigate the overflow of clock utilization" alt="" coords="915,5,1161,45"/>
<area shape="rect" id="node2" href="$class_placement_info.html#adcdcb38c96ddfbdf0bba26ca5738cac6" title="adjust the resource demand of LUTs/FFs according to packing feasibility and routing congestion" alt="" coords="620,13,867,38"/>
<area shape="rect" id="node3" href="$class_a_m_f_placer.html#aca812cc7fbc4d53806148d7034ae3981" title="launch the analytical mixed&#45;size FPGA placement procedure" alt="" coords="5,14,116,39"/>
<area shape="rect" id="node4" href="$class_global_placer.html#a38469fa983e153bf5d3375000775f82e" title="cell spreading for all types of elements" alt="" coords="413,38,572,63"/>
<area shape="rect" id="node5" href="$class_global_placer.html#aa0a2c26154bfa7971eedf87f4fc9ad79" title="wirelength optimization + cell spreading + legalization + area adjustion" alt="" coords="164,35,365,75"/>
</map>
