
B-G4311B-driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010a88  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c50  08010c68  08010c68  00020c68  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080118b8  080118b8  000301ec  2**0
                  CONTENTS
  4 .ARM          00000008  080118b8  080118b8  000218b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080118c0  080118c0  000301ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080118c0  080118c0  000218c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080118c4  080118c4  000218c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  080118c8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005dc  200001ec  08011ab4  000301ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200007c8  08011ab4  000307c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020cb5  00000000  00000000  0003021c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003bfc  00000000  00000000  00050ed1  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000019f0  00000000  00000000  00054ad0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001870  00000000  00000000  000564c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000234e0  00000000  00000000  00057d30  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00016bb9  00000000  00000000  0007b210  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000e21e2  00000000  00000000  00091dc9  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00173fab  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008010  00000000  00000000  00174028  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001ec 	.word	0x200001ec
 80001fc:	00000000 	.word	0x00000000
 8000200:	08010c50 	.word	0x08010c50

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001f0 	.word	0x200001f0
 800021c:	08010c50 	.word	0x08010c50

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr

08000234 <strlen>:
 8000234:	4603      	mov	r3, r0
 8000236:	f813 2b01 	ldrb.w	r2, [r3], #1
 800023a:	2a00      	cmp	r2, #0
 800023c:	d1fb      	bne.n	8000236 <strlen+0x2>
 800023e:	1a18      	subs	r0, r3, r0
 8000240:	3801      	subs	r0, #1
 8000242:	4770      	bx	lr
	...

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	; 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800042e:	f1a4 0401 	sub.w	r4, r4, #1
 8000432:	d1e9      	bne.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_dmul>:
 8000668:	b570      	push	{r4, r5, r6, lr}
 800066a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800066e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000672:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000676:	bf1d      	ittte	ne
 8000678:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800067c:	ea94 0f0c 	teqne	r4, ip
 8000680:	ea95 0f0c 	teqne	r5, ip
 8000684:	f000 f8de 	bleq	8000844 <__aeabi_dmul+0x1dc>
 8000688:	442c      	add	r4, r5
 800068a:	ea81 0603 	eor.w	r6, r1, r3
 800068e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000692:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000696:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800069a:	bf18      	it	ne
 800069c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80006a8:	d038      	beq.n	800071c <__aeabi_dmul+0xb4>
 80006aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80006ae:	f04f 0500 	mov.w	r5, #0
 80006b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80006ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006be:	f04f 0600 	mov.w	r6, #0
 80006c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006c6:	f09c 0f00 	teq	ip, #0
 80006ca:	bf18      	it	ne
 80006cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006dc:	d204      	bcs.n	80006e8 <__aeabi_dmul+0x80>
 80006de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006e2:	416d      	adcs	r5, r5
 80006e4:	eb46 0606 	adc.w	r6, r6, r6
 80006e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000700:	bf88      	it	hi
 8000702:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000706:	d81e      	bhi.n	8000746 <__aeabi_dmul+0xde>
 8000708:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800070c:	bf08      	it	eq
 800070e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000712:	f150 0000 	adcs.w	r0, r0, #0
 8000716:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000720:	ea46 0101 	orr.w	r1, r6, r1
 8000724:	ea40 0002 	orr.w	r0, r0, r2
 8000728:	ea81 0103 	eor.w	r1, r1, r3
 800072c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000730:	bfc2      	ittt	gt
 8000732:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000736:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800073a:	bd70      	popgt	{r4, r5, r6, pc}
 800073c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000740:	f04f 0e00 	mov.w	lr, #0
 8000744:	3c01      	subs	r4, #1
 8000746:	f300 80ab 	bgt.w	80008a0 <__aeabi_dmul+0x238>
 800074a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800074e:	bfde      	ittt	le
 8000750:	2000      	movle	r0, #0
 8000752:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000756:	bd70      	pople	{r4, r5, r6, pc}
 8000758:	f1c4 0400 	rsb	r4, r4, #0
 800075c:	3c20      	subs	r4, #32
 800075e:	da35      	bge.n	80007cc <__aeabi_dmul+0x164>
 8000760:	340c      	adds	r4, #12
 8000762:	dc1b      	bgt.n	800079c <__aeabi_dmul+0x134>
 8000764:	f104 0414 	add.w	r4, r4, #20
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f305 	lsl.w	r3, r0, r5
 8000770:	fa20 f004 	lsr.w	r0, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000780:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000784:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000788:	fa21 f604 	lsr.w	r6, r1, r4
 800078c:	eb42 0106 	adc.w	r1, r2, r6
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 040c 	rsb	r4, r4, #12
 80007a0:	f1c4 0520 	rsb	r5, r4, #32
 80007a4:	fa00 f304 	lsl.w	r3, r0, r4
 80007a8:	fa20 f005 	lsr.w	r0, r0, r5
 80007ac:	fa01 f204 	lsl.w	r2, r1, r4
 80007b0:	ea40 0002 	orr.w	r0, r0, r2
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007bc:	f141 0100 	adc.w	r1, r1, #0
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f1c4 0520 	rsb	r5, r4, #32
 80007d0:	fa00 f205 	lsl.w	r2, r0, r5
 80007d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007d8:	fa20 f304 	lsr.w	r3, r0, r4
 80007dc:	fa01 f205 	lsl.w	r2, r1, r5
 80007e0:	ea43 0302 	orr.w	r3, r3, r2
 80007e4:	fa21 f004 	lsr.w	r0, r1, r4
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	fa21 f204 	lsr.w	r2, r1, r4
 80007f0:	ea20 0002 	bic.w	r0, r0, r2
 80007f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007fc:	bf08      	it	eq
 80007fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000802:	bd70      	pop	{r4, r5, r6, pc}
 8000804:	f094 0f00 	teq	r4, #0
 8000808:	d10f      	bne.n	800082a <__aeabi_dmul+0x1c2>
 800080a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800080e:	0040      	lsls	r0, r0, #1
 8000810:	eb41 0101 	adc.w	r1, r1, r1
 8000814:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3c01      	subeq	r4, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1a6>
 800081e:	ea41 0106 	orr.w	r1, r1, r6
 8000822:	f095 0f00 	teq	r5, #0
 8000826:	bf18      	it	ne
 8000828:	4770      	bxne	lr
 800082a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800082e:	0052      	lsls	r2, r2, #1
 8000830:	eb43 0303 	adc.w	r3, r3, r3
 8000834:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000838:	bf08      	it	eq
 800083a:	3d01      	subeq	r5, #1
 800083c:	d0f7      	beq.n	800082e <__aeabi_dmul+0x1c6>
 800083e:	ea43 0306 	orr.w	r3, r3, r6
 8000842:	4770      	bx	lr
 8000844:	ea94 0f0c 	teq	r4, ip
 8000848:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800084c:	bf18      	it	ne
 800084e:	ea95 0f0c 	teqne	r5, ip
 8000852:	d00c      	beq.n	800086e <__aeabi_dmul+0x206>
 8000854:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000858:	bf18      	it	ne
 800085a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085e:	d1d1      	bne.n	8000804 <__aeabi_dmul+0x19c>
 8000860:	ea81 0103 	eor.w	r1, r1, r3
 8000864:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000868:	f04f 0000 	mov.w	r0, #0
 800086c:	bd70      	pop	{r4, r5, r6, pc}
 800086e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000872:	bf06      	itte	eq
 8000874:	4610      	moveq	r0, r2
 8000876:	4619      	moveq	r1, r3
 8000878:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800087c:	d019      	beq.n	80008b2 <__aeabi_dmul+0x24a>
 800087e:	ea94 0f0c 	teq	r4, ip
 8000882:	d102      	bne.n	800088a <__aeabi_dmul+0x222>
 8000884:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000888:	d113      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800088a:	ea95 0f0c 	teq	r5, ip
 800088e:	d105      	bne.n	800089c <__aeabi_dmul+0x234>
 8000890:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000894:	bf1c      	itt	ne
 8000896:	4610      	movne	r0, r2
 8000898:	4619      	movne	r1, r3
 800089a:	d10a      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800089c:	ea81 0103 	eor.w	r1, r1, r3
 80008a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80008a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80008ac:	f04f 0000 	mov.w	r0, #0
 80008b0:	bd70      	pop	{r4, r5, r6, pc}
 80008b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80008ba:	bd70      	pop	{r4, r5, r6, pc}

080008bc <__aeabi_ddiv>:
 80008bc:	b570      	push	{r4, r5, r6, lr}
 80008be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ca:	bf1d      	ittte	ne
 80008cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008d0:	ea94 0f0c 	teqne	r4, ip
 80008d4:	ea95 0f0c 	teqne	r5, ip
 80008d8:	f000 f8a7 	bleq	8000a2a <__aeabi_ddiv+0x16e>
 80008dc:	eba4 0405 	sub.w	r4, r4, r5
 80008e0:	ea81 0e03 	eor.w	lr, r1, r3
 80008e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ec:	f000 8088 	beq.w	8000a00 <__aeabi_ddiv+0x144>
 80008f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000900:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000904:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000908:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800090c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000910:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000914:	429d      	cmp	r5, r3
 8000916:	bf08      	it	eq
 8000918:	4296      	cmpeq	r6, r2
 800091a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800091e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000922:	d202      	bcs.n	800092a <__aeabi_ddiv+0x6e>
 8000924:	085b      	lsrs	r3, r3, #1
 8000926:	ea4f 0232 	mov.w	r2, r2, rrx
 800092a:	1ab6      	subs	r6, r6, r2
 800092c:	eb65 0503 	sbc.w	r5, r5, r3
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800093a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000968:	085b      	lsrs	r3, r3, #1
 800096a:	ea4f 0232 	mov.w	r2, r2, rrx
 800096e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000972:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000976:	bf22      	ittt	cs
 8000978:	1ab6      	subcs	r6, r6, r2
 800097a:	4675      	movcs	r5, lr
 800097c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000980:	085b      	lsrs	r3, r3, #1
 8000982:	ea4f 0232 	mov.w	r2, r2, rrx
 8000986:	ebb6 0e02 	subs.w	lr, r6, r2
 800098a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800098e:	bf22      	ittt	cs
 8000990:	1ab6      	subcs	r6, r6, r2
 8000992:	4675      	movcs	r5, lr
 8000994:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000998:	ea55 0e06 	orrs.w	lr, r5, r6
 800099c:	d018      	beq.n	80009d0 <__aeabi_ddiv+0x114>
 800099e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009ba:	d1c0      	bne.n	800093e <__aeabi_ddiv+0x82>
 80009bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009c0:	d10b      	bne.n	80009da <__aeabi_ddiv+0x11e>
 80009c2:	ea41 0100 	orr.w	r1, r1, r0
 80009c6:	f04f 0000 	mov.w	r0, #0
 80009ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ce:	e7b6      	b.n	800093e <__aeabi_ddiv+0x82>
 80009d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009d4:	bf04      	itt	eq
 80009d6:	4301      	orreq	r1, r0
 80009d8:	2000      	moveq	r0, #0
 80009da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009de:	bf88      	it	hi
 80009e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009e4:	f63f aeaf 	bhi.w	8000746 <__aeabi_dmul+0xde>
 80009e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ec:	bf04      	itt	eq
 80009ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009f6:	f150 0000 	adcs.w	r0, r0, #0
 80009fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009fe:	bd70      	pop	{r4, r5, r6, pc}
 8000a00:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000a04:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a08:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a0c:	bfc2      	ittt	gt
 8000a0e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a12:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a16:	bd70      	popgt	{r4, r5, r6, pc}
 8000a18:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a1c:	f04f 0e00 	mov.w	lr, #0
 8000a20:	3c01      	subs	r4, #1
 8000a22:	e690      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a24:	ea45 0e06 	orr.w	lr, r5, r6
 8000a28:	e68d      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a2a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a2e:	ea94 0f0c 	teq	r4, ip
 8000a32:	bf08      	it	eq
 8000a34:	ea95 0f0c 	teqeq	r5, ip
 8000a38:	f43f af3b 	beq.w	80008b2 <__aeabi_dmul+0x24a>
 8000a3c:	ea94 0f0c 	teq	r4, ip
 8000a40:	d10a      	bne.n	8000a58 <__aeabi_ddiv+0x19c>
 8000a42:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a46:	f47f af34 	bne.w	80008b2 <__aeabi_dmul+0x24a>
 8000a4a:	ea95 0f0c 	teq	r5, ip
 8000a4e:	f47f af25 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a52:	4610      	mov	r0, r2
 8000a54:	4619      	mov	r1, r3
 8000a56:	e72c      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a58:	ea95 0f0c 	teq	r5, ip
 8000a5c:	d106      	bne.n	8000a6c <__aeabi_ddiv+0x1b0>
 8000a5e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a62:	f43f aefd 	beq.w	8000860 <__aeabi_dmul+0x1f8>
 8000a66:	4610      	mov	r0, r2
 8000a68:	4619      	mov	r1, r3
 8000a6a:	e722      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a6c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a76:	f47f aec5 	bne.w	8000804 <__aeabi_dmul+0x19c>
 8000a7a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a7e:	f47f af0d 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a82:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a86:	f47f aeeb 	bne.w	8000860 <__aeabi_dmul+0x1f8>
 8000a8a:	e712      	b.n	80008b2 <__aeabi_dmul+0x24a>

08000a8c <__gedf2>:
 8000a8c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a90:	e006      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a92:	bf00      	nop

08000a94 <__ledf2>:
 8000a94:	f04f 0c01 	mov.w	ip, #1
 8000a98:	e002      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a9a:	bf00      	nop

08000a9c <__cmpdf2>:
 8000a9c:	f04f 0c01 	mov.w	ip, #1
 8000aa0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000aa4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab0:	bf18      	it	ne
 8000ab2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000ab6:	d01b      	beq.n	8000af0 <__cmpdf2+0x54>
 8000ab8:	b001      	add	sp, #4
 8000aba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000abe:	bf0c      	ite	eq
 8000ac0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ac4:	ea91 0f03 	teqne	r1, r3
 8000ac8:	bf02      	ittt	eq
 8000aca:	ea90 0f02 	teqeq	r0, r2
 8000ace:	2000      	moveq	r0, #0
 8000ad0:	4770      	bxeq	lr
 8000ad2:	f110 0f00 	cmn.w	r0, #0
 8000ad6:	ea91 0f03 	teq	r1, r3
 8000ada:	bf58      	it	pl
 8000adc:	4299      	cmppl	r1, r3
 8000ade:	bf08      	it	eq
 8000ae0:	4290      	cmpeq	r0, r2
 8000ae2:	bf2c      	ite	cs
 8000ae4:	17d8      	asrcs	r0, r3, #31
 8000ae6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aea:	f040 0001 	orr.w	r0, r0, #1
 8000aee:	4770      	bx	lr
 8000af0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d102      	bne.n	8000b00 <__cmpdf2+0x64>
 8000afa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000afe:	d107      	bne.n	8000b10 <__cmpdf2+0x74>
 8000b00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b08:	d1d6      	bne.n	8000ab8 <__cmpdf2+0x1c>
 8000b0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b0e:	d0d3      	beq.n	8000ab8 <__cmpdf2+0x1c>
 8000b10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdrcmple>:
 8000b18:	4684      	mov	ip, r0
 8000b1a:	4610      	mov	r0, r2
 8000b1c:	4662      	mov	r2, ip
 8000b1e:	468c      	mov	ip, r1
 8000b20:	4619      	mov	r1, r3
 8000b22:	4663      	mov	r3, ip
 8000b24:	e000      	b.n	8000b28 <__aeabi_cdcmpeq>
 8000b26:	bf00      	nop

08000b28 <__aeabi_cdcmpeq>:
 8000b28:	b501      	push	{r0, lr}
 8000b2a:	f7ff ffb7 	bl	8000a9c <__cmpdf2>
 8000b2e:	2800      	cmp	r0, #0
 8000b30:	bf48      	it	mi
 8000b32:	f110 0f00 	cmnmi.w	r0, #0
 8000b36:	bd01      	pop	{r0, pc}

08000b38 <__aeabi_dcmpeq>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff fff4 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b40:	bf0c      	ite	eq
 8000b42:	2001      	moveq	r0, #1
 8000b44:	2000      	movne	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmplt>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffea 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b54:	bf34      	ite	cc
 8000b56:	2001      	movcc	r0, #1
 8000b58:	2000      	movcs	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmple>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffe0 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b68:	bf94      	ite	ls
 8000b6a:	2001      	movls	r0, #1
 8000b6c:	2000      	movhi	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmpge>:
 8000b74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b78:	f7ff ffce 	bl	8000b18 <__aeabi_cdrcmple>
 8000b7c:	bf94      	ite	ls
 8000b7e:	2001      	movls	r0, #1
 8000b80:	2000      	movhi	r0, #0
 8000b82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b86:	bf00      	nop

08000b88 <__aeabi_dcmpgt>:
 8000b88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b8c:	f7ff ffc4 	bl	8000b18 <__aeabi_cdrcmple>
 8000b90:	bf34      	ite	cc
 8000b92:	2001      	movcc	r0, #1
 8000b94:	2000      	movcs	r0, #0
 8000b96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b9a:	bf00      	nop

08000b9c <__aeabi_dcmpun>:
 8000b9c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x10>
 8000ba6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000baa:	d10a      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000bb0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bb4:	d102      	bne.n	8000bbc <__aeabi_dcmpun+0x20>
 8000bb6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bba:	d102      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bbc:	f04f 0000 	mov.w	r0, #0
 8000bc0:	4770      	bx	lr
 8000bc2:	f04f 0001 	mov.w	r0, #1
 8000bc6:	4770      	bx	lr

08000bc8 <__aeabi_d2iz>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d215      	bcs.n	8000bfe <__aeabi_d2iz+0x36>
 8000bd2:	d511      	bpl.n	8000bf8 <__aeabi_d2iz+0x30>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d912      	bls.n	8000c04 <__aeabi_d2iz+0x3c>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bee:	fa23 f002 	lsr.w	r0, r3, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	4240      	negne	r0, r0
 8000bf6:	4770      	bx	lr
 8000bf8:	f04f 0000 	mov.w	r0, #0
 8000bfc:	4770      	bx	lr
 8000bfe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c02:	d105      	bne.n	8000c10 <__aeabi_d2iz+0x48>
 8000c04:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000c08:	bf08      	it	eq
 8000c0a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop

08000c18 <__aeabi_d2uiz>:
 8000c18:	004a      	lsls	r2, r1, #1
 8000c1a:	d211      	bcs.n	8000c40 <__aeabi_d2uiz+0x28>
 8000c1c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c20:	d211      	bcs.n	8000c46 <__aeabi_d2uiz+0x2e>
 8000c22:	d50d      	bpl.n	8000c40 <__aeabi_d2uiz+0x28>
 8000c24:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c2c:	d40e      	bmi.n	8000c4c <__aeabi_d2uiz+0x34>
 8000c2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c32:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c3a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c3e:	4770      	bx	lr
 8000c40:	f04f 0000 	mov.w	r0, #0
 8000c44:	4770      	bx	lr
 8000c46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c4a:	d102      	bne.n	8000c52 <__aeabi_d2uiz+0x3a>
 8000c4c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c50:	4770      	bx	lr
 8000c52:	f04f 0000 	mov.w	r0, #0
 8000c56:	4770      	bx	lr

08000c58 <__aeabi_d2f>:
 8000c58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c60:	bf24      	itt	cs
 8000c62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c6a:	d90d      	bls.n	8000c88 <__aeabi_d2f+0x30>
 8000c6c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c78:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c7c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c80:	bf08      	it	eq
 8000c82:	f020 0001 	biceq.w	r0, r0, #1
 8000c86:	4770      	bx	lr
 8000c88:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c8c:	d121      	bne.n	8000cd2 <__aeabi_d2f+0x7a>
 8000c8e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c92:	bfbc      	itt	lt
 8000c94:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c98:	4770      	bxlt	lr
 8000c9a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c9e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ca2:	f1c2 0218 	rsb	r2, r2, #24
 8000ca6:	f1c2 0c20 	rsb	ip, r2, #32
 8000caa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000cae:	fa20 f002 	lsr.w	r0, r0, r2
 8000cb2:	bf18      	it	ne
 8000cb4:	f040 0001 	orrne.w	r0, r0, #1
 8000cb8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cbc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000cc0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000cc4:	ea40 000c 	orr.w	r0, r0, ip
 8000cc8:	fa23 f302 	lsr.w	r3, r3, r2
 8000ccc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cd0:	e7cc      	b.n	8000c6c <__aeabi_d2f+0x14>
 8000cd2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cd6:	d107      	bne.n	8000ce8 <__aeabi_d2f+0x90>
 8000cd8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cdc:	bf1e      	ittt	ne
 8000cde:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ce2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ce6:	4770      	bxne	lr
 8000ce8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cec:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cf0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cf4:	4770      	bx	lr
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_uldivmod>:
 8000cf8:	b953      	cbnz	r3, 8000d10 <__aeabi_uldivmod+0x18>
 8000cfa:	b94a      	cbnz	r2, 8000d10 <__aeabi_uldivmod+0x18>
 8000cfc:	2900      	cmp	r1, #0
 8000cfe:	bf08      	it	eq
 8000d00:	2800      	cmpeq	r0, #0
 8000d02:	bf1c      	itt	ne
 8000d04:	f04f 31ff 	movne.w	r1, #4294967295
 8000d08:	f04f 30ff 	movne.w	r0, #4294967295
 8000d0c:	f000 b972 	b.w	8000ff4 <__aeabi_idiv0>
 8000d10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d18:	f000 f806 	bl	8000d28 <__udivmoddi4>
 8000d1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d24:	b004      	add	sp, #16
 8000d26:	4770      	bx	lr

08000d28 <__udivmoddi4>:
 8000d28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d2c:	9e08      	ldr	r6, [sp, #32]
 8000d2e:	4604      	mov	r4, r0
 8000d30:	4688      	mov	r8, r1
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d14b      	bne.n	8000dce <__udivmoddi4+0xa6>
 8000d36:	428a      	cmp	r2, r1
 8000d38:	4615      	mov	r5, r2
 8000d3a:	d967      	bls.n	8000e0c <__udivmoddi4+0xe4>
 8000d3c:	fab2 f282 	clz	r2, r2
 8000d40:	b14a      	cbz	r2, 8000d56 <__udivmoddi4+0x2e>
 8000d42:	f1c2 0720 	rsb	r7, r2, #32
 8000d46:	fa01 f302 	lsl.w	r3, r1, r2
 8000d4a:	fa20 f707 	lsr.w	r7, r0, r7
 8000d4e:	4095      	lsls	r5, r2
 8000d50:	ea47 0803 	orr.w	r8, r7, r3
 8000d54:	4094      	lsls	r4, r2
 8000d56:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d5a:	0c23      	lsrs	r3, r4, #16
 8000d5c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d60:	fa1f fc85 	uxth.w	ip, r5
 8000d64:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d68:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d6c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d70:	4299      	cmp	r1, r3
 8000d72:	d909      	bls.n	8000d88 <__udivmoddi4+0x60>
 8000d74:	18eb      	adds	r3, r5, r3
 8000d76:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d7a:	f080 811b 	bcs.w	8000fb4 <__udivmoddi4+0x28c>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 8118 	bls.w	8000fb4 <__udivmoddi4+0x28c>
 8000d84:	3f02      	subs	r7, #2
 8000d86:	442b      	add	r3, r5
 8000d88:	1a5b      	subs	r3, r3, r1
 8000d8a:	b2a4      	uxth	r4, r4
 8000d8c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d90:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d98:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d9c:	45a4      	cmp	ip, r4
 8000d9e:	d909      	bls.n	8000db4 <__udivmoddi4+0x8c>
 8000da0:	192c      	adds	r4, r5, r4
 8000da2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da6:	f080 8107 	bcs.w	8000fb8 <__udivmoddi4+0x290>
 8000daa:	45a4      	cmp	ip, r4
 8000dac:	f240 8104 	bls.w	8000fb8 <__udivmoddi4+0x290>
 8000db0:	3802      	subs	r0, #2
 8000db2:	442c      	add	r4, r5
 8000db4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000db8:	eba4 040c 	sub.w	r4, r4, ip
 8000dbc:	2700      	movs	r7, #0
 8000dbe:	b11e      	cbz	r6, 8000dc8 <__udivmoddi4+0xa0>
 8000dc0:	40d4      	lsrs	r4, r2
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	e9c6 4300 	strd	r4, r3, [r6]
 8000dc8:	4639      	mov	r1, r7
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0xbe>
 8000dd2:	2e00      	cmp	r6, #0
 8000dd4:	f000 80eb 	beq.w	8000fae <__udivmoddi4+0x286>
 8000dd8:	2700      	movs	r7, #0
 8000dda:	e9c6 0100 	strd	r0, r1, [r6]
 8000dde:	4638      	mov	r0, r7
 8000de0:	4639      	mov	r1, r7
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f783 	clz	r7, r3
 8000dea:	2f00      	cmp	r7, #0
 8000dec:	d147      	bne.n	8000e7e <__udivmoddi4+0x156>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0xd0>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80fa 	bhi.w	8000fec <__udivmoddi4+0x2c4>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0303 	sbc.w	r3, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	4698      	mov	r8, r3
 8000e02:	2e00      	cmp	r6, #0
 8000e04:	d0e0      	beq.n	8000dc8 <__udivmoddi4+0xa0>
 8000e06:	e9c6 4800 	strd	r4, r8, [r6]
 8000e0a:	e7dd      	b.n	8000dc8 <__udivmoddi4+0xa0>
 8000e0c:	b902      	cbnz	r2, 8000e10 <__udivmoddi4+0xe8>
 8000e0e:	deff      	udf	#255	; 0xff
 8000e10:	fab2 f282 	clz	r2, r2
 8000e14:	2a00      	cmp	r2, #0
 8000e16:	f040 808f 	bne.w	8000f38 <__udivmoddi4+0x210>
 8000e1a:	1b49      	subs	r1, r1, r5
 8000e1c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e20:	fa1f f885 	uxth.w	r8, r5
 8000e24:	2701      	movs	r7, #1
 8000e26:	fbb1 fcfe 	udiv	ip, r1, lr
 8000e2a:	0c23      	lsrs	r3, r4, #16
 8000e2c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000e30:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e34:	fb08 f10c 	mul.w	r1, r8, ip
 8000e38:	4299      	cmp	r1, r3
 8000e3a:	d907      	bls.n	8000e4c <__udivmoddi4+0x124>
 8000e3c:	18eb      	adds	r3, r5, r3
 8000e3e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e42:	d202      	bcs.n	8000e4a <__udivmoddi4+0x122>
 8000e44:	4299      	cmp	r1, r3
 8000e46:	f200 80cd 	bhi.w	8000fe4 <__udivmoddi4+0x2bc>
 8000e4a:	4684      	mov	ip, r0
 8000e4c:	1a59      	subs	r1, r3, r1
 8000e4e:	b2a3      	uxth	r3, r4
 8000e50:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e54:	fb0e 1410 	mls	r4, lr, r0, r1
 8000e58:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000e5c:	fb08 f800 	mul.w	r8, r8, r0
 8000e60:	45a0      	cmp	r8, r4
 8000e62:	d907      	bls.n	8000e74 <__udivmoddi4+0x14c>
 8000e64:	192c      	adds	r4, r5, r4
 8000e66:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e6a:	d202      	bcs.n	8000e72 <__udivmoddi4+0x14a>
 8000e6c:	45a0      	cmp	r8, r4
 8000e6e:	f200 80b6 	bhi.w	8000fde <__udivmoddi4+0x2b6>
 8000e72:	4618      	mov	r0, r3
 8000e74:	eba4 0408 	sub.w	r4, r4, r8
 8000e78:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e7c:	e79f      	b.n	8000dbe <__udivmoddi4+0x96>
 8000e7e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e82:	40bb      	lsls	r3, r7
 8000e84:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e88:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e8c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e90:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e94:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e98:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e9c:	4325      	orrs	r5, r4
 8000e9e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000ea2:	0c2c      	lsrs	r4, r5, #16
 8000ea4:	fb08 3319 	mls	r3, r8, r9, r3
 8000ea8:	fa1f fa8e 	uxth.w	sl, lr
 8000eac:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000eb0:	fb09 f40a 	mul.w	r4, r9, sl
 8000eb4:	429c      	cmp	r4, r3
 8000eb6:	fa02 f207 	lsl.w	r2, r2, r7
 8000eba:	fa00 f107 	lsl.w	r1, r0, r7
 8000ebe:	d90b      	bls.n	8000ed8 <__udivmoddi4+0x1b0>
 8000ec0:	eb1e 0303 	adds.w	r3, lr, r3
 8000ec4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ec8:	f080 8087 	bcs.w	8000fda <__udivmoddi4+0x2b2>
 8000ecc:	429c      	cmp	r4, r3
 8000ece:	f240 8084 	bls.w	8000fda <__udivmoddi4+0x2b2>
 8000ed2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ed6:	4473      	add	r3, lr
 8000ed8:	1b1b      	subs	r3, r3, r4
 8000eda:	b2ad      	uxth	r5, r5
 8000edc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ee0:	fb08 3310 	mls	r3, r8, r0, r3
 8000ee4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000ee8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000eec:	45a2      	cmp	sl, r4
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x1da>
 8000ef0:	eb1e 0404 	adds.w	r4, lr, r4
 8000ef4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ef8:	d26b      	bcs.n	8000fd2 <__udivmoddi4+0x2aa>
 8000efa:	45a2      	cmp	sl, r4
 8000efc:	d969      	bls.n	8000fd2 <__udivmoddi4+0x2aa>
 8000efe:	3802      	subs	r0, #2
 8000f00:	4474      	add	r4, lr
 8000f02:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f06:	fba0 8902 	umull	r8, r9, r0, r2
 8000f0a:	eba4 040a 	sub.w	r4, r4, sl
 8000f0e:	454c      	cmp	r4, r9
 8000f10:	46c2      	mov	sl, r8
 8000f12:	464b      	mov	r3, r9
 8000f14:	d354      	bcc.n	8000fc0 <__udivmoddi4+0x298>
 8000f16:	d051      	beq.n	8000fbc <__udivmoddi4+0x294>
 8000f18:	2e00      	cmp	r6, #0
 8000f1a:	d069      	beq.n	8000ff0 <__udivmoddi4+0x2c8>
 8000f1c:	ebb1 050a 	subs.w	r5, r1, sl
 8000f20:	eb64 0403 	sbc.w	r4, r4, r3
 8000f24:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000f28:	40fd      	lsrs	r5, r7
 8000f2a:	40fc      	lsrs	r4, r7
 8000f2c:	ea4c 0505 	orr.w	r5, ip, r5
 8000f30:	e9c6 5400 	strd	r5, r4, [r6]
 8000f34:	2700      	movs	r7, #0
 8000f36:	e747      	b.n	8000dc8 <__udivmoddi4+0xa0>
 8000f38:	f1c2 0320 	rsb	r3, r2, #32
 8000f3c:	fa20 f703 	lsr.w	r7, r0, r3
 8000f40:	4095      	lsls	r5, r2
 8000f42:	fa01 f002 	lsl.w	r0, r1, r2
 8000f46:	fa21 f303 	lsr.w	r3, r1, r3
 8000f4a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000f4e:	4338      	orrs	r0, r7
 8000f50:	0c01      	lsrs	r1, r0, #16
 8000f52:	fbb3 f7fe 	udiv	r7, r3, lr
 8000f56:	fa1f f885 	uxth.w	r8, r5
 8000f5a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000f5e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f62:	fb07 f308 	mul.w	r3, r7, r8
 8000f66:	428b      	cmp	r3, r1
 8000f68:	fa04 f402 	lsl.w	r4, r4, r2
 8000f6c:	d907      	bls.n	8000f7e <__udivmoddi4+0x256>
 8000f6e:	1869      	adds	r1, r5, r1
 8000f70:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f74:	d22f      	bcs.n	8000fd6 <__udivmoddi4+0x2ae>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	d92d      	bls.n	8000fd6 <__udivmoddi4+0x2ae>
 8000f7a:	3f02      	subs	r7, #2
 8000f7c:	4429      	add	r1, r5
 8000f7e:	1acb      	subs	r3, r1, r3
 8000f80:	b281      	uxth	r1, r0
 8000f82:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f86:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f8e:	fb00 f308 	mul.w	r3, r0, r8
 8000f92:	428b      	cmp	r3, r1
 8000f94:	d907      	bls.n	8000fa6 <__udivmoddi4+0x27e>
 8000f96:	1869      	adds	r1, r5, r1
 8000f98:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f9c:	d217      	bcs.n	8000fce <__udivmoddi4+0x2a6>
 8000f9e:	428b      	cmp	r3, r1
 8000fa0:	d915      	bls.n	8000fce <__udivmoddi4+0x2a6>
 8000fa2:	3802      	subs	r0, #2
 8000fa4:	4429      	add	r1, r5
 8000fa6:	1ac9      	subs	r1, r1, r3
 8000fa8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000fac:	e73b      	b.n	8000e26 <__udivmoddi4+0xfe>
 8000fae:	4637      	mov	r7, r6
 8000fb0:	4630      	mov	r0, r6
 8000fb2:	e709      	b.n	8000dc8 <__udivmoddi4+0xa0>
 8000fb4:	4607      	mov	r7, r0
 8000fb6:	e6e7      	b.n	8000d88 <__udivmoddi4+0x60>
 8000fb8:	4618      	mov	r0, r3
 8000fba:	e6fb      	b.n	8000db4 <__udivmoddi4+0x8c>
 8000fbc:	4541      	cmp	r1, r8
 8000fbe:	d2ab      	bcs.n	8000f18 <__udivmoddi4+0x1f0>
 8000fc0:	ebb8 0a02 	subs.w	sl, r8, r2
 8000fc4:	eb69 020e 	sbc.w	r2, r9, lr
 8000fc8:	3801      	subs	r0, #1
 8000fca:	4613      	mov	r3, r2
 8000fcc:	e7a4      	b.n	8000f18 <__udivmoddi4+0x1f0>
 8000fce:	4660      	mov	r0, ip
 8000fd0:	e7e9      	b.n	8000fa6 <__udivmoddi4+0x27e>
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	e795      	b.n	8000f02 <__udivmoddi4+0x1da>
 8000fd6:	4667      	mov	r7, ip
 8000fd8:	e7d1      	b.n	8000f7e <__udivmoddi4+0x256>
 8000fda:	4681      	mov	r9, r0
 8000fdc:	e77c      	b.n	8000ed8 <__udivmoddi4+0x1b0>
 8000fde:	3802      	subs	r0, #2
 8000fe0:	442c      	add	r4, r5
 8000fe2:	e747      	b.n	8000e74 <__udivmoddi4+0x14c>
 8000fe4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fe8:	442b      	add	r3, r5
 8000fea:	e72f      	b.n	8000e4c <__udivmoddi4+0x124>
 8000fec:	4638      	mov	r0, r7
 8000fee:	e708      	b.n	8000e02 <__udivmoddi4+0xda>
 8000ff0:	4637      	mov	r7, r6
 8000ff2:	e6e9      	b.n	8000dc8 <__udivmoddi4+0xa0>

08000ff4 <__aeabi_idiv0>:
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop

08000ff8 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b092      	sub	sp, #72	; 0x48
 8000ffc:	af00      	add	r7, sp, #0
  ADC_MultiModeTypeDef multimode = {0};
 8000ffe:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001002:	2200      	movs	r2, #0
 8001004:	601a      	str	r2, [r3, #0]
 8001006:	605a      	str	r2, [r3, #4]
 8001008:	609a      	str	r2, [r3, #8]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 800100a:	463b      	mov	r3, r7
 800100c:	223c      	movs	r2, #60	; 0x3c
 800100e:	2100      	movs	r1, #0
 8001010:	4618      	mov	r0, r3
 8001012:	f00b faca 	bl	800c5aa <memset>

  /** Common config 
  */
  hadc1.Instance = ADC1;
 8001016:	4b43      	ldr	r3, [pc, #268]	; (8001124 <MX_ADC1_Init+0x12c>)
 8001018:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800101c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 800101e:	4b41      	ldr	r3, [pc, #260]	; (8001124 <MX_ADC1_Init+0x12c>)
 8001020:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001024:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001026:	4b3f      	ldr	r3, [pc, #252]	; (8001124 <MX_ADC1_Init+0x12c>)
 8001028:	2200      	movs	r2, #0
 800102a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800102c:	4b3d      	ldr	r3, [pc, #244]	; (8001124 <MX_ADC1_Init+0x12c>)
 800102e:	2200      	movs	r2, #0
 8001030:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8001032:	4b3c      	ldr	r3, [pc, #240]	; (8001124 <MX_ADC1_Init+0x12c>)
 8001034:	2200      	movs	r2, #0
 8001036:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001038:	4b3a      	ldr	r3, [pc, #232]	; (8001124 <MX_ADC1_Init+0x12c>)
 800103a:	2201      	movs	r2, #1
 800103c:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800103e:	4b39      	ldr	r3, [pc, #228]	; (8001124 <MX_ADC1_Init+0x12c>)
 8001040:	2204      	movs	r2, #4
 8001042:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001044:	4b37      	ldr	r3, [pc, #220]	; (8001124 <MX_ADC1_Init+0x12c>)
 8001046:	2200      	movs	r2, #0
 8001048:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800104a:	4b36      	ldr	r3, [pc, #216]	; (8001124 <MX_ADC1_Init+0x12c>)
 800104c:	2200      	movs	r2, #0
 800104e:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8001050:	4b34      	ldr	r3, [pc, #208]	; (8001124 <MX_ADC1_Init+0x12c>)
 8001052:	2201      	movs	r2, #1
 8001054:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001056:	4b33      	ldr	r3, [pc, #204]	; (8001124 <MX_ADC1_Init+0x12c>)
 8001058:	2200      	movs	r2, #0
 800105a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800105e:	4b31      	ldr	r3, [pc, #196]	; (8001124 <MX_ADC1_Init+0x12c>)
 8001060:	2200      	movs	r2, #0
 8001062:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001066:	4b2f      	ldr	r3, [pc, #188]	; (8001124 <MX_ADC1_Init+0x12c>)
 8001068:	2200      	movs	r2, #0
 800106a:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 800106c:	4b2d      	ldr	r3, [pc, #180]	; (8001124 <MX_ADC1_Init+0x12c>)
 800106e:	2200      	movs	r2, #0
 8001070:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001074:	482b      	ldr	r0, [pc, #172]	; (8001124 <MX_ADC1_Init+0x12c>)
 8001076:	f003 fc25 	bl	80048c4 <HAL_ADC_Init>
 800107a:	4603      	mov	r3, r0
 800107c:	2b00      	cmp	r3, #0
 800107e:	d001      	beq.n	8001084 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8001080:	f002 fce6 	bl	8003a50 <Error_Handler>
  }
  /** Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001084:	2300      	movs	r3, #0
 8001086:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001088:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800108c:	4619      	mov	r1, r3
 800108e:	4825      	ldr	r0, [pc, #148]	; (8001124 <MX_ADC1_Init+0x12c>)
 8001090:	f005 f81a 	bl	80060c8 <HAL_ADCEx_MultiModeConfigChannel>
 8001094:	4603      	mov	r3, r0
 8001096:	2b00      	cmp	r3, #0
 8001098:	d001      	beq.n	800109e <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 800109a:	f002 fcd9 	bl	8003a50 <Error_Handler>
  }
  /** Configure Injected Channel 
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 800109e:	4b22      	ldr	r3, [pc, #136]	; (8001128 <MX_ADC1_Init+0x130>)
 80010a0:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 80010a2:	2309      	movs	r3, #9
 80010a4:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_6CYCLES_5;
 80010a6:	2301      	movs	r3, #1
 80010a8:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 80010aa:	237f      	movs	r3, #127	; 0x7f
 80010ac:	60fb      	str	r3, [r7, #12]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 80010ae:	2304      	movs	r3, #4
 80010b0:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedOffset = 0;
 80010b2:	2300      	movs	r3, #0
 80010b4:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedNbrOfConversion = 2;
 80010b6:	2302      	movs	r3, #2
 80010b8:	623b      	str	r3, [r7, #32]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 80010ba:	2300      	movs	r3, #0
 80010bc:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  sConfigInjected.AutoInjectedConv = DISABLE;
 80010c0:	2300      	movs	r3, #0
 80010c2:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  sConfigInjected.QueueInjectedContext = DISABLE;
 80010c6:	2300      	movs	r3, #0
 80010c8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_CC4;
 80010cc:	2384      	movs	r3, #132	; 0x84
 80010ce:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 80010d0:	2380      	movs	r3, #128	; 0x80
 80010d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigInjected.InjecOversamplingMode = DISABLE;
 80010d4:	2300      	movs	r3, #0
 80010d6:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 80010da:	463b      	mov	r3, r7
 80010dc:	4619      	mov	r1, r3
 80010de:	4811      	ldr	r0, [pc, #68]	; (8001124 <MX_ADC1_Init+0x12c>)
 80010e0:	f004 fb9a 	bl	8005818 <HAL_ADCEx_InjectedConfigChannel>
 80010e4:	4603      	mov	r3, r0
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d001      	beq.n	80010ee <MX_ADC1_Init+0xf6>
  {
    Error_Handler();
 80010ea:	f002 fcb1 	bl	8003a50 <Error_Handler>
  }
  /** Configure Injected Channel 
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_12;
 80010ee:	4b0f      	ldr	r3, [pc, #60]	; (800112c <MX_ADC1_Init+0x134>)
 80010f0:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 80010f2:	f240 130f 	movw	r3, #271	; 0x10f
 80010f6:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_1;
 80010f8:	2300      	movs	r3, #0
 80010fa:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedOffsetSign = ADC_OFFSET_SIGN_POSITIVE;
 80010fc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001100:	61bb      	str	r3, [r7, #24]
  sConfigInjected.InjectedOffsetSaturation = ENABLE;
 8001102:	2301      	movs	r3, #1
 8001104:	773b      	strb	r3, [r7, #28]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8001106:	463b      	mov	r3, r7
 8001108:	4619      	mov	r1, r3
 800110a:	4806      	ldr	r0, [pc, #24]	; (8001124 <MX_ADC1_Init+0x12c>)
 800110c:	f004 fb84 	bl	8005818 <HAL_ADCEx_InjectedConfigChannel>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d001      	beq.n	800111a <MX_ADC1_Init+0x122>
  {
    Error_Handler();
 8001116:	f002 fc9b 	bl	8003a50 <Error_Handler>
  }

}
 800111a:	bf00      	nop
 800111c:	3748      	adds	r7, #72	; 0x48
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	20000290 	.word	0x20000290
 8001128:	0c900008 	.word	0x0c900008
 800112c:	32601000 	.word	0x32601000

08001130 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b090      	sub	sp, #64	; 0x40
 8001134:	af00      	add	r7, sp, #0
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8001136:	1d3b      	adds	r3, r7, #4
 8001138:	223c      	movs	r2, #60	; 0x3c
 800113a:	2100      	movs	r1, #0
 800113c:	4618      	mov	r0, r3
 800113e:	f00b fa34 	bl	800c5aa <memset>

  /** Common config 
  */
  hadc2.Instance = ADC2;
 8001142:	4b34      	ldr	r3, [pc, #208]	; (8001214 <MX_ADC2_Init+0xe4>)
 8001144:	4a34      	ldr	r2, [pc, #208]	; (8001218 <MX_ADC2_Init+0xe8>)
 8001146:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8001148:	4b32      	ldr	r3, [pc, #200]	; (8001214 <MX_ADC2_Init+0xe4>)
 800114a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800114e:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001150:	4b30      	ldr	r3, [pc, #192]	; (8001214 <MX_ADC2_Init+0xe4>)
 8001152:	2200      	movs	r2, #0
 8001154:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001156:	4b2f      	ldr	r3, [pc, #188]	; (8001214 <MX_ADC2_Init+0xe4>)
 8001158:	2200      	movs	r2, #0
 800115a:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 800115c:	4b2d      	ldr	r3, [pc, #180]	; (8001214 <MX_ADC2_Init+0xe4>)
 800115e:	2200      	movs	r2, #0
 8001160:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001162:	4b2c      	ldr	r3, [pc, #176]	; (8001214 <MX_ADC2_Init+0xe4>)
 8001164:	2200      	movs	r2, #0
 8001166:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001168:	4b2a      	ldr	r3, [pc, #168]	; (8001214 <MX_ADC2_Init+0xe4>)
 800116a:	2204      	movs	r2, #4
 800116c:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800116e:	4b29      	ldr	r3, [pc, #164]	; (8001214 <MX_ADC2_Init+0xe4>)
 8001170:	2200      	movs	r2, #0
 8001172:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001174:	4b27      	ldr	r3, [pc, #156]	; (8001214 <MX_ADC2_Init+0xe4>)
 8001176:	2200      	movs	r2, #0
 8001178:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 800117a:	4b26      	ldr	r3, [pc, #152]	; (8001214 <MX_ADC2_Init+0xe4>)
 800117c:	2201      	movs	r2, #1
 800117e:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001180:	4b24      	ldr	r3, [pc, #144]	; (8001214 <MX_ADC2_Init+0xe4>)
 8001182:	2200      	movs	r2, #0
 8001184:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001188:	4b22      	ldr	r3, [pc, #136]	; (8001214 <MX_ADC2_Init+0xe4>)
 800118a:	2200      	movs	r2, #0
 800118c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001190:	4b20      	ldr	r3, [pc, #128]	; (8001214 <MX_ADC2_Init+0xe4>)
 8001192:	2200      	movs	r2, #0
 8001194:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8001196:	4b1f      	ldr	r3, [pc, #124]	; (8001214 <MX_ADC2_Init+0xe4>)
 8001198:	2200      	movs	r2, #0
 800119a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800119e:	481d      	ldr	r0, [pc, #116]	; (8001214 <MX_ADC2_Init+0xe4>)
 80011a0:	f003 fb90 	bl	80048c4 <HAL_ADC_Init>
 80011a4:	4603      	mov	r3, r0
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d001      	beq.n	80011ae <MX_ADC2_Init+0x7e>
  {
    Error_Handler();
 80011aa:	f002 fc51 	bl	8003a50 <Error_Handler>
  }
  /** Configure Injected Channel 
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 80011ae:	4b1b      	ldr	r3, [pc, #108]	; (800121c <MX_ADC2_Init+0xec>)
 80011b0:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 80011b2:	2309      	movs	r3, #9
 80011b4:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_6CYCLES_5;
 80011b6:	2301      	movs	r3, #1
 80011b8:	60fb      	str	r3, [r7, #12]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 80011ba:	237f      	movs	r3, #127	; 0x7f
 80011bc:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_1;
 80011be:	2300      	movs	r3, #0
 80011c0:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedOffset = 0;
 80011c2:	2300      	movs	r3, #0
 80011c4:	61bb      	str	r3, [r7, #24]
  sConfigInjected.InjectedOffsetSign = ADC_OFFSET_SIGN_POSITIVE;
 80011c6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80011ca:	61fb      	str	r3, [r7, #28]
  sConfigInjected.InjectedOffsetSaturation = ENABLE;
 80011cc:	2301      	movs	r3, #1
 80011ce:	f887 3020 	strb.w	r3, [r7, #32]
  sConfigInjected.InjectedNbrOfConversion = 1;
 80011d2:	2301      	movs	r3, #1
 80011d4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 80011d6:	2300      	movs	r3, #0
 80011d8:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  sConfigInjected.AutoInjectedConv = DISABLE;
 80011dc:	2300      	movs	r3, #0
 80011de:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
  sConfigInjected.QueueInjectedContext = DISABLE;
 80011e2:	2300      	movs	r3, #0
 80011e4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_CC4;
 80011e8:	2384      	movs	r3, #132	; 0x84
 80011ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 80011ec:	2380      	movs	r3, #128	; 0x80
 80011ee:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigInjected.InjecOversamplingMode = DISABLE;
 80011f0:	2300      	movs	r3, #0
 80011f2:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 80011f6:	1d3b      	adds	r3, r7, #4
 80011f8:	4619      	mov	r1, r3
 80011fa:	4806      	ldr	r0, [pc, #24]	; (8001214 <MX_ADC2_Init+0xe4>)
 80011fc:	f004 fb0c 	bl	8005818 <HAL_ADCEx_InjectedConfigChannel>
 8001200:	4603      	mov	r3, r0
 8001202:	2b00      	cmp	r3, #0
 8001204:	d001      	beq.n	800120a <MX_ADC2_Init+0xda>
  {
    Error_Handler();
 8001206:	f002 fc23 	bl	8003a50 <Error_Handler>
  }

}
 800120a:	bf00      	nop
 800120c:	3740      	adds	r7, #64	; 0x40
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	20000224 	.word	0x20000224
 8001218:	50000100 	.word	0x50000100
 800121c:	0c900008 	.word	0x0c900008

08001220 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b08c      	sub	sp, #48	; 0x30
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001228:	f107 031c 	add.w	r3, r7, #28
 800122c:	2200      	movs	r2, #0
 800122e:	601a      	str	r2, [r3, #0]
 8001230:	605a      	str	r2, [r3, #4]
 8001232:	609a      	str	r2, [r3, #8]
 8001234:	60da      	str	r2, [r3, #12]
 8001236:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001240:	d14e      	bne.n	80012e0 <HAL_ADC_MspInit+0xc0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001242:	4b47      	ldr	r3, [pc, #284]	; (8001360 <HAL_ADC_MspInit+0x140>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	3301      	adds	r3, #1
 8001248:	4a45      	ldr	r2, [pc, #276]	; (8001360 <HAL_ADC_MspInit+0x140>)
 800124a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800124c:	4b44      	ldr	r3, [pc, #272]	; (8001360 <HAL_ADC_MspInit+0x140>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	2b01      	cmp	r3, #1
 8001252:	d10b      	bne.n	800126c <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001254:	4b43      	ldr	r3, [pc, #268]	; (8001364 <HAL_ADC_MspInit+0x144>)
 8001256:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001258:	4a42      	ldr	r2, [pc, #264]	; (8001364 <HAL_ADC_MspInit+0x144>)
 800125a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800125e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001260:	4b40      	ldr	r3, [pc, #256]	; (8001364 <HAL_ADC_MspInit+0x144>)
 8001262:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001264:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001268:	61bb      	str	r3, [r7, #24]
 800126a:	69bb      	ldr	r3, [r7, #24]
    }
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800126c:	4b3d      	ldr	r3, [pc, #244]	; (8001364 <HAL_ADC_MspInit+0x144>)
 800126e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001270:	4a3c      	ldr	r2, [pc, #240]	; (8001364 <HAL_ADC_MspInit+0x144>)
 8001272:	f043 0301 	orr.w	r3, r3, #1
 8001276:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001278:	4b3a      	ldr	r3, [pc, #232]	; (8001364 <HAL_ADC_MspInit+0x144>)
 800127a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800127c:	f003 0301 	and.w	r3, r3, #1
 8001280:	617b      	str	r3, [r7, #20]
 8001282:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001284:	4b37      	ldr	r3, [pc, #220]	; (8001364 <HAL_ADC_MspInit+0x144>)
 8001286:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001288:	4a36      	ldr	r2, [pc, #216]	; (8001364 <HAL_ADC_MspInit+0x144>)
 800128a:	f043 0302 	orr.w	r3, r3, #2
 800128e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001290:	4b34      	ldr	r3, [pc, #208]	; (8001364 <HAL_ADC_MspInit+0x144>)
 8001292:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001294:	f003 0302 	and.w	r3, r3, #2
 8001298:	613b      	str	r3, [r7, #16]
 800129a:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration    
    PA0     ------> ADC1_IN1
    PA2     ------> ADC1_IN3
    PB1     ------> ADC1_IN12 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 800129c:	2305      	movs	r3, #5
 800129e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012a0:	2303      	movs	r3, #3
 80012a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a4:	2300      	movs	r3, #0
 80012a6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012a8:	f107 031c 	add.w	r3, r7, #28
 80012ac:	4619      	mov	r1, r3
 80012ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012b2:	f005 f91f 	bl	80064f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80012b6:	2302      	movs	r3, #2
 80012b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012ba:	2303      	movs	r3, #3
 80012bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012be:	2300      	movs	r3, #0
 80012c0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012c2:	f107 031c 	add.w	r3, r7, #28
 80012c6:	4619      	mov	r1, r3
 80012c8:	4827      	ldr	r0, [pc, #156]	; (8001368 <HAL_ADC_MspInit+0x148>)
 80012ca:	f005 f913 	bl	80064f4 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 2, 0);
 80012ce:	2200      	movs	r2, #0
 80012d0:	2102      	movs	r1, #2
 80012d2:	2012      	movs	r0, #18
 80012d4:	f005 f873 	bl	80063be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80012d8:	2012      	movs	r0, #18
 80012da:	f005 f88a 	bl	80063f2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 80012de:	e03a      	b.n	8001356 <HAL_ADC_MspInit+0x136>
  else if(adcHandle->Instance==ADC2)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	4a21      	ldr	r2, [pc, #132]	; (800136c <HAL_ADC_MspInit+0x14c>)
 80012e6:	4293      	cmp	r3, r2
 80012e8:	d135      	bne.n	8001356 <HAL_ADC_MspInit+0x136>
    HAL_RCC_ADC12_CLK_ENABLED++;
 80012ea:	4b1d      	ldr	r3, [pc, #116]	; (8001360 <HAL_ADC_MspInit+0x140>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	3301      	adds	r3, #1
 80012f0:	4a1b      	ldr	r2, [pc, #108]	; (8001360 <HAL_ADC_MspInit+0x140>)
 80012f2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80012f4:	4b1a      	ldr	r3, [pc, #104]	; (8001360 <HAL_ADC_MspInit+0x140>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	2b01      	cmp	r3, #1
 80012fa:	d10b      	bne.n	8001314 <HAL_ADC_MspInit+0xf4>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80012fc:	4b19      	ldr	r3, [pc, #100]	; (8001364 <HAL_ADC_MspInit+0x144>)
 80012fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001300:	4a18      	ldr	r2, [pc, #96]	; (8001364 <HAL_ADC_MspInit+0x144>)
 8001302:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001306:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001308:	4b16      	ldr	r3, [pc, #88]	; (8001364 <HAL_ADC_MspInit+0x144>)
 800130a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800130c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001310:	60fb      	str	r3, [r7, #12]
 8001312:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001314:	4b13      	ldr	r3, [pc, #76]	; (8001364 <HAL_ADC_MspInit+0x144>)
 8001316:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001318:	4a12      	ldr	r2, [pc, #72]	; (8001364 <HAL_ADC_MspInit+0x144>)
 800131a:	f043 0301 	orr.w	r3, r3, #1
 800131e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001320:	4b10      	ldr	r3, [pc, #64]	; (8001364 <HAL_ADC_MspInit+0x144>)
 8001322:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001324:	f003 0301 	and.w	r3, r3, #1
 8001328:	60bb      	str	r3, [r7, #8]
 800132a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800132c:	2340      	movs	r3, #64	; 0x40
 800132e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001330:	2303      	movs	r3, #3
 8001332:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001334:	2300      	movs	r3, #0
 8001336:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001338:	f107 031c 	add.w	r3, r7, #28
 800133c:	4619      	mov	r1, r3
 800133e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001342:	f005 f8d7 	bl	80064f4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 2, 0);
 8001346:	2200      	movs	r2, #0
 8001348:	2102      	movs	r1, #2
 800134a:	2012      	movs	r0, #18
 800134c:	f005 f837 	bl	80063be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001350:	2012      	movs	r0, #18
 8001352:	f005 f84e 	bl	80063f2 <HAL_NVIC_EnableIRQ>
}
 8001356:	bf00      	nop
 8001358:	3730      	adds	r7, #48	; 0x30
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}
 800135e:	bf00      	nop
 8001360:	20000208 	.word	0x20000208
 8001364:	40021000 	.word	0x40021000
 8001368:	48000400 	.word	0x48000400
 800136c:	50000100 	.word	0x50000100

08001370 <cJSON_GetStringValue>:
{
    return (const char*) (global_error.json + global_error.position);
}

CJSON_PUBLIC(char *) cJSON_GetStringValue(const cJSON * const item) 
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b082      	sub	sp, #8
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
    if (!cJSON_IsString(item)) 
 8001378:	6878      	ldr	r0, [r7, #4]
 800137a:	f001 f93f 	bl	80025fc <cJSON_IsString>
 800137e:	4603      	mov	r3, r0
 8001380:	2b00      	cmp	r3, #0
 8001382:	d101      	bne.n	8001388 <cJSON_GetStringValue+0x18>
    {
        return NULL;
 8001384:	2300      	movs	r3, #0
 8001386:	e001      	b.n	800138c <cJSON_GetStringValue+0x1c>
    }

    return item->valuestring;
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	691b      	ldr	r3, [r3, #16]
}
 800138c:	4618      	mov	r0, r3
 800138e:	3708      	adds	r7, #8
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}

08001394 <case_insensitive_strcmp>:
    return version;
}

/* Case insensitive string comparison, doesn't consider two NULL pointers equal though */
static int case_insensitive_strcmp(const unsigned char *string1, const unsigned char *string2)
{
 8001394:	b590      	push	{r4, r7, lr}
 8001396:	b085      	sub	sp, #20
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
 800139c:	6039      	str	r1, [r7, #0]
    if ((string1 == NULL) || (string2 == NULL))
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d002      	beq.n	80013aa <case_insensitive_strcmp+0x16>
 80013a4:	683b      	ldr	r3, [r7, #0]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d101      	bne.n	80013ae <case_insensitive_strcmp+0x1a>
    {
        return 1;
 80013aa:	2301      	movs	r3, #1
 80013ac:	e05e      	b.n	800146c <case_insensitive_strcmp+0xd8>
    }

    if (string1 == string2)
 80013ae:	687a      	ldr	r2, [r7, #4]
 80013b0:	683b      	ldr	r3, [r7, #0]
 80013b2:	429a      	cmp	r2, r3
 80013b4:	d10d      	bne.n	80013d2 <case_insensitive_strcmp+0x3e>
    {
        return 0;
 80013b6:	2300      	movs	r3, #0
 80013b8:	e058      	b.n	800146c <case_insensitive_strcmp+0xd8>
    }

    for(; tolower(*string1) == tolower(*string2); (void)string1++, string2++)
    {
        if (*string1 == '\0')
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	781b      	ldrb	r3, [r3, #0]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d101      	bne.n	80013c6 <case_insensitive_strcmp+0x32>
        {
            return 0;
 80013c2:	2300      	movs	r3, #0
 80013c4:	e052      	b.n	800146c <case_insensitive_strcmp+0xd8>
    for(; tolower(*string1) == tolower(*string2); (void)string1++, string2++)
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	3301      	adds	r3, #1
 80013ca:	607b      	str	r3, [r7, #4]
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	3301      	adds	r3, #1
 80013d0:	603b      	str	r3, [r7, #0]
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	781b      	ldrb	r3, [r3, #0]
 80013d6:	73fb      	strb	r3, [r7, #15]
 80013d8:	f00b f8ac 	bl	800c534 <__locale_ctype_ptr>
 80013dc:	4602      	mov	r2, r0
 80013de:	7bfb      	ldrb	r3, [r7, #15]
 80013e0:	3301      	adds	r3, #1
 80013e2:	4413      	add	r3, r2
 80013e4:	781b      	ldrb	r3, [r3, #0]
 80013e6:	f003 0303 	and.w	r3, r3, #3
 80013ea:	2b01      	cmp	r3, #1
 80013ec:	d103      	bne.n	80013f6 <case_insensitive_strcmp+0x62>
 80013ee:	7bfb      	ldrb	r3, [r7, #15]
 80013f0:	f103 0420 	add.w	r4, r3, #32
 80013f4:	e000      	b.n	80013f8 <case_insensitive_strcmp+0x64>
 80013f6:	7bfc      	ldrb	r4, [r7, #15]
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	73bb      	strb	r3, [r7, #14]
 80013fe:	f00b f899 	bl	800c534 <__locale_ctype_ptr>
 8001402:	4602      	mov	r2, r0
 8001404:	7bbb      	ldrb	r3, [r7, #14]
 8001406:	3301      	adds	r3, #1
 8001408:	4413      	add	r3, r2
 800140a:	781b      	ldrb	r3, [r3, #0]
 800140c:	f003 0303 	and.w	r3, r3, #3
 8001410:	2b01      	cmp	r3, #1
 8001412:	d102      	bne.n	800141a <case_insensitive_strcmp+0x86>
 8001414:	7bbb      	ldrb	r3, [r7, #14]
 8001416:	3320      	adds	r3, #32
 8001418:	e000      	b.n	800141c <case_insensitive_strcmp+0x88>
 800141a:	7bbb      	ldrb	r3, [r7, #14]
 800141c:	429c      	cmp	r4, r3
 800141e:	d0cc      	beq.n	80013ba <case_insensitive_strcmp+0x26>
        }
    }

    return tolower(*string1) - tolower(*string2);
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	781b      	ldrb	r3, [r3, #0]
 8001424:	737b      	strb	r3, [r7, #13]
 8001426:	f00b f885 	bl	800c534 <__locale_ctype_ptr>
 800142a:	4602      	mov	r2, r0
 800142c:	7b7b      	ldrb	r3, [r7, #13]
 800142e:	3301      	adds	r3, #1
 8001430:	4413      	add	r3, r2
 8001432:	781b      	ldrb	r3, [r3, #0]
 8001434:	f003 0303 	and.w	r3, r3, #3
 8001438:	2b01      	cmp	r3, #1
 800143a:	d103      	bne.n	8001444 <case_insensitive_strcmp+0xb0>
 800143c:	7b7b      	ldrb	r3, [r7, #13]
 800143e:	f103 0420 	add.w	r4, r3, #32
 8001442:	e000      	b.n	8001446 <case_insensitive_strcmp+0xb2>
 8001444:	7b7c      	ldrb	r4, [r7, #13]
 8001446:	683b      	ldr	r3, [r7, #0]
 8001448:	781b      	ldrb	r3, [r3, #0]
 800144a:	733b      	strb	r3, [r7, #12]
 800144c:	f00b f872 	bl	800c534 <__locale_ctype_ptr>
 8001450:	4602      	mov	r2, r0
 8001452:	7b3b      	ldrb	r3, [r7, #12]
 8001454:	3301      	adds	r3, #1
 8001456:	4413      	add	r3, r2
 8001458:	781b      	ldrb	r3, [r3, #0]
 800145a:	f003 0303 	and.w	r3, r3, #3
 800145e:	2b01      	cmp	r3, #1
 8001460:	d102      	bne.n	8001468 <case_insensitive_strcmp+0xd4>
 8001462:	7b3b      	ldrb	r3, [r7, #12]
 8001464:	3320      	adds	r3, #32
 8001466:	e000      	b.n	800146a <case_insensitive_strcmp+0xd6>
 8001468:	7b3b      	ldrb	r3, [r7, #12]
 800146a:	1ae3      	subs	r3, r4, r3
}
 800146c:	4618      	mov	r0, r3
 800146e:	3714      	adds	r7, #20
 8001470:	46bd      	mov	sp, r7
 8001472:	bd90      	pop	{r4, r7, pc}

08001474 <cJSON_New_Item>:
    }
}

/* Internal constructor. */
static cJSON *cJSON_New_Item(const internal_hooks * const hooks)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b084      	sub	sp, #16
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
    cJSON* node = (cJSON*)hooks->allocate(sizeof(cJSON));
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	2028      	movs	r0, #40	; 0x28
 8001482:	4798      	blx	r3
 8001484:	60f8      	str	r0, [r7, #12]
    if (node)
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	2b00      	cmp	r3, #0
 800148a:	d004      	beq.n	8001496 <cJSON_New_Item+0x22>
    {
        memset(node, '\0', sizeof(cJSON));
 800148c:	2228      	movs	r2, #40	; 0x28
 800148e:	2100      	movs	r1, #0
 8001490:	68f8      	ldr	r0, [r7, #12]
 8001492:	f00b f88a 	bl	800c5aa <memset>
    }

    return node;
 8001496:	68fb      	ldr	r3, [r7, #12]
}
 8001498:	4618      	mov	r0, r3
 800149a:	3710      	adds	r7, #16
 800149c:	46bd      	mov	sp, r7
 800149e:	bd80      	pop	{r7, pc}

080014a0 <cJSON_Delete>:

/* Delete a cJSON structure. */
CJSON_PUBLIC(void) cJSON_Delete(cJSON *item)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b084      	sub	sp, #16
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
    cJSON *next = NULL;
 80014a8:	2300      	movs	r3, #0
 80014aa:	60fb      	str	r3, [r7, #12]
    while (item != NULL)
 80014ac:	e037      	b.n	800151e <cJSON_Delete+0x7e>
    {
        next = item->next;
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	60fb      	str	r3, [r7, #12]
        if (!(item->type & cJSON_IsReference) && (item->child != NULL))
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	68db      	ldr	r3, [r3, #12]
 80014b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d108      	bne.n	80014d2 <cJSON_Delete+0x32>
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	689b      	ldr	r3, [r3, #8]
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d004      	beq.n	80014d2 <cJSON_Delete+0x32>
        {
            cJSON_Delete(item->child);
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	689b      	ldr	r3, [r3, #8]
 80014cc:	4618      	mov	r0, r3
 80014ce:	f7ff ffe7 	bl	80014a0 <cJSON_Delete>
        }
        if (!(item->type & cJSON_IsReference) && (item->valuestring != NULL))
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	68db      	ldr	r3, [r3, #12]
 80014d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d109      	bne.n	80014f2 <cJSON_Delete+0x52>
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	691b      	ldr	r3, [r3, #16]
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d005      	beq.n	80014f2 <cJSON_Delete+0x52>
        {
            global_hooks.deallocate(item->valuestring);
 80014e6:	4b11      	ldr	r3, [pc, #68]	; (800152c <cJSON_Delete+0x8c>)
 80014e8:	685b      	ldr	r3, [r3, #4]
 80014ea:	687a      	ldr	r2, [r7, #4]
 80014ec:	6912      	ldr	r2, [r2, #16]
 80014ee:	4610      	mov	r0, r2
 80014f0:	4798      	blx	r3
        }
        if (!(item->type & cJSON_StringIsConst) && (item->string != NULL))
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	68db      	ldr	r3, [r3, #12]
 80014f6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d109      	bne.n	8001512 <cJSON_Delete+0x72>
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	6a1b      	ldr	r3, [r3, #32]
 8001502:	2b00      	cmp	r3, #0
 8001504:	d005      	beq.n	8001512 <cJSON_Delete+0x72>
        {
            global_hooks.deallocate(item->string);
 8001506:	4b09      	ldr	r3, [pc, #36]	; (800152c <cJSON_Delete+0x8c>)
 8001508:	685b      	ldr	r3, [r3, #4]
 800150a:	687a      	ldr	r2, [r7, #4]
 800150c:	6a12      	ldr	r2, [r2, #32]
 800150e:	4610      	mov	r0, r2
 8001510:	4798      	blx	r3
        }
        global_hooks.deallocate(item);
 8001512:	4b06      	ldr	r3, [pc, #24]	; (800152c <cJSON_Delete+0x8c>)
 8001514:	685b      	ldr	r3, [r3, #4]
 8001516:	6878      	ldr	r0, [r7, #4]
 8001518:	4798      	blx	r3
        item = next;
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	607b      	str	r3, [r7, #4]
    while (item != NULL)
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	2b00      	cmp	r3, #0
 8001522:	d1c4      	bne.n	80014ae <cJSON_Delete+0xe>
    }
}
 8001524:	bf00      	nop
 8001526:	3710      	adds	r7, #16
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}
 800152c:	20000000 	.word	0x20000000

08001530 <get_decimal_point>:

/* get the decimal point character of the current locale */
static unsigned char get_decimal_point(void)
{
 8001530:	b480      	push	{r7}
 8001532:	af00      	add	r7, sp, #0
#ifdef ENABLE_LOCALES
    struct lconv *lconv = localeconv();
    return (unsigned char) lconv->decimal_point[0];
#else
    return '.';
 8001534:	232e      	movs	r3, #46	; 0x2e
#endif
}
 8001536:	4618      	mov	r0, r3
 8001538:	46bd      	mov	sp, r7
 800153a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153e:	4770      	bx	lr

08001540 <parse_number>:
/* get a pointer to the buffer at the position */
#define buffer_at_offset(buffer) ((buffer)->content + (buffer)->offset)

/* Parse the input text to generate a number, and populate the result into item. */
static cJSON_bool parse_number(cJSON * const item, parse_buffer * const input_buffer)
{
 8001540:	b590      	push	{r4, r7, lr}
 8001542:	b099      	sub	sp, #100	; 0x64
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
 8001548:	6039      	str	r1, [r7, #0]
    double number = 0;
 800154a:	f04f 0300 	mov.w	r3, #0
 800154e:	f04f 0400 	mov.w	r4, #0
 8001552:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
    unsigned char *after_end = NULL;
 8001556:	2300      	movs	r3, #0
 8001558:	64bb      	str	r3, [r7, #72]	; 0x48
    unsigned char number_c_string[64];
    unsigned char decimal_point = get_decimal_point();
 800155a:	f7ff ffe9 	bl	8001530 <get_decimal_point>
 800155e:	4603      	mov	r3, r0
 8001560:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    size_t i = 0;
 8001564:	2300      	movs	r3, #0
 8001566:	65fb      	str	r3, [r7, #92]	; 0x5c

    if ((input_buffer == NULL) || (input_buffer->content == NULL))
 8001568:	683b      	ldr	r3, [r7, #0]
 800156a:	2b00      	cmp	r3, #0
 800156c:	d003      	beq.n	8001576 <parse_number+0x36>
 800156e:	683b      	ldr	r3, [r7, #0]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	2b00      	cmp	r3, #0
 8001574:	d101      	bne.n	800157a <parse_number+0x3a>
    {
        return false;
 8001576:	2300      	movs	r3, #0
 8001578:	e104      	b.n	8001784 <parse_number+0x244>
    }

    /* copy the number into a temporary buffer and replace '.' with the decimal point
     * of the current locale (for strtod)
     * This also takes care of '\0' not necessarily being available for marking the end of the input */
    for (i = 0; (i < (sizeof(number_c_string) - 1)) && can_access_at_index(input_buffer, i); i++)
 800157a:	2300      	movs	r3, #0
 800157c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800157e:	e09f      	b.n	80016c0 <parse_number+0x180>
    {
        switch (buffer_at_offset(input_buffer)[i])
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	681a      	ldr	r2, [r3, #0]
 8001584:	683b      	ldr	r3, [r7, #0]
 8001586:	6899      	ldr	r1, [r3, #8]
 8001588:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800158a:	440b      	add	r3, r1
 800158c:	4413      	add	r3, r2
 800158e:	781b      	ldrb	r3, [r3, #0]
 8001590:	3b2b      	subs	r3, #43	; 0x2b
 8001592:	2b3a      	cmp	r3, #58	; 0x3a
 8001594:	f200 80a4 	bhi.w	80016e0 <parse_number+0x1a0>
 8001598:	a201      	add	r2, pc, #4	; (adr r2, 80015a0 <parse_number+0x60>)
 800159a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800159e:	bf00      	nop
 80015a0:	0800168d 	.word	0x0800168d
 80015a4:	080016e1 	.word	0x080016e1
 80015a8:	0800168d 	.word	0x0800168d
 80015ac:	080016ab 	.word	0x080016ab
 80015b0:	080016e1 	.word	0x080016e1
 80015b4:	0800168d 	.word	0x0800168d
 80015b8:	0800168d 	.word	0x0800168d
 80015bc:	0800168d 	.word	0x0800168d
 80015c0:	0800168d 	.word	0x0800168d
 80015c4:	0800168d 	.word	0x0800168d
 80015c8:	0800168d 	.word	0x0800168d
 80015cc:	0800168d 	.word	0x0800168d
 80015d0:	0800168d 	.word	0x0800168d
 80015d4:	0800168d 	.word	0x0800168d
 80015d8:	0800168d 	.word	0x0800168d
 80015dc:	080016e1 	.word	0x080016e1
 80015e0:	080016e1 	.word	0x080016e1
 80015e4:	080016e1 	.word	0x080016e1
 80015e8:	080016e1 	.word	0x080016e1
 80015ec:	080016e1 	.word	0x080016e1
 80015f0:	080016e1 	.word	0x080016e1
 80015f4:	080016e1 	.word	0x080016e1
 80015f8:	080016e1 	.word	0x080016e1
 80015fc:	080016e1 	.word	0x080016e1
 8001600:	080016e1 	.word	0x080016e1
 8001604:	080016e1 	.word	0x080016e1
 8001608:	0800168d 	.word	0x0800168d
 800160c:	080016e1 	.word	0x080016e1
 8001610:	080016e1 	.word	0x080016e1
 8001614:	080016e1 	.word	0x080016e1
 8001618:	080016e1 	.word	0x080016e1
 800161c:	080016e1 	.word	0x080016e1
 8001620:	080016e1 	.word	0x080016e1
 8001624:	080016e1 	.word	0x080016e1
 8001628:	080016e1 	.word	0x080016e1
 800162c:	080016e1 	.word	0x080016e1
 8001630:	080016e1 	.word	0x080016e1
 8001634:	080016e1 	.word	0x080016e1
 8001638:	080016e1 	.word	0x080016e1
 800163c:	080016e1 	.word	0x080016e1
 8001640:	080016e1 	.word	0x080016e1
 8001644:	080016e1 	.word	0x080016e1
 8001648:	080016e1 	.word	0x080016e1
 800164c:	080016e1 	.word	0x080016e1
 8001650:	080016e1 	.word	0x080016e1
 8001654:	080016e1 	.word	0x080016e1
 8001658:	080016e1 	.word	0x080016e1
 800165c:	080016e1 	.word	0x080016e1
 8001660:	080016e1 	.word	0x080016e1
 8001664:	080016e1 	.word	0x080016e1
 8001668:	080016e1 	.word	0x080016e1
 800166c:	080016e1 	.word	0x080016e1
 8001670:	080016e1 	.word	0x080016e1
 8001674:	080016e1 	.word	0x080016e1
 8001678:	080016e1 	.word	0x080016e1
 800167c:	080016e1 	.word	0x080016e1
 8001680:	080016e1 	.word	0x080016e1
 8001684:	080016e1 	.word	0x080016e1
 8001688:	0800168d 	.word	0x0800168d
            case '9':
            case '+':
            case '-':
            case 'e':
            case 'E':
                number_c_string[i] = buffer_at_offset(input_buffer)[i];
 800168c:	683b      	ldr	r3, [r7, #0]
 800168e:	681a      	ldr	r2, [r3, #0]
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	6899      	ldr	r1, [r3, #8]
 8001694:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001696:	440b      	add	r3, r1
 8001698:	4413      	add	r3, r2
 800169a:	7819      	ldrb	r1, [r3, #0]
 800169c:	f107 0208 	add.w	r2, r7, #8
 80016a0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80016a2:	4413      	add	r3, r2
 80016a4:	460a      	mov	r2, r1
 80016a6:	701a      	strb	r2, [r3, #0]
                break;
 80016a8:	e007      	b.n	80016ba <parse_number+0x17a>

            case '.':
                number_c_string[i] = decimal_point;
 80016aa:	f107 0208 	add.w	r2, r7, #8
 80016ae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80016b0:	4413      	add	r3, r2
 80016b2:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 80016b6:	701a      	strb	r2, [r3, #0]
                break;
 80016b8:	bf00      	nop
    for (i = 0; (i < (sizeof(number_c_string) - 1)) && can_access_at_index(input_buffer, i); i++)
 80016ba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80016bc:	3301      	adds	r3, #1
 80016be:	65fb      	str	r3, [r7, #92]	; 0x5c
 80016c0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80016c2:	2b3e      	cmp	r3, #62	; 0x3e
 80016c4:	d80e      	bhi.n	80016e4 <parse_number+0x1a4>
 80016c6:	683b      	ldr	r3, [r7, #0]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d00b      	beq.n	80016e4 <parse_number+0x1a4>
 80016cc:	683b      	ldr	r3, [r7, #0]
 80016ce:	689a      	ldr	r2, [r3, #8]
 80016d0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80016d2:	441a      	add	r2, r3
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	685b      	ldr	r3, [r3, #4]
 80016d8:	429a      	cmp	r2, r3
 80016da:	f4ff af51 	bcc.w	8001580 <parse_number+0x40>

            default:
                goto loop_end;
        }
    }
loop_end:
 80016de:	e001      	b.n	80016e4 <parse_number+0x1a4>
                goto loop_end;
 80016e0:	bf00      	nop
 80016e2:	e000      	b.n	80016e6 <parse_number+0x1a6>
loop_end:
 80016e4:	bf00      	nop
    number_c_string[i] = '\0';
 80016e6:	f107 0208 	add.w	r2, r7, #8
 80016ea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80016ec:	4413      	add	r3, r2
 80016ee:	2200      	movs	r2, #0
 80016f0:	701a      	strb	r2, [r3, #0]

    number = strtod((const char*)number_c_string, (char**)&after_end);
 80016f2:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80016f6:	f107 0308 	add.w	r3, r7, #8
 80016fa:	4611      	mov	r1, r2
 80016fc:	4618      	mov	r0, r3
 80016fe:	f00c fcdf 	bl	800e0c0 <strtod>
 8001702:	ed87 0b14 	vstr	d0, [r7, #80]	; 0x50
    if (number_c_string == after_end)
 8001706:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001708:	f107 0308 	add.w	r3, r7, #8
 800170c:	429a      	cmp	r2, r3
 800170e:	d101      	bne.n	8001714 <parse_number+0x1d4>
    {
        return false; /* parse_error */
 8001710:	2300      	movs	r3, #0
 8001712:	e037      	b.n	8001784 <parse_number+0x244>
    }

    item->valuedouble = number;
 8001714:	687a      	ldr	r2, [r7, #4]
 8001716:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
 800171a:	e9c2 3406 	strd	r3, r4, [r2, #24]

    /* use saturation in case of overflow */
    if (number >= INT_MAX)
 800171e:	a31d      	add	r3, pc, #116	; (adr r3, 8001794 <parse_number+0x254>)
 8001720:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001724:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8001728:	f7ff fa24 	bl	8000b74 <__aeabi_dcmpge>
 800172c:	4603      	mov	r3, r0
 800172e:	2b00      	cmp	r3, #0
 8001730:	d004      	beq.n	800173c <parse_number+0x1fc>
    {
        item->valueint = INT_MAX;
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8001738:	615a      	str	r2, [r3, #20]
 800173a:	e015      	b.n	8001768 <parse_number+0x228>
    }
    else if (number <= (double)INT_MIN)
 800173c:	f04f 0200 	mov.w	r2, #0
 8001740:	4b13      	ldr	r3, [pc, #76]	; (8001790 <parse_number+0x250>)
 8001742:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8001746:	f7ff fa0b 	bl	8000b60 <__aeabi_dcmple>
 800174a:	4603      	mov	r3, r0
 800174c:	2b00      	cmp	r3, #0
 800174e:	d004      	beq.n	800175a <parse_number+0x21a>
    {
        item->valueint = INT_MIN;
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8001756:	615a      	str	r2, [r3, #20]
 8001758:	e006      	b.n	8001768 <parse_number+0x228>
    }
    else
    {
        item->valueint = (int)number;
 800175a:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800175e:	f7ff fa33 	bl	8000bc8 <__aeabi_d2iz>
 8001762:	4602      	mov	r2, r0
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	615a      	str	r2, [r3, #20]
    }

    item->type = cJSON_Number;
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	2208      	movs	r2, #8
 800176c:	60da      	str	r2, [r3, #12]

    input_buffer->offset += (size_t)(after_end - number_c_string);
 800176e:	683b      	ldr	r3, [r7, #0]
 8001770:	689b      	ldr	r3, [r3, #8]
 8001772:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001774:	4611      	mov	r1, r2
 8001776:	f107 0208 	add.w	r2, r7, #8
 800177a:	1a8a      	subs	r2, r1, r2
 800177c:	441a      	add	r2, r3
 800177e:	683b      	ldr	r3, [r7, #0]
 8001780:	609a      	str	r2, [r3, #8]
    return true;
 8001782:	2301      	movs	r3, #1
}
 8001784:	4618      	mov	r0, r3
 8001786:	3764      	adds	r7, #100	; 0x64
 8001788:	46bd      	mov	sp, r7
 800178a:	bd90      	pop	{r4, r7, pc}
 800178c:	f3af 8000 	nop.w
 8001790:	c1e00000 	.word	0xc1e00000
 8001794:	ffc00000 	.word	0xffc00000
 8001798:	41dfffff 	.word	0x41dfffff

0800179c <parse_hex4>:
    return true;
}

/* parse 4 digit hexadecimal number */
static unsigned parse_hex4(const unsigned char * const input)
{
 800179c:	b480      	push	{r7}
 800179e:	b085      	sub	sp, #20
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
    unsigned int h = 0;
 80017a4:	2300      	movs	r3, #0
 80017a6:	60fb      	str	r3, [r7, #12]
    size_t i = 0;
 80017a8:	2300      	movs	r3, #0
 80017aa:	60bb      	str	r3, [r7, #8]

    for (i = 0; i < 4; i++)
 80017ac:	2300      	movs	r3, #0
 80017ae:	60bb      	str	r3, [r7, #8]
 80017b0:	e04c      	b.n	800184c <parse_hex4+0xb0>
    {
        /* parse digit */
        if ((input[i] >= '0') && (input[i] <= '9'))
 80017b2:	687a      	ldr	r2, [r7, #4]
 80017b4:	68bb      	ldr	r3, [r7, #8]
 80017b6:	4413      	add	r3, r2
 80017b8:	781b      	ldrb	r3, [r3, #0]
 80017ba:	2b2f      	cmp	r3, #47	; 0x2f
 80017bc:	d90f      	bls.n	80017de <parse_hex4+0x42>
 80017be:	687a      	ldr	r2, [r7, #4]
 80017c0:	68bb      	ldr	r3, [r7, #8]
 80017c2:	4413      	add	r3, r2
 80017c4:	781b      	ldrb	r3, [r3, #0]
 80017c6:	2b39      	cmp	r3, #57	; 0x39
 80017c8:	d809      	bhi.n	80017de <parse_hex4+0x42>
        {
            h += (unsigned int) input[i] - '0';
 80017ca:	687a      	ldr	r2, [r7, #4]
 80017cc:	68bb      	ldr	r3, [r7, #8]
 80017ce:	4413      	add	r3, r2
 80017d0:	781b      	ldrb	r3, [r3, #0]
 80017d2:	461a      	mov	r2, r3
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	4413      	add	r3, r2
 80017d8:	3b30      	subs	r3, #48	; 0x30
 80017da:	60fb      	str	r3, [r7, #12]
 80017dc:	e02d      	b.n	800183a <parse_hex4+0x9e>
        }
        else if ((input[i] >= 'A') && (input[i] <= 'F'))
 80017de:	687a      	ldr	r2, [r7, #4]
 80017e0:	68bb      	ldr	r3, [r7, #8]
 80017e2:	4413      	add	r3, r2
 80017e4:	781b      	ldrb	r3, [r3, #0]
 80017e6:	2b40      	cmp	r3, #64	; 0x40
 80017e8:	d90f      	bls.n	800180a <parse_hex4+0x6e>
 80017ea:	687a      	ldr	r2, [r7, #4]
 80017ec:	68bb      	ldr	r3, [r7, #8]
 80017ee:	4413      	add	r3, r2
 80017f0:	781b      	ldrb	r3, [r3, #0]
 80017f2:	2b46      	cmp	r3, #70	; 0x46
 80017f4:	d809      	bhi.n	800180a <parse_hex4+0x6e>
        {
            h += (unsigned int) 10 + input[i] - 'A';
 80017f6:	687a      	ldr	r2, [r7, #4]
 80017f8:	68bb      	ldr	r3, [r7, #8]
 80017fa:	4413      	add	r3, r2
 80017fc:	781b      	ldrb	r3, [r3, #0]
 80017fe:	461a      	mov	r2, r3
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	4413      	add	r3, r2
 8001804:	3b37      	subs	r3, #55	; 0x37
 8001806:	60fb      	str	r3, [r7, #12]
 8001808:	e017      	b.n	800183a <parse_hex4+0x9e>
        }
        else if ((input[i] >= 'a') && (input[i] <= 'f'))
 800180a:	687a      	ldr	r2, [r7, #4]
 800180c:	68bb      	ldr	r3, [r7, #8]
 800180e:	4413      	add	r3, r2
 8001810:	781b      	ldrb	r3, [r3, #0]
 8001812:	2b60      	cmp	r3, #96	; 0x60
 8001814:	d90f      	bls.n	8001836 <parse_hex4+0x9a>
 8001816:	687a      	ldr	r2, [r7, #4]
 8001818:	68bb      	ldr	r3, [r7, #8]
 800181a:	4413      	add	r3, r2
 800181c:	781b      	ldrb	r3, [r3, #0]
 800181e:	2b66      	cmp	r3, #102	; 0x66
 8001820:	d809      	bhi.n	8001836 <parse_hex4+0x9a>
        {
            h += (unsigned int) 10 + input[i] - 'a';
 8001822:	687a      	ldr	r2, [r7, #4]
 8001824:	68bb      	ldr	r3, [r7, #8]
 8001826:	4413      	add	r3, r2
 8001828:	781b      	ldrb	r3, [r3, #0]
 800182a:	461a      	mov	r2, r3
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	4413      	add	r3, r2
 8001830:	3b57      	subs	r3, #87	; 0x57
 8001832:	60fb      	str	r3, [r7, #12]
 8001834:	e001      	b.n	800183a <parse_hex4+0x9e>
        }
        else /* invalid */
        {
            return 0;
 8001836:	2300      	movs	r3, #0
 8001838:	e00c      	b.n	8001854 <parse_hex4+0xb8>
        }

        if (i < 3)
 800183a:	68bb      	ldr	r3, [r7, #8]
 800183c:	2b02      	cmp	r3, #2
 800183e:	d802      	bhi.n	8001846 <parse_hex4+0xaa>
        {
            /* shift left to make place for the next nibble */
            h = h << 4;
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	011b      	lsls	r3, r3, #4
 8001844:	60fb      	str	r3, [r7, #12]
    for (i = 0; i < 4; i++)
 8001846:	68bb      	ldr	r3, [r7, #8]
 8001848:	3301      	adds	r3, #1
 800184a:	60bb      	str	r3, [r7, #8]
 800184c:	68bb      	ldr	r3, [r7, #8]
 800184e:	2b03      	cmp	r3, #3
 8001850:	d9af      	bls.n	80017b2 <parse_hex4+0x16>
        }
    }

    return h;
 8001852:	68fb      	ldr	r3, [r7, #12]
}
 8001854:	4618      	mov	r0, r3
 8001856:	3714      	adds	r7, #20
 8001858:	46bd      	mov	sp, r7
 800185a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185e:	4770      	bx	lr

08001860 <utf16_literal_to_utf8>:

/* converts a UTF-16 literal to UTF-8
 * A literal can be one or two sequences of the form \uXXXX */
static unsigned char utf16_literal_to_utf8(const unsigned char * const input_pointer, const unsigned char * const input_end, unsigned char **output_pointer)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b08a      	sub	sp, #40	; 0x28
 8001864:	af00      	add	r7, sp, #0
 8001866:	60f8      	str	r0, [r7, #12]
 8001868:	60b9      	str	r1, [r7, #8]
 800186a:	607a      	str	r2, [r7, #4]
    long unsigned int codepoint = 0;
 800186c:	2300      	movs	r3, #0
 800186e:	627b      	str	r3, [r7, #36]	; 0x24
    unsigned int first_code = 0;
 8001870:	2300      	movs	r3, #0
 8001872:	61fb      	str	r3, [r7, #28]
    const unsigned char *first_sequence = input_pointer;
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	61bb      	str	r3, [r7, #24]
    unsigned char utf8_length = 0;
 8001878:	2300      	movs	r3, #0
 800187a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    unsigned char utf8_position = 0;
 800187e:	2300      	movs	r3, #0
 8001880:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    unsigned char sequence_length = 0;
 8001884:	2300      	movs	r3, #0
 8001886:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
    unsigned char first_byte_mark = 0;
 800188a:	2300      	movs	r3, #0
 800188c:	f887 3020 	strb.w	r3, [r7, #32]

    if ((input_end - first_sequence) < 6)
 8001890:	68ba      	ldr	r2, [r7, #8]
 8001892:	69bb      	ldr	r3, [r7, #24]
 8001894:	1ad3      	subs	r3, r2, r3
 8001896:	2b05      	cmp	r3, #5
 8001898:	f340 80b7 	ble.w	8001a0a <utf16_literal_to_utf8+0x1aa>
        /* input ends unexpectedly */
        goto fail;
    }

    /* get the first utf16 sequence */
    first_code = parse_hex4(first_sequence + 2);
 800189c:	69bb      	ldr	r3, [r7, #24]
 800189e:	3302      	adds	r3, #2
 80018a0:	4618      	mov	r0, r3
 80018a2:	f7ff ff7b 	bl	800179c <parse_hex4>
 80018a6:	61f8      	str	r0, [r7, #28]

    /* check that the code is valid */
    if (((first_code >= 0xDC00) && (first_code <= 0xDFFF)))
 80018a8:	69fb      	ldr	r3, [r7, #28]
 80018aa:	f5b3 4f5c 	cmp.w	r3, #56320	; 0xdc00
 80018ae:	d304      	bcc.n	80018ba <utf16_literal_to_utf8+0x5a>
 80018b0:	69fb      	ldr	r3, [r7, #28]
 80018b2:	f5b3 4f60 	cmp.w	r3, #57344	; 0xe000
 80018b6:	f0c0 80aa 	bcc.w	8001a0e <utf16_literal_to_utf8+0x1ae>
    {
        goto fail;
    }

    /* UTF16 surrogate pair */
    if ((first_code >= 0xD800) && (first_code <= 0xDBFF))
 80018ba:	69fb      	ldr	r3, [r7, #28]
 80018bc:	f5b3 4f58 	cmp.w	r3, #55296	; 0xd800
 80018c0:	d337      	bcc.n	8001932 <utf16_literal_to_utf8+0xd2>
 80018c2:	69fb      	ldr	r3, [r7, #28]
 80018c4:	f5b3 4f5c 	cmp.w	r3, #56320	; 0xdc00
 80018c8:	d233      	bcs.n	8001932 <utf16_literal_to_utf8+0xd2>
    {
        const unsigned char *second_sequence = first_sequence + 6;
 80018ca:	69bb      	ldr	r3, [r7, #24]
 80018cc:	3306      	adds	r3, #6
 80018ce:	617b      	str	r3, [r7, #20]
        unsigned int second_code = 0;
 80018d0:	2300      	movs	r3, #0
 80018d2:	613b      	str	r3, [r7, #16]
        sequence_length = 12; /* \uXXXX\uXXXX */
 80018d4:	230c      	movs	r3, #12
 80018d6:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21

        if ((input_end - second_sequence) < 6)
 80018da:	68ba      	ldr	r2, [r7, #8]
 80018dc:	697b      	ldr	r3, [r7, #20]
 80018de:	1ad3      	subs	r3, r2, r3
 80018e0:	2b05      	cmp	r3, #5
 80018e2:	f340 8096 	ble.w	8001a12 <utf16_literal_to_utf8+0x1b2>
        {
            /* input ends unexpectedly */
            goto fail;
        }

        if ((second_sequence[0] != '\\') || (second_sequence[1] != 'u'))
 80018e6:	697b      	ldr	r3, [r7, #20]
 80018e8:	781b      	ldrb	r3, [r3, #0]
 80018ea:	2b5c      	cmp	r3, #92	; 0x5c
 80018ec:	f040 8093 	bne.w	8001a16 <utf16_literal_to_utf8+0x1b6>
 80018f0:	697b      	ldr	r3, [r7, #20]
 80018f2:	3301      	adds	r3, #1
 80018f4:	781b      	ldrb	r3, [r3, #0]
 80018f6:	2b75      	cmp	r3, #117	; 0x75
 80018f8:	f040 808d 	bne.w	8001a16 <utf16_literal_to_utf8+0x1b6>
            /* missing second half of the surrogate pair */
            goto fail;
        }

        /* get the second utf16 sequence */
        second_code = parse_hex4(second_sequence + 2);
 80018fc:	697b      	ldr	r3, [r7, #20]
 80018fe:	3302      	adds	r3, #2
 8001900:	4618      	mov	r0, r3
 8001902:	f7ff ff4b 	bl	800179c <parse_hex4>
 8001906:	6138      	str	r0, [r7, #16]
        /* check that the code is valid */
        if ((second_code < 0xDC00) || (second_code > 0xDFFF))
 8001908:	693b      	ldr	r3, [r7, #16]
 800190a:	f5b3 4f5c 	cmp.w	r3, #56320	; 0xdc00
 800190e:	f0c0 8082 	bcc.w	8001a16 <utf16_literal_to_utf8+0x1b6>
 8001912:	693b      	ldr	r3, [r7, #16]
 8001914:	f5b3 4f60 	cmp.w	r3, #57344	; 0xe000
 8001918:	d27d      	bcs.n	8001a16 <utf16_literal_to_utf8+0x1b6>
            goto fail;
        }


        /* calculate the unicode codepoint from the surrogate pair */
        codepoint = 0x10000 + (((first_code & 0x3FF) << 10) | (second_code & 0x3FF));
 800191a:	69fb      	ldr	r3, [r7, #28]
 800191c:	029a      	lsls	r2, r3, #10
 800191e:	4b42      	ldr	r3, [pc, #264]	; (8001a28 <utf16_literal_to_utf8+0x1c8>)
 8001920:	4013      	ands	r3, r2
 8001922:	693a      	ldr	r2, [r7, #16]
 8001924:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8001928:	4313      	orrs	r3, r2
 800192a:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800192e:	627b      	str	r3, [r7, #36]	; 0x24
    {
 8001930:	e004      	b.n	800193c <utf16_literal_to_utf8+0xdc>
    }
    else
    {
        sequence_length = 6; /* \uXXXX */
 8001932:	2306      	movs	r3, #6
 8001934:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
        codepoint = first_code;
 8001938:	69fb      	ldr	r3, [r7, #28]
 800193a:	627b      	str	r3, [r7, #36]	; 0x24
    }

    /* encode as UTF-8
     * takes at maximum 4 bytes to encode:
     * 11110xxx 10xxxxxx 10xxxxxx 10xxxxxx */
    if (codepoint < 0x80)
 800193c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800193e:	2b7f      	cmp	r3, #127	; 0x7f
 8001940:	d803      	bhi.n	800194a <utf16_literal_to_utf8+0xea>
    {
        /* normal ascii, encoding 0xxxxxxx */
        utf8_length = 1;
 8001942:	2301      	movs	r3, #1
 8001944:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8001948:	e01f      	b.n	800198a <utf16_literal_to_utf8+0x12a>
    }
    else if (codepoint < 0x800)
 800194a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800194c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001950:	d206      	bcs.n	8001960 <utf16_literal_to_utf8+0x100>
    {
        /* two bytes, encoding 110xxxxx 10xxxxxx */
        utf8_length = 2;
 8001952:	2302      	movs	r3, #2
 8001954:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        first_byte_mark = 0xC0; /* 11000000 */
 8001958:	23c0      	movs	r3, #192	; 0xc0
 800195a:	f887 3020 	strb.w	r3, [r7, #32]
 800195e:	e014      	b.n	800198a <utf16_literal_to_utf8+0x12a>
    }
    else if (codepoint < 0x10000)
 8001960:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001962:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001966:	d206      	bcs.n	8001976 <utf16_literal_to_utf8+0x116>
    {
        /* three bytes, encoding 1110xxxx 10xxxxxx 10xxxxxx */
        utf8_length = 3;
 8001968:	2303      	movs	r3, #3
 800196a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        first_byte_mark = 0xE0; /* 11100000 */
 800196e:	23e0      	movs	r3, #224	; 0xe0
 8001970:	f887 3020 	strb.w	r3, [r7, #32]
 8001974:	e009      	b.n	800198a <utf16_literal_to_utf8+0x12a>
    }
    else if (codepoint <= 0x10FFFF)
 8001976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001978:	f5b3 1f88 	cmp.w	r3, #1114112	; 0x110000
 800197c:	d24d      	bcs.n	8001a1a <utf16_literal_to_utf8+0x1ba>
    {
        /* four bytes, encoding 1110xxxx 10xxxxxx 10xxxxxx 10xxxxxx */
        utf8_length = 4;
 800197e:	2304      	movs	r3, #4
 8001980:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        first_byte_mark = 0xF0; /* 11110000 */
 8001984:	23f0      	movs	r3, #240	; 0xf0
 8001986:	f887 3020 	strb.w	r3, [r7, #32]
        /* invalid unicode codepoint */
        goto fail;
    }

    /* encode as utf8 */
    for (utf8_position = (unsigned char)(utf8_length - 1); utf8_position > 0; utf8_position--)
 800198a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800198e:	3b01      	subs	r3, #1
 8001990:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8001994:	e015      	b.n	80019c2 <utf16_literal_to_utf8+0x162>
    {
        /* 10xxxxxx */
        (*output_pointer)[utf8_position] = (unsigned char)((codepoint | 0x80) & 0xBF);
 8001996:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001998:	b2db      	uxtb	r3, r3
 800199a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800199e:	b2da      	uxtb	r2, r3
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	6819      	ldr	r1, [r3, #0]
 80019a4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80019a8:	440b      	add	r3, r1
 80019aa:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80019ae:	b2d2      	uxtb	r2, r2
 80019b0:	701a      	strb	r2, [r3, #0]
        codepoint >>= 6;
 80019b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019b4:	099b      	lsrs	r3, r3, #6
 80019b6:	627b      	str	r3, [r7, #36]	; 0x24
    for (utf8_position = (unsigned char)(utf8_length - 1); utf8_position > 0; utf8_position--)
 80019b8:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80019bc:	3b01      	subs	r3, #1
 80019be:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80019c2:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d1e5      	bne.n	8001996 <utf16_literal_to_utf8+0x136>
    }
    /* encode first byte */
    if (utf8_length > 1)
 80019ca:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80019ce:	2b01      	cmp	r3, #1
 80019d0:	d909      	bls.n	80019e6 <utf16_literal_to_utf8+0x186>
    {
        (*output_pointer)[0] = (unsigned char)((codepoint | first_byte_mark) & 0xFF);
 80019d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019d4:	b2d9      	uxtb	r1, r3
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f897 2020 	ldrb.w	r2, [r7, #32]
 80019de:	430a      	orrs	r2, r1
 80019e0:	b2d2      	uxtb	r2, r2
 80019e2:	701a      	strb	r2, [r3, #0]
 80019e4:	e007      	b.n	80019f6 <utf16_literal_to_utf8+0x196>
    }
    else
    {
        (*output_pointer)[0] = (unsigned char)(codepoint & 0x7F);
 80019e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019e8:	b2da      	uxtb	r2, r3
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80019f2:	b2d2      	uxtb	r2, r2
 80019f4:	701a      	strb	r2, [r3, #0]
    }

    *output_pointer += utf8_length;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681a      	ldr	r2, [r3, #0]
 80019fa:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80019fe:	441a      	add	r2, r3
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	601a      	str	r2, [r3, #0]

    return sequence_length;
 8001a04:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001a08:	e009      	b.n	8001a1e <utf16_literal_to_utf8+0x1be>
        goto fail;
 8001a0a:	bf00      	nop
 8001a0c:	e006      	b.n	8001a1c <utf16_literal_to_utf8+0x1bc>
        goto fail;
 8001a0e:	bf00      	nop
 8001a10:	e004      	b.n	8001a1c <utf16_literal_to_utf8+0x1bc>
            goto fail;
 8001a12:	bf00      	nop
 8001a14:	e002      	b.n	8001a1c <utf16_literal_to_utf8+0x1bc>

fail:
 8001a16:	bf00      	nop
 8001a18:	e000      	b.n	8001a1c <utf16_literal_to_utf8+0x1bc>
        goto fail;
 8001a1a:	bf00      	nop
    return 0;
 8001a1c:	2300      	movs	r3, #0
}
 8001a1e:	4618      	mov	r0, r3
 8001a20:	3728      	adds	r7, #40	; 0x28
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd80      	pop	{r7, pc}
 8001a26:	bf00      	nop
 8001a28:	000ffc00 	.word	0x000ffc00

08001a2c <parse_string>:

/* Parse the input text into an unescaped cinput, and populate item. */
static cJSON_bool parse_string(cJSON * const item, parse_buffer * const input_buffer)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b08a      	sub	sp, #40	; 0x28
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
 8001a34:	6039      	str	r1, [r7, #0]
    const unsigned char *input_pointer = buffer_at_offset(input_buffer) + 1;
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	681a      	ldr	r2, [r3, #0]
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	689b      	ldr	r3, [r3, #8]
 8001a3e:	3301      	adds	r3, #1
 8001a40:	4413      	add	r3, r2
 8001a42:	627b      	str	r3, [r7, #36]	; 0x24
    const unsigned char *input_end = buffer_at_offset(input_buffer) + 1;
 8001a44:	683b      	ldr	r3, [r7, #0]
 8001a46:	681a      	ldr	r2, [r3, #0]
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	689b      	ldr	r3, [r3, #8]
 8001a4c:	3301      	adds	r3, #1
 8001a4e:	4413      	add	r3, r2
 8001a50:	623b      	str	r3, [r7, #32]
    unsigned char *output_pointer = NULL;
 8001a52:	2300      	movs	r3, #0
 8001a54:	60fb      	str	r3, [r7, #12]
    unsigned char *output = NULL;
 8001a56:	2300      	movs	r3, #0
 8001a58:	61fb      	str	r3, [r7, #28]

    /* not a string */
    if (buffer_at_offset(input_buffer)[0] != '\"')
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	681a      	ldr	r2, [r3, #0]
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	689b      	ldr	r3, [r3, #8]
 8001a62:	4413      	add	r3, r2
 8001a64:	781b      	ldrb	r3, [r3, #0]
 8001a66:	2b22      	cmp	r3, #34	; 0x22
 8001a68:	f040 816c 	bne.w	8001d44 <parse_string+0x318>
        goto fail;
    }

    {
        /* calculate approximate size of the output (overestimate) */
        size_t allocation_length = 0;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	613b      	str	r3, [r7, #16]
        size_t skipped_bytes = 0;
 8001a70:	2300      	movs	r3, #0
 8001a72:	61bb      	str	r3, [r7, #24]
        while (((size_t)(input_end - input_buffer->content) < input_buffer->length) && (*input_end != '\"'))
 8001a74:	e018      	b.n	8001aa8 <parse_string+0x7c>
        {
            /* is escape sequence */
            if (input_end[0] == '\\')
 8001a76:	6a3b      	ldr	r3, [r7, #32]
 8001a78:	781b      	ldrb	r3, [r3, #0]
 8001a7a:	2b5c      	cmp	r3, #92	; 0x5c
 8001a7c:	d111      	bne.n	8001aa2 <parse_string+0x76>
            {
                if ((size_t)(input_end + 1 - input_buffer->content) >= input_buffer->length)
 8001a7e:	6a3b      	ldr	r3, [r7, #32]
 8001a80:	3301      	adds	r3, #1
 8001a82:	461a      	mov	r2, r3
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	1ad3      	subs	r3, r2, r3
 8001a8a:	461a      	mov	r2, r3
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	685b      	ldr	r3, [r3, #4]
 8001a90:	429a      	cmp	r2, r3
 8001a92:	f080 8159 	bcs.w	8001d48 <parse_string+0x31c>
                {
                    /* prevent buffer overflow when last input character is a backslash */
                    goto fail;
                }
                skipped_bytes++;
 8001a96:	69bb      	ldr	r3, [r7, #24]
 8001a98:	3301      	adds	r3, #1
 8001a9a:	61bb      	str	r3, [r7, #24]
                input_end++;
 8001a9c:	6a3b      	ldr	r3, [r7, #32]
 8001a9e:	3301      	adds	r3, #1
 8001aa0:	623b      	str	r3, [r7, #32]
            }
            input_end++;
 8001aa2:	6a3b      	ldr	r3, [r7, #32]
 8001aa4:	3301      	adds	r3, #1
 8001aa6:	623b      	str	r3, [r7, #32]
        while (((size_t)(input_end - input_buffer->content) < input_buffer->length) && (*input_end != '\"'))
 8001aa8:	6a3b      	ldr	r3, [r7, #32]
 8001aaa:	683a      	ldr	r2, [r7, #0]
 8001aac:	6812      	ldr	r2, [r2, #0]
 8001aae:	1a9b      	subs	r3, r3, r2
 8001ab0:	461a      	mov	r2, r3
 8001ab2:	683b      	ldr	r3, [r7, #0]
 8001ab4:	685b      	ldr	r3, [r3, #4]
 8001ab6:	429a      	cmp	r2, r3
 8001ab8:	d203      	bcs.n	8001ac2 <parse_string+0x96>
 8001aba:	6a3b      	ldr	r3, [r7, #32]
 8001abc:	781b      	ldrb	r3, [r3, #0]
 8001abe:	2b22      	cmp	r3, #34	; 0x22
 8001ac0:	d1d9      	bne.n	8001a76 <parse_string+0x4a>
        }
        if (((size_t)(input_end - input_buffer->content) >= input_buffer->length) || (*input_end != '\"'))
 8001ac2:	6a3b      	ldr	r3, [r7, #32]
 8001ac4:	683a      	ldr	r2, [r7, #0]
 8001ac6:	6812      	ldr	r2, [r2, #0]
 8001ac8:	1a9b      	subs	r3, r3, r2
 8001aca:	461a      	mov	r2, r3
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	429a      	cmp	r2, r3
 8001ad2:	f080 813b 	bcs.w	8001d4c <parse_string+0x320>
 8001ad6:	6a3b      	ldr	r3, [r7, #32]
 8001ad8:	781b      	ldrb	r3, [r3, #0]
 8001ada:	2b22      	cmp	r3, #34	; 0x22
 8001adc:	f040 8136 	bne.w	8001d4c <parse_string+0x320>
        {
            goto fail; /* string ended unexpectedly */
        }

        /* This is at most how much we need for the output */
        allocation_length = (size_t) (input_end - buffer_at_offset(input_buffer)) - skipped_bytes;
 8001ae0:	6a3b      	ldr	r3, [r7, #32]
 8001ae2:	683a      	ldr	r2, [r7, #0]
 8001ae4:	6811      	ldr	r1, [r2, #0]
 8001ae6:	683a      	ldr	r2, [r7, #0]
 8001ae8:	6892      	ldr	r2, [r2, #8]
 8001aea:	440a      	add	r2, r1
 8001aec:	1a9b      	subs	r3, r3, r2
 8001aee:	461a      	mov	r2, r3
 8001af0:	69bb      	ldr	r3, [r7, #24]
 8001af2:	1ad3      	subs	r3, r2, r3
 8001af4:	613b      	str	r3, [r7, #16]
        output = (unsigned char*)input_buffer->hooks.allocate(allocation_length + sizeof(""));
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	691b      	ldr	r3, [r3, #16]
 8001afa:	693a      	ldr	r2, [r7, #16]
 8001afc:	3201      	adds	r2, #1
 8001afe:	4610      	mov	r0, r2
 8001b00:	4798      	blx	r3
 8001b02:	61f8      	str	r0, [r7, #28]
        if (output == NULL)
 8001b04:	69fb      	ldr	r3, [r7, #28]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	f000 8122 	beq.w	8001d50 <parse_string+0x324>
        {
            goto fail; /* allocation failure */
        }
    }

    output_pointer = output;
 8001b0c:	69fb      	ldr	r3, [r7, #28]
 8001b0e:	60fb      	str	r3, [r7, #12]
    /* loop through the string literal */
    while (input_pointer < input_end)
 8001b10:	e0fc      	b.n	8001d0c <parse_string+0x2e0>
    {
        if (*input_pointer != '\\')
 8001b12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b14:	781b      	ldrb	r3, [r3, #0]
 8001b16:	2b5c      	cmp	r3, #92	; 0x5c
 8001b18:	d008      	beq.n	8001b2c <parse_string+0x100>
        {
            *output_pointer++ = *input_pointer++;
 8001b1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b1c:	1c53      	adds	r3, r2, #1
 8001b1e:	627b      	str	r3, [r7, #36]	; 0x24
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	1c59      	adds	r1, r3, #1
 8001b24:	60f9      	str	r1, [r7, #12]
 8001b26:	7812      	ldrb	r2, [r2, #0]
 8001b28:	701a      	strb	r2, [r3, #0]
 8001b2a:	e0ef      	b.n	8001d0c <parse_string+0x2e0>
        }
        /* escape sequence */
        else
        {
            unsigned char sequence_length = 2;
 8001b2c:	2302      	movs	r3, #2
 8001b2e:	75fb      	strb	r3, [r7, #23]
            if ((input_end - input_pointer) < 1)
 8001b30:	6a3a      	ldr	r2, [r7, #32]
 8001b32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b34:	1ad3      	subs	r3, r2, r3
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	f340 810c 	ble.w	8001d54 <parse_string+0x328>
            {
                goto fail;
            }

            switch (input_pointer[1])
 8001b3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b3e:	3301      	adds	r3, #1
 8001b40:	781b      	ldrb	r3, [r3, #0]
 8001b42:	3b22      	subs	r3, #34	; 0x22
 8001b44:	2b53      	cmp	r3, #83	; 0x53
 8001b46:	f200 8107 	bhi.w	8001d58 <parse_string+0x32c>
 8001b4a:	a201      	add	r2, pc, #4	; (adr r2, 8001b50 <parse_string+0x124>)
 8001b4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b50:	08001cdd 	.word	0x08001cdd
 8001b54:	08001d59 	.word	0x08001d59
 8001b58:	08001d59 	.word	0x08001d59
 8001b5c:	08001d59 	.word	0x08001d59
 8001b60:	08001d59 	.word	0x08001d59
 8001b64:	08001d59 	.word	0x08001d59
 8001b68:	08001d59 	.word	0x08001d59
 8001b6c:	08001d59 	.word	0x08001d59
 8001b70:	08001d59 	.word	0x08001d59
 8001b74:	08001d59 	.word	0x08001d59
 8001b78:	08001d59 	.word	0x08001d59
 8001b7c:	08001d59 	.word	0x08001d59
 8001b80:	08001d59 	.word	0x08001d59
 8001b84:	08001cdd 	.word	0x08001cdd
 8001b88:	08001d59 	.word	0x08001d59
 8001b8c:	08001d59 	.word	0x08001d59
 8001b90:	08001d59 	.word	0x08001d59
 8001b94:	08001d59 	.word	0x08001d59
 8001b98:	08001d59 	.word	0x08001d59
 8001b9c:	08001d59 	.word	0x08001d59
 8001ba0:	08001d59 	.word	0x08001d59
 8001ba4:	08001d59 	.word	0x08001d59
 8001ba8:	08001d59 	.word	0x08001d59
 8001bac:	08001d59 	.word	0x08001d59
 8001bb0:	08001d59 	.word	0x08001d59
 8001bb4:	08001d59 	.word	0x08001d59
 8001bb8:	08001d59 	.word	0x08001d59
 8001bbc:	08001d59 	.word	0x08001d59
 8001bc0:	08001d59 	.word	0x08001d59
 8001bc4:	08001d59 	.word	0x08001d59
 8001bc8:	08001d59 	.word	0x08001d59
 8001bcc:	08001d59 	.word	0x08001d59
 8001bd0:	08001d59 	.word	0x08001d59
 8001bd4:	08001d59 	.word	0x08001d59
 8001bd8:	08001d59 	.word	0x08001d59
 8001bdc:	08001d59 	.word	0x08001d59
 8001be0:	08001d59 	.word	0x08001d59
 8001be4:	08001d59 	.word	0x08001d59
 8001be8:	08001d59 	.word	0x08001d59
 8001bec:	08001d59 	.word	0x08001d59
 8001bf0:	08001d59 	.word	0x08001d59
 8001bf4:	08001d59 	.word	0x08001d59
 8001bf8:	08001d59 	.word	0x08001d59
 8001bfc:	08001d59 	.word	0x08001d59
 8001c00:	08001d59 	.word	0x08001d59
 8001c04:	08001d59 	.word	0x08001d59
 8001c08:	08001d59 	.word	0x08001d59
 8001c0c:	08001d59 	.word	0x08001d59
 8001c10:	08001d59 	.word	0x08001d59
 8001c14:	08001d59 	.word	0x08001d59
 8001c18:	08001d59 	.word	0x08001d59
 8001c1c:	08001d59 	.word	0x08001d59
 8001c20:	08001d59 	.word	0x08001d59
 8001c24:	08001d59 	.word	0x08001d59
 8001c28:	08001d59 	.word	0x08001d59
 8001c2c:	08001d59 	.word	0x08001d59
 8001c30:	08001d59 	.word	0x08001d59
 8001c34:	08001d59 	.word	0x08001d59
 8001c38:	08001cdd 	.word	0x08001cdd
 8001c3c:	08001d59 	.word	0x08001d59
 8001c40:	08001d59 	.word	0x08001d59
 8001c44:	08001d59 	.word	0x08001d59
 8001c48:	08001d59 	.word	0x08001d59
 8001c4c:	08001d59 	.word	0x08001d59
 8001c50:	08001ca1 	.word	0x08001ca1
 8001c54:	08001d59 	.word	0x08001d59
 8001c58:	08001d59 	.word	0x08001d59
 8001c5c:	08001d59 	.word	0x08001d59
 8001c60:	08001cad 	.word	0x08001cad
 8001c64:	08001d59 	.word	0x08001d59
 8001c68:	08001d59 	.word	0x08001d59
 8001c6c:	08001d59 	.word	0x08001d59
 8001c70:	08001d59 	.word	0x08001d59
 8001c74:	08001d59 	.word	0x08001d59
 8001c78:	08001d59 	.word	0x08001d59
 8001c7c:	08001d59 	.word	0x08001d59
 8001c80:	08001cb9 	.word	0x08001cb9
 8001c84:	08001d59 	.word	0x08001d59
 8001c88:	08001d59 	.word	0x08001d59
 8001c8c:	08001d59 	.word	0x08001d59
 8001c90:	08001cc5 	.word	0x08001cc5
 8001c94:	08001d59 	.word	0x08001d59
 8001c98:	08001cd1 	.word	0x08001cd1
 8001c9c:	08001ceb 	.word	0x08001ceb
            {
                case 'b':
                    *output_pointer++ = '\b';
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	1c5a      	adds	r2, r3, #1
 8001ca4:	60fa      	str	r2, [r7, #12]
 8001ca6:	2208      	movs	r2, #8
 8001ca8:	701a      	strb	r2, [r3, #0]
                    break;
 8001caa:	e02b      	b.n	8001d04 <parse_string+0x2d8>
                case 'f':
                    *output_pointer++ = '\f';
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	1c5a      	adds	r2, r3, #1
 8001cb0:	60fa      	str	r2, [r7, #12]
 8001cb2:	220c      	movs	r2, #12
 8001cb4:	701a      	strb	r2, [r3, #0]
                    break;
 8001cb6:	e025      	b.n	8001d04 <parse_string+0x2d8>
                case 'n':
                    *output_pointer++ = '\n';
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	1c5a      	adds	r2, r3, #1
 8001cbc:	60fa      	str	r2, [r7, #12]
 8001cbe:	220a      	movs	r2, #10
 8001cc0:	701a      	strb	r2, [r3, #0]
                    break;
 8001cc2:	e01f      	b.n	8001d04 <parse_string+0x2d8>
                case 'r':
                    *output_pointer++ = '\r';
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	1c5a      	adds	r2, r3, #1
 8001cc8:	60fa      	str	r2, [r7, #12]
 8001cca:	220d      	movs	r2, #13
 8001ccc:	701a      	strb	r2, [r3, #0]
                    break;
 8001cce:	e019      	b.n	8001d04 <parse_string+0x2d8>
                case 't':
                    *output_pointer++ = '\t';
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	1c5a      	adds	r2, r3, #1
 8001cd4:	60fa      	str	r2, [r7, #12]
 8001cd6:	2209      	movs	r2, #9
 8001cd8:	701a      	strb	r2, [r3, #0]
                    break;
 8001cda:	e013      	b.n	8001d04 <parse_string+0x2d8>
                case '\"':
                case '\\':
                case '/':
                    *output_pointer++ = input_pointer[1];
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	1c5a      	adds	r2, r3, #1
 8001ce0:	60fa      	str	r2, [r7, #12]
 8001ce2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ce4:	7852      	ldrb	r2, [r2, #1]
 8001ce6:	701a      	strb	r2, [r3, #0]
                    break;
 8001ce8:	e00c      	b.n	8001d04 <parse_string+0x2d8>

                /* UTF-16 literal */
                case 'u':
                    sequence_length = utf16_literal_to_utf8(input_pointer, input_end, &output_pointer);
 8001cea:	f107 030c 	add.w	r3, r7, #12
 8001cee:	461a      	mov	r2, r3
 8001cf0:	6a39      	ldr	r1, [r7, #32]
 8001cf2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001cf4:	f7ff fdb4 	bl	8001860 <utf16_literal_to_utf8>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	75fb      	strb	r3, [r7, #23]
                    if (sequence_length == 0)
 8001cfc:	7dfb      	ldrb	r3, [r7, #23]
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d02c      	beq.n	8001d5c <parse_string+0x330>
                    {
                        /* failed to convert UTF16-literal to UTF-8 */
                        goto fail;
                    }
                    break;
 8001d02:	bf00      	nop

                default:
                    goto fail;
            }
            input_pointer += sequence_length;
 8001d04:	7dfb      	ldrb	r3, [r7, #23]
 8001d06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d08:	4413      	add	r3, r2
 8001d0a:	627b      	str	r3, [r7, #36]	; 0x24
    while (input_pointer < input_end)
 8001d0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d0e:	6a3b      	ldr	r3, [r7, #32]
 8001d10:	429a      	cmp	r2, r3
 8001d12:	f4ff aefe 	bcc.w	8001b12 <parse_string+0xe6>
        }
    }

    /* zero terminate the output */
    *output_pointer = '\0';
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	2200      	movs	r2, #0
 8001d1a:	701a      	strb	r2, [r3, #0]

    item->type = cJSON_String;
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	2210      	movs	r2, #16
 8001d20:	60da      	str	r2, [r3, #12]
    item->valuestring = (char*)output;
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	69fa      	ldr	r2, [r7, #28]
 8001d26:	611a      	str	r2, [r3, #16]

    input_buffer->offset = (size_t) (input_end - input_buffer->content);
 8001d28:	6a3b      	ldr	r3, [r7, #32]
 8001d2a:	683a      	ldr	r2, [r7, #0]
 8001d2c:	6812      	ldr	r2, [r2, #0]
 8001d2e:	1a9b      	subs	r3, r3, r2
 8001d30:	461a      	mov	r2, r3
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	609a      	str	r2, [r3, #8]
    input_buffer->offset++;
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	689b      	ldr	r3, [r3, #8]
 8001d3a:	1c5a      	adds	r2, r3, #1
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	609a      	str	r2, [r3, #8]

    return true;
 8001d40:	2301      	movs	r3, #1
 8001d42:	e01e      	b.n	8001d82 <parse_string+0x356>
        goto fail;
 8001d44:	bf00      	nop
 8001d46:	e00a      	b.n	8001d5e <parse_string+0x332>
                    goto fail;
 8001d48:	bf00      	nop
 8001d4a:	e008      	b.n	8001d5e <parse_string+0x332>

fail:
 8001d4c:	bf00      	nop
 8001d4e:	e006      	b.n	8001d5e <parse_string+0x332>
            goto fail; /* allocation failure */
 8001d50:	bf00      	nop
 8001d52:	e004      	b.n	8001d5e <parse_string+0x332>
                goto fail;
 8001d54:	bf00      	nop
 8001d56:	e002      	b.n	8001d5e <parse_string+0x332>
                    goto fail;
 8001d58:	bf00      	nop
 8001d5a:	e000      	b.n	8001d5e <parse_string+0x332>
                        goto fail;
 8001d5c:	bf00      	nop
    if (output != NULL)
 8001d5e:	69fb      	ldr	r3, [r7, #28]
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d003      	beq.n	8001d6c <parse_string+0x340>
    {
        input_buffer->hooks.deallocate(output);
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	695b      	ldr	r3, [r3, #20]
 8001d68:	69f8      	ldr	r0, [r7, #28]
 8001d6a:	4798      	blx	r3
    }

    if (input_pointer != NULL)
 8001d6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d006      	beq.n	8001d80 <parse_string+0x354>
    {
        input_buffer->offset = (size_t)(input_pointer - input_buffer->content);
 8001d72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d74:	683a      	ldr	r2, [r7, #0]
 8001d76:	6812      	ldr	r2, [r2, #0]
 8001d78:	1a9b      	subs	r3, r3, r2
 8001d7a:	461a      	mov	r2, r3
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	609a      	str	r2, [r3, #8]
    }

    return false;
 8001d80:	2300      	movs	r3, #0
}
 8001d82:	4618      	mov	r0, r3
 8001d84:	3728      	adds	r7, #40	; 0x28
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd80      	pop	{r7, pc}
 8001d8a:	bf00      	nop

08001d8c <buffer_skip_whitespace>:
static cJSON_bool parse_object(cJSON * const item, parse_buffer * const input_buffer);
static cJSON_bool print_object(const cJSON * const item, printbuffer * const output_buffer);

/* Utility to jump whitespace and cr/lf */
static parse_buffer *buffer_skip_whitespace(parse_buffer * const buffer)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	b083      	sub	sp, #12
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
    if ((buffer == NULL) || (buffer->content == NULL))
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d003      	beq.n	8001da2 <buffer_skip_whitespace+0x16>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d101      	bne.n	8001da6 <buffer_skip_whitespace+0x1a>
    {
        return NULL;
 8001da2:	2300      	movs	r3, #0
 8001da4:	e02c      	b.n	8001e00 <buffer_skip_whitespace+0x74>
    }

    if (cannot_access_at_index(buffer, 0))
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d005      	beq.n	8001db8 <buffer_skip_whitespace+0x2c>
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	689a      	ldr	r2, [r3, #8]
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	685b      	ldr	r3, [r3, #4]
 8001db4:	429a      	cmp	r2, r3
 8001db6:	d306      	bcc.n	8001dc6 <buffer_skip_whitespace+0x3a>
    {
        return buffer;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	e021      	b.n	8001e00 <buffer_skip_whitespace+0x74>
    }

    while (can_access_at_index(buffer, 0) && (buffer_at_offset(buffer)[0] <= 32))
    {
       buffer->offset++;
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	689b      	ldr	r3, [r3, #8]
 8001dc0:	1c5a      	adds	r2, r3, #1
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	609a      	str	r2, [r3, #8]
    while (can_access_at_index(buffer, 0) && (buffer_at_offset(buffer)[0] <= 32))
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d00d      	beq.n	8001de8 <buffer_skip_whitespace+0x5c>
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	689a      	ldr	r2, [r3, #8]
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	685b      	ldr	r3, [r3, #4]
 8001dd4:	429a      	cmp	r2, r3
 8001dd6:	d207      	bcs.n	8001de8 <buffer_skip_whitespace+0x5c>
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681a      	ldr	r2, [r3, #0]
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	689b      	ldr	r3, [r3, #8]
 8001de0:	4413      	add	r3, r2
 8001de2:	781b      	ldrb	r3, [r3, #0]
 8001de4:	2b20      	cmp	r3, #32
 8001de6:	d9e9      	bls.n	8001dbc <buffer_skip_whitespace+0x30>
    }

    if (buffer->offset == buffer->length)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	689a      	ldr	r2, [r3, #8]
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	429a      	cmp	r2, r3
 8001df2:	d104      	bne.n	8001dfe <buffer_skip_whitespace+0x72>
    {
        buffer->offset--;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	689b      	ldr	r3, [r3, #8]
 8001df8:	1e5a      	subs	r2, r3, #1
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	609a      	str	r2, [r3, #8]
    }

    return buffer;
 8001dfe:	687b      	ldr	r3, [r7, #4]
}
 8001e00:	4618      	mov	r0, r3
 8001e02:	370c      	adds	r7, #12
 8001e04:	46bd      	mov	sp, r7
 8001e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0a:	4770      	bx	lr

08001e0c <skip_utf8_bom>:

/* skip the UTF-8 BOM (byte order mark) if it is at the beginning of a buffer */
static parse_buffer *skip_utf8_bom(parse_buffer * const buffer)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b082      	sub	sp, #8
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
    if ((buffer == NULL) || (buffer->content == NULL) || (buffer->offset != 0))
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d007      	beq.n	8001e2a <skip_utf8_bom+0x1e>
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d003      	beq.n	8001e2a <skip_utf8_bom+0x1e>
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	689b      	ldr	r3, [r3, #8]
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d001      	beq.n	8001e2e <skip_utf8_bom+0x22>
    {
        return NULL;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	e01c      	b.n	8001e68 <skip_utf8_bom+0x5c>
    }

    if (can_access_at_index(buffer, 4) && (strncmp((const char*)buffer_at_offset(buffer), "\xEF\xBB\xBF", 3) == 0))
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d018      	beq.n	8001e66 <skip_utf8_bom+0x5a>
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	689b      	ldr	r3, [r3, #8]
 8001e38:	1d1a      	adds	r2, r3, #4
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	685b      	ldr	r3, [r3, #4]
 8001e3e:	429a      	cmp	r2, r3
 8001e40:	d211      	bcs.n	8001e66 <skip_utf8_bom+0x5a>
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681a      	ldr	r2, [r3, #0]
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	689b      	ldr	r3, [r3, #8]
 8001e4a:	4413      	add	r3, r2
 8001e4c:	2203      	movs	r2, #3
 8001e4e:	4908      	ldr	r1, [pc, #32]	; (8001e70 <skip_utf8_bom+0x64>)
 8001e50:	4618      	mov	r0, r3
 8001e52:	f00b fb03 	bl	800d45c <strncmp>
 8001e56:	4603      	mov	r3, r0
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d104      	bne.n	8001e66 <skip_utf8_bom+0x5a>
    {
        buffer->offset += 3;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	689b      	ldr	r3, [r3, #8]
 8001e60:	1cda      	adds	r2, r3, #3
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	609a      	str	r2, [r3, #8]
    }

    return buffer;
 8001e66:	687b      	ldr	r3, [r7, #4]
}
 8001e68:	4618      	mov	r0, r3
 8001e6a:	3708      	adds	r7, #8
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	bd80      	pop	{r7, pc}
 8001e70:	08010c9c 	.word	0x08010c9c

08001e74 <cJSON_ParseWithOpts>:

CJSON_PUBLIC(cJSON *) cJSON_ParseWithOpts(const char *value, const char **return_parse_end, cJSON_bool require_null_terminated)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b086      	sub	sp, #24
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	60f8      	str	r0, [r7, #12]
 8001e7c:	60b9      	str	r1, [r7, #8]
 8001e7e:	607a      	str	r2, [r7, #4]
    size_t buffer_length;

    if (NULL == value)
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d101      	bne.n	8001e8a <cJSON_ParseWithOpts+0x16>
    {
        return NULL;
 8001e86:	2300      	movs	r3, #0
 8001e88:	e00c      	b.n	8001ea4 <cJSON_ParseWithOpts+0x30>
    }

    /* Adding null character size due to require_null_terminated. */
    buffer_length = strlen(value) + sizeof("");
 8001e8a:	68f8      	ldr	r0, [r7, #12]
 8001e8c:	f7fe f9d2 	bl	8000234 <strlen>
 8001e90:	4603      	mov	r3, r0
 8001e92:	3301      	adds	r3, #1
 8001e94:	617b      	str	r3, [r7, #20]

    return cJSON_ParseWithLengthOpts(value, buffer_length, return_parse_end, require_null_terminated);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	68ba      	ldr	r2, [r7, #8]
 8001e9a:	6979      	ldr	r1, [r7, #20]
 8001e9c:	68f8      	ldr	r0, [r7, #12]
 8001e9e:	f000 f805 	bl	8001eac <cJSON_ParseWithLengthOpts>
 8001ea2:	4603      	mov	r3, r0
}
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	3718      	adds	r7, #24
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}

08001eac <cJSON_ParseWithLengthOpts>:

/* Parse an object - create a new root, and populate. */
CJSON_PUBLIC(cJSON *) cJSON_ParseWithLengthOpts(const char *value, size_t buffer_length, const char **return_parse_end, cJSON_bool require_null_terminated)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b08e      	sub	sp, #56	; 0x38
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	60f8      	str	r0, [r7, #12]
 8001eb4:	60b9      	str	r1, [r7, #8]
 8001eb6:	607a      	str	r2, [r7, #4]
 8001eb8:	603b      	str	r3, [r7, #0]
    parse_buffer buffer = { 0, 0, 0, 0, { 0, 0, 0 } };
 8001eba:	f107 0318 	add.w	r3, r7, #24
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	601a      	str	r2, [r3, #0]
 8001ec2:	605a      	str	r2, [r3, #4]
 8001ec4:	609a      	str	r2, [r3, #8]
 8001ec6:	60da      	str	r2, [r3, #12]
 8001ec8:	611a      	str	r2, [r3, #16]
 8001eca:	615a      	str	r2, [r3, #20]
 8001ecc:	619a      	str	r2, [r3, #24]
    cJSON *item = NULL;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	637b      	str	r3, [r7, #52]	; 0x34

    /* reset error position */
    global_error.json = NULL;
 8001ed2:	4b40      	ldr	r3, [pc, #256]	; (8001fd4 <cJSON_ParseWithLengthOpts+0x128>)
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	601a      	str	r2, [r3, #0]
    global_error.position = 0;
 8001ed8:	4b3e      	ldr	r3, [pc, #248]	; (8001fd4 <cJSON_ParseWithLengthOpts+0x128>)
 8001eda:	2200      	movs	r2, #0
 8001edc:	605a      	str	r2, [r3, #4]

    if (value == NULL || 0 == buffer_length)
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d042      	beq.n	8001f6a <cJSON_ParseWithLengthOpts+0xbe>
 8001ee4:	68bb      	ldr	r3, [r7, #8]
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d03f      	beq.n	8001f6a <cJSON_ParseWithLengthOpts+0xbe>
    {
        goto fail;
    }

    buffer.content = (const unsigned char*)value;
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	61bb      	str	r3, [r7, #24]
    buffer.length = buffer_length; 
 8001eee:	68bb      	ldr	r3, [r7, #8]
 8001ef0:	61fb      	str	r3, [r7, #28]
    buffer.offset = 0;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	623b      	str	r3, [r7, #32]
    buffer.hooks = global_hooks;
 8001ef6:	4a38      	ldr	r2, [pc, #224]	; (8001fd8 <cJSON_ParseWithLengthOpts+0x12c>)
 8001ef8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001efc:	ca07      	ldmia	r2, {r0, r1, r2}
 8001efe:	e883 0007 	stmia.w	r3, {r0, r1, r2}

    item = cJSON_New_Item(&global_hooks);
 8001f02:	4835      	ldr	r0, [pc, #212]	; (8001fd8 <cJSON_ParseWithLengthOpts+0x12c>)
 8001f04:	f7ff fab6 	bl	8001474 <cJSON_New_Item>
 8001f08:	6378      	str	r0, [r7, #52]	; 0x34
    if (item == NULL) /* memory fail */
 8001f0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d02e      	beq.n	8001f6e <cJSON_ParseWithLengthOpts+0xc2>
    {
        goto fail;
    }

    if (!parse_value(item, buffer_skip_whitespace(skip_utf8_bom(&buffer))))
 8001f10:	f107 0318 	add.w	r3, r7, #24
 8001f14:	4618      	mov	r0, r3
 8001f16:	f7ff ff79 	bl	8001e0c <skip_utf8_bom>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	f7ff ff35 	bl	8001d8c <buffer_skip_whitespace>
 8001f22:	4603      	mov	r3, r0
 8001f24:	4619      	mov	r1, r3
 8001f26:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001f28:	f000 f866 	bl	8001ff8 <parse_value>
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d01f      	beq.n	8001f72 <cJSON_ParseWithLengthOpts+0xc6>
        /* parse failure. ep is set. */
        goto fail;
    }

    /* if we require null-terminated JSON without appended garbage, skip and then check for a null terminator */
    if (require_null_terminated)
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d00e      	beq.n	8001f56 <cJSON_ParseWithLengthOpts+0xaa>
    {
        buffer_skip_whitespace(&buffer);
 8001f38:	f107 0318 	add.w	r3, r7, #24
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	f7ff ff25 	bl	8001d8c <buffer_skip_whitespace>
        if ((buffer.offset >= buffer.length) || buffer_at_offset(&buffer)[0] != '\0')
 8001f42:	6a3a      	ldr	r2, [r7, #32]
 8001f44:	69fb      	ldr	r3, [r7, #28]
 8001f46:	429a      	cmp	r2, r3
 8001f48:	d20f      	bcs.n	8001f6a <cJSON_ParseWithLengthOpts+0xbe>
 8001f4a:	69ba      	ldr	r2, [r7, #24]
 8001f4c:	6a3b      	ldr	r3, [r7, #32]
 8001f4e:	4413      	add	r3, r2
 8001f50:	781b      	ldrb	r3, [r3, #0]
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d109      	bne.n	8001f6a <cJSON_ParseWithLengthOpts+0xbe>
        {
            goto fail;
        }
    }
    if (return_parse_end)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d004      	beq.n	8001f66 <cJSON_ParseWithLengthOpts+0xba>
    {
        *return_parse_end = (const char*)buffer_at_offset(&buffer);
 8001f5c:	69ba      	ldr	r2, [r7, #24]
 8001f5e:	6a3b      	ldr	r3, [r7, #32]
 8001f60:	441a      	add	r2, r3
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	601a      	str	r2, [r3, #0]
    }

    return item;
 8001f66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f68:	e02f      	b.n	8001fca <cJSON_ParseWithLengthOpts+0x11e>

fail:
 8001f6a:	bf00      	nop
 8001f6c:	e002      	b.n	8001f74 <cJSON_ParseWithLengthOpts+0xc8>
        goto fail;
 8001f6e:	bf00      	nop
 8001f70:	e000      	b.n	8001f74 <cJSON_ParseWithLengthOpts+0xc8>
        goto fail;
 8001f72:	bf00      	nop
    if (item != NULL)
 8001f74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d002      	beq.n	8001f80 <cJSON_ParseWithLengthOpts+0xd4>
    {
        cJSON_Delete(item);
 8001f7a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001f7c:	f7ff fa90 	bl	80014a0 <cJSON_Delete>
    }

    if (value != NULL)
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d020      	beq.n	8001fc8 <cJSON_ParseWithLengthOpts+0x11c>
    {
        error local_error;
        local_error.json = (const unsigned char*)value;
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	613b      	str	r3, [r7, #16]
        local_error.position = 0;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	617b      	str	r3, [r7, #20]

        if (buffer.offset < buffer.length)
 8001f8e:	6a3a      	ldr	r2, [r7, #32]
 8001f90:	69fb      	ldr	r3, [r7, #28]
 8001f92:	429a      	cmp	r2, r3
 8001f94:	d202      	bcs.n	8001f9c <cJSON_ParseWithLengthOpts+0xf0>
        {
            local_error.position = buffer.offset;
 8001f96:	6a3b      	ldr	r3, [r7, #32]
 8001f98:	617b      	str	r3, [r7, #20]
 8001f9a:	e005      	b.n	8001fa8 <cJSON_ParseWithLengthOpts+0xfc>
        }
        else if (buffer.length > 0)
 8001f9c:	69fb      	ldr	r3, [r7, #28]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d002      	beq.n	8001fa8 <cJSON_ParseWithLengthOpts+0xfc>
        {
            local_error.position = buffer.length - 1;
 8001fa2:	69fb      	ldr	r3, [r7, #28]
 8001fa4:	3b01      	subs	r3, #1
 8001fa6:	617b      	str	r3, [r7, #20]
        }

        if (return_parse_end != NULL)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d004      	beq.n	8001fb8 <cJSON_ParseWithLengthOpts+0x10c>
        {
            *return_parse_end = (const char*)local_error.json + local_error.position;
 8001fae:	693a      	ldr	r2, [r7, #16]
 8001fb0:	697b      	ldr	r3, [r7, #20]
 8001fb2:	441a      	add	r2, r3
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	601a      	str	r2, [r3, #0]
        }

        global_error = local_error;
 8001fb8:	4b06      	ldr	r3, [pc, #24]	; (8001fd4 <cJSON_ParseWithLengthOpts+0x128>)
 8001fba:	461a      	mov	r2, r3
 8001fbc:	f107 0310 	add.w	r3, r7, #16
 8001fc0:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001fc4:	e882 0003 	stmia.w	r2, {r0, r1}
    }

    return NULL;
 8001fc8:	2300      	movs	r3, #0
}
 8001fca:	4618      	mov	r0, r3
 8001fcc:	3738      	adds	r7, #56	; 0x38
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bd80      	pop	{r7, pc}
 8001fd2:	bf00      	nop
 8001fd4:	2000020c 	.word	0x2000020c
 8001fd8:	20000000 	.word	0x20000000

08001fdc <cJSON_Parse>:

/* Default options for cJSON_Parse */
CJSON_PUBLIC(cJSON *) cJSON_Parse(const char *value)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b082      	sub	sp, #8
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
    return cJSON_ParseWithOpts(value, 0, 0);
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	2100      	movs	r1, #0
 8001fe8:	6878      	ldr	r0, [r7, #4]
 8001fea:	f7ff ff43 	bl	8001e74 <cJSON_ParseWithOpts>
 8001fee:	4603      	mov	r3, r0
}
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	3708      	adds	r7, #8
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bd80      	pop	{r7, pc}

08001ff8 <parse_value>:
    return print_value(item, &p);
}

/* Parser core - when encountering text, process appropriately. */
static cJSON_bool parse_value(cJSON * const item, parse_buffer * const input_buffer)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b082      	sub	sp, #8
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
 8002000:	6039      	str	r1, [r7, #0]
    if ((input_buffer == NULL) || (input_buffer->content == NULL))
 8002002:	683b      	ldr	r3, [r7, #0]
 8002004:	2b00      	cmp	r3, #0
 8002006:	d003      	beq.n	8002010 <parse_value+0x18>
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	2b00      	cmp	r3, #0
 800200e:	d101      	bne.n	8002014 <parse_value+0x1c>
    {
        return false; /* no input */
 8002010:	2300      	movs	r3, #0
 8002012:	e0d2      	b.n	80021ba <parse_value+0x1c2>
    }

    /* parse the different types of values */
    /* null */
    if (can_read(input_buffer, 4) && (strncmp((const char*)buffer_at_offset(input_buffer), "null", 4) == 0))
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d01d      	beq.n	8002056 <parse_value+0x5e>
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	689b      	ldr	r3, [r3, #8]
 800201e:	1d1a      	adds	r2, r3, #4
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	685b      	ldr	r3, [r3, #4]
 8002024:	429a      	cmp	r2, r3
 8002026:	d816      	bhi.n	8002056 <parse_value+0x5e>
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	681a      	ldr	r2, [r3, #0]
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	689b      	ldr	r3, [r3, #8]
 8002030:	4413      	add	r3, r2
 8002032:	2204      	movs	r2, #4
 8002034:	4963      	ldr	r1, [pc, #396]	; (80021c4 <parse_value+0x1cc>)
 8002036:	4618      	mov	r0, r3
 8002038:	f00b fa10 	bl	800d45c <strncmp>
 800203c:	4603      	mov	r3, r0
 800203e:	2b00      	cmp	r3, #0
 8002040:	d109      	bne.n	8002056 <parse_value+0x5e>
    {
        item->type = cJSON_NULL;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	2204      	movs	r2, #4
 8002046:	60da      	str	r2, [r3, #12]
        input_buffer->offset += 4;
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	689b      	ldr	r3, [r3, #8]
 800204c:	1d1a      	adds	r2, r3, #4
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	609a      	str	r2, [r3, #8]
        return true;
 8002052:	2301      	movs	r3, #1
 8002054:	e0b1      	b.n	80021ba <parse_value+0x1c2>
    }
    /* false */
    if (can_read(input_buffer, 5) && (strncmp((const char*)buffer_at_offset(input_buffer), "false", 5) == 0))
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	2b00      	cmp	r3, #0
 800205a:	d01d      	beq.n	8002098 <parse_value+0xa0>
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	689b      	ldr	r3, [r3, #8]
 8002060:	1d5a      	adds	r2, r3, #5
 8002062:	683b      	ldr	r3, [r7, #0]
 8002064:	685b      	ldr	r3, [r3, #4]
 8002066:	429a      	cmp	r2, r3
 8002068:	d816      	bhi.n	8002098 <parse_value+0xa0>
 800206a:	683b      	ldr	r3, [r7, #0]
 800206c:	681a      	ldr	r2, [r3, #0]
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	689b      	ldr	r3, [r3, #8]
 8002072:	4413      	add	r3, r2
 8002074:	2205      	movs	r2, #5
 8002076:	4954      	ldr	r1, [pc, #336]	; (80021c8 <parse_value+0x1d0>)
 8002078:	4618      	mov	r0, r3
 800207a:	f00b f9ef 	bl	800d45c <strncmp>
 800207e:	4603      	mov	r3, r0
 8002080:	2b00      	cmp	r3, #0
 8002082:	d109      	bne.n	8002098 <parse_value+0xa0>
    {
        item->type = cJSON_False;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2201      	movs	r2, #1
 8002088:	60da      	str	r2, [r3, #12]
        input_buffer->offset += 5;
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	689b      	ldr	r3, [r3, #8]
 800208e:	1d5a      	adds	r2, r3, #5
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	609a      	str	r2, [r3, #8]
        return true;
 8002094:	2301      	movs	r3, #1
 8002096:	e090      	b.n	80021ba <parse_value+0x1c2>
    }
    /* true */
    if (can_read(input_buffer, 4) && (strncmp((const char*)buffer_at_offset(input_buffer), "true", 4) == 0))
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	2b00      	cmp	r3, #0
 800209c:	d020      	beq.n	80020e0 <parse_value+0xe8>
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	689b      	ldr	r3, [r3, #8]
 80020a2:	1d1a      	adds	r2, r3, #4
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	685b      	ldr	r3, [r3, #4]
 80020a8:	429a      	cmp	r2, r3
 80020aa:	d819      	bhi.n	80020e0 <parse_value+0xe8>
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	681a      	ldr	r2, [r3, #0]
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	689b      	ldr	r3, [r3, #8]
 80020b4:	4413      	add	r3, r2
 80020b6:	2204      	movs	r2, #4
 80020b8:	4944      	ldr	r1, [pc, #272]	; (80021cc <parse_value+0x1d4>)
 80020ba:	4618      	mov	r0, r3
 80020bc:	f00b f9ce 	bl	800d45c <strncmp>
 80020c0:	4603      	mov	r3, r0
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d10c      	bne.n	80020e0 <parse_value+0xe8>
    {
        item->type = cJSON_True;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2202      	movs	r2, #2
 80020ca:	60da      	str	r2, [r3, #12]
        item->valueint = 1;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	2201      	movs	r2, #1
 80020d0:	615a      	str	r2, [r3, #20]
        input_buffer->offset += 4;
 80020d2:	683b      	ldr	r3, [r7, #0]
 80020d4:	689b      	ldr	r3, [r3, #8]
 80020d6:	1d1a      	adds	r2, r3, #4
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	609a      	str	r2, [r3, #8]
        return true;
 80020dc:	2301      	movs	r3, #1
 80020de:	e06c      	b.n	80021ba <parse_value+0x1c2>
    }
    /* string */
    if (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == '\"'))
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d013      	beq.n	800210e <parse_value+0x116>
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	689a      	ldr	r2, [r3, #8]
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	429a      	cmp	r2, r3
 80020f0:	d20d      	bcs.n	800210e <parse_value+0x116>
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	681a      	ldr	r2, [r3, #0]
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	689b      	ldr	r3, [r3, #8]
 80020fa:	4413      	add	r3, r2
 80020fc:	781b      	ldrb	r3, [r3, #0]
 80020fe:	2b22      	cmp	r3, #34	; 0x22
 8002100:	d105      	bne.n	800210e <parse_value+0x116>
    {
        return parse_string(item, input_buffer);
 8002102:	6839      	ldr	r1, [r7, #0]
 8002104:	6878      	ldr	r0, [r7, #4]
 8002106:	f7ff fc91 	bl	8001a2c <parse_string>
 800210a:	4603      	mov	r3, r0
 800210c:	e055      	b.n	80021ba <parse_value+0x1c2>
    }
    /* number */
    if (can_access_at_index(input_buffer, 0) && ((buffer_at_offset(input_buffer)[0] == '-') || ((buffer_at_offset(input_buffer)[0] >= '0') && (buffer_at_offset(input_buffer)[0] <= '9'))))
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	2b00      	cmp	r3, #0
 8002112:	d023      	beq.n	800215c <parse_value+0x164>
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	689a      	ldr	r2, [r3, #8]
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	685b      	ldr	r3, [r3, #4]
 800211c:	429a      	cmp	r2, r3
 800211e:	d21d      	bcs.n	800215c <parse_value+0x164>
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	681a      	ldr	r2, [r3, #0]
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	689b      	ldr	r3, [r3, #8]
 8002128:	4413      	add	r3, r2
 800212a:	781b      	ldrb	r3, [r3, #0]
 800212c:	2b2d      	cmp	r3, #45	; 0x2d
 800212e:	d00f      	beq.n	8002150 <parse_value+0x158>
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	681a      	ldr	r2, [r3, #0]
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	689b      	ldr	r3, [r3, #8]
 8002138:	4413      	add	r3, r2
 800213a:	781b      	ldrb	r3, [r3, #0]
 800213c:	2b2f      	cmp	r3, #47	; 0x2f
 800213e:	d90d      	bls.n	800215c <parse_value+0x164>
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	681a      	ldr	r2, [r3, #0]
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	689b      	ldr	r3, [r3, #8]
 8002148:	4413      	add	r3, r2
 800214a:	781b      	ldrb	r3, [r3, #0]
 800214c:	2b39      	cmp	r3, #57	; 0x39
 800214e:	d805      	bhi.n	800215c <parse_value+0x164>
    {
        return parse_number(item, input_buffer);
 8002150:	6839      	ldr	r1, [r7, #0]
 8002152:	6878      	ldr	r0, [r7, #4]
 8002154:	f7ff f9f4 	bl	8001540 <parse_number>
 8002158:	4603      	mov	r3, r0
 800215a:	e02e      	b.n	80021ba <parse_value+0x1c2>
    }
    /* array */
    if (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == '['))
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	2b00      	cmp	r3, #0
 8002160:	d013      	beq.n	800218a <parse_value+0x192>
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	689a      	ldr	r2, [r3, #8]
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	429a      	cmp	r2, r3
 800216c:	d20d      	bcs.n	800218a <parse_value+0x192>
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	681a      	ldr	r2, [r3, #0]
 8002172:	683b      	ldr	r3, [r7, #0]
 8002174:	689b      	ldr	r3, [r3, #8]
 8002176:	4413      	add	r3, r2
 8002178:	781b      	ldrb	r3, [r3, #0]
 800217a:	2b5b      	cmp	r3, #91	; 0x5b
 800217c:	d105      	bne.n	800218a <parse_value+0x192>
    {
        return parse_array(item, input_buffer);
 800217e:	6839      	ldr	r1, [r7, #0]
 8002180:	6878      	ldr	r0, [r7, #4]
 8002182:	f000 f825 	bl	80021d0 <parse_array>
 8002186:	4603      	mov	r3, r0
 8002188:	e017      	b.n	80021ba <parse_value+0x1c2>
    }
    /* object */
    if (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == '{'))
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	2b00      	cmp	r3, #0
 800218e:	d013      	beq.n	80021b8 <parse_value+0x1c0>
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	689a      	ldr	r2, [r3, #8]
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	685b      	ldr	r3, [r3, #4]
 8002198:	429a      	cmp	r2, r3
 800219a:	d20d      	bcs.n	80021b8 <parse_value+0x1c0>
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	681a      	ldr	r2, [r3, #0]
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	689b      	ldr	r3, [r3, #8]
 80021a4:	4413      	add	r3, r2
 80021a6:	781b      	ldrb	r3, [r3, #0]
 80021a8:	2b7b      	cmp	r3, #123	; 0x7b
 80021aa:	d105      	bne.n	80021b8 <parse_value+0x1c0>
    {
        return parse_object(item, input_buffer);
 80021ac:	6839      	ldr	r1, [r7, #0]
 80021ae:	6878      	ldr	r0, [r7, #4]
 80021b0:	f000 f8d2 	bl	8002358 <parse_object>
 80021b4:	4603      	mov	r3, r0
 80021b6:	e000      	b.n	80021ba <parse_value+0x1c2>
    }

    return false;
 80021b8:	2300      	movs	r3, #0
}
 80021ba:	4618      	mov	r0, r3
 80021bc:	3708      	adds	r7, #8
 80021be:	46bd      	mov	sp, r7
 80021c0:	bd80      	pop	{r7, pc}
 80021c2:	bf00      	nop
 80021c4:	08010c74 	.word	0x08010c74
 80021c8:	08010ca0 	.word	0x08010ca0
 80021cc:	08010ca8 	.word	0x08010ca8

080021d0 <parse_array>:
    }
}

/* Build an array from input text. */
static cJSON_bool parse_array(cJSON * const item, parse_buffer * const input_buffer)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b086      	sub	sp, #24
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
 80021d8:	6039      	str	r1, [r7, #0]
    cJSON *head = NULL; /* head of the linked list */
 80021da:	2300      	movs	r3, #0
 80021dc:	617b      	str	r3, [r7, #20]
    cJSON *current_item = NULL;
 80021de:	2300      	movs	r3, #0
 80021e0:	613b      	str	r3, [r7, #16]

    if (input_buffer->depth >= CJSON_NESTING_LIMIT)
 80021e2:	683b      	ldr	r3, [r7, #0]
 80021e4:	68db      	ldr	r3, [r3, #12]
 80021e6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80021ea:	d301      	bcc.n	80021f0 <parse_array+0x20>
    {
        return false; /* to deeply nested */
 80021ec:	2300      	movs	r3, #0
 80021ee:	e0af      	b.n	8002350 <parse_array+0x180>
    }
    input_buffer->depth++;
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	68db      	ldr	r3, [r3, #12]
 80021f4:	1c5a      	adds	r2, r3, #1
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	60da      	str	r2, [r3, #12]

    if (buffer_at_offset(input_buffer)[0] != '[')
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	681a      	ldr	r2, [r3, #0]
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	689b      	ldr	r3, [r3, #8]
 8002202:	4413      	add	r3, r2
 8002204:	781b      	ldrb	r3, [r3, #0]
 8002206:	2b5b      	cmp	r3, #91	; 0x5b
 8002208:	f040 8094 	bne.w	8002334 <parse_array+0x164>
    {
        /* not an array */
        goto fail;
    }

    input_buffer->offset++;
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	689b      	ldr	r3, [r3, #8]
 8002210:	1c5a      	adds	r2, r3, #1
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	609a      	str	r2, [r3, #8]
    buffer_skip_whitespace(input_buffer);
 8002216:	6838      	ldr	r0, [r7, #0]
 8002218:	f7ff fdb8 	bl	8001d8c <buffer_skip_whitespace>
    if (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == ']'))
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	2b00      	cmp	r3, #0
 8002220:	d00d      	beq.n	800223e <parse_array+0x6e>
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	689a      	ldr	r2, [r3, #8]
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	685b      	ldr	r3, [r3, #4]
 800222a:	429a      	cmp	r2, r3
 800222c:	d207      	bcs.n	800223e <parse_array+0x6e>
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	681a      	ldr	r2, [r3, #0]
 8002232:	683b      	ldr	r3, [r7, #0]
 8002234:	689b      	ldr	r3, [r3, #8]
 8002236:	4413      	add	r3, r2
 8002238:	781b      	ldrb	r3, [r3, #0]
 800223a:	2b5d      	cmp	r3, #93	; 0x5d
 800223c:	d061      	beq.n	8002302 <parse_array+0x132>
        /* empty array */
        goto success;
    }

    /* check if we skipped to the end of the buffer */
    if (cannot_access_at_index(input_buffer, 0))
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	2b00      	cmp	r3, #0
 8002242:	d005      	beq.n	8002250 <parse_array+0x80>
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	689a      	ldr	r2, [r3, #8]
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	429a      	cmp	r2, r3
 800224e:	d305      	bcc.n	800225c <parse_array+0x8c>
    {
        input_buffer->offset--;
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	689b      	ldr	r3, [r3, #8]
 8002254:	1e5a      	subs	r2, r3, #1
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	609a      	str	r2, [r3, #8]
        goto fail;
 800225a:	e072      	b.n	8002342 <parse_array+0x172>
    }

    /* step back to character in front of the first element */
    input_buffer->offset--;
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	689b      	ldr	r3, [r3, #8]
 8002260:	1e5a      	subs	r2, r3, #1
 8002262:	683b      	ldr	r3, [r7, #0]
 8002264:	609a      	str	r2, [r3, #8]
    /* loop through the comma separated array elements */
    do
    {
        /* allocate next item */
        cJSON *new_item = cJSON_New_Item(&(input_buffer->hooks));
 8002266:	683b      	ldr	r3, [r7, #0]
 8002268:	3310      	adds	r3, #16
 800226a:	4618      	mov	r0, r3
 800226c:	f7ff f902 	bl	8001474 <cJSON_New_Item>
 8002270:	60f8      	str	r0, [r7, #12]
        if (new_item == NULL)
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	2b00      	cmp	r3, #0
 8002276:	d05f      	beq.n	8002338 <parse_array+0x168>
        {
            goto fail; /* allocation failure */
        }

        /* attach next item to list */
        if (head == NULL)
 8002278:	697b      	ldr	r3, [r7, #20]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d104      	bne.n	8002288 <parse_array+0xb8>
        {
            /* start the linked list */
            current_item = head = new_item;
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	617b      	str	r3, [r7, #20]
 8002282:	697b      	ldr	r3, [r7, #20]
 8002284:	613b      	str	r3, [r7, #16]
 8002286:	e007      	b.n	8002298 <parse_array+0xc8>
        }
        else
        {
            /* add to the end and advance */
            current_item->next = new_item;
 8002288:	693b      	ldr	r3, [r7, #16]
 800228a:	68fa      	ldr	r2, [r7, #12]
 800228c:	601a      	str	r2, [r3, #0]
            new_item->prev = current_item;
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	693a      	ldr	r2, [r7, #16]
 8002292:	605a      	str	r2, [r3, #4]
            current_item = new_item;
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	613b      	str	r3, [r7, #16]
        }

        /* parse next value */
        input_buffer->offset++;
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	689b      	ldr	r3, [r3, #8]
 800229c:	1c5a      	adds	r2, r3, #1
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	609a      	str	r2, [r3, #8]
        buffer_skip_whitespace(input_buffer);
 80022a2:	6838      	ldr	r0, [r7, #0]
 80022a4:	f7ff fd72 	bl	8001d8c <buffer_skip_whitespace>
        if (!parse_value(current_item, input_buffer))
 80022a8:	6839      	ldr	r1, [r7, #0]
 80022aa:	6938      	ldr	r0, [r7, #16]
 80022ac:	f7ff fea4 	bl	8001ff8 <parse_value>
 80022b0:	4603      	mov	r3, r0
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d042      	beq.n	800233c <parse_array+0x16c>
        {
            goto fail; /* failed to parse value */
        }
        buffer_skip_whitespace(input_buffer);
 80022b6:	6838      	ldr	r0, [r7, #0]
 80022b8:	f7ff fd68 	bl	8001d8c <buffer_skip_whitespace>
    }
    while (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == ','));
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d00d      	beq.n	80022de <parse_array+0x10e>
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	689a      	ldr	r2, [r3, #8]
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	685b      	ldr	r3, [r3, #4]
 80022ca:	429a      	cmp	r2, r3
 80022cc:	d207      	bcs.n	80022de <parse_array+0x10e>
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	681a      	ldr	r2, [r3, #0]
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	689b      	ldr	r3, [r3, #8]
 80022d6:	4413      	add	r3, r2
 80022d8:	781b      	ldrb	r3, [r3, #0]
 80022da:	2b2c      	cmp	r3, #44	; 0x2c
 80022dc:	d0c3      	beq.n	8002266 <parse_array+0x96>

    if (cannot_access_at_index(input_buffer, 0) || buffer_at_offset(input_buffer)[0] != ']')
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d02d      	beq.n	8002340 <parse_array+0x170>
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	689a      	ldr	r2, [r3, #8]
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	429a      	cmp	r2, r3
 80022ee:	d227      	bcs.n	8002340 <parse_array+0x170>
 80022f0:	683b      	ldr	r3, [r7, #0]
 80022f2:	681a      	ldr	r2, [r3, #0]
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	689b      	ldr	r3, [r3, #8]
 80022f8:	4413      	add	r3, r2
 80022fa:	781b      	ldrb	r3, [r3, #0]
 80022fc:	2b5d      	cmp	r3, #93	; 0x5d
 80022fe:	d11f      	bne.n	8002340 <parse_array+0x170>
    {
        goto fail; /* expected end of array */
    }

success:
 8002300:	e000      	b.n	8002304 <parse_array+0x134>
        goto success;
 8002302:	bf00      	nop
    input_buffer->depth--;
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	68db      	ldr	r3, [r3, #12]
 8002308:	1e5a      	subs	r2, r3, #1
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	60da      	str	r2, [r3, #12]

    if (head != NULL) {
 800230e:	697b      	ldr	r3, [r7, #20]
 8002310:	2b00      	cmp	r3, #0
 8002312:	d002      	beq.n	800231a <parse_array+0x14a>
        head->prev = current_item;
 8002314:	697b      	ldr	r3, [r7, #20]
 8002316:	693a      	ldr	r2, [r7, #16]
 8002318:	605a      	str	r2, [r3, #4]
    }

    item->type = cJSON_Array;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	2220      	movs	r2, #32
 800231e:	60da      	str	r2, [r3, #12]
    item->child = head;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	697a      	ldr	r2, [r7, #20]
 8002324:	609a      	str	r2, [r3, #8]

    input_buffer->offset++;
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	689b      	ldr	r3, [r3, #8]
 800232a:	1c5a      	adds	r2, r3, #1
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	609a      	str	r2, [r3, #8]

    return true;
 8002330:	2301      	movs	r3, #1
 8002332:	e00d      	b.n	8002350 <parse_array+0x180>
        goto fail;
 8002334:	bf00      	nop
 8002336:	e004      	b.n	8002342 <parse_array+0x172>
            goto fail; /* allocation failure */
 8002338:	bf00      	nop
 800233a:	e002      	b.n	8002342 <parse_array+0x172>
            goto fail; /* failed to parse value */
 800233c:	bf00      	nop
 800233e:	e000      	b.n	8002342 <parse_array+0x172>

fail:
 8002340:	bf00      	nop
    if (head != NULL)
 8002342:	697b      	ldr	r3, [r7, #20]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d002      	beq.n	800234e <parse_array+0x17e>
    {
        cJSON_Delete(head);
 8002348:	6978      	ldr	r0, [r7, #20]
 800234a:	f7ff f8a9 	bl	80014a0 <cJSON_Delete>
    }

    return false;
 800234e:	2300      	movs	r3, #0
}
 8002350:	4618      	mov	r0, r3
 8002352:	3718      	adds	r7, #24
 8002354:	46bd      	mov	sp, r7
 8002356:	bd80      	pop	{r7, pc}

08002358 <parse_object>:
    return true;
}

/* Build an object from the text. */
static cJSON_bool parse_object(cJSON * const item, parse_buffer * const input_buffer)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b086      	sub	sp, #24
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
 8002360:	6039      	str	r1, [r7, #0]
    cJSON *head = NULL; /* linked list head */
 8002362:	2300      	movs	r3, #0
 8002364:	617b      	str	r3, [r7, #20]
    cJSON *current_item = NULL;
 8002366:	2300      	movs	r3, #0
 8002368:	613b      	str	r3, [r7, #16]

    if (input_buffer->depth >= CJSON_NESTING_LIMIT)
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	68db      	ldr	r3, [r3, #12]
 800236e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002372:	d301      	bcc.n	8002378 <parse_object+0x20>
    {
        return false; /* to deeply nested */
 8002374:	2300      	movs	r3, #0
 8002376:	e0e6      	b.n	8002546 <parse_object+0x1ee>
    }
    input_buffer->depth++;
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	68db      	ldr	r3, [r3, #12]
 800237c:	1c5a      	adds	r2, r3, #1
 800237e:	683b      	ldr	r3, [r7, #0]
 8002380:	60da      	str	r2, [r3, #12]

    if (cannot_access_at_index(input_buffer, 0) || (buffer_at_offset(input_buffer)[0] != '{'))
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	2b00      	cmp	r3, #0
 8002386:	f000 80d0 	beq.w	800252a <parse_object+0x1d2>
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	689a      	ldr	r2, [r3, #8]
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	685b      	ldr	r3, [r3, #4]
 8002392:	429a      	cmp	r2, r3
 8002394:	f080 80c9 	bcs.w	800252a <parse_object+0x1d2>
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	681a      	ldr	r2, [r3, #0]
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	689b      	ldr	r3, [r3, #8]
 80023a0:	4413      	add	r3, r2
 80023a2:	781b      	ldrb	r3, [r3, #0]
 80023a4:	2b7b      	cmp	r3, #123	; 0x7b
 80023a6:	f040 80c0 	bne.w	800252a <parse_object+0x1d2>
    {
        goto fail; /* not an object */
    }

    input_buffer->offset++;
 80023aa:	683b      	ldr	r3, [r7, #0]
 80023ac:	689b      	ldr	r3, [r3, #8]
 80023ae:	1c5a      	adds	r2, r3, #1
 80023b0:	683b      	ldr	r3, [r7, #0]
 80023b2:	609a      	str	r2, [r3, #8]
    buffer_skip_whitespace(input_buffer);
 80023b4:	6838      	ldr	r0, [r7, #0]
 80023b6:	f7ff fce9 	bl	8001d8c <buffer_skip_whitespace>
    if (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == '}'))
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d00e      	beq.n	80023de <parse_object+0x86>
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	689a      	ldr	r2, [r3, #8]
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	685b      	ldr	r3, [r3, #4]
 80023c8:	429a      	cmp	r2, r3
 80023ca:	d208      	bcs.n	80023de <parse_object+0x86>
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	681a      	ldr	r2, [r3, #0]
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	689b      	ldr	r3, [r3, #8]
 80023d4:	4413      	add	r3, r2
 80023d6:	781b      	ldrb	r3, [r3, #0]
 80023d8:	2b7d      	cmp	r3, #125	; 0x7d
 80023da:	f000 808d 	beq.w	80024f8 <parse_object+0x1a0>
    {
        goto success; /* empty object */
    }

    /* check if we skipped to the end of the buffer */
    if (cannot_access_at_index(input_buffer, 0))
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d005      	beq.n	80023f0 <parse_object+0x98>
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	689a      	ldr	r2, [r3, #8]
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	685b      	ldr	r3, [r3, #4]
 80023ec:	429a      	cmp	r2, r3
 80023ee:	d305      	bcc.n	80023fc <parse_object+0xa4>
    {
        input_buffer->offset--;
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	689b      	ldr	r3, [r3, #8]
 80023f4:	1e5a      	subs	r2, r3, #1
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	609a      	str	r2, [r3, #8]
        goto fail;
 80023fa:	e09d      	b.n	8002538 <parse_object+0x1e0>
    }

    /* step back to character in front of the first element */
    input_buffer->offset--;
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	689b      	ldr	r3, [r3, #8]
 8002400:	1e5a      	subs	r2, r3, #1
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	609a      	str	r2, [r3, #8]
    /* loop through the comma separated array elements */
    do
    {
        /* allocate next item */
        cJSON *new_item = cJSON_New_Item(&(input_buffer->hooks));
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	3310      	adds	r3, #16
 800240a:	4618      	mov	r0, r3
 800240c:	f7ff f832 	bl	8001474 <cJSON_New_Item>
 8002410:	60f8      	str	r0, [r7, #12]
        if (new_item == NULL)
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	2b00      	cmp	r3, #0
 8002416:	f000 808a 	beq.w	800252e <parse_object+0x1d6>
        {
            goto fail; /* allocation failure */
        }

        /* attach next item to list */
        if (head == NULL)
 800241a:	697b      	ldr	r3, [r7, #20]
 800241c:	2b00      	cmp	r3, #0
 800241e:	d104      	bne.n	800242a <parse_object+0xd2>
        {
            /* start the linked list */
            current_item = head = new_item;
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	617b      	str	r3, [r7, #20]
 8002424:	697b      	ldr	r3, [r7, #20]
 8002426:	613b      	str	r3, [r7, #16]
 8002428:	e007      	b.n	800243a <parse_object+0xe2>
        }
        else
        {
            /* add to the end and advance */
            current_item->next = new_item;
 800242a:	693b      	ldr	r3, [r7, #16]
 800242c:	68fa      	ldr	r2, [r7, #12]
 800242e:	601a      	str	r2, [r3, #0]
            new_item->prev = current_item;
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	693a      	ldr	r2, [r7, #16]
 8002434:	605a      	str	r2, [r3, #4]
            current_item = new_item;
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	613b      	str	r3, [r7, #16]
        }

        /* parse the name of the child */
        input_buffer->offset++;
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	689b      	ldr	r3, [r3, #8]
 800243e:	1c5a      	adds	r2, r3, #1
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	609a      	str	r2, [r3, #8]
        buffer_skip_whitespace(input_buffer);
 8002444:	6838      	ldr	r0, [r7, #0]
 8002446:	f7ff fca1 	bl	8001d8c <buffer_skip_whitespace>
        if (!parse_string(current_item, input_buffer))
 800244a:	6839      	ldr	r1, [r7, #0]
 800244c:	6938      	ldr	r0, [r7, #16]
 800244e:	f7ff faed 	bl	8001a2c <parse_string>
 8002452:	4603      	mov	r3, r0
 8002454:	2b00      	cmp	r3, #0
 8002456:	d06c      	beq.n	8002532 <parse_object+0x1da>
        {
            goto fail; /* failed to parse name */
        }
        buffer_skip_whitespace(input_buffer);
 8002458:	6838      	ldr	r0, [r7, #0]
 800245a:	f7ff fc97 	bl	8001d8c <buffer_skip_whitespace>

        /* swap valuestring and string, because we parsed the name */
        current_item->string = current_item->valuestring;
 800245e:	693b      	ldr	r3, [r7, #16]
 8002460:	691a      	ldr	r2, [r3, #16]
 8002462:	693b      	ldr	r3, [r7, #16]
 8002464:	621a      	str	r2, [r3, #32]
        current_item->valuestring = NULL;
 8002466:	693b      	ldr	r3, [r7, #16]
 8002468:	2200      	movs	r2, #0
 800246a:	611a      	str	r2, [r3, #16]

        if (cannot_access_at_index(input_buffer, 0) || (buffer_at_offset(input_buffer)[0] != ':'))
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	2b00      	cmp	r3, #0
 8002470:	d05b      	beq.n	800252a <parse_object+0x1d2>
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	689a      	ldr	r2, [r3, #8]
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	685b      	ldr	r3, [r3, #4]
 800247a:	429a      	cmp	r2, r3
 800247c:	d255      	bcs.n	800252a <parse_object+0x1d2>
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	681a      	ldr	r2, [r3, #0]
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	689b      	ldr	r3, [r3, #8]
 8002486:	4413      	add	r3, r2
 8002488:	781b      	ldrb	r3, [r3, #0]
 800248a:	2b3a      	cmp	r3, #58	; 0x3a
 800248c:	d14d      	bne.n	800252a <parse_object+0x1d2>
        {
            goto fail; /* invalid object */
        }

        /* parse the value */
        input_buffer->offset++;
 800248e:	683b      	ldr	r3, [r7, #0]
 8002490:	689b      	ldr	r3, [r3, #8]
 8002492:	1c5a      	adds	r2, r3, #1
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	609a      	str	r2, [r3, #8]
        buffer_skip_whitespace(input_buffer);
 8002498:	6838      	ldr	r0, [r7, #0]
 800249a:	f7ff fc77 	bl	8001d8c <buffer_skip_whitespace>
        if (!parse_value(current_item, input_buffer))
 800249e:	6839      	ldr	r1, [r7, #0]
 80024a0:	6938      	ldr	r0, [r7, #16]
 80024a2:	f7ff fda9 	bl	8001ff8 <parse_value>
 80024a6:	4603      	mov	r3, r0
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d044      	beq.n	8002536 <parse_object+0x1de>
        {
            goto fail; /* failed to parse value */
        }
        buffer_skip_whitespace(input_buffer);
 80024ac:	6838      	ldr	r0, [r7, #0]
 80024ae:	f7ff fc6d 	bl	8001d8c <buffer_skip_whitespace>
    }
    while (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == ','));
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d00d      	beq.n	80024d4 <parse_object+0x17c>
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	689a      	ldr	r2, [r3, #8]
 80024bc:	683b      	ldr	r3, [r7, #0]
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	429a      	cmp	r2, r3
 80024c2:	d207      	bcs.n	80024d4 <parse_object+0x17c>
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	681a      	ldr	r2, [r3, #0]
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	689b      	ldr	r3, [r3, #8]
 80024cc:	4413      	add	r3, r2
 80024ce:	781b      	ldrb	r3, [r3, #0]
 80024d0:	2b2c      	cmp	r3, #44	; 0x2c
 80024d2:	d098      	beq.n	8002406 <parse_object+0xae>

    if (cannot_access_at_index(input_buffer, 0) || (buffer_at_offset(input_buffer)[0] != '}'))
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d027      	beq.n	800252a <parse_object+0x1d2>
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	689a      	ldr	r2, [r3, #8]
 80024de:	683b      	ldr	r3, [r7, #0]
 80024e0:	685b      	ldr	r3, [r3, #4]
 80024e2:	429a      	cmp	r2, r3
 80024e4:	d221      	bcs.n	800252a <parse_object+0x1d2>
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	681a      	ldr	r2, [r3, #0]
 80024ea:	683b      	ldr	r3, [r7, #0]
 80024ec:	689b      	ldr	r3, [r3, #8]
 80024ee:	4413      	add	r3, r2
 80024f0:	781b      	ldrb	r3, [r3, #0]
 80024f2:	2b7d      	cmp	r3, #125	; 0x7d
 80024f4:	d119      	bne.n	800252a <parse_object+0x1d2>
    {
        goto fail; /* expected end of object */
    }

success:
 80024f6:	e000      	b.n	80024fa <parse_object+0x1a2>
        goto success; /* empty object */
 80024f8:	bf00      	nop
    input_buffer->depth--;
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	68db      	ldr	r3, [r3, #12]
 80024fe:	1e5a      	subs	r2, r3, #1
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	60da      	str	r2, [r3, #12]

    if (head != NULL) {
 8002504:	697b      	ldr	r3, [r7, #20]
 8002506:	2b00      	cmp	r3, #0
 8002508:	d002      	beq.n	8002510 <parse_object+0x1b8>
        head->prev = current_item;
 800250a:	697b      	ldr	r3, [r7, #20]
 800250c:	693a      	ldr	r2, [r7, #16]
 800250e:	605a      	str	r2, [r3, #4]
    }

    item->type = cJSON_Object;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2240      	movs	r2, #64	; 0x40
 8002514:	60da      	str	r2, [r3, #12]
    item->child = head;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	697a      	ldr	r2, [r7, #20]
 800251a:	609a      	str	r2, [r3, #8]

    input_buffer->offset++;
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	689b      	ldr	r3, [r3, #8]
 8002520:	1c5a      	adds	r2, r3, #1
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	609a      	str	r2, [r3, #8]
    return true;
 8002526:	2301      	movs	r3, #1
 8002528:	e00d      	b.n	8002546 <parse_object+0x1ee>

fail:
 800252a:	bf00      	nop
 800252c:	e004      	b.n	8002538 <parse_object+0x1e0>
            goto fail; /* allocation failure */
 800252e:	bf00      	nop
 8002530:	e002      	b.n	8002538 <parse_object+0x1e0>
            goto fail; /* failed to parse name */
 8002532:	bf00      	nop
 8002534:	e000      	b.n	8002538 <parse_object+0x1e0>
            goto fail; /* failed to parse value */
 8002536:	bf00      	nop
    if (head != NULL)
 8002538:	697b      	ldr	r3, [r7, #20]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d002      	beq.n	8002544 <parse_object+0x1ec>
    {
        cJSON_Delete(head);
 800253e:	6978      	ldr	r0, [r7, #20]
 8002540:	f7fe ffae 	bl	80014a0 <cJSON_Delete>
    }

    return false;
 8002544:	2300      	movs	r3, #0
}
 8002546:	4618      	mov	r0, r3
 8002548:	3718      	adds	r7, #24
 800254a:	46bd      	mov	sp, r7
 800254c:	bd80      	pop	{r7, pc}

0800254e <get_object_item>:

    return get_array_item(array, (size_t)index);
}

static cJSON *get_object_item(const cJSON * const object, const char * const name, const cJSON_bool case_sensitive)
{
 800254e:	b580      	push	{r7, lr}
 8002550:	b086      	sub	sp, #24
 8002552:	af00      	add	r7, sp, #0
 8002554:	60f8      	str	r0, [r7, #12]
 8002556:	60b9      	str	r1, [r7, #8]
 8002558:	607a      	str	r2, [r7, #4]
    cJSON *current_element = NULL;
 800255a:	2300      	movs	r3, #0
 800255c:	617b      	str	r3, [r7, #20]

    if ((object == NULL) || (name == NULL))
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	2b00      	cmp	r3, #0
 8002562:	d002      	beq.n	800256a <get_object_item+0x1c>
 8002564:	68bb      	ldr	r3, [r7, #8]
 8002566:	2b00      	cmp	r3, #0
 8002568:	d101      	bne.n	800256e <get_object_item+0x20>
    {
        return NULL;
 800256a:	2300      	movs	r3, #0
 800256c:	e033      	b.n	80025d6 <get_object_item+0x88>
    }

    current_element = object->child;
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	689b      	ldr	r3, [r3, #8]
 8002572:	617b      	str	r3, [r7, #20]
    if (case_sensitive)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d017      	beq.n	80025aa <get_object_item+0x5c>
    {
        while ((current_element != NULL) && (current_element->string != NULL) && (strcmp(name, current_element->string) != 0))
 800257a:	e002      	b.n	8002582 <get_object_item+0x34>
        {
            current_element = current_element->next;
 800257c:	697b      	ldr	r3, [r7, #20]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	617b      	str	r3, [r7, #20]
        while ((current_element != NULL) && (current_element->string != NULL) && (strcmp(name, current_element->string) != 0))
 8002582:	697b      	ldr	r3, [r7, #20]
 8002584:	2b00      	cmp	r3, #0
 8002586:	d01c      	beq.n	80025c2 <get_object_item+0x74>
 8002588:	697b      	ldr	r3, [r7, #20]
 800258a:	6a1b      	ldr	r3, [r3, #32]
 800258c:	2b00      	cmp	r3, #0
 800258e:	d018      	beq.n	80025c2 <get_object_item+0x74>
 8002590:	697b      	ldr	r3, [r7, #20]
 8002592:	6a1b      	ldr	r3, [r3, #32]
 8002594:	4619      	mov	r1, r3
 8002596:	68b8      	ldr	r0, [r7, #8]
 8002598:	f7fd fe42 	bl	8000220 <strcmp>
 800259c:	4603      	mov	r3, r0
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d1ec      	bne.n	800257c <get_object_item+0x2e>
 80025a2:	e00e      	b.n	80025c2 <get_object_item+0x74>
    }
    else
    {
        while ((current_element != NULL) && (case_insensitive_strcmp((const unsigned char*)name, (const unsigned char*)(current_element->string)) != 0))
        {
            current_element = current_element->next;
 80025a4:	697b      	ldr	r3, [r7, #20]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	617b      	str	r3, [r7, #20]
        while ((current_element != NULL) && (case_insensitive_strcmp((const unsigned char*)name, (const unsigned char*)(current_element->string)) != 0))
 80025aa:	697b      	ldr	r3, [r7, #20]
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d008      	beq.n	80025c2 <get_object_item+0x74>
 80025b0:	697b      	ldr	r3, [r7, #20]
 80025b2:	6a1b      	ldr	r3, [r3, #32]
 80025b4:	4619      	mov	r1, r3
 80025b6:	68b8      	ldr	r0, [r7, #8]
 80025b8:	f7fe feec 	bl	8001394 <case_insensitive_strcmp>
 80025bc:	4603      	mov	r3, r0
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d1f0      	bne.n	80025a4 <get_object_item+0x56>
        }
    }

    if ((current_element == NULL) || (current_element->string == NULL)) {
 80025c2:	697b      	ldr	r3, [r7, #20]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d003      	beq.n	80025d0 <get_object_item+0x82>
 80025c8:	697b      	ldr	r3, [r7, #20]
 80025ca:	6a1b      	ldr	r3, [r3, #32]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d101      	bne.n	80025d4 <get_object_item+0x86>
        return NULL;
 80025d0:	2300      	movs	r3, #0
 80025d2:	e000      	b.n	80025d6 <get_object_item+0x88>
    }

    return current_element;
 80025d4:	697b      	ldr	r3, [r7, #20]
}
 80025d6:	4618      	mov	r0, r3
 80025d8:	3718      	adds	r7, #24
 80025da:	46bd      	mov	sp, r7
 80025dc:	bd80      	pop	{r7, pc}

080025de <cJSON_GetObjectItemCaseSensitive>:
{
    return get_object_item(object, string, false);
}

CJSON_PUBLIC(cJSON *) cJSON_GetObjectItemCaseSensitive(const cJSON * const object, const char * const string)
{
 80025de:	b580      	push	{r7, lr}
 80025e0:	b082      	sub	sp, #8
 80025e2:	af00      	add	r7, sp, #0
 80025e4:	6078      	str	r0, [r7, #4]
 80025e6:	6039      	str	r1, [r7, #0]
    return get_object_item(object, string, true);
 80025e8:	2201      	movs	r2, #1
 80025ea:	6839      	ldr	r1, [r7, #0]
 80025ec:	6878      	ldr	r0, [r7, #4]
 80025ee:	f7ff ffae 	bl	800254e <get_object_item>
 80025f2:	4603      	mov	r3, r0
}
 80025f4:	4618      	mov	r0, r3
 80025f6:	3708      	adds	r7, #8
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}

080025fc <cJSON_IsString>:

    return (item->type & 0xFF) == cJSON_Number;
}

CJSON_PUBLIC(cJSON_bool) cJSON_IsString(const cJSON * const item)
{
 80025fc:	b480      	push	{r7}
 80025fe:	b083      	sub	sp, #12
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
    if (item == NULL)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d101      	bne.n	800260e <cJSON_IsString+0x12>
    {
        return false;
 800260a:	2300      	movs	r3, #0
 800260c:	e007      	b.n	800261e <cJSON_IsString+0x22>
    }

    return (item->type & 0xFF) == cJSON_String;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	68db      	ldr	r3, [r3, #12]
 8002612:	b2db      	uxtb	r3, r3
 8002614:	2b10      	cmp	r3, #16
 8002616:	bf0c      	ite	eq
 8002618:	2301      	moveq	r3, #1
 800261a:	2300      	movne	r3, #0
 800261c:	b2db      	uxtb	r3, r3
}
 800261e:	4618      	mov	r0, r3
 8002620:	370c      	adds	r7, #12
 8002622:	46bd      	mov	sp, r7
 8002624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002628:	4770      	bx	lr
	...

0800262c <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PA15   ------> S_TIM2_CH1
*/
void MX_GPIO_Init(void)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b08a      	sub	sp, #40	; 0x28
 8002630:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002632:	f107 0314 	add.w	r3, r7, #20
 8002636:	2200      	movs	r2, #0
 8002638:	601a      	str	r2, [r3, #0]
 800263a:	605a      	str	r2, [r3, #4]
 800263c:	609a      	str	r2, [r3, #8]
 800263e:	60da      	str	r2, [r3, #12]
 8002640:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002642:	4b2d      	ldr	r3, [pc, #180]	; (80026f8 <MX_GPIO_Init+0xcc>)
 8002644:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002646:	4a2c      	ldr	r2, [pc, #176]	; (80026f8 <MX_GPIO_Init+0xcc>)
 8002648:	f043 0304 	orr.w	r3, r3, #4
 800264c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800264e:	4b2a      	ldr	r3, [pc, #168]	; (80026f8 <MX_GPIO_Init+0xcc>)
 8002650:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002652:	f003 0304 	and.w	r3, r3, #4
 8002656:	613b      	str	r3, [r7, #16]
 8002658:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800265a:	4b27      	ldr	r3, [pc, #156]	; (80026f8 <MX_GPIO_Init+0xcc>)
 800265c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800265e:	4a26      	ldr	r2, [pc, #152]	; (80026f8 <MX_GPIO_Init+0xcc>)
 8002660:	f043 0320 	orr.w	r3, r3, #32
 8002664:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002666:	4b24      	ldr	r3, [pc, #144]	; (80026f8 <MX_GPIO_Init+0xcc>)
 8002668:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800266a:	f003 0320 	and.w	r3, r3, #32
 800266e:	60fb      	str	r3, [r7, #12]
 8002670:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002672:	4b21      	ldr	r3, [pc, #132]	; (80026f8 <MX_GPIO_Init+0xcc>)
 8002674:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002676:	4a20      	ldr	r2, [pc, #128]	; (80026f8 <MX_GPIO_Init+0xcc>)
 8002678:	f043 0301 	orr.w	r3, r3, #1
 800267c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800267e:	4b1e      	ldr	r3, [pc, #120]	; (80026f8 <MX_GPIO_Init+0xcc>)
 8002680:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002682:	f003 0301 	and.w	r3, r3, #1
 8002686:	60bb      	str	r3, [r7, #8]
 8002688:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800268a:	4b1b      	ldr	r3, [pc, #108]	; (80026f8 <MX_GPIO_Init+0xcc>)
 800268c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800268e:	4a1a      	ldr	r2, [pc, #104]	; (80026f8 <MX_GPIO_Init+0xcc>)
 8002690:	f043 0302 	orr.w	r3, r3, #2
 8002694:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002696:	4b18      	ldr	r3, [pc, #96]	; (80026f8 <MX_GPIO_Init+0xcc>)
 8002698:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800269a:	f003 0302 	and.w	r3, r3, #2
 800269e:	607b      	str	r3, [r7, #4]
 80026a0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PWM_INPUT_TIM2_Pin;
 80026a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80026a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026a8:	2302      	movs	r3, #2
 80026aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80026ac:	2302      	movs	r3, #2
 80026ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026b0:	2303      	movs	r3, #3
 80026b2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80026b4:	2301      	movs	r3, #1
 80026b6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(PWM_INPUT_TIM2_GPIO_Port, &GPIO_InitStruct);
 80026b8:	f107 0314 	add.w	r3, r7, #20
 80026bc:	4619      	mov	r1, r3
 80026be:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80026c2:	f003 ff17 	bl	80064f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Button_Pin;
 80026c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80026ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80026cc:	4b0b      	ldr	r3, [pc, #44]	; (80026fc <MX_GPIO_Init+0xd0>)
 80026ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026d0:	2300      	movs	r3, #0
 80026d2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Button_GPIO_Port, &GPIO_InitStruct);
 80026d4:	f107 0314 	add.w	r3, r7, #20
 80026d8:	4619      	mov	r1, r3
 80026da:	4809      	ldr	r0, [pc, #36]	; (8002700 <MX_GPIO_Init+0xd4>)
 80026dc:	f003 ff0a 	bl	80064f4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 15, 0);
 80026e0:	2200      	movs	r2, #0
 80026e2:	210f      	movs	r1, #15
 80026e4:	2028      	movs	r0, #40	; 0x28
 80026e6:	f003 fe6a 	bl	80063be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80026ea:	2028      	movs	r0, #40	; 0x28
 80026ec:	f003 fe81 	bl	80063f2 <HAL_NVIC_EnableIRQ>

}
 80026f0:	bf00      	nop
 80026f2:	3728      	adds	r7, #40	; 0x28
 80026f4:	46bd      	mov	sp, r7
 80026f6:	bd80      	pop	{r7, pc}
 80026f8:	40021000 	.word	0x40021000
 80026fc:	10110000 	.word	0x10110000
 8002700:	48000800 	.word	0x48000800

08002704 <start_up>:
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */


void start_up(void)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	af00      	add	r7, sp, #0

	 if(HAL_OK== ((HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED)) && (HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED))) )
 8002708:	217f      	movs	r1, #127	; 0x7f
 800270a:	4863      	ldr	r0, [pc, #396]	; (8002898 <start_up+0x194>)
 800270c:	f002 fee2 	bl	80054d4 <HAL_ADCEx_Calibration_Start>
 8002710:	4603      	mov	r3, r0
 8002712:	2b00      	cmp	r3, #0
 8002714:	d008      	beq.n	8002728 <start_up+0x24>
 8002716:	217f      	movs	r1, #127	; 0x7f
 8002718:	4860      	ldr	r0, [pc, #384]	; (800289c <start_up+0x198>)
 800271a:	f002 fedb 	bl	80054d4 <HAL_ADCEx_Calibration_Start>
 800271e:	4603      	mov	r3, r0
 8002720:	2b00      	cmp	r3, #0
 8002722:	d001      	beq.n	8002728 <start_up+0x24>
 8002724:	2301      	movs	r3, #1
 8002726:	e000      	b.n	800272a <start_up+0x26>
 8002728:	2300      	movs	r3, #0
 800272a:	2b00      	cmp	r3, #0
 800272c:	f040 80b1 	bne.w	8002892 <start_up+0x18e>
	   {
		if(HAL_OK== (HAL_OPAMPEx_SelfCalibrateAll(&hopamp1, &hopamp2, &hopamp3)))
 8002730:	4a5b      	ldr	r2, [pc, #364]	; (80028a0 <start_up+0x19c>)
 8002732:	495c      	ldr	r1, [pc, #368]	; (80028a4 <start_up+0x1a0>)
 8002734:	485c      	ldr	r0, [pc, #368]	; (80028a8 <start_up+0x1a4>)
 8002736:	f004 f978 	bl	8006a2a <HAL_OPAMPEx_SelfCalibrateAll>
 800273a:	4603      	mov	r3, r0
 800273c:	2b00      	cmp	r3, #0
 800273e:	f040 80a8 	bne.w	8002892 <start_up+0x18e>
		{

			//////// konfiguracja Timer 1  //////////////////////////
			TIM1->ARR= TIM1_ARR;
 8002742:	4b5a      	ldr	r3, [pc, #360]	; (80028ac <start_up+0x1a8>)
 8002744:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002748:	62da      	str	r2, [r3, #44]	; 0x2c
			TIM1->PSC= TIM1_PSC;
 800274a:	4b58      	ldr	r3, [pc, #352]	; (80028ac <start_up+0x1a8>)
 800274c:	2207      	movs	r2, #7
 800274e:	629a      	str	r2, [r3, #40]	; 0x28

			TIM1->CCR1=(TIM1->ARR/10);
 8002750:	4b56      	ldr	r3, [pc, #344]	; (80028ac <start_up+0x1a8>)
 8002752:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002754:	4a55      	ldr	r2, [pc, #340]	; (80028ac <start_up+0x1a8>)
 8002756:	4956      	ldr	r1, [pc, #344]	; (80028b0 <start_up+0x1ac>)
 8002758:	fba1 1303 	umull	r1, r3, r1, r3
 800275c:	08db      	lsrs	r3, r3, #3
 800275e:	6353      	str	r3, [r2, #52]	; 0x34
			TIM1->CCR2=0;
 8002760:	4b52      	ldr	r3, [pc, #328]	; (80028ac <start_up+0x1a8>)
 8002762:	2200      	movs	r2, #0
 8002764:	639a      	str	r2, [r3, #56]	; 0x38
			TIM1->CCR3=0;
 8002766:	4b51      	ldr	r3, [pc, #324]	; (80028ac <start_up+0x1a8>)
 8002768:	2200      	movs	r2, #0
 800276a:	63da      	str	r2, [r3, #60]	; 0x3c
			TIM1->CCR4=TIM1_CCR4;
 800276c:	4b4f      	ldr	r3, [pc, #316]	; (80028ac <start_up+0x1a8>)
 800276e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002770:	4a4e      	ldr	r2, [pc, #312]	; (80028ac <start_up+0x1a8>)
 8002772:	3b0a      	subs	r3, #10
 8002774:	6413      	str	r3, [r2, #64]	; 0x40

			HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8002776:	2100      	movs	r1, #0
 8002778:	484e      	ldr	r0, [pc, #312]	; (80028b4 <start_up+0x1b0>)
 800277a:	f005 fccb 	bl	8008114 <HAL_TIM_PWM_Start>
			HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 800277e:	2100      	movs	r1, #0
 8002780:	484c      	ldr	r0, [pc, #304]	; (80028b4 <start_up+0x1b0>)
 8002782:	f007 f961 	bl	8009a48 <HAL_TIMEx_PWMN_Start>
			HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8002786:	2104      	movs	r1, #4
 8002788:	484a      	ldr	r0, [pc, #296]	; (80028b4 <start_up+0x1b0>)
 800278a:	f005 fcc3 	bl	8008114 <HAL_TIM_PWM_Start>
			HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 800278e:	2104      	movs	r1, #4
 8002790:	4848      	ldr	r0, [pc, #288]	; (80028b4 <start_up+0x1b0>)
 8002792:	f007 f959 	bl	8009a48 <HAL_TIMEx_PWMN_Start>
			HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8002796:	2108      	movs	r1, #8
 8002798:	4846      	ldr	r0, [pc, #280]	; (80028b4 <start_up+0x1b0>)
 800279a:	f005 fcbb 	bl	8008114 <HAL_TIM_PWM_Start>
			HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 800279e:	2108      	movs	r1, #8
 80027a0:	4844      	ldr	r0, [pc, #272]	; (80028b4 <start_up+0x1b0>)
 80027a2:	f007 f951 	bl	8009a48 <HAL_TIMEx_PWMN_Start>
			//HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);


			HAL_Delay(800);
 80027a6:	f44f 7048 	mov.w	r0, #800	; 0x320
 80027aa:	f001 ff51 	bl	8004650 <HAL_Delay>

			//////// konfiguracja Timer 4 - encoder ///////////////////
			TIM4->ARR= TIM4_ARR;
 80027ae:	4b42      	ldr	r3, [pc, #264]	; (80028b8 <start_up+0x1b4>)
 80027b0:	f240 1267 	movw	r2, #359	; 0x167
 80027b4:	62da      	str	r2, [r3, #44]	; 0x2c
			TIM4->PSC= TIM4_PSC;
 80027b6:	4b40      	ldr	r3, [pc, #256]	; (80028b8 <start_up+0x1b4>)
 80027b8:	2200      	movs	r2, #0
 80027ba:	629a      	str	r2, [r3, #40]	; 0x28
			HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_1);
 80027bc:	2100      	movs	r1, #0
 80027be:	483f      	ldr	r0, [pc, #252]	; (80028bc <start_up+0x1b8>)
 80027c0:	f005 ffda 	bl	8008778 <HAL_TIM_Encoder_Start>
			HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_2);
 80027c4:	2104      	movs	r1, #4
 80027c6:	483d      	ldr	r0, [pc, #244]	; (80028bc <start_up+0x1b8>)
 80027c8:	f005 ffd6 	bl	8008778 <HAL_TIM_Encoder_Start>
			//////// konfiguracja Timer 4 - encoder ///////////////////

			HAL_Delay(400);
 80027cc:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80027d0:	f001 ff3e 	bl	8004650 <HAL_Delay>

			TIM1->CCR1=0;
 80027d4:	4b35      	ldr	r3, [pc, #212]	; (80028ac <start_up+0x1a8>)
 80027d6:	2200      	movs	r2, #0
 80027d8:	635a      	str	r2, [r3, #52]	; 0x34
			TIM1->CCR2=0;
 80027da:	4b34      	ldr	r3, [pc, #208]	; (80028ac <start_up+0x1a8>)
 80027dc:	2200      	movs	r2, #0
 80027de:	639a      	str	r2, [r3, #56]	; 0x38
			TIM1->CCR3=0;
 80027e0:	4b32      	ldr	r3, [pc, #200]	; (80028ac <start_up+0x1a8>)
 80027e2:	2200      	movs	r2, #0
 80027e4:	63da      	str	r2, [r3, #60]	; 0x3c

			HAL_Delay(200);
 80027e6:	20c8      	movs	r0, #200	; 0xc8
 80027e8:	f001 ff32 	bl	8004650 <HAL_Delay>


			//////// konfiguracja Timer 8  ///////////////////
			TIM8->ARR= TIM8_ARR;
 80027ec:	4b34      	ldr	r3, [pc, #208]	; (80028c0 <start_up+0x1bc>)
 80027ee:	f64f 72db 	movw	r2, #65499	; 0xffdb
 80027f2:	62da      	str	r2, [r3, #44]	; 0x2c
			TIM8->PSC= TIM8_PSC;
 80027f4:	4b32      	ldr	r3, [pc, #200]	; (80028c0 <start_up+0x1bc>)
 80027f6:	2209      	movs	r2, #9
 80027f8:	629a      	str	r2, [r3, #40]	; 0x28
			HAL_TIM_IC_Start(&htim8, TIM_CHANNEL_2);
 80027fa:	2104      	movs	r1, #4
 80027fc:	4831      	ldr	r0, [pc, #196]	; (80028c4 <start_up+0x1c0>)
 80027fe:	f005 fe53 	bl	80084a8 <HAL_TIM_IC_Start>


			//////// start ADC 1 2 ///////////////////////////////////
			HAL_OPAMP_Start(&hopamp1);
 8002802:	4829      	ldr	r0, [pc, #164]	; (80028a8 <start_up+0x1a4>)
 8002804:	f004 f8e0 	bl	80069c8 <HAL_OPAMP_Start>
			HAL_OPAMP_Start(&hopamp2);
 8002808:	4826      	ldr	r0, [pc, #152]	; (80028a4 <start_up+0x1a0>)
 800280a:	f004 f8dd 	bl	80069c8 <HAL_OPAMP_Start>
			HAL_OPAMP_Start(&hopamp3);
 800280e:	4824      	ldr	r0, [pc, #144]	; (80028a0 <start_up+0x19c>)
 8002810:	f004 f8da 	bl	80069c8 <HAL_OPAMP_Start>
			//////// start ADC 1 2 ///////////////////////////////////
			HAL_ADCEx_InjectedStart_IT(&hadc1);
 8002814:	4820      	ldr	r0, [pc, #128]	; (8002898 <start_up+0x194>)
 8002816:	f002 febf 	bl	8005598 <HAL_ADCEx_InjectedStart_IT>
			HAL_ADCEx_InjectedStart_IT(&hadc2);
 800281a:	4820      	ldr	r0, [pc, #128]	; (800289c <start_up+0x198>)
 800281c:	f002 febc 	bl	8005598 <HAL_ADCEx_InjectedStart_IT>


			/////////// inicjalizacja pid_d ////////////////
			set_d=0;
 8002820:	4b29      	ldr	r3, [pc, #164]	; (80028c8 <start_up+0x1c4>)
 8002822:	f04f 0200 	mov.w	r2, #0
 8002826:	601a      	str	r2, [r3, #0]
			pid_d.Kp=1;
 8002828:	4b28      	ldr	r3, [pc, #160]	; (80028cc <start_up+0x1c8>)
 800282a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800282e:	619a      	str	r2, [r3, #24]
			pid_d.Ki=1;
 8002830:	4b26      	ldr	r3, [pc, #152]	; (80028cc <start_up+0x1c8>)
 8002832:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002836:	61da      	str	r2, [r3, #28]
			pid_d.Kd=0;
 8002838:	4b24      	ldr	r3, [pc, #144]	; (80028cc <start_up+0x1c8>)
 800283a:	f04f 0200 	mov.w	r2, #0
 800283e:	621a      	str	r2, [r3, #32]
			arm_pid_init_f32(&pid_d, 1);
 8002840:	2101      	movs	r1, #1
 8002842:	4822      	ldr	r0, [pc, #136]	; (80028cc <start_up+0x1c8>)
 8002844:	f009 fbf8 	bl	800c038 <arm_pid_init_f32>

			/////////// inicjalizacja pid_q ////////////////
			set_q=0.5;
 8002848:	4b21      	ldr	r3, [pc, #132]	; (80028d0 <start_up+0x1cc>)
 800284a:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 800284e:	601a      	str	r2, [r3, #0]
			pid_q.Kp=4;
 8002850:	4b20      	ldr	r3, [pc, #128]	; (80028d4 <start_up+0x1d0>)
 8002852:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 8002856:	619a      	str	r2, [r3, #24]
			pid_q.Ki=1;
 8002858:	4b1e      	ldr	r3, [pc, #120]	; (80028d4 <start_up+0x1d0>)
 800285a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800285e:	61da      	str	r2, [r3, #28]
			pid_q.Kd=0;
 8002860:	4b1c      	ldr	r3, [pc, #112]	; (80028d4 <start_up+0x1d0>)
 8002862:	f04f 0200 	mov.w	r2, #0
 8002866:	621a      	str	r2, [r3, #32]
			arm_pid_init_f32(&pid_q, 1);
 8002868:	2101      	movs	r1, #1
 800286a:	481a      	ldr	r0, [pc, #104]	; (80028d4 <start_up+0x1d0>)
 800286c:	f009 fbe4 	bl	800c038 <arm_pid_init_f32>

			/////////// inicjalizacja pid_speed ////////////////
			set_speed=2200;
 8002870:	4b19      	ldr	r3, [pc, #100]	; (80028d8 <start_up+0x1d4>)
 8002872:	4a1a      	ldr	r2, [pc, #104]	; (80028dc <start_up+0x1d8>)
 8002874:	601a      	str	r2, [r3, #0]
			pid_iq_speed.Kp=5;
 8002876:	4b1a      	ldr	r3, [pc, #104]	; (80028e0 <start_up+0x1dc>)
 8002878:	4a1a      	ldr	r2, [pc, #104]	; (80028e4 <start_up+0x1e0>)
 800287a:	619a      	str	r2, [r3, #24]
			pid_iq_speed.Ki=5;
 800287c:	4b18      	ldr	r3, [pc, #96]	; (80028e0 <start_up+0x1dc>)
 800287e:	4a19      	ldr	r2, [pc, #100]	; (80028e4 <start_up+0x1e0>)
 8002880:	61da      	str	r2, [r3, #28]
			pid_iq_speed.Kd=0;
 8002882:	4b17      	ldr	r3, [pc, #92]	; (80028e0 <start_up+0x1dc>)
 8002884:	f04f 0200 	mov.w	r2, #0
 8002888:	621a      	str	r2, [r3, #32]
			arm_pid_init_f32(&pid_iq_speed, 1);
 800288a:	2101      	movs	r1, #1
 800288c:	4814      	ldr	r0, [pc, #80]	; (80028e0 <start_up+0x1dc>)
 800288e:	f009 fbd3 	bl	800c038 <arm_pid_init_f32>
		}


	   }

}
 8002892:	bf00      	nop
 8002894:	bd80      	pop	{r7, pc}
 8002896:	bf00      	nop
 8002898:	20000290 	.word	0x20000290
 800289c:	20000224 	.word	0x20000224
 80028a0:	200005d8 	.word	0x200005d8
 80028a4:	2000059c 	.word	0x2000059c
 80028a8:	20000614 	.word	0x20000614
 80028ac:	40012c00 	.word	0x40012c00
 80028b0:	cccccccd 	.word	0xcccccccd
 80028b4:	200006e8 	.word	0x200006e8
 80028b8:	40000800 	.word	0x40000800
 80028bc:	2000069c 	.word	0x2000069c
 80028c0:	40013400 	.word	0x40013400
 80028c4:	20000650 	.word	0x20000650
 80028c8:	2000033c 	.word	0x2000033c
 80028cc:	20000340 	.word	0x20000340
 80028d0:	20000570 	.word	0x20000570
 80028d4:	200003f4 	.word	0x200003f4
 80028d8:	20000574 	.word	0x20000574
 80028dc:	45098000 	.word	0x45098000
 80028e0:	20000390 	.word	0x20000390
 80028e4:	40a00000 	.word	0x40a00000

080028e8 <start1>:

void start1(void)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	af00      	add	r7, sp, #0


			HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80028ec:	2100      	movs	r1, #0
 80028ee:	480e      	ldr	r0, [pc, #56]	; (8002928 <start1+0x40>)
 80028f0:	f005 fc10 	bl	8008114 <HAL_TIM_PWM_Start>
			HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 80028f4:	2100      	movs	r1, #0
 80028f6:	480c      	ldr	r0, [pc, #48]	; (8002928 <start1+0x40>)
 80028f8:	f007 f8a6 	bl	8009a48 <HAL_TIMEx_PWMN_Start>
			HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80028fc:	2104      	movs	r1, #4
 80028fe:	480a      	ldr	r0, [pc, #40]	; (8002928 <start1+0x40>)
 8002900:	f005 fc08 	bl	8008114 <HAL_TIM_PWM_Start>
			HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8002904:	2104      	movs	r1, #4
 8002906:	4808      	ldr	r0, [pc, #32]	; (8002928 <start1+0x40>)
 8002908:	f007 f89e 	bl	8009a48 <HAL_TIMEx_PWMN_Start>
			HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 800290c:	2108      	movs	r1, #8
 800290e:	4806      	ldr	r0, [pc, #24]	; (8002928 <start1+0x40>)
 8002910:	f005 fc00 	bl	8008114 <HAL_TIM_PWM_Start>
			HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 8002914:	2108      	movs	r1, #8
 8002916:	4804      	ldr	r0, [pc, #16]	; (8002928 <start1+0x40>)
 8002918:	f007 f896 	bl	8009a48 <HAL_TIMEx_PWMN_Start>
			HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 800291c:	210c      	movs	r1, #12
 800291e:	4802      	ldr	r0, [pc, #8]	; (8002928 <start1+0x40>)
 8002920:	f005 fbf8 	bl	8008114 <HAL_TIM_PWM_Start>

}
 8002924:	bf00      	nop
 8002926:	bd80      	pop	{r7, pc}
 8002928:	200006e8 	.word	0x200006e8

0800292c <stop>:




void stop(void)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	af00      	add	r7, sp, #0

	TIM1->CCR1=0;
 8002930:	4b17      	ldr	r3, [pc, #92]	; (8002990 <stop+0x64>)
 8002932:	2200      	movs	r2, #0
 8002934:	635a      	str	r2, [r3, #52]	; 0x34
	TIM1->CCR2=0;
 8002936:	4b16      	ldr	r3, [pc, #88]	; (8002990 <stop+0x64>)
 8002938:	2200      	movs	r2, #0
 800293a:	639a      	str	r2, [r3, #56]	; 0x38
	TIM1->CCR3=0;
 800293c:	4b14      	ldr	r3, [pc, #80]	; (8002990 <stop+0x64>)
 800293e:	2200      	movs	r2, #0
 8002940:	63da      	str	r2, [r3, #60]	; 0x3c

	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8002942:	2100      	movs	r1, #0
 8002944:	4813      	ldr	r0, [pc, #76]	; (8002994 <stop+0x68>)
 8002946:	f005 fcb7 	bl	80082b8 <HAL_TIM_PWM_Stop>
	HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_1);
 800294a:	2100      	movs	r1, #0
 800294c:	4811      	ldr	r0, [pc, #68]	; (8002994 <stop+0x68>)
 800294e:	f007 f8fb 	bl	8009b48 <HAL_TIMEx_PWMN_Stop>
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 8002952:	2104      	movs	r1, #4
 8002954:	480f      	ldr	r0, [pc, #60]	; (8002994 <stop+0x68>)
 8002956:	f005 fcaf 	bl	80082b8 <HAL_TIM_PWM_Stop>
	HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_2);
 800295a:	2104      	movs	r1, #4
 800295c:	480d      	ldr	r0, [pc, #52]	; (8002994 <stop+0x68>)
 800295e:	f007 f8f3 	bl	8009b48 <HAL_TIMEx_PWMN_Stop>
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 8002962:	2108      	movs	r1, #8
 8002964:	480b      	ldr	r0, [pc, #44]	; (8002994 <stop+0x68>)
 8002966:	f005 fca7 	bl	80082b8 <HAL_TIM_PWM_Stop>
	HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_3);
 800296a:	2108      	movs	r1, #8
 800296c:	4809      	ldr	r0, [pc, #36]	; (8002994 <stop+0x68>)
 800296e:	f007 f8eb 	bl	8009b48 <HAL_TIMEx_PWMN_Stop>
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_4);
 8002972:	210c      	movs	r1, #12
 8002974:	4807      	ldr	r0, [pc, #28]	; (8002994 <stop+0x68>)
 8002976:	f005 fc9f 	bl	80082b8 <HAL_TIM_PWM_Stop>


	arm_pid_reset_f32(&pid_d);
 800297a:	4807      	ldr	r0, [pc, #28]	; (8002998 <stop+0x6c>)
 800297c:	f009 fb92 	bl	800c0a4 <arm_pid_reset_f32>
	arm_pid_reset_f32(&pid_q);
 8002980:	4806      	ldr	r0, [pc, #24]	; (800299c <stop+0x70>)
 8002982:	f009 fb8f 	bl	800c0a4 <arm_pid_reset_f32>
	arm_pid_reset_f32(&pid_iq_speed);
 8002986:	4806      	ldr	r0, [pc, #24]	; (80029a0 <stop+0x74>)
 8002988:	f009 fb8c 	bl	800c0a4 <arm_pid_reset_f32>


}
 800298c:	bf00      	nop
 800298e:	bd80      	pop	{r7, pc}
 8002990:	40012c00 	.word	0x40012c00
 8002994:	200006e8 	.word	0x200006e8
 8002998:	20000340 	.word	0x20000340
 800299c:	200003f4 	.word	0x200003f4
 80029a0:	20000390 	.word	0x20000390
 80029a4:	00000000 	.word	0x00000000

080029a8 <AlphaBeta_To_Angle_Vref>:

void AlphaBeta_To_Angle_Vref(float32_t alpha,float32_t beta,float32_t *angle_current_rad,float32_t *Vref)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b086      	sub	sp, #24
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	ed87 0a03 	vstr	s0, [r7, #12]
 80029b2:	edc7 0a02 	vstr	s1, [r7, #8]
 80029b6:	6078      	str	r0, [r7, #4]
 80029b8:	6039      	str	r1, [r7, #0]
	*angle_current_rad = atan2f(beta,alpha);
 80029ba:	edd7 0a03 	vldr	s1, [r7, #12]
 80029be:	ed97 0a02 	vldr	s0, [r7, #8]
 80029c2:	f00d ff62 	bl	801088a <atan2f>
 80029c6:	eef0 7a40 	vmov.f32	s15, s0
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	edc3 7a00 	vstr	s15, [r3]
	arm_sqrt_f32( ((alpha*alpha)+(beta*beta)), Vref);
 80029d0:	ed97 7a03 	vldr	s14, [r7, #12]
 80029d4:	edd7 7a03 	vldr	s15, [r7, #12]
 80029d8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80029dc:	edd7 6a02 	vldr	s13, [r7, #8]
 80029e0:	edd7 7a02 	vldr	s15, [r7, #8]
 80029e4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029ec:	edc7 7a05 	vstr	s15, [r7, #20]
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE arm_status arm_sqrt_f32(
  float32_t in,
  float32_t * pOut)
  {
    if (in >= 0.0f)
 80029f4:	edd7 7a05 	vldr	s15, [r7, #20]
 80029f8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80029fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a00:	db09      	blt.n	8002a16 <AlphaBeta_To_Angle_Vref+0x6e>
  #else
      *pOut = sqrtf(in);
  #endif

#else
      *pOut = sqrtf(in);
 8002a02:	ed97 0a05 	vldr	s0, [r7, #20]
 8002a06:	f00d ff43 	bl	8010890 <sqrtf>
 8002a0a:	eef0 7a40 	vmov.f32	s15, s0
 8002a0e:	693b      	ldr	r3, [r7, #16]
 8002a10:	edc3 7a00 	vstr	s15, [r3]
 8002a14:	e003      	b.n	8002a1e <AlphaBeta_To_Angle_Vref+0x76>

      return (ARM_MATH_SUCCESS);
    }
    else
    {
      *pOut = 0.0f;
 8002a16:	693b      	ldr	r3, [r7, #16]
 8002a18:	f04f 0200 	mov.w	r2, #0
 8002a1c:	601a      	str	r2, [r3, #0]

	 if(*Vref>=sv_Vdc_limit)  // saturacja Vref
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4618      	mov	r0, r3
 8002a24:	f7fd fdc8 	bl	80005b8 <__aeabi_f2d>
 8002a28:	a308      	add	r3, pc, #32	; (adr r3, 8002a4c <AlphaBeta_To_Angle_Vref+0xa4>)
 8002a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a2e:	f7fe f8a1 	bl	8000b74 <__aeabi_dcmpge>
 8002a32:	4603      	mov	r3, r0
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d100      	bne.n	8002a3a <AlphaBeta_To_Angle_Vref+0x92>
	    	*Vref=sv_Vdc_limit;
}
 8002a38:	e002      	b.n	8002a40 <AlphaBeta_To_Angle_Vref+0x98>
	    	*Vref=sv_Vdc_limit;
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	4a02      	ldr	r2, [pc, #8]	; (8002a48 <AlphaBeta_To_Angle_Vref+0xa0>)
 8002a3e:	601a      	str	r2, [r3, #0]
}
 8002a40:	bf00      	nop
 8002a42:	3718      	adds	r7, #24
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bd80      	pop	{r7, pc}
 8002a48:	415db3d0 	.word	0x415db3d0
 8002a4c:	0f9096bc 	.word	0x0f9096bc
 8002a50:	402bb67a 	.word	0x402bb67a
 8002a54:	00000000 	.word	0x00000000

08002a58 <Angle_To_Sector>:


void Angle_To_Sector(float32_t angle_current_rad,uint8_t *sector)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b082      	sub	sp, #8
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	ed87 0a01 	vstr	s0, [r7, #4]
 8002a62:	6038      	str	r0, [r7, #0]

	if((angle_current_rad>0) && (angle_current_rad<=1.047197)) // pi/3
 8002a64:	edd7 7a01 	vldr	s15, [r7, #4]
 8002a68:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002a6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a70:	dd0e      	ble.n	8002a90 <Angle_To_Sector+0x38>
 8002a72:	6878      	ldr	r0, [r7, #4]
 8002a74:	f7fd fda0 	bl	80005b8 <__aeabi_f2d>
 8002a78:	a347      	add	r3, pc, #284	; (adr r3, 8002b98 <Angle_To_Sector+0x140>)
 8002a7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a7e:	f7fe f86f 	bl	8000b60 <__aeabi_dcmple>
 8002a82:	4603      	mov	r3, r0
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d003      	beq.n	8002a90 <Angle_To_Sector+0x38>
		*sector=1;
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	2201      	movs	r2, #1
 8002a8c:	701a      	strb	r2, [r3, #0]
 8002a8e:	e07f      	b.n	8002b90 <Angle_To_Sector+0x138>
	else if((angle_current_rad>1.047197) && (angle_current_rad<=2.094395)) //2/3*pi
 8002a90:	6878      	ldr	r0, [r7, #4]
 8002a92:	f7fd fd91 	bl	80005b8 <__aeabi_f2d>
 8002a96:	a340      	add	r3, pc, #256	; (adr r3, 8002b98 <Angle_To_Sector+0x140>)
 8002a98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a9c:	f7fe f874 	bl	8000b88 <__aeabi_dcmpgt>
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d00e      	beq.n	8002ac4 <Angle_To_Sector+0x6c>
 8002aa6:	6878      	ldr	r0, [r7, #4]
 8002aa8:	f7fd fd86 	bl	80005b8 <__aeabi_f2d>
 8002aac:	a33c      	add	r3, pc, #240	; (adr r3, 8002ba0 <Angle_To_Sector+0x148>)
 8002aae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ab2:	f7fe f855 	bl	8000b60 <__aeabi_dcmple>
 8002ab6:	4603      	mov	r3, r0
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d003      	beq.n	8002ac4 <Angle_To_Sector+0x6c>
		*sector=2;
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	2202      	movs	r2, #2
 8002ac0:	701a      	strb	r2, [r3, #0]
 8002ac2:	e065      	b.n	8002b90 <Angle_To_Sector+0x138>
	else if((angle_current_rad>2.094395) && (angle_current_rad<=3.141593))
 8002ac4:	6878      	ldr	r0, [r7, #4]
 8002ac6:	f7fd fd77 	bl	80005b8 <__aeabi_f2d>
 8002aca:	a335      	add	r3, pc, #212	; (adr r3, 8002ba0 <Angle_To_Sector+0x148>)
 8002acc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ad0:	f7fe f85a 	bl	8000b88 <__aeabi_dcmpgt>
 8002ad4:	4603      	mov	r3, r0
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d00e      	beq.n	8002af8 <Angle_To_Sector+0xa0>
 8002ada:	6878      	ldr	r0, [r7, #4]
 8002adc:	f7fd fd6c 	bl	80005b8 <__aeabi_f2d>
 8002ae0:	a331      	add	r3, pc, #196	; (adr r3, 8002ba8 <Angle_To_Sector+0x150>)
 8002ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ae6:	f7fe f83b 	bl	8000b60 <__aeabi_dcmple>
 8002aea:	4603      	mov	r3, r0
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d003      	beq.n	8002af8 <Angle_To_Sector+0xa0>
		*sector=3;
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	2203      	movs	r2, #3
 8002af4:	701a      	strb	r2, [r3, #0]
 8002af6:	e04b      	b.n	8002b90 <Angle_To_Sector+0x138>
	else if((angle_current_rad>-3.141593) && (angle_current_rad<=-2.094395))
 8002af8:	6878      	ldr	r0, [r7, #4]
 8002afa:	f7fd fd5d 	bl	80005b8 <__aeabi_f2d>
 8002afe:	a32c      	add	r3, pc, #176	; (adr r3, 8002bb0 <Angle_To_Sector+0x158>)
 8002b00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b04:	f7fe f840 	bl	8000b88 <__aeabi_dcmpgt>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d00e      	beq.n	8002b2c <Angle_To_Sector+0xd4>
 8002b0e:	6878      	ldr	r0, [r7, #4]
 8002b10:	f7fd fd52 	bl	80005b8 <__aeabi_f2d>
 8002b14:	a328      	add	r3, pc, #160	; (adr r3, 8002bb8 <Angle_To_Sector+0x160>)
 8002b16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b1a:	f7fe f821 	bl	8000b60 <__aeabi_dcmple>
 8002b1e:	4603      	mov	r3, r0
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d003      	beq.n	8002b2c <Angle_To_Sector+0xd4>
		*sector=4;
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	2204      	movs	r2, #4
 8002b28:	701a      	strb	r2, [r3, #0]
 8002b2a:	e031      	b.n	8002b90 <Angle_To_Sector+0x138>
	else if((angle_current_rad>-2.094395) && (angle_current_rad<=-1.047197))
 8002b2c:	6878      	ldr	r0, [r7, #4]
 8002b2e:	f7fd fd43 	bl	80005b8 <__aeabi_f2d>
 8002b32:	a321      	add	r3, pc, #132	; (adr r3, 8002bb8 <Angle_To_Sector+0x160>)
 8002b34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b38:	f7fe f826 	bl	8000b88 <__aeabi_dcmpgt>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d00e      	beq.n	8002b60 <Angle_To_Sector+0x108>
 8002b42:	6878      	ldr	r0, [r7, #4]
 8002b44:	f7fd fd38 	bl	80005b8 <__aeabi_f2d>
 8002b48:	a31d      	add	r3, pc, #116	; (adr r3, 8002bc0 <Angle_To_Sector+0x168>)
 8002b4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b4e:	f7fe f807 	bl	8000b60 <__aeabi_dcmple>
 8002b52:	4603      	mov	r3, r0
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d003      	beq.n	8002b60 <Angle_To_Sector+0x108>
		*sector=5;
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	2205      	movs	r2, #5
 8002b5c:	701a      	strb	r2, [r3, #0]
 8002b5e:	e017      	b.n	8002b90 <Angle_To_Sector+0x138>
	else if ((angle_current_rad>-1.047197) && (angle_current_rad<=0))
 8002b60:	6878      	ldr	r0, [r7, #4]
 8002b62:	f7fd fd29 	bl	80005b8 <__aeabi_f2d>
 8002b66:	a316      	add	r3, pc, #88	; (adr r3, 8002bc0 <Angle_To_Sector+0x168>)
 8002b68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b6c:	f7fe f80c 	bl	8000b88 <__aeabi_dcmpgt>
 8002b70:	4603      	mov	r3, r0
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d100      	bne.n	8002b78 <Angle_To_Sector+0x120>
		*sector=6;
	else{}

}
 8002b76:	e00b      	b.n	8002b90 <Angle_To_Sector+0x138>
	else if ((angle_current_rad>-1.047197) && (angle_current_rad<=0))
 8002b78:	edd7 7a01 	vldr	s15, [r7, #4]
 8002b7c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002b80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b84:	d900      	bls.n	8002b88 <Angle_To_Sector+0x130>
}
 8002b86:	e003      	b.n	8002b90 <Angle_To_Sector+0x138>
		*sector=6;
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	2206      	movs	r2, #6
 8002b8c:	701a      	strb	r2, [r3, #0]
}
 8002b8e:	e7ff      	b.n	8002b90 <Angle_To_Sector+0x138>
 8002b90:	bf00      	nop
 8002b92:	3708      	adds	r7, #8
 8002b94:	46bd      	mov	sp, r7
 8002b96:	bd80      	pop	{r7, pc}
 8002b98:	a437824d 	.word	0xa437824d
 8002b9c:	3ff0c151 	.word	0x3ff0c151
 8002ba0:	2a6f3f53 	.word	0x2a6f3f53
 8002ba4:	4000c152 	.word	0x4000c152
 8002ba8:	82c2bd7f 	.word	0x82c2bd7f
 8002bac:	400921fb 	.word	0x400921fb
 8002bb0:	82c2bd7f 	.word	0x82c2bd7f
 8002bb4:	c00921fb 	.word	0xc00921fb
 8002bb8:	2a6f3f53 	.word	0x2a6f3f53
 8002bbc:	c000c152 	.word	0xc000c152
 8002bc0:	a437824d 	.word	0xa437824d
 8002bc4:	bff0c151 	.word	0xbff0c151

08002bc8 <SVPWM>:


void SVPWM(uint8_t sector,float32_t angle_current_rad,float32_t Vref, float32_t T[], float32_t T_gate[], float32_t *S1,float32_t *S2,float32_t *S3)
{
 8002bc8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002bcc:	b086      	sub	sp, #24
 8002bce:	af00      	add	r7, sp, #0
 8002bd0:	ed87 0a04 	vstr	s0, [r7, #16]
 8002bd4:	edc7 0a03 	vstr	s1, [r7, #12]
 8002bd8:	60b9      	str	r1, [r7, #8]
 8002bda:	607a      	str	r2, [r7, #4]
 8002bdc:	603b      	str	r3, [r7, #0]
 8002bde:	4603      	mov	r3, r0
 8002be0:	75fb      	strb	r3, [r7, #23]

	T[1]=sv_modulation * ((Vref * sv_Tz)/sv_Vdc_limit) * arm_sin_f32((sector * 1.047197) - (angle_current_rad)); /// pi/3 = 1,0472
 8002be2:	edd7 7a03 	vldr	s15, [r7, #12]
 8002be6:	ed9f 7ab6 	vldr	s14, [pc, #728]	; 8002ec0 <SVPWM+0x2f8>
 8002bea:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002bee:	ee17 0a90 	vmov	r0, s15
 8002bf2:	f7fd fce1 	bl	80005b8 <__aeabi_f2d>
 8002bf6:	a3ac      	add	r3, pc, #688	; (adr r3, 8002ea8 <SVPWM+0x2e0>)
 8002bf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bfc:	f7fd fe5e 	bl	80008bc <__aeabi_ddiv>
 8002c00:	4603      	mov	r3, r0
 8002c02:	460c      	mov	r4, r1
 8002c04:	4618      	mov	r0, r3
 8002c06:	4621      	mov	r1, r4
 8002c08:	a3a9      	add	r3, pc, #676	; (adr r3, 8002eb0 <SVPWM+0x2e8>)
 8002c0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c0e:	f7fd fd2b 	bl	8000668 <__aeabi_dmul>
 8002c12:	4603      	mov	r3, r0
 8002c14:	460c      	mov	r4, r1
 8002c16:	4625      	mov	r5, r4
 8002c18:	461c      	mov	r4, r3
 8002c1a:	7dfb      	ldrb	r3, [r7, #23]
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	f7fd fcb9 	bl	8000594 <__aeabi_i2d>
 8002c22:	a3a5      	add	r3, pc, #660	; (adr r3, 8002eb8 <SVPWM+0x2f0>)
 8002c24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c28:	f7fd fd1e 	bl	8000668 <__aeabi_dmul>
 8002c2c:	4602      	mov	r2, r0
 8002c2e:	460b      	mov	r3, r1
 8002c30:	4690      	mov	r8, r2
 8002c32:	4699      	mov	r9, r3
 8002c34:	6938      	ldr	r0, [r7, #16]
 8002c36:	f7fd fcbf 	bl	80005b8 <__aeabi_f2d>
 8002c3a:	4602      	mov	r2, r0
 8002c3c:	460b      	mov	r3, r1
 8002c3e:	4640      	mov	r0, r8
 8002c40:	4649      	mov	r1, r9
 8002c42:	f7fd fb59 	bl	80002f8 <__aeabi_dsub>
 8002c46:	4602      	mov	r2, r0
 8002c48:	460b      	mov	r3, r1
 8002c4a:	4610      	mov	r0, r2
 8002c4c:	4619      	mov	r1, r3
 8002c4e:	f7fe f803 	bl	8000c58 <__aeabi_d2f>
 8002c52:	4603      	mov	r3, r0
 8002c54:	ee00 3a10 	vmov	s0, r3
 8002c58:	f009 fbae 	bl	800c3b8 <arm_sin_f32>
 8002c5c:	ee10 3a10 	vmov	r3, s0
 8002c60:	4618      	mov	r0, r3
 8002c62:	f7fd fca9 	bl	80005b8 <__aeabi_f2d>
 8002c66:	4602      	mov	r2, r0
 8002c68:	460b      	mov	r3, r1
 8002c6a:	4620      	mov	r0, r4
 8002c6c:	4629      	mov	r1, r5
 8002c6e:	f7fd fcfb 	bl	8000668 <__aeabi_dmul>
 8002c72:	4603      	mov	r3, r0
 8002c74:	460c      	mov	r4, r1
 8002c76:	4619      	mov	r1, r3
 8002c78:	4622      	mov	r2, r4
 8002c7a:	68bb      	ldr	r3, [r7, #8]
 8002c7c:	1d1c      	adds	r4, r3, #4
 8002c7e:	4608      	mov	r0, r1
 8002c80:	4611      	mov	r1, r2
 8002c82:	f7fd ffe9 	bl	8000c58 <__aeabi_d2f>
 8002c86:	4603      	mov	r3, r0
 8002c88:	6023      	str	r3, [r4, #0]
	T[2]=sv_modulation * ((Vref * sv_Tz)/sv_Vdc_limit) * arm_sin_f32((-(sector-1) * 1.047197) +  angle_current_rad) ;
 8002c8a:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c8e:	ed9f 7a8c 	vldr	s14, [pc, #560]	; 8002ec0 <SVPWM+0x2f8>
 8002c92:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c96:	ee17 0a90 	vmov	r0, s15
 8002c9a:	f7fd fc8d 	bl	80005b8 <__aeabi_f2d>
 8002c9e:	a382      	add	r3, pc, #520	; (adr r3, 8002ea8 <SVPWM+0x2e0>)
 8002ca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ca4:	f7fd fe0a 	bl	80008bc <__aeabi_ddiv>
 8002ca8:	4603      	mov	r3, r0
 8002caa:	460c      	mov	r4, r1
 8002cac:	4618      	mov	r0, r3
 8002cae:	4621      	mov	r1, r4
 8002cb0:	a37f      	add	r3, pc, #508	; (adr r3, 8002eb0 <SVPWM+0x2e8>)
 8002cb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cb6:	f7fd fcd7 	bl	8000668 <__aeabi_dmul>
 8002cba:	4603      	mov	r3, r0
 8002cbc:	460c      	mov	r4, r1
 8002cbe:	4625      	mov	r5, r4
 8002cc0:	461c      	mov	r4, r3
 8002cc2:	7dfb      	ldrb	r3, [r7, #23]
 8002cc4:	f1c3 0301 	rsb	r3, r3, #1
 8002cc8:	4618      	mov	r0, r3
 8002cca:	f7fd fc63 	bl	8000594 <__aeabi_i2d>
 8002cce:	a37a      	add	r3, pc, #488	; (adr r3, 8002eb8 <SVPWM+0x2f0>)
 8002cd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cd4:	f7fd fcc8 	bl	8000668 <__aeabi_dmul>
 8002cd8:	4602      	mov	r2, r0
 8002cda:	460b      	mov	r3, r1
 8002cdc:	4690      	mov	r8, r2
 8002cde:	4699      	mov	r9, r3
 8002ce0:	6938      	ldr	r0, [r7, #16]
 8002ce2:	f7fd fc69 	bl	80005b8 <__aeabi_f2d>
 8002ce6:	4602      	mov	r2, r0
 8002ce8:	460b      	mov	r3, r1
 8002cea:	4640      	mov	r0, r8
 8002cec:	4649      	mov	r1, r9
 8002cee:	f7fd fb05 	bl	80002fc <__adddf3>
 8002cf2:	4602      	mov	r2, r0
 8002cf4:	460b      	mov	r3, r1
 8002cf6:	4610      	mov	r0, r2
 8002cf8:	4619      	mov	r1, r3
 8002cfa:	f7fd ffad 	bl	8000c58 <__aeabi_d2f>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	ee00 3a10 	vmov	s0, r3
 8002d04:	f009 fb58 	bl	800c3b8 <arm_sin_f32>
 8002d08:	ee10 3a10 	vmov	r3, s0
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	f7fd fc53 	bl	80005b8 <__aeabi_f2d>
 8002d12:	4602      	mov	r2, r0
 8002d14:	460b      	mov	r3, r1
 8002d16:	4620      	mov	r0, r4
 8002d18:	4629      	mov	r1, r5
 8002d1a:	f7fd fca5 	bl	8000668 <__aeabi_dmul>
 8002d1e:	4603      	mov	r3, r0
 8002d20:	460c      	mov	r4, r1
 8002d22:	4619      	mov	r1, r3
 8002d24:	4622      	mov	r2, r4
 8002d26:	68bb      	ldr	r3, [r7, #8]
 8002d28:	f103 0408 	add.w	r4, r3, #8
 8002d2c:	4608      	mov	r0, r1
 8002d2e:	4611      	mov	r1, r2
 8002d30:	f7fd ff92 	bl	8000c58 <__aeabi_d2f>
 8002d34:	4603      	mov	r3, r0
 8002d36:	6023      	str	r3, [r4, #0]
	T[0]=sv_Tz-T[1]-T[2];
 8002d38:	68bb      	ldr	r3, [r7, #8]
 8002d3a:	3304      	adds	r3, #4
 8002d3c:	edd3 7a00 	vldr	s15, [r3]
 8002d40:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 8002ec0 <SVPWM+0x2f8>
 8002d44:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002d48:	68bb      	ldr	r3, [r7, #8]
 8002d4a:	3308      	adds	r3, #8
 8002d4c:	edd3 7a00 	vldr	s15, [r3]
 8002d50:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d54:	68bb      	ldr	r3, [r7, #8]
 8002d56:	edc3 7a00 	vstr	s15, [r3]

	t1=T[1];
 8002d5a:	68bb      	ldr	r3, [r7, #8]
 8002d5c:	685b      	ldr	r3, [r3, #4]
 8002d5e:	4a59      	ldr	r2, [pc, #356]	; (8002ec4 <SVPWM+0x2fc>)
 8002d60:	6013      	str	r3, [r2, #0]
	t2=T[2];
 8002d62:	68bb      	ldr	r3, [r7, #8]
 8002d64:	689b      	ldr	r3, [r3, #8]
 8002d66:	4a58      	ldr	r2, [pc, #352]	; (8002ec8 <SVPWM+0x300>)
 8002d68:	6013      	str	r3, [r2, #0]
	t3=T[0];
 8002d6a:	68bb      	ldr	r3, [r7, #8]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	4a57      	ldr	r2, [pc, #348]	; (8002ecc <SVPWM+0x304>)
 8002d70:	6013      	str	r3, [r2, #0]

	T_gate[0]= (T[0]/2);
 8002d72:	68bb      	ldr	r3, [r7, #8]
 8002d74:	ed93 7a00 	vldr	s14, [r3]
 8002d78:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8002d7c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	edc3 7a00 	vstr	s15, [r3]
	T_gate[1]= T[1]+(T_gate[0]);
 8002d86:	68bb      	ldr	r3, [r7, #8]
 8002d88:	3304      	adds	r3, #4
 8002d8a:	ed93 7a00 	vldr	s14, [r3]
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	edd3 7a00 	vldr	s15, [r3]
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	3304      	adds	r3, #4
 8002d98:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d9c:	edc3 7a00 	vstr	s15, [r3]
	T_gate[2]= T[2]+(T_gate[0]);
 8002da0:	68bb      	ldr	r3, [r7, #8]
 8002da2:	3308      	adds	r3, #8
 8002da4:	ed93 7a00 	vldr	s14, [r3]
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	edd3 7a00 	vldr	s15, [r3]
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	3308      	adds	r3, #8
 8002db2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002db6:	edc3 7a00 	vstr	s15, [r3]
	T_gate[3]= T[1]+T[2]+(T_gate[0]);
 8002dba:	68bb      	ldr	r3, [r7, #8]
 8002dbc:	3304      	adds	r3, #4
 8002dbe:	ed93 7a00 	vldr	s14, [r3]
 8002dc2:	68bb      	ldr	r3, [r7, #8]
 8002dc4:	3308      	adds	r3, #8
 8002dc6:	edd3 7a00 	vldr	s15, [r3]
 8002dca:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	edd3 7a00 	vldr	s15, [r3]
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	330c      	adds	r3, #12
 8002dd8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ddc:	edc3 7a00 	vstr	s15, [r3]


	if(sector == 1)
 8002de0:	7dfb      	ldrb	r3, [r7, #23]
 8002de2:	2b01      	cmp	r3, #1
 8002de4:	d10c      	bne.n	8002e00 <SVPWM+0x238>
	{
		*S1=T_gate[3];
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	68da      	ldr	r2, [r3, #12]
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	601a      	str	r2, [r3, #0]
		*S2=T_gate[2];
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	689a      	ldr	r2, [r3, #8]
 8002df2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002df4:	601a      	str	r2, [r3, #0]
		*S3=T_gate[0];
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681a      	ldr	r2, [r3, #0]
 8002dfa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002dfc:	601a      	str	r2, [r3, #0]
		*S2=T_gate[0];
		*S3=T_gate[1];
	}
	else{}

}
 8002dfe:	e04e      	b.n	8002e9e <SVPWM+0x2d6>
	else if(sector == 2)
 8002e00:	7dfb      	ldrb	r3, [r7, #23]
 8002e02:	2b02      	cmp	r3, #2
 8002e04:	d10c      	bne.n	8002e20 <SVPWM+0x258>
		*S1=T_gate[1];
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	685a      	ldr	r2, [r3, #4]
 8002e0a:	683b      	ldr	r3, [r7, #0]
 8002e0c:	601a      	str	r2, [r3, #0]
		*S2=T_gate[3];
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	68da      	ldr	r2, [r3, #12]
 8002e12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e14:	601a      	str	r2, [r3, #0]
		*S3=T_gate[0];
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681a      	ldr	r2, [r3, #0]
 8002e1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e1c:	601a      	str	r2, [r3, #0]
}
 8002e1e:	e03e      	b.n	8002e9e <SVPWM+0x2d6>
	else if(sector == 3)
 8002e20:	7dfb      	ldrb	r3, [r7, #23]
 8002e22:	2b03      	cmp	r3, #3
 8002e24:	d10c      	bne.n	8002e40 <SVPWM+0x278>
		*S1=T_gate[0];
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681a      	ldr	r2, [r3, #0]
 8002e2a:	683b      	ldr	r3, [r7, #0]
 8002e2c:	601a      	str	r2, [r3, #0]
		*S2=T_gate[3];
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	68da      	ldr	r2, [r3, #12]
 8002e32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e34:	601a      	str	r2, [r3, #0]
		*S3=T_gate[2];
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	689a      	ldr	r2, [r3, #8]
 8002e3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e3c:	601a      	str	r2, [r3, #0]
}
 8002e3e:	e02e      	b.n	8002e9e <SVPWM+0x2d6>
	else if(sector == 4)
 8002e40:	7dfb      	ldrb	r3, [r7, #23]
 8002e42:	2b04      	cmp	r3, #4
 8002e44:	d10c      	bne.n	8002e60 <SVPWM+0x298>
		*S1=T_gate[0];
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681a      	ldr	r2, [r3, #0]
 8002e4a:	683b      	ldr	r3, [r7, #0]
 8002e4c:	601a      	str	r2, [r3, #0]
		*S2=T_gate[1];
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	685a      	ldr	r2, [r3, #4]
 8002e52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e54:	601a      	str	r2, [r3, #0]
		*S3=T_gate[3];
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	68da      	ldr	r2, [r3, #12]
 8002e5a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e5c:	601a      	str	r2, [r3, #0]
}
 8002e5e:	e01e      	b.n	8002e9e <SVPWM+0x2d6>
	else if(sector == 5)
 8002e60:	7dfb      	ldrb	r3, [r7, #23]
 8002e62:	2b05      	cmp	r3, #5
 8002e64:	d10c      	bne.n	8002e80 <SVPWM+0x2b8>
		*S1=T_gate[2];
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	689a      	ldr	r2, [r3, #8]
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	601a      	str	r2, [r3, #0]
		*S2=T_gate[0];
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681a      	ldr	r2, [r3, #0]
 8002e72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e74:	601a      	str	r2, [r3, #0]
		*S3=T_gate[3];
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	68da      	ldr	r2, [r3, #12]
 8002e7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e7c:	601a      	str	r2, [r3, #0]
}
 8002e7e:	e00e      	b.n	8002e9e <SVPWM+0x2d6>
	else if(sector == 6)
 8002e80:	7dfb      	ldrb	r3, [r7, #23]
 8002e82:	2b06      	cmp	r3, #6
 8002e84:	d10b      	bne.n	8002e9e <SVPWM+0x2d6>
		*S1=T_gate[3];
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	68da      	ldr	r2, [r3, #12]
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	601a      	str	r2, [r3, #0]
		*S2=T_gate[0];
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681a      	ldr	r2, [r3, #0]
 8002e92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e94:	601a      	str	r2, [r3, #0]
		*S3=T_gate[1];
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	685a      	ldr	r2, [r3, #4]
 8002e9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e9c:	601a      	str	r2, [r3, #0]
}
 8002e9e:	bf00      	nop
 8002ea0:	3718      	adds	r7, #24
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002ea8:	0f9096bc 	.word	0x0f9096bc
 8002eac:	402bb67a 	.word	0x402bb67a
 8002eb0:	33333333 	.word	0x33333333
 8002eb4:	3feb3333 	.word	0x3feb3333
 8002eb8:	a437824d 	.word	0xa437824d
 8002ebc:	3ff0c151 	.word	0x3ff0c151
 8002ec0:	447a0000 	.word	0x447a0000
 8002ec4:	2000042c 	.word	0x2000042c
 8002ec8:	2000037c 	.word	0x2000037c
 8002ecc:	20000304 	.word	0x20000304

08002ed0 <HAL_ADCEx_InjectedConvCpltCallback>:


void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002ed0:	b590      	push	{r4, r7, lr}
 8002ed2:	b09f      	sub	sp, #124	; 0x7c
 8002ed4:	af02      	add	r7, sp, #8
 8002ed6:	6078      	str	r0, [r7, #4]
	capture_tim8_ccr2= TIM8->CCR2;
 8002ed8:	4b47      	ldr	r3, [pc, #284]	; (8002ff8 <HAL_ADCEx_InjectedConvCpltCallback+0x128>)
 8002eda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002edc:	4a47      	ldr	r2, [pc, #284]	; (8002ffc <HAL_ADCEx_InjectedConvCpltCallback+0x12c>)
 8002ede:	6013      	str	r3, [r2, #0]
	if(capture_tim8_ccr2 <= 0)
 8002ee0:	4b46      	ldr	r3, [pc, #280]	; (8002ffc <HAL_ADCEx_InjectedConvCpltCallback+0x12c>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d104      	bne.n	8002ef2 <HAL_ADCEx_InjectedConvCpltCallback+0x22>
		speed=0;
 8002ee8:	4b45      	ldr	r3, [pc, #276]	; (8003000 <HAL_ADCEx_InjectedConvCpltCallback+0x130>)
 8002eea:	f04f 0200 	mov.w	r2, #0
 8002eee:	601a      	str	r2, [r3, #0]
 8002ef0:	e016      	b.n	8002f20 <HAL_ADCEx_InjectedConvCpltCallback+0x50>
	else
		speed=revolution_per_min/capture_tim8_ccr2;
 8002ef2:	4b42      	ldr	r3, [pc, #264]	; (8002ffc <HAL_ADCEx_InjectedConvCpltCallback+0x12c>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	f7fd fb3c 	bl	8000574 <__aeabi_ui2d>
 8002efc:	4603      	mov	r3, r0
 8002efe:	460c      	mov	r4, r1
 8002f00:	461a      	mov	r2, r3
 8002f02:	4623      	mov	r3, r4
 8002f04:	a13a      	add	r1, pc, #232	; (adr r1, 8002ff0 <HAL_ADCEx_InjectedConvCpltCallback+0x120>)
 8002f06:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002f0a:	f7fd fcd7 	bl	80008bc <__aeabi_ddiv>
 8002f0e:	4603      	mov	r3, r0
 8002f10:	460c      	mov	r4, r1
 8002f12:	4618      	mov	r0, r3
 8002f14:	4621      	mov	r1, r4
 8002f16:	f7fd fe9f 	bl	8000c58 <__aeabi_d2f>
 8002f1a:	4602      	mov	r2, r0
 8002f1c:	4b38      	ldr	r3, [pc, #224]	; (8003000 <HAL_ADCEx_InjectedConvCpltCallback+0x130>)
 8002f1e:	601a      	str	r2, [r3, #0]


	adc_Ia= HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_1);
 8002f20:	2109      	movs	r1, #9
 8002f22:	4838      	ldr	r0, [pc, #224]	; (8003004 <HAL_ADCEx_InjectedConvCpltCallback+0x134>)
 8002f24:	f002 fc1e 	bl	8005764 <HAL_ADCEx_InjectedGetValue>
 8002f28:	4603      	mov	r3, r0
 8002f2a:	461a      	mov	r2, r3
 8002f2c:	4b36      	ldr	r3, [pc, #216]	; (8003008 <HAL_ADCEx_InjectedConvCpltCallback+0x138>)
 8002f2e:	601a      	str	r2, [r3, #0]
    while((hadc1.Instance->ISR &= (0x1<<5))!=0){}
 8002f30:	bf00      	nop
 8002f32:	4b34      	ldr	r3, [pc, #208]	; (8003004 <HAL_ADCEx_InjectedConvCpltCallback+0x134>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4a32      	ldr	r2, [pc, #200]	; (8003004 <HAL_ADCEx_InjectedConvCpltCallback+0x134>)
 8002f3a:	6812      	ldr	r2, [r2, #0]
 8002f3c:	f003 0320 	and.w	r3, r3, #32
 8002f40:	6013      	str	r3, [r2, #0]
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d1f5      	bne.n	8002f32 <HAL_ADCEx_InjectedConvCpltCallback+0x62>
    adc_Ic =HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_2);
 8002f46:	f240 110f 	movw	r1, #271	; 0x10f
 8002f4a:	482e      	ldr	r0, [pc, #184]	; (8003004 <HAL_ADCEx_InjectedConvCpltCallback+0x134>)
 8002f4c:	f002 fc0a 	bl	8005764 <HAL_ADCEx_InjectedGetValue>
 8002f50:	4603      	mov	r3, r0
 8002f52:	461a      	mov	r2, r3
 8002f54:	4b2d      	ldr	r3, [pc, #180]	; (800300c <HAL_ADCEx_InjectedConvCpltCallback+0x13c>)
 8002f56:	601a      	str	r2, [r3, #0]
	while((hadc1.Instance->ISR &= (0x1<<5))!=0){}
 8002f58:	bf00      	nop
 8002f5a:	4b2a      	ldr	r3, [pc, #168]	; (8003004 <HAL_ADCEx_InjectedConvCpltCallback+0x134>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	4a28      	ldr	r2, [pc, #160]	; (8003004 <HAL_ADCEx_InjectedConvCpltCallback+0x134>)
 8002f62:	6812      	ldr	r2, [r2, #0]
 8002f64:	f003 0320 	and.w	r3, r3, #32
 8002f68:	6013      	str	r3, [r2, #0]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d1f5      	bne.n	8002f5a <HAL_ADCEx_InjectedConvCpltCallback+0x8a>
	adc_Ib =HAL_ADCEx_InjectedGetValue(&hadc2, ADC_INJECTED_RANK_1);
 8002f6e:	2109      	movs	r1, #9
 8002f70:	4827      	ldr	r0, [pc, #156]	; (8003010 <HAL_ADCEx_InjectedConvCpltCallback+0x140>)
 8002f72:	f002 fbf7 	bl	8005764 <HAL_ADCEx_InjectedGetValue>
 8002f76:	4603      	mov	r3, r0
 8002f78:	461a      	mov	r2, r3
 8002f7a:	4b26      	ldr	r3, [pc, #152]	; (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0x144>)
 8002f7c:	601a      	str	r2, [r3, #0]
	while((hadc2.Instance->ISR &= (0x1<<5))!=0){}
 8002f7e:	bf00      	nop
 8002f80:	4b23      	ldr	r3, [pc, #140]	; (8003010 <HAL_ADCEx_InjectedConvCpltCallback+0x140>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4a22      	ldr	r2, [pc, #136]	; (8003010 <HAL_ADCEx_InjectedConvCpltCallback+0x140>)
 8002f88:	6812      	ldr	r2, [r2, #0]
 8002f8a:	f003 0320 	and.w	r3, r3, #32
 8002f8e:	6013      	str	r3, [r2, #0]
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d1f5      	bne.n	8002f80 <HAL_ADCEx_InjectedConvCpltCallback+0xb0>
	//adc_V =HAL_ADCEx_InjectedGetValue(&hadc2, ADC_INJECTED_RANK_2);
	//while((hadc2.Instance->ISR &= (0x1<<5))!=0){}

	if(index_event_adc<300)
 8002f94:	4b20      	ldr	r3, [pc, #128]	; (8003018 <HAL_ADCEx_InjectedConvCpltCallback+0x148>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8002f9c:	d211      	bcs.n	8002fc2 <HAL_ADCEx_InjectedConvCpltCallback+0xf2>
	{
		Ia=0;
 8002f9e:	4b1f      	ldr	r3, [pc, #124]	; (800301c <HAL_ADCEx_InjectedConvCpltCallback+0x14c>)
 8002fa0:	f04f 0200 	mov.w	r2, #0
 8002fa4:	601a      	str	r2, [r3, #0]
		Ib=0;
 8002fa6:	4b1e      	ldr	r3, [pc, #120]	; (8003020 <HAL_ADCEx_InjectedConvCpltCallback+0x150>)
 8002fa8:	f04f 0200 	mov.w	r2, #0
 8002fac:	601a      	str	r2, [r3, #0]
		Ic=0;
 8002fae:	4b1d      	ldr	r3, [pc, #116]	; (8003024 <HAL_ADCEx_InjectedConvCpltCallback+0x154>)
 8002fb0:	f04f 0200 	mov.w	r2, #0
 8002fb4:	601a      	str	r2, [r3, #0]
		index_event_adc++;
 8002fb6:	4b18      	ldr	r3, [pc, #96]	; (8003018 <HAL_ADCEx_InjectedConvCpltCallback+0x148>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	3301      	adds	r3, #1
 8002fbc:	4a16      	ldr	r2, [pc, #88]	; (8003018 <HAL_ADCEx_InjectedConvCpltCallback+0x148>)
 8002fbe:	6013      	str	r3, [r2, #0]
 8002fc0:	e2f3      	b.n	80035aa <HAL_ADCEx_InjectedConvCpltCallback+0x6da>


	}
	else if(index_event_adc == 300)
 8002fc2:	4b15      	ldr	r3, [pc, #84]	; (8003018 <HAL_ADCEx_InjectedConvCpltCallback+0x148>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8002fca:	d133      	bne.n	8003034 <HAL_ADCEx_InjectedConvCpltCallback+0x164>
	{
			   offset1=adc_Ia;
 8002fcc:	4b0e      	ldr	r3, [pc, #56]	; (8003008 <HAL_ADCEx_InjectedConvCpltCallback+0x138>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4a15      	ldr	r2, [pc, #84]	; (8003028 <HAL_ADCEx_InjectedConvCpltCallback+0x158>)
 8002fd2:	6013      	str	r3, [r2, #0]
			   offset2=adc_Ib;
 8002fd4:	4b0f      	ldr	r3, [pc, #60]	; (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0x144>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4a14      	ldr	r2, [pc, #80]	; (800302c <HAL_ADCEx_InjectedConvCpltCallback+0x15c>)
 8002fda:	6013      	str	r3, [r2, #0]
			   offset3=adc_Ic;
 8002fdc:	4b0b      	ldr	r3, [pc, #44]	; (800300c <HAL_ADCEx_InjectedConvCpltCallback+0x13c>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4a13      	ldr	r2, [pc, #76]	; (8003030 <HAL_ADCEx_InjectedConvCpltCallback+0x160>)
 8002fe2:	6013      	str	r3, [r2, #0]
			   index_event_adc++;
 8002fe4:	4b0c      	ldr	r3, [pc, #48]	; (8003018 <HAL_ADCEx_InjectedConvCpltCallback+0x148>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	3301      	adds	r3, #1
 8002fea:	4a0b      	ldr	r2, [pc, #44]	; (8003018 <HAL_ADCEx_InjectedConvCpltCallback+0x148>)
 8002fec:	6013      	str	r3, [r2, #0]
 8002fee:	e2dc      	b.n	80035aa <HAL_ADCEx_InjectedConvCpltCallback+0x6da>
 8002ff0:	aaaaaaab 	.word	0xaaaaaaab
 8002ff4:	41359dda 	.word	0x41359dda
 8002ff8:	40013400 	.word	0x40013400
 8002ffc:	20000300 	.word	0x20000300
 8003000:	2000055c 	.word	0x2000055c
 8003004:	20000290 	.word	0x20000290
 8003008:	200003e8 	.word	0x200003e8
 800300c:	2000056c 	.word	0x2000056c
 8003010:	20000224 	.word	0x20000224
 8003014:	20000338 	.word	0x20000338
 8003018:	20000554 	.word	0x20000554
 800301c:	20000314 	.word	0x20000314
 8003020:	200003e4 	.word	0x200003e4
 8003024:	20000434 	.word	0x20000434
 8003028:	2000032c 	.word	0x2000032c
 800302c:	20000384 	.word	0x20000384
 8003030:	20000580 	.word	0x20000580
	}
	else
	{
	 //   sum_currents=(adc_Ia-offset1)+(adc_Ic-offset3)+(adc_Ib-offset2);

	    adc_Ia=(adc_Ia-offset1);
 8003034:	4baf      	ldr	r3, [pc, #700]	; (80032f4 <HAL_ADCEx_InjectedConvCpltCallback+0x424>)
 8003036:	681a      	ldr	r2, [r3, #0]
 8003038:	4baf      	ldr	r3, [pc, #700]	; (80032f8 <HAL_ADCEx_InjectedConvCpltCallback+0x428>)
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	1ad3      	subs	r3, r2, r3
 800303e:	4aad      	ldr	r2, [pc, #692]	; (80032f4 <HAL_ADCEx_InjectedConvCpltCallback+0x424>)
 8003040:	6013      	str	r3, [r2, #0]
	    adc_Ib=(adc_Ib-offset2);
 8003042:	4bae      	ldr	r3, [pc, #696]	; (80032fc <HAL_ADCEx_InjectedConvCpltCallback+0x42c>)
 8003044:	681a      	ldr	r2, [r3, #0]
 8003046:	4bae      	ldr	r3, [pc, #696]	; (8003300 <HAL_ADCEx_InjectedConvCpltCallback+0x430>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	1ad3      	subs	r3, r2, r3
 800304c:	4aab      	ldr	r2, [pc, #684]	; (80032fc <HAL_ADCEx_InjectedConvCpltCallback+0x42c>)
 800304e:	6013      	str	r3, [r2, #0]
	    adc_Ic=(adc_Ic-offset3);
 8003050:	4bac      	ldr	r3, [pc, #688]	; (8003304 <HAL_ADCEx_InjectedConvCpltCallback+0x434>)
 8003052:	681a      	ldr	r2, [r3, #0]
 8003054:	4bac      	ldr	r3, [pc, #688]	; (8003308 <HAL_ADCEx_InjectedConvCpltCallback+0x438>)
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	1ad3      	subs	r3, r2, r3
 800305a:	4aaa      	ldr	r2, [pc, #680]	; (8003304 <HAL_ADCEx_InjectedConvCpltCallback+0x434>)
 800305c:	6013      	str	r3, [r2, #0]

	    Ia=-adc_Ia/33.0;
 800305e:	4ba5      	ldr	r3, [pc, #660]	; (80032f4 <HAL_ADCEx_InjectedConvCpltCallback+0x424>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	425b      	negs	r3, r3
 8003064:	4618      	mov	r0, r3
 8003066:	f7fd fa95 	bl	8000594 <__aeabi_i2d>
 800306a:	f04f 0200 	mov.w	r2, #0
 800306e:	4ba7      	ldr	r3, [pc, #668]	; (800330c <HAL_ADCEx_InjectedConvCpltCallback+0x43c>)
 8003070:	f7fd fc24 	bl	80008bc <__aeabi_ddiv>
 8003074:	4603      	mov	r3, r0
 8003076:	460c      	mov	r4, r1
 8003078:	4618      	mov	r0, r3
 800307a:	4621      	mov	r1, r4
 800307c:	f7fd fdec 	bl	8000c58 <__aeabi_d2f>
 8003080:	4602      	mov	r2, r0
 8003082:	4ba3      	ldr	r3, [pc, #652]	; (8003310 <HAL_ADCEx_InjectedConvCpltCallback+0x440>)
 8003084:	601a      	str	r2, [r3, #0]
	    Ib=-adc_Ib/33.0;
 8003086:	4b9d      	ldr	r3, [pc, #628]	; (80032fc <HAL_ADCEx_InjectedConvCpltCallback+0x42c>)
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	425b      	negs	r3, r3
 800308c:	4618      	mov	r0, r3
 800308e:	f7fd fa81 	bl	8000594 <__aeabi_i2d>
 8003092:	f04f 0200 	mov.w	r2, #0
 8003096:	4b9d      	ldr	r3, [pc, #628]	; (800330c <HAL_ADCEx_InjectedConvCpltCallback+0x43c>)
 8003098:	f7fd fc10 	bl	80008bc <__aeabi_ddiv>
 800309c:	4603      	mov	r3, r0
 800309e:	460c      	mov	r4, r1
 80030a0:	4618      	mov	r0, r3
 80030a2:	4621      	mov	r1, r4
 80030a4:	f7fd fdd8 	bl	8000c58 <__aeabi_d2f>
 80030a8:	4602      	mov	r2, r0
 80030aa:	4b9a      	ldr	r3, [pc, #616]	; (8003314 <HAL_ADCEx_InjectedConvCpltCallback+0x444>)
 80030ac:	601a      	str	r2, [r3, #0]
	    Ic=-adc_Ic/33.0;
 80030ae:	4b95      	ldr	r3, [pc, #596]	; (8003304 <HAL_ADCEx_InjectedConvCpltCallback+0x434>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	425b      	negs	r3, r3
 80030b4:	4618      	mov	r0, r3
 80030b6:	f7fd fa6d 	bl	8000594 <__aeabi_i2d>
 80030ba:	f04f 0200 	mov.w	r2, #0
 80030be:	4b93      	ldr	r3, [pc, #588]	; (800330c <HAL_ADCEx_InjectedConvCpltCallback+0x43c>)
 80030c0:	f7fd fbfc 	bl	80008bc <__aeabi_ddiv>
 80030c4:	4603      	mov	r3, r0
 80030c6:	460c      	mov	r4, r1
 80030c8:	4618      	mov	r0, r3
 80030ca:	4621      	mov	r1, r4
 80030cc:	f7fd fdc4 	bl	8000c58 <__aeabi_d2f>
 80030d0:	4602      	mov	r2, r0
 80030d2:	4b91      	ldr	r3, [pc, #580]	; (8003318 <HAL_ADCEx_InjectedConvCpltCallback+0x448>)
 80030d4:	601a      	str	r2, [r3, #0]

	        arm_clarke_f32(Ia, Ib, &Ialpha, &Ibeta);
 80030d6:	4b8e      	ldr	r3, [pc, #568]	; (8003310 <HAL_ADCEx_InjectedConvCpltCallback+0x440>)
 80030d8:	681a      	ldr	r2, [r3, #0]
 80030da:	4b8e      	ldr	r3, [pc, #568]	; (8003314 <HAL_ADCEx_InjectedConvCpltCallback+0x444>)
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	657a      	str	r2, [r7, #84]	; 0x54
 80030e0:	653b      	str	r3, [r7, #80]	; 0x50
 80030e2:	4b8e      	ldr	r3, [pc, #568]	; (800331c <HAL_ADCEx_InjectedConvCpltCallback+0x44c>)
 80030e4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80030e6:	4b8e      	ldr	r3, [pc, #568]	; (8003320 <HAL_ADCEx_InjectedConvCpltCallback+0x450>)
 80030e8:	64bb      	str	r3, [r7, #72]	; 0x48
    *pIalpha = Ia;
 80030ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80030ec:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80030ee:	601a      	str	r2, [r3, #0]
    *pIbeta = ((float32_t) 0.57735026919 * Ia + (float32_t) 1.15470053838 * Ib);
 80030f0:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80030f4:	ed9f 7a8b 	vldr	s14, [pc, #556]	; 8003324 <HAL_ADCEx_InjectedConvCpltCallback+0x454>
 80030f8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80030fc:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8003100:	eddf 6a89 	vldr	s13, [pc, #548]	; 8003328 <HAL_ADCEx_InjectedConvCpltCallback+0x458>
 8003104:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003108:	ee77 7a27 	vadd.f32	s15, s14, s15
 800310c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800310e:	edc3 7a00 	vstr	s15, [r3]
	    	angle_rotor_deg=TIM4->CCR1;
 8003112:	4b86      	ldr	r3, [pc, #536]	; (800332c <HAL_ADCEx_InjectedConvCpltCallback+0x45c>)
 8003114:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003116:	ee07 3a90 	vmov	s15, r3
 800311a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800311e:	4b84      	ldr	r3, [pc, #528]	; (8003330 <HAL_ADCEx_InjectedConvCpltCallback+0x460>)
 8003120:	edc3 7a00 	vstr	s15, [r3]
	    	arm_sin_cos_f32(angle_rotor_deg, &pSinVal, &pCosVal);
 8003124:	4b82      	ldr	r3, [pc, #520]	; (8003330 <HAL_ADCEx_InjectedConvCpltCallback+0x460>)
 8003126:	edd3 7a00 	vldr	s15, [r3]
 800312a:	4982      	ldr	r1, [pc, #520]	; (8003334 <HAL_ADCEx_InjectedConvCpltCallback+0x464>)
 800312c:	4882      	ldr	r0, [pc, #520]	; (8003338 <HAL_ADCEx_InjectedConvCpltCallback+0x468>)
 800312e:	eeb0 0a67 	vmov.f32	s0, s15
 8003132:	f008 ffc7 	bl	800c0c4 <arm_sin_cos_f32>
	    	arm_park_f32(Ialpha, Ibeta, &Id, &Iq, pSinVal, pCosVal);
 8003136:	4b79      	ldr	r3, [pc, #484]	; (800331c <HAL_ADCEx_InjectedConvCpltCallback+0x44c>)
 8003138:	6818      	ldr	r0, [r3, #0]
 800313a:	4b79      	ldr	r3, [pc, #484]	; (8003320 <HAL_ADCEx_InjectedConvCpltCallback+0x450>)
 800313c:	6819      	ldr	r1, [r3, #0]
 800313e:	4b7e      	ldr	r3, [pc, #504]	; (8003338 <HAL_ADCEx_InjectedConvCpltCallback+0x468>)
 8003140:	681a      	ldr	r2, [r3, #0]
 8003142:	4b7c      	ldr	r3, [pc, #496]	; (8003334 <HAL_ADCEx_InjectedConvCpltCallback+0x464>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	66f8      	str	r0, [r7, #108]	; 0x6c
 8003148:	66b9      	str	r1, [r7, #104]	; 0x68
 800314a:	497c      	ldr	r1, [pc, #496]	; (800333c <HAL_ADCEx_InjectedConvCpltCallback+0x46c>)
 800314c:	6679      	str	r1, [r7, #100]	; 0x64
 800314e:	497c      	ldr	r1, [pc, #496]	; (8003340 <HAL_ADCEx_InjectedConvCpltCallback+0x470>)
 8003150:	6639      	str	r1, [r7, #96]	; 0x60
 8003152:	65fa      	str	r2, [r7, #92]	; 0x5c
 8003154:	65bb      	str	r3, [r7, #88]	; 0x58
    *pId = Ialpha * cosVal + Ibeta * sinVal;
 8003156:	ed97 7a1b 	vldr	s14, [r7, #108]	; 0x6c
 800315a:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 800315e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003162:	edd7 6a1a 	vldr	s13, [r7, #104]	; 0x68
 8003166:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 800316a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800316e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003172:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003174:	edc3 7a00 	vstr	s15, [r3]
    *pIq = -Ialpha * sinVal + Ibeta * cosVal;
 8003178:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 800317c:	eeb1 7a67 	vneg.f32	s14, s15
 8003180:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8003184:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003188:	edd7 6a1a 	vldr	s13, [r7, #104]	; 0x68
 800318c:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8003190:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003194:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003198:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800319a:	edc3 7a00 	vstr	s15, [r3]



	    	// pid speed
	   							index_speed_loop++;
 800319e:	4b69      	ldr	r3, [pc, #420]	; (8003344 <HAL_ADCEx_InjectedConvCpltCallback+0x474>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	3301      	adds	r3, #1
 80031a4:	4a67      	ldr	r2, [pc, #412]	; (8003344 <HAL_ADCEx_InjectedConvCpltCallback+0x474>)
 80031a6:	6013      	str	r3, [r2, #0]
	   							if(index_speed_loop==1)
 80031a8:	4b66      	ldr	r3, [pc, #408]	; (8003344 <HAL_ADCEx_InjectedConvCpltCallback+0x474>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	2b01      	cmp	r3, #1
 80031ae:	d165      	bne.n	800327c <HAL_ADCEx_InjectedConvCpltCallback+0x3ac>
	   							{

	    						e_speed=set_speed-speed;
 80031b0:	4b65      	ldr	r3, [pc, #404]	; (8003348 <HAL_ADCEx_InjectedConvCpltCallback+0x478>)
 80031b2:	ed93 7a00 	vldr	s14, [r3]
 80031b6:	4b65      	ldr	r3, [pc, #404]	; (800334c <HAL_ADCEx_InjectedConvCpltCallback+0x47c>)
 80031b8:	edd3 7a00 	vldr	s15, [r3]
 80031bc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80031c0:	4b63      	ldr	r3, [pc, #396]	; (8003350 <HAL_ADCEx_InjectedConvCpltCallback+0x480>)
 80031c2:	edc3 7a00 	vstr	s15, [r3]
	    						iq_speed_prev=pid_iq_speed.state[2];
 80031c6:	4b63      	ldr	r3, [pc, #396]	; (8003354 <HAL_ADCEx_InjectedConvCpltCallback+0x484>)
 80031c8:	695b      	ldr	r3, [r3, #20]
 80031ca:	4a63      	ldr	r2, [pc, #396]	; (8003358 <HAL_ADCEx_InjectedConvCpltCallback+0x488>)
 80031cc:	6013      	str	r3, [r2, #0]
	    						iq_speed=arm_pid_f32(&pid_iq_speed, e_speed);
 80031ce:	4b60      	ldr	r3, [pc, #384]	; (8003350 <HAL_ADCEx_InjectedConvCpltCallback+0x480>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	4a60      	ldr	r2, [pc, #384]	; (8003354 <HAL_ADCEx_InjectedConvCpltCallback+0x484>)
 80031d4:	647a      	str	r2, [r7, #68]	; 0x44
 80031d6:	643b      	str	r3, [r7, #64]	; 0x40
    out = (S->A0 * in) +
 80031d8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80031da:	ed93 7a00 	vldr	s14, [r3]
 80031de:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 80031e2:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 80031e6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80031e8:	edd3 6a01 	vldr	s13, [r3, #4]
 80031ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80031ee:	edd3 7a03 	vldr	s15, [r3, #12]
 80031f2:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 80031f6:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 80031fa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80031fc:	edd3 6a02 	vldr	s13, [r3, #8]
 8003200:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003202:	edd3 7a04 	vldr	s15, [r3, #16]
 8003206:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800320a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800320e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003210:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 8003214:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003218:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
    S->state[1] = S->state[0];
 800321c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800321e:	68da      	ldr	r2, [r3, #12]
 8003220:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003222:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 8003224:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003226:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003228:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 800322a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800322c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800322e:	615a      	str	r2, [r3, #20]
    return (out);
 8003230:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003232:	4a4a      	ldr	r2, [pc, #296]	; (800335c <HAL_ADCEx_InjectedConvCpltCallback+0x48c>)
 8003234:	6013      	str	r3, [r2, #0]
	    	// saturacja i anty-wind-up
	    						if(iq_speed>=current_limit_max_iq)
 8003236:	4b49      	ldr	r3, [pc, #292]	; (800335c <HAL_ADCEx_InjectedConvCpltCallback+0x48c>)
 8003238:	ed93 7a00 	vldr	s14, [r3]
 800323c:	4b48      	ldr	r3, [pc, #288]	; (8003360 <HAL_ADCEx_InjectedConvCpltCallback+0x490>)
 800323e:	edd3 7a00 	vldr	s15, [r3]
 8003242:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003246:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800324a:	db07      	blt.n	800325c <HAL_ADCEx_InjectedConvCpltCallback+0x38c>
	    						{
	    							pid_iq_speed.state[2]=iq_speed_prev;
 800324c:	4b42      	ldr	r3, [pc, #264]	; (8003358 <HAL_ADCEx_InjectedConvCpltCallback+0x488>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4a40      	ldr	r2, [pc, #256]	; (8003354 <HAL_ADCEx_InjectedConvCpltCallback+0x484>)
 8003252:	6153      	str	r3, [r2, #20]
	    							iq_speed=current_limit_max_iq;
 8003254:	4b42      	ldr	r3, [pc, #264]	; (8003360 <HAL_ADCEx_InjectedConvCpltCallback+0x490>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a40      	ldr	r2, [pc, #256]	; (800335c <HAL_ADCEx_InjectedConvCpltCallback+0x48c>)
 800325a:	6013      	str	r3, [r2, #0]
	    						}

	    						if(iq_speed<=current_limit_min_iq)
 800325c:	4b3f      	ldr	r3, [pc, #252]	; (800335c <HAL_ADCEx_InjectedConvCpltCallback+0x48c>)
 800325e:	edd3 7a00 	vldr	s15, [r3]
 8003262:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003266:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800326a:	d807      	bhi.n	800327c <HAL_ADCEx_InjectedConvCpltCallback+0x3ac>
	    						{
	    							pid_iq_speed.state[2]=iq_speed_prev;
 800326c:	4b3a      	ldr	r3, [pc, #232]	; (8003358 <HAL_ADCEx_InjectedConvCpltCallback+0x488>)
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	4a38      	ldr	r2, [pc, #224]	; (8003354 <HAL_ADCEx_InjectedConvCpltCallback+0x484>)
 8003272:	6153      	str	r3, [r2, #20]
	    							iq_speed=current_limit_min_iq;
 8003274:	4b39      	ldr	r3, [pc, #228]	; (800335c <HAL_ADCEx_InjectedConvCpltCallback+0x48c>)
 8003276:	f04f 0200 	mov.w	r2, #0
 800327a:	601a      	str	r2, [r3, #0]
	    						}
	   							}
	   							if(index_speed_loop==5)
 800327c:	4b31      	ldr	r3, [pc, #196]	; (8003344 <HAL_ADCEx_InjectedConvCpltCallback+0x474>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	2b05      	cmp	r3, #5
 8003282:	d102      	bne.n	800328a <HAL_ADCEx_InjectedConvCpltCallback+0x3ba>
	   								index_speed_loop=0;
 8003284:	4b2f      	ldr	r3, [pc, #188]	; (8003344 <HAL_ADCEx_InjectedConvCpltCallback+0x474>)
 8003286:	2200      	movs	r2, #0
 8003288:	601a      	str	r2, [r3, #0]



	    	// pid dla osi d
	    						ed=set_d-Id;
 800328a:	4b36      	ldr	r3, [pc, #216]	; (8003364 <HAL_ADCEx_InjectedConvCpltCallback+0x494>)
 800328c:	ed93 7a00 	vldr	s14, [r3]
 8003290:	4b2a      	ldr	r3, [pc, #168]	; (800333c <HAL_ADCEx_InjectedConvCpltCallback+0x46c>)
 8003292:	edd3 7a00 	vldr	s15, [r3]
 8003296:	ee77 7a67 	vsub.f32	s15, s14, s15
 800329a:	4b33      	ldr	r3, [pc, #204]	; (8003368 <HAL_ADCEx_InjectedConvCpltCallback+0x498>)
 800329c:	edc3 7a00 	vstr	s15, [r3]
	    						Vd_prev=pid_d.state[2];
 80032a0:	4b32      	ldr	r3, [pc, #200]	; (800336c <HAL_ADCEx_InjectedConvCpltCallback+0x49c>)
 80032a2:	695b      	ldr	r3, [r3, #20]
 80032a4:	4a32      	ldr	r2, [pc, #200]	; (8003370 <HAL_ADCEx_InjectedConvCpltCallback+0x4a0>)
 80032a6:	6013      	str	r3, [r2, #0]
	    						Vd=arm_pid_f32(&pid_d, ed);
 80032a8:	4b2f      	ldr	r3, [pc, #188]	; (8003368 <HAL_ADCEx_InjectedConvCpltCallback+0x498>)
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4a2f      	ldr	r2, [pc, #188]	; (800336c <HAL_ADCEx_InjectedConvCpltCallback+0x49c>)
 80032ae:	63ba      	str	r2, [r7, #56]	; 0x38
 80032b0:	637b      	str	r3, [r7, #52]	; 0x34
    out = (S->A0 * in) +
 80032b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032b4:	ed93 7a00 	vldr	s14, [r3]
 80032b8:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80032bc:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 80032c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032c2:	edd3 6a01 	vldr	s13, [r3, #4]
 80032c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032c8:	edd3 7a03 	vldr	s15, [r3, #12]
 80032cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 80032d0:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 80032d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032d6:	edd3 6a02 	vldr	s13, [r3, #8]
 80032da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032dc:	edd3 7a04 	vldr	s15, [r3, #16]
 80032e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80032e4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80032e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032ea:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 80032ee:	ee77 7a27 	vadd.f32	s15, s14, s15
 80032f2:	e03f      	b.n	8003374 <HAL_ADCEx_InjectedConvCpltCallback+0x4a4>
 80032f4:	200003e8 	.word	0x200003e8
 80032f8:	2000032c 	.word	0x2000032c
 80032fc:	20000338 	.word	0x20000338
 8003300:	20000384 	.word	0x20000384
 8003304:	2000056c 	.word	0x2000056c
 8003308:	20000580 	.word	0x20000580
 800330c:	40408000 	.word	0x40408000
 8003310:	20000314 	.word	0x20000314
 8003314:	200003e4 	.word	0x200003e4
 8003318:	20000434 	.word	0x20000434
 800331c:	20000430 	.word	0x20000430
 8003320:	20000424 	.word	0x20000424
 8003324:	3f13cd3a 	.word	0x3f13cd3a
 8003328:	3f93cd3a 	.word	0x3f93cd3a
 800332c:	40000800 	.word	0x40000800
 8003330:	20000310 	.word	0x20000310
 8003334:	20000590 	.word	0x20000590
 8003338:	200003cc 	.word	0x200003cc
 800333c:	20000388 	.word	0x20000388
 8003340:	20000448 	.word	0x20000448
 8003344:	2000036c 	.word	0x2000036c
 8003348:	20000574 	.word	0x20000574
 800334c:	2000055c 	.word	0x2000055c
 8003350:	20000564 	.word	0x20000564
 8003354:	20000390 	.word	0x20000390
 8003358:	20000374 	.word	0x20000374
 800335c:	20000598 	.word	0x20000598
 8003360:	20000328 	.word	0x20000328
 8003364:	2000033c 	.word	0x2000033c
 8003368:	2000054c 	.word	0x2000054c
 800336c:	20000340 	.word	0x20000340
 8003370:	200003c4 	.word	0x200003c4
 8003374:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    S->state[1] = S->state[0];
 8003378:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800337a:	68da      	ldr	r2, [r3, #12]
 800337c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800337e:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 8003380:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003382:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003384:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 8003386:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003388:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800338a:	615a      	str	r2, [r3, #20]
    return (out);
 800338c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800338e:	4a90      	ldr	r2, [pc, #576]	; (80035d0 <HAL_ADCEx_InjectedConvCpltCallback+0x700>)
 8003390:	6013      	str	r3, [r2, #0]
	    	// saturacja i anty-wind-up
	    						if(Vd>=sv_Vdc_limit)
 8003392:	4b8f      	ldr	r3, [pc, #572]	; (80035d0 <HAL_ADCEx_InjectedConvCpltCallback+0x700>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	4618      	mov	r0, r3
 8003398:	f7fd f90e 	bl	80005b8 <__aeabi_f2d>
 800339c:	a388      	add	r3, pc, #544	; (adr r3, 80035c0 <HAL_ADCEx_InjectedConvCpltCallback+0x6f0>)
 800339e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033a2:	f7fd fbe7 	bl	8000b74 <__aeabi_dcmpge>
 80033a6:	4603      	mov	r3, r0
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d006      	beq.n	80033ba <HAL_ADCEx_InjectedConvCpltCallback+0x4ea>
	    						{
	    							pid_d.state[2]=Vd_prev;
 80033ac:	4b89      	ldr	r3, [pc, #548]	; (80035d4 <HAL_ADCEx_InjectedConvCpltCallback+0x704>)
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	4a89      	ldr	r2, [pc, #548]	; (80035d8 <HAL_ADCEx_InjectedConvCpltCallback+0x708>)
 80033b2:	6153      	str	r3, [r2, #20]
	    							Vd=sv_Vdc_limit;
 80033b4:	4b86      	ldr	r3, [pc, #536]	; (80035d0 <HAL_ADCEx_InjectedConvCpltCallback+0x700>)
 80033b6:	4a89      	ldr	r2, [pc, #548]	; (80035dc <HAL_ADCEx_InjectedConvCpltCallback+0x70c>)
 80033b8:	601a      	str	r2, [r3, #0]
	    						}

	    						if(Vd<=(-sv_Vdc_limit))
 80033ba:	4b85      	ldr	r3, [pc, #532]	; (80035d0 <HAL_ADCEx_InjectedConvCpltCallback+0x700>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	4618      	mov	r0, r3
 80033c0:	f7fd f8fa 	bl	80005b8 <__aeabi_f2d>
 80033c4:	a380      	add	r3, pc, #512	; (adr r3, 80035c8 <HAL_ADCEx_InjectedConvCpltCallback+0x6f8>)
 80033c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033ca:	f7fd fbc9 	bl	8000b60 <__aeabi_dcmple>
 80033ce:	4603      	mov	r3, r0
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d006      	beq.n	80033e2 <HAL_ADCEx_InjectedConvCpltCallback+0x512>
	    						{
	    							pid_d.state[2]=Vd_prev;
 80033d4:	4b7f      	ldr	r3, [pc, #508]	; (80035d4 <HAL_ADCEx_InjectedConvCpltCallback+0x704>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4a7f      	ldr	r2, [pc, #508]	; (80035d8 <HAL_ADCEx_InjectedConvCpltCallback+0x708>)
 80033da:	6153      	str	r3, [r2, #20]
	    							Vd=(-sv_Vdc_limit);
 80033dc:	4b7c      	ldr	r3, [pc, #496]	; (80035d0 <HAL_ADCEx_InjectedConvCpltCallback+0x700>)
 80033de:	4a80      	ldr	r2, [pc, #512]	; (80035e0 <HAL_ADCEx_InjectedConvCpltCallback+0x710>)
 80033e0:	601a      	str	r2, [r3, #0]
	    						}

	    	// pid dla osi q
	    						//eq=set_q-Iq;
	    						eq=iq_speed-Iq;
 80033e2:	4b80      	ldr	r3, [pc, #512]	; (80035e4 <HAL_ADCEx_InjectedConvCpltCallback+0x714>)
 80033e4:	ed93 7a00 	vldr	s14, [r3]
 80033e8:	4b7f      	ldr	r3, [pc, #508]	; (80035e8 <HAL_ADCEx_InjectedConvCpltCallback+0x718>)
 80033ea:	edd3 7a00 	vldr	s15, [r3]
 80033ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 80033f2:	4b7e      	ldr	r3, [pc, #504]	; (80035ec <HAL_ADCEx_InjectedConvCpltCallback+0x71c>)
 80033f4:	edc3 7a00 	vstr	s15, [r3]
	    						Vq_prev=pid_q.state[2];
 80033f8:	4b7d      	ldr	r3, [pc, #500]	; (80035f0 <HAL_ADCEx_InjectedConvCpltCallback+0x720>)
 80033fa:	695b      	ldr	r3, [r3, #20]
 80033fc:	4a7d      	ldr	r2, [pc, #500]	; (80035f4 <HAL_ADCEx_InjectedConvCpltCallback+0x724>)
 80033fe:	6013      	str	r3, [r2, #0]
	    						Vq=arm_pid_f32(&pid_q, eq);
 8003400:	4b7a      	ldr	r3, [pc, #488]	; (80035ec <HAL_ADCEx_InjectedConvCpltCallback+0x71c>)
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a7a      	ldr	r2, [pc, #488]	; (80035f0 <HAL_ADCEx_InjectedConvCpltCallback+0x720>)
 8003406:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003408:	62bb      	str	r3, [r7, #40]	; 0x28
    out = (S->A0 * in) +
 800340a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800340c:	ed93 7a00 	vldr	s14, [r3]
 8003410:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003414:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8003418:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800341a:	edd3 6a01 	vldr	s13, [r3, #4]
 800341e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003420:	edd3 7a03 	vldr	s15, [r3, #12]
 8003424:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 8003428:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 800342c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800342e:	edd3 6a02 	vldr	s13, [r3, #8]
 8003432:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003434:	edd3 7a04 	vldr	s15, [r3, #16]
 8003438:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800343c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003440:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003442:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 8003446:	ee77 7a27 	vadd.f32	s15, s14, s15
 800344a:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    S->state[1] = S->state[0];
 800344e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003450:	68da      	ldr	r2, [r3, #12]
 8003452:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003454:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 8003456:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003458:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800345a:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 800345c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800345e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003460:	615a      	str	r2, [r3, #20]
    return (out);
 8003462:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003464:	4a64      	ldr	r2, [pc, #400]	; (80035f8 <HAL_ADCEx_InjectedConvCpltCallback+0x728>)
 8003466:	6013      	str	r3, [r2, #0]
	    	// saturacja i anty-wind-up
	    						if(Vq>=sv_Vdc_limit)
 8003468:	4b63      	ldr	r3, [pc, #396]	; (80035f8 <HAL_ADCEx_InjectedConvCpltCallback+0x728>)
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	4618      	mov	r0, r3
 800346e:	f7fd f8a3 	bl	80005b8 <__aeabi_f2d>
 8003472:	a353      	add	r3, pc, #332	; (adr r3, 80035c0 <HAL_ADCEx_InjectedConvCpltCallback+0x6f0>)
 8003474:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003478:	f7fd fb7c 	bl	8000b74 <__aeabi_dcmpge>
 800347c:	4603      	mov	r3, r0
 800347e:	2b00      	cmp	r3, #0
 8003480:	d006      	beq.n	8003490 <HAL_ADCEx_InjectedConvCpltCallback+0x5c0>
	    						{
	    						pid_q.state[2]=Vq_prev;
 8003482:	4b5c      	ldr	r3, [pc, #368]	; (80035f4 <HAL_ADCEx_InjectedConvCpltCallback+0x724>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	4a5a      	ldr	r2, [pc, #360]	; (80035f0 <HAL_ADCEx_InjectedConvCpltCallback+0x720>)
 8003488:	6153      	str	r3, [r2, #20]
	    						Vq=sv_Vdc_limit;
 800348a:	4b5b      	ldr	r3, [pc, #364]	; (80035f8 <HAL_ADCEx_InjectedConvCpltCallback+0x728>)
 800348c:	4a53      	ldr	r2, [pc, #332]	; (80035dc <HAL_ADCEx_InjectedConvCpltCallback+0x70c>)
 800348e:	601a      	str	r2, [r3, #0]
	    						}

	    						if(Vq<=(-sv_Vdc_limit))
 8003490:	4b59      	ldr	r3, [pc, #356]	; (80035f8 <HAL_ADCEx_InjectedConvCpltCallback+0x728>)
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4618      	mov	r0, r3
 8003496:	f7fd f88f 	bl	80005b8 <__aeabi_f2d>
 800349a:	a34b      	add	r3, pc, #300	; (adr r3, 80035c8 <HAL_ADCEx_InjectedConvCpltCallback+0x6f8>)
 800349c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034a0:	f7fd fb5e 	bl	8000b60 <__aeabi_dcmple>
 80034a4:	4603      	mov	r3, r0
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d006      	beq.n	80034b8 <HAL_ADCEx_InjectedConvCpltCallback+0x5e8>
	    						{
	    						pid_q.state[2]=Vq_prev;
 80034aa:	4b52      	ldr	r3, [pc, #328]	; (80035f4 <HAL_ADCEx_InjectedConvCpltCallback+0x724>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	4a50      	ldr	r2, [pc, #320]	; (80035f0 <HAL_ADCEx_InjectedConvCpltCallback+0x720>)
 80034b0:	6153      	str	r3, [r2, #20]
	    						Vq=(-sv_Vdc_limit);
 80034b2:	4b51      	ldr	r3, [pc, #324]	; (80035f8 <HAL_ADCEx_InjectedConvCpltCallback+0x728>)
 80034b4:	4a4a      	ldr	r2, [pc, #296]	; (80035e0 <HAL_ADCEx_InjectedConvCpltCallback+0x710>)
 80034b6:	601a      	str	r2, [r3, #0]
	    						}

	    	//angle_rotor_deg=TIM4->CCR1;
	    	//arm_sin_cos_f32(angle_rotor_deg, &pSinVal, &pCosVal);
	    	arm_inv_park_f32(Vd, Vq, &Valpha, &Vbeta, pSinVal, pCosVal);
 80034b8:	4b45      	ldr	r3, [pc, #276]	; (80035d0 <HAL_ADCEx_InjectedConvCpltCallback+0x700>)
 80034ba:	6818      	ldr	r0, [r3, #0]
 80034bc:	4b4e      	ldr	r3, [pc, #312]	; (80035f8 <HAL_ADCEx_InjectedConvCpltCallback+0x728>)
 80034be:	6819      	ldr	r1, [r3, #0]
 80034c0:	4b4e      	ldr	r3, [pc, #312]	; (80035fc <HAL_ADCEx_InjectedConvCpltCallback+0x72c>)
 80034c2:	681a      	ldr	r2, [r3, #0]
 80034c4:	4b4e      	ldr	r3, [pc, #312]	; (8003600 <HAL_ADCEx_InjectedConvCpltCallback+0x730>)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	6238      	str	r0, [r7, #32]
 80034ca:	61f9      	str	r1, [r7, #28]
 80034cc:	494d      	ldr	r1, [pc, #308]	; (8003604 <HAL_ADCEx_InjectedConvCpltCallback+0x734>)
 80034ce:	61b9      	str	r1, [r7, #24]
 80034d0:	494d      	ldr	r1, [pc, #308]	; (8003608 <HAL_ADCEx_InjectedConvCpltCallback+0x738>)
 80034d2:	6179      	str	r1, [r7, #20]
 80034d4:	613a      	str	r2, [r7, #16]
 80034d6:	60fb      	str	r3, [r7, #12]
    *pIalpha = Id * cosVal - Iq * sinVal;
 80034d8:	ed97 7a08 	vldr	s14, [r7, #32]
 80034dc:	edd7 7a03 	vldr	s15, [r7, #12]
 80034e0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80034e4:	edd7 6a07 	vldr	s13, [r7, #28]
 80034e8:	edd7 7a04 	vldr	s15, [r7, #16]
 80034ec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80034f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80034f4:	69bb      	ldr	r3, [r7, #24]
 80034f6:	edc3 7a00 	vstr	s15, [r3]
    *pIbeta = Id * sinVal + Iq * cosVal;
 80034fa:	ed97 7a08 	vldr	s14, [r7, #32]
 80034fe:	edd7 7a04 	vldr	s15, [r7, #16]
 8003502:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003506:	edd7 6a07 	vldr	s13, [r7, #28]
 800350a:	edd7 7a03 	vldr	s15, [r7, #12]
 800350e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003512:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003516:	697b      	ldr	r3, [r7, #20]
 8003518:	edc3 7a00 	vstr	s15, [r3]

	    	AlphaBeta_To_Angle_Vref(Valpha, Vbeta, &angle_current_rad, &Vref);
 800351c:	4b39      	ldr	r3, [pc, #228]	; (8003604 <HAL_ADCEx_InjectedConvCpltCallback+0x734>)
 800351e:	edd3 7a00 	vldr	s15, [r3]
 8003522:	4b39      	ldr	r3, [pc, #228]	; (8003608 <HAL_ADCEx_InjectedConvCpltCallback+0x738>)
 8003524:	ed93 7a00 	vldr	s14, [r3]
 8003528:	4938      	ldr	r1, [pc, #224]	; (800360c <HAL_ADCEx_InjectedConvCpltCallback+0x73c>)
 800352a:	4839      	ldr	r0, [pc, #228]	; (8003610 <HAL_ADCEx_InjectedConvCpltCallback+0x740>)
 800352c:	eef0 0a47 	vmov.f32	s1, s14
 8003530:	eeb0 0a67 	vmov.f32	s0, s15
 8003534:	f7ff fa38 	bl	80029a8 <AlphaBeta_To_Angle_Vref>
	    	Angle_To_Sector(angle_current_rad, &sector);
 8003538:	4b35      	ldr	r3, [pc, #212]	; (8003610 <HAL_ADCEx_InjectedConvCpltCallback+0x740>)
 800353a:	edd3 7a00 	vldr	s15, [r3]
 800353e:	4835      	ldr	r0, [pc, #212]	; (8003614 <HAL_ADCEx_InjectedConvCpltCallback+0x744>)
 8003540:	eeb0 0a67 	vmov.f32	s0, s15
 8003544:	f7ff fa88 	bl	8002a58 <Angle_To_Sector>
	    	SVPWM(sector, angle_current_rad , Vref, sv_T, sv_T_gate, &sv_S1, &sv_S2, &sv_S3);
 8003548:	4b32      	ldr	r3, [pc, #200]	; (8003614 <HAL_ADCEx_InjectedConvCpltCallback+0x744>)
 800354a:	781b      	ldrb	r3, [r3, #0]
 800354c:	b2d8      	uxtb	r0, r3
 800354e:	4b30      	ldr	r3, [pc, #192]	; (8003610 <HAL_ADCEx_InjectedConvCpltCallback+0x740>)
 8003550:	edd3 7a00 	vldr	s15, [r3]
 8003554:	4b2d      	ldr	r3, [pc, #180]	; (800360c <HAL_ADCEx_InjectedConvCpltCallback+0x73c>)
 8003556:	ed93 7a00 	vldr	s14, [r3]
 800355a:	4b2f      	ldr	r3, [pc, #188]	; (8003618 <HAL_ADCEx_InjectedConvCpltCallback+0x748>)
 800355c:	9301      	str	r3, [sp, #4]
 800355e:	4b2f      	ldr	r3, [pc, #188]	; (800361c <HAL_ADCEx_InjectedConvCpltCallback+0x74c>)
 8003560:	9300      	str	r3, [sp, #0]
 8003562:	4b2f      	ldr	r3, [pc, #188]	; (8003620 <HAL_ADCEx_InjectedConvCpltCallback+0x750>)
 8003564:	4a2f      	ldr	r2, [pc, #188]	; (8003624 <HAL_ADCEx_InjectedConvCpltCallback+0x754>)
 8003566:	4930      	ldr	r1, [pc, #192]	; (8003628 <HAL_ADCEx_InjectedConvCpltCallback+0x758>)
 8003568:	eef0 0a47 	vmov.f32	s1, s14
 800356c:	eeb0 0a67 	vmov.f32	s0, s15
 8003570:	f7ff fb2a 	bl	8002bc8 <SVPWM>

	    	TIM1->CCR1 = sv_S1;
 8003574:	4b2a      	ldr	r3, [pc, #168]	; (8003620 <HAL_ADCEx_InjectedConvCpltCallback+0x750>)
 8003576:	edd3 7a00 	vldr	s15, [r3]
 800357a:	4b2c      	ldr	r3, [pc, #176]	; (800362c <HAL_ADCEx_InjectedConvCpltCallback+0x75c>)
 800357c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003580:	ee17 2a90 	vmov	r2, s15
 8003584:	635a      	str	r2, [r3, #52]	; 0x34
	    	TIM1->CCR2 = sv_S2;
 8003586:	4b25      	ldr	r3, [pc, #148]	; (800361c <HAL_ADCEx_InjectedConvCpltCallback+0x74c>)
 8003588:	edd3 7a00 	vldr	s15, [r3]
 800358c:	4b27      	ldr	r3, [pc, #156]	; (800362c <HAL_ADCEx_InjectedConvCpltCallback+0x75c>)
 800358e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003592:	ee17 2a90 	vmov	r2, s15
 8003596:	639a      	str	r2, [r3, #56]	; 0x38
	    	TIM1->CCR3 = sv_S3;
 8003598:	4b1f      	ldr	r3, [pc, #124]	; (8003618 <HAL_ADCEx_InjectedConvCpltCallback+0x748>)
 800359a:	edd3 7a00 	vldr	s15, [r3]
 800359e:	4b23      	ldr	r3, [pc, #140]	; (800362c <HAL_ADCEx_InjectedConvCpltCallback+0x75c>)
 80035a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80035a4:	ee17 2a90 	vmov	r2, s15
 80035a8:	63da      	str	r2, [r3, #60]	; 0x3c
	}

	 HAL_ADCEx_InjectedStart_IT(&hadc1);
 80035aa:	4821      	ldr	r0, [pc, #132]	; (8003630 <HAL_ADCEx_InjectedConvCpltCallback+0x760>)
 80035ac:	f001 fff4 	bl	8005598 <HAL_ADCEx_InjectedStart_IT>
	 HAL_ADCEx_InjectedStart_IT(&hadc2);
 80035b0:	4820      	ldr	r0, [pc, #128]	; (8003634 <HAL_ADCEx_InjectedConvCpltCallback+0x764>)
 80035b2:	f001 fff1 	bl	8005598 <HAL_ADCEx_InjectedStart_IT>
}
 80035b6:	bf00      	nop
 80035b8:	3774      	adds	r7, #116	; 0x74
 80035ba:	46bd      	mov	sp, r7
 80035bc:	bd90      	pop	{r4, r7, pc}
 80035be:	bf00      	nop
 80035c0:	0f9096bc 	.word	0x0f9096bc
 80035c4:	402bb67a 	.word	0x402bb67a
 80035c8:	0f9096bc 	.word	0x0f9096bc
 80035cc:	c02bb67a 	.word	0xc02bb67a
 80035d0:	20000368 	.word	0x20000368
 80035d4:	200003c4 	.word	0x200003c4
 80035d8:	20000340 	.word	0x20000340
 80035dc:	415db3d0 	.word	0x415db3d0
 80035e0:	c15db3d0 	.word	0xc15db3d0
 80035e4:	20000598 	.word	0x20000598
 80035e8:	20000448 	.word	0x20000448
 80035ec:	20000364 	.word	0x20000364
 80035f0:	200003f4 	.word	0x200003f4
 80035f4:	200003d4 	.word	0x200003d4
 80035f8:	2000038c 	.word	0x2000038c
 80035fc:	200003cc 	.word	0x200003cc
 8003600:	20000590 	.word	0x20000590
 8003604:	20000584 	.word	0x20000584
 8003608:	200003f0 	.word	0x200003f0
 800360c:	2000041c 	.word	0x2000041c
 8003610:	200003e0 	.word	0x200003e0
 8003614:	200003ec 	.word	0x200003ec
 8003618:	20000334 	.word	0x20000334
 800361c:	20000370 	.word	0x20000370
 8003620:	200003c0 	.word	0x200003c0
 8003624:	20000318 	.word	0x20000318
 8003628:	200003b4 	.word	0x200003b4
 800362c:	40012c00 	.word	0x40012c00
 8003630:	20000290 	.word	0x20000290
 8003634:	20000224 	.word	0x20000224

08003638 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b082      	sub	sp, #8
 800363c:	af00      	add	r7, sp, #0
 800363e:	4603      	mov	r3, r0
 8003640:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin==GPIO_PIN_10)
 8003642:	88fb      	ldrh	r3, [r7, #6]
 8003644:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003648:	d10f      	bne.n	800366a <HAL_GPIO_EXTI_Callback+0x32>
	{
		if(start==0)
 800364a:	4b0a      	ldr	r3, [pc, #40]	; (8003674 <HAL_GPIO_EXTI_Callback+0x3c>)
 800364c:	781b      	ldrb	r3, [r3, #0]
 800364e:	b2db      	uxtb	r3, r3
 8003650:	2b00      	cmp	r3, #0
 8003652:	d105      	bne.n	8003660 <HAL_GPIO_EXTI_Callback+0x28>
		{
			start=1;
 8003654:	4b07      	ldr	r3, [pc, #28]	; (8003674 <HAL_GPIO_EXTI_Callback+0x3c>)
 8003656:	2201      	movs	r2, #1
 8003658:	701a      	strb	r2, [r3, #0]
			start1();
 800365a:	f7ff f945 	bl	80028e8 <start1>
			start=0;
			stop();

		}
	}
}
 800365e:	e004      	b.n	800366a <HAL_GPIO_EXTI_Callback+0x32>
			start=0;
 8003660:	4b04      	ldr	r3, [pc, #16]	; (8003674 <HAL_GPIO_EXTI_Callback+0x3c>)
 8003662:	2200      	movs	r2, #0
 8003664:	701a      	strb	r2, [r3, #0]
			stop();
 8003666:	f7ff f961 	bl	800292c <stop>
}
 800366a:	bf00      	nop
 800366c:	3708      	adds	r7, #8
 800366e:	46bd      	mov	sp, r7
 8003670:	bd80      	pop	{r7, pc}
 8003672:	bf00      	nop
 8003674:	2000057c 	.word	0x2000057c

08003678 <HAL_UART_RxCpltCallback>:
	}

}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	b090      	sub	sp, #64	; 0x40
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
	if(huart->Instance==USART2)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	4a93      	ldr	r2, [pc, #588]	; (80038d4 <HAL_UART_RxCpltCallback+0x25c>)
 8003686:	4293      	cmp	r3, r2
 8003688:	f040 811f 	bne.w	80038ca <HAL_UART_RxCpltCallback+0x252>
	{
		if(config==0)
 800368c:	4b92      	ldr	r3, [pc, #584]	; (80038d8 <HAL_UART_RxCpltCallback+0x260>)
 800368e:	781b      	ldrb	r3, [r3, #0]
 8003690:	b2db      	uxtb	r3, r3
 8003692:	2b00      	cmp	r3, #0
 8003694:	d104      	bne.n	80036a0 <HAL_UART_RxCpltCallback+0x28>
		{
			config=1;
 8003696:	4b90      	ldr	r3, [pc, #576]	; (80038d8 <HAL_UART_RxCpltCallback+0x260>)
 8003698:	2201      	movs	r2, #1
 800369a:	701a      	strb	r2, [r3, #0]
			start_up();
 800369c:	f7ff f832 	bl	8002704 <start_up>
		}


		/////////// parse JSON ///////////////////////////////
		 cJSON * root = cJSON_Parse((char *)jstring);
 80036a0:	488e      	ldr	r0, [pc, #568]	; (80038dc <HAL_UART_RxCpltCallback+0x264>)
 80036a2:	f7fe fc9b 	bl	8001fdc <cJSON_Parse>
 80036a6:	63f8      	str	r0, [r7, #60]	; 0x3c

		 cJSON * set = cJSON_GetObjectItemCaseSensitive(root, "set");
 80036a8:	498d      	ldr	r1, [pc, #564]	; (80038e0 <HAL_UART_RxCpltCallback+0x268>)
 80036aa:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80036ac:	f7fe ff97 	bl	80025de <cJSON_GetObjectItemCaseSensitive>
 80036b0:	63b8      	str	r0, [r7, #56]	; 0x38
		 settings =  atoi(cJSON_GetStringValue(set));
 80036b2:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80036b4:	f7fd fe5c 	bl	8001370 <cJSON_GetStringValue>
 80036b8:	4603      	mov	r3, r0
 80036ba:	4618      	mov	r0, r3
 80036bc:	f008 ff08 	bl	800c4d0 <atoi>
 80036c0:	4603      	mov	r3, r0
 80036c2:	b2da      	uxtb	r2, r3
 80036c4:	4b87      	ldr	r3, [pc, #540]	; (80038e4 <HAL_UART_RxCpltCallback+0x26c>)
 80036c6:	701a      	strb	r2, [r3, #0]

		 if(settings==0)
 80036c8:	4b86      	ldr	r3, [pc, #536]	; (80038e4 <HAL_UART_RxCpltCallback+0x26c>)
 80036ca:	781b      	ldrb	r3, [r3, #0]
 80036cc:	b2db      	uxtb	r3, r3
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d11a      	bne.n	8003708 <HAL_UART_RxCpltCallback+0x90>
		 {

			 cJSON * start_stop = cJSON_GetObjectItemCaseSensitive(root, "start_stop");
 80036d2:	4985      	ldr	r1, [pc, #532]	; (80038e8 <HAL_UART_RxCpltCallback+0x270>)
 80036d4:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80036d6:	f7fe ff82 	bl	80025de <cJSON_GetObjectItemCaseSensitive>
 80036da:	60b8      	str	r0, [r7, #8]
			 startstop =  atoi(cJSON_GetStringValue(start_stop));
 80036dc:	68b8      	ldr	r0, [r7, #8]
 80036de:	f7fd fe47 	bl	8001370 <cJSON_GetStringValue>
 80036e2:	4603      	mov	r3, r0
 80036e4:	4618      	mov	r0, r3
 80036e6:	f008 fef3 	bl	800c4d0 <atoi>
 80036ea:	4603      	mov	r3, r0
 80036ec:	b2da      	uxtb	r2, r3
 80036ee:	4b7f      	ldr	r3, [pc, #508]	; (80038ec <HAL_UART_RxCpltCallback+0x274>)
 80036f0:	701a      	strb	r2, [r3, #0]

			 if(startstop==1)
 80036f2:	4b7e      	ldr	r3, [pc, #504]	; (80038ec <HAL_UART_RxCpltCallback+0x274>)
 80036f4:	781b      	ldrb	r3, [r3, #0]
 80036f6:	b2db      	uxtb	r3, r3
 80036f8:	2b01      	cmp	r3, #1
 80036fa:	d102      	bne.n	8003702 <HAL_UART_RxCpltCallback+0x8a>
				 start1();
 80036fc:	f7ff f8f4 	bl	80028e8 <start1>
 8003700:	e0da      	b.n	80038b8 <HAL_UART_RxCpltCallback+0x240>
			 else
				 stop();
 8003702:	f7ff f913 	bl	800292c <stop>
 8003706:	e0d7      	b.n	80038b8 <HAL_UART_RxCpltCallback+0x240>
		 }

		 else
		 {

			 cJSON * speed = cJSON_GetObjectItemCaseSensitive(root, "speed");
 8003708:	4979      	ldr	r1, [pc, #484]	; (80038f0 <HAL_UART_RxCpltCallback+0x278>)
 800370a:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800370c:	f7fe ff67 	bl	80025de <cJSON_GetObjectItemCaseSensitive>
 8003710:	6378      	str	r0, [r7, #52]	; 0x34
			 set_speed =  atoi(cJSON_GetStringValue(speed));
 8003712:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003714:	f7fd fe2c 	bl	8001370 <cJSON_GetStringValue>
 8003718:	4603      	mov	r3, r0
 800371a:	4618      	mov	r0, r3
 800371c:	f008 fed8 	bl	800c4d0 <atoi>
 8003720:	ee07 0a90 	vmov	s15, r0
 8003724:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003728:	4b72      	ldr	r3, [pc, #456]	; (80038f4 <HAL_UART_RxCpltCallback+0x27c>)
 800372a:	edc3 7a00 	vstr	s15, [r3]

			 cJSON * current = cJSON_GetObjectItemCaseSensitive(root, "current");
 800372e:	4972      	ldr	r1, [pc, #456]	; (80038f8 <HAL_UART_RxCpltCallback+0x280>)
 8003730:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8003732:	f7fe ff54 	bl	80025de <cJSON_GetObjectItemCaseSensitive>
 8003736:	6338      	str	r0, [r7, #48]	; 0x30
			 sscanf(cJSON_GetStringValue(current),"%f",&current_limit_max_iq);
 8003738:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800373a:	f7fd fe19 	bl	8001370 <cJSON_GetStringValue>
 800373e:	4603      	mov	r3, r0
 8003740:	4a6e      	ldr	r2, [pc, #440]	; (80038fc <HAL_UART_RxCpltCallback+0x284>)
 8003742:	496f      	ldr	r1, [pc, #444]	; (8003900 <HAL_UART_RxCpltCallback+0x288>)
 8003744:	4618      	mov	r0, r3
 8003746:	f009 fe5d 	bl	800d404 <siscanf>


			 cJSON * iq_Kp = cJSON_GetObjectItemCaseSensitive(root, "iq_Kp");
 800374a:	496e      	ldr	r1, [pc, #440]	; (8003904 <HAL_UART_RxCpltCallback+0x28c>)
 800374c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800374e:	f7fe ff46 	bl	80025de <cJSON_GetObjectItemCaseSensitive>
 8003752:	62f8      	str	r0, [r7, #44]	; 0x2c
			 pid_q.Kp =  atoi(cJSON_GetStringValue(iq_Kp));
 8003754:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003756:	f7fd fe0b 	bl	8001370 <cJSON_GetStringValue>
 800375a:	4603      	mov	r3, r0
 800375c:	4618      	mov	r0, r3
 800375e:	f008 feb7 	bl	800c4d0 <atoi>
 8003762:	ee07 0a90 	vmov	s15, r0
 8003766:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800376a:	4b67      	ldr	r3, [pc, #412]	; (8003908 <HAL_UART_RxCpltCallback+0x290>)
 800376c:	edc3 7a06 	vstr	s15, [r3, #24]

			 cJSON * iq_Ki = cJSON_GetObjectItemCaseSensitive(root, "iq_Ki");
 8003770:	4966      	ldr	r1, [pc, #408]	; (800390c <HAL_UART_RxCpltCallback+0x294>)
 8003772:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8003774:	f7fe ff33 	bl	80025de <cJSON_GetObjectItemCaseSensitive>
 8003778:	62b8      	str	r0, [r7, #40]	; 0x28
			 pid_q.Ki =  atoi(cJSON_GetStringValue(iq_Ki));
 800377a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800377c:	f7fd fdf8 	bl	8001370 <cJSON_GetStringValue>
 8003780:	4603      	mov	r3, r0
 8003782:	4618      	mov	r0, r3
 8003784:	f008 fea4 	bl	800c4d0 <atoi>
 8003788:	ee07 0a90 	vmov	s15, r0
 800378c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003790:	4b5d      	ldr	r3, [pc, #372]	; (8003908 <HAL_UART_RxCpltCallback+0x290>)
 8003792:	edc3 7a07 	vstr	s15, [r3, #28]

			 cJSON * iq_Kd = cJSON_GetObjectItemCaseSensitive(root, "iq_Kd");
 8003796:	495e      	ldr	r1, [pc, #376]	; (8003910 <HAL_UART_RxCpltCallback+0x298>)
 8003798:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800379a:	f7fe ff20 	bl	80025de <cJSON_GetObjectItemCaseSensitive>
 800379e:	6278      	str	r0, [r7, #36]	; 0x24
			 pid_q.Kd =  atoi(cJSON_GetStringValue(iq_Kd));
 80037a0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80037a2:	f7fd fde5 	bl	8001370 <cJSON_GetStringValue>
 80037a6:	4603      	mov	r3, r0
 80037a8:	4618      	mov	r0, r3
 80037aa:	f008 fe91 	bl	800c4d0 <atoi>
 80037ae:	ee07 0a90 	vmov	s15, r0
 80037b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80037b6:	4b54      	ldr	r3, [pc, #336]	; (8003908 <HAL_UART_RxCpltCallback+0x290>)
 80037b8:	edc3 7a08 	vstr	s15, [r3, #32]

			 cJSON * id_Kp = cJSON_GetObjectItemCaseSensitive(root, "id_Kp");
 80037bc:	4955      	ldr	r1, [pc, #340]	; (8003914 <HAL_UART_RxCpltCallback+0x29c>)
 80037be:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80037c0:	f7fe ff0d 	bl	80025de <cJSON_GetObjectItemCaseSensitive>
 80037c4:	6238      	str	r0, [r7, #32]
			 pid_d.Kp =  atoi(cJSON_GetStringValue(id_Kp));
 80037c6:	6a38      	ldr	r0, [r7, #32]
 80037c8:	f7fd fdd2 	bl	8001370 <cJSON_GetStringValue>
 80037cc:	4603      	mov	r3, r0
 80037ce:	4618      	mov	r0, r3
 80037d0:	f008 fe7e 	bl	800c4d0 <atoi>
 80037d4:	ee07 0a90 	vmov	s15, r0
 80037d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80037dc:	4b4e      	ldr	r3, [pc, #312]	; (8003918 <HAL_UART_RxCpltCallback+0x2a0>)
 80037de:	edc3 7a06 	vstr	s15, [r3, #24]

			 cJSON * id_Ki = cJSON_GetObjectItemCaseSensitive(root, "id_Ki");
 80037e2:	494e      	ldr	r1, [pc, #312]	; (800391c <HAL_UART_RxCpltCallback+0x2a4>)
 80037e4:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80037e6:	f7fe fefa 	bl	80025de <cJSON_GetObjectItemCaseSensitive>
 80037ea:	61f8      	str	r0, [r7, #28]
			 pid_d.Ki =  atoi(cJSON_GetStringValue(id_Ki));
 80037ec:	69f8      	ldr	r0, [r7, #28]
 80037ee:	f7fd fdbf 	bl	8001370 <cJSON_GetStringValue>
 80037f2:	4603      	mov	r3, r0
 80037f4:	4618      	mov	r0, r3
 80037f6:	f008 fe6b 	bl	800c4d0 <atoi>
 80037fa:	ee07 0a90 	vmov	s15, r0
 80037fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003802:	4b45      	ldr	r3, [pc, #276]	; (8003918 <HAL_UART_RxCpltCallback+0x2a0>)
 8003804:	edc3 7a07 	vstr	s15, [r3, #28]

			 cJSON * id_Kd = cJSON_GetObjectItemCaseSensitive(root, "id_Kd");
 8003808:	4945      	ldr	r1, [pc, #276]	; (8003920 <HAL_UART_RxCpltCallback+0x2a8>)
 800380a:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800380c:	f7fe fee7 	bl	80025de <cJSON_GetObjectItemCaseSensitive>
 8003810:	61b8      	str	r0, [r7, #24]
			 pid_d.Kd =  atoi(cJSON_GetStringValue(id_Kd));
 8003812:	69b8      	ldr	r0, [r7, #24]
 8003814:	f7fd fdac 	bl	8001370 <cJSON_GetStringValue>
 8003818:	4603      	mov	r3, r0
 800381a:	4618      	mov	r0, r3
 800381c:	f008 fe58 	bl	800c4d0 <atoi>
 8003820:	ee07 0a90 	vmov	s15, r0
 8003824:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003828:	4b3b      	ldr	r3, [pc, #236]	; (8003918 <HAL_UART_RxCpltCallback+0x2a0>)
 800382a:	edc3 7a08 	vstr	s15, [r3, #32]

			 cJSON * speed_Kp = cJSON_GetObjectItemCaseSensitive(root, "speed_Kp");
 800382e:	493d      	ldr	r1, [pc, #244]	; (8003924 <HAL_UART_RxCpltCallback+0x2ac>)
 8003830:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8003832:	f7fe fed4 	bl	80025de <cJSON_GetObjectItemCaseSensitive>
 8003836:	6178      	str	r0, [r7, #20]
			 pid_iq_speed.Kp =  atoi(cJSON_GetStringValue(speed_Kp));
 8003838:	6978      	ldr	r0, [r7, #20]
 800383a:	f7fd fd99 	bl	8001370 <cJSON_GetStringValue>
 800383e:	4603      	mov	r3, r0
 8003840:	4618      	mov	r0, r3
 8003842:	f008 fe45 	bl	800c4d0 <atoi>
 8003846:	ee07 0a90 	vmov	s15, r0
 800384a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800384e:	4b36      	ldr	r3, [pc, #216]	; (8003928 <HAL_UART_RxCpltCallback+0x2b0>)
 8003850:	edc3 7a06 	vstr	s15, [r3, #24]

			 cJSON * speed_Ki = cJSON_GetObjectItemCaseSensitive(root, "speed_Ki");
 8003854:	4935      	ldr	r1, [pc, #212]	; (800392c <HAL_UART_RxCpltCallback+0x2b4>)
 8003856:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8003858:	f7fe fec1 	bl	80025de <cJSON_GetObjectItemCaseSensitive>
 800385c:	6138      	str	r0, [r7, #16]
			 pid_iq_speed.Ki =  atoi(cJSON_GetStringValue(speed_Ki));
 800385e:	6938      	ldr	r0, [r7, #16]
 8003860:	f7fd fd86 	bl	8001370 <cJSON_GetStringValue>
 8003864:	4603      	mov	r3, r0
 8003866:	4618      	mov	r0, r3
 8003868:	f008 fe32 	bl	800c4d0 <atoi>
 800386c:	ee07 0a90 	vmov	s15, r0
 8003870:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003874:	4b2c      	ldr	r3, [pc, #176]	; (8003928 <HAL_UART_RxCpltCallback+0x2b0>)
 8003876:	edc3 7a07 	vstr	s15, [r3, #28]

			 cJSON * speed_Kd = cJSON_GetObjectItemCaseSensitive(root, "speed_Kd");
 800387a:	492d      	ldr	r1, [pc, #180]	; (8003930 <HAL_UART_RxCpltCallback+0x2b8>)
 800387c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800387e:	f7fe feae 	bl	80025de <cJSON_GetObjectItemCaseSensitive>
 8003882:	60f8      	str	r0, [r7, #12]
			 pid_iq_speed.Kd =  atoi(cJSON_GetStringValue(speed_Kd));
 8003884:	68f8      	ldr	r0, [r7, #12]
 8003886:	f7fd fd73 	bl	8001370 <cJSON_GetStringValue>
 800388a:	4603      	mov	r3, r0
 800388c:	4618      	mov	r0, r3
 800388e:	f008 fe1f 	bl	800c4d0 <atoi>
 8003892:	ee07 0a90 	vmov	s15, r0
 8003896:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800389a:	4b23      	ldr	r3, [pc, #140]	; (8003928 <HAL_UART_RxCpltCallback+0x2b0>)
 800389c:	edc3 7a08 	vstr	s15, [r3, #32]

			arm_pid_init_f32(&pid_d, 1);
 80038a0:	2101      	movs	r1, #1
 80038a2:	481d      	ldr	r0, [pc, #116]	; (8003918 <HAL_UART_RxCpltCallback+0x2a0>)
 80038a4:	f008 fbc8 	bl	800c038 <arm_pid_init_f32>
			arm_pid_init_f32(&pid_q, 1);
 80038a8:	2101      	movs	r1, #1
 80038aa:	4817      	ldr	r0, [pc, #92]	; (8003908 <HAL_UART_RxCpltCallback+0x290>)
 80038ac:	f008 fbc4 	bl	800c038 <arm_pid_init_f32>
			arm_pid_init_f32(&pid_iq_speed, 1);
 80038b0:	2101      	movs	r1, #1
 80038b2:	481d      	ldr	r0, [pc, #116]	; (8003928 <HAL_UART_RxCpltCallback+0x2b0>)
 80038b4:	f008 fbc0 	bl	800c038 <arm_pid_init_f32>
		 }


	     cJSON_Delete(root);
 80038b8:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80038ba:	f7fd fdf1 	bl	80014a0 <cJSON_Delete>


		HAL_UART_Receive_IT(&huart2, jstring ,256);
 80038be:	f44f 7280 	mov.w	r2, #256	; 0x100
 80038c2:	4906      	ldr	r1, [pc, #24]	; (80038dc <HAL_UART_RxCpltCallback+0x264>)
 80038c4:	481b      	ldr	r0, [pc, #108]	; (8003934 <HAL_UART_RxCpltCallback+0x2bc>)
 80038c6:	f006 fb35 	bl	8009f34 <HAL_UART_Receive_IT>

	}
}
 80038ca:	bf00      	nop
 80038cc:	3740      	adds	r7, #64	; 0x40
 80038ce:	46bd      	mov	sp, r7
 80038d0:	bd80      	pop	{r7, pc}
 80038d2:	bf00      	nop
 80038d4:	40004400 	.word	0x40004400
 80038d8:	20000214 	.word	0x20000214
 80038dc:	2000044c 	.word	0x2000044c
 80038e0:	08010cb0 	.word	0x08010cb0
 80038e4:	20000330 	.word	0x20000330
 80038e8:	08010cb4 	.word	0x08010cb4
 80038ec:	200003d0 	.word	0x200003d0
 80038f0:	08010cc0 	.word	0x08010cc0
 80038f4:	20000574 	.word	0x20000574
 80038f8:	08010cc8 	.word	0x08010cc8
 80038fc:	20000328 	.word	0x20000328
 8003900:	08010cd0 	.word	0x08010cd0
 8003904:	08010cd4 	.word	0x08010cd4
 8003908:	200003f4 	.word	0x200003f4
 800390c:	08010cdc 	.word	0x08010cdc
 8003910:	08010ce4 	.word	0x08010ce4
 8003914:	08010cec 	.word	0x08010cec
 8003918:	20000340 	.word	0x20000340
 800391c:	08010cf4 	.word	0x08010cf4
 8003920:	08010cfc 	.word	0x08010cfc
 8003924:	08010d04 	.word	0x08010d04
 8003928:	20000390 	.word	0x20000390
 800392c:	08010d10 	.word	0x08010d10
 8003930:	08010d1c 	.word	0x08010d1c
 8003934:	20000734 	.word	0x20000734

08003938 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800393c:	f000 fe17 	bl	800456e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003940:	f000 f820 	bl	8003984 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003944:	f7fe fe72 	bl	800262c <MX_GPIO_Init>
  MX_TIM1_Init();
 8003948:	f000 fa4e 	bl	8003de8 <MX_TIM1_Init>
  MX_TIM4_Init();
 800394c:	f000 fb2c 	bl	8003fa8 <MX_TIM4_Init>
  MX_USART2_UART_Init();
 8003950:	f000 fd4c 	bl	80043ec <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8003954:	f7fd fb50 	bl	8000ff8 <MX_ADC1_Init>
  MX_ADC2_Init();
 8003958:	f7fd fbea 	bl	8001130 <MX_ADC2_Init>
  MX_OPAMP1_Init();
 800395c:	f000 f880 	bl	8003a60 <MX_OPAMP1_Init>
  MX_OPAMP2_Init();
 8003960:	f000 f8ac 	bl	8003abc <MX_OPAMP2_Init>
  MX_OPAMP3_Init();
 8003964:	f000 f8d8 	bl	8003b18 <MX_OPAMP3_Init>
  MX_TIM8_Init();
 8003968:	f000 fb76 	bl	8004058 <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */


  //HAL_UART_Receive_IT(&huart2, &recive, 1);
  HAL_UART_Receive_IT(&huart2, jstring ,256);
 800396c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003970:	4902      	ldr	r1, [pc, #8]	; (800397c <main+0x44>)
 8003972:	4803      	ldr	r0, [pc, #12]	; (8003980 <main+0x48>)
 8003974:	f006 fade 	bl	8009f34 <HAL_UART_Receive_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8003978:	e7fe      	b.n	8003978 <main+0x40>
 800397a:	bf00      	nop
 800397c:	2000044c 	.word	0x2000044c
 8003980:	20000734 	.word	0x20000734

08003984 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b0a4      	sub	sp, #144	; 0x90
 8003988:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800398a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800398e:	2238      	movs	r2, #56	; 0x38
 8003990:	2100      	movs	r1, #0
 8003992:	4618      	mov	r0, r3
 8003994:	f008 fe09 	bl	800c5aa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003998:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800399c:	2200      	movs	r2, #0
 800399e:	601a      	str	r2, [r3, #0]
 80039a0:	605a      	str	r2, [r3, #4]
 80039a2:	609a      	str	r2, [r3, #8]
 80039a4:	60da      	str	r2, [r3, #12]
 80039a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80039a8:	463b      	mov	r3, r7
 80039aa:	2244      	movs	r2, #68	; 0x44
 80039ac:	2100      	movs	r1, #0
 80039ae:	4618      	mov	r0, r3
 80039b0:	f008 fdfb 	bl	800c5aa <memset>

  /** Configure the main internal regulator output voltage 
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80039b4:	2000      	movs	r0, #0
 80039b6:	f003 fb2d 	bl	8007014 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80039ba:	2301      	movs	r3, #1
 80039bc:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80039be:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80039c2:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80039c4:	2302      	movs	r3, #2
 80039c6:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80039c8:	2303      	movs	r3, #3
 80039ca:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 80039cc:	2302      	movs	r3, #2
 80039ce:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80039d0:	2355      	movs	r3, #85	; 0x55
 80039d2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80039d6:	2302      	movs	r3, #2
 80039d8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80039dc:	2302      	movs	r3, #2
 80039de:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80039e2:	2302      	movs	r3, #2
 80039e4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80039e8:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80039ec:	4618      	mov	r0, r3
 80039ee:	f003 fbb5 	bl	800715c <HAL_RCC_OscConfig>
 80039f2:	4603      	mov	r3, r0
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d001      	beq.n	80039fc <SystemClock_Config+0x78>
  {
    Error_Handler();
 80039f8:	f000 f82a 	bl	8003a50 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80039fc:	230f      	movs	r3, #15
 80039fe:	647b      	str	r3, [r7, #68]	; 0x44
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003a00:	2303      	movs	r3, #3
 8003a02:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003a04:	2300      	movs	r3, #0
 8003a06:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003a08:	2300      	movs	r3, #0
 8003a0a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	657b      	str	r3, [r7, #84]	; 0x54

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_8) != HAL_OK)
 8003a10:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8003a14:	2108      	movs	r1, #8
 8003a16:	4618      	mov	r0, r3
 8003a18:	f003 feb8 	bl	800778c <HAL_RCC_ClockConfig>
 8003a1c:	4603      	mov	r3, r0
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d001      	beq.n	8003a26 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8003a22:	f000 f815 	bl	8003a50 <Error_Handler>
  }
  /** Initializes the peripherals clocks 
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_ADC12;
 8003a26:	f248 0302 	movw	r3, #32770	; 0x8002
 8003a2a:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003a2c:	2300      	movs	r3, #0
 8003a2e:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8003a30:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8003a34:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003a36:	463b      	mov	r3, r7
 8003a38:	4618      	mov	r0, r3
 8003a3a:	f004 f8c3 	bl	8007bc4 <HAL_RCCEx_PeriphCLKConfig>
 8003a3e:	4603      	mov	r3, r0
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d001      	beq.n	8003a48 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8003a44:	f000 f804 	bl	8003a50 <Error_Handler>
  }
}
 8003a48:	bf00      	nop
 8003a4a:	3790      	adds	r7, #144	; 0x90
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	bd80      	pop	{r7, pc}

08003a50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003a50:	b480      	push	{r7}
 8003a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003a54:	bf00      	nop
 8003a56:	46bd      	mov	sp, r7
 8003a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5c:	4770      	bx	lr
	...

08003a60 <MX_OPAMP1_Init>:
OPAMP_HandleTypeDef hopamp2;
OPAMP_HandleTypeDef hopamp3;

/* OPAMP1 init function */
void MX_OPAMP1_Init(void)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	af00      	add	r7, sp, #0

  hopamp1.Instance = OPAMP1;
 8003a64:	4b13      	ldr	r3, [pc, #76]	; (8003ab4 <MX_OPAMP1_Init+0x54>)
 8003a66:	4a14      	ldr	r2, [pc, #80]	; (8003ab8 <MX_OPAMP1_Init+0x58>)
 8003a68:	601a      	str	r2, [r3, #0]
  hopamp1.Init.PowerMode = OPAMP_POWERMODE_NORMAL;
 8003a6a:	4b12      	ldr	r3, [pc, #72]	; (8003ab4 <MX_OPAMP1_Init+0x54>)
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	605a      	str	r2, [r3, #4]
  hopamp1.Init.Mode = OPAMP_PGA_MODE;
 8003a70:	4b10      	ldr	r3, [pc, #64]	; (8003ab4 <MX_OPAMP1_Init+0x54>)
 8003a72:	2240      	movs	r2, #64	; 0x40
 8003a74:	609a      	str	r2, [r3, #8]
  hopamp1.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8003a76:	4b0f      	ldr	r3, [pc, #60]	; (8003ab4 <MX_OPAMP1_Init+0x54>)
 8003a78:	2200      	movs	r2, #0
 8003a7a:	611a      	str	r2, [r3, #16]
  hopamp1.Init.InternalOutput = DISABLE;
 8003a7c:	4b0d      	ldr	r3, [pc, #52]	; (8003ab4 <MX_OPAMP1_Init+0x54>)
 8003a7e:	2200      	movs	r2, #0
 8003a80:	751a      	strb	r2, [r3, #20]
  hopamp1.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8003a82:	4b0c      	ldr	r3, [pc, #48]	; (8003ab4 <MX_OPAMP1_Init+0x54>)
 8003a84:	2200      	movs	r2, #0
 8003a86:	619a      	str	r2, [r3, #24]
  hopamp1.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0_BIAS;
 8003a88:	4b0a      	ldr	r3, [pc, #40]	; (8003ab4 <MX_OPAMP1_Init+0x54>)
 8003a8a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003a8e:	625a      	str	r2, [r3, #36]	; 0x24
  hopamp1.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 8003a90:	4b08      	ldr	r3, [pc, #32]	; (8003ab4 <MX_OPAMP1_Init+0x54>)
 8003a92:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8003a96:	629a      	str	r2, [r3, #40]	; 0x28
  hopamp1.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8003a98:	4b06      	ldr	r3, [pc, #24]	; (8003ab4 <MX_OPAMP1_Init+0x54>)
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_OPAMP_Init(&hopamp1) != HAL_OK)
 8003a9e:	4805      	ldr	r0, [pc, #20]	; (8003ab4 <MX_OPAMP1_Init+0x54>)
 8003aa0:	f002 fec2 	bl	8006828 <HAL_OPAMP_Init>
 8003aa4:	4603      	mov	r3, r0
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d001      	beq.n	8003aae <MX_OPAMP1_Init+0x4e>
  {
    Error_Handler();
 8003aaa:	f7ff ffd1 	bl	8003a50 <Error_Handler>
  }

}
 8003aae:	bf00      	nop
 8003ab0:	bd80      	pop	{r7, pc}
 8003ab2:	bf00      	nop
 8003ab4:	20000614 	.word	0x20000614
 8003ab8:	40010300 	.word	0x40010300

08003abc <MX_OPAMP2_Init>:
/* OPAMP2 init function */
void MX_OPAMP2_Init(void)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	af00      	add	r7, sp, #0

  hopamp2.Instance = OPAMP2;
 8003ac0:	4b13      	ldr	r3, [pc, #76]	; (8003b10 <MX_OPAMP2_Init+0x54>)
 8003ac2:	4a14      	ldr	r2, [pc, #80]	; (8003b14 <MX_OPAMP2_Init+0x58>)
 8003ac4:	601a      	str	r2, [r3, #0]
  hopamp2.Init.PowerMode = OPAMP_POWERMODE_NORMAL;
 8003ac6:	4b12      	ldr	r3, [pc, #72]	; (8003b10 <MX_OPAMP2_Init+0x54>)
 8003ac8:	2200      	movs	r2, #0
 8003aca:	605a      	str	r2, [r3, #4]
  hopamp2.Init.Mode = OPAMP_PGA_MODE;
 8003acc:	4b10      	ldr	r3, [pc, #64]	; (8003b10 <MX_OPAMP2_Init+0x54>)
 8003ace:	2240      	movs	r2, #64	; 0x40
 8003ad0:	609a      	str	r2, [r3, #8]
  hopamp2.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8003ad2:	4b0f      	ldr	r3, [pc, #60]	; (8003b10 <MX_OPAMP2_Init+0x54>)
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	611a      	str	r2, [r3, #16]
  hopamp2.Init.InternalOutput = DISABLE;
 8003ad8:	4b0d      	ldr	r3, [pc, #52]	; (8003b10 <MX_OPAMP2_Init+0x54>)
 8003ada:	2200      	movs	r2, #0
 8003adc:	751a      	strb	r2, [r3, #20]
  hopamp2.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8003ade:	4b0c      	ldr	r3, [pc, #48]	; (8003b10 <MX_OPAMP2_Init+0x54>)
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	619a      	str	r2, [r3, #24]
  hopamp2.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0_BIAS;
 8003ae4:	4b0a      	ldr	r3, [pc, #40]	; (8003b10 <MX_OPAMP2_Init+0x54>)
 8003ae6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003aea:	625a      	str	r2, [r3, #36]	; 0x24
  hopamp2.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 8003aec:	4b08      	ldr	r3, [pc, #32]	; (8003b10 <MX_OPAMP2_Init+0x54>)
 8003aee:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8003af2:	629a      	str	r2, [r3, #40]	; 0x28
  hopamp2.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8003af4:	4b06      	ldr	r3, [pc, #24]	; (8003b10 <MX_OPAMP2_Init+0x54>)
 8003af6:	2200      	movs	r2, #0
 8003af8:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_OPAMP_Init(&hopamp2) != HAL_OK)
 8003afa:	4805      	ldr	r0, [pc, #20]	; (8003b10 <MX_OPAMP2_Init+0x54>)
 8003afc:	f002 fe94 	bl	8006828 <HAL_OPAMP_Init>
 8003b00:	4603      	mov	r3, r0
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d001      	beq.n	8003b0a <MX_OPAMP2_Init+0x4e>
  {
    Error_Handler();
 8003b06:	f7ff ffa3 	bl	8003a50 <Error_Handler>
  }

}
 8003b0a:	bf00      	nop
 8003b0c:	bd80      	pop	{r7, pc}
 8003b0e:	bf00      	nop
 8003b10:	2000059c 	.word	0x2000059c
 8003b14:	40010304 	.word	0x40010304

08003b18 <MX_OPAMP3_Init>:
/* OPAMP3 init function */
void MX_OPAMP3_Init(void)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	af00      	add	r7, sp, #0

  hopamp3.Instance = OPAMP3;
 8003b1c:	4b13      	ldr	r3, [pc, #76]	; (8003b6c <MX_OPAMP3_Init+0x54>)
 8003b1e:	4a14      	ldr	r2, [pc, #80]	; (8003b70 <MX_OPAMP3_Init+0x58>)
 8003b20:	601a      	str	r2, [r3, #0]
  hopamp3.Init.PowerMode = OPAMP_POWERMODE_NORMAL;
 8003b22:	4b12      	ldr	r3, [pc, #72]	; (8003b6c <MX_OPAMP3_Init+0x54>)
 8003b24:	2200      	movs	r2, #0
 8003b26:	605a      	str	r2, [r3, #4]
  hopamp3.Init.Mode = OPAMP_PGA_MODE;
 8003b28:	4b10      	ldr	r3, [pc, #64]	; (8003b6c <MX_OPAMP3_Init+0x54>)
 8003b2a:	2240      	movs	r2, #64	; 0x40
 8003b2c:	609a      	str	r2, [r3, #8]
  hopamp3.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8003b2e:	4b0f      	ldr	r3, [pc, #60]	; (8003b6c <MX_OPAMP3_Init+0x54>)
 8003b30:	2200      	movs	r2, #0
 8003b32:	611a      	str	r2, [r3, #16]
  hopamp3.Init.InternalOutput = DISABLE;
 8003b34:	4b0d      	ldr	r3, [pc, #52]	; (8003b6c <MX_OPAMP3_Init+0x54>)
 8003b36:	2200      	movs	r2, #0
 8003b38:	751a      	strb	r2, [r3, #20]
  hopamp3.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8003b3a:	4b0c      	ldr	r3, [pc, #48]	; (8003b6c <MX_OPAMP3_Init+0x54>)
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	619a      	str	r2, [r3, #24]
  hopamp3.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0_BIAS;
 8003b40:	4b0a      	ldr	r3, [pc, #40]	; (8003b6c <MX_OPAMP3_Init+0x54>)
 8003b42:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003b46:	625a      	str	r2, [r3, #36]	; 0x24
  hopamp3.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 8003b48:	4b08      	ldr	r3, [pc, #32]	; (8003b6c <MX_OPAMP3_Init+0x54>)
 8003b4a:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8003b4e:	629a      	str	r2, [r3, #40]	; 0x28
  hopamp3.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8003b50:	4b06      	ldr	r3, [pc, #24]	; (8003b6c <MX_OPAMP3_Init+0x54>)
 8003b52:	2200      	movs	r2, #0
 8003b54:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_OPAMP_Init(&hopamp3) != HAL_OK)
 8003b56:	4805      	ldr	r0, [pc, #20]	; (8003b6c <MX_OPAMP3_Init+0x54>)
 8003b58:	f002 fe66 	bl	8006828 <HAL_OPAMP_Init>
 8003b5c:	4603      	mov	r3, r0
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d001      	beq.n	8003b66 <MX_OPAMP3_Init+0x4e>
  {
    Error_Handler();
 8003b62:	f7ff ff75 	bl	8003a50 <Error_Handler>
  }

}
 8003b66:	bf00      	nop
 8003b68:	bd80      	pop	{r7, pc}
 8003b6a:	bf00      	nop
 8003b6c:	200005d8 	.word	0x200005d8
 8003b70:	40010308 	.word	0x40010308

08003b74 <HAL_OPAMP_MspInit>:

void HAL_OPAMP_MspInit(OPAMP_HandleTypeDef* opampHandle)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b08a      	sub	sp, #40	; 0x28
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b7c:	f107 0314 	add.w	r3, r7, #20
 8003b80:	2200      	movs	r2, #0
 8003b82:	601a      	str	r2, [r3, #0]
 8003b84:	605a      	str	r2, [r3, #4]
 8003b86:	609a      	str	r2, [r3, #8]
 8003b88:	60da      	str	r2, [r3, #12]
 8003b8a:	611a      	str	r2, [r3, #16]
  if(opampHandle->Instance==OPAMP1)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	4a2e      	ldr	r2, [pc, #184]	; (8003c4c <HAL_OPAMP_MspInit+0xd8>)
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d119      	bne.n	8003bca <HAL_OPAMP_MspInit+0x56>
  {
  /* USER CODE BEGIN OPAMP1_MspInit 0 */

  /* USER CODE END OPAMP1_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b96:	4b2e      	ldr	r3, [pc, #184]	; (8003c50 <HAL_OPAMP_MspInit+0xdc>)
 8003b98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b9a:	4a2d      	ldr	r2, [pc, #180]	; (8003c50 <HAL_OPAMP_MspInit+0xdc>)
 8003b9c:	f043 0301 	orr.w	r3, r3, #1
 8003ba0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003ba2:	4b2b      	ldr	r3, [pc, #172]	; (8003c50 <HAL_OPAMP_MspInit+0xdc>)
 8003ba4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ba6:	f003 0301 	and.w	r3, r3, #1
 8003baa:	613b      	str	r3, [r7, #16]
 8003bac:	693b      	ldr	r3, [r7, #16]
    /**OPAMP1 GPIO Configuration    
    PA1     ------> OPAMP1_VINP
    PA2     ------> OPAMP1_VOUT
    PA3     ------> OPAMP1_VINM 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8003bae:	230e      	movs	r3, #14
 8003bb0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003bb2:	2303      	movs	r3, #3
 8003bb4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bb6:	2300      	movs	r3, #0
 8003bb8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bba:	f107 0314 	add.w	r3, r7, #20
 8003bbe:	4619      	mov	r1, r3
 8003bc0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003bc4:	f002 fc96 	bl	80064f4 <HAL_GPIO_Init>

  /* USER CODE BEGIN OPAMP3_MspInit 1 */

  /* USER CODE END OPAMP3_MspInit 1 */
  }
}
 8003bc8:	e03b      	b.n	8003c42 <HAL_OPAMP_MspInit+0xce>
  else if(opampHandle->Instance==OPAMP2)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	4a21      	ldr	r2, [pc, #132]	; (8003c54 <HAL_OPAMP_MspInit+0xe0>)
 8003bd0:	4293      	cmp	r3, r2
 8003bd2:	d119      	bne.n	8003c08 <HAL_OPAMP_MspInit+0x94>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bd4:	4b1e      	ldr	r3, [pc, #120]	; (8003c50 <HAL_OPAMP_MspInit+0xdc>)
 8003bd6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003bd8:	4a1d      	ldr	r2, [pc, #116]	; (8003c50 <HAL_OPAMP_MspInit+0xdc>)
 8003bda:	f043 0301 	orr.w	r3, r3, #1
 8003bde:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003be0:	4b1b      	ldr	r3, [pc, #108]	; (8003c50 <HAL_OPAMP_MspInit+0xdc>)
 8003be2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003be4:	f003 0301 	and.w	r3, r3, #1
 8003be8:	60fb      	str	r3, [r7, #12]
 8003bea:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8003bec:	23e0      	movs	r3, #224	; 0xe0
 8003bee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003bf0:	2303      	movs	r3, #3
 8003bf2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bf4:	2300      	movs	r3, #0
 8003bf6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bf8:	f107 0314 	add.w	r3, r7, #20
 8003bfc:	4619      	mov	r1, r3
 8003bfe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003c02:	f002 fc77 	bl	80064f4 <HAL_GPIO_Init>
}
 8003c06:	e01c      	b.n	8003c42 <HAL_OPAMP_MspInit+0xce>
  else if(opampHandle->Instance==OPAMP3)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	4a12      	ldr	r2, [pc, #72]	; (8003c58 <HAL_OPAMP_MspInit+0xe4>)
 8003c0e:	4293      	cmp	r3, r2
 8003c10:	d117      	bne.n	8003c42 <HAL_OPAMP_MspInit+0xce>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c12:	4b0f      	ldr	r3, [pc, #60]	; (8003c50 <HAL_OPAMP_MspInit+0xdc>)
 8003c14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c16:	4a0e      	ldr	r2, [pc, #56]	; (8003c50 <HAL_OPAMP_MspInit+0xdc>)
 8003c18:	f043 0302 	orr.w	r3, r3, #2
 8003c1c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003c1e:	4b0c      	ldr	r3, [pc, #48]	; (8003c50 <HAL_OPAMP_MspInit+0xdc>)
 8003c20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c22:	f003 0302 	and.w	r3, r3, #2
 8003c26:	60bb      	str	r3, [r7, #8]
 8003c28:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8003c2a:	2307      	movs	r3, #7
 8003c2c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003c2e:	2303      	movs	r3, #3
 8003c30:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c32:	2300      	movs	r3, #0
 8003c34:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c36:	f107 0314 	add.w	r3, r7, #20
 8003c3a:	4619      	mov	r1, r3
 8003c3c:	4807      	ldr	r0, [pc, #28]	; (8003c5c <HAL_OPAMP_MspInit+0xe8>)
 8003c3e:	f002 fc59 	bl	80064f4 <HAL_GPIO_Init>
}
 8003c42:	bf00      	nop
 8003c44:	3728      	adds	r7, #40	; 0x28
 8003c46:	46bd      	mov	sp, r7
 8003c48:	bd80      	pop	{r7, pc}
 8003c4a:	bf00      	nop
 8003c4c:	40010300 	.word	0x40010300
 8003c50:	40021000 	.word	0x40021000
 8003c54:	40010304 	.word	0x40010304
 8003c58:	40010308 	.word	0x40010308
 8003c5c:	48000400 	.word	0x48000400

08003c60 <LL_PWR_DisableUCPDDeadBattery>:
  *         control to the UCPD (which should therefore be initialized before doing the disable).
  * @rmtoll CR3          UCPD_DBDIS           LL_PWR_DisableUCPDDeadBattery
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableUCPDDeadBattery(void)
{
 8003c60:	b480      	push	{r7}
 8003c62:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003c64:	4b05      	ldr	r3, [pc, #20]	; (8003c7c <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 8003c66:	689b      	ldr	r3, [r3, #8]
 8003c68:	4a04      	ldr	r2, [pc, #16]	; (8003c7c <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 8003c6a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003c6e:	6093      	str	r3, [r2, #8]
}
 8003c70:	bf00      	nop
 8003c72:	46bd      	mov	sp, r7
 8003c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c78:	4770      	bx	lr
 8003c7a:	bf00      	nop
 8003c7c:	40007000 	.word	0x40007000

08003c80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	b082      	sub	sp, #8
 8003c84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c86:	4b0f      	ldr	r3, [pc, #60]	; (8003cc4 <HAL_MspInit+0x44>)
 8003c88:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c8a:	4a0e      	ldr	r2, [pc, #56]	; (8003cc4 <HAL_MspInit+0x44>)
 8003c8c:	f043 0301 	orr.w	r3, r3, #1
 8003c90:	6613      	str	r3, [r2, #96]	; 0x60
 8003c92:	4b0c      	ldr	r3, [pc, #48]	; (8003cc4 <HAL_MspInit+0x44>)
 8003c94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c96:	f003 0301 	and.w	r3, r3, #1
 8003c9a:	607b      	str	r3, [r7, #4]
 8003c9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003c9e:	4b09      	ldr	r3, [pc, #36]	; (8003cc4 <HAL_MspInit+0x44>)
 8003ca0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ca2:	4a08      	ldr	r2, [pc, #32]	; (8003cc4 <HAL_MspInit+0x44>)
 8003ca4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ca8:	6593      	str	r3, [r2, #88]	; 0x58
 8003caa:	4b06      	ldr	r3, [pc, #24]	; (8003cc4 <HAL_MspInit+0x44>)
 8003cac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003cb2:	603b      	str	r3, [r7, #0]
 8003cb4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral 
  */
  LL_PWR_DisableDeadBatteryPD();
 8003cb6:	f7ff ffd3 	bl	8003c60 <LL_PWR_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003cba:	bf00      	nop
 8003cbc:	3708      	adds	r7, #8
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	bd80      	pop	{r7, pc}
 8003cc2:	bf00      	nop
 8003cc4:	40021000 	.word	0x40021000

08003cc8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003cc8:	b480      	push	{r7}
 8003cca:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003ccc:	bf00      	nop
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd4:	4770      	bx	lr

08003cd6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003cd6:	b480      	push	{r7}
 8003cd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003cda:	e7fe      	b.n	8003cda <HardFault_Handler+0x4>

08003cdc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003cdc:	b480      	push	{r7}
 8003cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003ce0:	e7fe      	b.n	8003ce0 <MemManage_Handler+0x4>

08003ce2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003ce2:	b480      	push	{r7}
 8003ce4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003ce6:	e7fe      	b.n	8003ce6 <BusFault_Handler+0x4>

08003ce8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003ce8:	b480      	push	{r7}
 8003cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003cec:	e7fe      	b.n	8003cec <UsageFault_Handler+0x4>

08003cee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003cee:	b480      	push	{r7}
 8003cf0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003cf2:	bf00      	nop
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfa:	4770      	bx	lr

08003cfc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003cfc:	b480      	push	{r7}
 8003cfe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003d00:	bf00      	nop
 8003d02:	46bd      	mov	sp, r7
 8003d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d08:	4770      	bx	lr

08003d0a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003d0a:	b480      	push	{r7}
 8003d0c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003d0e:	bf00      	nop
 8003d10:	46bd      	mov	sp, r7
 8003d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d16:	4770      	bx	lr

08003d18 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003d1c:	f000 fc7a 	bl	8004614 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003d20:	bf00      	nop
 8003d22:	bd80      	pop	{r7, pc}

08003d24 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8003d28:	4803      	ldr	r0, [pc, #12]	; (8003d38 <ADC1_2_IRQHandler+0x14>)
 8003d2a:	f000 ff53 	bl	8004bd4 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8003d2e:	4803      	ldr	r0, [pc, #12]	; (8003d3c <ADC1_2_IRQHandler+0x18>)
 8003d30:	f000 ff50 	bl	8004bd4 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8003d34:	bf00      	nop
 8003d36:	bd80      	pop	{r7, pc}
 8003d38:	20000290 	.word	0x20000290
 8003d3c:	20000224 	.word	0x20000224

08003d40 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003d44:	4802      	ldr	r0, [pc, #8]	; (8003d50 <USART2_IRQHandler+0x10>)
 8003d46:	f006 f9cd 	bl	800a0e4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003d4a:	bf00      	nop
 8003d4c:	bd80      	pop	{r7, pc}
 8003d4e:	bf00      	nop
 8003d50:	20000734 	.word	0x20000734

08003d54 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8003d58:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003d5c:	f002 fd4c 	bl	80067f8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003d60:	bf00      	nop
 8003d62:	bd80      	pop	{r7, pc}

08003d64 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8003d64:	b580      	push	{r7, lr}
 8003d66:	b084      	sub	sp, #16
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8003d6c:	4b11      	ldr	r3, [pc, #68]	; (8003db4 <_sbrk+0x50>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d102      	bne.n	8003d7a <_sbrk+0x16>
		heap_end = &end;
 8003d74:	4b0f      	ldr	r3, [pc, #60]	; (8003db4 <_sbrk+0x50>)
 8003d76:	4a10      	ldr	r2, [pc, #64]	; (8003db8 <_sbrk+0x54>)
 8003d78:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8003d7a:	4b0e      	ldr	r3, [pc, #56]	; (8003db4 <_sbrk+0x50>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8003d80:	4b0c      	ldr	r3, [pc, #48]	; (8003db4 <_sbrk+0x50>)
 8003d82:	681a      	ldr	r2, [r3, #0]
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	4413      	add	r3, r2
 8003d88:	466a      	mov	r2, sp
 8003d8a:	4293      	cmp	r3, r2
 8003d8c:	d907      	bls.n	8003d9e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8003d8e:	f008 fba3 	bl	800c4d8 <__errno>
 8003d92:	4602      	mov	r2, r0
 8003d94:	230c      	movs	r3, #12
 8003d96:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8003d98:	f04f 33ff 	mov.w	r3, #4294967295
 8003d9c:	e006      	b.n	8003dac <_sbrk+0x48>
	}

	heap_end += incr;
 8003d9e:	4b05      	ldr	r3, [pc, #20]	; (8003db4 <_sbrk+0x50>)
 8003da0:	681a      	ldr	r2, [r3, #0]
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	4413      	add	r3, r2
 8003da6:	4a03      	ldr	r2, [pc, #12]	; (8003db4 <_sbrk+0x50>)
 8003da8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8003daa:	68fb      	ldr	r3, [r7, #12]
}
 8003dac:	4618      	mov	r0, r3
 8003dae:	3710      	adds	r7, #16
 8003db0:	46bd      	mov	sp, r7
 8003db2:	bd80      	pop	{r7, pc}
 8003db4:	20000218 	.word	0x20000218
 8003db8:	200007c8 	.word	0x200007c8

08003dbc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8003dbc:	b480      	push	{r7}
 8003dbe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003dc0:	4b08      	ldr	r3, [pc, #32]	; (8003de4 <SystemInit+0x28>)
 8003dc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003dc6:	4a07      	ldr	r2, [pc, #28]	; (8003de4 <SystemInit+0x28>)
 8003dc8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003dcc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003dd0:	4b04      	ldr	r3, [pc, #16]	; (8003de4 <SystemInit+0x28>)
 8003dd2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003dd6:	609a      	str	r2, [r3, #8]
#endif
}
 8003dd8:	bf00      	nop
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de0:	4770      	bx	lr
 8003de2:	bf00      	nop
 8003de4:	e000ed00 	.word	0xe000ed00

08003de8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim8;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b09c      	sub	sp, #112	; 0x70
 8003dec:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003dee:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8003df2:	2200      	movs	r2, #0
 8003df4:	601a      	str	r2, [r3, #0]
 8003df6:	605a      	str	r2, [r3, #4]
 8003df8:	609a      	str	r2, [r3, #8]
 8003dfa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003dfc:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003e00:	2200      	movs	r2, #0
 8003e02:	601a      	str	r2, [r3, #0]
 8003e04:	605a      	str	r2, [r3, #4]
 8003e06:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003e08:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	601a      	str	r2, [r3, #0]
 8003e10:	605a      	str	r2, [r3, #4]
 8003e12:	609a      	str	r2, [r3, #8]
 8003e14:	60da      	str	r2, [r3, #12]
 8003e16:	611a      	str	r2, [r3, #16]
 8003e18:	615a      	str	r2, [r3, #20]
 8003e1a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003e1c:	1d3b      	adds	r3, r7, #4
 8003e1e:	2234      	movs	r2, #52	; 0x34
 8003e20:	2100      	movs	r1, #0
 8003e22:	4618      	mov	r0, r3
 8003e24:	f008 fbc1 	bl	800c5aa <memset>

  htim1.Instance = TIM1;
 8003e28:	4b5d      	ldr	r3, [pc, #372]	; (8003fa0 <MX_TIM1_Init+0x1b8>)
 8003e2a:	4a5e      	ldr	r2, [pc, #376]	; (8003fa4 <MX_TIM1_Init+0x1bc>)
 8003e2c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8003e2e:	4b5c      	ldr	r3, [pc, #368]	; (8003fa0 <MX_TIM1_Init+0x1b8>)
 8003e30:	2200      	movs	r2, #0
 8003e32:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8003e34:	4b5a      	ldr	r3, [pc, #360]	; (8003fa0 <MX_TIM1_Init+0x1b8>)
 8003e36:	2220      	movs	r2, #32
 8003e38:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0;
 8003e3a:	4b59      	ldr	r3, [pc, #356]	; (8003fa0 <MX_TIM1_Init+0x1b8>)
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003e40:	4b57      	ldr	r3, [pc, #348]	; (8003fa0 <MX_TIM1_Init+0x1b8>)
 8003e42:	2200      	movs	r2, #0
 8003e44:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003e46:	4b56      	ldr	r3, [pc, #344]	; (8003fa0 <MX_TIM1_Init+0x1b8>)
 8003e48:	2200      	movs	r2, #0
 8003e4a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003e4c:	4b54      	ldr	r3, [pc, #336]	; (8003fa0 <MX_TIM1_Init+0x1b8>)
 8003e4e:	2200      	movs	r2, #0
 8003e50:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003e52:	4853      	ldr	r0, [pc, #332]	; (8003fa0 <MX_TIM1_Init+0x1b8>)
 8003e54:	f004 f8a6 	bl	8007fa4 <HAL_TIM_Base_Init>
 8003e58:	4603      	mov	r3, r0
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d001      	beq.n	8003e62 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8003e5e:	f7ff fdf7 	bl	8003a50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003e62:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003e66:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003e68:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8003e6c:	4619      	mov	r1, r3
 8003e6e:	484c      	ldr	r0, [pc, #304]	; (8003fa0 <MX_TIM1_Init+0x1b8>)
 8003e70:	f004 feb4 	bl	8008bdc <HAL_TIM_ConfigClockSource>
 8003e74:	4603      	mov	r3, r0
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d001      	beq.n	8003e7e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8003e7a:	f7ff fde9 	bl	8003a50 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003e7e:	4848      	ldr	r0, [pc, #288]	; (8003fa0 <MX_TIM1_Init+0x1b8>)
 8003e80:	f004 f8e7 	bl	8008052 <HAL_TIM_PWM_Init>
 8003e84:	4603      	mov	r3, r0
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d001      	beq.n	8003e8e <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8003e8a:	f7ff fde1 	bl	8003a50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 8003e8e:	2370      	movs	r3, #112	; 0x70
 8003e90:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003e92:	2300      	movs	r3, #0
 8003e94:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003e96:	2300      	movs	r3, #0
 8003e98:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003e9a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003e9e:	4619      	mov	r1, r3
 8003ea0:	483f      	ldr	r0, [pc, #252]	; (8003fa0 <MX_TIM1_Init+0x1b8>)
 8003ea2:	f005 feaf 	bl	8009c04 <HAL_TIMEx_MasterConfigSynchronization>
 8003ea6:	4603      	mov	r3, r0
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d001      	beq.n	8003eb0 <MX_TIM1_Init+0xc8>
  {
    Error_Handler();
 8003eac:	f7ff fdd0 	bl	8003a50 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003eb0:	2360      	movs	r3, #96	; 0x60
 8003eb2:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003eb8:	2300      	movs	r3, #0
 8003eba:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003ebc:	2300      	movs	r3, #0
 8003ebe:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003ec0:	2300      	movs	r3, #0
 8003ec2:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003ec8:	2300      	movs	r3, #0
 8003eca:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003ecc:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	4619      	mov	r1, r3
 8003ed4:	4832      	ldr	r0, [pc, #200]	; (8003fa0 <MX_TIM1_Init+0x1b8>)
 8003ed6:	f004 fd71 	bl	80089bc <HAL_TIM_PWM_ConfigChannel>
 8003eda:	4603      	mov	r3, r0
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d001      	beq.n	8003ee4 <MX_TIM1_Init+0xfc>
  {
    Error_Handler();
 8003ee0:	f7ff fdb6 	bl	8003a50 <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 8003ee4:	2300      	movs	r3, #0
 8003ee6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003ee8:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003eec:	2204      	movs	r2, #4
 8003eee:	4619      	mov	r1, r3
 8003ef0:	482b      	ldr	r0, [pc, #172]	; (8003fa0 <MX_TIM1_Init+0x1b8>)
 8003ef2:	f004 fd63 	bl	80089bc <HAL_TIM_PWM_ConfigChannel>
 8003ef6:	4603      	mov	r3, r0
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d001      	beq.n	8003f00 <MX_TIM1_Init+0x118>
  {
    Error_Handler();
 8003efc:	f7ff fda8 	bl	8003a50 <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 8003f00:	2300      	movs	r3, #0
 8003f02:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003f04:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003f08:	2208      	movs	r2, #8
 8003f0a:	4619      	mov	r1, r3
 8003f0c:	4824      	ldr	r0, [pc, #144]	; (8003fa0 <MX_TIM1_Init+0x1b8>)
 8003f0e:	f004 fd55 	bl	80089bc <HAL_TIM_PWM_ConfigChannel>
 8003f12:	4603      	mov	r3, r0
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d001      	beq.n	8003f1c <MX_TIM1_Init+0x134>
  {
    Error_Handler();
 8003f18:	f7ff fd9a 	bl	8003a50 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8003f1c:	2370      	movs	r3, #112	; 0x70
 8003f1e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 8003f20:	2300      	movs	r3, #0
 8003f22:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003f24:	2300      	movs	r3, #0
 8003f26:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003f28:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003f2c:	220c      	movs	r2, #12
 8003f2e:	4619      	mov	r1, r3
 8003f30:	481b      	ldr	r0, [pc, #108]	; (8003fa0 <MX_TIM1_Init+0x1b8>)
 8003f32:	f004 fd43 	bl	80089bc <HAL_TIM_PWM_ConfigChannel>
 8003f36:	4603      	mov	r3, r0
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d001      	beq.n	8003f40 <MX_TIM1_Init+0x158>
  {
    Error_Handler();
 8003f3c:	f7ff fd88 	bl	8003a50 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 8003f40:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003f44:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 8003f46:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003f4a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = (DEAD_TIME_COUNTS) / 2;
 8003f50:	2344      	movs	r3, #68	; 0x44
 8003f52:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003f54:	2300      	movs	r3, #0
 8003f56:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003f58:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003f5c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8003f5e:	2300      	movs	r3, #0
 8003f60:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8003f62:	2300      	movs	r3, #0
 8003f64:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8003f66:	2300      	movs	r3, #0
 8003f68:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8003f6a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003f6e:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 3;
 8003f70:	2303      	movs	r3, #3
 8003f72:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8003f74:	2300      	movs	r3, #0
 8003f76:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003f78:	2300      	movs	r3, #0
 8003f7a:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003f7c:	1d3b      	adds	r3, r7, #4
 8003f7e:	4619      	mov	r1, r3
 8003f80:	4807      	ldr	r0, [pc, #28]	; (8003fa0 <MX_TIM1_Init+0x1b8>)
 8003f82:	f005 fec1 	bl	8009d08 <HAL_TIMEx_ConfigBreakDeadTime>
 8003f86:	4603      	mov	r3, r0
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d001      	beq.n	8003f90 <MX_TIM1_Init+0x1a8>
  {
    Error_Handler();
 8003f8c:	f7ff fd60 	bl	8003a50 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim1);
 8003f90:	4803      	ldr	r0, [pc, #12]	; (8003fa0 <MX_TIM1_Init+0x1b8>)
 8003f92:	f000 f9a3 	bl	80042dc <HAL_TIM_MspPostInit>

}
 8003f96:	bf00      	nop
 8003f98:	3770      	adds	r7, #112	; 0x70
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	bd80      	pop	{r7, pc}
 8003f9e:	bf00      	nop
 8003fa0:	200006e8 	.word	0x200006e8
 8003fa4:	40012c00 	.word	0x40012c00

08003fa8 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	b08c      	sub	sp, #48	; 0x30
 8003fac:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 8003fae:	f107 030c 	add.w	r3, r7, #12
 8003fb2:	2224      	movs	r2, #36	; 0x24
 8003fb4:	2100      	movs	r1, #0
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	f008 faf7 	bl	800c5aa <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003fbc:	463b      	mov	r3, r7
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	601a      	str	r2, [r3, #0]
 8003fc2:	605a      	str	r2, [r3, #4]
 8003fc4:	609a      	str	r2, [r3, #8]

  htim4.Instance = TIM4;
 8003fc6:	4b21      	ldr	r3, [pc, #132]	; (800404c <MX_TIM4_Init+0xa4>)
 8003fc8:	4a21      	ldr	r2, [pc, #132]	; (8004050 <MX_TIM4_Init+0xa8>)
 8003fca:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8003fcc:	4b1f      	ldr	r3, [pc, #124]	; (800404c <MX_TIM4_Init+0xa4>)
 8003fce:	2200      	movs	r2, #0
 8003fd0:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003fd2:	4b1e      	ldr	r3, [pc, #120]	; (800404c <MX_TIM4_Init+0xa4>)
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 0;
 8003fd8:	4b1c      	ldr	r3, [pc, #112]	; (800404c <MX_TIM4_Init+0xa4>)
 8003fda:	2200      	movs	r2, #0
 8003fdc:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003fde:	4b1b      	ldr	r3, [pc, #108]	; (800404c <MX_TIM4_Init+0xa4>)
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003fe4:	4b19      	ldr	r3, [pc, #100]	; (800404c <MX_TIM4_Init+0xa4>)
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_X1_TI1;
 8003fea:	4b1a      	ldr	r3, [pc, #104]	; (8004054 <MX_TIM4_Init+0xac>)
 8003fec:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003fee:	2300      	movs	r3, #0
 8003ff0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003ff2:	2301      	movs	r3, #1
 8003ff4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003ffe:	2300      	movs	r3, #0
 8004000:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8004002:	2301      	movs	r3, #1
 8004004:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8004006:	2300      	movs	r3, #0
 8004008:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800400a:	2300      	movs	r3, #0
 800400c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800400e:	f107 030c 	add.w	r3, r7, #12
 8004012:	4619      	mov	r1, r3
 8004014:	480d      	ldr	r0, [pc, #52]	; (800404c <MX_TIM4_Init+0xa4>)
 8004016:	f004 fb09 	bl	800862c <HAL_TIM_Encoder_Init>
 800401a:	4603      	mov	r3, r0
 800401c:	2b00      	cmp	r3, #0
 800401e:	d001      	beq.n	8004024 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8004020:	f7ff fd16 	bl	8003a50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_ENCODER_CLK;
 8004024:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004028:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800402a:	2300      	movs	r3, #0
 800402c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800402e:	463b      	mov	r3, r7
 8004030:	4619      	mov	r1, r3
 8004032:	4806      	ldr	r0, [pc, #24]	; (800404c <MX_TIM4_Init+0xa4>)
 8004034:	f005 fde6 	bl	8009c04 <HAL_TIMEx_MasterConfigSynchronization>
 8004038:	4603      	mov	r3, r0
 800403a:	2b00      	cmp	r3, #0
 800403c:	d001      	beq.n	8004042 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 800403e:	f7ff fd07 	bl	8003a50 <Error_Handler>
  }

}
 8004042:	bf00      	nop
 8004044:	3730      	adds	r7, #48	; 0x30
 8004046:	46bd      	mov	sp, r7
 8004048:	bd80      	pop	{r7, pc}
 800404a:	bf00      	nop
 800404c:	2000069c 	.word	0x2000069c
 8004050:	40000800 	.word	0x40000800
 8004054:	00010006 	.word	0x00010006

08004058 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	b09e      	sub	sp, #120	; 0x78
 800405c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800405e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8004062:	2200      	movs	r2, #0
 8004064:	601a      	str	r2, [r3, #0]
 8004066:	605a      	str	r2, [r3, #4]
 8004068:	609a      	str	r2, [r3, #8]
 800406a:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800406c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8004070:	2200      	movs	r2, #0
 8004072:	601a      	str	r2, [r3, #0]
 8004074:	605a      	str	r2, [r3, #4]
 8004076:	609a      	str	r2, [r3, #8]
 8004078:	60da      	str	r2, [r3, #12]
 800407a:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800407c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8004080:	2200      	movs	r2, #0
 8004082:	601a      	str	r2, [r3, #0]
 8004084:	605a      	str	r2, [r3, #4]
 8004086:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8004088:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800408c:	2200      	movs	r2, #0
 800408e:	601a      	str	r2, [r3, #0]
 8004090:	605a      	str	r2, [r3, #4]
 8004092:	609a      	str	r2, [r3, #8]
 8004094:	60da      	str	r2, [r3, #12]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004096:	1d3b      	adds	r3, r7, #4
 8004098:	2234      	movs	r2, #52	; 0x34
 800409a:	2100      	movs	r1, #0
 800409c:	4618      	mov	r0, r3
 800409e:	f008 fa84 	bl	800c5aa <memset>

  htim8.Instance = TIM8;
 80040a2:	4b3e      	ldr	r3, [pc, #248]	; (800419c <MX_TIM8_Init+0x144>)
 80040a4:	4a3e      	ldr	r2, [pc, #248]	; (80041a0 <MX_TIM8_Init+0x148>)
 80040a6:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80040a8:	4b3c      	ldr	r3, [pc, #240]	; (800419c <MX_TIM8_Init+0x144>)
 80040aa:	2200      	movs	r2, #0
 80040ac:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80040ae:	4b3b      	ldr	r3, [pc, #236]	; (800419c <MX_TIM8_Init+0x144>)
 80040b0:	2200      	movs	r2, #0
 80040b2:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 0;
 80040b4:	4b39      	ldr	r3, [pc, #228]	; (800419c <MX_TIM8_Init+0x144>)
 80040b6:	2200      	movs	r2, #0
 80040b8:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80040ba:	4b38      	ldr	r3, [pc, #224]	; (800419c <MX_TIM8_Init+0x144>)
 80040bc:	2200      	movs	r2, #0
 80040be:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80040c0:	4b36      	ldr	r3, [pc, #216]	; (800419c <MX_TIM8_Init+0x144>)
 80040c2:	2200      	movs	r2, #0
 80040c4:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80040c6:	4b35      	ldr	r3, [pc, #212]	; (800419c <MX_TIM8_Init+0x144>)
 80040c8:	2200      	movs	r2, #0
 80040ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80040cc:	4833      	ldr	r0, [pc, #204]	; (800419c <MX_TIM8_Init+0x144>)
 80040ce:	f003 ff69 	bl	8007fa4 <HAL_TIM_Base_Init>
 80040d2:	4603      	mov	r3, r0
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d001      	beq.n	80040dc <MX_TIM8_Init+0x84>
  {
    Error_Handler();
 80040d8:	f7ff fcba 	bl	8003a50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80040dc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80040e0:	66bb      	str	r3, [r7, #104]	; 0x68
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80040e2:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80040e6:	4619      	mov	r1, r3
 80040e8:	482c      	ldr	r0, [pc, #176]	; (800419c <MX_TIM8_Init+0x144>)
 80040ea:	f004 fd77 	bl	8008bdc <HAL_TIM_ConfigClockSource>
 80040ee:	4603      	mov	r3, r0
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d001      	beq.n	80040f8 <MX_TIM8_Init+0xa0>
  {
    Error_Handler();
 80040f4:	f7ff fcac 	bl	8003a50 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim8) != HAL_OK)
 80040f8:	4828      	ldr	r0, [pc, #160]	; (800419c <MX_TIM8_Init+0x144>)
 80040fa:	f004 f973 	bl	80083e4 <HAL_TIM_IC_Init>
 80040fe:	4603      	mov	r3, r0
 8004100:	2b00      	cmp	r3, #0
 8004102:	d001      	beq.n	8004108 <MX_TIM8_Init+0xb0>
  {
    Error_Handler();
 8004104:	f7ff fca4 	bl	8003a50 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8004108:	2304      	movs	r3, #4
 800410a:	657b      	str	r3, [r7, #84]	; 0x54
  sSlaveConfig.InputTrigger = TIM_TS_TI2FP2;
 800410c:	2360      	movs	r3, #96	; 0x60
 800410e:	65bb      	str	r3, [r7, #88]	; 0x58
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8004110:	2300      	movs	r3, #0
 8004112:	65fb      	str	r3, [r7, #92]	; 0x5c
  sSlaveConfig.TriggerFilter = 0;
 8004114:	2300      	movs	r3, #0
 8004116:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_TIM_SlaveConfigSynchro(&htim8, &sSlaveConfig) != HAL_OK)
 8004118:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800411c:	4619      	mov	r1, r3
 800411e:	481f      	ldr	r0, [pc, #124]	; (800419c <MX_TIM8_Init+0x144>)
 8004120:	f004 fe3a 	bl	8008d98 <HAL_TIM_SlaveConfigSynchro>
 8004124:	4603      	mov	r3, r0
 8004126:	2b00      	cmp	r3, #0
 8004128:	d001      	beq.n	800412e <MX_TIM8_Init+0xd6>
  {
    Error_Handler();
 800412a:	f7ff fc91 	bl	8003a50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800412e:	2300      	movs	r3, #0
 8004130:	64bb      	str	r3, [r7, #72]	; 0x48
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8004132:	2300      	movs	r3, #0
 8004134:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004136:	2300      	movs	r3, #0
 8004138:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800413a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800413e:	4619      	mov	r1, r3
 8004140:	4816      	ldr	r0, [pc, #88]	; (800419c <MX_TIM8_Init+0x144>)
 8004142:	f005 fd5f 	bl	8009c04 <HAL_TIMEx_MasterConfigSynchronization>
 8004146:	4603      	mov	r3, r0
 8004148:	2b00      	cmp	r3, #0
 800414a:	d001      	beq.n	8004150 <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 800414c:	f7ff fc80 	bl	8003a50 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8004150:	2300      	movs	r3, #0
 8004152:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8004154:	2301      	movs	r3, #1
 8004156:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8004158:	2300      	movs	r3, #0
 800415a:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigIC.ICFilter = 0;
 800415c:	2300      	movs	r3, #0
 800415e:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8004160:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8004164:	2204      	movs	r2, #4
 8004166:	4619      	mov	r1, r3
 8004168:	480c      	ldr	r0, [pc, #48]	; (800419c <MX_TIM8_Init+0x144>)
 800416a:	f004 fb92 	bl	8008892 <HAL_TIM_IC_ConfigChannel>
 800416e:	4603      	mov	r3, r0
 8004170:	2b00      	cmp	r3, #0
 8004172:	d001      	beq.n	8004178 <MX_TIM8_Init+0x120>
  {
    Error_Handler();
 8004174:	f7ff fc6c 	bl	8003a50 <Error_Handler>
  }
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8004178:	2300      	movs	r3, #0
 800417a:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800417c:	2300      	movs	r3, #0
 800417e:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8004180:	1d3b      	adds	r3, r7, #4
 8004182:	4619      	mov	r1, r3
 8004184:	4805      	ldr	r0, [pc, #20]	; (800419c <MX_TIM8_Init+0x144>)
 8004186:	f005 fdbf 	bl	8009d08 <HAL_TIMEx_ConfigBreakDeadTime>
 800418a:	4603      	mov	r3, r0
 800418c:	2b00      	cmp	r3, #0
 800418e:	d001      	beq.n	8004194 <MX_TIM8_Init+0x13c>
  {
    Error_Handler();
 8004190:	f7ff fc5e 	bl	8003a50 <Error_Handler>
  }

}
 8004194:	bf00      	nop
 8004196:	3778      	adds	r7, #120	; 0x78
 8004198:	46bd      	mov	sp, r7
 800419a:	bd80      	pop	{r7, pc}
 800419c:	20000650 	.word	0x20000650
 80041a0:	40013400 	.word	0x40013400

080041a4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80041a4:	b580      	push	{r7, lr}
 80041a6:	b08a      	sub	sp, #40	; 0x28
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80041ac:	f107 0314 	add.w	r3, r7, #20
 80041b0:	2200      	movs	r2, #0
 80041b2:	601a      	str	r2, [r3, #0]
 80041b4:	605a      	str	r2, [r3, #4]
 80041b6:	609a      	str	r2, [r3, #8]
 80041b8:	60da      	str	r2, [r3, #12]
 80041ba:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	4a20      	ldr	r2, [pc, #128]	; (8004244 <HAL_TIM_Base_MspInit+0xa0>)
 80041c2:	4293      	cmp	r3, r2
 80041c4:	d10c      	bne.n	80041e0 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80041c6:	4b20      	ldr	r3, [pc, #128]	; (8004248 <HAL_TIM_Base_MspInit+0xa4>)
 80041c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80041ca:	4a1f      	ldr	r2, [pc, #124]	; (8004248 <HAL_TIM_Base_MspInit+0xa4>)
 80041cc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80041d0:	6613      	str	r3, [r2, #96]	; 0x60
 80041d2:	4b1d      	ldr	r3, [pc, #116]	; (8004248 <HAL_TIM_Base_MspInit+0xa4>)
 80041d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80041d6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80041da:	613b      	str	r3, [r7, #16]
 80041dc:	693b      	ldr	r3, [r7, #16]

  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 80041de:	e02d      	b.n	800423c <HAL_TIM_Base_MspInit+0x98>
  else if(tim_baseHandle->Instance==TIM8)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	4a19      	ldr	r2, [pc, #100]	; (800424c <HAL_TIM_Base_MspInit+0xa8>)
 80041e6:	4293      	cmp	r3, r2
 80041e8:	d128      	bne.n	800423c <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80041ea:	4b17      	ldr	r3, [pc, #92]	; (8004248 <HAL_TIM_Base_MspInit+0xa4>)
 80041ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80041ee:	4a16      	ldr	r2, [pc, #88]	; (8004248 <HAL_TIM_Base_MspInit+0xa4>)
 80041f0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80041f4:	6613      	str	r3, [r2, #96]	; 0x60
 80041f6:	4b14      	ldr	r3, [pc, #80]	; (8004248 <HAL_TIM_Base_MspInit+0xa4>)
 80041f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80041fa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80041fe:	60fb      	str	r3, [r7, #12]
 8004200:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004202:	4b11      	ldr	r3, [pc, #68]	; (8004248 <HAL_TIM_Base_MspInit+0xa4>)
 8004204:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004206:	4a10      	ldr	r2, [pc, #64]	; (8004248 <HAL_TIM_Base_MspInit+0xa4>)
 8004208:	f043 0302 	orr.w	r3, r3, #2
 800420c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800420e:	4b0e      	ldr	r3, [pc, #56]	; (8004248 <HAL_TIM_Base_MspInit+0xa4>)
 8004210:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004212:	f003 0302 	and.w	r3, r3, #2
 8004216:	60bb      	str	r3, [r7, #8]
 8004218:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800421a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800421e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004220:	2302      	movs	r3, #2
 8004222:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004224:	2302      	movs	r3, #2
 8004226:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004228:	2302      	movs	r3, #2
 800422a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM8;
 800422c:	230a      	movs	r3, #10
 800422e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004230:	f107 0314 	add.w	r3, r7, #20
 8004234:	4619      	mov	r1, r3
 8004236:	4806      	ldr	r0, [pc, #24]	; (8004250 <HAL_TIM_Base_MspInit+0xac>)
 8004238:	f002 f95c 	bl	80064f4 <HAL_GPIO_Init>
}
 800423c:	bf00      	nop
 800423e:	3728      	adds	r7, #40	; 0x28
 8004240:	46bd      	mov	sp, r7
 8004242:	bd80      	pop	{r7, pc}
 8004244:	40012c00 	.word	0x40012c00
 8004248:	40021000 	.word	0x40021000
 800424c:	40013400 	.word	0x40013400
 8004250:	48000400 	.word	0x48000400

08004254 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8004254:	b580      	push	{r7, lr}
 8004256:	b08a      	sub	sp, #40	; 0x28
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800425c:	f107 0314 	add.w	r3, r7, #20
 8004260:	2200      	movs	r2, #0
 8004262:	601a      	str	r2, [r3, #0]
 8004264:	605a      	str	r2, [r3, #4]
 8004266:	609a      	str	r2, [r3, #8]
 8004268:	60da      	str	r2, [r3, #12]
 800426a:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM4)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	4a17      	ldr	r2, [pc, #92]	; (80042d0 <HAL_TIM_Encoder_MspInit+0x7c>)
 8004272:	4293      	cmp	r3, r2
 8004274:	d127      	bne.n	80042c6 <HAL_TIM_Encoder_MspInit+0x72>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004276:	4b17      	ldr	r3, [pc, #92]	; (80042d4 <HAL_TIM_Encoder_MspInit+0x80>)
 8004278:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800427a:	4a16      	ldr	r2, [pc, #88]	; (80042d4 <HAL_TIM_Encoder_MspInit+0x80>)
 800427c:	f043 0304 	orr.w	r3, r3, #4
 8004280:	6593      	str	r3, [r2, #88]	; 0x58
 8004282:	4b14      	ldr	r3, [pc, #80]	; (80042d4 <HAL_TIM_Encoder_MspInit+0x80>)
 8004284:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004286:	f003 0304 	and.w	r3, r3, #4
 800428a:	613b      	str	r3, [r7, #16]
 800428c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800428e:	4b11      	ldr	r3, [pc, #68]	; (80042d4 <HAL_TIM_Encoder_MspInit+0x80>)
 8004290:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004292:	4a10      	ldr	r2, [pc, #64]	; (80042d4 <HAL_TIM_Encoder_MspInit+0x80>)
 8004294:	f043 0302 	orr.w	r3, r3, #2
 8004298:	64d3      	str	r3, [r2, #76]	; 0x4c
 800429a:	4b0e      	ldr	r3, [pc, #56]	; (80042d4 <HAL_TIM_Encoder_MspInit+0x80>)
 800429c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800429e:	f003 0302 	and.w	r3, r3, #2
 80042a2:	60fb      	str	r3, [r7, #12]
 80042a4:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration    
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2 
    */
    GPIO_InitStruct.Pin = ENCODER_CH1_Pin|ENCODER_CH2_Pin;
 80042a6:	23c0      	movs	r3, #192	; 0xc0
 80042a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042aa:	2302      	movs	r3, #2
 80042ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80042ae:	2302      	movs	r3, #2
 80042b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80042b2:	2302      	movs	r3, #2
 80042b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80042b6:	2302      	movs	r3, #2
 80042b8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80042ba:	f107 0314 	add.w	r3, r7, #20
 80042be:	4619      	mov	r1, r3
 80042c0:	4805      	ldr	r0, [pc, #20]	; (80042d8 <HAL_TIM_Encoder_MspInit+0x84>)
 80042c2:	f002 f917 	bl	80064f4 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80042c6:	bf00      	nop
 80042c8:	3728      	adds	r7, #40	; 0x28
 80042ca:	46bd      	mov	sp, r7
 80042cc:	bd80      	pop	{r7, pc}
 80042ce:	bf00      	nop
 80042d0:	40000800 	.word	0x40000800
 80042d4:	40021000 	.word	0x40021000
 80042d8:	48000400 	.word	0x48000400

080042dc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b08a      	sub	sp, #40	; 0x28
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042e4:	f107 0314 	add.w	r3, r7, #20
 80042e8:	2200      	movs	r2, #0
 80042ea:	601a      	str	r2, [r3, #0]
 80042ec:	605a      	str	r2, [r3, #4]
 80042ee:	609a      	str	r2, [r3, #8]
 80042f0:	60da      	str	r2, [r3, #12]
 80042f2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	4a38      	ldr	r2, [pc, #224]	; (80043dc <HAL_TIM_MspPostInit+0x100>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d169      	bne.n	80043d2 <HAL_TIM_MspPostInit+0xf6>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80042fe:	4b38      	ldr	r3, [pc, #224]	; (80043e0 <HAL_TIM_MspPostInit+0x104>)
 8004300:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004302:	4a37      	ldr	r2, [pc, #220]	; (80043e0 <HAL_TIM_MspPostInit+0x104>)
 8004304:	f043 0304 	orr.w	r3, r3, #4
 8004308:	64d3      	str	r3, [r2, #76]	; 0x4c
 800430a:	4b35      	ldr	r3, [pc, #212]	; (80043e0 <HAL_TIM_MspPostInit+0x104>)
 800430c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800430e:	f003 0304 	and.w	r3, r3, #4
 8004312:	613b      	str	r3, [r7, #16]
 8004314:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004316:	4b32      	ldr	r3, [pc, #200]	; (80043e0 <HAL_TIM_MspPostInit+0x104>)
 8004318:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800431a:	4a31      	ldr	r2, [pc, #196]	; (80043e0 <HAL_TIM_MspPostInit+0x104>)
 800431c:	f043 0302 	orr.w	r3, r3, #2
 8004320:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004322:	4b2f      	ldr	r3, [pc, #188]	; (80043e0 <HAL_TIM_MspPostInit+0x104>)
 8004324:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004326:	f003 0302 	and.w	r3, r3, #2
 800432a:	60fb      	str	r3, [r7, #12]
 800432c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800432e:	4b2c      	ldr	r3, [pc, #176]	; (80043e0 <HAL_TIM_MspPostInit+0x104>)
 8004330:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004332:	4a2b      	ldr	r2, [pc, #172]	; (80043e0 <HAL_TIM_MspPostInit+0x104>)
 8004334:	f043 0301 	orr.w	r3, r3, #1
 8004338:	64d3      	str	r3, [r2, #76]	; 0x4c
 800433a:	4b29      	ldr	r3, [pc, #164]	; (80043e0 <HAL_TIM_MspPostInit+0x104>)
 800433c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800433e:	f003 0301 	and.w	r3, r3, #1
 8004342:	60bb      	str	r3, [r7, #8]
 8004344:	68bb      	ldr	r3, [r7, #8]
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    PA12     ------> TIM1_CH2N 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8004346:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800434a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800434c:	2302      	movs	r3, #2
 800434e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004350:	2302      	movs	r3, #2
 8004352:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004354:	2300      	movs	r3, #0
 8004356:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8004358:	2304      	movs	r3, #4
 800435a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800435c:	f107 0314 	add.w	r3, r7, #20
 8004360:	4619      	mov	r1, r3
 8004362:	4820      	ldr	r0, [pc, #128]	; (80043e4 <HAL_TIM_MspPostInit+0x108>)
 8004364:	f002 f8c6 	bl	80064f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8004368:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800436c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800436e:	2302      	movs	r3, #2
 8004370:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004372:	2302      	movs	r3, #2
 8004374:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004376:	2302      	movs	r3, #2
 8004378:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 800437a:	2304      	movs	r3, #4
 800437c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800437e:	f107 0314 	add.w	r3, r7, #20
 8004382:	4619      	mov	r1, r3
 8004384:	4818      	ldr	r0, [pc, #96]	; (80043e8 <HAL_TIM_MspPostInit+0x10c>)
 8004386:	f002 f8b5 	bl	80064f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_12;
 800438a:	f44f 53b8 	mov.w	r3, #5888	; 0x1700
 800438e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004390:	2302      	movs	r3, #2
 8004392:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004394:	2302      	movs	r3, #2
 8004396:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004398:	2302      	movs	r3, #2
 800439a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 800439c:	2306      	movs	r3, #6
 800439e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043a0:	f107 0314 	add.w	r3, r7, #20
 80043a4:	4619      	mov	r1, r3
 80043a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80043aa:	f002 f8a3 	bl	80064f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80043ae:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80043b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043b4:	2302      	movs	r3, #2
 80043b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043b8:	2300      	movs	r3, #0
 80043ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80043bc:	2300      	movs	r3, #0
 80043be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_TIM1;
 80043c0:	230b      	movs	r3, #11
 80043c2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043c4:	f107 0314 	add.w	r3, r7, #20
 80043c8:	4619      	mov	r1, r3
 80043ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80043ce:	f002 f891 	bl	80064f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80043d2:	bf00      	nop
 80043d4:	3728      	adds	r7, #40	; 0x28
 80043d6:	46bd      	mov	sp, r7
 80043d8:	bd80      	pop	{r7, pc}
 80043da:	bf00      	nop
 80043dc:	40012c00 	.word	0x40012c00
 80043e0:	40021000 	.word	0x40021000
 80043e4:	48000800 	.word	0x48000800
 80043e8:	48000400 	.word	0x48000400

080043ec <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 80043f0:	4b22      	ldr	r3, [pc, #136]	; (800447c <MX_USART2_UART_Init+0x90>)
 80043f2:	4a23      	ldr	r2, [pc, #140]	; (8004480 <MX_USART2_UART_Init+0x94>)
 80043f4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80043f6:	4b21      	ldr	r3, [pc, #132]	; (800447c <MX_USART2_UART_Init+0x90>)
 80043f8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80043fc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80043fe:	4b1f      	ldr	r3, [pc, #124]	; (800447c <MX_USART2_UART_Init+0x90>)
 8004400:	2200      	movs	r2, #0
 8004402:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004404:	4b1d      	ldr	r3, [pc, #116]	; (800447c <MX_USART2_UART_Init+0x90>)
 8004406:	2200      	movs	r2, #0
 8004408:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800440a:	4b1c      	ldr	r3, [pc, #112]	; (800447c <MX_USART2_UART_Init+0x90>)
 800440c:	2200      	movs	r2, #0
 800440e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004410:	4b1a      	ldr	r3, [pc, #104]	; (800447c <MX_USART2_UART_Init+0x90>)
 8004412:	220c      	movs	r2, #12
 8004414:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004416:	4b19      	ldr	r3, [pc, #100]	; (800447c <MX_USART2_UART_Init+0x90>)
 8004418:	2200      	movs	r2, #0
 800441a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800441c:	4b17      	ldr	r3, [pc, #92]	; (800447c <MX_USART2_UART_Init+0x90>)
 800441e:	2200      	movs	r2, #0
 8004420:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004422:	4b16      	ldr	r3, [pc, #88]	; (800447c <MX_USART2_UART_Init+0x90>)
 8004424:	2200      	movs	r2, #0
 8004426:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004428:	4b14      	ldr	r3, [pc, #80]	; (800447c <MX_USART2_UART_Init+0x90>)
 800442a:	2200      	movs	r2, #0
 800442c:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800442e:	4b13      	ldr	r3, [pc, #76]	; (800447c <MX_USART2_UART_Init+0x90>)
 8004430:	2200      	movs	r2, #0
 8004432:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004434:	4811      	ldr	r0, [pc, #68]	; (800447c <MX_USART2_UART_Init+0x90>)
 8004436:	f005 fd2c 	bl	8009e92 <HAL_UART_Init>
 800443a:	4603      	mov	r3, r0
 800443c:	2b00      	cmp	r3, #0
 800443e:	d001      	beq.n	8004444 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8004440:	f7ff fb06 	bl	8003a50 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004444:	2100      	movs	r1, #0
 8004446:	480d      	ldr	r0, [pc, #52]	; (800447c <MX_USART2_UART_Init+0x90>)
 8004448:	f007 fd11 	bl	800be6e <HAL_UARTEx_SetTxFifoThreshold>
 800444c:	4603      	mov	r3, r0
 800444e:	2b00      	cmp	r3, #0
 8004450:	d001      	beq.n	8004456 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8004452:	f7ff fafd 	bl	8003a50 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004456:	2100      	movs	r1, #0
 8004458:	4808      	ldr	r0, [pc, #32]	; (800447c <MX_USART2_UART_Init+0x90>)
 800445a:	f007 fd46 	bl	800beea <HAL_UARTEx_SetRxFifoThreshold>
 800445e:	4603      	mov	r3, r0
 8004460:	2b00      	cmp	r3, #0
 8004462:	d001      	beq.n	8004468 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8004464:	f7ff faf4 	bl	8003a50 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8004468:	4804      	ldr	r0, [pc, #16]	; (800447c <MX_USART2_UART_Init+0x90>)
 800446a:	f007 fcc7 	bl	800bdfc <HAL_UARTEx_DisableFifoMode>
 800446e:	4603      	mov	r3, r0
 8004470:	2b00      	cmp	r3, #0
 8004472:	d001      	beq.n	8004478 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8004474:	f7ff faec 	bl	8003a50 <Error_Handler>
  }

}
 8004478:	bf00      	nop
 800447a:	bd80      	pop	{r7, pc}
 800447c:	20000734 	.word	0x20000734
 8004480:	40004400 	.word	0x40004400

08004484 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004484:	b580      	push	{r7, lr}
 8004486:	b08a      	sub	sp, #40	; 0x28
 8004488:	af00      	add	r7, sp, #0
 800448a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800448c:	f107 0314 	add.w	r3, r7, #20
 8004490:	2200      	movs	r2, #0
 8004492:	601a      	str	r2, [r3, #0]
 8004494:	605a      	str	r2, [r3, #4]
 8004496:	609a      	str	r2, [r3, #8]
 8004498:	60da      	str	r2, [r3, #12]
 800449a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	4a1b      	ldr	r2, [pc, #108]	; (8004510 <HAL_UART_MspInit+0x8c>)
 80044a2:	4293      	cmp	r3, r2
 80044a4:	d12f      	bne.n	8004506 <HAL_UART_MspInit+0x82>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80044a6:	4b1b      	ldr	r3, [pc, #108]	; (8004514 <HAL_UART_MspInit+0x90>)
 80044a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044aa:	4a1a      	ldr	r2, [pc, #104]	; (8004514 <HAL_UART_MspInit+0x90>)
 80044ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80044b0:	6593      	str	r3, [r2, #88]	; 0x58
 80044b2:	4b18      	ldr	r3, [pc, #96]	; (8004514 <HAL_UART_MspInit+0x90>)
 80044b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044ba:	613b      	str	r3, [r7, #16]
 80044bc:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80044be:	4b15      	ldr	r3, [pc, #84]	; (8004514 <HAL_UART_MspInit+0x90>)
 80044c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044c2:	4a14      	ldr	r2, [pc, #80]	; (8004514 <HAL_UART_MspInit+0x90>)
 80044c4:	f043 0302 	orr.w	r3, r3, #2
 80044c8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80044ca:	4b12      	ldr	r3, [pc, #72]	; (8004514 <HAL_UART_MspInit+0x90>)
 80044cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044ce:	f003 0302 	and.w	r3, r3, #2
 80044d2:	60fb      	str	r3, [r7, #12]
 80044d4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PB3     ------> USART2_TX
    PB4     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 80044d6:	2318      	movs	r3, #24
 80044d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044da:	2302      	movs	r3, #2
 80044dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044de:	2300      	movs	r3, #0
 80044e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80044e2:	2302      	movs	r3, #2
 80044e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80044e6:	2307      	movs	r3, #7
 80044e8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80044ea:	f107 0314 	add.w	r3, r7, #20
 80044ee:	4619      	mov	r1, r3
 80044f0:	4809      	ldr	r0, [pc, #36]	; (8004518 <HAL_UART_MspInit+0x94>)
 80044f2:	f001 ffff 	bl	80064f4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 80044f6:	2200      	movs	r2, #0
 80044f8:	2101      	movs	r1, #1
 80044fa:	2026      	movs	r0, #38	; 0x26
 80044fc:	f001 ff5f 	bl	80063be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004500:	2026      	movs	r0, #38	; 0x26
 8004502:	f001 ff76 	bl	80063f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8004506:	bf00      	nop
 8004508:	3728      	adds	r7, #40	; 0x28
 800450a:	46bd      	mov	sp, r7
 800450c:	bd80      	pop	{r7, pc}
 800450e:	bf00      	nop
 8004510:	40004400 	.word	0x40004400
 8004514:	40021000 	.word	0x40021000
 8004518:	48000400 	.word	0x48000400

0800451c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800451c:	480d      	ldr	r0, [pc, #52]	; (8004554 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800451e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004520:	480d      	ldr	r0, [pc, #52]	; (8004558 <LoopForever+0x6>)
  ldr r1, =_edata
 8004522:	490e      	ldr	r1, [pc, #56]	; (800455c <LoopForever+0xa>)
  ldr r2, =_sidata
 8004524:	4a0e      	ldr	r2, [pc, #56]	; (8004560 <LoopForever+0xe>)
  movs r3, #0
 8004526:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8004528:	e002      	b.n	8004530 <LoopCopyDataInit>

0800452a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800452a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800452c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800452e:	3304      	adds	r3, #4

08004530 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004530:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004532:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004534:	d3f9      	bcc.n	800452a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004536:	4a0b      	ldr	r2, [pc, #44]	; (8004564 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004538:	4c0b      	ldr	r4, [pc, #44]	; (8004568 <LoopForever+0x16>)
  movs r3, #0
 800453a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800453c:	e001      	b.n	8004542 <LoopFillZerobss>

0800453e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800453e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004540:	3204      	adds	r2, #4

08004542 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004542:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004544:	d3fb      	bcc.n	800453e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004546:	f7ff fc39 	bl	8003dbc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800454a:	f007 ffcb 	bl	800c4e4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800454e:	f7ff f9f3 	bl	8003938 <main>

08004552 <LoopForever>:

LoopForever:
    b LoopForever
 8004552:	e7fe      	b.n	8004552 <LoopForever>
  ldr   r0, =_estack
 8004554:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8004558:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800455c:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8004560:	080118c8 	.word	0x080118c8
  ldr r2, =_sbss
 8004564:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8004568:	200007c8 	.word	0x200007c8

0800456c <COMP1_2_3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800456c:	e7fe      	b.n	800456c <COMP1_2_3_IRQHandler>

0800456e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800456e:	b580      	push	{r7, lr}
 8004570:	b082      	sub	sp, #8
 8004572:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004574:	2300      	movs	r3, #0
 8004576:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004578:	2003      	movs	r0, #3
 800457a:	f001 ff15 	bl	80063a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800457e:	2000      	movs	r0, #0
 8004580:	f000 f80e 	bl	80045a0 <HAL_InitTick>
 8004584:	4603      	mov	r3, r0
 8004586:	2b00      	cmp	r3, #0
 8004588:	d002      	beq.n	8004590 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800458a:	2301      	movs	r3, #1
 800458c:	71fb      	strb	r3, [r7, #7]
 800458e:	e001      	b.n	8004594 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004590:	f7ff fb76 	bl	8003c80 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004594:	79fb      	ldrb	r3, [r7, #7]

}
 8004596:	4618      	mov	r0, r3
 8004598:	3708      	adds	r7, #8
 800459a:	46bd      	mov	sp, r7
 800459c:	bd80      	pop	{r7, pc}
	...

080045a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b084      	sub	sp, #16
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80045a8:	2300      	movs	r3, #0
 80045aa:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80045ac:	4b16      	ldr	r3, [pc, #88]	; (8004608 <HAL_InitTick+0x68>)
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d022      	beq.n	80045fa <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80045b4:	4b15      	ldr	r3, [pc, #84]	; (800460c <HAL_InitTick+0x6c>)
 80045b6:	681a      	ldr	r2, [r3, #0]
 80045b8:	4b13      	ldr	r3, [pc, #76]	; (8004608 <HAL_InitTick+0x68>)
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80045c0:	fbb1 f3f3 	udiv	r3, r1, r3
 80045c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80045c8:	4618      	mov	r0, r3
 80045ca:	f001 ff20 	bl	800640e <HAL_SYSTICK_Config>
 80045ce:	4603      	mov	r3, r0
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d10f      	bne.n	80045f4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2b0f      	cmp	r3, #15
 80045d8:	d809      	bhi.n	80045ee <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80045da:	2200      	movs	r2, #0
 80045dc:	6879      	ldr	r1, [r7, #4]
 80045de:	f04f 30ff 	mov.w	r0, #4294967295
 80045e2:	f001 feec 	bl	80063be <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80045e6:	4a0a      	ldr	r2, [pc, #40]	; (8004610 <HAL_InitTick+0x70>)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6013      	str	r3, [r2, #0]
 80045ec:	e007      	b.n	80045fe <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80045ee:	2301      	movs	r3, #1
 80045f0:	73fb      	strb	r3, [r7, #15]
 80045f2:	e004      	b.n	80045fe <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80045f4:	2301      	movs	r3, #1
 80045f6:	73fb      	strb	r3, [r7, #15]
 80045f8:	e001      	b.n	80045fe <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80045fa:	2301      	movs	r3, #1
 80045fc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80045fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8004600:	4618      	mov	r0, r3
 8004602:	3710      	adds	r7, #16
 8004604:	46bd      	mov	sp, r7
 8004606:	bd80      	pop	{r7, pc}
 8004608:	20000014 	.word	0x20000014
 800460c:	2000000c 	.word	0x2000000c
 8004610:	20000010 	.word	0x20000010

08004614 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004614:	b480      	push	{r7}
 8004616:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004618:	4b05      	ldr	r3, [pc, #20]	; (8004630 <HAL_IncTick+0x1c>)
 800461a:	681a      	ldr	r2, [r3, #0]
 800461c:	4b05      	ldr	r3, [pc, #20]	; (8004634 <HAL_IncTick+0x20>)
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	4413      	add	r3, r2
 8004622:	4a03      	ldr	r2, [pc, #12]	; (8004630 <HAL_IncTick+0x1c>)
 8004624:	6013      	str	r3, [r2, #0]
}
 8004626:	bf00      	nop
 8004628:	46bd      	mov	sp, r7
 800462a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462e:	4770      	bx	lr
 8004630:	200007c0 	.word	0x200007c0
 8004634:	20000014 	.word	0x20000014

08004638 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004638:	b480      	push	{r7}
 800463a:	af00      	add	r7, sp, #0
  return uwTick;
 800463c:	4b03      	ldr	r3, [pc, #12]	; (800464c <HAL_GetTick+0x14>)
 800463e:	681b      	ldr	r3, [r3, #0]
}
 8004640:	4618      	mov	r0, r3
 8004642:	46bd      	mov	sp, r7
 8004644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004648:	4770      	bx	lr
 800464a:	bf00      	nop
 800464c:	200007c0 	.word	0x200007c0

08004650 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004650:	b580      	push	{r7, lr}
 8004652:	b084      	sub	sp, #16
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004658:	f7ff ffee 	bl	8004638 <HAL_GetTick>
 800465c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004668:	d004      	beq.n	8004674 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800466a:	4b09      	ldr	r3, [pc, #36]	; (8004690 <HAL_Delay+0x40>)
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	68fa      	ldr	r2, [r7, #12]
 8004670:	4413      	add	r3, r2
 8004672:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004674:	bf00      	nop
 8004676:	f7ff ffdf 	bl	8004638 <HAL_GetTick>
 800467a:	4602      	mov	r2, r0
 800467c:	68bb      	ldr	r3, [r7, #8]
 800467e:	1ad3      	subs	r3, r2, r3
 8004680:	68fa      	ldr	r2, [r7, #12]
 8004682:	429a      	cmp	r2, r3
 8004684:	d8f7      	bhi.n	8004676 <HAL_Delay+0x26>
  {
  }
}
 8004686:	bf00      	nop
 8004688:	3710      	adds	r7, #16
 800468a:	46bd      	mov	sp, r7
 800468c:	bd80      	pop	{r7, pc}
 800468e:	bf00      	nop
 8004690:	20000014 	.word	0x20000014

08004694 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8004694:	b480      	push	{r7}
 8004696:	b083      	sub	sp, #12
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
 800469c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	689b      	ldr	r3, [r3, #8]
 80046a2:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80046a6:	683b      	ldr	r3, [r7, #0]
 80046a8:	431a      	orrs	r2, r3
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	609a      	str	r2, [r3, #8]
}
 80046ae:	bf00      	nop
 80046b0:	370c      	adds	r7, #12
 80046b2:	46bd      	mov	sp, r7
 80046b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b8:	4770      	bx	lr

080046ba <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80046ba:	b480      	push	{r7}
 80046bc:	b083      	sub	sp, #12
 80046be:	af00      	add	r7, sp, #0
 80046c0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	68db      	ldr	r3, [r3, #12]
 80046c6:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d101      	bne.n	80046d2 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80046ce:	2301      	movs	r3, #1
 80046d0:	e000      	b.n	80046d4 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80046d2:	2300      	movs	r3, #0
}
 80046d4:	4618      	mov	r0, r3
 80046d6:	370c      	adds	r7, #12
 80046d8:	46bd      	mov	sp, r7
 80046da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046de:	4770      	bx	lr

080046e0 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80046e0:	b480      	push	{r7}
 80046e2:	b083      	sub	sp, #12
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80046ec:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d101      	bne.n	80046f8 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 80046f4:	2301      	movs	r3, #1
 80046f6:	e000      	b.n	80046fa <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 80046f8:	2300      	movs	r3, #0
}
 80046fa:	4618      	mov	r0, r3
 80046fc:	370c      	adds	r7, #12
 80046fe:	46bd      	mov	sp, r7
 8004700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004704:	4770      	bx	lr

08004706 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004706:	b480      	push	{r7}
 8004708:	b083      	sub	sp, #12
 800470a:	af00      	add	r7, sp, #0
 800470c:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	689b      	ldr	r3, [r3, #8]
 8004712:	f003 031f 	and.w	r3, r3, #31
}
 8004716:	4618      	mov	r0, r3
 8004718:	370c      	adds	r7, #12
 800471a:	46bd      	mov	sp, r7
 800471c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004720:	4770      	bx	lr

08004722 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004722:	b480      	push	{r7}
 8004724:	b083      	sub	sp, #12
 8004726:	af00      	add	r7, sp, #0
 8004728:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	689b      	ldr	r3, [r3, #8]
 800472e:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8004732:	4618      	mov	r0, r3
 8004734:	370c      	adds	r7, #12
 8004736:	46bd      	mov	sp, r7
 8004738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473c:	4770      	bx	lr

0800473e <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800473e:	b480      	push	{r7}
 8004740:	b083      	sub	sp, #12
 8004742:	af00      	add	r7, sp, #0
 8004744:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	689b      	ldr	r3, [r3, #8]
 800474a:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 800474e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004752:	687a      	ldr	r2, [r7, #4]
 8004754:	6093      	str	r3, [r2, #8]
}
 8004756:	bf00      	nop
 8004758:	370c      	adds	r7, #12
 800475a:	46bd      	mov	sp, r7
 800475c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004760:	4770      	bx	lr

08004762 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8004762:	b480      	push	{r7}
 8004764:	b083      	sub	sp, #12
 8004766:	af00      	add	r7, sp, #0
 8004768:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	689b      	ldr	r3, [r3, #8]
 800476e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004772:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004776:	d101      	bne.n	800477c <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8004778:	2301      	movs	r3, #1
 800477a:	e000      	b.n	800477e <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800477c:	2300      	movs	r3, #0
}
 800477e:	4618      	mov	r0, r3
 8004780:	370c      	adds	r7, #12
 8004782:	46bd      	mov	sp, r7
 8004784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004788:	4770      	bx	lr

0800478a <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800478a:	b480      	push	{r7}
 800478c:	b083      	sub	sp, #12
 800478e:	af00      	add	r7, sp, #0
 8004790:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	689b      	ldr	r3, [r3, #8]
 8004796:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800479a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800479e:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80047a6:	bf00      	nop
 80047a8:	370c      	adds	r7, #12
 80047aa:	46bd      	mov	sp, r7
 80047ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b0:	4770      	bx	lr

080047b2 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80047b2:	b480      	push	{r7}
 80047b4:	b083      	sub	sp, #12
 80047b6:	af00      	add	r7, sp, #0
 80047b8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	689b      	ldr	r3, [r3, #8]
 80047be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047c2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80047c6:	d101      	bne.n	80047cc <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80047c8:	2301      	movs	r3, #1
 80047ca:	e000      	b.n	80047ce <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80047cc:	2300      	movs	r3, #0
}
 80047ce:	4618      	mov	r0, r3
 80047d0:	370c      	adds	r7, #12
 80047d2:	46bd      	mov	sp, r7
 80047d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d8:	4770      	bx	lr

080047da <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80047da:	b480      	push	{r7}
 80047dc:	b083      	sub	sp, #12
 80047de:	af00      	add	r7, sp, #0
 80047e0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	689b      	ldr	r3, [r3, #8]
 80047e6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80047ea:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80047ee:	f043 0201 	orr.w	r2, r3, #1
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80047f6:	bf00      	nop
 80047f8:	370c      	adds	r7, #12
 80047fa:	46bd      	mov	sp, r7
 80047fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004800:	4770      	bx	lr

08004802 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8004802:	b480      	push	{r7}
 8004804:	b083      	sub	sp, #12
 8004806:	af00      	add	r7, sp, #0
 8004808:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	689b      	ldr	r3, [r3, #8]
 800480e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004812:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004816:	f043 0202 	orr.w	r2, r3, #2
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800481e:	bf00      	nop
 8004820:	370c      	adds	r7, #12
 8004822:	46bd      	mov	sp, r7
 8004824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004828:	4770      	bx	lr

0800482a <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 800482a:	b480      	push	{r7}
 800482c:	b083      	sub	sp, #12
 800482e:	af00      	add	r7, sp, #0
 8004830:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	689b      	ldr	r3, [r3, #8]
 8004836:	f003 0301 	and.w	r3, r3, #1
 800483a:	2b01      	cmp	r3, #1
 800483c:	d101      	bne.n	8004842 <LL_ADC_IsEnabled+0x18>
 800483e:	2301      	movs	r3, #1
 8004840:	e000      	b.n	8004844 <LL_ADC_IsEnabled+0x1a>
 8004842:	2300      	movs	r3, #0
}
 8004844:	4618      	mov	r0, r3
 8004846:	370c      	adds	r7, #12
 8004848:	46bd      	mov	sp, r7
 800484a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484e:	4770      	bx	lr

08004850 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8004850:	b480      	push	{r7}
 8004852:	b083      	sub	sp, #12
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	689b      	ldr	r3, [r3, #8]
 800485c:	f003 0302 	and.w	r3, r3, #2
 8004860:	2b02      	cmp	r3, #2
 8004862:	d101      	bne.n	8004868 <LL_ADC_IsDisableOngoing+0x18>
 8004864:	2301      	movs	r3, #1
 8004866:	e000      	b.n	800486a <LL_ADC_IsDisableOngoing+0x1a>
 8004868:	2300      	movs	r3, #0
}
 800486a:	4618      	mov	r0, r3
 800486c:	370c      	adds	r7, #12
 800486e:	46bd      	mov	sp, r7
 8004870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004874:	4770      	bx	lr

08004876 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8004876:	b480      	push	{r7}
 8004878:	b083      	sub	sp, #12
 800487a:	af00      	add	r7, sp, #0
 800487c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	689b      	ldr	r3, [r3, #8]
 8004882:	f003 0304 	and.w	r3, r3, #4
 8004886:	2b04      	cmp	r3, #4
 8004888:	d101      	bne.n	800488e <LL_ADC_REG_IsConversionOngoing+0x18>
 800488a:	2301      	movs	r3, #1
 800488c:	e000      	b.n	8004890 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800488e:	2300      	movs	r3, #0
}
 8004890:	4618      	mov	r0, r3
 8004892:	370c      	adds	r7, #12
 8004894:	46bd      	mov	sp, r7
 8004896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489a:	4770      	bx	lr

0800489c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800489c:	b480      	push	{r7}
 800489e:	b083      	sub	sp, #12
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	689b      	ldr	r3, [r3, #8]
 80048a8:	f003 0308 	and.w	r3, r3, #8
 80048ac:	2b08      	cmp	r3, #8
 80048ae:	d101      	bne.n	80048b4 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80048b0:	2301      	movs	r3, #1
 80048b2:	e000      	b.n	80048b6 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80048b4:	2300      	movs	r3, #0
}
 80048b6:	4618      	mov	r0, r3
 80048b8:	370c      	adds	r7, #12
 80048ba:	46bd      	mov	sp, r7
 80048bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c0:	4770      	bx	lr
	...

080048c4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80048c4:	b590      	push	{r4, r7, lr}
 80048c6:	b089      	sub	sp, #36	; 0x24
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80048cc:	2300      	movs	r3, #0
 80048ce:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80048d0:	2300      	movs	r3, #0
 80048d2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d101      	bne.n	80048de <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80048da:	2301      	movs	r3, #1
 80048dc:	e16b      	b.n	8004bb6 <HAL_ADC_Init+0x2f2>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	695b      	ldr	r3, [r3, #20]
 80048e2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d109      	bne.n	8004900 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80048ec:	6878      	ldr	r0, [r7, #4]
 80048ee:	f7fc fc97 	bl	8001220 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2200      	movs	r2, #0
 80048f6:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2200      	movs	r2, #0
 80048fc:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	4618      	mov	r0, r3
 8004906:	f7ff ff2c 	bl	8004762 <LL_ADC_IsDeepPowerDownEnabled>
 800490a:	4603      	mov	r3, r0
 800490c:	2b00      	cmp	r3, #0
 800490e:	d004      	beq.n	800491a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	4618      	mov	r0, r3
 8004916:	f7ff ff12 	bl	800473e <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	4618      	mov	r0, r3
 8004920:	f7ff ff47 	bl	80047b2 <LL_ADC_IsInternalRegulatorEnabled>
 8004924:	4603      	mov	r3, r0
 8004926:	2b00      	cmp	r3, #0
 8004928:	d113      	bne.n	8004952 <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	4618      	mov	r0, r3
 8004930:	f7ff ff2b 	bl	800478a <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8004934:	4ba2      	ldr	r3, [pc, #648]	; (8004bc0 <HAL_ADC_Init+0x2fc>)
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	099b      	lsrs	r3, r3, #6
 800493a:	4aa2      	ldr	r2, [pc, #648]	; (8004bc4 <HAL_ADC_Init+0x300>)
 800493c:	fba2 2303 	umull	r2, r3, r2, r3
 8004940:	099b      	lsrs	r3, r3, #6
 8004942:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8004944:	e002      	b.n	800494c <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 8004946:	68bb      	ldr	r3, [r7, #8]
 8004948:	3b01      	subs	r3, #1
 800494a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800494c:	68bb      	ldr	r3, [r7, #8]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d1f9      	bne.n	8004946 <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	4618      	mov	r0, r3
 8004958:	f7ff ff2b 	bl	80047b2 <LL_ADC_IsInternalRegulatorEnabled>
 800495c:	4603      	mov	r3, r0
 800495e:	2b00      	cmp	r3, #0
 8004960:	d10d      	bne.n	800497e <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004966:	f043 0210 	orr.w	r2, r3, #16
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004972:	f043 0201 	orr.w	r2, r3, #1
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 800497a:	2301      	movs	r3, #1
 800497c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	4618      	mov	r0, r3
 8004984:	f7ff ff77 	bl	8004876 <LL_ADC_REG_IsConversionOngoing>
 8004988:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800498e:	f003 0310 	and.w	r3, r3, #16
 8004992:	2b00      	cmp	r3, #0
 8004994:	f040 8106 	bne.w	8004ba4 <HAL_ADC_Init+0x2e0>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8004998:	697b      	ldr	r3, [r7, #20]
 800499a:	2b00      	cmp	r3, #0
 800499c:	f040 8102 	bne.w	8004ba4 <HAL_ADC_Init+0x2e0>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049a4:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80049a8:	f043 0202 	orr.w	r2, r3, #2
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	4618      	mov	r0, r3
 80049b6:	f7ff ff38 	bl	800482a <LL_ADC_IsEnabled>
 80049ba:	4603      	mov	r3, r0
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d111      	bne.n	80049e4 <HAL_ADC_Init+0x120>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80049c0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80049c4:	f7ff ff31 	bl	800482a <LL_ADC_IsEnabled>
 80049c8:	4604      	mov	r4, r0
 80049ca:	487f      	ldr	r0, [pc, #508]	; (8004bc8 <HAL_ADC_Init+0x304>)
 80049cc:	f7ff ff2d 	bl	800482a <LL_ADC_IsEnabled>
 80049d0:	4603      	mov	r3, r0
 80049d2:	4323      	orrs	r3, r4
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d105      	bne.n	80049e4 <HAL_ADC_Init+0x120>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	685b      	ldr	r3, [r3, #4]
 80049dc:	4619      	mov	r1, r3
 80049de:	487b      	ldr	r0, [pc, #492]	; (8004bcc <HAL_ADC_Init+0x308>)
 80049e0:	f7ff fe58 	bl	8004694 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	7f5b      	ldrb	r3, [r3, #29]
 80049e8:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80049ee:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 80049f4:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 80049fa:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004a02:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004a04:	4313      	orrs	r3, r2
 8004a06:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004a0e:	2b01      	cmp	r3, #1
 8004a10:	d106      	bne.n	8004a20 <HAL_ADC_Init+0x15c>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a16:	3b01      	subs	r3, #1
 8004a18:	045b      	lsls	r3, r3, #17
 8004a1a:	69ba      	ldr	r2, [r7, #24]
 8004a1c:	4313      	orrs	r3, r2
 8004a1e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d009      	beq.n	8004a3c <HAL_ADC_Init+0x178>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a2c:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a34:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004a36:	69ba      	ldr	r2, [r7, #24]
 8004a38:	4313      	orrs	r3, r2
 8004a3a:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	68da      	ldr	r2, [r3, #12]
 8004a42:	4b63      	ldr	r3, [pc, #396]	; (8004bd0 <HAL_ADC_Init+0x30c>)
 8004a44:	4013      	ands	r3, r2
 8004a46:	687a      	ldr	r2, [r7, #4]
 8004a48:	6812      	ldr	r2, [r2, #0]
 8004a4a:	69b9      	ldr	r1, [r7, #24]
 8004a4c:	430b      	orrs	r3, r1
 8004a4e:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	691b      	ldr	r3, [r3, #16]
 8004a56:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	430a      	orrs	r2, r1
 8004a64:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	f7ff ff03 	bl	8004876 <LL_ADC_REG_IsConversionOngoing>
 8004a70:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	4618      	mov	r0, r3
 8004a78:	f7ff ff10 	bl	800489c <LL_ADC_INJ_IsConversionOngoing>
 8004a7c:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004a7e:	693b      	ldr	r3, [r7, #16]
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d16d      	bne.n	8004b60 <HAL_ADC_Init+0x29c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d16a      	bne.n	8004b60 <HAL_ADC_Init+0x29c>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8004a8e:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004a96:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8004a98:	4313      	orrs	r3, r2
 8004a9a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	68db      	ldr	r3, [r3, #12]
 8004aa2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004aa6:	f023 0302 	bic.w	r3, r3, #2
 8004aaa:	687a      	ldr	r2, [r7, #4]
 8004aac:	6812      	ldr	r2, [r2, #0]
 8004aae:	69b9      	ldr	r1, [r7, #24]
 8004ab0:	430b      	orrs	r3, r1
 8004ab2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	691b      	ldr	r3, [r3, #16]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d017      	beq.n	8004aec <HAL_ADC_Init+0x228>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	691a      	ldr	r2, [r3, #16]
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8004aca:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8004ad4:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004ad8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004adc:	687a      	ldr	r2, [r7, #4]
 8004ade:	6911      	ldr	r1, [r2, #16]
 8004ae0:	687a      	ldr	r2, [r7, #4]
 8004ae2:	6812      	ldr	r2, [r2, #0]
 8004ae4:	430b      	orrs	r3, r1
 8004ae6:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8004aea:	e013      	b.n	8004b14 <HAL_ADC_Init+0x250>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	691a      	ldr	r2, [r3, #16]
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004afa:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8004b04:	687a      	ldr	r2, [r7, #4]
 8004b06:	6812      	ldr	r2, [r2, #0]
 8004b08:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004b0c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004b10:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004b1a:	2b01      	cmp	r3, #1
 8004b1c:	d118      	bne.n	8004b50 <HAL_ADC_Init+0x28c>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	691b      	ldr	r3, [r3, #16]
 8004b24:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8004b28:	f023 0304 	bic.w	r3, r3, #4
 8004b2c:	687a      	ldr	r2, [r7, #4]
 8004b2e:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8004b30:	687a      	ldr	r2, [r7, #4]
 8004b32:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8004b34:	4311      	orrs	r1, r2
 8004b36:	687a      	ldr	r2, [r7, #4]
 8004b38:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8004b3a:	4311      	orrs	r1, r2
 8004b3c:	687a      	ldr	r2, [r7, #4]
 8004b3e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004b40:	430a      	orrs	r2, r1
 8004b42:	431a      	orrs	r2, r3
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f042 0201 	orr.w	r2, r2, #1
 8004b4c:	611a      	str	r2, [r3, #16]
 8004b4e:	e007      	b.n	8004b60 <HAL_ADC_Init+0x29c>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	691a      	ldr	r2, [r3, #16]
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f022 0201 	bic.w	r2, r2, #1
 8004b5e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	695b      	ldr	r3, [r3, #20]
 8004b64:	2b01      	cmp	r3, #1
 8004b66:	d10c      	bne.n	8004b82 <HAL_ADC_Init+0x2be>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b6e:	f023 010f 	bic.w	r1, r3, #15
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	6a1b      	ldr	r3, [r3, #32]
 8004b76:	1e5a      	subs	r2, r3, #1
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	430a      	orrs	r2, r1
 8004b7e:	631a      	str	r2, [r3, #48]	; 0x30
 8004b80:	e007      	b.n	8004b92 <HAL_ADC_Init+0x2ce>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f022 020f 	bic.w	r2, r2, #15
 8004b90:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b96:	f023 0303 	bic.w	r3, r3, #3
 8004b9a:	f043 0201 	orr.w	r2, r3, #1
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	65da      	str	r2, [r3, #92]	; 0x5c
 8004ba2:	e007      	b.n	8004bb4 <HAL_ADC_Init+0x2f0>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ba8:	f043 0210 	orr.w	r2, r3, #16
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8004bb0:	2301      	movs	r3, #1
 8004bb2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8004bb4:	7ffb      	ldrb	r3, [r7, #31]
}
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	3724      	adds	r7, #36	; 0x24
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	bd90      	pop	{r4, r7, pc}
 8004bbe:	bf00      	nop
 8004bc0:	2000000c 	.word	0x2000000c
 8004bc4:	053e2d63 	.word	0x053e2d63
 8004bc8:	50000100 	.word	0x50000100
 8004bcc:	50000300 	.word	0x50000300
 8004bd0:	fff04007 	.word	0xfff04007

08004bd4 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b08a      	sub	sp, #40	; 0x28
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8004bdc:	2300      	movs	r3, #0
 8004bde:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	685b      	ldr	r3, [r3, #4]
 8004bee:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004bf0:	4883      	ldr	r0, [pc, #524]	; (8004e00 <HAL_ADC_IRQHandler+0x22c>)
 8004bf2:	f7ff fd88 	bl	8004706 <LL_ADC_GetMultimode>
 8004bf6:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8004bf8:	69fb      	ldr	r3, [r7, #28]
 8004bfa:	f003 0302 	and.w	r3, r3, #2
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d017      	beq.n	8004c32 <HAL_ADC_IRQHandler+0x5e>
 8004c02:	69bb      	ldr	r3, [r7, #24]
 8004c04:	f003 0302 	and.w	r3, r3, #2
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d012      	beq.n	8004c32 <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c10:	f003 0310 	and.w	r3, r3, #16
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d105      	bne.n	8004c24 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c1c:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	65da      	str	r2, [r3, #92]	; 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8004c24:	6878      	ldr	r0, [r7, #4]
 8004c26:	f000 fded 	bl	8005804 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	2202      	movs	r2, #2
 8004c30:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8004c32:	69fb      	ldr	r3, [r7, #28]
 8004c34:	f003 0304 	and.w	r3, r3, #4
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d004      	beq.n	8004c46 <HAL_ADC_IRQHandler+0x72>
 8004c3c:	69bb      	ldr	r3, [r7, #24]
 8004c3e:	f003 0304 	and.w	r3, r3, #4
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d10a      	bne.n	8004c5c <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8004c46:	69fb      	ldr	r3, [r7, #28]
 8004c48:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	f000 8085 	beq.w	8004d5c <HAL_ADC_IRQHandler+0x188>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8004c52:	69bb      	ldr	r3, [r7, #24]
 8004c54:	f003 0308 	and.w	r3, r3, #8
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d07f      	beq.n	8004d5c <HAL_ADC_IRQHandler+0x188>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c60:	f003 0310 	and.w	r3, r3, #16
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d105      	bne.n	8004c74 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c6c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	4618      	mov	r0, r3
 8004c7a:	f7ff fd1e 	bl	80046ba <LL_ADC_REG_IsTriggerSourceSWStart>
 8004c7e:	4603      	mov	r3, r0
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d064      	beq.n	8004d4e <HAL_ADC_IRQHandler+0x17a>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	4a5e      	ldr	r2, [pc, #376]	; (8004e04 <HAL_ADC_IRQHandler+0x230>)
 8004c8a:	4293      	cmp	r3, r2
 8004c8c:	d002      	beq.n	8004c94 <HAL_ADC_IRQHandler+0xc0>
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	e001      	b.n	8004c98 <HAL_ADC_IRQHandler+0xc4>
 8004c94:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8004c98:	687a      	ldr	r2, [r7, #4]
 8004c9a:	6812      	ldr	r2, [r2, #0]
 8004c9c:	4293      	cmp	r3, r2
 8004c9e:	d008      	beq.n	8004cb2 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004ca0:	697b      	ldr	r3, [r7, #20]
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d005      	beq.n	8004cb2 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004ca6:	697b      	ldr	r3, [r7, #20]
 8004ca8:	2b05      	cmp	r3, #5
 8004caa:	d002      	beq.n	8004cb2 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004cac:	697b      	ldr	r3, [r7, #20]
 8004cae:	2b09      	cmp	r3, #9
 8004cb0:	d104      	bne.n	8004cbc <HAL_ADC_IRQHandler+0xe8>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	68db      	ldr	r3, [r3, #12]
 8004cb8:	623b      	str	r3, [r7, #32]
 8004cba:	e00d      	b.n	8004cd8 <HAL_ADC_IRQHandler+0x104>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	4a50      	ldr	r2, [pc, #320]	; (8004e04 <HAL_ADC_IRQHandler+0x230>)
 8004cc2:	4293      	cmp	r3, r2
 8004cc4:	d002      	beq.n	8004ccc <HAL_ADC_IRQHandler+0xf8>
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	e001      	b.n	8004cd0 <HAL_ADC_IRQHandler+0xfc>
 8004ccc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8004cd0:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8004cd2:	693b      	ldr	r3, [r7, #16]
 8004cd4:	68db      	ldr	r3, [r3, #12]
 8004cd6:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8004cd8:	6a3b      	ldr	r3, [r7, #32]
 8004cda:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d135      	bne.n	8004d4e <HAL_ADC_IRQHandler+0x17a>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f003 0308 	and.w	r3, r3, #8
 8004cec:	2b08      	cmp	r3, #8
 8004cee:	d12e      	bne.n	8004d4e <HAL_ADC_IRQHandler+0x17a>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	4618      	mov	r0, r3
 8004cf6:	f7ff fdbe 	bl	8004876 <LL_ADC_REG_IsConversionOngoing>
 8004cfa:	4603      	mov	r3, r0
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d11a      	bne.n	8004d36 <HAL_ADC_IRQHandler+0x162>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	685a      	ldr	r2, [r3, #4]
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f022 020c 	bic.w	r2, r2, #12
 8004d0e:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d14:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	65da      	str	r2, [r3, #92]	; 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d20:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d112      	bne.n	8004d4e <HAL_ADC_IRQHandler+0x17a>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d2c:	f043 0201 	orr.w	r2, r3, #1
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	65da      	str	r2, [r3, #92]	; 0x5c
 8004d34:	e00b      	b.n	8004d4e <HAL_ADC_IRQHandler+0x17a>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d3a:	f043 0210 	orr.w	r2, r3, #16
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	65da      	str	r2, [r3, #92]	; 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d46:	f043 0201 	orr.w	r2, r3, #1
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	661a      	str	r2, [r3, #96]	; 0x60
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004d4e:	6878      	ldr	r0, [r7, #4]
 8004d50:	f000 f95a 	bl	8005008 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	220c      	movs	r2, #12
 8004d5a:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8004d5c:	69fb      	ldr	r3, [r7, #28]
 8004d5e:	f003 0320 	and.w	r3, r3, #32
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d004      	beq.n	8004d70 <HAL_ADC_IRQHandler+0x19c>
 8004d66:	69bb      	ldr	r3, [r7, #24]
 8004d68:	f003 0320 	and.w	r3, r3, #32
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d10b      	bne.n	8004d88 <HAL_ADC_IRQHandler+0x1b4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8004d70:	69fb      	ldr	r3, [r7, #28]
 8004d72:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	f000 809e 	beq.w	8004eb8 <HAL_ADC_IRQHandler+0x2e4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8004d7c:	69bb      	ldr	r3, [r7, #24]
 8004d7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	f000 8098 	beq.w	8004eb8 <HAL_ADC_IRQHandler+0x2e4>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d8c:	f003 0310 	and.w	r3, r3, #16
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d105      	bne.n	8004da0 <HAL_ADC_IRQHandler+0x1cc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d98:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	4618      	mov	r0, r3
 8004da6:	f7ff fc9b 	bl	80046e0 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8004daa:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	4618      	mov	r0, r3
 8004db2:	f7ff fc82 	bl	80046ba <LL_ADC_REG_IsTriggerSourceSWStart>
 8004db6:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	4a11      	ldr	r2, [pc, #68]	; (8004e04 <HAL_ADC_IRQHandler+0x230>)
 8004dbe:	4293      	cmp	r3, r2
 8004dc0:	d002      	beq.n	8004dc8 <HAL_ADC_IRQHandler+0x1f4>
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	e001      	b.n	8004dcc <HAL_ADC_IRQHandler+0x1f8>
 8004dc8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8004dcc:	687a      	ldr	r2, [r7, #4]
 8004dce:	6812      	ldr	r2, [r2, #0]
 8004dd0:	4293      	cmp	r3, r2
 8004dd2:	d008      	beq.n	8004de6 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004dd4:	697b      	ldr	r3, [r7, #20]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d005      	beq.n	8004de6 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8004dda:	697b      	ldr	r3, [r7, #20]
 8004ddc:	2b06      	cmp	r3, #6
 8004dde:	d002      	beq.n	8004de6 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8004de0:	697b      	ldr	r3, [r7, #20]
 8004de2:	2b07      	cmp	r3, #7
 8004de4:	d104      	bne.n	8004df0 <HAL_ADC_IRQHandler+0x21c>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	68db      	ldr	r3, [r3, #12]
 8004dec:	623b      	str	r3, [r7, #32]
 8004dee:	e011      	b.n	8004e14 <HAL_ADC_IRQHandler+0x240>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	4a03      	ldr	r2, [pc, #12]	; (8004e04 <HAL_ADC_IRQHandler+0x230>)
 8004df6:	4293      	cmp	r3, r2
 8004df8:	d006      	beq.n	8004e08 <HAL_ADC_IRQHandler+0x234>
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	e005      	b.n	8004e0c <HAL_ADC_IRQHandler+0x238>
 8004e00:	50000300 	.word	0x50000300
 8004e04:	50000100 	.word	0x50000100
 8004e08:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8004e0c:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8004e0e:	693b      	ldr	r3, [r7, #16]
 8004e10:	68db      	ldr	r3, [r3, #12]
 8004e12:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if ((tmp_adc_inj_is_trigger_source_sw_start != 0UL)            ||
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d10c      	bne.n	8004e34 <HAL_ADC_IRQHandler+0x260>
        ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL)      &&
 8004e1a:	6a3b      	ldr	r3, [r7, #32]
 8004e1c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
    if ((tmp_adc_inj_is_trigger_source_sw_start != 0UL)            ||
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d142      	bne.n	8004eaa <HAL_ADC_IRQHandler+0x2d6>
        ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL)      &&
 8004e24:	68bb      	ldr	r3, [r7, #8]
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d03f      	beq.n	8004eaa <HAL_ADC_IRQHandler+0x2d6>
         ((tmp_adc_reg_is_trigger_source_sw_start != 0UL)  &&
          (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL))))
 8004e2a:	6a3b      	ldr	r3, [r7, #32]
 8004e2c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
         ((tmp_adc_reg_is_trigger_source_sw_start != 0UL)  &&
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d13a      	bne.n	8004eaa <HAL_ADC_IRQHandler+0x2d6>
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e3e:	2b40      	cmp	r3, #64	; 0x40
 8004e40:	d133      	bne.n	8004eaa <HAL_ADC_IRQHandler+0x2d6>
        /* when the last context has been fully processed, JSQR is reset      */
        /* by the hardware. Even if no injected conversion is planned to come */
        /* (queue empty, triggers are ignored), it can start again            */
        /* immediately after setting a new context (JADSTART is still set).   */
        /* Therefore, state of HAL ADC injected group is kept to busy.        */
        if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8004e42:	6a3b      	ldr	r3, [r7, #32]
 8004e44:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d12e      	bne.n	8004eaa <HAL_ADC_IRQHandler+0x2d6>
        {
          /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
          /* JADSTART==0 (no conversion on going)                             */
          if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	4618      	mov	r0, r3
 8004e52:	f7ff fd23 	bl	800489c <LL_ADC_INJ_IsConversionOngoing>
 8004e56:	4603      	mov	r3, r0
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d11a      	bne.n	8004e92 <HAL_ADC_IRQHandler+0x2be>
          {
            /* Disable ADC end of sequence conversion interrupt  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	685a      	ldr	r2, [r3, #4]
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004e6a:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e70:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	65da      	str	r2, [r3, #92]	; 0x5c

            if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d112      	bne.n	8004eaa <HAL_ADC_IRQHandler+0x2d6>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e88:	f043 0201 	orr.w	r2, r3, #1
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	65da      	str	r2, [r3, #92]	; 0x5c
 8004e90:	e00b      	b.n	8004eaa <HAL_ADC_IRQHandler+0x2d6>
            }
          }
          else
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e96:	f043 0210 	orr.w	r2, r3, #16
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	65da      	str	r2, [r3, #92]	; 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ea2:	f043 0201 	orr.w	r2, r3, #1
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	661a      	str	r2, [r3, #96]	; 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8004eaa:	6878      	ldr	r0, [r7, #4]
 8004eac:	f7fe f810 	bl	8002ed0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	2260      	movs	r2, #96	; 0x60
 8004eb6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8004eb8:	69fb      	ldr	r3, [r7, #28]
 8004eba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d011      	beq.n	8004ee6 <HAL_ADC_IRQHandler+0x312>
 8004ec2:	69bb      	ldr	r3, [r7, #24]
 8004ec4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d00c      	beq.n	8004ee6 <HAL_ADC_IRQHandler+0x312>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ed0:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8004ed8:	6878      	ldr	r0, [r7, #4]
 8004eda:	f000 f89f 	bl	800501c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	2280      	movs	r2, #128	; 0x80
 8004ee4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8004ee6:	69fb      	ldr	r3, [r7, #28]
 8004ee8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d012      	beq.n	8004f16 <HAL_ADC_IRQHandler+0x342>
 8004ef0:	69bb      	ldr	r3, [r7, #24]
 8004ef2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d00d      	beq.n	8004f16 <HAL_ADC_IRQHandler+0x342>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004efe:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8004f06:	6878      	ldr	r0, [r7, #4]
 8004f08:	f000 fc68 	bl	80057dc <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004f14:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8004f16:	69fb      	ldr	r3, [r7, #28]
 8004f18:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d012      	beq.n	8004f46 <HAL_ADC_IRQHandler+0x372>
 8004f20:	69bb      	ldr	r3, [r7, #24]
 8004f22:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d00d      	beq.n	8004f46 <HAL_ADC_IRQHandler+0x372>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f2e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8004f36:	6878      	ldr	r0, [r7, #4]
 8004f38:	f000 fc5a 	bl	80057f0 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004f44:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8004f46:	69fb      	ldr	r3, [r7, #28]
 8004f48:	f003 0310 	and.w	r3, r3, #16
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d036      	beq.n	8004fbe <HAL_ADC_IRQHandler+0x3ea>
 8004f50:	69bb      	ldr	r3, [r7, #24]
 8004f52:	f003 0310 	and.w	r3, r3, #16
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d031      	beq.n	8004fbe <HAL_ADC_IRQHandler+0x3ea>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d102      	bne.n	8004f68 <HAL_ADC_IRQHandler+0x394>
    {
      overrun_error = 1UL;
 8004f62:	2301      	movs	r3, #1
 8004f64:	627b      	str	r3, [r7, #36]	; 0x24
 8004f66:	e014      	b.n	8004f92 <HAL_ADC_IRQHandler+0x3be>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8004f68:	697b      	ldr	r3, [r7, #20]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d008      	beq.n	8004f80 <HAL_ADC_IRQHandler+0x3ac>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8004f6e:	4825      	ldr	r0, [pc, #148]	; (8005004 <HAL_ADC_IRQHandler+0x430>)
 8004f70:	f7ff fbd7 	bl	8004722 <LL_ADC_GetMultiDMATransfer>
 8004f74:	4603      	mov	r3, r0
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d00b      	beq.n	8004f92 <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 8004f7a:	2301      	movs	r3, #1
 8004f7c:	627b      	str	r3, [r7, #36]	; 0x24
 8004f7e:	e008      	b.n	8004f92 <HAL_ADC_IRQHandler+0x3be>
      }
      else
#endif
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	68db      	ldr	r3, [r3, #12]
 8004f86:	f003 0301 	and.w	r3, r3, #1
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d001      	beq.n	8004f92 <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 8004f8e:	2301      	movs	r3, #1
 8004f90:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8004f92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f94:	2b01      	cmp	r3, #1
 8004f96:	d10e      	bne.n	8004fb6 <HAL_ADC_IRQHandler+0x3e2>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f9c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004fa8:	f043 0202 	orr.w	r2, r3, #2
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	661a      	str	r2, [r3, #96]	; 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8004fb0:	6878      	ldr	r0, [r7, #4]
 8004fb2:	f000 f83d 	bl	8005030 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	2210      	movs	r2, #16
 8004fbc:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8004fbe:	69fb      	ldr	r3, [r7, #28]
 8004fc0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d018      	beq.n	8004ffa <HAL_ADC_IRQHandler+0x426>
 8004fc8:	69bb      	ldr	r3, [r7, #24]
 8004fca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d013      	beq.n	8004ffa <HAL_ADC_IRQHandler+0x426>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fd6:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004fe2:	f043 0208 	orr.w	r2, r3, #8
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	661a      	str	r2, [r3, #96]	; 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004ff2:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8004ff4:	6878      	ldr	r0, [r7, #4]
 8004ff6:	f000 fbe7 	bl	80057c8 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8004ffa:	bf00      	nop
 8004ffc:	3728      	adds	r7, #40	; 0x28
 8004ffe:	46bd      	mov	sp, r7
 8005000:	bd80      	pop	{r7, pc}
 8005002:	bf00      	nop
 8005004:	50000300 	.word	0x50000300

08005008 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005008:	b480      	push	{r7}
 800500a:	b083      	sub	sp, #12
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8005010:	bf00      	nop
 8005012:	370c      	adds	r7, #12
 8005014:	46bd      	mov	sp, r7
 8005016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501a:	4770      	bx	lr

0800501c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 800501c:	b480      	push	{r7}
 800501e:	b083      	sub	sp, #12
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8005024:	bf00      	nop
 8005026:	370c      	adds	r7, #12
 8005028:	46bd      	mov	sp, r7
 800502a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800502e:	4770      	bx	lr

08005030 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8005030:	b480      	push	{r7}
 8005032:	b083      	sub	sp, #12
 8005034:	af00      	add	r7, sp, #0
 8005036:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8005038:	bf00      	nop
 800503a:	370c      	adds	r7, #12
 800503c:	46bd      	mov	sp, r7
 800503e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005042:	4770      	bx	lr

08005044 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8005044:	b580      	push	{r7, lr}
 8005046:	b084      	sub	sp, #16
 8005048:	af00      	add	r7, sp, #0
 800504a:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	4618      	mov	r0, r3
 8005052:	f7ff fbea 	bl	800482a <LL_ADC_IsEnabled>
 8005056:	4603      	mov	r3, r0
 8005058:	2b00      	cmp	r3, #0
 800505a:	d146      	bne.n	80050ea <ADC_Enable+0xa6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	689a      	ldr	r2, [r3, #8]
 8005062:	4b24      	ldr	r3, [pc, #144]	; (80050f4 <ADC_Enable+0xb0>)
 8005064:	4013      	ands	r3, r2
 8005066:	2b00      	cmp	r3, #0
 8005068:	d00d      	beq.n	8005086 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800506e:	f043 0210 	orr.w	r2, r3, #16
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800507a:	f043 0201 	orr.w	r2, r3, #1
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8005082:	2301      	movs	r3, #1
 8005084:	e032      	b.n	80050ec <ADC_Enable+0xa8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	4618      	mov	r0, r3
 800508c:	f7ff fba5 	bl	80047da <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8005090:	f7ff fad2 	bl	8004638 <HAL_GetTick>
 8005094:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005096:	e021      	b.n	80050dc <ADC_Enable+0x98>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	4618      	mov	r0, r3
 800509e:	f7ff fbc4 	bl	800482a <LL_ADC_IsEnabled>
 80050a2:	4603      	mov	r3, r0
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d104      	bne.n	80050b2 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	4618      	mov	r0, r3
 80050ae:	f7ff fb94 	bl	80047da <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80050b2:	f7ff fac1 	bl	8004638 <HAL_GetTick>
 80050b6:	4602      	mov	r2, r0
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	1ad3      	subs	r3, r2, r3
 80050bc:	2b02      	cmp	r3, #2
 80050be:	d90d      	bls.n	80050dc <ADC_Enable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050c4:	f043 0210 	orr.w	r2, r3, #16
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	65da      	str	r2, [r3, #92]	; 0x5c

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80050d0:	f043 0201 	orr.w	r2, r3, #1
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 80050d8:	2301      	movs	r3, #1
 80050da:	e007      	b.n	80050ec <ADC_Enable+0xa8>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f003 0301 	and.w	r3, r3, #1
 80050e6:	2b01      	cmp	r3, #1
 80050e8:	d1d6      	bne.n	8005098 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80050ea:	2300      	movs	r3, #0
}
 80050ec:	4618      	mov	r0, r3
 80050ee:	3710      	adds	r7, #16
 80050f0:	46bd      	mov	sp, r7
 80050f2:	bd80      	pop	{r7, pc}
 80050f4:	8000003f 	.word	0x8000003f

080050f8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80050f8:	b580      	push	{r7, lr}
 80050fa:	b084      	sub	sp, #16
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	4618      	mov	r0, r3
 8005106:	f7ff fba3 	bl	8004850 <LL_ADC_IsDisableOngoing>
 800510a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	4618      	mov	r0, r3
 8005112:	f7ff fb8a 	bl	800482a <LL_ADC_IsEnabled>
 8005116:	4603      	mov	r3, r0
 8005118:	2b00      	cmp	r3, #0
 800511a:	d040      	beq.n	800519e <ADC_Disable+0xa6>
      && (tmp_adc_is_disable_on_going == 0UL)
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	2b00      	cmp	r3, #0
 8005120:	d13d      	bne.n	800519e <ADC_Disable+0xa6>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	689b      	ldr	r3, [r3, #8]
 8005128:	f003 030d 	and.w	r3, r3, #13
 800512c:	2b01      	cmp	r3, #1
 800512e:	d10c      	bne.n	800514a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4618      	mov	r0, r3
 8005136:	f7ff fb64 	bl	8004802 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	2203      	movs	r2, #3
 8005140:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8005142:	f7ff fa79 	bl	8004638 <HAL_GetTick>
 8005146:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005148:	e022      	b.n	8005190 <ADC_Disable+0x98>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800514e:	f043 0210 	orr.w	r2, r3, #16
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	65da      	str	r2, [r3, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800515a:	f043 0201 	orr.w	r2, r3, #1
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_ERROR;
 8005162:	2301      	movs	r3, #1
 8005164:	e01c      	b.n	80051a0 <ADC_Disable+0xa8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005166:	f7ff fa67 	bl	8004638 <HAL_GetTick>
 800516a:	4602      	mov	r2, r0
 800516c:	68bb      	ldr	r3, [r7, #8]
 800516e:	1ad3      	subs	r3, r2, r3
 8005170:	2b02      	cmp	r3, #2
 8005172:	d90d      	bls.n	8005190 <ADC_Disable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005178:	f043 0210 	orr.w	r2, r3, #16
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	65da      	str	r2, [r3, #92]	; 0x5c

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005184:	f043 0201 	orr.w	r2, r3, #1
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 800518c:	2301      	movs	r3, #1
 800518e:	e007      	b.n	80051a0 <ADC_Disable+0xa8>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	689b      	ldr	r3, [r3, #8]
 8005196:	f003 0301 	and.w	r3, r3, #1
 800519a:	2b00      	cmp	r3, #0
 800519c:	d1e3      	bne.n	8005166 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800519e:	2300      	movs	r3, #0
}
 80051a0:	4618      	mov	r0, r3
 80051a2:	3710      	adds	r7, #16
 80051a4:	46bd      	mov	sp, r7
 80051a6:	bd80      	pop	{r7, pc}

080051a8 <LL_ADC_SetCommonPathInternalCh>:
{
 80051a8:	b480      	push	{r7}
 80051aa:	b083      	sub	sp, #12
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]
 80051b0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	689b      	ldr	r3, [r3, #8]
 80051b6:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	431a      	orrs	r2, r3
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	609a      	str	r2, [r3, #8]
}
 80051c2:	bf00      	nop
 80051c4:	370c      	adds	r7, #12
 80051c6:	46bd      	mov	sp, r7
 80051c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051cc:	4770      	bx	lr

080051ce <LL_ADC_GetCommonPathInternalCh>:
{
 80051ce:	b480      	push	{r7}
 80051d0:	b083      	sub	sp, #12
 80051d2:	af00      	add	r7, sp, #0
 80051d4:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	689b      	ldr	r3, [r3, #8]
 80051da:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80051de:	4618      	mov	r0, r3
 80051e0:	370c      	adds	r7, #12
 80051e2:	46bd      	mov	sp, r7
 80051e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e8:	4770      	bx	lr
	...

080051ec <LL_ADC_SetOffset>:
{
 80051ec:	b490      	push	{r4, r7}
 80051ee:	b084      	sub	sp, #16
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	60f8      	str	r0, [r7, #12]
 80051f4:	60b9      	str	r1, [r7, #8]
 80051f6:	607a      	str	r2, [r7, #4]
 80051f8:	603b      	str	r3, [r7, #0]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	3360      	adds	r3, #96	; 0x60
 80051fe:	461a      	mov	r2, r3
 8005200:	68bb      	ldr	r3, [r7, #8]
 8005202:	009b      	lsls	r3, r3, #2
 8005204:	4413      	add	r3, r2
 8005206:	461c      	mov	r4, r3
  MODIFY_REG(*preg,
 8005208:	6822      	ldr	r2, [r4, #0]
 800520a:	4b08      	ldr	r3, [pc, #32]	; (800522c <LL_ADC_SetOffset+0x40>)
 800520c:	4013      	ands	r3, r2
 800520e:	687a      	ldr	r2, [r7, #4]
 8005210:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8005214:	683a      	ldr	r2, [r7, #0]
 8005216:	430a      	orrs	r2, r1
 8005218:	4313      	orrs	r3, r2
 800521a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800521e:	6023      	str	r3, [r4, #0]
}
 8005220:	bf00      	nop
 8005222:	3710      	adds	r7, #16
 8005224:	46bd      	mov	sp, r7
 8005226:	bc90      	pop	{r4, r7}
 8005228:	4770      	bx	lr
 800522a:	bf00      	nop
 800522c:	03fff000 	.word	0x03fff000

08005230 <LL_ADC_GetOffsetChannel>:
{
 8005230:	b490      	push	{r4, r7}
 8005232:	b082      	sub	sp, #8
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
 8005238:	6039      	str	r1, [r7, #0]
  register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	3360      	adds	r3, #96	; 0x60
 800523e:	461a      	mov	r2, r3
 8005240:	683b      	ldr	r3, [r7, #0]
 8005242:	009b      	lsls	r3, r3, #2
 8005244:	4413      	add	r3, r2
 8005246:	461c      	mov	r4, r3
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005248:	6823      	ldr	r3, [r4, #0]
 800524a:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 800524e:	4618      	mov	r0, r3
 8005250:	3708      	adds	r7, #8
 8005252:	46bd      	mov	sp, r7
 8005254:	bc90      	pop	{r4, r7}
 8005256:	4770      	bx	lr

08005258 <LL_ADC_SetOffsetState>:
{
 8005258:	b490      	push	{r4, r7}
 800525a:	b084      	sub	sp, #16
 800525c:	af00      	add	r7, sp, #0
 800525e:	60f8      	str	r0, [r7, #12]
 8005260:	60b9      	str	r1, [r7, #8]
 8005262:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	3360      	adds	r3, #96	; 0x60
 8005268:	461a      	mov	r2, r3
 800526a:	68bb      	ldr	r3, [r7, #8]
 800526c:	009b      	lsls	r3, r3, #2
 800526e:	4413      	add	r3, r2
 8005270:	461c      	mov	r4, r3
  MODIFY_REG(*preg,
 8005272:	6823      	ldr	r3, [r4, #0]
 8005274:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	4313      	orrs	r3, r2
 800527c:	6023      	str	r3, [r4, #0]
}
 800527e:	bf00      	nop
 8005280:	3710      	adds	r7, #16
 8005282:	46bd      	mov	sp, r7
 8005284:	bc90      	pop	{r4, r7}
 8005286:	4770      	bx	lr

08005288 <LL_ADC_SetOffsetSign>:
{
 8005288:	b490      	push	{r4, r7}
 800528a:	b084      	sub	sp, #16
 800528c:	af00      	add	r7, sp, #0
 800528e:	60f8      	str	r0, [r7, #12]
 8005290:	60b9      	str	r1, [r7, #8]
 8005292:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	3360      	adds	r3, #96	; 0x60
 8005298:	461a      	mov	r2, r3
 800529a:	68bb      	ldr	r3, [r7, #8]
 800529c:	009b      	lsls	r3, r3, #2
 800529e:	4413      	add	r3, r2
 80052a0:	461c      	mov	r4, r3
  MODIFY_REG(*preg,
 80052a2:	6823      	ldr	r3, [r4, #0]
 80052a4:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	4313      	orrs	r3, r2
 80052ac:	6023      	str	r3, [r4, #0]
}
 80052ae:	bf00      	nop
 80052b0:	3710      	adds	r7, #16
 80052b2:	46bd      	mov	sp, r7
 80052b4:	bc90      	pop	{r4, r7}
 80052b6:	4770      	bx	lr

080052b8 <LL_ADC_SetOffsetSaturation>:
{
 80052b8:	b490      	push	{r4, r7}
 80052ba:	b084      	sub	sp, #16
 80052bc:	af00      	add	r7, sp, #0
 80052be:	60f8      	str	r0, [r7, #12]
 80052c0:	60b9      	str	r1, [r7, #8]
 80052c2:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	3360      	adds	r3, #96	; 0x60
 80052c8:	461a      	mov	r2, r3
 80052ca:	68bb      	ldr	r3, [r7, #8]
 80052cc:	009b      	lsls	r3, r3, #2
 80052ce:	4413      	add	r3, r2
 80052d0:	461c      	mov	r4, r3
  MODIFY_REG(*preg,
 80052d2:	6823      	ldr	r3, [r4, #0]
 80052d4:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	4313      	orrs	r3, r2
 80052dc:	6023      	str	r3, [r4, #0]
}
 80052de:	bf00      	nop
 80052e0:	3710      	adds	r7, #16
 80052e2:	46bd      	mov	sp, r7
 80052e4:	bc90      	pop	{r4, r7}
 80052e6:	4770      	bx	lr

080052e8 <LL_ADC_SetSamplingTimeCommonConfig>:
{
 80052e8:	b480      	push	{r7}
 80052ea:	b083      	sub	sp, #12
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	6078      	str	r0, [r7, #4]
 80052f0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	695b      	ldr	r3, [r3, #20]
 80052f6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80052fa:	683b      	ldr	r3, [r7, #0]
 80052fc:	431a      	orrs	r2, r3
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	615a      	str	r2, [r3, #20]
}
 8005302:	bf00      	nop
 8005304:	370c      	adds	r7, #12
 8005306:	46bd      	mov	sp, r7
 8005308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530c:	4770      	bx	lr

0800530e <LL_ADC_INJ_GetTrigAuto>:
{
 800530e:	b480      	push	{r7}
 8005310:	b083      	sub	sp, #12
 8005312:	af00      	add	r7, sp, #0
 8005314:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JAUTO));
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	68db      	ldr	r3, [r3, #12]
 800531a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
}
 800531e:	4618      	mov	r0, r3
 8005320:	370c      	adds	r7, #12
 8005322:	46bd      	mov	sp, r7
 8005324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005328:	4770      	bx	lr

0800532a <LL_ADC_SetChannelSamplingTime>:
{
 800532a:	b490      	push	{r4, r7}
 800532c:	b084      	sub	sp, #16
 800532e:	af00      	add	r7, sp, #0
 8005330:	60f8      	str	r0, [r7, #12]
 8005332:	60b9      	str	r1, [r7, #8]
 8005334:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	3314      	adds	r3, #20
 800533a:	461a      	mov	r2, r3
 800533c:	68bb      	ldr	r3, [r7, #8]
 800533e:	0e5b      	lsrs	r3, r3, #25
 8005340:	009b      	lsls	r3, r3, #2
 8005342:	f003 0304 	and.w	r3, r3, #4
 8005346:	4413      	add	r3, r2
 8005348:	461c      	mov	r4, r3
  MODIFY_REG(*preg,
 800534a:	6822      	ldr	r2, [r4, #0]
 800534c:	68bb      	ldr	r3, [r7, #8]
 800534e:	0d1b      	lsrs	r3, r3, #20
 8005350:	f003 031f 	and.w	r3, r3, #31
 8005354:	2107      	movs	r1, #7
 8005356:	fa01 f303 	lsl.w	r3, r1, r3
 800535a:	43db      	mvns	r3, r3
 800535c:	401a      	ands	r2, r3
 800535e:	68bb      	ldr	r3, [r7, #8]
 8005360:	0d1b      	lsrs	r3, r3, #20
 8005362:	f003 031f 	and.w	r3, r3, #31
 8005366:	6879      	ldr	r1, [r7, #4]
 8005368:	fa01 f303 	lsl.w	r3, r1, r3
 800536c:	4313      	orrs	r3, r2
 800536e:	6023      	str	r3, [r4, #0]
}
 8005370:	bf00      	nop
 8005372:	3710      	adds	r7, #16
 8005374:	46bd      	mov	sp, r7
 8005376:	bc90      	pop	{r4, r7}
 8005378:	4770      	bx	lr
	...

0800537c <LL_ADC_SetChannelSingleDiff>:
{
 800537c:	b480      	push	{r7}
 800537e:	b085      	sub	sp, #20
 8005380:	af00      	add	r7, sp, #0
 8005382:	60f8      	str	r0, [r7, #12]
 8005384:	60b9      	str	r1, [r7, #8]
 8005386:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->DIFSEL,
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800538e:	68bb      	ldr	r3, [r7, #8]
 8005390:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005394:	43db      	mvns	r3, r3
 8005396:	401a      	ands	r2, r3
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	f003 0318 	and.w	r3, r3, #24
 800539e:	4908      	ldr	r1, [pc, #32]	; (80053c0 <LL_ADC_SetChannelSingleDiff+0x44>)
 80053a0:	40d9      	lsrs	r1, r3
 80053a2:	68bb      	ldr	r3, [r7, #8]
 80053a4:	400b      	ands	r3, r1
 80053a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80053aa:	431a      	orrs	r2, r3
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 80053b2:	bf00      	nop
 80053b4:	3714      	adds	r7, #20
 80053b6:	46bd      	mov	sp, r7
 80053b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053bc:	4770      	bx	lr
 80053be:	bf00      	nop
 80053c0:	0007ffff 	.word	0x0007ffff

080053c4 <LL_ADC_GetMultimode>:
{
 80053c4:	b480      	push	{r7}
 80053c6:	b083      	sub	sp, #12
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	689b      	ldr	r3, [r3, #8]
 80053d0:	f003 031f 	and.w	r3, r3, #31
}
 80053d4:	4618      	mov	r0, r3
 80053d6:	370c      	adds	r7, #12
 80053d8:	46bd      	mov	sp, r7
 80053da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053de:	4770      	bx	lr

080053e0 <LL_ADC_IsEnabled>:
{
 80053e0:	b480      	push	{r7}
 80053e2:	b083      	sub	sp, #12
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	689b      	ldr	r3, [r3, #8]
 80053ec:	f003 0301 	and.w	r3, r3, #1
 80053f0:	2b01      	cmp	r3, #1
 80053f2:	d101      	bne.n	80053f8 <LL_ADC_IsEnabled+0x18>
 80053f4:	2301      	movs	r3, #1
 80053f6:	e000      	b.n	80053fa <LL_ADC_IsEnabled+0x1a>
 80053f8:	2300      	movs	r3, #0
}
 80053fa:	4618      	mov	r0, r3
 80053fc:	370c      	adds	r7, #12
 80053fe:	46bd      	mov	sp, r7
 8005400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005404:	4770      	bx	lr

08005406 <LL_ADC_StartCalibration>:
{
 8005406:	b480      	push	{r7}
 8005408:	b083      	sub	sp, #12
 800540a:	af00      	add	r7, sp, #0
 800540c:	6078      	str	r0, [r7, #4]
 800540e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	689b      	ldr	r3, [r3, #8]
 8005414:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8005418:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800541c:	683a      	ldr	r2, [r7, #0]
 800541e:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8005422:	4313      	orrs	r3, r2
 8005424:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	609a      	str	r2, [r3, #8]
}
 800542c:	bf00      	nop
 800542e:	370c      	adds	r7, #12
 8005430:	46bd      	mov	sp, r7
 8005432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005436:	4770      	bx	lr

08005438 <LL_ADC_IsCalibrationOnGoing>:
{
 8005438:	b480      	push	{r7}
 800543a:	b083      	sub	sp, #12
 800543c:	af00      	add	r7, sp, #0
 800543e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	689b      	ldr	r3, [r3, #8]
 8005444:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005448:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800544c:	d101      	bne.n	8005452 <LL_ADC_IsCalibrationOnGoing+0x1a>
 800544e:	2301      	movs	r3, #1
 8005450:	e000      	b.n	8005454 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8005452:	2300      	movs	r3, #0
}
 8005454:	4618      	mov	r0, r3
 8005456:	370c      	adds	r7, #12
 8005458:	46bd      	mov	sp, r7
 800545a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545e:	4770      	bx	lr

08005460 <LL_ADC_REG_IsConversionOngoing>:
{
 8005460:	b480      	push	{r7}
 8005462:	b083      	sub	sp, #12
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	689b      	ldr	r3, [r3, #8]
 800546c:	f003 0304 	and.w	r3, r3, #4
 8005470:	2b04      	cmp	r3, #4
 8005472:	d101      	bne.n	8005478 <LL_ADC_REG_IsConversionOngoing+0x18>
 8005474:	2301      	movs	r3, #1
 8005476:	e000      	b.n	800547a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005478:	2300      	movs	r3, #0
}
 800547a:	4618      	mov	r0, r3
 800547c:	370c      	adds	r7, #12
 800547e:	46bd      	mov	sp, r7
 8005480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005484:	4770      	bx	lr

08005486 <LL_ADC_INJ_StartConversion>:
{
 8005486:	b480      	push	{r7}
 8005488:	b083      	sub	sp, #12
 800548a:	af00      	add	r7, sp, #0
 800548c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	689b      	ldr	r3, [r3, #8]
 8005492:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005496:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800549a:	f043 0208 	orr.w	r2, r3, #8
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	609a      	str	r2, [r3, #8]
}
 80054a2:	bf00      	nop
 80054a4:	370c      	adds	r7, #12
 80054a6:	46bd      	mov	sp, r7
 80054a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ac:	4770      	bx	lr

080054ae <LL_ADC_INJ_IsConversionOngoing>:
{
 80054ae:	b480      	push	{r7}
 80054b0:	b083      	sub	sp, #12
 80054b2:	af00      	add	r7, sp, #0
 80054b4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	689b      	ldr	r3, [r3, #8]
 80054ba:	f003 0308 	and.w	r3, r3, #8
 80054be:	2b08      	cmp	r3, #8
 80054c0:	d101      	bne.n	80054c6 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80054c2:	2301      	movs	r3, #1
 80054c4:	e000      	b.n	80054c8 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80054c6:	2300      	movs	r3, #0
}
 80054c8:	4618      	mov	r0, r3
 80054ca:	370c      	adds	r7, #12
 80054cc:	46bd      	mov	sp, r7
 80054ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d2:	4770      	bx	lr

080054d4 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b084      	sub	sp, #16
 80054d8:	af00      	add	r7, sp, #0
 80054da:	6078      	str	r0, [r7, #4]
 80054dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80054de:	2300      	movs	r3, #0
 80054e0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80054e8:	2b01      	cmp	r3, #1
 80054ea:	d101      	bne.n	80054f0 <HAL_ADCEx_Calibration_Start+0x1c>
 80054ec:	2302      	movs	r3, #2
 80054ee:	e04d      	b.n	800558c <HAL_ADCEx_Calibration_Start+0xb8>
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2201      	movs	r2, #1
 80054f4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80054f8:	6878      	ldr	r0, [r7, #4]
 80054fa:	f7ff fdfd 	bl	80050f8 <ADC_Disable>
 80054fe:	4603      	mov	r3, r0
 8005500:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8005502:	7bfb      	ldrb	r3, [r7, #15]
 8005504:	2b00      	cmp	r3, #0
 8005506:	d136      	bne.n	8005576 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800550c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8005510:	f023 0302 	bic.w	r3, r3, #2
 8005514:	f043 0202 	orr.w	r2, r3, #2
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	65da      	str	r2, [r3, #92]	; 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	6839      	ldr	r1, [r7, #0]
 8005522:	4618      	mov	r0, r3
 8005524:	f7ff ff6f 	bl	8005406 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005528:	e014      	b.n	8005554 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800552a:	68bb      	ldr	r3, [r7, #8]
 800552c:	3301      	adds	r3, #1
 800552e:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8005530:	68bb      	ldr	r3, [r7, #8]
 8005532:	4a18      	ldr	r2, [pc, #96]	; (8005594 <HAL_ADCEx_Calibration_Start+0xc0>)
 8005534:	4293      	cmp	r3, r2
 8005536:	d90d      	bls.n	8005554 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800553c:	f023 0312 	bic.w	r3, r3, #18
 8005540:	f043 0210 	orr.w	r2, r3, #16
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	65da      	str	r2, [r3, #92]	; 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2200      	movs	r2, #0
 800554c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8005550:	2301      	movs	r3, #1
 8005552:	e01b      	b.n	800558c <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	4618      	mov	r0, r3
 800555a:	f7ff ff6d 	bl	8005438 <LL_ADC_IsCalibrationOnGoing>
 800555e:	4603      	mov	r3, r0
 8005560:	2b00      	cmp	r3, #0
 8005562:	d1e2      	bne.n	800552a <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005568:	f023 0303 	bic.w	r3, r3, #3
 800556c:	f043 0201 	orr.w	r2, r3, #1
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	65da      	str	r2, [r3, #92]	; 0x5c
 8005574:	e005      	b.n	8005582 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800557a:	f043 0210 	orr.w	r2, r3, #16
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	2200      	movs	r2, #0
 8005586:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800558a:	7bfb      	ldrb	r3, [r7, #15]
}
 800558c:	4618      	mov	r0, r3
 800558e:	3710      	adds	r7, #16
 8005590:	46bd      	mov	sp, r7
 8005592:	bd80      	pop	{r7, pc}
 8005594:	0004de01 	.word	0x0004de01

08005598 <HAL_ADCEx_InjectedStart_IT>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart_IT(ADC_HandleTypeDef *hadc)
{
 8005598:	b580      	push	{r7, lr}
 800559a:	b086      	sub	sp, #24
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_config_injected_queue;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80055a0:	486e      	ldr	r0, [pc, #440]	; (800575c <HAL_ADCEx_InjectedStart_IT+0x1c4>)
 80055a2:	f7ff ff0f 	bl	80053c4 <LL_ADC_GetMultimode>
 80055a6:	6178      	str	r0, [r7, #20]
#endif

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	4618      	mov	r0, r3
 80055ae:	f7ff ff7e 	bl	80054ae <LL_ADC_INJ_IsConversionOngoing>
 80055b2:	4603      	mov	r3, r0
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d001      	beq.n	80055bc <HAL_ADCEx_InjectedStart_IT+0x24>
  {
    return HAL_BUSY;
 80055b8:	2302      	movs	r3, #2
 80055ba:	e0ca      	b.n	8005752 <HAL_ADCEx_InjectedStart_IT+0x1ba>
       If JQDIS is not set at that point, returns an error
       - since software trigger detection is disabled. User needs to
       resort to HAL_ADCEx_DisableInjectedQueue() API to set JQDIS.
       - or (if JQDIS is intentionally reset) since JEXTEN = 0 which means
         the queue is empty */
    tmp_config_injected_queue = READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	68db      	ldr	r3, [r3, #12]
 80055c2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80055c6:	613b      	str	r3, [r7, #16]

    if ((READ_BIT(hadc->Instance->JSQR, ADC_JSQR_JEXTEN) == 0UL)
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80055ce:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d10a      	bne.n	80055ec <HAL_ADCEx_InjectedStart_IT+0x54>
        && (tmp_config_injected_queue == 0UL)
 80055d6:	693b      	ldr	r3, [r7, #16]
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d107      	bne.n	80055ec <HAL_ADCEx_InjectedStart_IT+0x54>
       )
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055e0:	f043 0220 	orr.w	r2, r3, #32
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 80055e8:	2301      	movs	r3, #1
 80055ea:	e0b2      	b.n	8005752 <HAL_ADCEx_InjectedStart_IT+0x1ba>
    }

    /* Process locked */
    __HAL_LOCK(hadc);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80055f2:	2b01      	cmp	r3, #1
 80055f4:	d101      	bne.n	80055fa <HAL_ADCEx_InjectedStart_IT+0x62>
 80055f6:	2302      	movs	r3, #2
 80055f8:	e0ab      	b.n	8005752 <HAL_ADCEx_InjectedStart_IT+0x1ba>
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	2201      	movs	r2, #1
 80055fe:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8005602:	6878      	ldr	r0, [r7, #4]
 8005604:	f7ff fd1e 	bl	8005044 <ADC_Enable>
 8005608:	4603      	mov	r3, r0
 800560a:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800560c:	7bfb      	ldrb	r3, [r7, #15]
 800560e:	2b00      	cmp	r3, #0
 8005610:	f040 809a 	bne.w	8005748 <HAL_ADCEx_InjectedStart_IT+0x1b0>
    {
      /* Check if a regular conversion is ongoing */
      if ((hadc->State & HAL_ADC_STATE_REG_BUSY) != 0UL)
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005618:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800561c:	2b00      	cmp	r3, #0
 800561e:	d006      	beq.n	800562e <HAL_ADCEx_InjectedStart_IT+0x96>
      {
        /* Reset ADC error code field related to injected conversions only */
        CLEAR_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005624:	f023 0208 	bic.w	r2, r3, #8
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	661a      	str	r2, [r3, #96]	; 0x60
 800562c:	e002      	b.n	8005634 <HAL_ADCEx_InjectedStart_IT+0x9c>
      }
      else
      {
        /* Set ADC error code to none */
        ADC_CLEAR_ERRORCODE(hadc);
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	2200      	movs	r2, #0
 8005632:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Set ADC state                                                        */
      /* - Clear state bitfield related to injected group conversion results  */
      /* - Set state bitfield related to injected operation                   */
      ADC_STATE_CLR_SET(hadc->State,
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005638:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800563c:	f023 0301 	bic.w	r3, r3, #1
 8005640:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	4a44      	ldr	r2, [pc, #272]	; (8005760 <HAL_ADCEx_InjectedStart_IT+0x1c8>)
 800564e:	4293      	cmp	r3, r2
 8005650:	d002      	beq.n	8005658 <HAL_ADCEx_InjectedStart_IT+0xc0>
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	e001      	b.n	800565c <HAL_ADCEx_InjectedStart_IT+0xc4>
 8005658:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800565c:	687a      	ldr	r2, [r7, #4]
 800565e:	6812      	ldr	r2, [r2, #0]
 8005660:	4293      	cmp	r3, r2
 8005662:	d002      	beq.n	800566a <HAL_ADCEx_InjectedStart_IT+0xd2>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005664:	697b      	ldr	r3, [r7, #20]
 8005666:	2b00      	cmp	r3, #0
 8005668:	d105      	bne.n	8005676 <HAL_ADCEx_InjectedStart_IT+0xde>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800566e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	65da      	str	r2, [r3, #92]	; 0x5c
      }
#endif

      /* Clear ADC group injected group conversion flag */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	2260      	movs	r2, #96	; 0x60
 800567c:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	2200      	movs	r2, #0
 8005682:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

      /* Enable ADC Injected context queue overflow interrupt if this feature   */
      /* is enabled.                                                            */
      if ((hadc->Instance->CFGR & ADC_CFGR_JQM) != 0UL)
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	68db      	ldr	r3, [r3, #12]
 800568c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005690:	2b00      	cmp	r3, #0
 8005692:	d007      	beq.n	80056a4 <HAL_ADCEx_InjectedStart_IT+0x10c>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_FLAG_JQOVF);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	685a      	ldr	r2, [r3, #4]
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80056a2:	605a      	str	r2, [r3, #4]
      }

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	699b      	ldr	r3, [r3, #24]
 80056a8:	2b08      	cmp	r3, #8
 80056aa:	d110      	bne.n	80056ce <HAL_ADCEx_InjectedStart_IT+0x136>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	685a      	ldr	r2, [r3, #4]
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f022 0220 	bic.w	r2, r2, #32
 80056ba:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	685a      	ldr	r2, [r3, #4]
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80056ca:	605a      	str	r2, [r3, #4]
          break;
 80056cc:	e010      	b.n	80056f0 <HAL_ADCEx_InjectedStart_IT+0x158>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	685a      	ldr	r2, [r3, #4]
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80056dc:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	685a      	ldr	r2, [r3, #4]
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	f042 0220 	orr.w	r2, r2, #32
 80056ec:	605a      	str	r2, [r3, #4]
          break;
 80056ee:	bf00      	nop
      /*    - if multimode only concerns regular conversion, ADC is enabled     */
      /*     and conversion is started.                                         */
      /* If ADC is master or independent,                                       */
      /*    - ADC is enabled and conversion is started.                         */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	4a1a      	ldr	r2, [pc, #104]	; (8005760 <HAL_ADCEx_InjectedStart_IT+0x1c8>)
 80056f6:	4293      	cmp	r3, r2
 80056f8:	d002      	beq.n	8005700 <HAL_ADCEx_InjectedStart_IT+0x168>
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	e001      	b.n	8005704 <HAL_ADCEx_InjectedStart_IT+0x16c>
 8005700:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8005704:	687a      	ldr	r2, [r7, #4]
 8005706:	6812      	ldr	r2, [r2, #0]
 8005708:	4293      	cmp	r3, r2
 800570a:	d008      	beq.n	800571e <HAL_ADCEx_InjectedStart_IT+0x186>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800570c:	697b      	ldr	r3, [r7, #20]
 800570e:	2b00      	cmp	r3, #0
 8005710:	d005      	beq.n	800571e <HAL_ADCEx_InjectedStart_IT+0x186>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8005712:	697b      	ldr	r3, [r7, #20]
 8005714:	2b06      	cmp	r3, #6
 8005716:	d002      	beq.n	800571e <HAL_ADCEx_InjectedStart_IT+0x186>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8005718:	697b      	ldr	r3, [r7, #20]
 800571a:	2b07      	cmp	r3, #7
 800571c:	d10d      	bne.n	800573a <HAL_ADCEx_InjectedStart_IT+0x1a2>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	4618      	mov	r0, r3
 8005724:	f7ff fdf3 	bl	800530e <LL_ADC_INJ_GetTrigAuto>
 8005728:	4603      	mov	r3, r0
 800572a:	2b00      	cmp	r3, #0
 800572c:	d110      	bne.n	8005750 <HAL_ADCEx_InjectedStart_IT+0x1b8>
        {
          LL_ADC_INJ_StartConversion(hadc->Instance);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	4618      	mov	r0, r3
 8005734:	f7ff fea7 	bl	8005486 <LL_ADC_INJ_StartConversion>
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 8005738:	e00a      	b.n	8005750 <HAL_ADCEx_InjectedStart_IT+0x1b8>
        }
      }
      else
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800573e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	65da      	str	r2, [r3, #92]	; 0x5c
 8005746:	e003      	b.n	8005750 <HAL_ADCEx_InjectedStart_IT+0x1b8>

    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2200      	movs	r2, #0
 800574c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
    }

    /* Return function status */
    return tmp_hal_status;
 8005750:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8005752:	4618      	mov	r0, r3
 8005754:	3718      	adds	r7, #24
 8005756:	46bd      	mov	sp, r7
 8005758:	bd80      	pop	{r7, pc}
 800575a:	bf00      	nop
 800575c:	50000300 	.word	0x50000300
 8005760:	50000100 	.word	0x50000100

08005764 <HAL_ADCEx_InjectedGetValue>:
  *            @arg @ref ADC_INJECTED_RANK_3 ADC group injected rank 3
  *            @arg @ref ADC_INJECTED_RANK_4 ADC group injected rank 4
  * @retval ADC group injected conversion data
  */
uint32_t HAL_ADCEx_InjectedGetValue(ADC_HandleTypeDef *hadc, uint32_t InjectedRank)
{
 8005764:	b480      	push	{r7}
 8005766:	b085      	sub	sp, #20
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
 800576c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_INJECTED_RANK(InjectedRank));

  /* Get ADC converted value */
  switch (InjectedRank)
 800576e:	683b      	ldr	r3, [r7, #0]
 8005770:	f240 2215 	movw	r2, #533	; 0x215
 8005774:	4293      	cmp	r3, r2
 8005776:	d00e      	beq.n	8005796 <HAL_ADCEx_InjectedGetValue+0x32>
 8005778:	f240 321b 	movw	r2, #795	; 0x31b
 800577c:	4293      	cmp	r3, r2
 800577e:	d004      	beq.n	800578a <HAL_ADCEx_InjectedGetValue+0x26>
 8005780:	f240 120f 	movw	r2, #271	; 0x10f
 8005784:	4293      	cmp	r3, r2
 8005786:	d00c      	beq.n	80057a2 <HAL_ADCEx_InjectedGetValue+0x3e>
 8005788:	e011      	b.n	80057ae <HAL_ADCEx_InjectedGetValue+0x4a>
  {
    case ADC_INJECTED_RANK_4:
      tmp_jdr = hadc->Instance->JDR4;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005792:	60fb      	str	r3, [r7, #12]
      break;
 8005794:	e011      	b.n	80057ba <HAL_ADCEx_InjectedGetValue+0x56>
    case ADC_INJECTED_RANK_3:
      tmp_jdr = hadc->Instance->JDR3;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800579e:	60fb      	str	r3, [r7, #12]
      break;
 80057a0:	e00b      	b.n	80057ba <HAL_ADCEx_InjectedGetValue+0x56>
    case ADC_INJECTED_RANK_2:
      tmp_jdr = hadc->Instance->JDR2;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80057aa:	60fb      	str	r3, [r7, #12]
      break;
 80057ac:	e005      	b.n	80057ba <HAL_ADCEx_InjectedGetValue+0x56>
    case ADC_INJECTED_RANK_1:
    default:
      tmp_jdr = hadc->Instance->JDR1;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80057b6:	60fb      	str	r3, [r7, #12]
      break;
 80057b8:	bf00      	nop
  }

  /* Return ADC converted value */
  return tmp_jdr;
 80057ba:	68fb      	ldr	r3, [r7, #12]
}
 80057bc:	4618      	mov	r0, r3
 80057be:	3714      	adds	r7, #20
 80057c0:	46bd      	mov	sp, r7
 80057c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c6:	4770      	bx	lr

080057c8 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 80057c8:	b480      	push	{r7}
 80057ca:	b083      	sub	sp, #12
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 80057d0:	bf00      	nop
 80057d2:	370c      	adds	r7, #12
 80057d4:	46bd      	mov	sp, r7
 80057d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057da:	4770      	bx	lr

080057dc <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 80057dc:	b480      	push	{r7}
 80057de:	b083      	sub	sp, #12
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80057e4:	bf00      	nop
 80057e6:	370c      	adds	r7, #12
 80057e8:	46bd      	mov	sp, r7
 80057ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ee:	4770      	bx	lr

080057f0 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 80057f0:	b480      	push	{r7}
 80057f2:	b083      	sub	sp, #12
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80057f8:	bf00      	nop
 80057fa:	370c      	adds	r7, #12
 80057fc:	46bd      	mov	sp, r7
 80057fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005802:	4770      	bx	lr

08005804 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8005804:	b480      	push	{r7}
 8005806:	b083      	sub	sp, #12
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 800580c:	bf00      	nop
 800580e:	370c      	adds	r7, #12
 8005810:	46bd      	mov	sp, r7
 8005812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005816:	4770      	bx	lr

08005818 <HAL_ADCEx_InjectedConfigChannel>:
  * @param sConfigInjected Structure of ADC injected group and ADC channel for
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc, ADC_InjectionConfTypeDef *sConfigInjected)
{
 8005818:	b580      	push	{r7, lr}
 800581a:	b0a8      	sub	sp, #160	; 0xa0
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
 8005820:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005822:	2300      	movs	r3, #0
 8005824:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0;
 8005828:	2300      	movs	r3, #0
 800582a:	60fb      	str	r3, [r7, #12]

  uint32_t tmp_JSQR_ContextQueueBeingBuilt = 0U;
 800582c:	2300      	movs	r3, #0
 800582e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8005838:	2b01      	cmp	r3, #1
 800583a:	d102      	bne.n	8005842 <HAL_ADCEx_InjectedConfigChannel+0x2a>
 800583c:	2302      	movs	r3, #2
 800583e:	f000 bc39 	b.w	80060b4 <HAL_ADCEx_InjectedConfigChannel+0x89c>
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	2201      	movs	r2, #1
 8005846:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */

  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	695b      	ldr	r3, [r3, #20]
 800584e:	2b00      	cmp	r3, #0
 8005850:	d003      	beq.n	800585a <HAL_ADCEx_InjectedConfigChannel+0x42>
      (sConfigInjected->InjectedNbrOfConversion == 1U))
 8005852:	683b      	ldr	r3, [r7, #0]
 8005854:	6a1b      	ldr	r3, [r3, #32]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8005856:	2b01      	cmp	r3, #1
 8005858:	d130      	bne.n	80058bc <HAL_ADCEx_InjectedConfigChannel+0xa4>
    /*    (scan mode disabled, only rank 1 used)                              */
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - channel set to rank 1 (scan mode disabled, only rank 1 can be used) */

    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 800585a:	683b      	ldr	r3, [r7, #0]
 800585c:	685b      	ldr	r3, [r3, #4]
 800585e:	2b09      	cmp	r3, #9
 8005860:	d179      	bne.n	8005956 <HAL_ADCEx_InjectedConfigChannel+0x13e>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005866:	2b00      	cmp	r3, #0
 8005868:	d010      	beq.n	800588c <HAL_ADCEx_InjectedConfigChannel+0x74>
      {
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 800586a:	683b      	ldr	r3, [r7, #0]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	0e9b      	lsrs	r3, r3, #26
 8005870:	025b      	lsls	r3, r3, #9
 8005872:	f403 5278 	and.w	r2, r3, #15872	; 0x3e00
                                           | (sConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800587a:	f003 037c 	and.w	r3, r3, #124	; 0x7c
 800587e:	431a      	orrs	r2, r3
                                           | sConfigInjected->ExternalTrigInjecConvEdge
 8005880:	683b      	ldr	r3, [r7, #0]
 8005882:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8005884:	4313      	orrs	r3, r2
 8005886:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800588a:	e007      	b.n	800589c <HAL_ADCEx_InjectedConfigChannel+0x84>
                                          );
      }
      else
      {
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1));
 800588c:	683b      	ldr	r3, [r7, #0]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	0e9b      	lsrs	r3, r3, #26
 8005892:	025b      	lsls	r3, r3, #9
 8005894:	f403 5378 	and.w	r3, r3, #15872	; 0x3e00
 8005898:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
      }

      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_JSQR_ContextQueueBeingBuilt);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80058a2:	4ba3      	ldr	r3, [pc, #652]	; (8005b30 <HAL_ADCEx_InjectedConfigChannel+0x318>)
 80058a4:	4013      	ands	r3, r2
 80058a6:	687a      	ldr	r2, [r7, #4]
 80058a8:	6812      	ldr	r2, [r2, #0]
 80058aa:	f8d7 1098 	ldr.w	r1, [r7, #152]	; 0x98
 80058ae:	430b      	orrs	r3, r1
 80058b0:	64d3      	str	r3, [r2, #76]	; 0x4c
      /* For debug and informative reasons, hadc handle saves JSQR setting */
      hadc->InjectionConfig.ContextQueue = tmp_JSQR_ContextQueueBeingBuilt;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 80058b8:	665a      	str	r2, [r3, #100]	; 0x64
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 80058ba:	e04c      	b.n	8005956 <HAL_ADCEx_InjectedConfigChannel+0x13e>
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger.                     */

    /* if hadc->InjectionConfig.ChannelCount is equal to 0, this is the first */
    /*   call of the context under setting                                    */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d11d      	bne.n	8005900 <HAL_ADCEx_InjectedConfigChannel+0xe8>
    {
      /* Initialize number of channels that will be configured on the context */
      /*  being built                                                         */
      hadc->InjectionConfig.ChannelCount = sConfigInjected->InjectedNbrOfConversion;
 80058c4:	683b      	ldr	r3, [r7, #0]
 80058c6:	6a1a      	ldr	r2, [r3, #32]
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	669a      	str	r2, [r3, #104]	; 0x68
      /* Handle hadc saves the context under build up over each HAL_ADCEx_InjectedConfigChannel()
         call, this context will be written in JSQR register at the last call.
         At this point, the context is merely reset  */
      hadc->InjectionConfig.ContextQueue = 0x00000000U;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2200      	movs	r2, #0
 80058d0:	665a      	str	r2, [r3, #100]	; 0x64
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 80058d2:	683b      	ldr	r3, [r7, #0]
 80058d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d00d      	beq.n	80058f6 <HAL_ADCEx_InjectedConfigChannel+0xde>
      {
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U)
 80058da:	683b      	ldr	r3, [r7, #0]
 80058dc:	6a1b      	ldr	r3, [r3, #32]
 80058de:	1e5a      	subs	r2, r3, #1
                                           | (sConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 80058e0:	683b      	ldr	r3, [r7, #0]
 80058e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058e4:	f003 037c 	and.w	r3, r3, #124	; 0x7c
 80058e8:	431a      	orrs	r2, r3
                                           | sConfigInjected->ExternalTrigInjecConvEdge
 80058ea:	683b      	ldr	r3, [r7, #0]
 80058ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U)
 80058ee:	4313      	orrs	r3, r2
 80058f0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80058f4:	e004      	b.n	8005900 <HAL_ADCEx_InjectedConfigChannel+0xe8>
                                          );
      }
      else
      {
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U));
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	6a1b      	ldr	r3, [r3, #32]
 80058fa:	3b01      	subs	r3, #1
 80058fc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    /*    related to each channel: channel rank sequence                    */
    /* Clear the old JSQx bits for the selected rank */
    tmp_JSQR_ContextQueueBeingBuilt &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, sConfigInjected->InjectedRank);

    /* Set the JSQx bits for the selected rank */
    tmp_JSQR_ContextQueueBeingBuilt |= ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank);
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	0e9b      	lsrs	r3, r3, #26
 8005906:	f003 021f 	and.w	r2, r3, #31
 800590a:	683b      	ldr	r3, [r7, #0]
 800590c:	685b      	ldr	r3, [r3, #4]
 800590e:	f003 031f 	and.w	r3, r3, #31
 8005912:	fa02 f303 	lsl.w	r3, r2, r3
 8005916:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800591a:	4313      	orrs	r3, r2
 800591c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

    /* Decrease channel count  */
    hadc->InjectionConfig.ChannelCount--;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005924:	1e5a      	subs	r2, r3, #1
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	669a      	str	r2, [r3, #104]	; 0x68

    /* 3. tmp_JSQR_ContextQueueBeingBuilt is fully built for this HAL_ADCEx_InjectedConfigChannel()
          call, aggregate the setting to those already built during the previous
          HAL_ADCEx_InjectedConfigChannel() calls (for the same context of course)  */
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800592e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005932:	431a      	orrs	r2, r3
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	665a      	str	r2, [r3, #100]	; 0x64

    /* 4. End of context setting: if this is the last channel set, then write context
        into register JSQR and make it enter into queue                   */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800593c:	2b00      	cmp	r3, #0
 800593e:	d10a      	bne.n	8005956 <HAL_ADCEx_InjectedConfigChannel+0x13e>
    {
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005946:	4b7a      	ldr	r3, [pc, #488]	; (8005b30 <HAL_ADCEx_InjectedConfigChannel+0x318>)
 8005948:	4013      	ands	r3, r2
 800594a:	687a      	ldr	r2, [r7, #4]
 800594c:	6e51      	ldr	r1, [r2, #100]	; 0x64
 800594e:	687a      	ldr	r2, [r7, #4]
 8005950:	6812      	ldr	r2, [r2, #0]
 8005952:	430b      	orrs	r3, r1
 8005954:	64d3      	str	r3, [r2, #76]	; 0x4c
  /* conversion on going on injected group:                                   */
  /*  - Injected context queue: Queue disable (active context is kept) or     */
  /*    enable (context decremented, up to 2 contexts queued)                 */
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	4618      	mov	r0, r3
 800595c:	f7ff fda7 	bl	80054ae <LL_ADC_INJ_IsConversionOngoing>
 8005960:	4603      	mov	r3, r0
 8005962:	2b00      	cmp	r3, #0
 8005964:	d124      	bne.n	80059b0 <HAL_ADCEx_InjectedConfigChannel+0x198>
  {
    /* If auto-injected mode is disabled: no constraint                       */
    if (sConfigInjected->AutoInjectedConv == DISABLE)
 8005966:	683b      	ldr	r3, [r7, #0]
 8005968:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800596c:	2b00      	cmp	r3, #0
 800596e:	d112      	bne.n	8005996 <HAL_ADCEx_InjectedConfigChannel+0x17e>
    {
      MODIFY_REG(hadc->Instance->CFGR,
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	68db      	ldr	r3, [r3, #12]
 8005976:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800597a:	683b      	ldr	r3, [r7, #0]
 800597c:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8005980:	055a      	lsls	r2, r3, #21
 8005982:	683b      	ldr	r3, [r7, #0]
 8005984:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005988:	051b      	lsls	r3, r3, #20
 800598a:	431a      	orrs	r2, r3
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	430a      	orrs	r2, r1
 8005992:	60da      	str	r2, [r3, #12]
 8005994:	e00c      	b.n	80059b0 <HAL_ADCEx_InjectedConfigChannel+0x198>
    }
    /* If auto-injected mode is enabled: Injected discontinuous setting is    */
    /* discarded.                                                             */
    else
    {
      MODIFY_REG(hadc->Instance->CFGR,
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	68db      	ldr	r3, [r3, #12]
 800599c:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 80059a0:	683b      	ldr	r3, [r7, #0]
 80059a2:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80059a6:	055a      	lsls	r2, r3, #21
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	430a      	orrs	r2, r1
 80059ae:	60da      	str	r2, [r3, #12]
  /* conversion on going on regular and injected groups:                      */
  /*  - Automatic injected conversion: can be enabled if injected group       */
  /*    external triggers are disabled.                                       */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	4618      	mov	r0, r3
 80059b6:	f7ff fd53 	bl	8005460 <LL_ADC_REG_IsConversionOngoing>
 80059ba:	f8c7 0094 	str.w	r0, [r7, #148]	; 0x94
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	4618      	mov	r0, r3
 80059c4:	f7ff fd73 	bl	80054ae <LL_ADC_INJ_IsConversionOngoing>
 80059c8:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90

  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80059cc:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	f040 81d4 	bne.w	8005d7e <HAL_ADCEx_InjectedConfigChannel+0x566>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80059d6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80059da:	2b00      	cmp	r3, #0
 80059dc:	f040 81cf 	bne.w	8005d7e <HAL_ADCEx_InjectedConfigChannel+0x566>
     )
  {
    /* If injected group external triggers are disabled (set to injected      */
    /* software start): no constraint                                         */
    if ((sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 80059e0:	683b      	ldr	r3, [r7, #0]
 80059e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d003      	beq.n	80059f0 <HAL_ADCEx_InjectedConfigChannel+0x1d8>
        || (sConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 80059e8:	683b      	ldr	r3, [r7, #0]
 80059ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d116      	bne.n	8005a1e <HAL_ADCEx_InjectedConfigChannel+0x206>
    {
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 80059f0:	683b      	ldr	r3, [r7, #0]
 80059f2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80059f6:	2b01      	cmp	r3, #1
 80059f8:	d108      	bne.n	8005a0c <HAL_ADCEx_InjectedConfigChannel+0x1f4>
      {
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	68da      	ldr	r2, [r3, #12]
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8005a08:	60da      	str	r2, [r3, #12]
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 8005a0a:	e01f      	b.n	8005a4c <HAL_ADCEx_InjectedConfigChannel+0x234>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	68da      	ldr	r2, [r3, #12]
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 8005a1a:	60da      	str	r2, [r3, #12]
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 8005a1c:	e016      	b.n	8005a4c <HAL_ADCEx_InjectedConfigChannel+0x234>
    }
    /* If Automatic injected conversion was intended to be set and could not  */
    /* due to injected group external triggers enabled, error is reported.    */
    else
    {
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005a24:	2b01      	cmp	r3, #1
 8005a26:	d109      	bne.n	8005a3c <HAL_ADCEx_InjectedConfigChannel+0x224>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a2c:	f043 0220 	orr.w	r2, r3, #32
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	65da      	str	r2, [r3, #92]	; 0x5c

        tmp_hal_status = HAL_ERROR;
 8005a34:	2301      	movs	r3, #1
 8005a36:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
 8005a3a:	e007      	b.n	8005a4c <HAL_ADCEx_InjectedConfigChannel+0x234>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	68da      	ldr	r2, [r3, #12]
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 8005a4a:	60da      	str	r2, [r3, #12]
      }
    }

    if (sConfigInjected->InjecOversamplingMode == ENABLE)
 8005a4c:	683b      	ldr	r3, [r7, #0]
 8005a4e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005a52:	2b01      	cmp	r3, #1
 8005a54:	d110      	bne.n	8005a78 <HAL_ADCEx_InjectedConfigChannel+0x260>
      /* Configuration of Injected Oversampler:                                 */
      /*  - Oversampling Ratio                                                  */
      /*  - Right bit shift                                                     */

      /* Enable OverSampling mode */
      MODIFY_REG(hadc->Instance->CFGR2,
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	691b      	ldr	r3, [r3, #16]
 8005a5c:	f423 72ff 	bic.w	r2, r3, #510	; 0x1fe
 8005a60:	683b      	ldr	r3, [r7, #0]
 8005a62:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005a64:	683b      	ldr	r3, [r7, #0]
 8005a66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a68:	430b      	orrs	r3, r1
 8005a6a:	431a      	orrs	r2, r3
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	f042 0202 	orr.w	r2, r2, #2
 8005a74:	611a      	str	r2, [r3, #16]
 8005a76:	e007      	b.n	8005a88 <HAL_ADCEx_InjectedConfigChannel+0x270>
                );
    }
    else
    {
      /* Disable Regular OverSampling */
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	691a      	ldr	r2, [r3, #16]
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f022 0202 	bic.w	r2, r2, #2
 8005a86:	611a      	str	r2, [r3, #16]
    }

    /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
    if (sConfigInjected->InjectedSamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8005a88:	683b      	ldr	r3, [r7, #0]
 8005a8a:	689b      	ldr	r3, [r3, #8]
 8005a8c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005a90:	d10f      	bne.n	8005ab2 <HAL_ADCEx_InjectedConfigChannel+0x29a>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfigInjected->InjectedChannel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	6818      	ldr	r0, [r3, #0]
 8005a96:	683b      	ldr	r3, [r7, #0]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	4619      	mov	r1, r3
 8005a9e:	f7ff fc44 	bl	800532a <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8005aaa:	4618      	mov	r0, r3
 8005aac:	f7ff fc1c 	bl	80052e8 <LL_ADC_SetSamplingTimeCommonConfig>
 8005ab0:	e00e      	b.n	8005ad0 <HAL_ADCEx_InjectedConfigChannel+0x2b8>
    }
    else
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfigInjected->InjectedChannel, sConfigInjected->InjectedSamplingTime);
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	6818      	ldr	r0, [r3, #0]
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	6819      	ldr	r1, [r3, #0]
 8005aba:	683b      	ldr	r3, [r7, #0]
 8005abc:	689b      	ldr	r3, [r3, #8]
 8005abe:	461a      	mov	r2, r3
 8005ac0:	f7ff fc33 	bl	800532a <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	2100      	movs	r1, #0
 8005aca:	4618      	mov	r0, r3
 8005acc:	f7ff fc0c 	bl	80052e8 <LL_ADC_SetSamplingTimeCommonConfig>

    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset with respect to the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	695a      	ldr	r2, [r3, #20]
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	68db      	ldr	r3, [r3, #12]
 8005ada:	08db      	lsrs	r3, r3, #3
 8005adc:	f003 0303 	and.w	r3, r3, #3
 8005ae0:	005b      	lsls	r3, r3, #1
 8005ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ae6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c

    if (sConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 8005aea:	683b      	ldr	r3, [r7, #0]
 8005aec:	691b      	ldr	r3, [r3, #16]
 8005aee:	2b04      	cmp	r3, #4
 8005af0:	d025      	beq.n	8005b3e <HAL_ADCEx_InjectedConfigChannel+0x326>
    {
      /* Set ADC selected offset number */
      LL_ADC_SetOffset(hadc->Instance, sConfigInjected->InjectedOffsetNumber, sConfigInjected->InjectedChannel,
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6818      	ldr	r0, [r3, #0]
 8005af6:	683b      	ldr	r3, [r7, #0]
 8005af8:	6919      	ldr	r1, [r3, #16]
 8005afa:	683b      	ldr	r3, [r7, #0]
 8005afc:	681a      	ldr	r2, [r3, #0]
 8005afe:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005b02:	f7ff fb73 	bl	80051ec <LL_ADC_SetOffset>
                       tmpOffsetShifted);

      /* Set ADC selected offset sign & saturation */
      LL_ADC_SetOffsetSign(hadc->Instance, sConfigInjected->InjectedOffsetNumber, sConfigInjected->InjectedOffsetSign);
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	6818      	ldr	r0, [r3, #0]
 8005b0a:	683b      	ldr	r3, [r7, #0]
 8005b0c:	6919      	ldr	r1, [r3, #16]
 8005b0e:	683b      	ldr	r3, [r7, #0]
 8005b10:	699b      	ldr	r3, [r3, #24]
 8005b12:	461a      	mov	r2, r3
 8005b14:	f7ff fbb8 	bl	8005288 <LL_ADC_SetOffsetSign>
      LL_ADC_SetOffsetSaturation(hadc->Instance, sConfigInjected->InjectedOffsetNumber,
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	6818      	ldr	r0, [r3, #0]
 8005b1c:	683b      	ldr	r3, [r7, #0]
 8005b1e:	6919      	ldr	r1, [r3, #16]
                                 (sConfigInjected->InjectedOffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8005b20:	683b      	ldr	r3, [r7, #0]
 8005b22:	7f1b      	ldrb	r3, [r3, #28]
      LL_ADC_SetOffsetSaturation(hadc->Instance, sConfigInjected->InjectedOffsetNumber,
 8005b24:	2b01      	cmp	r3, #1
 8005b26:	d105      	bne.n	8005b34 <HAL_ADCEx_InjectedConfigChannel+0x31c>
 8005b28:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005b2c:	e003      	b.n	8005b36 <HAL_ADCEx_InjectedConfigChannel+0x31e>
 8005b2e:	bf00      	nop
 8005b30:	04104000 	.word	0x04104000
 8005b34:	2300      	movs	r3, #0
 8005b36:	461a      	mov	r2, r3
 8005b38:	f7ff fbbe 	bl	80052b8 <LL_ADC_SetOffsetSaturation>
 8005b3c:	e11f      	b.n	8005d7e <HAL_ADCEx_InjectedConfigChannel+0x566>
    }
    else
    {
      /* Scan each offset register to check if the selected channel is targeted. */
      /* If this is the case, the corresponding offset number is disabled.       */
      if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	2100      	movs	r1, #0
 8005b44:	4618      	mov	r0, r3
 8005b46:	f7ff fb73 	bl	8005230 <LL_ADC_GetOffsetChannel>
 8005b4a:	4603      	mov	r3, r0
 8005b4c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d10a      	bne.n	8005b6a <HAL_ADCEx_InjectedConfigChannel+0x352>
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	2100      	movs	r1, #0
 8005b5a:	4618      	mov	r0, r3
 8005b5c:	f7ff fb68 	bl	8005230 <LL_ADC_GetOffsetChannel>
 8005b60:	4603      	mov	r3, r0
 8005b62:	0e9b      	lsrs	r3, r3, #26
 8005b64:	f003 021f 	and.w	r2, r3, #31
 8005b68:	e014      	b.n	8005b94 <HAL_ADCEx_InjectedConfigChannel+0x37c>
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	2100      	movs	r1, #0
 8005b70:	4618      	mov	r0, r3
 8005b72:	f7ff fb5d 	bl	8005230 <LL_ADC_GetOffsetChannel>
 8005b76:	4603      	mov	r3, r0
 8005b78:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b7c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005b80:	fa93 f3a3 	rbit	r3, r3
 8005b84:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005b88:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005b8c:	fab3 f383 	clz	r3, r3
 8005b90:	b2db      	uxtb	r3, r3
 8005b92:	461a      	mov	r2, r3
 8005b94:	683b      	ldr	r3, [r7, #0]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d105      	bne.n	8005bac <HAL_ADCEx_InjectedConfigChannel+0x394>
 8005ba0:	683b      	ldr	r3, [r7, #0]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	0e9b      	lsrs	r3, r3, #26
 8005ba6:	f003 031f 	and.w	r3, r3, #31
 8005baa:	e00a      	b.n	8005bc2 <HAL_ADCEx_InjectedConfigChannel+0x3aa>
 8005bac:	683b      	ldr	r3, [r7, #0]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005bb2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005bb4:	fa93 f3a3 	rbit	r3, r3
 8005bb8:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 8005bba:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005bbc:	fab3 f383 	clz	r3, r3
 8005bc0:	b2db      	uxtb	r3, r3
 8005bc2:	429a      	cmp	r2, r3
 8005bc4:	d106      	bne.n	8005bd4 <HAL_ADCEx_InjectedConfigChannel+0x3bc>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	2200      	movs	r2, #0
 8005bcc:	2100      	movs	r1, #0
 8005bce:	4618      	mov	r0, r3
 8005bd0:	f7ff fb42 	bl	8005258 <LL_ADC_SetOffsetState>
      }
      if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	2101      	movs	r1, #1
 8005bda:	4618      	mov	r0, r3
 8005bdc:	f7ff fb28 	bl	8005230 <LL_ADC_GetOffsetChannel>
 8005be0:	4603      	mov	r3, r0
 8005be2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d10a      	bne.n	8005c00 <HAL_ADCEx_InjectedConfigChannel+0x3e8>
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	2101      	movs	r1, #1
 8005bf0:	4618      	mov	r0, r3
 8005bf2:	f7ff fb1d 	bl	8005230 <LL_ADC_GetOffsetChannel>
 8005bf6:	4603      	mov	r3, r0
 8005bf8:	0e9b      	lsrs	r3, r3, #26
 8005bfa:	f003 021f 	and.w	r2, r3, #31
 8005bfe:	e010      	b.n	8005c22 <HAL_ADCEx_InjectedConfigChannel+0x40a>
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	2101      	movs	r1, #1
 8005c06:	4618      	mov	r0, r3
 8005c08:	f7ff fb12 	bl	8005230 <LL_ADC_GetOffsetChannel>
 8005c0c:	4603      	mov	r3, r0
 8005c0e:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c10:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005c12:	fa93 f3a3 	rbit	r3, r3
 8005c16:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8005c18:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005c1a:	fab3 f383 	clz	r3, r3
 8005c1e:	b2db      	uxtb	r3, r3
 8005c20:	461a      	mov	r2, r3
 8005c22:	683b      	ldr	r3, [r7, #0]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d105      	bne.n	8005c3a <HAL_ADCEx_InjectedConfigChannel+0x422>
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	0e9b      	lsrs	r3, r3, #26
 8005c34:	f003 031f 	and.w	r3, r3, #31
 8005c38:	e00a      	b.n	8005c50 <HAL_ADCEx_InjectedConfigChannel+0x438>
 8005c3a:	683b      	ldr	r3, [r7, #0]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c40:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c42:	fa93 f3a3 	rbit	r3, r3
 8005c46:	66bb      	str	r3, [r7, #104]	; 0x68
  return result;
 8005c48:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005c4a:	fab3 f383 	clz	r3, r3
 8005c4e:	b2db      	uxtb	r3, r3
 8005c50:	429a      	cmp	r2, r3
 8005c52:	d106      	bne.n	8005c62 <HAL_ADCEx_InjectedConfigChannel+0x44a>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	2200      	movs	r2, #0
 8005c5a:	2101      	movs	r1, #1
 8005c5c:	4618      	mov	r0, r3
 8005c5e:	f7ff fafb 	bl	8005258 <LL_ADC_SetOffsetState>
      }
      if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	2102      	movs	r1, #2
 8005c68:	4618      	mov	r0, r3
 8005c6a:	f7ff fae1 	bl	8005230 <LL_ADC_GetOffsetChannel>
 8005c6e:	4603      	mov	r3, r0
 8005c70:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d10a      	bne.n	8005c8e <HAL_ADCEx_InjectedConfigChannel+0x476>
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	2102      	movs	r1, #2
 8005c7e:	4618      	mov	r0, r3
 8005c80:	f7ff fad6 	bl	8005230 <LL_ADC_GetOffsetChannel>
 8005c84:	4603      	mov	r3, r0
 8005c86:	0e9b      	lsrs	r3, r3, #26
 8005c88:	f003 021f 	and.w	r2, r3, #31
 8005c8c:	e010      	b.n	8005cb0 <HAL_ADCEx_InjectedConfigChannel+0x498>
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	2102      	movs	r1, #2
 8005c94:	4618      	mov	r0, r3
 8005c96:	f7ff facb 	bl	8005230 <LL_ADC_GetOffsetChannel>
 8005c9a:	4603      	mov	r3, r0
 8005c9c:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c9e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005ca0:	fa93 f3a3 	rbit	r3, r3
 8005ca4:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 8005ca6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005ca8:	fab3 f383 	clz	r3, r3
 8005cac:	b2db      	uxtb	r3, r3
 8005cae:	461a      	mov	r2, r3
 8005cb0:	683b      	ldr	r3, [r7, #0]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d105      	bne.n	8005cc8 <HAL_ADCEx_InjectedConfigChannel+0x4b0>
 8005cbc:	683b      	ldr	r3, [r7, #0]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	0e9b      	lsrs	r3, r3, #26
 8005cc2:	f003 031f 	and.w	r3, r3, #31
 8005cc6:	e00a      	b.n	8005cde <HAL_ADCEx_InjectedConfigChannel+0x4c6>
 8005cc8:	683b      	ldr	r3, [r7, #0]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005cd0:	fa93 f3a3 	rbit	r3, r3
 8005cd4:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8005cd6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005cd8:	fab3 f383 	clz	r3, r3
 8005cdc:	b2db      	uxtb	r3, r3
 8005cde:	429a      	cmp	r2, r3
 8005ce0:	d106      	bne.n	8005cf0 <HAL_ADCEx_InjectedConfigChannel+0x4d8>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	2102      	movs	r1, #2
 8005cea:	4618      	mov	r0, r3
 8005cec:	f7ff fab4 	bl	8005258 <LL_ADC_SetOffsetState>
      }
      if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	2103      	movs	r1, #3
 8005cf6:	4618      	mov	r0, r3
 8005cf8:	f7ff fa9a 	bl	8005230 <LL_ADC_GetOffsetChannel>
 8005cfc:	4603      	mov	r3, r0
 8005cfe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d10a      	bne.n	8005d1c <HAL_ADCEx_InjectedConfigChannel+0x504>
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	2103      	movs	r1, #3
 8005d0c:	4618      	mov	r0, r3
 8005d0e:	f7ff fa8f 	bl	8005230 <LL_ADC_GetOffsetChannel>
 8005d12:	4603      	mov	r3, r0
 8005d14:	0e9b      	lsrs	r3, r3, #26
 8005d16:	f003 021f 	and.w	r2, r3, #31
 8005d1a:	e010      	b.n	8005d3e <HAL_ADCEx_InjectedConfigChannel+0x526>
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	2103      	movs	r1, #3
 8005d22:	4618      	mov	r0, r3
 8005d24:	f7ff fa84 	bl	8005230 <LL_ADC_GetOffsetChannel>
 8005d28:	4603      	mov	r3, r0
 8005d2a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d2c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005d2e:	fa93 f3a3 	rbit	r3, r3
 8005d32:	653b      	str	r3, [r7, #80]	; 0x50
  return result;
 8005d34:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005d36:	fab3 f383 	clz	r3, r3
 8005d3a:	b2db      	uxtb	r3, r3
 8005d3c:	461a      	mov	r2, r3
 8005d3e:	683b      	ldr	r3, [r7, #0]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d105      	bne.n	8005d56 <HAL_ADCEx_InjectedConfigChannel+0x53e>
 8005d4a:	683b      	ldr	r3, [r7, #0]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	0e9b      	lsrs	r3, r3, #26
 8005d50:	f003 031f 	and.w	r3, r3, #31
 8005d54:	e00a      	b.n	8005d6c <HAL_ADCEx_InjectedConfigChannel+0x554>
 8005d56:	683b      	ldr	r3, [r7, #0]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d5c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005d5e:	fa93 f3a3 	rbit	r3, r3
 8005d62:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 8005d64:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005d66:	fab3 f383 	clz	r3, r3
 8005d6a:	b2db      	uxtb	r3, r3
 8005d6c:	429a      	cmp	r2, r3
 8005d6e:	d106      	bne.n	8005d7e <HAL_ADCEx_InjectedConfigChannel+0x566>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	2200      	movs	r2, #0
 8005d76:	2103      	movs	r1, #3
 8005d78:	4618      	mov	r0, r3
 8005d7a:	f7ff fa6d 	bl	8005258 <LL_ADC_SetOffsetState>
  }

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	4618      	mov	r0, r3
 8005d84:	f7ff fb2c 	bl	80053e0 <LL_ADC_IsEnabled>
 8005d88:	4603      	mov	r3, r0
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	f040 810c 	bne.w	8005fa8 <HAL_ADCEx_InjectedConfigChannel+0x790>
  {
    /* Set mode single-ended or differential input of the selected ADC channel */
    LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfigInjected->InjectedChannel, sConfigInjected->InjectedSingleDiff);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	6818      	ldr	r0, [r3, #0]
 8005d94:	683b      	ldr	r3, [r7, #0]
 8005d96:	6819      	ldr	r1, [r3, #0]
 8005d98:	683b      	ldr	r3, [r7, #0]
 8005d9a:	68db      	ldr	r3, [r3, #12]
 8005d9c:	461a      	mov	r2, r3
 8005d9e:	f7ff faed 	bl	800537c <LL_ADC_SetChannelSingleDiff>

    /* Configuration of differential mode */
    /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
    if (sConfigInjected->InjectedSingleDiff == ADC_DIFFERENTIAL_ENDED)
 8005da2:	683b      	ldr	r3, [r7, #0]
 8005da4:	68db      	ldr	r3, [r3, #12]
 8005da6:	4aab      	ldr	r2, [pc, #684]	; (8006054 <HAL_ADCEx_InjectedConfigChannel+0x83c>)
 8005da8:	4293      	cmp	r3, r2
 8005daa:	f040 80fd 	bne.w	8005fa8 <HAL_ADCEx_InjectedConfigChannel+0x790>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel) + 1UL) & 0x1FUL)), sConfigInjected->InjectedSamplingTime);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	6818      	ldr	r0, [r3, #0]
 8005db2:	683b      	ldr	r3, [r7, #0]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d10b      	bne.n	8005dd6 <HAL_ADCEx_InjectedConfigChannel+0x5be>
 8005dbe:	683b      	ldr	r3, [r7, #0]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	0e9b      	lsrs	r3, r3, #26
 8005dc4:	3301      	adds	r3, #1
 8005dc6:	f003 031f 	and.w	r3, r3, #31
 8005dca:	2b09      	cmp	r3, #9
 8005dcc:	bf94      	ite	ls
 8005dce:	2301      	movls	r3, #1
 8005dd0:	2300      	movhi	r3, #0
 8005dd2:	b2db      	uxtb	r3, r3
 8005dd4:	e012      	b.n	8005dfc <HAL_ADCEx_InjectedConfigChannel+0x5e4>
 8005dd6:	683b      	ldr	r3, [r7, #0]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ddc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005dde:	fa93 f3a3 	rbit	r3, r3
 8005de2:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8005de4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005de6:	fab3 f383 	clz	r3, r3
 8005dea:	b2db      	uxtb	r3, r3
 8005dec:	3301      	adds	r3, #1
 8005dee:	f003 031f 	and.w	r3, r3, #31
 8005df2:	2b09      	cmp	r3, #9
 8005df4:	bf94      	ite	ls
 8005df6:	2301      	movls	r3, #1
 8005df8:	2300      	movhi	r3, #0
 8005dfa:	b2db      	uxtb	r3, r3
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d064      	beq.n	8005eca <HAL_ADCEx_InjectedConfigChannel+0x6b2>
 8005e00:	683b      	ldr	r3, [r7, #0]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d107      	bne.n	8005e1c <HAL_ADCEx_InjectedConfigChannel+0x604>
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	0e9b      	lsrs	r3, r3, #26
 8005e12:	3301      	adds	r3, #1
 8005e14:	069b      	lsls	r3, r3, #26
 8005e16:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005e1a:	e00e      	b.n	8005e3a <HAL_ADCEx_InjectedConfigChannel+0x622>
 8005e1c:	683b      	ldr	r3, [r7, #0]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e22:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e24:	fa93 f3a3 	rbit	r3, r3
 8005e28:	63bb      	str	r3, [r7, #56]	; 0x38
  return result;
 8005e2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e2c:	fab3 f383 	clz	r3, r3
 8005e30:	b2db      	uxtb	r3, r3
 8005e32:	3301      	adds	r3, #1
 8005e34:	069b      	lsls	r3, r3, #26
 8005e36:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005e3a:	683b      	ldr	r3, [r7, #0]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d109      	bne.n	8005e5a <HAL_ADCEx_InjectedConfigChannel+0x642>
 8005e46:	683b      	ldr	r3, [r7, #0]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	0e9b      	lsrs	r3, r3, #26
 8005e4c:	3301      	adds	r3, #1
 8005e4e:	f003 031f 	and.w	r3, r3, #31
 8005e52:	2101      	movs	r1, #1
 8005e54:	fa01 f303 	lsl.w	r3, r1, r3
 8005e58:	e010      	b.n	8005e7c <HAL_ADCEx_InjectedConfigChannel+0x664>
 8005e5a:	683b      	ldr	r3, [r7, #0]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e60:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e62:	fa93 f3a3 	rbit	r3, r3
 8005e66:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8005e68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e6a:	fab3 f383 	clz	r3, r3
 8005e6e:	b2db      	uxtb	r3, r3
 8005e70:	3301      	adds	r3, #1
 8005e72:	f003 031f 	and.w	r3, r3, #31
 8005e76:	2101      	movs	r1, #1
 8005e78:	fa01 f303 	lsl.w	r3, r1, r3
 8005e7c:	ea42 0103 	orr.w	r1, r2, r3
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d10a      	bne.n	8005ea2 <HAL_ADCEx_InjectedConfigChannel+0x68a>
 8005e8c:	683b      	ldr	r3, [r7, #0]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	0e9b      	lsrs	r3, r3, #26
 8005e92:	3301      	adds	r3, #1
 8005e94:	f003 021f 	and.w	r2, r3, #31
 8005e98:	4613      	mov	r3, r2
 8005e9a:	005b      	lsls	r3, r3, #1
 8005e9c:	4413      	add	r3, r2
 8005e9e:	051b      	lsls	r3, r3, #20
 8005ea0:	e011      	b.n	8005ec6 <HAL_ADCEx_InjectedConfigChannel+0x6ae>
 8005ea2:	683b      	ldr	r3, [r7, #0]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ea8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005eaa:	fa93 f3a3 	rbit	r3, r3
 8005eae:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8005eb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005eb2:	fab3 f383 	clz	r3, r3
 8005eb6:	b2db      	uxtb	r3, r3
 8005eb8:	3301      	adds	r3, #1
 8005eba:	f003 021f 	and.w	r2, r3, #31
 8005ebe:	4613      	mov	r3, r2
 8005ec0:	005b      	lsls	r3, r3, #1
 8005ec2:	4413      	add	r3, r2
 8005ec4:	051b      	lsls	r3, r3, #20
 8005ec6:	430b      	orrs	r3, r1
 8005ec8:	e069      	b.n	8005f9e <HAL_ADCEx_InjectedConfigChannel+0x786>
 8005eca:	683b      	ldr	r3, [r7, #0]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d107      	bne.n	8005ee6 <HAL_ADCEx_InjectedConfigChannel+0x6ce>
 8005ed6:	683b      	ldr	r3, [r7, #0]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	0e9b      	lsrs	r3, r3, #26
 8005edc:	3301      	adds	r3, #1
 8005ede:	069b      	lsls	r3, r3, #26
 8005ee0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005ee4:	e00e      	b.n	8005f04 <HAL_ADCEx_InjectedConfigChannel+0x6ec>
 8005ee6:	683b      	ldr	r3, [r7, #0]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005eec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eee:	fa93 f3a3 	rbit	r3, r3
 8005ef2:	623b      	str	r3, [r7, #32]
  return result;
 8005ef4:	6a3b      	ldr	r3, [r7, #32]
 8005ef6:	fab3 f383 	clz	r3, r3
 8005efa:	b2db      	uxtb	r3, r3
 8005efc:	3301      	adds	r3, #1
 8005efe:	069b      	lsls	r3, r3, #26
 8005f00:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005f04:	683b      	ldr	r3, [r7, #0]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d109      	bne.n	8005f24 <HAL_ADCEx_InjectedConfigChannel+0x70c>
 8005f10:	683b      	ldr	r3, [r7, #0]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	0e9b      	lsrs	r3, r3, #26
 8005f16:	3301      	adds	r3, #1
 8005f18:	f003 031f 	and.w	r3, r3, #31
 8005f1c:	2101      	movs	r1, #1
 8005f1e:	fa01 f303 	lsl.w	r3, r1, r3
 8005f22:	e010      	b.n	8005f46 <HAL_ADCEx_InjectedConfigChannel+0x72e>
 8005f24:	683b      	ldr	r3, [r7, #0]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f2a:	69fb      	ldr	r3, [r7, #28]
 8005f2c:	fa93 f3a3 	rbit	r3, r3
 8005f30:	61bb      	str	r3, [r7, #24]
  return result;
 8005f32:	69bb      	ldr	r3, [r7, #24]
 8005f34:	fab3 f383 	clz	r3, r3
 8005f38:	b2db      	uxtb	r3, r3
 8005f3a:	3301      	adds	r3, #1
 8005f3c:	f003 031f 	and.w	r3, r3, #31
 8005f40:	2101      	movs	r1, #1
 8005f42:	fa01 f303 	lsl.w	r3, r1, r3
 8005f46:	ea42 0103 	orr.w	r1, r2, r3
 8005f4a:	683b      	ldr	r3, [r7, #0]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d10d      	bne.n	8005f72 <HAL_ADCEx_InjectedConfigChannel+0x75a>
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	0e9b      	lsrs	r3, r3, #26
 8005f5c:	3301      	adds	r3, #1
 8005f5e:	f003 021f 	and.w	r2, r3, #31
 8005f62:	4613      	mov	r3, r2
 8005f64:	005b      	lsls	r3, r3, #1
 8005f66:	4413      	add	r3, r2
 8005f68:	3b1e      	subs	r3, #30
 8005f6a:	051b      	lsls	r3, r3, #20
 8005f6c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005f70:	e014      	b.n	8005f9c <HAL_ADCEx_InjectedConfigChannel+0x784>
 8005f72:	683b      	ldr	r3, [r7, #0]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f78:	697b      	ldr	r3, [r7, #20]
 8005f7a:	fa93 f3a3 	rbit	r3, r3
 8005f7e:	613b      	str	r3, [r7, #16]
  return result;
 8005f80:	693b      	ldr	r3, [r7, #16]
 8005f82:	fab3 f383 	clz	r3, r3
 8005f86:	b2db      	uxtb	r3, r3
 8005f88:	3301      	adds	r3, #1
 8005f8a:	f003 021f 	and.w	r2, r3, #31
 8005f8e:	4613      	mov	r3, r2
 8005f90:	005b      	lsls	r3, r3, #1
 8005f92:	4413      	add	r3, r2
 8005f94:	3b1e      	subs	r3, #30
 8005f96:	051b      	lsls	r3, r3, #20
 8005f98:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005f9c:	430b      	orrs	r3, r1
 8005f9e:	683a      	ldr	r2, [r7, #0]
 8005fa0:	6892      	ldr	r2, [r2, #8]
 8005fa2:	4619      	mov	r1, r3
 8005fa4:	f7ff f9c1 	bl	800532a <LL_ADC_SetChannelSamplingTime>
  /* internal measurement paths enable: If internal channel selected,       */
  /* enable dedicated internal buffers and path.                            */
  /* Note: these internal measurement paths can be disabled using           */
  /* HAL_ADC_DeInit().                                                      */

  if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfigInjected->InjectedChannel))
 8005fa8:	683b      	ldr	r3, [r7, #0]
 8005faa:	681a      	ldr	r2, [r3, #0]
 8005fac:	4b2a      	ldr	r3, [pc, #168]	; (8006058 <HAL_ADCEx_InjectedConfigChannel+0x840>)
 8005fae:	4013      	ands	r3, r2
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d079      	beq.n	80060a8 <HAL_ADCEx_InjectedConfigChannel+0x890>
  {
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005fb4:	4829      	ldr	r0, [pc, #164]	; (800605c <HAL_ADCEx_InjectedConfigChannel+0x844>)
 8005fb6:	f7ff f90a 	bl	80051ce <LL_ADC_GetCommonPathInternalCh>
 8005fba:	f8c7 0088 	str.w	r0, [r7, #136]	; 0x88

    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC1)
 8005fbe:	683b      	ldr	r3, [r7, #0]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	4a27      	ldr	r2, [pc, #156]	; (8006060 <HAL_ADCEx_InjectedConfigChannel+0x848>)
 8005fc4:	4293      	cmp	r3, r2
 8005fc6:	d004      	beq.n	8005fd2 <HAL_ADCEx_InjectedConfigChannel+0x7ba>
         || (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8005fc8:	683b      	ldr	r3, [r7, #0]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	4a25      	ldr	r2, [pc, #148]	; (8006064 <HAL_ADCEx_InjectedConfigChannel+0x84c>)
 8005fce:	4293      	cmp	r3, r2
 8005fd0:	d126      	bne.n	8006020 <HAL_ADCEx_InjectedConfigChannel+0x808>
        && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005fd2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005fd6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d120      	bne.n	8006020 <HAL_ADCEx_InjectedConfigChannel+0x808>
    {
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005fe6:	d15f      	bne.n	80060a8 <HAL_ADCEx_InjectedConfigChannel+0x890>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005fe8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005fec:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8005ff0:	4619      	mov	r1, r3
 8005ff2:	481a      	ldr	r0, [pc, #104]	; (800605c <HAL_ADCEx_InjectedConfigChannel+0x844>)
 8005ff4:	f7ff f8d8 	bl	80051a8 <LL_ADC_SetCommonPathInternalCh>
        /* Delay for temperature sensor stabilization time */
        /* Wait loop initialization and execution */
        /* Note: Variable divided by 2 to compensate partially              */
        /*       CPU processing cycles, scaling in us split to not          */
        /*       exceed 32 bits register capacity and handle low frequency. */
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8005ff8:	4b1b      	ldr	r3, [pc, #108]	; (8006068 <HAL_ADCEx_InjectedConfigChannel+0x850>)
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	099b      	lsrs	r3, r3, #6
 8005ffe:	4a1b      	ldr	r2, [pc, #108]	; (800606c <HAL_ADCEx_InjectedConfigChannel+0x854>)
 8006000:	fba2 2303 	umull	r2, r3, r2, r3
 8006004:	099a      	lsrs	r2, r3, #6
 8006006:	4613      	mov	r3, r2
 8006008:	005b      	lsls	r3, r3, #1
 800600a:	4413      	add	r3, r2
 800600c:	009b      	lsls	r3, r3, #2
 800600e:	60fb      	str	r3, [r7, #12]
        while (wait_loop_index != 0UL)
 8006010:	e002      	b.n	8006018 <HAL_ADCEx_InjectedConfigChannel+0x800>
        {
          wait_loop_index--;
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	3b01      	subs	r3, #1
 8006016:	60fb      	str	r3, [r7, #12]
        while (wait_loop_index != 0UL)
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	2b00      	cmp	r3, #0
 800601c:	d1f9      	bne.n	8006012 <HAL_ADCEx_InjectedConfigChannel+0x7fa>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800601e:	e043      	b.n	80060a8 <HAL_ADCEx_InjectedConfigChannel+0x890>
        }
      }
    }
    else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 8006020:	683b      	ldr	r3, [r7, #0]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	4a12      	ldr	r2, [pc, #72]	; (8006070 <HAL_ADCEx_InjectedConfigChannel+0x858>)
 8006026:	4293      	cmp	r3, r2
 8006028:	d126      	bne.n	8006078 <HAL_ADCEx_InjectedConfigChannel+0x860>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800602a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800602e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006032:	2b00      	cmp	r3, #0
 8006034:	d120      	bne.n	8006078 <HAL_ADCEx_InjectedConfigChannel+0x860>
    {
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	4a0e      	ldr	r2, [pc, #56]	; (8006074 <HAL_ADCEx_InjectedConfigChannel+0x85c>)
 800603c:	4293      	cmp	r3, r2
 800603e:	d033      	beq.n	80060a8 <HAL_ADCEx_InjectedConfigChannel+0x890>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006040:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006044:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006048:	4619      	mov	r1, r3
 800604a:	4804      	ldr	r0, [pc, #16]	; (800605c <HAL_ADCEx_InjectedConfigChannel+0x844>)
 800604c:	f7ff f8ac 	bl	80051a8 <LL_ADC_SetCommonPathInternalCh>
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006050:	e02a      	b.n	80060a8 <HAL_ADCEx_InjectedConfigChannel+0x890>
 8006052:	bf00      	nop
 8006054:	407f0000 	.word	0x407f0000
 8006058:	80080000 	.word	0x80080000
 800605c:	50000300 	.word	0x50000300
 8006060:	c3210000 	.word	0xc3210000
 8006064:	90c00010 	.word	0x90c00010
 8006068:	2000000c 	.word	0x2000000c
 800606c:	053e2d63 	.word	0x053e2d63
 8006070:	c7520000 	.word	0xc7520000
 8006074:	50000100 	.word	0x50000100
                                       LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
      }
    }
    else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 8006078:	683b      	ldr	r3, [r7, #0]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	4a0f      	ldr	r2, [pc, #60]	; (80060bc <HAL_ADCEx_InjectedConfigChannel+0x8a4>)
 800607e:	4293      	cmp	r3, r2
 8006080:	d112      	bne.n	80060a8 <HAL_ADCEx_InjectedConfigChannel+0x890>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8006082:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006086:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800608a:	2b00      	cmp	r3, #0
 800608c:	d10c      	bne.n	80060a8 <HAL_ADCEx_InjectedConfigChannel+0x890>
    {
      if (ADC_VREFINT_INSTANCE(hadc))
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	4a0b      	ldr	r2, [pc, #44]	; (80060c0 <HAL_ADCEx_InjectedConfigChannel+0x8a8>)
 8006094:	4293      	cmp	r3, r2
 8006096:	d007      	beq.n	80060a8 <HAL_ADCEx_InjectedConfigChannel+0x890>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006098:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800609c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80060a0:	4619      	mov	r1, r3
 80060a2:	4808      	ldr	r0, [pc, #32]	; (80060c4 <HAL_ADCEx_InjectedConfigChannel+0x8ac>)
 80060a4:	f7ff f880 	bl	80051a8 <LL_ADC_SetCommonPathInternalCh>
      /* nothing to do */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2200      	movs	r2, #0
 80060ac:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80060b0:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
}
 80060b4:	4618      	mov	r0, r3
 80060b6:	37a0      	adds	r7, #160	; 0xa0
 80060b8:	46bd      	mov	sp, r7
 80060ba:	bd80      	pop	{r7, pc}
 80060bc:	cb840000 	.word	0xcb840000
 80060c0:	50000100 	.word	0x50000100
 80060c4:	50000300 	.word	0x50000300

080060c8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80060c8:	b590      	push	{r4, r7, lr}
 80060ca:	b0a1      	sub	sp, #132	; 0x84
 80060cc:	af00      	add	r7, sp, #0
 80060ce:	6078      	str	r0, [r7, #4]
 80060d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80060d2:	2300      	movs	r3, #0
 80060d4:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80060de:	2b01      	cmp	r3, #1
 80060e0:	d101      	bne.n	80060e6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80060e2:	2302      	movs	r3, #2
 80060e4:	e087      	b.n	80061f6 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	2201      	movs	r2, #1
 80060ea:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80060f6:	d102      	bne.n	80060fe <HAL_ADCEx_MultiModeConfigChannel+0x36>
 80060f8:	4b41      	ldr	r3, [pc, #260]	; (8006200 <HAL_ADCEx_MultiModeConfigChannel+0x138>)
 80060fa:	60bb      	str	r3, [r7, #8]
 80060fc:	e001      	b.n	8006102 <HAL_ADCEx_MultiModeConfigChannel+0x3a>
 80060fe:	2300      	movs	r3, #0
 8006100:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8006102:	68bb      	ldr	r3, [r7, #8]
 8006104:	2b00      	cmp	r3, #0
 8006106:	d10b      	bne.n	8006120 <HAL_ADCEx_MultiModeConfigChannel+0x58>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800610c:	f043 0220 	orr.w	r2, r3, #32
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2200      	movs	r2, #0
 8006118:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 800611c:	2301      	movs	r3, #1
 800611e:	e06a      	b.n	80061f6 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8006120:	68bb      	ldr	r3, [r7, #8]
 8006122:	4618      	mov	r0, r3
 8006124:	f7ff f99c 	bl	8005460 <LL_ADC_REG_IsConversionOngoing>
 8006128:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	4618      	mov	r0, r3
 8006130:	f7ff f996 	bl	8005460 <LL_ADC_REG_IsConversionOngoing>
 8006134:	4603      	mov	r3, r0
 8006136:	2b00      	cmp	r3, #0
 8006138:	d14c      	bne.n	80061d4 <HAL_ADCEx_MultiModeConfigChannel+0x10c>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800613a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800613c:	2b00      	cmp	r3, #0
 800613e:	d149      	bne.n	80061d4 <HAL_ADCEx_MultiModeConfigChannel+0x10c>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8006140:	4b30      	ldr	r3, [pc, #192]	; (8006204 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8006142:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006144:	683b      	ldr	r3, [r7, #0]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	2b00      	cmp	r3, #0
 800614a:	d028      	beq.n	800619e <HAL_ADCEx_MultiModeConfigChannel+0xd6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800614c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800614e:	689b      	ldr	r3, [r3, #8]
 8006150:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006154:	683b      	ldr	r3, [r7, #0]
 8006156:	6859      	ldr	r1, [r3, #4]
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800615e:	035b      	lsls	r3, r3, #13
 8006160:	430b      	orrs	r3, r1
 8006162:	431a      	orrs	r2, r3
 8006164:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006166:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006168:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800616c:	f7ff f938 	bl	80053e0 <LL_ADC_IsEnabled>
 8006170:	4604      	mov	r4, r0
 8006172:	4823      	ldr	r0, [pc, #140]	; (8006200 <HAL_ADCEx_MultiModeConfigChannel+0x138>)
 8006174:	f7ff f934 	bl	80053e0 <LL_ADC_IsEnabled>
 8006178:	4603      	mov	r3, r0
 800617a:	4323      	orrs	r3, r4
 800617c:	2b00      	cmp	r3, #0
 800617e:	d133      	bne.n	80061e8 <HAL_ADCEx_MultiModeConfigChannel+0x120>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8006180:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006182:	689b      	ldr	r3, [r3, #8]
 8006184:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8006188:	f023 030f 	bic.w	r3, r3, #15
 800618c:	683a      	ldr	r2, [r7, #0]
 800618e:	6811      	ldr	r1, [r2, #0]
 8006190:	683a      	ldr	r2, [r7, #0]
 8006192:	6892      	ldr	r2, [r2, #8]
 8006194:	430a      	orrs	r2, r1
 8006196:	431a      	orrs	r2, r3
 8006198:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800619a:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800619c:	e024      	b.n	80061e8 <HAL_ADCEx_MultiModeConfigChannel+0x120>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800619e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80061a0:	689b      	ldr	r3, [r3, #8]
 80061a2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80061a6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80061a8:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80061aa:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80061ae:	f7ff f917 	bl	80053e0 <LL_ADC_IsEnabled>
 80061b2:	4604      	mov	r4, r0
 80061b4:	4812      	ldr	r0, [pc, #72]	; (8006200 <HAL_ADCEx_MultiModeConfigChannel+0x138>)
 80061b6:	f7ff f913 	bl	80053e0 <LL_ADC_IsEnabled>
 80061ba:	4603      	mov	r3, r0
 80061bc:	4323      	orrs	r3, r4
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d112      	bne.n	80061e8 <HAL_ADCEx_MultiModeConfigChannel+0x120>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80061c2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80061c4:	689b      	ldr	r3, [r3, #8]
 80061c6:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80061ca:	f023 030f 	bic.w	r3, r3, #15
 80061ce:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80061d0:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80061d2:	e009      	b.n	80061e8 <HAL_ADCEx_MultiModeConfigChannel+0x120>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80061d8:	f043 0220 	orr.w	r2, r3, #32
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80061e0:	2301      	movs	r3, #1
 80061e2:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 80061e6:	e000      	b.n	80061ea <HAL_ADCEx_MultiModeConfigChannel+0x122>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80061e8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	2200      	movs	r2, #0
 80061ee:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80061f2:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 80061f6:	4618      	mov	r0, r3
 80061f8:	3784      	adds	r7, #132	; 0x84
 80061fa:	46bd      	mov	sp, r7
 80061fc:	bd90      	pop	{r4, r7, pc}
 80061fe:	bf00      	nop
 8006200:	50000100 	.word	0x50000100
 8006204:	50000300 	.word	0x50000300

08006208 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006208:	b480      	push	{r7}
 800620a:	b085      	sub	sp, #20
 800620c:	af00      	add	r7, sp, #0
 800620e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	f003 0307 	and.w	r3, r3, #7
 8006216:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006218:	4b0c      	ldr	r3, [pc, #48]	; (800624c <__NVIC_SetPriorityGrouping+0x44>)
 800621a:	68db      	ldr	r3, [r3, #12]
 800621c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800621e:	68ba      	ldr	r2, [r7, #8]
 8006220:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006224:	4013      	ands	r3, r2
 8006226:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800622c:	68bb      	ldr	r3, [r7, #8]
 800622e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006230:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006234:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006238:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800623a:	4a04      	ldr	r2, [pc, #16]	; (800624c <__NVIC_SetPriorityGrouping+0x44>)
 800623c:	68bb      	ldr	r3, [r7, #8]
 800623e:	60d3      	str	r3, [r2, #12]
}
 8006240:	bf00      	nop
 8006242:	3714      	adds	r7, #20
 8006244:	46bd      	mov	sp, r7
 8006246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624a:	4770      	bx	lr
 800624c:	e000ed00 	.word	0xe000ed00

08006250 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006250:	b480      	push	{r7}
 8006252:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006254:	4b04      	ldr	r3, [pc, #16]	; (8006268 <__NVIC_GetPriorityGrouping+0x18>)
 8006256:	68db      	ldr	r3, [r3, #12]
 8006258:	0a1b      	lsrs	r3, r3, #8
 800625a:	f003 0307 	and.w	r3, r3, #7
}
 800625e:	4618      	mov	r0, r3
 8006260:	46bd      	mov	sp, r7
 8006262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006266:	4770      	bx	lr
 8006268:	e000ed00 	.word	0xe000ed00

0800626c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800626c:	b480      	push	{r7}
 800626e:	b083      	sub	sp, #12
 8006270:	af00      	add	r7, sp, #0
 8006272:	4603      	mov	r3, r0
 8006274:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006276:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800627a:	2b00      	cmp	r3, #0
 800627c:	db0b      	blt.n	8006296 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800627e:	79fb      	ldrb	r3, [r7, #7]
 8006280:	f003 021f 	and.w	r2, r3, #31
 8006284:	4907      	ldr	r1, [pc, #28]	; (80062a4 <__NVIC_EnableIRQ+0x38>)
 8006286:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800628a:	095b      	lsrs	r3, r3, #5
 800628c:	2001      	movs	r0, #1
 800628e:	fa00 f202 	lsl.w	r2, r0, r2
 8006292:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8006296:	bf00      	nop
 8006298:	370c      	adds	r7, #12
 800629a:	46bd      	mov	sp, r7
 800629c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a0:	4770      	bx	lr
 80062a2:	bf00      	nop
 80062a4:	e000e100 	.word	0xe000e100

080062a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80062a8:	b480      	push	{r7}
 80062aa:	b083      	sub	sp, #12
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	4603      	mov	r3, r0
 80062b0:	6039      	str	r1, [r7, #0]
 80062b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80062b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	db0a      	blt.n	80062d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80062bc:	683b      	ldr	r3, [r7, #0]
 80062be:	b2da      	uxtb	r2, r3
 80062c0:	490c      	ldr	r1, [pc, #48]	; (80062f4 <__NVIC_SetPriority+0x4c>)
 80062c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80062c6:	0112      	lsls	r2, r2, #4
 80062c8:	b2d2      	uxtb	r2, r2
 80062ca:	440b      	add	r3, r1
 80062cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80062d0:	e00a      	b.n	80062e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80062d2:	683b      	ldr	r3, [r7, #0]
 80062d4:	b2da      	uxtb	r2, r3
 80062d6:	4908      	ldr	r1, [pc, #32]	; (80062f8 <__NVIC_SetPriority+0x50>)
 80062d8:	79fb      	ldrb	r3, [r7, #7]
 80062da:	f003 030f 	and.w	r3, r3, #15
 80062de:	3b04      	subs	r3, #4
 80062e0:	0112      	lsls	r2, r2, #4
 80062e2:	b2d2      	uxtb	r2, r2
 80062e4:	440b      	add	r3, r1
 80062e6:	761a      	strb	r2, [r3, #24]
}
 80062e8:	bf00      	nop
 80062ea:	370c      	adds	r7, #12
 80062ec:	46bd      	mov	sp, r7
 80062ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f2:	4770      	bx	lr
 80062f4:	e000e100 	.word	0xe000e100
 80062f8:	e000ed00 	.word	0xe000ed00

080062fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80062fc:	b480      	push	{r7}
 80062fe:	b089      	sub	sp, #36	; 0x24
 8006300:	af00      	add	r7, sp, #0
 8006302:	60f8      	str	r0, [r7, #12]
 8006304:	60b9      	str	r1, [r7, #8]
 8006306:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	f003 0307 	and.w	r3, r3, #7
 800630e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006310:	69fb      	ldr	r3, [r7, #28]
 8006312:	f1c3 0307 	rsb	r3, r3, #7
 8006316:	2b04      	cmp	r3, #4
 8006318:	bf28      	it	cs
 800631a:	2304      	movcs	r3, #4
 800631c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800631e:	69fb      	ldr	r3, [r7, #28]
 8006320:	3304      	adds	r3, #4
 8006322:	2b06      	cmp	r3, #6
 8006324:	d902      	bls.n	800632c <NVIC_EncodePriority+0x30>
 8006326:	69fb      	ldr	r3, [r7, #28]
 8006328:	3b03      	subs	r3, #3
 800632a:	e000      	b.n	800632e <NVIC_EncodePriority+0x32>
 800632c:	2300      	movs	r3, #0
 800632e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006330:	f04f 32ff 	mov.w	r2, #4294967295
 8006334:	69bb      	ldr	r3, [r7, #24]
 8006336:	fa02 f303 	lsl.w	r3, r2, r3
 800633a:	43da      	mvns	r2, r3
 800633c:	68bb      	ldr	r3, [r7, #8]
 800633e:	401a      	ands	r2, r3
 8006340:	697b      	ldr	r3, [r7, #20]
 8006342:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006344:	f04f 31ff 	mov.w	r1, #4294967295
 8006348:	697b      	ldr	r3, [r7, #20]
 800634a:	fa01 f303 	lsl.w	r3, r1, r3
 800634e:	43d9      	mvns	r1, r3
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006354:	4313      	orrs	r3, r2
         );
}
 8006356:	4618      	mov	r0, r3
 8006358:	3724      	adds	r7, #36	; 0x24
 800635a:	46bd      	mov	sp, r7
 800635c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006360:	4770      	bx	lr
	...

08006364 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006364:	b580      	push	{r7, lr}
 8006366:	b082      	sub	sp, #8
 8006368:	af00      	add	r7, sp, #0
 800636a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	3b01      	subs	r3, #1
 8006370:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006374:	d301      	bcc.n	800637a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006376:	2301      	movs	r3, #1
 8006378:	e00f      	b.n	800639a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800637a:	4a0a      	ldr	r2, [pc, #40]	; (80063a4 <SysTick_Config+0x40>)
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	3b01      	subs	r3, #1
 8006380:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006382:	210f      	movs	r1, #15
 8006384:	f04f 30ff 	mov.w	r0, #4294967295
 8006388:	f7ff ff8e 	bl	80062a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800638c:	4b05      	ldr	r3, [pc, #20]	; (80063a4 <SysTick_Config+0x40>)
 800638e:	2200      	movs	r2, #0
 8006390:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006392:	4b04      	ldr	r3, [pc, #16]	; (80063a4 <SysTick_Config+0x40>)
 8006394:	2207      	movs	r2, #7
 8006396:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006398:	2300      	movs	r3, #0
}
 800639a:	4618      	mov	r0, r3
 800639c:	3708      	adds	r7, #8
 800639e:	46bd      	mov	sp, r7
 80063a0:	bd80      	pop	{r7, pc}
 80063a2:	bf00      	nop
 80063a4:	e000e010 	.word	0xe000e010

080063a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80063a8:	b580      	push	{r7, lr}
 80063aa:	b082      	sub	sp, #8
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80063b0:	6878      	ldr	r0, [r7, #4]
 80063b2:	f7ff ff29 	bl	8006208 <__NVIC_SetPriorityGrouping>
}
 80063b6:	bf00      	nop
 80063b8:	3708      	adds	r7, #8
 80063ba:	46bd      	mov	sp, r7
 80063bc:	bd80      	pop	{r7, pc}

080063be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80063be:	b580      	push	{r7, lr}
 80063c0:	b086      	sub	sp, #24
 80063c2:	af00      	add	r7, sp, #0
 80063c4:	4603      	mov	r3, r0
 80063c6:	60b9      	str	r1, [r7, #8]
 80063c8:	607a      	str	r2, [r7, #4]
 80063ca:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80063cc:	f7ff ff40 	bl	8006250 <__NVIC_GetPriorityGrouping>
 80063d0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80063d2:	687a      	ldr	r2, [r7, #4]
 80063d4:	68b9      	ldr	r1, [r7, #8]
 80063d6:	6978      	ldr	r0, [r7, #20]
 80063d8:	f7ff ff90 	bl	80062fc <NVIC_EncodePriority>
 80063dc:	4602      	mov	r2, r0
 80063de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80063e2:	4611      	mov	r1, r2
 80063e4:	4618      	mov	r0, r3
 80063e6:	f7ff ff5f 	bl	80062a8 <__NVIC_SetPriority>
}
 80063ea:	bf00      	nop
 80063ec:	3718      	adds	r7, #24
 80063ee:	46bd      	mov	sp, r7
 80063f0:	bd80      	pop	{r7, pc}

080063f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80063f2:	b580      	push	{r7, lr}
 80063f4:	b082      	sub	sp, #8
 80063f6:	af00      	add	r7, sp, #0
 80063f8:	4603      	mov	r3, r0
 80063fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80063fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006400:	4618      	mov	r0, r3
 8006402:	f7ff ff33 	bl	800626c <__NVIC_EnableIRQ>
}
 8006406:	bf00      	nop
 8006408:	3708      	adds	r7, #8
 800640a:	46bd      	mov	sp, r7
 800640c:	bd80      	pop	{r7, pc}

0800640e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800640e:	b580      	push	{r7, lr}
 8006410:	b082      	sub	sp, #8
 8006412:	af00      	add	r7, sp, #0
 8006414:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006416:	6878      	ldr	r0, [r7, #4]
 8006418:	f7ff ffa4 	bl	8006364 <SysTick_Config>
 800641c:	4603      	mov	r3, r0
}
 800641e:	4618      	mov	r0, r3
 8006420:	3708      	adds	r7, #8
 8006422:	46bd      	mov	sp, r7
 8006424:	bd80      	pop	{r7, pc}

08006426 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006426:	b580      	push	{r7, lr}
 8006428:	b084      	sub	sp, #16
 800642a:	af00      	add	r7, sp, #0
 800642c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800642e:	2300      	movs	r3, #0
 8006430:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8006438:	b2db      	uxtb	r3, r3
 800643a:	2b02      	cmp	r3, #2
 800643c:	d00d      	beq.n	800645a <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	2204      	movs	r2, #4
 8006442:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2201      	movs	r2, #1
 8006448:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	2200      	movs	r2, #0
 8006450:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 8006454:	2301      	movs	r3, #1
 8006456:	73fb      	strb	r3, [r7, #15]
 8006458:	e047      	b.n	80064ea <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	681a      	ldr	r2, [r3, #0]
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	f022 020e 	bic.w	r2, r2, #14
 8006468:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	681a      	ldr	r2, [r3, #0]
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	f022 0201 	bic.w	r2, r2, #1
 8006478:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800647e:	681a      	ldr	r2, [r3, #0]
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006484:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006488:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800648e:	f003 021f 	and.w	r2, r3, #31
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006496:	2101      	movs	r1, #1
 8006498:	fa01 f202 	lsl.w	r2, r1, r2
 800649c:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80064a2:	687a      	ldr	r2, [r7, #4]
 80064a4:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80064a6:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d00c      	beq.n	80064ca <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064b4:	681a      	ldr	r2, [r3, #0]
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064ba:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80064be:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80064c4:	687a      	ldr	r2, [r7, #4]
 80064c6:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80064c8:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	2201      	movs	r2, #1
 80064ce:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	2200      	movs	r2, #0
 80064d6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d003      	beq.n	80064ea <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064e6:	6878      	ldr	r0, [r7, #4]
 80064e8:	4798      	blx	r3
    }
  }
  return status;
 80064ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80064ec:	4618      	mov	r0, r3
 80064ee:	3710      	adds	r7, #16
 80064f0:	46bd      	mov	sp, r7
 80064f2:	bd80      	pop	{r7, pc}

080064f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80064f4:	b480      	push	{r7}
 80064f6:	b087      	sub	sp, #28
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	6078      	str	r0, [r7, #4]
 80064fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80064fe:	2300      	movs	r3, #0
 8006500:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006502:	e15a      	b.n	80067ba <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006504:	683b      	ldr	r3, [r7, #0]
 8006506:	681a      	ldr	r2, [r3, #0]
 8006508:	2101      	movs	r1, #1
 800650a:	697b      	ldr	r3, [r7, #20]
 800650c:	fa01 f303 	lsl.w	r3, r1, r3
 8006510:	4013      	ands	r3, r2
 8006512:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	2b00      	cmp	r3, #0
 8006518:	f000 814c 	beq.w	80067b4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800651c:	683b      	ldr	r3, [r7, #0]
 800651e:	685b      	ldr	r3, [r3, #4]
 8006520:	2b01      	cmp	r3, #1
 8006522:	d00b      	beq.n	800653c <HAL_GPIO_Init+0x48>
 8006524:	683b      	ldr	r3, [r7, #0]
 8006526:	685b      	ldr	r3, [r3, #4]
 8006528:	2b02      	cmp	r3, #2
 800652a:	d007      	beq.n	800653c <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800652c:	683b      	ldr	r3, [r7, #0]
 800652e:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006530:	2b11      	cmp	r3, #17
 8006532:	d003      	beq.n	800653c <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006534:	683b      	ldr	r3, [r7, #0]
 8006536:	685b      	ldr	r3, [r3, #4]
 8006538:	2b12      	cmp	r3, #18
 800653a:	d130      	bne.n	800659e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	689b      	ldr	r3, [r3, #8]
 8006540:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006542:	697b      	ldr	r3, [r7, #20]
 8006544:	005b      	lsls	r3, r3, #1
 8006546:	2203      	movs	r2, #3
 8006548:	fa02 f303 	lsl.w	r3, r2, r3
 800654c:	43db      	mvns	r3, r3
 800654e:	693a      	ldr	r2, [r7, #16]
 8006550:	4013      	ands	r3, r2
 8006552:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006554:	683b      	ldr	r3, [r7, #0]
 8006556:	68da      	ldr	r2, [r3, #12]
 8006558:	697b      	ldr	r3, [r7, #20]
 800655a:	005b      	lsls	r3, r3, #1
 800655c:	fa02 f303 	lsl.w	r3, r2, r3
 8006560:	693a      	ldr	r2, [r7, #16]
 8006562:	4313      	orrs	r3, r2
 8006564:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	693a      	ldr	r2, [r7, #16]
 800656a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	685b      	ldr	r3, [r3, #4]
 8006570:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006572:	2201      	movs	r2, #1
 8006574:	697b      	ldr	r3, [r7, #20]
 8006576:	fa02 f303 	lsl.w	r3, r2, r3
 800657a:	43db      	mvns	r3, r3
 800657c:	693a      	ldr	r2, [r7, #16]
 800657e:	4013      	ands	r3, r2
 8006580:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8006582:	683b      	ldr	r3, [r7, #0]
 8006584:	685b      	ldr	r3, [r3, #4]
 8006586:	091b      	lsrs	r3, r3, #4
 8006588:	f003 0201 	and.w	r2, r3, #1
 800658c:	697b      	ldr	r3, [r7, #20]
 800658e:	fa02 f303 	lsl.w	r3, r2, r3
 8006592:	693a      	ldr	r2, [r7, #16]
 8006594:	4313      	orrs	r3, r2
 8006596:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	693a      	ldr	r2, [r7, #16]
 800659c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	68db      	ldr	r3, [r3, #12]
 80065a2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80065a4:	697b      	ldr	r3, [r7, #20]
 80065a6:	005b      	lsls	r3, r3, #1
 80065a8:	2203      	movs	r2, #3
 80065aa:	fa02 f303 	lsl.w	r3, r2, r3
 80065ae:	43db      	mvns	r3, r3
 80065b0:	693a      	ldr	r2, [r7, #16]
 80065b2:	4013      	ands	r3, r2
 80065b4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80065b6:	683b      	ldr	r3, [r7, #0]
 80065b8:	689a      	ldr	r2, [r3, #8]
 80065ba:	697b      	ldr	r3, [r7, #20]
 80065bc:	005b      	lsls	r3, r3, #1
 80065be:	fa02 f303 	lsl.w	r3, r2, r3
 80065c2:	693a      	ldr	r2, [r7, #16]
 80065c4:	4313      	orrs	r3, r2
 80065c6:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	693a      	ldr	r2, [r7, #16]
 80065cc:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80065ce:	683b      	ldr	r3, [r7, #0]
 80065d0:	685b      	ldr	r3, [r3, #4]
 80065d2:	2b02      	cmp	r3, #2
 80065d4:	d003      	beq.n	80065de <HAL_GPIO_Init+0xea>
 80065d6:	683b      	ldr	r3, [r7, #0]
 80065d8:	685b      	ldr	r3, [r3, #4]
 80065da:	2b12      	cmp	r3, #18
 80065dc:	d123      	bne.n	8006626 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80065de:	697b      	ldr	r3, [r7, #20]
 80065e0:	08da      	lsrs	r2, r3, #3
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	3208      	adds	r2, #8
 80065e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80065ea:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80065ec:	697b      	ldr	r3, [r7, #20]
 80065ee:	f003 0307 	and.w	r3, r3, #7
 80065f2:	009b      	lsls	r3, r3, #2
 80065f4:	220f      	movs	r2, #15
 80065f6:	fa02 f303 	lsl.w	r3, r2, r3
 80065fa:	43db      	mvns	r3, r3
 80065fc:	693a      	ldr	r2, [r7, #16]
 80065fe:	4013      	ands	r3, r2
 8006600:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006602:	683b      	ldr	r3, [r7, #0]
 8006604:	691a      	ldr	r2, [r3, #16]
 8006606:	697b      	ldr	r3, [r7, #20]
 8006608:	f003 0307 	and.w	r3, r3, #7
 800660c:	009b      	lsls	r3, r3, #2
 800660e:	fa02 f303 	lsl.w	r3, r2, r3
 8006612:	693a      	ldr	r2, [r7, #16]
 8006614:	4313      	orrs	r3, r2
 8006616:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8006618:	697b      	ldr	r3, [r7, #20]
 800661a:	08da      	lsrs	r2, r3, #3
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	3208      	adds	r2, #8
 8006620:	6939      	ldr	r1, [r7, #16]
 8006622:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800662c:	697b      	ldr	r3, [r7, #20]
 800662e:	005b      	lsls	r3, r3, #1
 8006630:	2203      	movs	r2, #3
 8006632:	fa02 f303 	lsl.w	r3, r2, r3
 8006636:	43db      	mvns	r3, r3
 8006638:	693a      	ldr	r2, [r7, #16]
 800663a:	4013      	ands	r3, r2
 800663c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800663e:	683b      	ldr	r3, [r7, #0]
 8006640:	685b      	ldr	r3, [r3, #4]
 8006642:	f003 0203 	and.w	r2, r3, #3
 8006646:	697b      	ldr	r3, [r7, #20]
 8006648:	005b      	lsls	r3, r3, #1
 800664a:	fa02 f303 	lsl.w	r3, r2, r3
 800664e:	693a      	ldr	r2, [r7, #16]
 8006650:	4313      	orrs	r3, r2
 8006652:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	693a      	ldr	r2, [r7, #16]
 8006658:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800665a:	683b      	ldr	r3, [r7, #0]
 800665c:	685b      	ldr	r3, [r3, #4]
 800665e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006662:	2b00      	cmp	r3, #0
 8006664:	f000 80a6 	beq.w	80067b4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006668:	4b5b      	ldr	r3, [pc, #364]	; (80067d8 <HAL_GPIO_Init+0x2e4>)
 800666a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800666c:	4a5a      	ldr	r2, [pc, #360]	; (80067d8 <HAL_GPIO_Init+0x2e4>)
 800666e:	f043 0301 	orr.w	r3, r3, #1
 8006672:	6613      	str	r3, [r2, #96]	; 0x60
 8006674:	4b58      	ldr	r3, [pc, #352]	; (80067d8 <HAL_GPIO_Init+0x2e4>)
 8006676:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006678:	f003 0301 	and.w	r3, r3, #1
 800667c:	60bb      	str	r3, [r7, #8]
 800667e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006680:	4a56      	ldr	r2, [pc, #344]	; (80067dc <HAL_GPIO_Init+0x2e8>)
 8006682:	697b      	ldr	r3, [r7, #20]
 8006684:	089b      	lsrs	r3, r3, #2
 8006686:	3302      	adds	r3, #2
 8006688:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800668c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800668e:	697b      	ldr	r3, [r7, #20]
 8006690:	f003 0303 	and.w	r3, r3, #3
 8006694:	009b      	lsls	r3, r3, #2
 8006696:	220f      	movs	r2, #15
 8006698:	fa02 f303 	lsl.w	r3, r2, r3
 800669c:	43db      	mvns	r3, r3
 800669e:	693a      	ldr	r2, [r7, #16]
 80066a0:	4013      	ands	r3, r2
 80066a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80066aa:	d01f      	beq.n	80066ec <HAL_GPIO_Init+0x1f8>
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	4a4c      	ldr	r2, [pc, #304]	; (80067e0 <HAL_GPIO_Init+0x2ec>)
 80066b0:	4293      	cmp	r3, r2
 80066b2:	d019      	beq.n	80066e8 <HAL_GPIO_Init+0x1f4>
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	4a4b      	ldr	r2, [pc, #300]	; (80067e4 <HAL_GPIO_Init+0x2f0>)
 80066b8:	4293      	cmp	r3, r2
 80066ba:	d013      	beq.n	80066e4 <HAL_GPIO_Init+0x1f0>
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	4a4a      	ldr	r2, [pc, #296]	; (80067e8 <HAL_GPIO_Init+0x2f4>)
 80066c0:	4293      	cmp	r3, r2
 80066c2:	d00d      	beq.n	80066e0 <HAL_GPIO_Init+0x1ec>
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	4a49      	ldr	r2, [pc, #292]	; (80067ec <HAL_GPIO_Init+0x2f8>)
 80066c8:	4293      	cmp	r3, r2
 80066ca:	d007      	beq.n	80066dc <HAL_GPIO_Init+0x1e8>
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	4a48      	ldr	r2, [pc, #288]	; (80067f0 <HAL_GPIO_Init+0x2fc>)
 80066d0:	4293      	cmp	r3, r2
 80066d2:	d101      	bne.n	80066d8 <HAL_GPIO_Init+0x1e4>
 80066d4:	2305      	movs	r3, #5
 80066d6:	e00a      	b.n	80066ee <HAL_GPIO_Init+0x1fa>
 80066d8:	2306      	movs	r3, #6
 80066da:	e008      	b.n	80066ee <HAL_GPIO_Init+0x1fa>
 80066dc:	2304      	movs	r3, #4
 80066de:	e006      	b.n	80066ee <HAL_GPIO_Init+0x1fa>
 80066e0:	2303      	movs	r3, #3
 80066e2:	e004      	b.n	80066ee <HAL_GPIO_Init+0x1fa>
 80066e4:	2302      	movs	r3, #2
 80066e6:	e002      	b.n	80066ee <HAL_GPIO_Init+0x1fa>
 80066e8:	2301      	movs	r3, #1
 80066ea:	e000      	b.n	80066ee <HAL_GPIO_Init+0x1fa>
 80066ec:	2300      	movs	r3, #0
 80066ee:	697a      	ldr	r2, [r7, #20]
 80066f0:	f002 0203 	and.w	r2, r2, #3
 80066f4:	0092      	lsls	r2, r2, #2
 80066f6:	4093      	lsls	r3, r2
 80066f8:	693a      	ldr	r2, [r7, #16]
 80066fa:	4313      	orrs	r3, r2
 80066fc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80066fe:	4937      	ldr	r1, [pc, #220]	; (80067dc <HAL_GPIO_Init+0x2e8>)
 8006700:	697b      	ldr	r3, [r7, #20]
 8006702:	089b      	lsrs	r3, r3, #2
 8006704:	3302      	adds	r3, #2
 8006706:	693a      	ldr	r2, [r7, #16]
 8006708:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800670c:	4b39      	ldr	r3, [pc, #228]	; (80067f4 <HAL_GPIO_Init+0x300>)
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	43db      	mvns	r3, r3
 8006716:	693a      	ldr	r2, [r7, #16]
 8006718:	4013      	ands	r3, r2
 800671a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800671c:	683b      	ldr	r3, [r7, #0]
 800671e:	685b      	ldr	r3, [r3, #4]
 8006720:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006724:	2b00      	cmp	r3, #0
 8006726:	d003      	beq.n	8006730 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8006728:	693a      	ldr	r2, [r7, #16]
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	4313      	orrs	r3, r2
 800672e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8006730:	4a30      	ldr	r2, [pc, #192]	; (80067f4 <HAL_GPIO_Init+0x300>)
 8006732:	693b      	ldr	r3, [r7, #16]
 8006734:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8006736:	4b2f      	ldr	r3, [pc, #188]	; (80067f4 <HAL_GPIO_Init+0x300>)
 8006738:	685b      	ldr	r3, [r3, #4]
 800673a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	43db      	mvns	r3, r3
 8006740:	693a      	ldr	r2, [r7, #16]
 8006742:	4013      	ands	r3, r2
 8006744:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006746:	683b      	ldr	r3, [r7, #0]
 8006748:	685b      	ldr	r3, [r3, #4]
 800674a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800674e:	2b00      	cmp	r3, #0
 8006750:	d003      	beq.n	800675a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8006752:	693a      	ldr	r2, [r7, #16]
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	4313      	orrs	r3, r2
 8006758:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800675a:	4a26      	ldr	r2, [pc, #152]	; (80067f4 <HAL_GPIO_Init+0x300>)
 800675c:	693b      	ldr	r3, [r7, #16]
 800675e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006760:	4b24      	ldr	r3, [pc, #144]	; (80067f4 <HAL_GPIO_Init+0x300>)
 8006762:	689b      	ldr	r3, [r3, #8]
 8006764:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	43db      	mvns	r3, r3
 800676a:	693a      	ldr	r2, [r7, #16]
 800676c:	4013      	ands	r3, r2
 800676e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006770:	683b      	ldr	r3, [r7, #0]
 8006772:	685b      	ldr	r3, [r3, #4]
 8006774:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006778:	2b00      	cmp	r3, #0
 800677a:	d003      	beq.n	8006784 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800677c:	693a      	ldr	r2, [r7, #16]
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	4313      	orrs	r3, r2
 8006782:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006784:	4a1b      	ldr	r2, [pc, #108]	; (80067f4 <HAL_GPIO_Init+0x300>)
 8006786:	693b      	ldr	r3, [r7, #16]
 8006788:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800678a:	4b1a      	ldr	r3, [pc, #104]	; (80067f4 <HAL_GPIO_Init+0x300>)
 800678c:	68db      	ldr	r3, [r3, #12]
 800678e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	43db      	mvns	r3, r3
 8006794:	693a      	ldr	r2, [r7, #16]
 8006796:	4013      	ands	r3, r2
 8006798:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800679a:	683b      	ldr	r3, [r7, #0]
 800679c:	685b      	ldr	r3, [r3, #4]
 800679e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d003      	beq.n	80067ae <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80067a6:	693a      	ldr	r2, [r7, #16]
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	4313      	orrs	r3, r2
 80067ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80067ae:	4a11      	ldr	r2, [pc, #68]	; (80067f4 <HAL_GPIO_Init+0x300>)
 80067b0:	693b      	ldr	r3, [r7, #16]
 80067b2:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80067b4:	697b      	ldr	r3, [r7, #20]
 80067b6:	3301      	adds	r3, #1
 80067b8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80067ba:	683b      	ldr	r3, [r7, #0]
 80067bc:	681a      	ldr	r2, [r3, #0]
 80067be:	697b      	ldr	r3, [r7, #20]
 80067c0:	fa22 f303 	lsr.w	r3, r2, r3
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	f47f ae9d 	bne.w	8006504 <HAL_GPIO_Init+0x10>
  }
}
 80067ca:	bf00      	nop
 80067cc:	371c      	adds	r7, #28
 80067ce:	46bd      	mov	sp, r7
 80067d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d4:	4770      	bx	lr
 80067d6:	bf00      	nop
 80067d8:	40021000 	.word	0x40021000
 80067dc:	40010000 	.word	0x40010000
 80067e0:	48000400 	.word	0x48000400
 80067e4:	48000800 	.word	0x48000800
 80067e8:	48000c00 	.word	0x48000c00
 80067ec:	48001000 	.word	0x48001000
 80067f0:	48001400 	.word	0x48001400
 80067f4:	40010400 	.word	0x40010400

080067f8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80067f8:	b580      	push	{r7, lr}
 80067fa:	b082      	sub	sp, #8
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	4603      	mov	r3, r0
 8006800:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8006802:	4b08      	ldr	r3, [pc, #32]	; (8006824 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006804:	695a      	ldr	r2, [r3, #20]
 8006806:	88fb      	ldrh	r3, [r7, #6]
 8006808:	4013      	ands	r3, r2
 800680a:	2b00      	cmp	r3, #0
 800680c:	d006      	beq.n	800681c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800680e:	4a05      	ldr	r2, [pc, #20]	; (8006824 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006810:	88fb      	ldrh	r3, [r7, #6]
 8006812:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006814:	88fb      	ldrh	r3, [r7, #6]
 8006816:	4618      	mov	r0, r3
 8006818:	f7fc ff0e 	bl	8003638 <HAL_GPIO_EXTI_Callback>
  }
}
 800681c:	bf00      	nop
 800681e:	3708      	adds	r7, #8
 8006820:	46bd      	mov	sp, r7
 8006822:	bd80      	pop	{r7, pc}
 8006824:	40010400 	.word	0x40010400

08006828 <HAL_OPAMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OPAMP_Init(OPAMP_HandleTypeDef *hopamp)
{
 8006828:	b580      	push	{r7, lr}
 800682a:	b084      	sub	sp, #16
 800682c:	af00      	add	r7, sp, #0
 800682e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006830:	2300      	movs	r3, #0
 8006832:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation and lock status */
  /* Init not allowed if calibration is ongoing */
  if (hopamp == NULL)
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	2b00      	cmp	r3, #0
 8006838:	d101      	bne.n	800683e <HAL_OPAMP_Init+0x16>
  {
    return HAL_ERROR;
 800683a:	2301      	movs	r3, #1
 800683c:	e0bb      	b.n	80069b6 <HAL_OPAMP_Init+0x18e>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006844:	b2db      	uxtb	r3, r3
 8006846:	2b05      	cmp	r3, #5
 8006848:	d101      	bne.n	800684e <HAL_OPAMP_Init+0x26>
  {
    return HAL_ERROR;
 800684a:	2301      	movs	r3, #1
 800684c:	e0b3      	b.n	80069b6 <HAL_OPAMP_Init+0x18e>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_CALIBBUSY)
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006854:	b2db      	uxtb	r3, r3
 8006856:	2b02      	cmp	r3, #2
 8006858:	d101      	bne.n	800685e <HAL_OPAMP_Init+0x36>
  {
    return HAL_ERROR;
 800685a:	2301      	movs	r3, #1
 800685c:	e0ab      	b.n	80069b6 <HAL_OPAMP_Init+0x18e>
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueP));
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueN));
    }

    /* Init SYSCFG and the low level hardware to access opamp */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 800685e:	4b58      	ldr	r3, [pc, #352]	; (80069c0 <HAL_OPAMP_Init+0x198>)
 8006860:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006862:	4a57      	ldr	r2, [pc, #348]	; (80069c0 <HAL_OPAMP_Init+0x198>)
 8006864:	f043 0301 	orr.w	r3, r3, #1
 8006868:	6613      	str	r3, [r2, #96]	; 0x60
 800686a:	4b55      	ldr	r3, [pc, #340]	; (80069c0 <HAL_OPAMP_Init+0x198>)
 800686c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800686e:	f003 0301 	and.w	r3, r3, #1
 8006872:	60bb      	str	r3, [r7, #8]
 8006874:	68bb      	ldr	r3, [r7, #8]

    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800687c:	b2db      	uxtb	r3, r3
 800687e:	2b00      	cmp	r3, #0
 8006880:	d103      	bne.n	800688a <HAL_OPAMP_Init+0x62>
    {
      /* Allocate lock resource and initialize it */
      hopamp->Lock = HAL_UNLOCKED;
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	2200      	movs	r2, #0
 8006886:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

#if (USE_HAL_OPAMP_REGISTER_CALLBACKS == 1)
    hopamp->MspInitCallback(hopamp);
#else
    /* Call MSP init function */
    HAL_OPAMP_MspInit(hopamp);
 800688a:	6878      	ldr	r0, [r7, #4]
 800688c:	f7fd f972 	bl	8003b74 <HAL_OPAMP_MspInit>

    /* check if OPAMP_PGA_MODE & in Follower mode */
    /*   - InvertingInput                         */
    /* is Not Applicable                          */

    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	689b      	ldr	r3, [r3, #8]
 8006894:	2b40      	cmp	r3, #64	; 0x40
 8006896:	d003      	beq.n	80068a0 <HAL_OPAMP_Init+0x78>
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	689b      	ldr	r3, [r3, #8]
 800689c:	2b60      	cmp	r3, #96	; 0x60
 800689e:	d133      	bne.n	8006908 <HAL_OPAMP_Init+0xe0>
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	f023 0110 	bic.w	r1, r3, #16
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	430a      	orrs	r2, r1
 80068b4:	601a      	str	r2, [r3, #0]
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	681a      	ldr	r2, [r3, #0]
 80068bc:	4b41      	ldr	r3, [pc, #260]	; (80069c4 <HAL_OPAMP_Init+0x19c>)
 80068be:	4013      	ands	r3, r2
 80068c0:	687a      	ldr	r2, [r7, #4]
 80068c2:	6851      	ldr	r1, [r2, #4]
 80068c4:	687a      	ldr	r2, [r7, #4]
 80068c6:	6892      	ldr	r2, [r2, #8]
 80068c8:	4311      	orrs	r1, r2
 80068ca:	687a      	ldr	r2, [r7, #4]
 80068cc:	6912      	ldr	r2, [r2, #16]
 80068ce:	430a      	orrs	r2, r1
 80068d0:	6879      	ldr	r1, [r7, #4]
 80068d2:	7d09      	ldrb	r1, [r1, #20]
 80068d4:	2901      	cmp	r1, #1
 80068d6:	d102      	bne.n	80068de <HAL_OPAMP_Init+0xb6>
 80068d8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80068dc:	e000      	b.n	80068e0 <HAL_OPAMP_Init+0xb8>
 80068de:	2100      	movs	r1, #0
 80068e0:	4311      	orrs	r1, r2
 80068e2:	687a      	ldr	r2, [r7, #4]
 80068e4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80068e6:	4311      	orrs	r1, r2
 80068e8:	687a      	ldr	r2, [r7, #4]
 80068ea:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80068ec:	4311      	orrs	r1, r2
 80068ee:	687a      	ldr	r2, [r7, #4]
 80068f0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80068f2:	04d2      	lsls	r2, r2, #19
 80068f4:	4311      	orrs	r1, r2
 80068f6:	687a      	ldr	r2, [r7, #4]
 80068f8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80068fa:	0612      	lsls	r2, r2, #24
 80068fc:	4311      	orrs	r1, r2
 80068fe:	687a      	ldr	r2, [r7, #4]
 8006900:	6812      	ldr	r2, [r2, #0]
 8006902:	430b      	orrs	r3, r1
 8006904:	6013      	str	r3, [r2, #0]
 8006906:	e035      	b.n	8006974 <HAL_OPAMP_Init+0x14c>
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }
    else /* OPAMP_STANDALONE_MODE */
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	f023 0110 	bic.w	r1, r3, #16
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	430a      	orrs	r2, r1
 800691c:	601a      	str	r2, [r3, #0]
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	681a      	ldr	r2, [r3, #0]
 8006924:	4b27      	ldr	r3, [pc, #156]	; (80069c4 <HAL_OPAMP_Init+0x19c>)
 8006926:	4013      	ands	r3, r2
 8006928:	687a      	ldr	r2, [r7, #4]
 800692a:	6851      	ldr	r1, [r2, #4]
 800692c:	687a      	ldr	r2, [r7, #4]
 800692e:	6892      	ldr	r2, [r2, #8]
 8006930:	4311      	orrs	r1, r2
 8006932:	687a      	ldr	r2, [r7, #4]
 8006934:	68d2      	ldr	r2, [r2, #12]
 8006936:	4311      	orrs	r1, r2
 8006938:	687a      	ldr	r2, [r7, #4]
 800693a:	6912      	ldr	r2, [r2, #16]
 800693c:	430a      	orrs	r2, r1
 800693e:	6879      	ldr	r1, [r7, #4]
 8006940:	7d09      	ldrb	r1, [r1, #20]
 8006942:	2901      	cmp	r1, #1
 8006944:	d102      	bne.n	800694c <HAL_OPAMP_Init+0x124>
 8006946:	f44f 7180 	mov.w	r1, #256	; 0x100
 800694a:	e000      	b.n	800694e <HAL_OPAMP_Init+0x126>
 800694c:	2100      	movs	r1, #0
 800694e:	4311      	orrs	r1, r2
 8006950:	687a      	ldr	r2, [r7, #4]
 8006952:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006954:	4311      	orrs	r1, r2
 8006956:	687a      	ldr	r2, [r7, #4]
 8006958:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800695a:	4311      	orrs	r1, r2
 800695c:	687a      	ldr	r2, [r7, #4]
 800695e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8006960:	04d2      	lsls	r2, r2, #19
 8006962:	4311      	orrs	r1, r2
 8006964:	687a      	ldr	r2, [r7, #4]
 8006966:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006968:	0612      	lsls	r2, r2, #24
 800696a:	4311      	orrs	r1, r2
 800696c:	687a      	ldr	r2, [r7, #4]
 800696e:	6812      	ldr	r2, [r2, #0]
 8006970:	430b      	orrs	r3, r1
 8006972:	6013      	str	r3, [r2, #0]
                 hopamp->Init.PgaGain |
                 (hopamp->Init.TrimmingValueP << OPAMP_INPUT_NONINVERTING) |
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }

    if ((READ_BIT(hopamp->Instance->TCMR, OPAMP_TCMR_LOCK)) == 0UL)
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	699b      	ldr	r3, [r3, #24]
 800697a:	2b00      	cmp	r3, #0
 800697c:	db10      	blt.n	80069a0 <HAL_OPAMP_Init+0x178>
    {
      MODIFY_REG(hopamp->Instance->TCMR,
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	699b      	ldr	r3, [r3, #24]
 8006984:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	699a      	ldr	r2, [r3, #24]
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	69db      	ldr	r3, [r3, #28]
 8006990:	431a      	orrs	r2, r3
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	6a1b      	ldr	r3, [r3, #32]
 8006996:	431a      	orrs	r2, r3
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	430a      	orrs	r2, r1
 800699e:	619a      	str	r2, [r3, #24]
                 hopamp->Init.InvertingInputSecondary  |
                 hopamp->Init.NonInvertingInputSecondary);
    }

    /* Update the OPAMP state*/
    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80069a6:	b2db      	uxtb	r3, r3
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d103      	bne.n	80069b4 <HAL_OPAMP_Init+0x18c>
    {
      /* From RESET state to READY State */
      hopamp->State = HAL_OPAMP_STATE_READY;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	2201      	movs	r2, #1
 80069b0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    }
    /* else: remain in READY or BUSY state (no update) */

    return status;
 80069b4:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80069b6:	4618      	mov	r0, r3
 80069b8:	3710      	adds	r7, #16
 80069ba:	46bd      	mov	sp, r7
 80069bc:	bd80      	pop	{r7, pc}
 80069be:	bf00      	nop
 80069c0:	40021000 	.word	0x40021000
 80069c4:	e0003e11 	.word	0xe0003e11

080069c8 <HAL_OPAMP_Start>:
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_OPAMP_Start(OPAMP_HandleTypeDef *hopamp)
{
 80069c8:	b480      	push	{r7}
 80069ca:	b085      	sub	sp, #20
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80069d0:	2300      	movs	r3, #0
 80069d2:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation */
  /* Check if OPAMP locked */
  if (hopamp == NULL)
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d102      	bne.n	80069e0 <HAL_OPAMP_Start+0x18>
  {
    status = HAL_ERROR;
 80069da:	2301      	movs	r3, #1
 80069dc:	73fb      	strb	r3, [r7, #15]
 80069de:	e01d      	b.n	8006a1c <HAL_OPAMP_Start+0x54>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80069e6:	b2db      	uxtb	r3, r3
 80069e8:	2b05      	cmp	r3, #5
 80069ea:	d102      	bne.n	80069f2 <HAL_OPAMP_Start+0x2a>
  {
    status = HAL_ERROR;
 80069ec:	2301      	movs	r3, #1
 80069ee:	73fb      	strb	r3, [r7, #15]
 80069f0:	e014      	b.n	8006a1c <HAL_OPAMP_Start+0x54>
  else
  {
    /* Check the parameter */
    assert_param(IS_OPAMP_ALL_INSTANCE(hopamp->Instance));

    if (hopamp->State == HAL_OPAMP_STATE_READY)
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80069f8:	b2db      	uxtb	r3, r3
 80069fa:	2b01      	cmp	r3, #1
 80069fc:	d10c      	bne.n	8006a18 <HAL_OPAMP_Start+0x50>
    {
      /* Enable the selected opamp */
      SET_BIT(hopamp->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	681a      	ldr	r2, [r3, #0]
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	f042 0201 	orr.w	r2, r2, #1
 8006a0c:	601a      	str	r2, [r3, #0]

      /* Update the OPAMP state*/
      /* From HAL_OPAMP_STATE_READY to HAL_OPAMP_STATE_BUSY */
      hopamp->State = HAL_OPAMP_STATE_BUSY;
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	2204      	movs	r2, #4
 8006a12:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 8006a16:	e001      	b.n	8006a1c <HAL_OPAMP_Start+0x54>
    }
    else
    {
      status = HAL_ERROR;
 8006a18:	2301      	movs	r3, #1
 8006a1a:	73fb      	strb	r3, [r7, #15]
    }


  }
  return status;
 8006a1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a1e:	4618      	mov	r0, r3
 8006a20:	3714      	adds	r7, #20
 8006a22:	46bd      	mov	sp, r7
 8006a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a28:	4770      	bx	lr

08006a2a <HAL_OPAMPEx_SelfCalibrateAll>:
                                               OPAMP_HandleTypeDef *hopamp3, OPAMP_HandleTypeDef *hopamp4, OPAMP_HandleTypeDef *hopamp5, OPAMP_HandleTypeDef *hopamp6)
#elif defined(STM32GBK1CB) || defined(STM32G431xx) || defined(STM32G441xx) || defined(STM32G471xx)
HAL_StatusTypeDef HAL_OPAMPEx_SelfCalibrateAll(OPAMP_HandleTypeDef *hopamp1, OPAMP_HandleTypeDef *hopamp2,
                                               OPAMP_HandleTypeDef *hopamp3)
#endif
{
 8006a2a:	b580      	push	{r7, lr}
 8006a2c:	b08c      	sub	sp, #48	; 0x30
 8006a2e:	af00      	add	r7, sp, #0
 8006a30:	60f8      	str	r0, [r7, #12]
 8006a32:	60b9      	str	r1, [r7, #8]
 8006a34:	607a      	str	r2, [r7, #4]
  uint32_t trimmingvaluep6;
#endif

  uint32_t delta;

  if ((hopamp1 == NULL) || (hopamp2 == NULL) || (hopamp3 == NULL)
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d005      	beq.n	8006a48 <HAL_OPAMPEx_SelfCalibrateAll+0x1e>
 8006a3c:	68bb      	ldr	r3, [r7, #8]
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d002      	beq.n	8006a48 <HAL_OPAMPEx_SelfCalibrateAll+0x1e>
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d101      	bne.n	8006a4c <HAL_OPAMPEx_SelfCalibrateAll+0x22>
#if defined(STM32G473xx) || defined(STM32G474xx) || defined(STM32G483xx) || defined(STM32G483xx)
      || (hopamp4 == NULL) || (hopamp5 == NULL) || (hopamp6 == NULL)
#endif
     )
  {
    return HAL_ERROR;
 8006a48:	2301      	movs	r3, #1
 8006a4a:	e2df      	b.n	800700c <HAL_OPAMPEx_SelfCalibrateAll+0x5e2>
  }
  else if (hopamp1->State != HAL_OPAMP_STATE_READY)
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006a52:	b2db      	uxtb	r3, r3
 8006a54:	2b01      	cmp	r3, #1
 8006a56:	d001      	beq.n	8006a5c <HAL_OPAMPEx_SelfCalibrateAll+0x32>
  {
    return HAL_ERROR;
 8006a58:	2301      	movs	r3, #1
 8006a5a:	e2d7      	b.n	800700c <HAL_OPAMPEx_SelfCalibrateAll+0x5e2>
  }
  else if (hopamp2->State != HAL_OPAMP_STATE_READY)
 8006a5c:	68bb      	ldr	r3, [r7, #8]
 8006a5e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006a62:	b2db      	uxtb	r3, r3
 8006a64:	2b01      	cmp	r3, #1
 8006a66:	d001      	beq.n	8006a6c <HAL_OPAMPEx_SelfCalibrateAll+0x42>
  {
    return HAL_ERROR;
 8006a68:	2301      	movs	r3, #1
 8006a6a:	e2cf      	b.n	800700c <HAL_OPAMPEx_SelfCalibrateAll+0x5e2>
  }
  else if (hopamp3->State != HAL_OPAMP_STATE_READY)
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006a72:	b2db      	uxtb	r3, r3
 8006a74:	2b01      	cmp	r3, #1
 8006a76:	d001      	beq.n	8006a7c <HAL_OPAMPEx_SelfCalibrateAll+0x52>
  {
    return HAL_ERROR;
 8006a78:	2301      	movs	r3, #1
 8006a7a:	e2c7      	b.n	800700c <HAL_OPAMPEx_SelfCalibrateAll+0x5e2>
    assert_param(IS_OPAMP_ALL_INSTANCE(hopamp6->Instance));
#endif

    /* Set Calibration mode */
    /* Non-inverting input connected to calibration reference voltage. */
    SET_BIT(hopamp1->Instance->CSR, OPAMP_CSR_FORCEVP);
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	681a      	ldr	r2, [r3, #0]
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	f042 0202 	orr.w	r2, r2, #2
 8006a8a:	601a      	str	r2, [r3, #0]
    SET_BIT(hopamp2->Instance->CSR, OPAMP_CSR_FORCEVP);
 8006a8c:	68bb      	ldr	r3, [r7, #8]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	681a      	ldr	r2, [r3, #0]
 8006a92:	68bb      	ldr	r3, [r7, #8]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f042 0202 	orr.w	r2, r2, #2
 8006a9a:	601a      	str	r2, [r3, #0]
    SET_BIT(hopamp3->Instance->CSR, OPAMP_CSR_FORCEVP);
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	681a      	ldr	r2, [r3, #0]
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	f042 0202 	orr.w	r2, r2, #2
 8006aaa:	601a      	str	r2, [r3, #0]
    SET_BIT(hopamp5->Instance->CSR, OPAMP_CSR_FORCEVP);
    SET_BIT(hopamp6->Instance->CSR, OPAMP_CSR_FORCEVP);
#endif

    /*  user trimming values are used for offset calibration */
    SET_BIT(hopamp1->Instance->CSR, OPAMP_CSR_USERTRIM);
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	681a      	ldr	r2, [r3, #0]
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	f042 0210 	orr.w	r2, r2, #16
 8006aba:	601a      	str	r2, [r3, #0]
    SET_BIT(hopamp2->Instance->CSR, OPAMP_CSR_USERTRIM);
 8006abc:	68bb      	ldr	r3, [r7, #8]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	681a      	ldr	r2, [r3, #0]
 8006ac2:	68bb      	ldr	r3, [r7, #8]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	f042 0210 	orr.w	r2, r2, #16
 8006aca:	601a      	str	r2, [r3, #0]
    SET_BIT(hopamp3->Instance->CSR, OPAMP_CSR_USERTRIM);
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	681a      	ldr	r2, [r3, #0]
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	f042 0210 	orr.w	r2, r2, #16
 8006ada:	601a      	str	r2, [r3, #0]
    SET_BIT(hopamp5->Instance->CSR, OPAMP_CSR_USERTRIM);
    SET_BIT(hopamp6->Instance->CSR, OPAMP_CSR_USERTRIM);
#endif

    /* Enable calibration */
    SET_BIT(hopamp1->Instance->CSR, OPAMP_CSR_CALON);
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	681a      	ldr	r2, [r3, #0]
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006aea:	601a      	str	r2, [r3, #0]
    SET_BIT(hopamp2->Instance->CSR, OPAMP_CSR_CALON);
 8006aec:	68bb      	ldr	r3, [r7, #8]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	681a      	ldr	r2, [r3, #0]
 8006af2:	68bb      	ldr	r3, [r7, #8]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006afa:	601a      	str	r2, [r3, #0]
    SET_BIT(hopamp3->Instance->CSR, OPAMP_CSR_CALON);
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	681a      	ldr	r2, [r3, #0]
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006b0a:	601a      	str	r2, [r3, #0]
    SET_BIT(hopamp6->Instance->CSR, OPAMP_CSR_CALON);
#endif

    /* 1st calibration - N */
    /* Select 90% VREF */
    MODIFY_REG(hopamp1->Instance->CSR, OPAMP_CSR_CALSEL, OPAMP_VREF_90VDDA);
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	681a      	ldr	r2, [r3, #0]
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 8006b1a:	601a      	str	r2, [r3, #0]
    MODIFY_REG(hopamp2->Instance->CSR, OPAMP_CSR_CALSEL, OPAMP_VREF_90VDDA);
 8006b1c:	68bb      	ldr	r3, [r7, #8]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	681a      	ldr	r2, [r3, #0]
 8006b22:	68bb      	ldr	r3, [r7, #8]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 8006b2a:	601a      	str	r2, [r3, #0]
    MODIFY_REG(hopamp3->Instance->CSR, OPAMP_CSR_CALSEL, OPAMP_VREF_90VDDA);
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	681a      	ldr	r2, [r3, #0]
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 8006b3a:	601a      	str	r2, [r3, #0]
    MODIFY_REG(hopamp5->Instance->CSR, OPAMP_CSR_CALSEL, OPAMP_VREF_90VDDA);
    MODIFY_REG(hopamp6->Instance->CSR, OPAMP_CSR_CALSEL, OPAMP_VREF_90VDDA);
#endif

    /* Enable the opamps */
    SET_BIT(hopamp1->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	681a      	ldr	r2, [r3, #0]
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	f042 0201 	orr.w	r2, r2, #1
 8006b4a:	601a      	str	r2, [r3, #0]
    SET_BIT(hopamp2->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 8006b4c:	68bb      	ldr	r3, [r7, #8]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	681a      	ldr	r2, [r3, #0]
 8006b52:	68bb      	ldr	r3, [r7, #8]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	f042 0201 	orr.w	r2, r2, #1
 8006b5a:	601a      	str	r2, [r3, #0]
    SET_BIT(hopamp3->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	681a      	ldr	r2, [r3, #0]
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	f042 0201 	orr.w	r2, r2, #1
 8006b6a:	601a      	str	r2, [r3, #0]
    SET_BIT(hopamp6->Instance->CSR, OPAMP_CSR_OPAMPxEN);
#endif

    /* Init trimming counter */
    /* Medium value */
    trimmingvaluen1 = 16UL;
 8006b6c:	2310      	movs	r3, #16
 8006b6e:	62fb      	str	r3, [r7, #44]	; 0x2c
    trimmingvaluen2 = 16UL;
 8006b70:	2310      	movs	r3, #16
 8006b72:	627b      	str	r3, [r7, #36]	; 0x24
    trimmingvaluen3 = 16UL;
 8006b74:	2310      	movs	r3, #16
 8006b76:	61fb      	str	r3, [r7, #28]
#if defined(STM32G473xx) || defined(STM32G474xx) || defined(STM32G483xx) || defined(STM32G483xx)
    trimmingvaluen4 = 16UL;
    trimmingvaluen5 = 16UL;
    trimmingvaluen6 = 16UL;
#endif
    delta = 8UL;
 8006b78:	2308      	movs	r3, #8
 8006b7a:	617b      	str	r3, [r7, #20]

    while (delta != 0UL)
 8006b7c:	e056      	b.n	8006c2c <HAL_OPAMPEx_SelfCalibrateAll+0x202>
    {
      /* Set candidate trimming */
      MODIFY_REG(hopamp1->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen1 << OPAMP_INPUT_INVERTING);
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	f023 51f8 	bic.w	r1, r3, #520093696	; 0x1f000000
 8006b88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b8a:	061a      	lsls	r2, r3, #24
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	430a      	orrs	r2, r1
 8006b92:	601a      	str	r2, [r3, #0]
      MODIFY_REG(hopamp2->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen2 << OPAMP_INPUT_INVERTING);
 8006b94:	68bb      	ldr	r3, [r7, #8]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	f023 51f8 	bic.w	r1, r3, #520093696	; 0x1f000000
 8006b9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ba0:	061a      	lsls	r2, r3, #24
 8006ba2:	68bb      	ldr	r3, [r7, #8]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	430a      	orrs	r2, r1
 8006ba8:	601a      	str	r2, [r3, #0]
      MODIFY_REG(hopamp3->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen3 << OPAMP_INPUT_INVERTING);
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	f023 51f8 	bic.w	r1, r3, #520093696	; 0x1f000000
 8006bb4:	69fb      	ldr	r3, [r7, #28]
 8006bb6:	061a      	lsls	r2, r3, #24
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	430a      	orrs	r2, r1
 8006bbe:	601a      	str	r2, [r3, #0]
#endif

      /* OFFTRIMmax delay 2 ms as per datasheet (electrical characteristics */
      /* Offset trim time: during calibration, minimum time needed between */
      /* two steps to have 1 mV accuracy */
      HAL_Delay(2);
 8006bc0:	2002      	movs	r0, #2
 8006bc2:	f7fd fd45 	bl	8004650 <HAL_Delay>

      if ((hopamp1->Instance->CSR & OPAMP_CSR_OUTCAL) != 0UL)
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d004      	beq.n	8006bde <HAL_OPAMPEx_SelfCalibrateAll+0x1b4>
      {
        /* OPAMP_CSR_OUTCAL is HIGH try higher trimming */
        trimmingvaluen1 += delta;
 8006bd4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006bd6:	697b      	ldr	r3, [r7, #20]
 8006bd8:	4413      	add	r3, r2
 8006bda:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006bdc:	e003      	b.n	8006be6 <HAL_OPAMPEx_SelfCalibrateAll+0x1bc>
      }
      else
      {
        /* OPAMP_CSR_OUTCAL is LOW try lower trimming */
        trimmingvaluen1 -= delta;
 8006bde:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006be0:	697b      	ldr	r3, [r7, #20]
 8006be2:	1ad3      	subs	r3, r2, r3
 8006be4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((hopamp2->Instance->CSR & OPAMP_CSR_OUTCAL) != 0UL)
 8006be6:	68bb      	ldr	r3, [r7, #8]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d004      	beq.n	8006bfe <HAL_OPAMPEx_SelfCalibrateAll+0x1d4>
      {
        /* OPAMP_CSR_OUTCAL is HIGH try higher trimming */
        trimmingvaluen2 += delta;
 8006bf4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006bf6:	697b      	ldr	r3, [r7, #20]
 8006bf8:	4413      	add	r3, r2
 8006bfa:	627b      	str	r3, [r7, #36]	; 0x24
 8006bfc:	e003      	b.n	8006c06 <HAL_OPAMPEx_SelfCalibrateAll+0x1dc>
      }
      else
      {
        /* OPAMP_CSR_OUTCAL is LOW try lower trimming */
        trimmingvaluen2 -= delta;
 8006bfe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c00:	697b      	ldr	r3, [r7, #20]
 8006c02:	1ad3      	subs	r3, r2, r3
 8006c04:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((hopamp3->Instance->CSR & OPAMP_CSR_OUTCAL) != 0UL)
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d004      	beq.n	8006c1e <HAL_OPAMPEx_SelfCalibrateAll+0x1f4>
      {
        /* OPAMP_CSR_OUTCAL is HIGH try higher trimming */
        trimmingvaluen3 += delta;
 8006c14:	69fa      	ldr	r2, [r7, #28]
 8006c16:	697b      	ldr	r3, [r7, #20]
 8006c18:	4413      	add	r3, r2
 8006c1a:	61fb      	str	r3, [r7, #28]
 8006c1c:	e003      	b.n	8006c26 <HAL_OPAMPEx_SelfCalibrateAll+0x1fc>
      }
      else
      {
        /* OPAMP_CSR_OUTCAL is LOW try lower trimming */
        trimmingvaluen3 -= delta;
 8006c1e:	69fa      	ldr	r2, [r7, #28]
 8006c20:	697b      	ldr	r3, [r7, #20]
 8006c22:	1ad3      	subs	r3, r2, r3
 8006c24:	61fb      	str	r3, [r7, #28]
        /* OPAMP_CSR_OUTCAL is LOW try lower trimming */
        trimmingvaluen6 -= delta;
      }
#endif

      delta >>= 1;
 8006c26:	697b      	ldr	r3, [r7, #20]
 8006c28:	085b      	lsrs	r3, r3, #1
 8006c2a:	617b      	str	r3, [r7, #20]
    while (delta != 0UL)
 8006c2c:	697b      	ldr	r3, [r7, #20]
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d1a5      	bne.n	8006b7e <HAL_OPAMPEx_SelfCalibrateAll+0x154>
    }

    /* Still need to check if righ calibration is current value or un step below */
    /* Indeed the first value that causes the OUTCAL bit to change from 1 to 0 */
    MODIFY_REG(hopamp1->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen1 << OPAMP_INPUT_INVERTING);
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	f023 51f8 	bic.w	r1, r3, #520093696	; 0x1f000000
 8006c3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c3e:	061a      	lsls	r2, r3, #24
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	430a      	orrs	r2, r1
 8006c46:	601a      	str	r2, [r3, #0]
    MODIFY_REG(hopamp2->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen2 << OPAMP_INPUT_INVERTING);
 8006c48:	68bb      	ldr	r3, [r7, #8]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	f023 51f8 	bic.w	r1, r3, #520093696	; 0x1f000000
 8006c52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c54:	061a      	lsls	r2, r3, #24
 8006c56:	68bb      	ldr	r3, [r7, #8]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	430a      	orrs	r2, r1
 8006c5c:	601a      	str	r2, [r3, #0]
    MODIFY_REG(hopamp3->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen3 << OPAMP_INPUT_INVERTING);
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	f023 51f8 	bic.w	r1, r3, #520093696	; 0x1f000000
 8006c68:	69fb      	ldr	r3, [r7, #28]
 8006c6a:	061a      	lsls	r2, r3, #24
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	430a      	orrs	r2, r1
 8006c72:	601a      	str	r2, [r3, #0]
#endif

    /* OFFTRIMmax delay 2 ms as per datasheet (electrical characteristics */
    /* Offset trim time: during calibration, minimum time needed between */
    /* two steps to have 1 mV accuracy */
    HAL_Delay(2);
 8006c74:	2002      	movs	r0, #2
 8006c76:	f7fd fceb 	bl	8004650 <HAL_Delay>

    if ((hopamp1->Instance->CSR & OPAMP_CSR_OUTCAL) != 0UL)
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d00d      	beq.n	8006ca4 <HAL_OPAMPEx_SelfCalibrateAll+0x27a>
    {
      /* OPAMP_CSR_OUTCAL is actually one value more */
      trimmingvaluen1++;
 8006c88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c8a:	3301      	adds	r3, #1
 8006c8c:	62fb      	str	r3, [r7, #44]	; 0x2c
      /* Set right trimming */
      MODIFY_REG(hopamp1->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen1 << OPAMP_INPUT_INVERTING);
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	f023 51f8 	bic.w	r1, r3, #520093696	; 0x1f000000
 8006c98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c9a:	061a      	lsls	r2, r3, #24
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	430a      	orrs	r2, r1
 8006ca2:	601a      	str	r2, [r3, #0]
    }

    if ((hopamp2->Instance->CSR & OPAMP_CSR_OUTCAL) != 0UL)
 8006ca4:	68bb      	ldr	r3, [r7, #8]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d00d      	beq.n	8006cce <HAL_OPAMPEx_SelfCalibrateAll+0x2a4>
    {
      /* OPAMP_CSR_OUTCAL is actually one value more */
      trimmingvaluen2++;
 8006cb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cb4:	3301      	adds	r3, #1
 8006cb6:	627b      	str	r3, [r7, #36]	; 0x24
      /* Set right trimming */
      MODIFY_REG(hopamp2->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen2 << OPAMP_INPUT_INVERTING);
 8006cb8:	68bb      	ldr	r3, [r7, #8]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	f023 51f8 	bic.w	r1, r3, #520093696	; 0x1f000000
 8006cc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cc4:	061a      	lsls	r2, r3, #24
 8006cc6:	68bb      	ldr	r3, [r7, #8]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	430a      	orrs	r2, r1
 8006ccc:	601a      	str	r2, [r3, #0]
    }

    if ((hopamp3->Instance->CSR & OPAMP_CSR_OUTCAL) != 0UL)
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d00d      	beq.n	8006cf8 <HAL_OPAMPEx_SelfCalibrateAll+0x2ce>
    {
      /* OPAMP_CSR_OUTCAL is actually one value more */
      trimmingvaluen3++;
 8006cdc:	69fb      	ldr	r3, [r7, #28]
 8006cde:	3301      	adds	r3, #1
 8006ce0:	61fb      	str	r3, [r7, #28]
      /* Set right trimming */
      MODIFY_REG(hopamp3->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen3 << OPAMP_INPUT_INVERTING);
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	f023 51f8 	bic.w	r1, r3, #520093696	; 0x1f000000
 8006cec:	69fb      	ldr	r3, [r7, #28]
 8006cee:	061a      	lsls	r2, r3, #24
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	430a      	orrs	r2, r1
 8006cf6:	601a      	str	r2, [r3, #0]
    }
#endif

    /* 2nd calibration - P */
    /* Select 10% VREF */
    MODIFY_REG(hopamp1->Instance->CSR, OPAMP_CSR_CALSEL, OPAMP_VREF_10VDDA);
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006d0a:	601a      	str	r2, [r3, #0]
    MODIFY_REG(hopamp2->Instance->CSR, OPAMP_CSR_CALSEL, OPAMP_VREF_10VDDA);
 8006d0c:	68bb      	ldr	r3, [r7, #8]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006d16:	68bb      	ldr	r3, [r7, #8]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006d1e:	601a      	str	r2, [r3, #0]
    MODIFY_REG(hopamp3->Instance->CSR, OPAMP_CSR_CALSEL, OPAMP_VREF_10VDDA);
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006d32:	601a      	str	r2, [r3, #0]
    MODIFY_REG(hopamp6->Instance->CSR, OPAMP_CSR_CALSEL, OPAMP_VREF_10VDDA);
#endif

    /* Init trimming counter */
    /* Medium value */
    trimmingvaluep1 = 16UL;
 8006d34:	2310      	movs	r3, #16
 8006d36:	62bb      	str	r3, [r7, #40]	; 0x28
    trimmingvaluep2 = 16UL;
 8006d38:	2310      	movs	r3, #16
 8006d3a:	623b      	str	r3, [r7, #32]
    trimmingvaluep3 = 16UL;
 8006d3c:	2310      	movs	r3, #16
 8006d3e:	61bb      	str	r3, [r7, #24]
    trimmingvaluep4 = 16UL;
    trimmingvaluep5 = 16UL;
    trimmingvaluep6 = 16UL;
#endif

    delta = 8UL;
 8006d40:	2308      	movs	r3, #8
 8006d42:	617b      	str	r3, [r7, #20]

    while (delta != 0UL)
 8006d44:	e056      	b.n	8006df4 <HAL_OPAMPEx_SelfCalibrateAll+0x3ca>
    {
      /* Set candidate trimming */
      MODIFY_REG(hopamp1->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep1 << OPAMP_INPUT_NONINVERTING);
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	f423 0178 	bic.w	r1, r3, #16252928	; 0xf80000
 8006d50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d52:	04da      	lsls	r2, r3, #19
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	430a      	orrs	r2, r1
 8006d5a:	601a      	str	r2, [r3, #0]
      MODIFY_REG(hopamp2->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep2 << OPAMP_INPUT_NONINVERTING);
 8006d5c:	68bb      	ldr	r3, [r7, #8]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	f423 0178 	bic.w	r1, r3, #16252928	; 0xf80000
 8006d66:	6a3b      	ldr	r3, [r7, #32]
 8006d68:	04da      	lsls	r2, r3, #19
 8006d6a:	68bb      	ldr	r3, [r7, #8]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	430a      	orrs	r2, r1
 8006d70:	601a      	str	r2, [r3, #0]
      MODIFY_REG(hopamp3->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep3 << OPAMP_INPUT_NONINVERTING);
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	f423 0178 	bic.w	r1, r3, #16252928	; 0xf80000
 8006d7c:	69bb      	ldr	r3, [r7, #24]
 8006d7e:	04da      	lsls	r2, r3, #19
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	430a      	orrs	r2, r1
 8006d86:	601a      	str	r2, [r3, #0]
#endif

      /* OFFTRIMmax delay 2 ms as per datasheet (electrical characteristics */
      /* Offset trim time: during calibration, minimum time needed between */
      /* two steps to have 1 mV accuracy */
      HAL_Delay(2);
 8006d88:	2002      	movs	r0, #2
 8006d8a:	f7fd fc61 	bl	8004650 <HAL_Delay>

      if ((hopamp1->Instance->CSR & OPAMP_CSR_OUTCAL) != 0UL)
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d004      	beq.n	8006da6 <HAL_OPAMPEx_SelfCalibrateAll+0x37c>
      {
        /* OPAMP_CSR_OUTCAL is HIGH try higher trimming */
        trimmingvaluep1 += delta;
 8006d9c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006d9e:	697b      	ldr	r3, [r7, #20]
 8006da0:	4413      	add	r3, r2
 8006da2:	62bb      	str	r3, [r7, #40]	; 0x28
 8006da4:	e003      	b.n	8006dae <HAL_OPAMPEx_SelfCalibrateAll+0x384>
      }
      else
      {
        trimmingvaluep1 -= delta;
 8006da6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006da8:	697b      	ldr	r3, [r7, #20]
 8006daa:	1ad3      	subs	r3, r2, r3
 8006dac:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((hopamp2->Instance->CSR & OPAMP_CSR_OUTCAL) != 0UL)
 8006dae:	68bb      	ldr	r3, [r7, #8]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d004      	beq.n	8006dc6 <HAL_OPAMPEx_SelfCalibrateAll+0x39c>
      {
        /* OPAMP_CSR_OUTCAL is HIGH try higher trimming */
        trimmingvaluep2 += delta;
 8006dbc:	6a3a      	ldr	r2, [r7, #32]
 8006dbe:	697b      	ldr	r3, [r7, #20]
 8006dc0:	4413      	add	r3, r2
 8006dc2:	623b      	str	r3, [r7, #32]
 8006dc4:	e003      	b.n	8006dce <HAL_OPAMPEx_SelfCalibrateAll+0x3a4>
      }
      else
      {
        trimmingvaluep2 -= delta;
 8006dc6:	6a3a      	ldr	r2, [r7, #32]
 8006dc8:	697b      	ldr	r3, [r7, #20]
 8006dca:	1ad3      	subs	r3, r2, r3
 8006dcc:	623b      	str	r3, [r7, #32]
      }

      if ((hopamp3->Instance->CSR & OPAMP_CSR_OUTCAL) != 0UL)
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d004      	beq.n	8006de6 <HAL_OPAMPEx_SelfCalibrateAll+0x3bc>
      {
        /* OPAMP_CSR_OUTCAL is HIGH try higher trimming */
        trimmingvaluep3 += delta;
 8006ddc:	69ba      	ldr	r2, [r7, #24]
 8006dde:	697b      	ldr	r3, [r7, #20]
 8006de0:	4413      	add	r3, r2
 8006de2:	61bb      	str	r3, [r7, #24]
 8006de4:	e003      	b.n	8006dee <HAL_OPAMPEx_SelfCalibrateAll+0x3c4>
      }
      else
      {
        trimmingvaluep3 -= delta;
 8006de6:	69ba      	ldr	r2, [r7, #24]
 8006de8:	697b      	ldr	r3, [r7, #20]
 8006dea:	1ad3      	subs	r3, r2, r3
 8006dec:	61bb      	str	r3, [r7, #24]
      {
        trimmingvaluep6 -= delta;
      }
#endif

      delta >>= 1;
 8006dee:	697b      	ldr	r3, [r7, #20]
 8006df0:	085b      	lsrs	r3, r3, #1
 8006df2:	617b      	str	r3, [r7, #20]
    while (delta != 0UL)
 8006df4:	697b      	ldr	r3, [r7, #20]
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d1a5      	bne.n	8006d46 <HAL_OPAMPEx_SelfCalibrateAll+0x31c>
    }

    /* Still need to check if righ calibration is current value or un step below */
    /* Indeed the first value that causes the OUTCAL bit to change from 1 to 0 */
    /* Set candidate trimming */
    MODIFY_REG(hopamp1->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep1 << OPAMP_INPUT_NONINVERTING);
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	f423 0178 	bic.w	r1, r3, #16252928	; 0xf80000
 8006e04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e06:	04da      	lsls	r2, r3, #19
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	430a      	orrs	r2, r1
 8006e0e:	601a      	str	r2, [r3, #0]
    MODIFY_REG(hopamp2->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep2 << OPAMP_INPUT_NONINVERTING);
 8006e10:	68bb      	ldr	r3, [r7, #8]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	f423 0178 	bic.w	r1, r3, #16252928	; 0xf80000
 8006e1a:	6a3b      	ldr	r3, [r7, #32]
 8006e1c:	04da      	lsls	r2, r3, #19
 8006e1e:	68bb      	ldr	r3, [r7, #8]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	430a      	orrs	r2, r1
 8006e24:	601a      	str	r2, [r3, #0]
    MODIFY_REG(hopamp3->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep3 << OPAMP_INPUT_NONINVERTING);
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	f423 0178 	bic.w	r1, r3, #16252928	; 0xf80000
 8006e30:	69bb      	ldr	r3, [r7, #24]
 8006e32:	04da      	lsls	r2, r3, #19
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	430a      	orrs	r2, r1
 8006e3a:	601a      	str	r2, [r3, #0]
#endif

    /* OFFTRIMmax delay 2 ms as per datasheet (electrical characteristics */
    /* Offset trim time: during calibration, minimum time needed between */
    /* two steps to have 1 mV accuracy */
    HAL_Delay(2);
 8006e3c:	2002      	movs	r0, #2
 8006e3e:	f7fd fc07 	bl	8004650 <HAL_Delay>

    if ((hopamp1->Instance->CSR & OPAMP_CSR_OUTCAL) != 0UL)
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d00d      	beq.n	8006e6c <HAL_OPAMPEx_SelfCalibrateAll+0x442>
    {
      /* Trimming value is actually one value more */
      trimmingvaluep1++;
 8006e50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e52:	3301      	adds	r3, #1
 8006e54:	62bb      	str	r3, [r7, #40]	; 0x28
      /* Set right trimming */
      MODIFY_REG(hopamp1->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep1 << OPAMP_INPUT_NONINVERTING);
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	f423 0178 	bic.w	r1, r3, #16252928	; 0xf80000
 8006e60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e62:	04da      	lsls	r2, r3, #19
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	430a      	orrs	r2, r1
 8006e6a:	601a      	str	r2, [r3, #0]
    }

    if ((hopamp2->Instance->CSR & OPAMP_CSR_OUTCAL) != 0UL)
 8006e6c:	68bb      	ldr	r3, [r7, #8]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d00d      	beq.n	8006e96 <HAL_OPAMPEx_SelfCalibrateAll+0x46c>
    {
      /* Trimming value is actually one value more */
      trimmingvaluep2++;
 8006e7a:	6a3b      	ldr	r3, [r7, #32]
 8006e7c:	3301      	adds	r3, #1
 8006e7e:	623b      	str	r3, [r7, #32]
      /* Set right trimming */
      MODIFY_REG(hopamp2->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep2 << OPAMP_INPUT_NONINVERTING);
 8006e80:	68bb      	ldr	r3, [r7, #8]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	f423 0178 	bic.w	r1, r3, #16252928	; 0xf80000
 8006e8a:	6a3b      	ldr	r3, [r7, #32]
 8006e8c:	04da      	lsls	r2, r3, #19
 8006e8e:	68bb      	ldr	r3, [r7, #8]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	430a      	orrs	r2, r1
 8006e94:	601a      	str	r2, [r3, #0]
    }

    if ((hopamp3->Instance->CSR & OPAMP_CSR_OUTCAL) != 0UL)
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d00d      	beq.n	8006ec0 <HAL_OPAMPEx_SelfCalibrateAll+0x496>
    {
      /* Trimming value is actually one value more */
      trimmingvaluep3++;
 8006ea4:	69bb      	ldr	r3, [r7, #24]
 8006ea6:	3301      	adds	r3, #1
 8006ea8:	61bb      	str	r3, [r7, #24]
      /* Set right trimming */
      MODIFY_REG(hopamp3->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep3 << OPAMP_INPUT_NONINVERTING);
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	f423 0178 	bic.w	r1, r3, #16252928	; 0xf80000
 8006eb4:	69bb      	ldr	r3, [r7, #24]
 8006eb6:	04da      	lsls	r2, r3, #19
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	430a      	orrs	r2, r1
 8006ebe:	601a      	str	r2, [r3, #0]
      MODIFY_REG(hopamp6->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep6 << OPAMP_INPUT_NONINVERTING);
    }
#endif

    /* Disable calibration */
    CLEAR_BIT(hopamp1->Instance->CSR, OPAMP_CSR_CALON);
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	681a      	ldr	r2, [r3, #0]
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006ece:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hopamp2->Instance->CSR, OPAMP_CSR_CALON);
 8006ed0:	68bb      	ldr	r3, [r7, #8]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	681a      	ldr	r2, [r3, #0]
 8006ed6:	68bb      	ldr	r3, [r7, #8]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006ede:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hopamp3->Instance->CSR, OPAMP_CSR_CALON);
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	681a      	ldr	r2, [r3, #0]
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006eee:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hopamp5->Instance->CSR, OPAMP_CSR_CALON);
    CLEAR_BIT(hopamp6->Instance->CSR, OPAMP_CSR_CALON);
#endif

    /* Disable the OPAMPs */
    CLEAR_BIT(hopamp1->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	681a      	ldr	r2, [r3, #0]
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	f022 0201 	bic.w	r2, r2, #1
 8006efe:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hopamp2->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 8006f00:	68bb      	ldr	r3, [r7, #8]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	681a      	ldr	r2, [r3, #0]
 8006f06:	68bb      	ldr	r3, [r7, #8]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	f022 0201 	bic.w	r2, r2, #1
 8006f0e:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hopamp3->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	681a      	ldr	r2, [r3, #0]
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	f022 0201 	bic.w	r2, r2, #1
 8006f1e:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hopamp5->Instance->CSR, OPAMP_CSR_OPAMPxEN);
    CLEAR_BIT(hopamp6->Instance->CSR, OPAMP_CSR_OPAMPxEN);
#endif

    /* Set normal operating mode back */
    CLEAR_BIT(hopamp1->Instance->CSR, OPAMP_CSR_FORCEVP);
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	681a      	ldr	r2, [r3, #0]
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	f022 0202 	bic.w	r2, r2, #2
 8006f2e:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hopamp2->Instance->CSR, OPAMP_CSR_FORCEVP);
 8006f30:	68bb      	ldr	r3, [r7, #8]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	681a      	ldr	r2, [r3, #0]
 8006f36:	68bb      	ldr	r3, [r7, #8]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	f022 0202 	bic.w	r2, r2, #2
 8006f3e:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hopamp3->Instance->CSR, OPAMP_CSR_FORCEVP);
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	681a      	ldr	r2, [r3, #0]
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	f022 0202 	bic.w	r2, r2, #2
 8006f4e:	601a      	str	r2, [r3, #0]
    /* Self calibration is successful  */
    /* Store calibration(user timming) results in init structure. */
    /* Select user timming mode */

    /* Write calibration result N */
    hopamp1->Init.TrimmingValueN = trimmingvaluen1;
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006f54:	635a      	str	r2, [r3, #52]	; 0x34
    hopamp2->Init.TrimmingValueN = trimmingvaluen2;
 8006f56:	68bb      	ldr	r3, [r7, #8]
 8006f58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006f5a:	635a      	str	r2, [r3, #52]	; 0x34
    hopamp3->Init.TrimmingValueN = trimmingvaluen3;
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	69fa      	ldr	r2, [r7, #28]
 8006f60:	635a      	str	r2, [r3, #52]	; 0x34
    hopamp5->Init.TrimmingValueN = trimmingvaluen5;
    hopamp6->Init.TrimmingValueN = trimmingvaluen6;
#endif

    /* Write calibration result P */
    hopamp1->Init.TrimmingValueP = trimmingvaluep1;
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006f66:	631a      	str	r2, [r3, #48]	; 0x30
    hopamp2->Init.TrimmingValueP = trimmingvaluep2;
 8006f68:	68bb      	ldr	r3, [r7, #8]
 8006f6a:	6a3a      	ldr	r2, [r7, #32]
 8006f6c:	631a      	str	r2, [r3, #48]	; 0x30
    hopamp3->Init.TrimmingValueP = trimmingvaluep3;
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	69ba      	ldr	r2, [r7, #24]
 8006f72:	631a      	str	r2, [r3, #48]	; 0x30
    hopamp6->Init.TrimmingValueP = trimmingvaluep6;
#endif

    /* Select user timming mode */
    /* And updated with calibrated settings */
    hopamp1->Init.UserTrimming = OPAMP_TRIMMING_USER;
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	2210      	movs	r2, #16
 8006f78:	62da      	str	r2, [r3, #44]	; 0x2c
    hopamp2->Init.UserTrimming = OPAMP_TRIMMING_USER;
 8006f7a:	68bb      	ldr	r3, [r7, #8]
 8006f7c:	2210      	movs	r2, #16
 8006f7e:	62da      	str	r2, [r3, #44]	; 0x2c
    hopamp3->Init.UserTrimming = OPAMP_TRIMMING_USER;
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	2210      	movs	r2, #16
 8006f84:	62da      	str	r2, [r3, #44]	; 0x2c
    hopamp4->Init.UserTrimming = OPAMP_TRIMMING_USER;
    hopamp5->Init.UserTrimming = OPAMP_TRIMMING_USER;
    hopamp6->Init.UserTrimming = OPAMP_TRIMMING_USER;
#endif

    MODIFY_REG(hopamp1->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen1 << OPAMP_INPUT_INVERTING);
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	f023 51f8 	bic.w	r1, r3, #520093696	; 0x1f000000
 8006f90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f92:	061a      	lsls	r2, r3, #24
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	430a      	orrs	r2, r1
 8006f9a:	601a      	str	r2, [r3, #0]
    MODIFY_REG(hopamp2->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen2 << OPAMP_INPUT_INVERTING);
 8006f9c:	68bb      	ldr	r3, [r7, #8]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	f023 51f8 	bic.w	r1, r3, #520093696	; 0x1f000000
 8006fa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fa8:	061a      	lsls	r2, r3, #24
 8006faa:	68bb      	ldr	r3, [r7, #8]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	430a      	orrs	r2, r1
 8006fb0:	601a      	str	r2, [r3, #0]
    MODIFY_REG(hopamp3->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen3 << OPAMP_INPUT_INVERTING);
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	f023 51f8 	bic.w	r1, r3, #520093696	; 0x1f000000
 8006fbc:	69fb      	ldr	r3, [r7, #28]
 8006fbe:	061a      	lsls	r2, r3, #24
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	430a      	orrs	r2, r1
 8006fc6:	601a      	str	r2, [r3, #0]
    MODIFY_REG(hopamp4->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen4 << OPAMP_INPUT_INVERTING);
    MODIFY_REG(hopamp5->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen5 << OPAMP_INPUT_INVERTING);
    MODIFY_REG(hopamp6->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen6 << OPAMP_INPUT_INVERTING);
#endif

    MODIFY_REG(hopamp1->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep1 << OPAMP_INPUT_NONINVERTING);
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	f423 0178 	bic.w	r1, r3, #16252928	; 0xf80000
 8006fd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fd4:	04da      	lsls	r2, r3, #19
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	430a      	orrs	r2, r1
 8006fdc:	601a      	str	r2, [r3, #0]
    MODIFY_REG(hopamp2->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep2 << OPAMP_INPUT_NONINVERTING);
 8006fde:	68bb      	ldr	r3, [r7, #8]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	f423 0178 	bic.w	r1, r3, #16252928	; 0xf80000
 8006fe8:	6a3b      	ldr	r3, [r7, #32]
 8006fea:	04da      	lsls	r2, r3, #19
 8006fec:	68bb      	ldr	r3, [r7, #8]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	430a      	orrs	r2, r1
 8006ff2:	601a      	str	r2, [r3, #0]
    MODIFY_REG(hopamp3->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep3 << OPAMP_INPUT_NONINVERTING);
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	f423 0178 	bic.w	r1, r3, #16252928	; 0xf80000
 8006ffe:	69bb      	ldr	r3, [r7, #24]
 8007000:	04da      	lsls	r2, r3, #19
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	430a      	orrs	r2, r1
 8007008:	601a      	str	r2, [r3, #0]
    MODIFY_REG(hopamp6->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep4 << OPAMP_INPUT_NONINVERTING);
#endif

  }

  return HAL_OK;
 800700a:	2300      	movs	r3, #0
}
 800700c:	4618      	mov	r0, r3
 800700e:	3730      	adds	r7, #48	; 0x30
 8007010:	46bd      	mov	sp, r7
 8007012:	bd80      	pop	{r7, pc}

08007014 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8007014:	b480      	push	{r7}
 8007016:	b085      	sub	sp, #20
 8007018:	af00      	add	r7, sp, #0
 800701a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	2b00      	cmp	r3, #0
 8007020:	d141      	bne.n	80070a6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007022:	4b4b      	ldr	r3, [pc, #300]	; (8007150 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800702a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800702e:	d131      	bne.n	8007094 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007030:	4b47      	ldr	r3, [pc, #284]	; (8007150 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007032:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007036:	4a46      	ldr	r2, [pc, #280]	; (8007150 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007038:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800703c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007040:	4b43      	ldr	r3, [pc, #268]	; (8007150 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8007048:	4a41      	ldr	r2, [pc, #260]	; (8007150 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800704a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800704e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007050:	4b40      	ldr	r3, [pc, #256]	; (8007154 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	2232      	movs	r2, #50	; 0x32
 8007056:	fb02 f303 	mul.w	r3, r2, r3
 800705a:	4a3f      	ldr	r2, [pc, #252]	; (8007158 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800705c:	fba2 2303 	umull	r2, r3, r2, r3
 8007060:	0c9b      	lsrs	r3, r3, #18
 8007062:	3301      	adds	r3, #1
 8007064:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007066:	e002      	b.n	800706e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	3b01      	subs	r3, #1
 800706c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800706e:	4b38      	ldr	r3, [pc, #224]	; (8007150 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007070:	695b      	ldr	r3, [r3, #20]
 8007072:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007076:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800707a:	d102      	bne.n	8007082 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	2b00      	cmp	r3, #0
 8007080:	d1f2      	bne.n	8007068 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007082:	4b33      	ldr	r3, [pc, #204]	; (8007150 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007084:	695b      	ldr	r3, [r3, #20]
 8007086:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800708a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800708e:	d158      	bne.n	8007142 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8007090:	2303      	movs	r3, #3
 8007092:	e057      	b.n	8007144 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007094:	4b2e      	ldr	r3, [pc, #184]	; (8007150 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007096:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800709a:	4a2d      	ldr	r2, [pc, #180]	; (8007150 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800709c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80070a0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80070a4:	e04d      	b.n	8007142 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80070ac:	d141      	bne.n	8007132 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80070ae:	4b28      	ldr	r3, [pc, #160]	; (8007150 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80070b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80070ba:	d131      	bne.n	8007120 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80070bc:	4b24      	ldr	r3, [pc, #144]	; (8007150 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80070be:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80070c2:	4a23      	ldr	r2, [pc, #140]	; (8007150 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80070c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80070c8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80070cc:	4b20      	ldr	r3, [pc, #128]	; (8007150 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80070d4:	4a1e      	ldr	r2, [pc, #120]	; (8007150 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80070d6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80070da:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80070dc:	4b1d      	ldr	r3, [pc, #116]	; (8007154 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	2232      	movs	r2, #50	; 0x32
 80070e2:	fb02 f303 	mul.w	r3, r2, r3
 80070e6:	4a1c      	ldr	r2, [pc, #112]	; (8007158 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80070e8:	fba2 2303 	umull	r2, r3, r2, r3
 80070ec:	0c9b      	lsrs	r3, r3, #18
 80070ee:	3301      	adds	r3, #1
 80070f0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80070f2:	e002      	b.n	80070fa <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	3b01      	subs	r3, #1
 80070f8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80070fa:	4b15      	ldr	r3, [pc, #84]	; (8007150 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80070fc:	695b      	ldr	r3, [r3, #20]
 80070fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007102:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007106:	d102      	bne.n	800710e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	2b00      	cmp	r3, #0
 800710c:	d1f2      	bne.n	80070f4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800710e:	4b10      	ldr	r3, [pc, #64]	; (8007150 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007110:	695b      	ldr	r3, [r3, #20]
 8007112:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007116:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800711a:	d112      	bne.n	8007142 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800711c:	2303      	movs	r3, #3
 800711e:	e011      	b.n	8007144 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007120:	4b0b      	ldr	r3, [pc, #44]	; (8007150 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007122:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007126:	4a0a      	ldr	r2, [pc, #40]	; (8007150 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007128:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800712c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8007130:	e007      	b.n	8007142 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8007132:	4b07      	ldr	r3, [pc, #28]	; (8007150 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800713a:	4a05      	ldr	r2, [pc, #20]	; (8007150 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800713c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007140:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8007142:	2300      	movs	r3, #0
}
 8007144:	4618      	mov	r0, r3
 8007146:	3714      	adds	r7, #20
 8007148:	46bd      	mov	sp, r7
 800714a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800714e:	4770      	bx	lr
 8007150:	40007000 	.word	0x40007000
 8007154:	2000000c 	.word	0x2000000c
 8007158:	431bde83 	.word	0x431bde83

0800715c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800715c:	b580      	push	{r7, lr}
 800715e:	b088      	sub	sp, #32
 8007160:	af00      	add	r7, sp, #0
 8007162:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	2b00      	cmp	r3, #0
 8007168:	d101      	bne.n	800716e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800716a:	2301      	movs	r3, #1
 800716c:	e308      	b.n	8007780 <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	f003 0301 	and.w	r3, r3, #1
 8007176:	2b00      	cmp	r3, #0
 8007178:	d075      	beq.n	8007266 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800717a:	4ba3      	ldr	r3, [pc, #652]	; (8007408 <HAL_RCC_OscConfig+0x2ac>)
 800717c:	689b      	ldr	r3, [r3, #8]
 800717e:	f003 030c 	and.w	r3, r3, #12
 8007182:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007184:	4ba0      	ldr	r3, [pc, #640]	; (8007408 <HAL_RCC_OscConfig+0x2ac>)
 8007186:	68db      	ldr	r3, [r3, #12]
 8007188:	f003 0303 	and.w	r3, r3, #3
 800718c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800718e:	69bb      	ldr	r3, [r7, #24]
 8007190:	2b0c      	cmp	r3, #12
 8007192:	d102      	bne.n	800719a <HAL_RCC_OscConfig+0x3e>
 8007194:	697b      	ldr	r3, [r7, #20]
 8007196:	2b03      	cmp	r3, #3
 8007198:	d002      	beq.n	80071a0 <HAL_RCC_OscConfig+0x44>
 800719a:	69bb      	ldr	r3, [r7, #24]
 800719c:	2b08      	cmp	r3, #8
 800719e:	d10b      	bne.n	80071b8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80071a0:	4b99      	ldr	r3, [pc, #612]	; (8007408 <HAL_RCC_OscConfig+0x2ac>)
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d05b      	beq.n	8007264 <HAL_RCC_OscConfig+0x108>
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	685b      	ldr	r3, [r3, #4]
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d157      	bne.n	8007264 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80071b4:	2301      	movs	r3, #1
 80071b6:	e2e3      	b.n	8007780 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	685b      	ldr	r3, [r3, #4]
 80071bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80071c0:	d106      	bne.n	80071d0 <HAL_RCC_OscConfig+0x74>
 80071c2:	4b91      	ldr	r3, [pc, #580]	; (8007408 <HAL_RCC_OscConfig+0x2ac>)
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	4a90      	ldr	r2, [pc, #576]	; (8007408 <HAL_RCC_OscConfig+0x2ac>)
 80071c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80071cc:	6013      	str	r3, [r2, #0]
 80071ce:	e01d      	b.n	800720c <HAL_RCC_OscConfig+0xb0>
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	685b      	ldr	r3, [r3, #4]
 80071d4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80071d8:	d10c      	bne.n	80071f4 <HAL_RCC_OscConfig+0x98>
 80071da:	4b8b      	ldr	r3, [pc, #556]	; (8007408 <HAL_RCC_OscConfig+0x2ac>)
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	4a8a      	ldr	r2, [pc, #552]	; (8007408 <HAL_RCC_OscConfig+0x2ac>)
 80071e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80071e4:	6013      	str	r3, [r2, #0]
 80071e6:	4b88      	ldr	r3, [pc, #544]	; (8007408 <HAL_RCC_OscConfig+0x2ac>)
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	4a87      	ldr	r2, [pc, #540]	; (8007408 <HAL_RCC_OscConfig+0x2ac>)
 80071ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80071f0:	6013      	str	r3, [r2, #0]
 80071f2:	e00b      	b.n	800720c <HAL_RCC_OscConfig+0xb0>
 80071f4:	4b84      	ldr	r3, [pc, #528]	; (8007408 <HAL_RCC_OscConfig+0x2ac>)
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	4a83      	ldr	r2, [pc, #524]	; (8007408 <HAL_RCC_OscConfig+0x2ac>)
 80071fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80071fe:	6013      	str	r3, [r2, #0]
 8007200:	4b81      	ldr	r3, [pc, #516]	; (8007408 <HAL_RCC_OscConfig+0x2ac>)
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	4a80      	ldr	r2, [pc, #512]	; (8007408 <HAL_RCC_OscConfig+0x2ac>)
 8007206:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800720a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	685b      	ldr	r3, [r3, #4]
 8007210:	2b00      	cmp	r3, #0
 8007212:	d013      	beq.n	800723c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007214:	f7fd fa10 	bl	8004638 <HAL_GetTick>
 8007218:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800721a:	e008      	b.n	800722e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800721c:	f7fd fa0c 	bl	8004638 <HAL_GetTick>
 8007220:	4602      	mov	r2, r0
 8007222:	693b      	ldr	r3, [r7, #16]
 8007224:	1ad3      	subs	r3, r2, r3
 8007226:	2b64      	cmp	r3, #100	; 0x64
 8007228:	d901      	bls.n	800722e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800722a:	2303      	movs	r3, #3
 800722c:	e2a8      	b.n	8007780 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800722e:	4b76      	ldr	r3, [pc, #472]	; (8007408 <HAL_RCC_OscConfig+0x2ac>)
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007236:	2b00      	cmp	r3, #0
 8007238:	d0f0      	beq.n	800721c <HAL_RCC_OscConfig+0xc0>
 800723a:	e014      	b.n	8007266 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800723c:	f7fd f9fc 	bl	8004638 <HAL_GetTick>
 8007240:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007242:	e008      	b.n	8007256 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007244:	f7fd f9f8 	bl	8004638 <HAL_GetTick>
 8007248:	4602      	mov	r2, r0
 800724a:	693b      	ldr	r3, [r7, #16]
 800724c:	1ad3      	subs	r3, r2, r3
 800724e:	2b64      	cmp	r3, #100	; 0x64
 8007250:	d901      	bls.n	8007256 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007252:	2303      	movs	r3, #3
 8007254:	e294      	b.n	8007780 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007256:	4b6c      	ldr	r3, [pc, #432]	; (8007408 <HAL_RCC_OscConfig+0x2ac>)
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800725e:	2b00      	cmp	r3, #0
 8007260:	d1f0      	bne.n	8007244 <HAL_RCC_OscConfig+0xe8>
 8007262:	e000      	b.n	8007266 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007264:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	f003 0302 	and.w	r3, r3, #2
 800726e:	2b00      	cmp	r3, #0
 8007270:	d075      	beq.n	800735e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007272:	4b65      	ldr	r3, [pc, #404]	; (8007408 <HAL_RCC_OscConfig+0x2ac>)
 8007274:	689b      	ldr	r3, [r3, #8]
 8007276:	f003 030c 	and.w	r3, r3, #12
 800727a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800727c:	4b62      	ldr	r3, [pc, #392]	; (8007408 <HAL_RCC_OscConfig+0x2ac>)
 800727e:	68db      	ldr	r3, [r3, #12]
 8007280:	f003 0303 	and.w	r3, r3, #3
 8007284:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8007286:	69bb      	ldr	r3, [r7, #24]
 8007288:	2b0c      	cmp	r3, #12
 800728a:	d102      	bne.n	8007292 <HAL_RCC_OscConfig+0x136>
 800728c:	697b      	ldr	r3, [r7, #20]
 800728e:	2b02      	cmp	r3, #2
 8007290:	d002      	beq.n	8007298 <HAL_RCC_OscConfig+0x13c>
 8007292:	69bb      	ldr	r3, [r7, #24]
 8007294:	2b04      	cmp	r3, #4
 8007296:	d11f      	bne.n	80072d8 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007298:	4b5b      	ldr	r3, [pc, #364]	; (8007408 <HAL_RCC_OscConfig+0x2ac>)
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d005      	beq.n	80072b0 <HAL_RCC_OscConfig+0x154>
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	68db      	ldr	r3, [r3, #12]
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d101      	bne.n	80072b0 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80072ac:	2301      	movs	r3, #1
 80072ae:	e267      	b.n	8007780 <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80072b0:	4b55      	ldr	r3, [pc, #340]	; (8007408 <HAL_RCC_OscConfig+0x2ac>)
 80072b2:	685b      	ldr	r3, [r3, #4]
 80072b4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	691b      	ldr	r3, [r3, #16]
 80072bc:	061b      	lsls	r3, r3, #24
 80072be:	4952      	ldr	r1, [pc, #328]	; (8007408 <HAL_RCC_OscConfig+0x2ac>)
 80072c0:	4313      	orrs	r3, r2
 80072c2:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80072c4:	4b51      	ldr	r3, [pc, #324]	; (800740c <HAL_RCC_OscConfig+0x2b0>)
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	4618      	mov	r0, r3
 80072ca:	f7fd f969 	bl	80045a0 <HAL_InitTick>
 80072ce:	4603      	mov	r3, r0
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d043      	beq.n	800735c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80072d4:	2301      	movs	r3, #1
 80072d6:	e253      	b.n	8007780 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	68db      	ldr	r3, [r3, #12]
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d023      	beq.n	8007328 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80072e0:	4b49      	ldr	r3, [pc, #292]	; (8007408 <HAL_RCC_OscConfig+0x2ac>)
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	4a48      	ldr	r2, [pc, #288]	; (8007408 <HAL_RCC_OscConfig+0x2ac>)
 80072e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80072ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072ec:	f7fd f9a4 	bl	8004638 <HAL_GetTick>
 80072f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80072f2:	e008      	b.n	8007306 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80072f4:	f7fd f9a0 	bl	8004638 <HAL_GetTick>
 80072f8:	4602      	mov	r2, r0
 80072fa:	693b      	ldr	r3, [r7, #16]
 80072fc:	1ad3      	subs	r3, r2, r3
 80072fe:	2b02      	cmp	r3, #2
 8007300:	d901      	bls.n	8007306 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8007302:	2303      	movs	r3, #3
 8007304:	e23c      	b.n	8007780 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007306:	4b40      	ldr	r3, [pc, #256]	; (8007408 <HAL_RCC_OscConfig+0x2ac>)
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800730e:	2b00      	cmp	r3, #0
 8007310:	d0f0      	beq.n	80072f4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007312:	4b3d      	ldr	r3, [pc, #244]	; (8007408 <HAL_RCC_OscConfig+0x2ac>)
 8007314:	685b      	ldr	r3, [r3, #4]
 8007316:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	691b      	ldr	r3, [r3, #16]
 800731e:	061b      	lsls	r3, r3, #24
 8007320:	4939      	ldr	r1, [pc, #228]	; (8007408 <HAL_RCC_OscConfig+0x2ac>)
 8007322:	4313      	orrs	r3, r2
 8007324:	604b      	str	r3, [r1, #4]
 8007326:	e01a      	b.n	800735e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007328:	4b37      	ldr	r3, [pc, #220]	; (8007408 <HAL_RCC_OscConfig+0x2ac>)
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	4a36      	ldr	r2, [pc, #216]	; (8007408 <HAL_RCC_OscConfig+0x2ac>)
 800732e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007332:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007334:	f7fd f980 	bl	8004638 <HAL_GetTick>
 8007338:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800733a:	e008      	b.n	800734e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800733c:	f7fd f97c 	bl	8004638 <HAL_GetTick>
 8007340:	4602      	mov	r2, r0
 8007342:	693b      	ldr	r3, [r7, #16]
 8007344:	1ad3      	subs	r3, r2, r3
 8007346:	2b02      	cmp	r3, #2
 8007348:	d901      	bls.n	800734e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800734a:	2303      	movs	r3, #3
 800734c:	e218      	b.n	8007780 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800734e:	4b2e      	ldr	r3, [pc, #184]	; (8007408 <HAL_RCC_OscConfig+0x2ac>)
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007356:	2b00      	cmp	r3, #0
 8007358:	d1f0      	bne.n	800733c <HAL_RCC_OscConfig+0x1e0>
 800735a:	e000      	b.n	800735e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800735c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	f003 0308 	and.w	r3, r3, #8
 8007366:	2b00      	cmp	r3, #0
 8007368:	d03c      	beq.n	80073e4 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	695b      	ldr	r3, [r3, #20]
 800736e:	2b00      	cmp	r3, #0
 8007370:	d01c      	beq.n	80073ac <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007372:	4b25      	ldr	r3, [pc, #148]	; (8007408 <HAL_RCC_OscConfig+0x2ac>)
 8007374:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007378:	4a23      	ldr	r2, [pc, #140]	; (8007408 <HAL_RCC_OscConfig+0x2ac>)
 800737a:	f043 0301 	orr.w	r3, r3, #1
 800737e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007382:	f7fd f959 	bl	8004638 <HAL_GetTick>
 8007386:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007388:	e008      	b.n	800739c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800738a:	f7fd f955 	bl	8004638 <HAL_GetTick>
 800738e:	4602      	mov	r2, r0
 8007390:	693b      	ldr	r3, [r7, #16]
 8007392:	1ad3      	subs	r3, r2, r3
 8007394:	2b02      	cmp	r3, #2
 8007396:	d901      	bls.n	800739c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8007398:	2303      	movs	r3, #3
 800739a:	e1f1      	b.n	8007780 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800739c:	4b1a      	ldr	r3, [pc, #104]	; (8007408 <HAL_RCC_OscConfig+0x2ac>)
 800739e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80073a2:	f003 0302 	and.w	r3, r3, #2
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d0ef      	beq.n	800738a <HAL_RCC_OscConfig+0x22e>
 80073aa:	e01b      	b.n	80073e4 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80073ac:	4b16      	ldr	r3, [pc, #88]	; (8007408 <HAL_RCC_OscConfig+0x2ac>)
 80073ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80073b2:	4a15      	ldr	r2, [pc, #84]	; (8007408 <HAL_RCC_OscConfig+0x2ac>)
 80073b4:	f023 0301 	bic.w	r3, r3, #1
 80073b8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80073bc:	f7fd f93c 	bl	8004638 <HAL_GetTick>
 80073c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80073c2:	e008      	b.n	80073d6 <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80073c4:	f7fd f938 	bl	8004638 <HAL_GetTick>
 80073c8:	4602      	mov	r2, r0
 80073ca:	693b      	ldr	r3, [r7, #16]
 80073cc:	1ad3      	subs	r3, r2, r3
 80073ce:	2b02      	cmp	r3, #2
 80073d0:	d901      	bls.n	80073d6 <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 80073d2:	2303      	movs	r3, #3
 80073d4:	e1d4      	b.n	8007780 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80073d6:	4b0c      	ldr	r3, [pc, #48]	; (8007408 <HAL_RCC_OscConfig+0x2ac>)
 80073d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80073dc:	f003 0302 	and.w	r3, r3, #2
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d1ef      	bne.n	80073c4 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	f003 0304 	and.w	r3, r3, #4
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	f000 80ab 	beq.w	8007548 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80073f2:	2300      	movs	r3, #0
 80073f4:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80073f6:	4b04      	ldr	r3, [pc, #16]	; (8007408 <HAL_RCC_OscConfig+0x2ac>)
 80073f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80073fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d106      	bne.n	8007410 <HAL_RCC_OscConfig+0x2b4>
 8007402:	2301      	movs	r3, #1
 8007404:	e005      	b.n	8007412 <HAL_RCC_OscConfig+0x2b6>
 8007406:	bf00      	nop
 8007408:	40021000 	.word	0x40021000
 800740c:	20000010 	.word	0x20000010
 8007410:	2300      	movs	r3, #0
 8007412:	2b00      	cmp	r3, #0
 8007414:	d00d      	beq.n	8007432 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007416:	4baf      	ldr	r3, [pc, #700]	; (80076d4 <HAL_RCC_OscConfig+0x578>)
 8007418:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800741a:	4aae      	ldr	r2, [pc, #696]	; (80076d4 <HAL_RCC_OscConfig+0x578>)
 800741c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007420:	6593      	str	r3, [r2, #88]	; 0x58
 8007422:	4bac      	ldr	r3, [pc, #688]	; (80076d4 <HAL_RCC_OscConfig+0x578>)
 8007424:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007426:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800742a:	60fb      	str	r3, [r7, #12]
 800742c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800742e:	2301      	movs	r3, #1
 8007430:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007432:	4ba9      	ldr	r3, [pc, #676]	; (80076d8 <HAL_RCC_OscConfig+0x57c>)
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800743a:	2b00      	cmp	r3, #0
 800743c:	d118      	bne.n	8007470 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800743e:	4ba6      	ldr	r3, [pc, #664]	; (80076d8 <HAL_RCC_OscConfig+0x57c>)
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	4aa5      	ldr	r2, [pc, #660]	; (80076d8 <HAL_RCC_OscConfig+0x57c>)
 8007444:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007448:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800744a:	f7fd f8f5 	bl	8004638 <HAL_GetTick>
 800744e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007450:	e008      	b.n	8007464 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007452:	f7fd f8f1 	bl	8004638 <HAL_GetTick>
 8007456:	4602      	mov	r2, r0
 8007458:	693b      	ldr	r3, [r7, #16]
 800745a:	1ad3      	subs	r3, r2, r3
 800745c:	2b02      	cmp	r3, #2
 800745e:	d901      	bls.n	8007464 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8007460:	2303      	movs	r3, #3
 8007462:	e18d      	b.n	8007780 <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007464:	4b9c      	ldr	r3, [pc, #624]	; (80076d8 <HAL_RCC_OscConfig+0x57c>)
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800746c:	2b00      	cmp	r3, #0
 800746e:	d0f0      	beq.n	8007452 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	689b      	ldr	r3, [r3, #8]
 8007474:	2b01      	cmp	r3, #1
 8007476:	d108      	bne.n	800748a <HAL_RCC_OscConfig+0x32e>
 8007478:	4b96      	ldr	r3, [pc, #600]	; (80076d4 <HAL_RCC_OscConfig+0x578>)
 800747a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800747e:	4a95      	ldr	r2, [pc, #596]	; (80076d4 <HAL_RCC_OscConfig+0x578>)
 8007480:	f043 0301 	orr.w	r3, r3, #1
 8007484:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007488:	e024      	b.n	80074d4 <HAL_RCC_OscConfig+0x378>
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	689b      	ldr	r3, [r3, #8]
 800748e:	2b05      	cmp	r3, #5
 8007490:	d110      	bne.n	80074b4 <HAL_RCC_OscConfig+0x358>
 8007492:	4b90      	ldr	r3, [pc, #576]	; (80076d4 <HAL_RCC_OscConfig+0x578>)
 8007494:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007498:	4a8e      	ldr	r2, [pc, #568]	; (80076d4 <HAL_RCC_OscConfig+0x578>)
 800749a:	f043 0304 	orr.w	r3, r3, #4
 800749e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80074a2:	4b8c      	ldr	r3, [pc, #560]	; (80076d4 <HAL_RCC_OscConfig+0x578>)
 80074a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80074a8:	4a8a      	ldr	r2, [pc, #552]	; (80076d4 <HAL_RCC_OscConfig+0x578>)
 80074aa:	f043 0301 	orr.w	r3, r3, #1
 80074ae:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80074b2:	e00f      	b.n	80074d4 <HAL_RCC_OscConfig+0x378>
 80074b4:	4b87      	ldr	r3, [pc, #540]	; (80076d4 <HAL_RCC_OscConfig+0x578>)
 80074b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80074ba:	4a86      	ldr	r2, [pc, #536]	; (80076d4 <HAL_RCC_OscConfig+0x578>)
 80074bc:	f023 0301 	bic.w	r3, r3, #1
 80074c0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80074c4:	4b83      	ldr	r3, [pc, #524]	; (80076d4 <HAL_RCC_OscConfig+0x578>)
 80074c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80074ca:	4a82      	ldr	r2, [pc, #520]	; (80076d4 <HAL_RCC_OscConfig+0x578>)
 80074cc:	f023 0304 	bic.w	r3, r3, #4
 80074d0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	689b      	ldr	r3, [r3, #8]
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d016      	beq.n	800750a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80074dc:	f7fd f8ac 	bl	8004638 <HAL_GetTick>
 80074e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80074e2:	e00a      	b.n	80074fa <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80074e4:	f7fd f8a8 	bl	8004638 <HAL_GetTick>
 80074e8:	4602      	mov	r2, r0
 80074ea:	693b      	ldr	r3, [r7, #16]
 80074ec:	1ad3      	subs	r3, r2, r3
 80074ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80074f2:	4293      	cmp	r3, r2
 80074f4:	d901      	bls.n	80074fa <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80074f6:	2303      	movs	r3, #3
 80074f8:	e142      	b.n	8007780 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80074fa:	4b76      	ldr	r3, [pc, #472]	; (80076d4 <HAL_RCC_OscConfig+0x578>)
 80074fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007500:	f003 0302 	and.w	r3, r3, #2
 8007504:	2b00      	cmp	r3, #0
 8007506:	d0ed      	beq.n	80074e4 <HAL_RCC_OscConfig+0x388>
 8007508:	e015      	b.n	8007536 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800750a:	f7fd f895 	bl	8004638 <HAL_GetTick>
 800750e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007510:	e00a      	b.n	8007528 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007512:	f7fd f891 	bl	8004638 <HAL_GetTick>
 8007516:	4602      	mov	r2, r0
 8007518:	693b      	ldr	r3, [r7, #16]
 800751a:	1ad3      	subs	r3, r2, r3
 800751c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007520:	4293      	cmp	r3, r2
 8007522:	d901      	bls.n	8007528 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8007524:	2303      	movs	r3, #3
 8007526:	e12b      	b.n	8007780 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007528:	4b6a      	ldr	r3, [pc, #424]	; (80076d4 <HAL_RCC_OscConfig+0x578>)
 800752a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800752e:	f003 0302 	and.w	r3, r3, #2
 8007532:	2b00      	cmp	r3, #0
 8007534:	d1ed      	bne.n	8007512 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007536:	7ffb      	ldrb	r3, [r7, #31]
 8007538:	2b01      	cmp	r3, #1
 800753a:	d105      	bne.n	8007548 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800753c:	4b65      	ldr	r3, [pc, #404]	; (80076d4 <HAL_RCC_OscConfig+0x578>)
 800753e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007540:	4a64      	ldr	r2, [pc, #400]	; (80076d4 <HAL_RCC_OscConfig+0x578>)
 8007542:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007546:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	f003 0320 	and.w	r3, r3, #32
 8007550:	2b00      	cmp	r3, #0
 8007552:	d03c      	beq.n	80075ce <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	699b      	ldr	r3, [r3, #24]
 8007558:	2b00      	cmp	r3, #0
 800755a:	d01c      	beq.n	8007596 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800755c:	4b5d      	ldr	r3, [pc, #372]	; (80076d4 <HAL_RCC_OscConfig+0x578>)
 800755e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007562:	4a5c      	ldr	r2, [pc, #368]	; (80076d4 <HAL_RCC_OscConfig+0x578>)
 8007564:	f043 0301 	orr.w	r3, r3, #1
 8007568:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800756c:	f7fd f864 	bl	8004638 <HAL_GetTick>
 8007570:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007572:	e008      	b.n	8007586 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007574:	f7fd f860 	bl	8004638 <HAL_GetTick>
 8007578:	4602      	mov	r2, r0
 800757a:	693b      	ldr	r3, [r7, #16]
 800757c:	1ad3      	subs	r3, r2, r3
 800757e:	2b02      	cmp	r3, #2
 8007580:	d901      	bls.n	8007586 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8007582:	2303      	movs	r3, #3
 8007584:	e0fc      	b.n	8007780 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007586:	4b53      	ldr	r3, [pc, #332]	; (80076d4 <HAL_RCC_OscConfig+0x578>)
 8007588:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800758c:	f003 0302 	and.w	r3, r3, #2
 8007590:	2b00      	cmp	r3, #0
 8007592:	d0ef      	beq.n	8007574 <HAL_RCC_OscConfig+0x418>
 8007594:	e01b      	b.n	80075ce <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007596:	4b4f      	ldr	r3, [pc, #316]	; (80076d4 <HAL_RCC_OscConfig+0x578>)
 8007598:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800759c:	4a4d      	ldr	r2, [pc, #308]	; (80076d4 <HAL_RCC_OscConfig+0x578>)
 800759e:	f023 0301 	bic.w	r3, r3, #1
 80075a2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80075a6:	f7fd f847 	bl	8004638 <HAL_GetTick>
 80075aa:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80075ac:	e008      	b.n	80075c0 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80075ae:	f7fd f843 	bl	8004638 <HAL_GetTick>
 80075b2:	4602      	mov	r2, r0
 80075b4:	693b      	ldr	r3, [r7, #16]
 80075b6:	1ad3      	subs	r3, r2, r3
 80075b8:	2b02      	cmp	r3, #2
 80075ba:	d901      	bls.n	80075c0 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80075bc:	2303      	movs	r3, #3
 80075be:	e0df      	b.n	8007780 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80075c0:	4b44      	ldr	r3, [pc, #272]	; (80076d4 <HAL_RCC_OscConfig+0x578>)
 80075c2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80075c6:	f003 0302 	and.w	r3, r3, #2
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d1ef      	bne.n	80075ae <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	69db      	ldr	r3, [r3, #28]
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	f000 80d3 	beq.w	800777e <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80075d8:	4b3e      	ldr	r3, [pc, #248]	; (80076d4 <HAL_RCC_OscConfig+0x578>)
 80075da:	689b      	ldr	r3, [r3, #8]
 80075dc:	f003 030c 	and.w	r3, r3, #12
 80075e0:	2b0c      	cmp	r3, #12
 80075e2:	f000 808d 	beq.w	8007700 <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	69db      	ldr	r3, [r3, #28]
 80075ea:	2b02      	cmp	r3, #2
 80075ec:	d15a      	bne.n	80076a4 <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80075ee:	4b39      	ldr	r3, [pc, #228]	; (80076d4 <HAL_RCC_OscConfig+0x578>)
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	4a38      	ldr	r2, [pc, #224]	; (80076d4 <HAL_RCC_OscConfig+0x578>)
 80075f4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80075f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80075fa:	f7fd f81d 	bl	8004638 <HAL_GetTick>
 80075fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007600:	e008      	b.n	8007614 <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007602:	f7fd f819 	bl	8004638 <HAL_GetTick>
 8007606:	4602      	mov	r2, r0
 8007608:	693b      	ldr	r3, [r7, #16]
 800760a:	1ad3      	subs	r3, r2, r3
 800760c:	2b02      	cmp	r3, #2
 800760e:	d901      	bls.n	8007614 <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 8007610:	2303      	movs	r3, #3
 8007612:	e0b5      	b.n	8007780 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007614:	4b2f      	ldr	r3, [pc, #188]	; (80076d4 <HAL_RCC_OscConfig+0x578>)
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800761c:	2b00      	cmp	r3, #0
 800761e:	d1f0      	bne.n	8007602 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007620:	4b2c      	ldr	r3, [pc, #176]	; (80076d4 <HAL_RCC_OscConfig+0x578>)
 8007622:	68da      	ldr	r2, [r3, #12]
 8007624:	4b2d      	ldr	r3, [pc, #180]	; (80076dc <HAL_RCC_OscConfig+0x580>)
 8007626:	4013      	ands	r3, r2
 8007628:	687a      	ldr	r2, [r7, #4]
 800762a:	6a11      	ldr	r1, [r2, #32]
 800762c:	687a      	ldr	r2, [r7, #4]
 800762e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007630:	3a01      	subs	r2, #1
 8007632:	0112      	lsls	r2, r2, #4
 8007634:	4311      	orrs	r1, r2
 8007636:	687a      	ldr	r2, [r7, #4]
 8007638:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800763a:	0212      	lsls	r2, r2, #8
 800763c:	4311      	orrs	r1, r2
 800763e:	687a      	ldr	r2, [r7, #4]
 8007640:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8007642:	0852      	lsrs	r2, r2, #1
 8007644:	3a01      	subs	r2, #1
 8007646:	0552      	lsls	r2, r2, #21
 8007648:	4311      	orrs	r1, r2
 800764a:	687a      	ldr	r2, [r7, #4]
 800764c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800764e:	0852      	lsrs	r2, r2, #1
 8007650:	3a01      	subs	r2, #1
 8007652:	0652      	lsls	r2, r2, #25
 8007654:	4311      	orrs	r1, r2
 8007656:	687a      	ldr	r2, [r7, #4]
 8007658:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800765a:	06d2      	lsls	r2, r2, #27
 800765c:	430a      	orrs	r2, r1
 800765e:	491d      	ldr	r1, [pc, #116]	; (80076d4 <HAL_RCC_OscConfig+0x578>)
 8007660:	4313      	orrs	r3, r2
 8007662:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007664:	4b1b      	ldr	r3, [pc, #108]	; (80076d4 <HAL_RCC_OscConfig+0x578>)
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	4a1a      	ldr	r2, [pc, #104]	; (80076d4 <HAL_RCC_OscConfig+0x578>)
 800766a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800766e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007670:	4b18      	ldr	r3, [pc, #96]	; (80076d4 <HAL_RCC_OscConfig+0x578>)
 8007672:	68db      	ldr	r3, [r3, #12]
 8007674:	4a17      	ldr	r2, [pc, #92]	; (80076d4 <HAL_RCC_OscConfig+0x578>)
 8007676:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800767a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800767c:	f7fc ffdc 	bl	8004638 <HAL_GetTick>
 8007680:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007682:	e008      	b.n	8007696 <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007684:	f7fc ffd8 	bl	8004638 <HAL_GetTick>
 8007688:	4602      	mov	r2, r0
 800768a:	693b      	ldr	r3, [r7, #16]
 800768c:	1ad3      	subs	r3, r2, r3
 800768e:	2b02      	cmp	r3, #2
 8007690:	d901      	bls.n	8007696 <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 8007692:	2303      	movs	r3, #3
 8007694:	e074      	b.n	8007780 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007696:	4b0f      	ldr	r3, [pc, #60]	; (80076d4 <HAL_RCC_OscConfig+0x578>)
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d0f0      	beq.n	8007684 <HAL_RCC_OscConfig+0x528>
 80076a2:	e06c      	b.n	800777e <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80076a4:	4b0b      	ldr	r3, [pc, #44]	; (80076d4 <HAL_RCC_OscConfig+0x578>)
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	4a0a      	ldr	r2, [pc, #40]	; (80076d4 <HAL_RCC_OscConfig+0x578>)
 80076aa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80076ae:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80076b0:	4b08      	ldr	r3, [pc, #32]	; (80076d4 <HAL_RCC_OscConfig+0x578>)
 80076b2:	68db      	ldr	r3, [r3, #12]
 80076b4:	4a07      	ldr	r2, [pc, #28]	; (80076d4 <HAL_RCC_OscConfig+0x578>)
 80076b6:	f023 0303 	bic.w	r3, r3, #3
 80076ba:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80076bc:	4b05      	ldr	r3, [pc, #20]	; (80076d4 <HAL_RCC_OscConfig+0x578>)
 80076be:	68db      	ldr	r3, [r3, #12]
 80076c0:	4a04      	ldr	r2, [pc, #16]	; (80076d4 <HAL_RCC_OscConfig+0x578>)
 80076c2:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80076c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80076ca:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80076cc:	f7fc ffb4 	bl	8004638 <HAL_GetTick>
 80076d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80076d2:	e00e      	b.n	80076f2 <HAL_RCC_OscConfig+0x596>
 80076d4:	40021000 	.word	0x40021000
 80076d8:	40007000 	.word	0x40007000
 80076dc:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80076e0:	f7fc ffaa 	bl	8004638 <HAL_GetTick>
 80076e4:	4602      	mov	r2, r0
 80076e6:	693b      	ldr	r3, [r7, #16]
 80076e8:	1ad3      	subs	r3, r2, r3
 80076ea:	2b02      	cmp	r3, #2
 80076ec:	d901      	bls.n	80076f2 <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 80076ee:	2303      	movs	r3, #3
 80076f0:	e046      	b.n	8007780 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80076f2:	4b25      	ldr	r3, [pc, #148]	; (8007788 <HAL_RCC_OscConfig+0x62c>)
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d1f0      	bne.n	80076e0 <HAL_RCC_OscConfig+0x584>
 80076fe:	e03e      	b.n	800777e <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	69db      	ldr	r3, [r3, #28]
 8007704:	2b01      	cmp	r3, #1
 8007706:	d101      	bne.n	800770c <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 8007708:	2301      	movs	r3, #1
 800770a:	e039      	b.n	8007780 <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800770c:	4b1e      	ldr	r3, [pc, #120]	; (8007788 <HAL_RCC_OscConfig+0x62c>)
 800770e:	68db      	ldr	r3, [r3, #12]
 8007710:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007712:	697b      	ldr	r3, [r7, #20]
 8007714:	f003 0203 	and.w	r2, r3, #3
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	6a1b      	ldr	r3, [r3, #32]
 800771c:	429a      	cmp	r2, r3
 800771e:	d12c      	bne.n	800777a <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007720:	697b      	ldr	r3, [r7, #20]
 8007722:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800772a:	3b01      	subs	r3, #1
 800772c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800772e:	429a      	cmp	r2, r3
 8007730:	d123      	bne.n	800777a <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8007732:	697b      	ldr	r3, [r7, #20]
 8007734:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800773c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800773e:	429a      	cmp	r2, r3
 8007740:	d11b      	bne.n	800777a <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007742:	697b      	ldr	r3, [r7, #20]
 8007744:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800774c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800774e:	429a      	cmp	r2, r3
 8007750:	d113      	bne.n	800777a <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007752:	697b      	ldr	r3, [r7, #20]
 8007754:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800775c:	085b      	lsrs	r3, r3, #1
 800775e:	3b01      	subs	r3, #1
 8007760:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007762:	429a      	cmp	r2, r3
 8007764:	d109      	bne.n	800777a <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8007766:	697b      	ldr	r3, [r7, #20]
 8007768:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007770:	085b      	lsrs	r3, r3, #1
 8007772:	3b01      	subs	r3, #1
 8007774:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007776:	429a      	cmp	r2, r3
 8007778:	d001      	beq.n	800777e <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 800777a:	2301      	movs	r3, #1
 800777c:	e000      	b.n	8007780 <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 800777e:	2300      	movs	r3, #0
}
 8007780:	4618      	mov	r0, r3
 8007782:	3720      	adds	r7, #32
 8007784:	46bd      	mov	sp, r7
 8007786:	bd80      	pop	{r7, pc}
 8007788:	40021000 	.word	0x40021000

0800778c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800778c:	b580      	push	{r7, lr}
 800778e:	b086      	sub	sp, #24
 8007790:	af00      	add	r7, sp, #0
 8007792:	6078      	str	r0, [r7, #4]
 8007794:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8007796:	2300      	movs	r3, #0
 8007798:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	2b00      	cmp	r3, #0
 800779e:	d101      	bne.n	80077a4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80077a0:	2301      	movs	r3, #1
 80077a2:	e11e      	b.n	80079e2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80077a4:	4b91      	ldr	r3, [pc, #580]	; (80079ec <HAL_RCC_ClockConfig+0x260>)
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	f003 030f 	and.w	r3, r3, #15
 80077ac:	683a      	ldr	r2, [r7, #0]
 80077ae:	429a      	cmp	r2, r3
 80077b0:	d910      	bls.n	80077d4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80077b2:	4b8e      	ldr	r3, [pc, #568]	; (80079ec <HAL_RCC_ClockConfig+0x260>)
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	f023 020f 	bic.w	r2, r3, #15
 80077ba:	498c      	ldr	r1, [pc, #560]	; (80079ec <HAL_RCC_ClockConfig+0x260>)
 80077bc:	683b      	ldr	r3, [r7, #0]
 80077be:	4313      	orrs	r3, r2
 80077c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80077c2:	4b8a      	ldr	r3, [pc, #552]	; (80079ec <HAL_RCC_ClockConfig+0x260>)
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	f003 030f 	and.w	r3, r3, #15
 80077ca:	683a      	ldr	r2, [r7, #0]
 80077cc:	429a      	cmp	r2, r3
 80077ce:	d001      	beq.n	80077d4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80077d0:	2301      	movs	r3, #1
 80077d2:	e106      	b.n	80079e2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	f003 0301 	and.w	r3, r3, #1
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d073      	beq.n	80078c8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	685b      	ldr	r3, [r3, #4]
 80077e4:	2b03      	cmp	r3, #3
 80077e6:	d129      	bne.n	800783c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80077e8:	4b81      	ldr	r3, [pc, #516]	; (80079f0 <HAL_RCC_ClockConfig+0x264>)
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d101      	bne.n	80077f8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80077f4:	2301      	movs	r3, #1
 80077f6:	e0f4      	b.n	80079e2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80077f8:	f000 f99e 	bl	8007b38 <RCC_GetSysClockFreqFromPLLSource>
 80077fc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80077fe:	693b      	ldr	r3, [r7, #16]
 8007800:	4a7c      	ldr	r2, [pc, #496]	; (80079f4 <HAL_RCC_ClockConfig+0x268>)
 8007802:	4293      	cmp	r3, r2
 8007804:	d93f      	bls.n	8007886 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8007806:	4b7a      	ldr	r3, [pc, #488]	; (80079f0 <HAL_RCC_ClockConfig+0x264>)
 8007808:	689b      	ldr	r3, [r3, #8]
 800780a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800780e:	2b00      	cmp	r3, #0
 8007810:	d009      	beq.n	8007826 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800781a:	2b00      	cmp	r3, #0
 800781c:	d033      	beq.n	8007886 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8007822:	2b00      	cmp	r3, #0
 8007824:	d12f      	bne.n	8007886 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007826:	4b72      	ldr	r3, [pc, #456]	; (80079f0 <HAL_RCC_ClockConfig+0x264>)
 8007828:	689b      	ldr	r3, [r3, #8]
 800782a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800782e:	4a70      	ldr	r2, [pc, #448]	; (80079f0 <HAL_RCC_ClockConfig+0x264>)
 8007830:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007834:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8007836:	2380      	movs	r3, #128	; 0x80
 8007838:	617b      	str	r3, [r7, #20]
 800783a:	e024      	b.n	8007886 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	685b      	ldr	r3, [r3, #4]
 8007840:	2b02      	cmp	r3, #2
 8007842:	d107      	bne.n	8007854 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007844:	4b6a      	ldr	r3, [pc, #424]	; (80079f0 <HAL_RCC_ClockConfig+0x264>)
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800784c:	2b00      	cmp	r3, #0
 800784e:	d109      	bne.n	8007864 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007850:	2301      	movs	r3, #1
 8007852:	e0c6      	b.n	80079e2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007854:	4b66      	ldr	r3, [pc, #408]	; (80079f0 <HAL_RCC_ClockConfig+0x264>)
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800785c:	2b00      	cmp	r3, #0
 800785e:	d101      	bne.n	8007864 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007860:	2301      	movs	r3, #1
 8007862:	e0be      	b.n	80079e2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8007864:	f000 f8ce 	bl	8007a04 <HAL_RCC_GetSysClockFreq>
 8007868:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800786a:	693b      	ldr	r3, [r7, #16]
 800786c:	4a61      	ldr	r2, [pc, #388]	; (80079f4 <HAL_RCC_ClockConfig+0x268>)
 800786e:	4293      	cmp	r3, r2
 8007870:	d909      	bls.n	8007886 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007872:	4b5f      	ldr	r3, [pc, #380]	; (80079f0 <HAL_RCC_ClockConfig+0x264>)
 8007874:	689b      	ldr	r3, [r3, #8]
 8007876:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800787a:	4a5d      	ldr	r2, [pc, #372]	; (80079f0 <HAL_RCC_ClockConfig+0x264>)
 800787c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007880:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8007882:	2380      	movs	r3, #128	; 0x80
 8007884:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007886:	4b5a      	ldr	r3, [pc, #360]	; (80079f0 <HAL_RCC_ClockConfig+0x264>)
 8007888:	689b      	ldr	r3, [r3, #8]
 800788a:	f023 0203 	bic.w	r2, r3, #3
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	685b      	ldr	r3, [r3, #4]
 8007892:	4957      	ldr	r1, [pc, #348]	; (80079f0 <HAL_RCC_ClockConfig+0x264>)
 8007894:	4313      	orrs	r3, r2
 8007896:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007898:	f7fc fece 	bl	8004638 <HAL_GetTick>
 800789c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800789e:	e00a      	b.n	80078b6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80078a0:	f7fc feca 	bl	8004638 <HAL_GetTick>
 80078a4:	4602      	mov	r2, r0
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	1ad3      	subs	r3, r2, r3
 80078aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80078ae:	4293      	cmp	r3, r2
 80078b0:	d901      	bls.n	80078b6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80078b2:	2303      	movs	r3, #3
 80078b4:	e095      	b.n	80079e2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80078b6:	4b4e      	ldr	r3, [pc, #312]	; (80079f0 <HAL_RCC_ClockConfig+0x264>)
 80078b8:	689b      	ldr	r3, [r3, #8]
 80078ba:	f003 020c 	and.w	r2, r3, #12
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	685b      	ldr	r3, [r3, #4]
 80078c2:	009b      	lsls	r3, r3, #2
 80078c4:	429a      	cmp	r2, r3
 80078c6:	d1eb      	bne.n	80078a0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	f003 0302 	and.w	r3, r3, #2
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d023      	beq.n	800791c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	f003 0304 	and.w	r3, r3, #4
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d005      	beq.n	80078ec <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80078e0:	4b43      	ldr	r3, [pc, #268]	; (80079f0 <HAL_RCC_ClockConfig+0x264>)
 80078e2:	689b      	ldr	r3, [r3, #8]
 80078e4:	4a42      	ldr	r2, [pc, #264]	; (80079f0 <HAL_RCC_ClockConfig+0x264>)
 80078e6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80078ea:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	f003 0308 	and.w	r3, r3, #8
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d007      	beq.n	8007908 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80078f8:	4b3d      	ldr	r3, [pc, #244]	; (80079f0 <HAL_RCC_ClockConfig+0x264>)
 80078fa:	689b      	ldr	r3, [r3, #8]
 80078fc:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8007900:	4a3b      	ldr	r2, [pc, #236]	; (80079f0 <HAL_RCC_ClockConfig+0x264>)
 8007902:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8007906:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007908:	4b39      	ldr	r3, [pc, #228]	; (80079f0 <HAL_RCC_ClockConfig+0x264>)
 800790a:	689b      	ldr	r3, [r3, #8]
 800790c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	689b      	ldr	r3, [r3, #8]
 8007914:	4936      	ldr	r1, [pc, #216]	; (80079f0 <HAL_RCC_ClockConfig+0x264>)
 8007916:	4313      	orrs	r3, r2
 8007918:	608b      	str	r3, [r1, #8]
 800791a:	e008      	b.n	800792e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800791c:	697b      	ldr	r3, [r7, #20]
 800791e:	2b80      	cmp	r3, #128	; 0x80
 8007920:	d105      	bne.n	800792e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8007922:	4b33      	ldr	r3, [pc, #204]	; (80079f0 <HAL_RCC_ClockConfig+0x264>)
 8007924:	689b      	ldr	r3, [r3, #8]
 8007926:	4a32      	ldr	r2, [pc, #200]	; (80079f0 <HAL_RCC_ClockConfig+0x264>)
 8007928:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800792c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800792e:	4b2f      	ldr	r3, [pc, #188]	; (80079ec <HAL_RCC_ClockConfig+0x260>)
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	f003 030f 	and.w	r3, r3, #15
 8007936:	683a      	ldr	r2, [r7, #0]
 8007938:	429a      	cmp	r2, r3
 800793a:	d21d      	bcs.n	8007978 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800793c:	4b2b      	ldr	r3, [pc, #172]	; (80079ec <HAL_RCC_ClockConfig+0x260>)
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	f023 020f 	bic.w	r2, r3, #15
 8007944:	4929      	ldr	r1, [pc, #164]	; (80079ec <HAL_RCC_ClockConfig+0x260>)
 8007946:	683b      	ldr	r3, [r7, #0]
 8007948:	4313      	orrs	r3, r2
 800794a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800794c:	f7fc fe74 	bl	8004638 <HAL_GetTick>
 8007950:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007952:	e00a      	b.n	800796a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007954:	f7fc fe70 	bl	8004638 <HAL_GetTick>
 8007958:	4602      	mov	r2, r0
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	1ad3      	subs	r3, r2, r3
 800795e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007962:	4293      	cmp	r3, r2
 8007964:	d901      	bls.n	800796a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8007966:	2303      	movs	r3, #3
 8007968:	e03b      	b.n	80079e2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800796a:	4b20      	ldr	r3, [pc, #128]	; (80079ec <HAL_RCC_ClockConfig+0x260>)
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	f003 030f 	and.w	r3, r3, #15
 8007972:	683a      	ldr	r2, [r7, #0]
 8007974:	429a      	cmp	r2, r3
 8007976:	d1ed      	bne.n	8007954 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	f003 0304 	and.w	r3, r3, #4
 8007980:	2b00      	cmp	r3, #0
 8007982:	d008      	beq.n	8007996 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007984:	4b1a      	ldr	r3, [pc, #104]	; (80079f0 <HAL_RCC_ClockConfig+0x264>)
 8007986:	689b      	ldr	r3, [r3, #8]
 8007988:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	68db      	ldr	r3, [r3, #12]
 8007990:	4917      	ldr	r1, [pc, #92]	; (80079f0 <HAL_RCC_ClockConfig+0x264>)
 8007992:	4313      	orrs	r3, r2
 8007994:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	f003 0308 	and.w	r3, r3, #8
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d009      	beq.n	80079b6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80079a2:	4b13      	ldr	r3, [pc, #76]	; (80079f0 <HAL_RCC_ClockConfig+0x264>)
 80079a4:	689b      	ldr	r3, [r3, #8]
 80079a6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	691b      	ldr	r3, [r3, #16]
 80079ae:	00db      	lsls	r3, r3, #3
 80079b0:	490f      	ldr	r1, [pc, #60]	; (80079f0 <HAL_RCC_ClockConfig+0x264>)
 80079b2:	4313      	orrs	r3, r2
 80079b4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80079b6:	f000 f825 	bl	8007a04 <HAL_RCC_GetSysClockFreq>
 80079ba:	4601      	mov	r1, r0
 80079bc:	4b0c      	ldr	r3, [pc, #48]	; (80079f0 <HAL_RCC_ClockConfig+0x264>)
 80079be:	689b      	ldr	r3, [r3, #8]
 80079c0:	091b      	lsrs	r3, r3, #4
 80079c2:	f003 030f 	and.w	r3, r3, #15
 80079c6:	4a0c      	ldr	r2, [pc, #48]	; (80079f8 <HAL_RCC_ClockConfig+0x26c>)
 80079c8:	5cd3      	ldrb	r3, [r2, r3]
 80079ca:	f003 031f 	and.w	r3, r3, #31
 80079ce:	fa21 f303 	lsr.w	r3, r1, r3
 80079d2:	4a0a      	ldr	r2, [pc, #40]	; (80079fc <HAL_RCC_ClockConfig+0x270>)
 80079d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80079d6:	4b0a      	ldr	r3, [pc, #40]	; (8007a00 <HAL_RCC_ClockConfig+0x274>)
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	4618      	mov	r0, r3
 80079dc:	f7fc fde0 	bl	80045a0 <HAL_InitTick>
 80079e0:	4603      	mov	r3, r0
}
 80079e2:	4618      	mov	r0, r3
 80079e4:	3718      	adds	r7, #24
 80079e6:	46bd      	mov	sp, r7
 80079e8:	bd80      	pop	{r7, pc}
 80079ea:	bf00      	nop
 80079ec:	40022000 	.word	0x40022000
 80079f0:	40021000 	.word	0x40021000
 80079f4:	04c4b400 	.word	0x04c4b400
 80079f8:	08010d44 	.word	0x08010d44
 80079fc:	2000000c 	.word	0x2000000c
 8007a00:	20000010 	.word	0x20000010

08007a04 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007a04:	b480      	push	{r7}
 8007a06:	b087      	sub	sp, #28
 8007a08:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8007a0a:	4b2c      	ldr	r3, [pc, #176]	; (8007abc <HAL_RCC_GetSysClockFreq+0xb8>)
 8007a0c:	689b      	ldr	r3, [r3, #8]
 8007a0e:	f003 030c 	and.w	r3, r3, #12
 8007a12:	2b04      	cmp	r3, #4
 8007a14:	d102      	bne.n	8007a1c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007a16:	4b2a      	ldr	r3, [pc, #168]	; (8007ac0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007a18:	613b      	str	r3, [r7, #16]
 8007a1a:	e047      	b.n	8007aac <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8007a1c:	4b27      	ldr	r3, [pc, #156]	; (8007abc <HAL_RCC_GetSysClockFreq+0xb8>)
 8007a1e:	689b      	ldr	r3, [r3, #8]
 8007a20:	f003 030c 	and.w	r3, r3, #12
 8007a24:	2b08      	cmp	r3, #8
 8007a26:	d102      	bne.n	8007a2e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007a28:	4b26      	ldr	r3, [pc, #152]	; (8007ac4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8007a2a:	613b      	str	r3, [r7, #16]
 8007a2c:	e03e      	b.n	8007aac <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8007a2e:	4b23      	ldr	r3, [pc, #140]	; (8007abc <HAL_RCC_GetSysClockFreq+0xb8>)
 8007a30:	689b      	ldr	r3, [r3, #8]
 8007a32:	f003 030c 	and.w	r3, r3, #12
 8007a36:	2b0c      	cmp	r3, #12
 8007a38:	d136      	bne.n	8007aa8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007a3a:	4b20      	ldr	r3, [pc, #128]	; (8007abc <HAL_RCC_GetSysClockFreq+0xb8>)
 8007a3c:	68db      	ldr	r3, [r3, #12]
 8007a3e:	f003 0303 	and.w	r3, r3, #3
 8007a42:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007a44:	4b1d      	ldr	r3, [pc, #116]	; (8007abc <HAL_RCC_GetSysClockFreq+0xb8>)
 8007a46:	68db      	ldr	r3, [r3, #12]
 8007a48:	091b      	lsrs	r3, r3, #4
 8007a4a:	f003 030f 	and.w	r3, r3, #15
 8007a4e:	3301      	adds	r3, #1
 8007a50:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	2b03      	cmp	r3, #3
 8007a56:	d10c      	bne.n	8007a72 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007a58:	4a1a      	ldr	r2, [pc, #104]	; (8007ac4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8007a5a:	68bb      	ldr	r3, [r7, #8]
 8007a5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a60:	4a16      	ldr	r2, [pc, #88]	; (8007abc <HAL_RCC_GetSysClockFreq+0xb8>)
 8007a62:	68d2      	ldr	r2, [r2, #12]
 8007a64:	0a12      	lsrs	r2, r2, #8
 8007a66:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8007a6a:	fb02 f303 	mul.w	r3, r2, r3
 8007a6e:	617b      	str	r3, [r7, #20]
      break;
 8007a70:	e00c      	b.n	8007a8c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007a72:	4a13      	ldr	r2, [pc, #76]	; (8007ac0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007a74:	68bb      	ldr	r3, [r7, #8]
 8007a76:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a7a:	4a10      	ldr	r2, [pc, #64]	; (8007abc <HAL_RCC_GetSysClockFreq+0xb8>)
 8007a7c:	68d2      	ldr	r2, [r2, #12]
 8007a7e:	0a12      	lsrs	r2, r2, #8
 8007a80:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8007a84:	fb02 f303 	mul.w	r3, r2, r3
 8007a88:	617b      	str	r3, [r7, #20]
      break;
 8007a8a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007a8c:	4b0b      	ldr	r3, [pc, #44]	; (8007abc <HAL_RCC_GetSysClockFreq+0xb8>)
 8007a8e:	68db      	ldr	r3, [r3, #12]
 8007a90:	0e5b      	lsrs	r3, r3, #25
 8007a92:	f003 0303 	and.w	r3, r3, #3
 8007a96:	3301      	adds	r3, #1
 8007a98:	005b      	lsls	r3, r3, #1
 8007a9a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8007a9c:	697a      	ldr	r2, [r7, #20]
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	fbb2 f3f3 	udiv	r3, r2, r3
 8007aa4:	613b      	str	r3, [r7, #16]
 8007aa6:	e001      	b.n	8007aac <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8007aa8:	2300      	movs	r3, #0
 8007aaa:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8007aac:	693b      	ldr	r3, [r7, #16]
}
 8007aae:	4618      	mov	r0, r3
 8007ab0:	371c      	adds	r7, #28
 8007ab2:	46bd      	mov	sp, r7
 8007ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab8:	4770      	bx	lr
 8007aba:	bf00      	nop
 8007abc:	40021000 	.word	0x40021000
 8007ac0:	00f42400 	.word	0x00f42400
 8007ac4:	007a1200 	.word	0x007a1200

08007ac8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007ac8:	b480      	push	{r7}
 8007aca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007acc:	4b03      	ldr	r3, [pc, #12]	; (8007adc <HAL_RCC_GetHCLKFreq+0x14>)
 8007ace:	681b      	ldr	r3, [r3, #0]
}
 8007ad0:	4618      	mov	r0, r3
 8007ad2:	46bd      	mov	sp, r7
 8007ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad8:	4770      	bx	lr
 8007ada:	bf00      	nop
 8007adc:	2000000c 	.word	0x2000000c

08007ae0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007ae0:	b580      	push	{r7, lr}
 8007ae2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007ae4:	f7ff fff0 	bl	8007ac8 <HAL_RCC_GetHCLKFreq>
 8007ae8:	4601      	mov	r1, r0
 8007aea:	4b06      	ldr	r3, [pc, #24]	; (8007b04 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007aec:	689b      	ldr	r3, [r3, #8]
 8007aee:	0a1b      	lsrs	r3, r3, #8
 8007af0:	f003 0307 	and.w	r3, r3, #7
 8007af4:	4a04      	ldr	r2, [pc, #16]	; (8007b08 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007af6:	5cd3      	ldrb	r3, [r2, r3]
 8007af8:	f003 031f 	and.w	r3, r3, #31
 8007afc:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007b00:	4618      	mov	r0, r3
 8007b02:	bd80      	pop	{r7, pc}
 8007b04:	40021000 	.word	0x40021000
 8007b08:	08010d54 	.word	0x08010d54

08007b0c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007b0c:	b580      	push	{r7, lr}
 8007b0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007b10:	f7ff ffda 	bl	8007ac8 <HAL_RCC_GetHCLKFreq>
 8007b14:	4601      	mov	r1, r0
 8007b16:	4b06      	ldr	r3, [pc, #24]	; (8007b30 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007b18:	689b      	ldr	r3, [r3, #8]
 8007b1a:	0adb      	lsrs	r3, r3, #11
 8007b1c:	f003 0307 	and.w	r3, r3, #7
 8007b20:	4a04      	ldr	r2, [pc, #16]	; (8007b34 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007b22:	5cd3      	ldrb	r3, [r2, r3]
 8007b24:	f003 031f 	and.w	r3, r3, #31
 8007b28:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007b2c:	4618      	mov	r0, r3
 8007b2e:	bd80      	pop	{r7, pc}
 8007b30:	40021000 	.word	0x40021000
 8007b34:	08010d54 	.word	0x08010d54

08007b38 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8007b38:	b480      	push	{r7}
 8007b3a:	b087      	sub	sp, #28
 8007b3c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007b3e:	4b1e      	ldr	r3, [pc, #120]	; (8007bb8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007b40:	68db      	ldr	r3, [r3, #12]
 8007b42:	f003 0303 	and.w	r3, r3, #3
 8007b46:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007b48:	4b1b      	ldr	r3, [pc, #108]	; (8007bb8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007b4a:	68db      	ldr	r3, [r3, #12]
 8007b4c:	091b      	lsrs	r3, r3, #4
 8007b4e:	f003 030f 	and.w	r3, r3, #15
 8007b52:	3301      	adds	r3, #1
 8007b54:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8007b56:	693b      	ldr	r3, [r7, #16]
 8007b58:	2b03      	cmp	r3, #3
 8007b5a:	d10c      	bne.n	8007b76 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007b5c:	4a17      	ldr	r2, [pc, #92]	; (8007bbc <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b64:	4a14      	ldr	r2, [pc, #80]	; (8007bb8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007b66:	68d2      	ldr	r2, [r2, #12]
 8007b68:	0a12      	lsrs	r2, r2, #8
 8007b6a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8007b6e:	fb02 f303 	mul.w	r3, r2, r3
 8007b72:	617b      	str	r3, [r7, #20]
    break;
 8007b74:	e00c      	b.n	8007b90 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007b76:	4a12      	ldr	r2, [pc, #72]	; (8007bc0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b7e:	4a0e      	ldr	r2, [pc, #56]	; (8007bb8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007b80:	68d2      	ldr	r2, [r2, #12]
 8007b82:	0a12      	lsrs	r2, r2, #8
 8007b84:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8007b88:	fb02 f303 	mul.w	r3, r2, r3
 8007b8c:	617b      	str	r3, [r7, #20]
    break;
 8007b8e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007b90:	4b09      	ldr	r3, [pc, #36]	; (8007bb8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007b92:	68db      	ldr	r3, [r3, #12]
 8007b94:	0e5b      	lsrs	r3, r3, #25
 8007b96:	f003 0303 	and.w	r3, r3, #3
 8007b9a:	3301      	adds	r3, #1
 8007b9c:	005b      	lsls	r3, r3, #1
 8007b9e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8007ba0:	697a      	ldr	r2, [r7, #20]
 8007ba2:	68bb      	ldr	r3, [r7, #8]
 8007ba4:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ba8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8007baa:	687b      	ldr	r3, [r7, #4]
}
 8007bac:	4618      	mov	r0, r3
 8007bae:	371c      	adds	r7, #28
 8007bb0:	46bd      	mov	sp, r7
 8007bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb6:	4770      	bx	lr
 8007bb8:	40021000 	.word	0x40021000
 8007bbc:	007a1200 	.word	0x007a1200
 8007bc0:	00f42400 	.word	0x00f42400

08007bc4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007bc4:	b580      	push	{r7, lr}
 8007bc6:	b086      	sub	sp, #24
 8007bc8:	af00      	add	r7, sp, #0
 8007bca:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007bcc:	2300      	movs	r3, #0
 8007bce:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007bd0:	2300      	movs	r3, #0
 8007bd2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	f000 8098 	beq.w	8007d12 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007be2:	2300      	movs	r3, #0
 8007be4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007be6:	4b43      	ldr	r3, [pc, #268]	; (8007cf4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007be8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007bea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d10d      	bne.n	8007c0e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007bf2:	4b40      	ldr	r3, [pc, #256]	; (8007cf4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007bf4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007bf6:	4a3f      	ldr	r2, [pc, #252]	; (8007cf4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007bf8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007bfc:	6593      	str	r3, [r2, #88]	; 0x58
 8007bfe:	4b3d      	ldr	r3, [pc, #244]	; (8007cf4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007c00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007c06:	60bb      	str	r3, [r7, #8]
 8007c08:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007c0a:	2301      	movs	r3, #1
 8007c0c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007c0e:	4b3a      	ldr	r3, [pc, #232]	; (8007cf8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	4a39      	ldr	r2, [pc, #228]	; (8007cf8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007c14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007c18:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007c1a:	f7fc fd0d 	bl	8004638 <HAL_GetTick>
 8007c1e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007c20:	e009      	b.n	8007c36 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007c22:	f7fc fd09 	bl	8004638 <HAL_GetTick>
 8007c26:	4602      	mov	r2, r0
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	1ad3      	subs	r3, r2, r3
 8007c2c:	2b02      	cmp	r3, #2
 8007c2e:	d902      	bls.n	8007c36 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8007c30:	2303      	movs	r3, #3
 8007c32:	74fb      	strb	r3, [r7, #19]
        break;
 8007c34:	e005      	b.n	8007c42 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007c36:	4b30      	ldr	r3, [pc, #192]	; (8007cf8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d0ef      	beq.n	8007c22 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8007c42:	7cfb      	ldrb	r3, [r7, #19]
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d159      	bne.n	8007cfc <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007c48:	4b2a      	ldr	r3, [pc, #168]	; (8007cf4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007c4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007c4e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007c52:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007c54:	697b      	ldr	r3, [r7, #20]
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d01e      	beq.n	8007c98 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c5e:	697a      	ldr	r2, [r7, #20]
 8007c60:	429a      	cmp	r2, r3
 8007c62:	d019      	beq.n	8007c98 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007c64:	4b23      	ldr	r3, [pc, #140]	; (8007cf4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007c66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007c6a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007c6e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007c70:	4b20      	ldr	r3, [pc, #128]	; (8007cf4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007c72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007c76:	4a1f      	ldr	r2, [pc, #124]	; (8007cf4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007c78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007c7c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007c80:	4b1c      	ldr	r3, [pc, #112]	; (8007cf4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007c82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007c86:	4a1b      	ldr	r2, [pc, #108]	; (8007cf4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007c88:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007c8c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007c90:	4a18      	ldr	r2, [pc, #96]	; (8007cf4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007c92:	697b      	ldr	r3, [r7, #20]
 8007c94:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007c98:	697b      	ldr	r3, [r7, #20]
 8007c9a:	f003 0301 	and.w	r3, r3, #1
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d016      	beq.n	8007cd0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ca2:	f7fc fcc9 	bl	8004638 <HAL_GetTick>
 8007ca6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007ca8:	e00b      	b.n	8007cc2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007caa:	f7fc fcc5 	bl	8004638 <HAL_GetTick>
 8007cae:	4602      	mov	r2, r0
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	1ad3      	subs	r3, r2, r3
 8007cb4:	f241 3288 	movw	r2, #5000	; 0x1388
 8007cb8:	4293      	cmp	r3, r2
 8007cba:	d902      	bls.n	8007cc2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8007cbc:	2303      	movs	r3, #3
 8007cbe:	74fb      	strb	r3, [r7, #19]
            break;
 8007cc0:	e006      	b.n	8007cd0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007cc2:	4b0c      	ldr	r3, [pc, #48]	; (8007cf4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007cc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007cc8:	f003 0302 	and.w	r3, r3, #2
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d0ec      	beq.n	8007caa <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8007cd0:	7cfb      	ldrb	r3, [r7, #19]
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d10b      	bne.n	8007cee <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007cd6:	4b07      	ldr	r3, [pc, #28]	; (8007cf4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007cd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007cdc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ce4:	4903      	ldr	r1, [pc, #12]	; (8007cf4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007ce6:	4313      	orrs	r3, r2
 8007ce8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8007cec:	e008      	b.n	8007d00 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007cee:	7cfb      	ldrb	r3, [r7, #19]
 8007cf0:	74bb      	strb	r3, [r7, #18]
 8007cf2:	e005      	b.n	8007d00 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8007cf4:	40021000 	.word	0x40021000
 8007cf8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007cfc:	7cfb      	ldrb	r3, [r7, #19]
 8007cfe:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007d00:	7c7b      	ldrb	r3, [r7, #17]
 8007d02:	2b01      	cmp	r3, #1
 8007d04:	d105      	bne.n	8007d12 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007d06:	4ba6      	ldr	r3, [pc, #664]	; (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007d08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d0a:	4aa5      	ldr	r2, [pc, #660]	; (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007d0c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007d10:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	f003 0301 	and.w	r3, r3, #1
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d00a      	beq.n	8007d34 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007d1e:	4ba0      	ldr	r3, [pc, #640]	; (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007d20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007d24:	f023 0203 	bic.w	r2, r3, #3
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	685b      	ldr	r3, [r3, #4]
 8007d2c:	499c      	ldr	r1, [pc, #624]	; (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007d2e:	4313      	orrs	r3, r2
 8007d30:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	f003 0302 	and.w	r3, r3, #2
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d00a      	beq.n	8007d56 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007d40:	4b97      	ldr	r3, [pc, #604]	; (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007d42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007d46:	f023 020c 	bic.w	r2, r3, #12
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	689b      	ldr	r3, [r3, #8]
 8007d4e:	4994      	ldr	r1, [pc, #592]	; (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007d50:	4313      	orrs	r3, r2
 8007d52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	f003 0304 	and.w	r3, r3, #4
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d00a      	beq.n	8007d78 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007d62:	4b8f      	ldr	r3, [pc, #572]	; (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007d64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007d68:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	68db      	ldr	r3, [r3, #12]
 8007d70:	498b      	ldr	r1, [pc, #556]	; (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007d72:	4313      	orrs	r3, r2
 8007d74:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	f003 0308 	and.w	r3, r3, #8
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d00a      	beq.n	8007d9a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007d84:	4b86      	ldr	r3, [pc, #536]	; (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007d86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007d8a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	691b      	ldr	r3, [r3, #16]
 8007d92:	4983      	ldr	r1, [pc, #524]	; (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007d94:	4313      	orrs	r3, r2
 8007d96:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	f003 0320 	and.w	r3, r3, #32
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d00a      	beq.n	8007dbc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007da6:	4b7e      	ldr	r3, [pc, #504]	; (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007da8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007dac:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	695b      	ldr	r3, [r3, #20]
 8007db4:	497a      	ldr	r1, [pc, #488]	; (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007db6:	4313      	orrs	r3, r2
 8007db8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d00a      	beq.n	8007dde <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007dc8:	4b75      	ldr	r3, [pc, #468]	; (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007dca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007dce:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	699b      	ldr	r3, [r3, #24]
 8007dd6:	4972      	ldr	r1, [pc, #456]	; (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007dd8:	4313      	orrs	r3, r2
 8007dda:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d00a      	beq.n	8007e00 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007dea:	4b6d      	ldr	r3, [pc, #436]	; (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007dec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007df0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	69db      	ldr	r3, [r3, #28]
 8007df8:	4969      	ldr	r1, [pc, #420]	; (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007dfa:	4313      	orrs	r3, r2
 8007dfc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d00a      	beq.n	8007e22 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007e0c:	4b64      	ldr	r3, [pc, #400]	; (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007e0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007e12:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	6a1b      	ldr	r3, [r3, #32]
 8007e1a:	4961      	ldr	r1, [pc, #388]	; (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007e1c:	4313      	orrs	r3, r2
 8007e1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d00a      	beq.n	8007e44 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007e2e:	4b5c      	ldr	r3, [pc, #368]	; (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007e30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007e34:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e3c:	4958      	ldr	r1, [pc, #352]	; (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007e3e:	4313      	orrs	r3, r2
 8007e40:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d015      	beq.n	8007e7c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007e50:	4b53      	ldr	r3, [pc, #332]	; (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007e52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007e56:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e5e:	4950      	ldr	r1, [pc, #320]	; (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007e60:	4313      	orrs	r3, r2
 8007e62:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e6a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007e6e:	d105      	bne.n	8007e7c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007e70:	4b4b      	ldr	r3, [pc, #300]	; (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007e72:	68db      	ldr	r3, [r3, #12]
 8007e74:	4a4a      	ldr	r2, [pc, #296]	; (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007e76:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007e7a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d015      	beq.n	8007eb4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007e88:	4b45      	ldr	r3, [pc, #276]	; (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007e8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007e8e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e96:	4942      	ldr	r1, [pc, #264]	; (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007e98:	4313      	orrs	r3, r2
 8007e9a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ea2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007ea6:	d105      	bne.n	8007eb4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007ea8:	4b3d      	ldr	r3, [pc, #244]	; (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007eaa:	68db      	ldr	r3, [r3, #12]
 8007eac:	4a3c      	ldr	r2, [pc, #240]	; (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007eae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007eb2:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d015      	beq.n	8007eec <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007ec0:	4b37      	ldr	r3, [pc, #220]	; (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007ec2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007ec6:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ece:	4934      	ldr	r1, [pc, #208]	; (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007ed0:	4313      	orrs	r3, r2
 8007ed2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007eda:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007ede:	d105      	bne.n	8007eec <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007ee0:	4b2f      	ldr	r3, [pc, #188]	; (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007ee2:	68db      	ldr	r3, [r3, #12]
 8007ee4:	4a2e      	ldr	r2, [pc, #184]	; (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007ee6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007eea:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d015      	beq.n	8007f24 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007ef8:	4b29      	ldr	r3, [pc, #164]	; (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007efa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007efe:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f06:	4926      	ldr	r1, [pc, #152]	; (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007f08:	4313      	orrs	r3, r2
 8007f0a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f12:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007f16:	d105      	bne.n	8007f24 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007f18:	4b21      	ldr	r3, [pc, #132]	; (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007f1a:	68db      	ldr	r3, [r3, #12]
 8007f1c:	4a20      	ldr	r2, [pc, #128]	; (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007f1e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007f22:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d015      	beq.n	8007f5c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007f30:	4b1b      	ldr	r3, [pc, #108]	; (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007f32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f36:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f3e:	4918      	ldr	r1, [pc, #96]	; (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007f40:	4313      	orrs	r3, r2
 8007f42:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f4a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007f4e:	d105      	bne.n	8007f5c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007f50:	4b13      	ldr	r3, [pc, #76]	; (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007f52:	68db      	ldr	r3, [r3, #12]
 8007f54:	4a12      	ldr	r2, [pc, #72]	; (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007f56:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007f5a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d015      	beq.n	8007f94 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8007f68:	4b0d      	ldr	r3, [pc, #52]	; (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007f6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f6e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f76:	490a      	ldr	r1, [pc, #40]	; (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007f78:	4313      	orrs	r3, r2
 8007f7a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f82:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007f86:	d105      	bne.n	8007f94 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007f88:	4b05      	ldr	r3, [pc, #20]	; (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007f8a:	68db      	ldr	r3, [r3, #12]
 8007f8c:	4a04      	ldr	r2, [pc, #16]	; (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007f8e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007f92:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8007f94:	7cbb      	ldrb	r3, [r7, #18]
}
 8007f96:	4618      	mov	r0, r3
 8007f98:	3718      	adds	r7, #24
 8007f9a:	46bd      	mov	sp, r7
 8007f9c:	bd80      	pop	{r7, pc}
 8007f9e:	bf00      	nop
 8007fa0:	40021000 	.word	0x40021000

08007fa4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007fa4:	b580      	push	{r7, lr}
 8007fa6:	b082      	sub	sp, #8
 8007fa8:	af00      	add	r7, sp, #0
 8007faa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d101      	bne.n	8007fb6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007fb2:	2301      	movs	r3, #1
 8007fb4:	e049      	b.n	800804a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007fbc:	b2db      	uxtb	r3, r3
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d106      	bne.n	8007fd0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	2200      	movs	r2, #0
 8007fc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007fca:	6878      	ldr	r0, [r7, #4]
 8007fcc:	f7fc f8ea 	bl	80041a4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	2202      	movs	r2, #2
 8007fd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681a      	ldr	r2, [r3, #0]
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	3304      	adds	r3, #4
 8007fe0:	4619      	mov	r1, r3
 8007fe2:	4610      	mov	r0, r2
 8007fe4:	f000 ff1a 	bl	8008e1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	2201      	movs	r2, #1
 8007fec:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	2201      	movs	r2, #1
 8007ff4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	2201      	movs	r2, #1
 8007ffc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	2201      	movs	r2, #1
 8008004:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	2201      	movs	r2, #1
 800800c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	2201      	movs	r2, #1
 8008014:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	2201      	movs	r2, #1
 800801c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	2201      	movs	r2, #1
 8008024:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	2201      	movs	r2, #1
 800802c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	2201      	movs	r2, #1
 8008034:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	2201      	movs	r2, #1
 800803c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	2201      	movs	r2, #1
 8008044:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008048:	2300      	movs	r3, #0
}
 800804a:	4618      	mov	r0, r3
 800804c:	3708      	adds	r7, #8
 800804e:	46bd      	mov	sp, r7
 8008050:	bd80      	pop	{r7, pc}

08008052 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008052:	b580      	push	{r7, lr}
 8008054:	b082      	sub	sp, #8
 8008056:	af00      	add	r7, sp, #0
 8008058:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	2b00      	cmp	r3, #0
 800805e:	d101      	bne.n	8008064 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008060:	2301      	movs	r3, #1
 8008062:	e049      	b.n	80080f8 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800806a:	b2db      	uxtb	r3, r3
 800806c:	2b00      	cmp	r3, #0
 800806e:	d106      	bne.n	800807e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	2200      	movs	r2, #0
 8008074:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008078:	6878      	ldr	r0, [r7, #4]
 800807a:	f000 f841 	bl	8008100 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	2202      	movs	r2, #2
 8008082:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681a      	ldr	r2, [r3, #0]
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	3304      	adds	r3, #4
 800808e:	4619      	mov	r1, r3
 8008090:	4610      	mov	r0, r2
 8008092:	f000 fec3 	bl	8008e1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	2201      	movs	r2, #1
 800809a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	2201      	movs	r2, #1
 80080a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	2201      	movs	r2, #1
 80080aa:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	2201      	movs	r2, #1
 80080b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	2201      	movs	r2, #1
 80080ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	2201      	movs	r2, #1
 80080c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	2201      	movs	r2, #1
 80080ca:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	2201      	movs	r2, #1
 80080d2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	2201      	movs	r2, #1
 80080da:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	2201      	movs	r2, #1
 80080e2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	2201      	movs	r2, #1
 80080ea:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	2201      	movs	r2, #1
 80080f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80080f6:	2300      	movs	r3, #0
}
 80080f8:	4618      	mov	r0, r3
 80080fa:	3708      	adds	r7, #8
 80080fc:	46bd      	mov	sp, r7
 80080fe:	bd80      	pop	{r7, pc}

08008100 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008100:	b480      	push	{r7}
 8008102:	b083      	sub	sp, #12
 8008104:	af00      	add	r7, sp, #0
 8008106:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008108:	bf00      	nop
 800810a:	370c      	adds	r7, #12
 800810c:	46bd      	mov	sp, r7
 800810e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008112:	4770      	bx	lr

08008114 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008114:	b580      	push	{r7, lr}
 8008116:	b084      	sub	sp, #16
 8008118:	af00      	add	r7, sp, #0
 800811a:	6078      	str	r0, [r7, #4]
 800811c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800811e:	683b      	ldr	r3, [r7, #0]
 8008120:	2b00      	cmp	r3, #0
 8008122:	d109      	bne.n	8008138 <HAL_TIM_PWM_Start+0x24>
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800812a:	b2db      	uxtb	r3, r3
 800812c:	2b01      	cmp	r3, #1
 800812e:	bf14      	ite	ne
 8008130:	2301      	movne	r3, #1
 8008132:	2300      	moveq	r3, #0
 8008134:	b2db      	uxtb	r3, r3
 8008136:	e03c      	b.n	80081b2 <HAL_TIM_PWM_Start+0x9e>
 8008138:	683b      	ldr	r3, [r7, #0]
 800813a:	2b04      	cmp	r3, #4
 800813c:	d109      	bne.n	8008152 <HAL_TIM_PWM_Start+0x3e>
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008144:	b2db      	uxtb	r3, r3
 8008146:	2b01      	cmp	r3, #1
 8008148:	bf14      	ite	ne
 800814a:	2301      	movne	r3, #1
 800814c:	2300      	moveq	r3, #0
 800814e:	b2db      	uxtb	r3, r3
 8008150:	e02f      	b.n	80081b2 <HAL_TIM_PWM_Start+0x9e>
 8008152:	683b      	ldr	r3, [r7, #0]
 8008154:	2b08      	cmp	r3, #8
 8008156:	d109      	bne.n	800816c <HAL_TIM_PWM_Start+0x58>
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800815e:	b2db      	uxtb	r3, r3
 8008160:	2b01      	cmp	r3, #1
 8008162:	bf14      	ite	ne
 8008164:	2301      	movne	r3, #1
 8008166:	2300      	moveq	r3, #0
 8008168:	b2db      	uxtb	r3, r3
 800816a:	e022      	b.n	80081b2 <HAL_TIM_PWM_Start+0x9e>
 800816c:	683b      	ldr	r3, [r7, #0]
 800816e:	2b0c      	cmp	r3, #12
 8008170:	d109      	bne.n	8008186 <HAL_TIM_PWM_Start+0x72>
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008178:	b2db      	uxtb	r3, r3
 800817a:	2b01      	cmp	r3, #1
 800817c:	bf14      	ite	ne
 800817e:	2301      	movne	r3, #1
 8008180:	2300      	moveq	r3, #0
 8008182:	b2db      	uxtb	r3, r3
 8008184:	e015      	b.n	80081b2 <HAL_TIM_PWM_Start+0x9e>
 8008186:	683b      	ldr	r3, [r7, #0]
 8008188:	2b10      	cmp	r3, #16
 800818a:	d109      	bne.n	80081a0 <HAL_TIM_PWM_Start+0x8c>
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008192:	b2db      	uxtb	r3, r3
 8008194:	2b01      	cmp	r3, #1
 8008196:	bf14      	ite	ne
 8008198:	2301      	movne	r3, #1
 800819a:	2300      	moveq	r3, #0
 800819c:	b2db      	uxtb	r3, r3
 800819e:	e008      	b.n	80081b2 <HAL_TIM_PWM_Start+0x9e>
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80081a6:	b2db      	uxtb	r3, r3
 80081a8:	2b01      	cmp	r3, #1
 80081aa:	bf14      	ite	ne
 80081ac:	2301      	movne	r3, #1
 80081ae:	2300      	moveq	r3, #0
 80081b0:	b2db      	uxtb	r3, r3
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d001      	beq.n	80081ba <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80081b6:	2301      	movs	r3, #1
 80081b8:	e06e      	b.n	8008298 <HAL_TIM_PWM_Start+0x184>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80081ba:	683b      	ldr	r3, [r7, #0]
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d104      	bne.n	80081ca <HAL_TIM_PWM_Start+0xb6>
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	2202      	movs	r2, #2
 80081c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80081c8:	e023      	b.n	8008212 <HAL_TIM_PWM_Start+0xfe>
 80081ca:	683b      	ldr	r3, [r7, #0]
 80081cc:	2b04      	cmp	r3, #4
 80081ce:	d104      	bne.n	80081da <HAL_TIM_PWM_Start+0xc6>
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	2202      	movs	r2, #2
 80081d4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80081d8:	e01b      	b.n	8008212 <HAL_TIM_PWM_Start+0xfe>
 80081da:	683b      	ldr	r3, [r7, #0]
 80081dc:	2b08      	cmp	r3, #8
 80081de:	d104      	bne.n	80081ea <HAL_TIM_PWM_Start+0xd6>
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	2202      	movs	r2, #2
 80081e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80081e8:	e013      	b.n	8008212 <HAL_TIM_PWM_Start+0xfe>
 80081ea:	683b      	ldr	r3, [r7, #0]
 80081ec:	2b0c      	cmp	r3, #12
 80081ee:	d104      	bne.n	80081fa <HAL_TIM_PWM_Start+0xe6>
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	2202      	movs	r2, #2
 80081f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80081f8:	e00b      	b.n	8008212 <HAL_TIM_PWM_Start+0xfe>
 80081fa:	683b      	ldr	r3, [r7, #0]
 80081fc:	2b10      	cmp	r3, #16
 80081fe:	d104      	bne.n	800820a <HAL_TIM_PWM_Start+0xf6>
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	2202      	movs	r2, #2
 8008204:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008208:	e003      	b.n	8008212 <HAL_TIM_PWM_Start+0xfe>
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	2202      	movs	r2, #2
 800820e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	2201      	movs	r2, #1
 8008218:	6839      	ldr	r1, [r7, #0]
 800821a:	4618      	mov	r0, r3
 800821c:	f001 fbee 	bl	80099fc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	4a1e      	ldr	r2, [pc, #120]	; (80082a0 <HAL_TIM_PWM_Start+0x18c>)
 8008226:	4293      	cmp	r3, r2
 8008228:	d013      	beq.n	8008252 <HAL_TIM_PWM_Start+0x13e>
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	4a1d      	ldr	r2, [pc, #116]	; (80082a4 <HAL_TIM_PWM_Start+0x190>)
 8008230:	4293      	cmp	r3, r2
 8008232:	d00e      	beq.n	8008252 <HAL_TIM_PWM_Start+0x13e>
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	4a1b      	ldr	r2, [pc, #108]	; (80082a8 <HAL_TIM_PWM_Start+0x194>)
 800823a:	4293      	cmp	r3, r2
 800823c:	d009      	beq.n	8008252 <HAL_TIM_PWM_Start+0x13e>
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	4a1a      	ldr	r2, [pc, #104]	; (80082ac <HAL_TIM_PWM_Start+0x198>)
 8008244:	4293      	cmp	r3, r2
 8008246:	d004      	beq.n	8008252 <HAL_TIM_PWM_Start+0x13e>
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	4a18      	ldr	r2, [pc, #96]	; (80082b0 <HAL_TIM_PWM_Start+0x19c>)
 800824e:	4293      	cmp	r3, r2
 8008250:	d101      	bne.n	8008256 <HAL_TIM_PWM_Start+0x142>
 8008252:	2301      	movs	r3, #1
 8008254:	e000      	b.n	8008258 <HAL_TIM_PWM_Start+0x144>
 8008256:	2300      	movs	r3, #0
 8008258:	2b00      	cmp	r3, #0
 800825a:	d007      	beq.n	800826c <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800826a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	689a      	ldr	r2, [r3, #8]
 8008272:	4b10      	ldr	r3, [pc, #64]	; (80082b4 <HAL_TIM_PWM_Start+0x1a0>)
 8008274:	4013      	ands	r3, r2
 8008276:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	2b06      	cmp	r3, #6
 800827c:	d00b      	beq.n	8008296 <HAL_TIM_PWM_Start+0x182>
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008284:	d007      	beq.n	8008296 <HAL_TIM_PWM_Start+0x182>
  {
    __HAL_TIM_ENABLE(htim);
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	681a      	ldr	r2, [r3, #0]
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	f042 0201 	orr.w	r2, r2, #1
 8008294:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008296:	2300      	movs	r3, #0
}
 8008298:	4618      	mov	r0, r3
 800829a:	3710      	adds	r7, #16
 800829c:	46bd      	mov	sp, r7
 800829e:	bd80      	pop	{r7, pc}
 80082a0:	40012c00 	.word	0x40012c00
 80082a4:	40013400 	.word	0x40013400
 80082a8:	40014000 	.word	0x40014000
 80082ac:	40014400 	.word	0x40014400
 80082b0:	40014800 	.word	0x40014800
 80082b4:	00010007 	.word	0x00010007

080082b8 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80082b8:	b580      	push	{r7, lr}
 80082ba:	b082      	sub	sp, #8
 80082bc:	af00      	add	r7, sp, #0
 80082be:	6078      	str	r0, [r7, #4]
 80082c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	2200      	movs	r2, #0
 80082c8:	6839      	ldr	r1, [r7, #0]
 80082ca:	4618      	mov	r0, r3
 80082cc:	f001 fb96 	bl	80099fc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	4a3e      	ldr	r2, [pc, #248]	; (80083d0 <HAL_TIM_PWM_Stop+0x118>)
 80082d6:	4293      	cmp	r3, r2
 80082d8:	d013      	beq.n	8008302 <HAL_TIM_PWM_Stop+0x4a>
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	4a3d      	ldr	r2, [pc, #244]	; (80083d4 <HAL_TIM_PWM_Stop+0x11c>)
 80082e0:	4293      	cmp	r3, r2
 80082e2:	d00e      	beq.n	8008302 <HAL_TIM_PWM_Stop+0x4a>
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	4a3b      	ldr	r2, [pc, #236]	; (80083d8 <HAL_TIM_PWM_Stop+0x120>)
 80082ea:	4293      	cmp	r3, r2
 80082ec:	d009      	beq.n	8008302 <HAL_TIM_PWM_Stop+0x4a>
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	4a3a      	ldr	r2, [pc, #232]	; (80083dc <HAL_TIM_PWM_Stop+0x124>)
 80082f4:	4293      	cmp	r3, r2
 80082f6:	d004      	beq.n	8008302 <HAL_TIM_PWM_Stop+0x4a>
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	4a38      	ldr	r2, [pc, #224]	; (80083e0 <HAL_TIM_PWM_Stop+0x128>)
 80082fe:	4293      	cmp	r3, r2
 8008300:	d101      	bne.n	8008306 <HAL_TIM_PWM_Stop+0x4e>
 8008302:	2301      	movs	r3, #1
 8008304:	e000      	b.n	8008308 <HAL_TIM_PWM_Stop+0x50>
 8008306:	2300      	movs	r3, #0
 8008308:	2b00      	cmp	r3, #0
 800830a:	d017      	beq.n	800833c <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	6a1a      	ldr	r2, [r3, #32]
 8008312:	f241 1311 	movw	r3, #4369	; 0x1111
 8008316:	4013      	ands	r3, r2
 8008318:	2b00      	cmp	r3, #0
 800831a:	d10f      	bne.n	800833c <HAL_TIM_PWM_Stop+0x84>
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	6a1a      	ldr	r2, [r3, #32]
 8008322:	f244 4344 	movw	r3, #17476	; 0x4444
 8008326:	4013      	ands	r3, r2
 8008328:	2b00      	cmp	r3, #0
 800832a:	d107      	bne.n	800833c <HAL_TIM_PWM_Stop+0x84>
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800833a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	6a1a      	ldr	r2, [r3, #32]
 8008342:	f241 1311 	movw	r3, #4369	; 0x1111
 8008346:	4013      	ands	r3, r2
 8008348:	2b00      	cmp	r3, #0
 800834a:	d10f      	bne.n	800836c <HAL_TIM_PWM_Stop+0xb4>
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	6a1a      	ldr	r2, [r3, #32]
 8008352:	f244 4344 	movw	r3, #17476	; 0x4444
 8008356:	4013      	ands	r3, r2
 8008358:	2b00      	cmp	r3, #0
 800835a:	d107      	bne.n	800836c <HAL_TIM_PWM_Stop+0xb4>
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	681a      	ldr	r2, [r3, #0]
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	f022 0201 	bic.w	r2, r2, #1
 800836a:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800836c:	683b      	ldr	r3, [r7, #0]
 800836e:	2b00      	cmp	r3, #0
 8008370:	d104      	bne.n	800837c <HAL_TIM_PWM_Stop+0xc4>
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	2201      	movs	r2, #1
 8008376:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800837a:	e023      	b.n	80083c4 <HAL_TIM_PWM_Stop+0x10c>
 800837c:	683b      	ldr	r3, [r7, #0]
 800837e:	2b04      	cmp	r3, #4
 8008380:	d104      	bne.n	800838c <HAL_TIM_PWM_Stop+0xd4>
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	2201      	movs	r2, #1
 8008386:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800838a:	e01b      	b.n	80083c4 <HAL_TIM_PWM_Stop+0x10c>
 800838c:	683b      	ldr	r3, [r7, #0]
 800838e:	2b08      	cmp	r3, #8
 8008390:	d104      	bne.n	800839c <HAL_TIM_PWM_Stop+0xe4>
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	2201      	movs	r2, #1
 8008396:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800839a:	e013      	b.n	80083c4 <HAL_TIM_PWM_Stop+0x10c>
 800839c:	683b      	ldr	r3, [r7, #0]
 800839e:	2b0c      	cmp	r3, #12
 80083a0:	d104      	bne.n	80083ac <HAL_TIM_PWM_Stop+0xf4>
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	2201      	movs	r2, #1
 80083a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80083aa:	e00b      	b.n	80083c4 <HAL_TIM_PWM_Stop+0x10c>
 80083ac:	683b      	ldr	r3, [r7, #0]
 80083ae:	2b10      	cmp	r3, #16
 80083b0:	d104      	bne.n	80083bc <HAL_TIM_PWM_Stop+0x104>
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	2201      	movs	r2, #1
 80083b6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80083ba:	e003      	b.n	80083c4 <HAL_TIM_PWM_Stop+0x10c>
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	2201      	movs	r2, #1
 80083c0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 80083c4:	2300      	movs	r3, #0
}
 80083c6:	4618      	mov	r0, r3
 80083c8:	3708      	adds	r7, #8
 80083ca:	46bd      	mov	sp, r7
 80083cc:	bd80      	pop	{r7, pc}
 80083ce:	bf00      	nop
 80083d0:	40012c00 	.word	0x40012c00
 80083d4:	40013400 	.word	0x40013400
 80083d8:	40014000 	.word	0x40014000
 80083dc:	40014400 	.word	0x40014400
 80083e0:	40014800 	.word	0x40014800

080083e4 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80083e4:	b580      	push	{r7, lr}
 80083e6:	b082      	sub	sp, #8
 80083e8:	af00      	add	r7, sp, #0
 80083ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d101      	bne.n	80083f6 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80083f2:	2301      	movs	r3, #1
 80083f4:	e049      	b.n	800848a <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80083fc:	b2db      	uxtb	r3, r3
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d106      	bne.n	8008410 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	2200      	movs	r2, #0
 8008406:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800840a:	6878      	ldr	r0, [r7, #4]
 800840c:	f000 f841 	bl	8008492 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	2202      	movs	r2, #2
 8008414:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	681a      	ldr	r2, [r3, #0]
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	3304      	adds	r3, #4
 8008420:	4619      	mov	r1, r3
 8008422:	4610      	mov	r0, r2
 8008424:	f000 fcfa 	bl	8008e1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	2201      	movs	r2, #1
 800842c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	2201      	movs	r2, #1
 8008434:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	2201      	movs	r2, #1
 800843c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	2201      	movs	r2, #1
 8008444:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	2201      	movs	r2, #1
 800844c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	2201      	movs	r2, #1
 8008454:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	2201      	movs	r2, #1
 800845c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	2201      	movs	r2, #1
 8008464:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	2201      	movs	r2, #1
 800846c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	2201      	movs	r2, #1
 8008474:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	2201      	movs	r2, #1
 800847c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	2201      	movs	r2, #1
 8008484:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008488:	2300      	movs	r3, #0
}
 800848a:	4618      	mov	r0, r3
 800848c:	3708      	adds	r7, #8
 800848e:	46bd      	mov	sp, r7
 8008490:	bd80      	pop	{r7, pc}

08008492 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8008492:	b480      	push	{r7}
 8008494:	b083      	sub	sp, #12
 8008496:	af00      	add	r7, sp, #0
 8008498:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800849a:	bf00      	nop
 800849c:	370c      	adds	r7, #12
 800849e:	46bd      	mov	sp, r7
 80084a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084a4:	4770      	bx	lr
	...

080084a8 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80084a8:	b580      	push	{r7, lr}
 80084aa:	b084      	sub	sp, #16
 80084ac:	af00      	add	r7, sp, #0
 80084ae:	6078      	str	r0, [r7, #4]
 80084b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80084b2:	683b      	ldr	r3, [r7, #0]
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d104      	bne.n	80084c2 <HAL_TIM_IC_Start+0x1a>
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80084be:	b2db      	uxtb	r3, r3
 80084c0:	e023      	b.n	800850a <HAL_TIM_IC_Start+0x62>
 80084c2:	683b      	ldr	r3, [r7, #0]
 80084c4:	2b04      	cmp	r3, #4
 80084c6:	d104      	bne.n	80084d2 <HAL_TIM_IC_Start+0x2a>
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80084ce:	b2db      	uxtb	r3, r3
 80084d0:	e01b      	b.n	800850a <HAL_TIM_IC_Start+0x62>
 80084d2:	683b      	ldr	r3, [r7, #0]
 80084d4:	2b08      	cmp	r3, #8
 80084d6:	d104      	bne.n	80084e2 <HAL_TIM_IC_Start+0x3a>
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80084de:	b2db      	uxtb	r3, r3
 80084e0:	e013      	b.n	800850a <HAL_TIM_IC_Start+0x62>
 80084e2:	683b      	ldr	r3, [r7, #0]
 80084e4:	2b0c      	cmp	r3, #12
 80084e6:	d104      	bne.n	80084f2 <HAL_TIM_IC_Start+0x4a>
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80084ee:	b2db      	uxtb	r3, r3
 80084f0:	e00b      	b.n	800850a <HAL_TIM_IC_Start+0x62>
 80084f2:	683b      	ldr	r3, [r7, #0]
 80084f4:	2b10      	cmp	r3, #16
 80084f6:	d104      	bne.n	8008502 <HAL_TIM_IC_Start+0x5a>
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80084fe:	b2db      	uxtb	r3, r3
 8008500:	e003      	b.n	800850a <HAL_TIM_IC_Start+0x62>
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8008508:	b2db      	uxtb	r3, r3
 800850a:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800850c:	683b      	ldr	r3, [r7, #0]
 800850e:	2b00      	cmp	r3, #0
 8008510:	d104      	bne.n	800851c <HAL_TIM_IC_Start+0x74>
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008518:	b2db      	uxtb	r3, r3
 800851a:	e013      	b.n	8008544 <HAL_TIM_IC_Start+0x9c>
 800851c:	683b      	ldr	r3, [r7, #0]
 800851e:	2b04      	cmp	r3, #4
 8008520:	d104      	bne.n	800852c <HAL_TIM_IC_Start+0x84>
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008528:	b2db      	uxtb	r3, r3
 800852a:	e00b      	b.n	8008544 <HAL_TIM_IC_Start+0x9c>
 800852c:	683b      	ldr	r3, [r7, #0]
 800852e:	2b08      	cmp	r3, #8
 8008530:	d104      	bne.n	800853c <HAL_TIM_IC_Start+0x94>
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8008538:	b2db      	uxtb	r3, r3
 800853a:	e003      	b.n	8008544 <HAL_TIM_IC_Start+0x9c>
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8008542:	b2db      	uxtb	r3, r3
 8008544:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8008546:	7bfb      	ldrb	r3, [r7, #15]
 8008548:	2b01      	cmp	r3, #1
 800854a:	d102      	bne.n	8008552 <HAL_TIM_IC_Start+0xaa>
   || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800854c:	7bbb      	ldrb	r3, [r7, #14]
 800854e:	2b01      	cmp	r3, #1
 8008550:	d001      	beq.n	8008556 <HAL_TIM_IC_Start+0xae>
  {
    return HAL_ERROR;
 8008552:	2301      	movs	r3, #1
 8008554:	e064      	b.n	8008620 <HAL_TIM_IC_Start+0x178>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008556:	683b      	ldr	r3, [r7, #0]
 8008558:	2b00      	cmp	r3, #0
 800855a:	d104      	bne.n	8008566 <HAL_TIM_IC_Start+0xbe>
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	2202      	movs	r2, #2
 8008560:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008564:	e023      	b.n	80085ae <HAL_TIM_IC_Start+0x106>
 8008566:	683b      	ldr	r3, [r7, #0]
 8008568:	2b04      	cmp	r3, #4
 800856a:	d104      	bne.n	8008576 <HAL_TIM_IC_Start+0xce>
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	2202      	movs	r2, #2
 8008570:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008574:	e01b      	b.n	80085ae <HAL_TIM_IC_Start+0x106>
 8008576:	683b      	ldr	r3, [r7, #0]
 8008578:	2b08      	cmp	r3, #8
 800857a:	d104      	bne.n	8008586 <HAL_TIM_IC_Start+0xde>
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	2202      	movs	r2, #2
 8008580:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008584:	e013      	b.n	80085ae <HAL_TIM_IC_Start+0x106>
 8008586:	683b      	ldr	r3, [r7, #0]
 8008588:	2b0c      	cmp	r3, #12
 800858a:	d104      	bne.n	8008596 <HAL_TIM_IC_Start+0xee>
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	2202      	movs	r2, #2
 8008590:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008594:	e00b      	b.n	80085ae <HAL_TIM_IC_Start+0x106>
 8008596:	683b      	ldr	r3, [r7, #0]
 8008598:	2b10      	cmp	r3, #16
 800859a:	d104      	bne.n	80085a6 <HAL_TIM_IC_Start+0xfe>
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	2202      	movs	r2, #2
 80085a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80085a4:	e003      	b.n	80085ae <HAL_TIM_IC_Start+0x106>
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	2202      	movs	r2, #2
 80085aa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80085ae:	683b      	ldr	r3, [r7, #0]
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d104      	bne.n	80085be <HAL_TIM_IC_Start+0x116>
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	2202      	movs	r2, #2
 80085b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80085bc:	e013      	b.n	80085e6 <HAL_TIM_IC_Start+0x13e>
 80085be:	683b      	ldr	r3, [r7, #0]
 80085c0:	2b04      	cmp	r3, #4
 80085c2:	d104      	bne.n	80085ce <HAL_TIM_IC_Start+0x126>
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	2202      	movs	r2, #2
 80085c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80085cc:	e00b      	b.n	80085e6 <HAL_TIM_IC_Start+0x13e>
 80085ce:	683b      	ldr	r3, [r7, #0]
 80085d0:	2b08      	cmp	r3, #8
 80085d2:	d104      	bne.n	80085de <HAL_TIM_IC_Start+0x136>
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	2202      	movs	r2, #2
 80085d8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80085dc:	e003      	b.n	80085e6 <HAL_TIM_IC_Start+0x13e>
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	2202      	movs	r2, #2
 80085e2:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	2201      	movs	r2, #1
 80085ec:	6839      	ldr	r1, [r7, #0]
 80085ee:	4618      	mov	r0, r3
 80085f0:	f001 fa04 	bl	80099fc <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	689a      	ldr	r2, [r3, #8]
 80085fa:	4b0b      	ldr	r3, [pc, #44]	; (8008628 <HAL_TIM_IC_Start+0x180>)
 80085fc:	4013      	ands	r3, r2
 80085fe:	60bb      	str	r3, [r7, #8]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008600:	68bb      	ldr	r3, [r7, #8]
 8008602:	2b06      	cmp	r3, #6
 8008604:	d00b      	beq.n	800861e <HAL_TIM_IC_Start+0x176>
 8008606:	68bb      	ldr	r3, [r7, #8]
 8008608:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800860c:	d007      	beq.n	800861e <HAL_TIM_IC_Start+0x176>
  {
    __HAL_TIM_ENABLE(htim);
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	681a      	ldr	r2, [r3, #0]
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	f042 0201 	orr.w	r2, r2, #1
 800861c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800861e:	2300      	movs	r3, #0
}
 8008620:	4618      	mov	r0, r3
 8008622:	3710      	adds	r7, #16
 8008624:	46bd      	mov	sp, r7
 8008626:	bd80      	pop	{r7, pc}
 8008628:	00010007 	.word	0x00010007

0800862c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800862c:	b580      	push	{r7, lr}
 800862e:	b086      	sub	sp, #24
 8008630:	af00      	add	r7, sp, #0
 8008632:	6078      	str	r0, [r7, #4]
 8008634:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	2b00      	cmp	r3, #0
 800863a:	d101      	bne.n	8008640 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800863c:	2301      	movs	r3, #1
 800863e:	e097      	b.n	8008770 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008646:	b2db      	uxtb	r3, r3
 8008648:	2b00      	cmp	r3, #0
 800864a:	d106      	bne.n	800865a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	2200      	movs	r2, #0
 8008650:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8008654:	6878      	ldr	r0, [r7, #4]
 8008656:	f7fb fdfd 	bl	8004254 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	2202      	movs	r2, #2
 800865e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	689b      	ldr	r3, [r3, #8]
 8008668:	687a      	ldr	r2, [r7, #4]
 800866a:	6812      	ldr	r2, [r2, #0]
 800866c:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8008670:	f023 0307 	bic.w	r3, r3, #7
 8008674:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681a      	ldr	r2, [r3, #0]
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	3304      	adds	r3, #4
 800867e:	4619      	mov	r1, r3
 8008680:	4610      	mov	r0, r2
 8008682:	f000 fbcb 	bl	8008e1c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	689b      	ldr	r3, [r3, #8]
 800868c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	699b      	ldr	r3, [r3, #24]
 8008694:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	6a1b      	ldr	r3, [r3, #32]
 800869c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800869e:	683b      	ldr	r3, [r7, #0]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	697a      	ldr	r2, [r7, #20]
 80086a4:	4313      	orrs	r3, r2
 80086a6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80086a8:	693b      	ldr	r3, [r7, #16]
 80086aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80086ae:	f023 0303 	bic.w	r3, r3, #3
 80086b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80086b4:	683b      	ldr	r3, [r7, #0]
 80086b6:	689a      	ldr	r2, [r3, #8]
 80086b8:	683b      	ldr	r3, [r7, #0]
 80086ba:	699b      	ldr	r3, [r3, #24]
 80086bc:	021b      	lsls	r3, r3, #8
 80086be:	4313      	orrs	r3, r2
 80086c0:	693a      	ldr	r2, [r7, #16]
 80086c2:	4313      	orrs	r3, r2
 80086c4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80086c6:	693b      	ldr	r3, [r7, #16]
 80086c8:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80086cc:	f023 030c 	bic.w	r3, r3, #12
 80086d0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80086d2:	693b      	ldr	r3, [r7, #16]
 80086d4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80086d8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80086dc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80086de:	683b      	ldr	r3, [r7, #0]
 80086e0:	68da      	ldr	r2, [r3, #12]
 80086e2:	683b      	ldr	r3, [r7, #0]
 80086e4:	69db      	ldr	r3, [r3, #28]
 80086e6:	021b      	lsls	r3, r3, #8
 80086e8:	4313      	orrs	r3, r2
 80086ea:	693a      	ldr	r2, [r7, #16]
 80086ec:	4313      	orrs	r3, r2
 80086ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80086f0:	683b      	ldr	r3, [r7, #0]
 80086f2:	691b      	ldr	r3, [r3, #16]
 80086f4:	011a      	lsls	r2, r3, #4
 80086f6:	683b      	ldr	r3, [r7, #0]
 80086f8:	6a1b      	ldr	r3, [r3, #32]
 80086fa:	031b      	lsls	r3, r3, #12
 80086fc:	4313      	orrs	r3, r2
 80086fe:	693a      	ldr	r2, [r7, #16]
 8008700:	4313      	orrs	r3, r2
 8008702:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800870a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8008712:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8008714:	683b      	ldr	r3, [r7, #0]
 8008716:	685a      	ldr	r2, [r3, #4]
 8008718:	683b      	ldr	r3, [r7, #0]
 800871a:	695b      	ldr	r3, [r3, #20]
 800871c:	011b      	lsls	r3, r3, #4
 800871e:	4313      	orrs	r3, r2
 8008720:	68fa      	ldr	r2, [r7, #12]
 8008722:	4313      	orrs	r3, r2
 8008724:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	697a      	ldr	r2, [r7, #20]
 800872c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	693a      	ldr	r2, [r7, #16]
 8008734:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	68fa      	ldr	r2, [r7, #12]
 800873c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	2201      	movs	r2, #1
 8008742:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	2201      	movs	r2, #1
 800874a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	2201      	movs	r2, #1
 8008752:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	2201      	movs	r2, #1
 800875a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	2201      	movs	r2, #1
 8008762:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	2201      	movs	r2, #1
 800876a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800876e:	2300      	movs	r3, #0
}
 8008770:	4618      	mov	r0, r3
 8008772:	3718      	adds	r7, #24
 8008774:	46bd      	mov	sp, r7
 8008776:	bd80      	pop	{r7, pc}

08008778 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008778:	b580      	push	{r7, lr}
 800877a:	b084      	sub	sp, #16
 800877c:	af00      	add	r7, sp, #0
 800877e:	6078      	str	r0, [r7, #4]
 8008780:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008788:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008790:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008798:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80087a0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80087a2:	683b      	ldr	r3, [r7, #0]
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d110      	bne.n	80087ca <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80087a8:	7bfb      	ldrb	r3, [r7, #15]
 80087aa:	2b01      	cmp	r3, #1
 80087ac:	d102      	bne.n	80087b4 <HAL_TIM_Encoder_Start+0x3c>
     || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80087ae:	7b7b      	ldrb	r3, [r7, #13]
 80087b0:	2b01      	cmp	r3, #1
 80087b2:	d001      	beq.n	80087b8 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80087b4:	2301      	movs	r3, #1
 80087b6:	e068      	b.n	800888a <HAL_TIM_Encoder_Start+0x112>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	2202      	movs	r2, #2
 80087bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	2202      	movs	r2, #2
 80087c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80087c8:	e031      	b.n	800882e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80087ca:	683b      	ldr	r3, [r7, #0]
 80087cc:	2b04      	cmp	r3, #4
 80087ce:	d110      	bne.n	80087f2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80087d0:	7bbb      	ldrb	r3, [r7, #14]
 80087d2:	2b01      	cmp	r3, #1
 80087d4:	d102      	bne.n	80087dc <HAL_TIM_Encoder_Start+0x64>
     || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80087d6:	7b3b      	ldrb	r3, [r7, #12]
 80087d8:	2b01      	cmp	r3, #1
 80087da:	d001      	beq.n	80087e0 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80087dc:	2301      	movs	r3, #1
 80087de:	e054      	b.n	800888a <HAL_TIM_Encoder_Start+0x112>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	2202      	movs	r2, #2
 80087e4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	2202      	movs	r2, #2
 80087ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80087f0:	e01d      	b.n	800882e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80087f2:	7bfb      	ldrb	r3, [r7, #15]
 80087f4:	2b01      	cmp	r3, #1
 80087f6:	d108      	bne.n	800880a <HAL_TIM_Encoder_Start+0x92>
     || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80087f8:	7bbb      	ldrb	r3, [r7, #14]
 80087fa:	2b01      	cmp	r3, #1
 80087fc:	d105      	bne.n	800880a <HAL_TIM_Encoder_Start+0x92>
     || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80087fe:	7b7b      	ldrb	r3, [r7, #13]
 8008800:	2b01      	cmp	r3, #1
 8008802:	d102      	bne.n	800880a <HAL_TIM_Encoder_Start+0x92>
     || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008804:	7b3b      	ldrb	r3, [r7, #12]
 8008806:	2b01      	cmp	r3, #1
 8008808:	d001      	beq.n	800880e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800880a:	2301      	movs	r3, #1
 800880c:	e03d      	b.n	800888a <HAL_TIM_Encoder_Start+0x112>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	2202      	movs	r2, #2
 8008812:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	2202      	movs	r2, #2
 800881a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	2202      	movs	r2, #2
 8008822:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	2202      	movs	r2, #2
 800882a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800882e:	683b      	ldr	r3, [r7, #0]
 8008830:	2b00      	cmp	r3, #0
 8008832:	d002      	beq.n	800883a <HAL_TIM_Encoder_Start+0xc2>
 8008834:	2b04      	cmp	r3, #4
 8008836:	d008      	beq.n	800884a <HAL_TIM_Encoder_Start+0xd2>
 8008838:	e00f      	b.n	800885a <HAL_TIM_Encoder_Start+0xe2>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	2201      	movs	r2, #1
 8008840:	2100      	movs	r1, #0
 8008842:	4618      	mov	r0, r3
 8008844:	f001 f8da 	bl	80099fc <TIM_CCxChannelCmd>
      break;
 8008848:	e016      	b.n	8008878 <HAL_TIM_Encoder_Start+0x100>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	2201      	movs	r2, #1
 8008850:	2104      	movs	r1, #4
 8008852:	4618      	mov	r0, r3
 8008854:	f001 f8d2 	bl	80099fc <TIM_CCxChannelCmd>
      break;
 8008858:	e00e      	b.n	8008878 <HAL_TIM_Encoder_Start+0x100>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	2201      	movs	r2, #1
 8008860:	2100      	movs	r1, #0
 8008862:	4618      	mov	r0, r3
 8008864:	f001 f8ca 	bl	80099fc <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	2201      	movs	r2, #1
 800886e:	2104      	movs	r1, #4
 8008870:	4618      	mov	r0, r3
 8008872:	f001 f8c3 	bl	80099fc <TIM_CCxChannelCmd>
      break;
 8008876:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	681a      	ldr	r2, [r3, #0]
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	f042 0201 	orr.w	r2, r2, #1
 8008886:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8008888:	2300      	movs	r3, #0
}
 800888a:	4618      	mov	r0, r3
 800888c:	3710      	adds	r7, #16
 800888e:	46bd      	mov	sp, r7
 8008890:	bd80      	pop	{r7, pc}

08008892 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8008892:	b580      	push	{r7, lr}
 8008894:	b084      	sub	sp, #16
 8008896:	af00      	add	r7, sp, #0
 8008898:	60f8      	str	r0, [r7, #12]
 800889a:	60b9      	str	r1, [r7, #8]
 800889c:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80088a4:	2b01      	cmp	r3, #1
 80088a6:	d101      	bne.n	80088ac <HAL_TIM_IC_ConfigChannel+0x1a>
 80088a8:	2302      	movs	r3, #2
 80088aa:	e082      	b.n	80089b2 <HAL_TIM_IC_ConfigChannel+0x120>
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	2201      	movs	r2, #1
 80088b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d11b      	bne.n	80088f2 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	6818      	ldr	r0, [r3, #0]
 80088be:	68bb      	ldr	r3, [r7, #8]
 80088c0:	6819      	ldr	r1, [r3, #0]
 80088c2:	68bb      	ldr	r3, [r7, #8]
 80088c4:	685a      	ldr	r2, [r3, #4]
 80088c6:	68bb      	ldr	r3, [r7, #8]
 80088c8:	68db      	ldr	r3, [r3, #12]
 80088ca:	f000 fedd 	bl	8009688 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	699a      	ldr	r2, [r3, #24]
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	f022 020c 	bic.w	r2, r2, #12
 80088dc:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	6999      	ldr	r1, [r3, #24]
 80088e4:	68bb      	ldr	r3, [r7, #8]
 80088e6:	689a      	ldr	r2, [r3, #8]
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	430a      	orrs	r2, r1
 80088ee:	619a      	str	r2, [r3, #24]
 80088f0:	e05a      	b.n	80089a8 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	2b04      	cmp	r3, #4
 80088f6:	d11c      	bne.n	8008932 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	6818      	ldr	r0, [r3, #0]
 80088fc:	68bb      	ldr	r3, [r7, #8]
 80088fe:	6819      	ldr	r1, [r3, #0]
 8008900:	68bb      	ldr	r3, [r7, #8]
 8008902:	685a      	ldr	r2, [r3, #4]
 8008904:	68bb      	ldr	r3, [r7, #8]
 8008906:	68db      	ldr	r3, [r3, #12]
 8008908:	f000 ff55 	bl	80097b6 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	699a      	ldr	r2, [r3, #24]
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800891a:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	6999      	ldr	r1, [r3, #24]
 8008922:	68bb      	ldr	r3, [r7, #8]
 8008924:	689b      	ldr	r3, [r3, #8]
 8008926:	021a      	lsls	r2, r3, #8
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	430a      	orrs	r2, r1
 800892e:	619a      	str	r2, [r3, #24]
 8008930:	e03a      	b.n	80089a8 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	2b08      	cmp	r3, #8
 8008936:	d11b      	bne.n	8008970 <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	6818      	ldr	r0, [r3, #0]
 800893c:	68bb      	ldr	r3, [r7, #8]
 800893e:	6819      	ldr	r1, [r3, #0]
 8008940:	68bb      	ldr	r3, [r7, #8]
 8008942:	685a      	ldr	r2, [r3, #4]
 8008944:	68bb      	ldr	r3, [r7, #8]
 8008946:	68db      	ldr	r3, [r3, #12]
 8008948:	f000 ffa2 	bl	8009890 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	69da      	ldr	r2, [r3, #28]
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	f022 020c 	bic.w	r2, r2, #12
 800895a:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	69d9      	ldr	r1, [r3, #28]
 8008962:	68bb      	ldr	r3, [r7, #8]
 8008964:	689a      	ldr	r2, [r3, #8]
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	430a      	orrs	r2, r1
 800896c:	61da      	str	r2, [r3, #28]
 800896e:	e01b      	b.n	80089a8 <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	6818      	ldr	r0, [r3, #0]
 8008974:	68bb      	ldr	r3, [r7, #8]
 8008976:	6819      	ldr	r1, [r3, #0]
 8008978:	68bb      	ldr	r3, [r7, #8]
 800897a:	685a      	ldr	r2, [r3, #4]
 800897c:	68bb      	ldr	r3, [r7, #8]
 800897e:	68db      	ldr	r3, [r3, #12]
 8008980:	f000 ffc2 	bl	8009908 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	69da      	ldr	r2, [r3, #28]
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8008992:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	69d9      	ldr	r1, [r3, #28]
 800899a:	68bb      	ldr	r3, [r7, #8]
 800899c:	689b      	ldr	r3, [r3, #8]
 800899e:	021a      	lsls	r2, r3, #8
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	430a      	orrs	r2, r1
 80089a6:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	2200      	movs	r2, #0
 80089ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80089b0:	2300      	movs	r3, #0
}
 80089b2:	4618      	mov	r0, r3
 80089b4:	3710      	adds	r7, #16
 80089b6:	46bd      	mov	sp, r7
 80089b8:	bd80      	pop	{r7, pc}
	...

080089bc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80089bc:	b580      	push	{r7, lr}
 80089be:	b084      	sub	sp, #16
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	60f8      	str	r0, [r7, #12]
 80089c4:	60b9      	str	r1, [r7, #8]
 80089c6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80089ce:	2b01      	cmp	r3, #1
 80089d0:	d101      	bne.n	80089d6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80089d2:	2302      	movs	r3, #2
 80089d4:	e0fd      	b.n	8008bd2 <HAL_TIM_PWM_ConfigChannel+0x216>
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	2201      	movs	r2, #1
 80089da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	2b14      	cmp	r3, #20
 80089e2:	f200 80f0 	bhi.w	8008bc6 <HAL_TIM_PWM_ConfigChannel+0x20a>
 80089e6:	a201      	add	r2, pc, #4	; (adr r2, 80089ec <HAL_TIM_PWM_ConfigChannel+0x30>)
 80089e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089ec:	08008a41 	.word	0x08008a41
 80089f0:	08008bc7 	.word	0x08008bc7
 80089f4:	08008bc7 	.word	0x08008bc7
 80089f8:	08008bc7 	.word	0x08008bc7
 80089fc:	08008a81 	.word	0x08008a81
 8008a00:	08008bc7 	.word	0x08008bc7
 8008a04:	08008bc7 	.word	0x08008bc7
 8008a08:	08008bc7 	.word	0x08008bc7
 8008a0c:	08008ac3 	.word	0x08008ac3
 8008a10:	08008bc7 	.word	0x08008bc7
 8008a14:	08008bc7 	.word	0x08008bc7
 8008a18:	08008bc7 	.word	0x08008bc7
 8008a1c:	08008b03 	.word	0x08008b03
 8008a20:	08008bc7 	.word	0x08008bc7
 8008a24:	08008bc7 	.word	0x08008bc7
 8008a28:	08008bc7 	.word	0x08008bc7
 8008a2c:	08008b45 	.word	0x08008b45
 8008a30:	08008bc7 	.word	0x08008bc7
 8008a34:	08008bc7 	.word	0x08008bc7
 8008a38:	08008bc7 	.word	0x08008bc7
 8008a3c:	08008b85 	.word	0x08008b85
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	68b9      	ldr	r1, [r7, #8]
 8008a46:	4618      	mov	r0, r3
 8008a48:	f000 fa78 	bl	8008f3c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	699a      	ldr	r2, [r3, #24]
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	f042 0208 	orr.w	r2, r2, #8
 8008a5a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	699a      	ldr	r2, [r3, #24]
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	f022 0204 	bic.w	r2, r2, #4
 8008a6a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	6999      	ldr	r1, [r3, #24]
 8008a72:	68bb      	ldr	r3, [r7, #8]
 8008a74:	691a      	ldr	r2, [r3, #16]
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	430a      	orrs	r2, r1
 8008a7c:	619a      	str	r2, [r3, #24]
      break;
 8008a7e:	e0a3      	b.n	8008bc8 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	68b9      	ldr	r1, [r7, #8]
 8008a86:	4618      	mov	r0, r3
 8008a88:	f000 fae8 	bl	800905c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	699a      	ldr	r2, [r3, #24]
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008a9a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	699a      	ldr	r2, [r3, #24]
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008aaa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	6999      	ldr	r1, [r3, #24]
 8008ab2:	68bb      	ldr	r3, [r7, #8]
 8008ab4:	691b      	ldr	r3, [r3, #16]
 8008ab6:	021a      	lsls	r2, r3, #8
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	430a      	orrs	r2, r1
 8008abe:	619a      	str	r2, [r3, #24]
      break;
 8008ac0:	e082      	b.n	8008bc8 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	68b9      	ldr	r1, [r7, #8]
 8008ac8:	4618      	mov	r0, r3
 8008aca:	f000 fb51 	bl	8009170 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	69da      	ldr	r2, [r3, #28]
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	f042 0208 	orr.w	r2, r2, #8
 8008adc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	69da      	ldr	r2, [r3, #28]
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	f022 0204 	bic.w	r2, r2, #4
 8008aec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	69d9      	ldr	r1, [r3, #28]
 8008af4:	68bb      	ldr	r3, [r7, #8]
 8008af6:	691a      	ldr	r2, [r3, #16]
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	430a      	orrs	r2, r1
 8008afe:	61da      	str	r2, [r3, #28]
      break;
 8008b00:	e062      	b.n	8008bc8 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	68b9      	ldr	r1, [r7, #8]
 8008b08:	4618      	mov	r0, r3
 8008b0a:	f000 fbb9 	bl	8009280 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	69da      	ldr	r2, [r3, #28]
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008b1c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	69da      	ldr	r2, [r3, #28]
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008b2c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	69d9      	ldr	r1, [r3, #28]
 8008b34:	68bb      	ldr	r3, [r7, #8]
 8008b36:	691b      	ldr	r3, [r3, #16]
 8008b38:	021a      	lsls	r2, r3, #8
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	430a      	orrs	r2, r1
 8008b40:	61da      	str	r2, [r3, #28]
      break;
 8008b42:	e041      	b.n	8008bc8 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	68b9      	ldr	r1, [r7, #8]
 8008b4a:	4618      	mov	r0, r3
 8008b4c:	f000 fc22 	bl	8009394 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	f042 0208 	orr.w	r2, r2, #8
 8008b5e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	f022 0204 	bic.w	r2, r2, #4
 8008b6e:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8008b76:	68bb      	ldr	r3, [r7, #8]
 8008b78:	691a      	ldr	r2, [r3, #16]
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	430a      	orrs	r2, r1
 8008b80:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8008b82:	e021      	b.n	8008bc8 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	68b9      	ldr	r1, [r7, #8]
 8008b8a:	4618      	mov	r0, r3
 8008b8c:	f000 fc66 	bl	800945c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008b9e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008bae:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8008bb6:	68bb      	ldr	r3, [r7, #8]
 8008bb8:	691b      	ldr	r3, [r3, #16]
 8008bba:	021a      	lsls	r2, r3, #8
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	430a      	orrs	r2, r1
 8008bc2:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8008bc4:	e000      	b.n	8008bc8 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 8008bc6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	2200      	movs	r2, #0
 8008bcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008bd0:	2300      	movs	r3, #0
}
 8008bd2:	4618      	mov	r0, r3
 8008bd4:	3710      	adds	r7, #16
 8008bd6:	46bd      	mov	sp, r7
 8008bd8:	bd80      	pop	{r7, pc}
 8008bda:	bf00      	nop

08008bdc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008bdc:	b580      	push	{r7, lr}
 8008bde:	b084      	sub	sp, #16
 8008be0:	af00      	add	r7, sp, #0
 8008be2:	6078      	str	r0, [r7, #4]
 8008be4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008bec:	2b01      	cmp	r3, #1
 8008bee:	d101      	bne.n	8008bf4 <HAL_TIM_ConfigClockSource+0x18>
 8008bf0:	2302      	movs	r3, #2
 8008bf2:	e0c3      	b.n	8008d7c <HAL_TIM_ConfigClockSource+0x1a0>
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	2201      	movs	r2, #1
 8008bf8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	2202      	movs	r2, #2
 8008c00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	689b      	ldr	r3, [r3, #8]
 8008c0a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 8008c12:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008c16:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008c1e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	68fa      	ldr	r2, [r7, #12]
 8008c26:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008c28:	683b      	ldr	r3, [r7, #0]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	2b70      	cmp	r3, #112	; 0x70
 8008c2e:	d038      	beq.n	8008ca2 <HAL_TIM_ConfigClockSource+0xc6>
 8008c30:	2b70      	cmp	r3, #112	; 0x70
 8008c32:	d815      	bhi.n	8008c60 <HAL_TIM_ConfigClockSource+0x84>
 8008c34:	2b30      	cmp	r3, #48	; 0x30
 8008c36:	f000 808e 	beq.w	8008d56 <HAL_TIM_ConfigClockSource+0x17a>
 8008c3a:	2b30      	cmp	r3, #48	; 0x30
 8008c3c:	d809      	bhi.n	8008c52 <HAL_TIM_ConfigClockSource+0x76>
 8008c3e:	2b10      	cmp	r3, #16
 8008c40:	f000 8089 	beq.w	8008d56 <HAL_TIM_ConfigClockSource+0x17a>
 8008c44:	2b20      	cmp	r3, #32
 8008c46:	f000 8086 	beq.w	8008d56 <HAL_TIM_ConfigClockSource+0x17a>
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	f000 8083 	beq.w	8008d56 <HAL_TIM_ConfigClockSource+0x17a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8008c50:	e08b      	b.n	8008d6a <HAL_TIM_ConfigClockSource+0x18e>
  switch (sClockSourceConfig->ClockSource)
 8008c52:	2b50      	cmp	r3, #80	; 0x50
 8008c54:	d04f      	beq.n	8008cf6 <HAL_TIM_ConfigClockSource+0x11a>
 8008c56:	2b60      	cmp	r3, #96	; 0x60
 8008c58:	d05d      	beq.n	8008d16 <HAL_TIM_ConfigClockSource+0x13a>
 8008c5a:	2b40      	cmp	r3, #64	; 0x40
 8008c5c:	d06b      	beq.n	8008d36 <HAL_TIM_ConfigClockSource+0x15a>
      break;
 8008c5e:	e084      	b.n	8008d6a <HAL_TIM_ConfigClockSource+0x18e>
  switch (sClockSourceConfig->ClockSource)
 8008c60:	4a48      	ldr	r2, [pc, #288]	; (8008d84 <HAL_TIM_ConfigClockSource+0x1a8>)
 8008c62:	4293      	cmp	r3, r2
 8008c64:	d077      	beq.n	8008d56 <HAL_TIM_ConfigClockSource+0x17a>
 8008c66:	4a47      	ldr	r2, [pc, #284]	; (8008d84 <HAL_TIM_ConfigClockSource+0x1a8>)
 8008c68:	4293      	cmp	r3, r2
 8008c6a:	d809      	bhi.n	8008c80 <HAL_TIM_ConfigClockSource+0xa4>
 8008c6c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008c70:	d02e      	beq.n	8008cd0 <HAL_TIM_ConfigClockSource+0xf4>
 8008c72:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8008c76:	d06e      	beq.n	8008d56 <HAL_TIM_ConfigClockSource+0x17a>
 8008c78:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008c7c:	d074      	beq.n	8008d68 <HAL_TIM_ConfigClockSource+0x18c>
      break;
 8008c7e:	e074      	b.n	8008d6a <HAL_TIM_ConfigClockSource+0x18e>
  switch (sClockSourceConfig->ClockSource)
 8008c80:	4a41      	ldr	r2, [pc, #260]	; (8008d88 <HAL_TIM_ConfigClockSource+0x1ac>)
 8008c82:	4293      	cmp	r3, r2
 8008c84:	d067      	beq.n	8008d56 <HAL_TIM_ConfigClockSource+0x17a>
 8008c86:	4a40      	ldr	r2, [pc, #256]	; (8008d88 <HAL_TIM_ConfigClockSource+0x1ac>)
 8008c88:	4293      	cmp	r3, r2
 8008c8a:	d803      	bhi.n	8008c94 <HAL_TIM_ConfigClockSource+0xb8>
 8008c8c:	4a3f      	ldr	r2, [pc, #252]	; (8008d8c <HAL_TIM_ConfigClockSource+0x1b0>)
 8008c8e:	4293      	cmp	r3, r2
 8008c90:	d061      	beq.n	8008d56 <HAL_TIM_ConfigClockSource+0x17a>
      break;
 8008c92:	e06a      	b.n	8008d6a <HAL_TIM_ConfigClockSource+0x18e>
  switch (sClockSourceConfig->ClockSource)
 8008c94:	4a3e      	ldr	r2, [pc, #248]	; (8008d90 <HAL_TIM_ConfigClockSource+0x1b4>)
 8008c96:	4293      	cmp	r3, r2
 8008c98:	d05d      	beq.n	8008d56 <HAL_TIM_ConfigClockSource+0x17a>
 8008c9a:	4a3e      	ldr	r2, [pc, #248]	; (8008d94 <HAL_TIM_ConfigClockSource+0x1b8>)
 8008c9c:	4293      	cmp	r3, r2
 8008c9e:	d05a      	beq.n	8008d56 <HAL_TIM_ConfigClockSource+0x17a>
      break;
 8008ca0:	e063      	b.n	8008d6a <HAL_TIM_ConfigClockSource+0x18e>
      TIM_ETR_SetConfig(htim->Instance,
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	6818      	ldr	r0, [r3, #0]
 8008ca6:	683b      	ldr	r3, [r7, #0]
 8008ca8:	6899      	ldr	r1, [r3, #8]
 8008caa:	683b      	ldr	r3, [r7, #0]
 8008cac:	685a      	ldr	r2, [r3, #4]
 8008cae:	683b      	ldr	r3, [r7, #0]
 8008cb0:	68db      	ldr	r3, [r3, #12]
 8008cb2:	f000 fe83 	bl	80099bc <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	689b      	ldr	r3, [r3, #8]
 8008cbc:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008cc4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	68fa      	ldr	r2, [r7, #12]
 8008ccc:	609a      	str	r2, [r3, #8]
      break;
 8008cce:	e04c      	b.n	8008d6a <HAL_TIM_ConfigClockSource+0x18e>
      TIM_ETR_SetConfig(htim->Instance,
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	6818      	ldr	r0, [r3, #0]
 8008cd4:	683b      	ldr	r3, [r7, #0]
 8008cd6:	6899      	ldr	r1, [r3, #8]
 8008cd8:	683b      	ldr	r3, [r7, #0]
 8008cda:	685a      	ldr	r2, [r3, #4]
 8008cdc:	683b      	ldr	r3, [r7, #0]
 8008cde:	68db      	ldr	r3, [r3, #12]
 8008ce0:	f000 fe6c 	bl	80099bc <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	689a      	ldr	r2, [r3, #8]
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008cf2:	609a      	str	r2, [r3, #8]
      break;
 8008cf4:	e039      	b.n	8008d6a <HAL_TIM_ConfigClockSource+0x18e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	6818      	ldr	r0, [r3, #0]
 8008cfa:	683b      	ldr	r3, [r7, #0]
 8008cfc:	6859      	ldr	r1, [r3, #4]
 8008cfe:	683b      	ldr	r3, [r7, #0]
 8008d00:	68db      	ldr	r3, [r3, #12]
 8008d02:	461a      	mov	r2, r3
 8008d04:	f000 fd28 	bl	8009758 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	2150      	movs	r1, #80	; 0x50
 8008d0e:	4618      	mov	r0, r3
 8008d10:	f000 fe37 	bl	8009982 <TIM_ITRx_SetConfig>
      break;
 8008d14:	e029      	b.n	8008d6a <HAL_TIM_ConfigClockSource+0x18e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	6818      	ldr	r0, [r3, #0]
 8008d1a:	683b      	ldr	r3, [r7, #0]
 8008d1c:	6859      	ldr	r1, [r3, #4]
 8008d1e:	683b      	ldr	r3, [r7, #0]
 8008d20:	68db      	ldr	r3, [r3, #12]
 8008d22:	461a      	mov	r2, r3
 8008d24:	f000 fd84 	bl	8009830 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	2160      	movs	r1, #96	; 0x60
 8008d2e:	4618      	mov	r0, r3
 8008d30:	f000 fe27 	bl	8009982 <TIM_ITRx_SetConfig>
      break;
 8008d34:	e019      	b.n	8008d6a <HAL_TIM_ConfigClockSource+0x18e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	6818      	ldr	r0, [r3, #0]
 8008d3a:	683b      	ldr	r3, [r7, #0]
 8008d3c:	6859      	ldr	r1, [r3, #4]
 8008d3e:	683b      	ldr	r3, [r7, #0]
 8008d40:	68db      	ldr	r3, [r3, #12]
 8008d42:	461a      	mov	r2, r3
 8008d44:	f000 fd08 	bl	8009758 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	2140      	movs	r1, #64	; 0x40
 8008d4e:	4618      	mov	r0, r3
 8008d50:	f000 fe17 	bl	8009982 <TIM_ITRx_SetConfig>
      break;
 8008d54:	e009      	b.n	8008d6a <HAL_TIM_ConfigClockSource+0x18e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	681a      	ldr	r2, [r3, #0]
 8008d5a:	683b      	ldr	r3, [r7, #0]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	4619      	mov	r1, r3
 8008d60:	4610      	mov	r0, r2
 8008d62:	f000 fe0e 	bl	8009982 <TIM_ITRx_SetConfig>
      break;
 8008d66:	e000      	b.n	8008d6a <HAL_TIM_ConfigClockSource+0x18e>
      break;
 8008d68:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	2201      	movs	r2, #1
 8008d6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	2200      	movs	r2, #0
 8008d76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008d7a:	2300      	movs	r3, #0
}
 8008d7c:	4618      	mov	r0, r3
 8008d7e:	3710      	adds	r7, #16
 8008d80:	46bd      	mov	sp, r7
 8008d82:	bd80      	pop	{r7, pc}
 8008d84:	00100020 	.word	0x00100020
 8008d88:	00100040 	.word	0x00100040
 8008d8c:	00100030 	.word	0x00100030
 8008d90:	00100060 	.word	0x00100060
 8008d94:	00100070 	.word	0x00100070

08008d98 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1, Reset + Trigger, Gated + Reset).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8008d98:	b580      	push	{r7, lr}
 8008d9a:	b082      	sub	sp, #8
 8008d9c:	af00      	add	r7, sp, #0
 8008d9e:	6078      	str	r0, [r7, #4]
 8008da0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_INSTANCE(htim->Instance, sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008da8:	2b01      	cmp	r3, #1
 8008daa:	d101      	bne.n	8008db0 <HAL_TIM_SlaveConfigSynchro+0x18>
 8008dac:	2302      	movs	r3, #2
 8008dae:	e031      	b.n	8008e14 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	2201      	movs	r2, #1
 8008db4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	2202      	movs	r2, #2
 8008dbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8008dc0:	6839      	ldr	r1, [r7, #0]
 8008dc2:	6878      	ldr	r0, [r7, #4]
 8008dc4:	f000 fbb0 	bl	8009528 <TIM_SlaveTimer_SetConfig>
 8008dc8:	4603      	mov	r3, r0
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d009      	beq.n	8008de2 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	2201      	movs	r2, #1
 8008dd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	2200      	movs	r2, #0
 8008dda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8008dde:	2301      	movs	r3, #1
 8008de0:	e018      	b.n	8008e14 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	68da      	ldr	r2, [r3, #12]
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008df0:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	68da      	ldr	r2, [r3, #12]
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8008e00:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	2201      	movs	r2, #1
 8008e06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	2200      	movs	r2, #0
 8008e0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008e12:	2300      	movs	r3, #0
}
 8008e14:	4618      	mov	r0, r3
 8008e16:	3708      	adds	r7, #8
 8008e18:	46bd      	mov	sp, r7
 8008e1a:	bd80      	pop	{r7, pc}

08008e1c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008e1c:	b480      	push	{r7}
 8008e1e:	b085      	sub	sp, #20
 8008e20:	af00      	add	r7, sp, #0
 8008e22:	6078      	str	r0, [r7, #4]
 8008e24:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	4a3c      	ldr	r2, [pc, #240]	; (8008f20 <TIM_Base_SetConfig+0x104>)
 8008e30:	4293      	cmp	r3, r2
 8008e32:	d00f      	beq.n	8008e54 <TIM_Base_SetConfig+0x38>
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e3a:	d00b      	beq.n	8008e54 <TIM_Base_SetConfig+0x38>
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	4a39      	ldr	r2, [pc, #228]	; (8008f24 <TIM_Base_SetConfig+0x108>)
 8008e40:	4293      	cmp	r3, r2
 8008e42:	d007      	beq.n	8008e54 <TIM_Base_SetConfig+0x38>
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	4a38      	ldr	r2, [pc, #224]	; (8008f28 <TIM_Base_SetConfig+0x10c>)
 8008e48:	4293      	cmp	r3, r2
 8008e4a:	d003      	beq.n	8008e54 <TIM_Base_SetConfig+0x38>
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	4a37      	ldr	r2, [pc, #220]	; (8008f2c <TIM_Base_SetConfig+0x110>)
 8008e50:	4293      	cmp	r3, r2
 8008e52:	d108      	bne.n	8008e66 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008e5a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008e5c:	683b      	ldr	r3, [r7, #0]
 8008e5e:	685b      	ldr	r3, [r3, #4]
 8008e60:	68fa      	ldr	r2, [r7, #12]
 8008e62:	4313      	orrs	r3, r2
 8008e64:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	4a2d      	ldr	r2, [pc, #180]	; (8008f20 <TIM_Base_SetConfig+0x104>)
 8008e6a:	4293      	cmp	r3, r2
 8008e6c:	d01b      	beq.n	8008ea6 <TIM_Base_SetConfig+0x8a>
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e74:	d017      	beq.n	8008ea6 <TIM_Base_SetConfig+0x8a>
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	4a2a      	ldr	r2, [pc, #168]	; (8008f24 <TIM_Base_SetConfig+0x108>)
 8008e7a:	4293      	cmp	r3, r2
 8008e7c:	d013      	beq.n	8008ea6 <TIM_Base_SetConfig+0x8a>
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	4a29      	ldr	r2, [pc, #164]	; (8008f28 <TIM_Base_SetConfig+0x10c>)
 8008e82:	4293      	cmp	r3, r2
 8008e84:	d00f      	beq.n	8008ea6 <TIM_Base_SetConfig+0x8a>
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	4a28      	ldr	r2, [pc, #160]	; (8008f2c <TIM_Base_SetConfig+0x110>)
 8008e8a:	4293      	cmp	r3, r2
 8008e8c:	d00b      	beq.n	8008ea6 <TIM_Base_SetConfig+0x8a>
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	4a27      	ldr	r2, [pc, #156]	; (8008f30 <TIM_Base_SetConfig+0x114>)
 8008e92:	4293      	cmp	r3, r2
 8008e94:	d007      	beq.n	8008ea6 <TIM_Base_SetConfig+0x8a>
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	4a26      	ldr	r2, [pc, #152]	; (8008f34 <TIM_Base_SetConfig+0x118>)
 8008e9a:	4293      	cmp	r3, r2
 8008e9c:	d003      	beq.n	8008ea6 <TIM_Base_SetConfig+0x8a>
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	4a25      	ldr	r2, [pc, #148]	; (8008f38 <TIM_Base_SetConfig+0x11c>)
 8008ea2:	4293      	cmp	r3, r2
 8008ea4:	d108      	bne.n	8008eb8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008eac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008eae:	683b      	ldr	r3, [r7, #0]
 8008eb0:	68db      	ldr	r3, [r3, #12]
 8008eb2:	68fa      	ldr	r2, [r7, #12]
 8008eb4:	4313      	orrs	r3, r2
 8008eb6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008ebe:	683b      	ldr	r3, [r7, #0]
 8008ec0:	695b      	ldr	r3, [r3, #20]
 8008ec2:	4313      	orrs	r3, r2
 8008ec4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	68fa      	ldr	r2, [r7, #12]
 8008eca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008ecc:	683b      	ldr	r3, [r7, #0]
 8008ece:	689a      	ldr	r2, [r3, #8]
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008ed4:	683b      	ldr	r3, [r7, #0]
 8008ed6:	681a      	ldr	r2, [r3, #0]
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	4a10      	ldr	r2, [pc, #64]	; (8008f20 <TIM_Base_SetConfig+0x104>)
 8008ee0:	4293      	cmp	r3, r2
 8008ee2:	d00f      	beq.n	8008f04 <TIM_Base_SetConfig+0xe8>
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	4a11      	ldr	r2, [pc, #68]	; (8008f2c <TIM_Base_SetConfig+0x110>)
 8008ee8:	4293      	cmp	r3, r2
 8008eea:	d00b      	beq.n	8008f04 <TIM_Base_SetConfig+0xe8>
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	4a10      	ldr	r2, [pc, #64]	; (8008f30 <TIM_Base_SetConfig+0x114>)
 8008ef0:	4293      	cmp	r3, r2
 8008ef2:	d007      	beq.n	8008f04 <TIM_Base_SetConfig+0xe8>
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	4a0f      	ldr	r2, [pc, #60]	; (8008f34 <TIM_Base_SetConfig+0x118>)
 8008ef8:	4293      	cmp	r3, r2
 8008efa:	d003      	beq.n	8008f04 <TIM_Base_SetConfig+0xe8>
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	4a0e      	ldr	r2, [pc, #56]	; (8008f38 <TIM_Base_SetConfig+0x11c>)
 8008f00:	4293      	cmp	r3, r2
 8008f02:	d103      	bne.n	8008f0c <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008f04:	683b      	ldr	r3, [r7, #0]
 8008f06:	691a      	ldr	r2, [r3, #16]
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	2201      	movs	r2, #1
 8008f10:	615a      	str	r2, [r3, #20]
}
 8008f12:	bf00      	nop
 8008f14:	3714      	adds	r7, #20
 8008f16:	46bd      	mov	sp, r7
 8008f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f1c:	4770      	bx	lr
 8008f1e:	bf00      	nop
 8008f20:	40012c00 	.word	0x40012c00
 8008f24:	40000400 	.word	0x40000400
 8008f28:	40000800 	.word	0x40000800
 8008f2c:	40013400 	.word	0x40013400
 8008f30:	40014000 	.word	0x40014000
 8008f34:	40014400 	.word	0x40014400
 8008f38:	40014800 	.word	0x40014800

08008f3c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008f3c:	b480      	push	{r7}
 8008f3e:	b087      	sub	sp, #28
 8008f40:	af00      	add	r7, sp, #0
 8008f42:	6078      	str	r0, [r7, #4]
 8008f44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	6a1b      	ldr	r3, [r3, #32]
 8008f4a:	f023 0201 	bic.w	r2, r3, #1
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	6a1b      	ldr	r3, [r3, #32]
 8008f56:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	685b      	ldr	r3, [r3, #4]
 8008f5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	699b      	ldr	r3, [r3, #24]
 8008f62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008f6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008f6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	f023 0303 	bic.w	r3, r3, #3
 8008f76:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008f78:	683b      	ldr	r3, [r7, #0]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	68fa      	ldr	r2, [r7, #12]
 8008f7e:	4313      	orrs	r3, r2
 8008f80:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008f82:	697b      	ldr	r3, [r7, #20]
 8008f84:	f023 0302 	bic.w	r3, r3, #2
 8008f88:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008f8a:	683b      	ldr	r3, [r7, #0]
 8008f8c:	689b      	ldr	r3, [r3, #8]
 8008f8e:	697a      	ldr	r2, [r7, #20]
 8008f90:	4313      	orrs	r3, r2
 8008f92:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	4a2c      	ldr	r2, [pc, #176]	; (8009048 <TIM_OC1_SetConfig+0x10c>)
 8008f98:	4293      	cmp	r3, r2
 8008f9a:	d00f      	beq.n	8008fbc <TIM_OC1_SetConfig+0x80>
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	4a2b      	ldr	r2, [pc, #172]	; (800904c <TIM_OC1_SetConfig+0x110>)
 8008fa0:	4293      	cmp	r3, r2
 8008fa2:	d00b      	beq.n	8008fbc <TIM_OC1_SetConfig+0x80>
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	4a2a      	ldr	r2, [pc, #168]	; (8009050 <TIM_OC1_SetConfig+0x114>)
 8008fa8:	4293      	cmp	r3, r2
 8008faa:	d007      	beq.n	8008fbc <TIM_OC1_SetConfig+0x80>
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	4a29      	ldr	r2, [pc, #164]	; (8009054 <TIM_OC1_SetConfig+0x118>)
 8008fb0:	4293      	cmp	r3, r2
 8008fb2:	d003      	beq.n	8008fbc <TIM_OC1_SetConfig+0x80>
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	4a28      	ldr	r2, [pc, #160]	; (8009058 <TIM_OC1_SetConfig+0x11c>)
 8008fb8:	4293      	cmp	r3, r2
 8008fba:	d10c      	bne.n	8008fd6 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008fbc:	697b      	ldr	r3, [r7, #20]
 8008fbe:	f023 0308 	bic.w	r3, r3, #8
 8008fc2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008fc4:	683b      	ldr	r3, [r7, #0]
 8008fc6:	68db      	ldr	r3, [r3, #12]
 8008fc8:	697a      	ldr	r2, [r7, #20]
 8008fca:	4313      	orrs	r3, r2
 8008fcc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008fce:	697b      	ldr	r3, [r7, #20]
 8008fd0:	f023 0304 	bic.w	r3, r3, #4
 8008fd4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	4a1b      	ldr	r2, [pc, #108]	; (8009048 <TIM_OC1_SetConfig+0x10c>)
 8008fda:	4293      	cmp	r3, r2
 8008fdc:	d00f      	beq.n	8008ffe <TIM_OC1_SetConfig+0xc2>
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	4a1a      	ldr	r2, [pc, #104]	; (800904c <TIM_OC1_SetConfig+0x110>)
 8008fe2:	4293      	cmp	r3, r2
 8008fe4:	d00b      	beq.n	8008ffe <TIM_OC1_SetConfig+0xc2>
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	4a19      	ldr	r2, [pc, #100]	; (8009050 <TIM_OC1_SetConfig+0x114>)
 8008fea:	4293      	cmp	r3, r2
 8008fec:	d007      	beq.n	8008ffe <TIM_OC1_SetConfig+0xc2>
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	4a18      	ldr	r2, [pc, #96]	; (8009054 <TIM_OC1_SetConfig+0x118>)
 8008ff2:	4293      	cmp	r3, r2
 8008ff4:	d003      	beq.n	8008ffe <TIM_OC1_SetConfig+0xc2>
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	4a17      	ldr	r2, [pc, #92]	; (8009058 <TIM_OC1_SetConfig+0x11c>)
 8008ffa:	4293      	cmp	r3, r2
 8008ffc:	d111      	bne.n	8009022 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008ffe:	693b      	ldr	r3, [r7, #16]
 8009000:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009004:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009006:	693b      	ldr	r3, [r7, #16]
 8009008:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800900c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800900e:	683b      	ldr	r3, [r7, #0]
 8009010:	695b      	ldr	r3, [r3, #20]
 8009012:	693a      	ldr	r2, [r7, #16]
 8009014:	4313      	orrs	r3, r2
 8009016:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009018:	683b      	ldr	r3, [r7, #0]
 800901a:	699b      	ldr	r3, [r3, #24]
 800901c:	693a      	ldr	r2, [r7, #16]
 800901e:	4313      	orrs	r3, r2
 8009020:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	693a      	ldr	r2, [r7, #16]
 8009026:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	68fa      	ldr	r2, [r7, #12]
 800902c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800902e:	683b      	ldr	r3, [r7, #0]
 8009030:	685a      	ldr	r2, [r3, #4]
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	697a      	ldr	r2, [r7, #20]
 800903a:	621a      	str	r2, [r3, #32]
}
 800903c:	bf00      	nop
 800903e:	371c      	adds	r7, #28
 8009040:	46bd      	mov	sp, r7
 8009042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009046:	4770      	bx	lr
 8009048:	40012c00 	.word	0x40012c00
 800904c:	40013400 	.word	0x40013400
 8009050:	40014000 	.word	0x40014000
 8009054:	40014400 	.word	0x40014400
 8009058:	40014800 	.word	0x40014800

0800905c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800905c:	b480      	push	{r7}
 800905e:	b087      	sub	sp, #28
 8009060:	af00      	add	r7, sp, #0
 8009062:	6078      	str	r0, [r7, #4]
 8009064:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	6a1b      	ldr	r3, [r3, #32]
 800906a:	f023 0210 	bic.w	r2, r3, #16
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	6a1b      	ldr	r3, [r3, #32]
 8009076:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	685b      	ldr	r3, [r3, #4]
 800907c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	699b      	ldr	r3, [r3, #24]
 8009082:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800908a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800908e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009096:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009098:	683b      	ldr	r3, [r7, #0]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	021b      	lsls	r3, r3, #8
 800909e:	68fa      	ldr	r2, [r7, #12]
 80090a0:	4313      	orrs	r3, r2
 80090a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80090a4:	697b      	ldr	r3, [r7, #20]
 80090a6:	f023 0320 	bic.w	r3, r3, #32
 80090aa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80090ac:	683b      	ldr	r3, [r7, #0]
 80090ae:	689b      	ldr	r3, [r3, #8]
 80090b0:	011b      	lsls	r3, r3, #4
 80090b2:	697a      	ldr	r2, [r7, #20]
 80090b4:	4313      	orrs	r3, r2
 80090b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	4a28      	ldr	r2, [pc, #160]	; (800915c <TIM_OC2_SetConfig+0x100>)
 80090bc:	4293      	cmp	r3, r2
 80090be:	d003      	beq.n	80090c8 <TIM_OC2_SetConfig+0x6c>
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	4a27      	ldr	r2, [pc, #156]	; (8009160 <TIM_OC2_SetConfig+0x104>)
 80090c4:	4293      	cmp	r3, r2
 80090c6:	d10d      	bne.n	80090e4 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80090c8:	697b      	ldr	r3, [r7, #20]
 80090ca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80090ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80090d0:	683b      	ldr	r3, [r7, #0]
 80090d2:	68db      	ldr	r3, [r3, #12]
 80090d4:	011b      	lsls	r3, r3, #4
 80090d6:	697a      	ldr	r2, [r7, #20]
 80090d8:	4313      	orrs	r3, r2
 80090da:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80090dc:	697b      	ldr	r3, [r7, #20]
 80090de:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80090e2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	4a1d      	ldr	r2, [pc, #116]	; (800915c <TIM_OC2_SetConfig+0x100>)
 80090e8:	4293      	cmp	r3, r2
 80090ea:	d00f      	beq.n	800910c <TIM_OC2_SetConfig+0xb0>
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	4a1c      	ldr	r2, [pc, #112]	; (8009160 <TIM_OC2_SetConfig+0x104>)
 80090f0:	4293      	cmp	r3, r2
 80090f2:	d00b      	beq.n	800910c <TIM_OC2_SetConfig+0xb0>
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	4a1b      	ldr	r2, [pc, #108]	; (8009164 <TIM_OC2_SetConfig+0x108>)
 80090f8:	4293      	cmp	r3, r2
 80090fa:	d007      	beq.n	800910c <TIM_OC2_SetConfig+0xb0>
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	4a1a      	ldr	r2, [pc, #104]	; (8009168 <TIM_OC2_SetConfig+0x10c>)
 8009100:	4293      	cmp	r3, r2
 8009102:	d003      	beq.n	800910c <TIM_OC2_SetConfig+0xb0>
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	4a19      	ldr	r2, [pc, #100]	; (800916c <TIM_OC2_SetConfig+0x110>)
 8009108:	4293      	cmp	r3, r2
 800910a:	d113      	bne.n	8009134 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800910c:	693b      	ldr	r3, [r7, #16]
 800910e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009112:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009114:	693b      	ldr	r3, [r7, #16]
 8009116:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800911a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800911c:	683b      	ldr	r3, [r7, #0]
 800911e:	695b      	ldr	r3, [r3, #20]
 8009120:	009b      	lsls	r3, r3, #2
 8009122:	693a      	ldr	r2, [r7, #16]
 8009124:	4313      	orrs	r3, r2
 8009126:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009128:	683b      	ldr	r3, [r7, #0]
 800912a:	699b      	ldr	r3, [r3, #24]
 800912c:	009b      	lsls	r3, r3, #2
 800912e:	693a      	ldr	r2, [r7, #16]
 8009130:	4313      	orrs	r3, r2
 8009132:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	693a      	ldr	r2, [r7, #16]
 8009138:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	68fa      	ldr	r2, [r7, #12]
 800913e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009140:	683b      	ldr	r3, [r7, #0]
 8009142:	685a      	ldr	r2, [r3, #4]
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	697a      	ldr	r2, [r7, #20]
 800914c:	621a      	str	r2, [r3, #32]
}
 800914e:	bf00      	nop
 8009150:	371c      	adds	r7, #28
 8009152:	46bd      	mov	sp, r7
 8009154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009158:	4770      	bx	lr
 800915a:	bf00      	nop
 800915c:	40012c00 	.word	0x40012c00
 8009160:	40013400 	.word	0x40013400
 8009164:	40014000 	.word	0x40014000
 8009168:	40014400 	.word	0x40014400
 800916c:	40014800 	.word	0x40014800

08009170 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009170:	b480      	push	{r7}
 8009172:	b087      	sub	sp, #28
 8009174:	af00      	add	r7, sp, #0
 8009176:	6078      	str	r0, [r7, #4]
 8009178:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	6a1b      	ldr	r3, [r3, #32]
 800917e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	6a1b      	ldr	r3, [r3, #32]
 800918a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	685b      	ldr	r3, [r3, #4]
 8009190:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	69db      	ldr	r3, [r3, #28]
 8009196:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800919e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80091a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	f023 0303 	bic.w	r3, r3, #3
 80091aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80091ac:	683b      	ldr	r3, [r7, #0]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	68fa      	ldr	r2, [r7, #12]
 80091b2:	4313      	orrs	r3, r2
 80091b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80091b6:	697b      	ldr	r3, [r7, #20]
 80091b8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80091bc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80091be:	683b      	ldr	r3, [r7, #0]
 80091c0:	689b      	ldr	r3, [r3, #8]
 80091c2:	021b      	lsls	r3, r3, #8
 80091c4:	697a      	ldr	r2, [r7, #20]
 80091c6:	4313      	orrs	r3, r2
 80091c8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	4a27      	ldr	r2, [pc, #156]	; (800926c <TIM_OC3_SetConfig+0xfc>)
 80091ce:	4293      	cmp	r3, r2
 80091d0:	d003      	beq.n	80091da <TIM_OC3_SetConfig+0x6a>
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	4a26      	ldr	r2, [pc, #152]	; (8009270 <TIM_OC3_SetConfig+0x100>)
 80091d6:	4293      	cmp	r3, r2
 80091d8:	d10d      	bne.n	80091f6 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80091da:	697b      	ldr	r3, [r7, #20]
 80091dc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80091e0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80091e2:	683b      	ldr	r3, [r7, #0]
 80091e4:	68db      	ldr	r3, [r3, #12]
 80091e6:	021b      	lsls	r3, r3, #8
 80091e8:	697a      	ldr	r2, [r7, #20]
 80091ea:	4313      	orrs	r3, r2
 80091ec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80091ee:	697b      	ldr	r3, [r7, #20]
 80091f0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80091f4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	4a1c      	ldr	r2, [pc, #112]	; (800926c <TIM_OC3_SetConfig+0xfc>)
 80091fa:	4293      	cmp	r3, r2
 80091fc:	d00f      	beq.n	800921e <TIM_OC3_SetConfig+0xae>
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	4a1b      	ldr	r2, [pc, #108]	; (8009270 <TIM_OC3_SetConfig+0x100>)
 8009202:	4293      	cmp	r3, r2
 8009204:	d00b      	beq.n	800921e <TIM_OC3_SetConfig+0xae>
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	4a1a      	ldr	r2, [pc, #104]	; (8009274 <TIM_OC3_SetConfig+0x104>)
 800920a:	4293      	cmp	r3, r2
 800920c:	d007      	beq.n	800921e <TIM_OC3_SetConfig+0xae>
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	4a19      	ldr	r2, [pc, #100]	; (8009278 <TIM_OC3_SetConfig+0x108>)
 8009212:	4293      	cmp	r3, r2
 8009214:	d003      	beq.n	800921e <TIM_OC3_SetConfig+0xae>
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	4a18      	ldr	r2, [pc, #96]	; (800927c <TIM_OC3_SetConfig+0x10c>)
 800921a:	4293      	cmp	r3, r2
 800921c:	d113      	bne.n	8009246 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800921e:	693b      	ldr	r3, [r7, #16]
 8009220:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009224:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009226:	693b      	ldr	r3, [r7, #16]
 8009228:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800922c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800922e:	683b      	ldr	r3, [r7, #0]
 8009230:	695b      	ldr	r3, [r3, #20]
 8009232:	011b      	lsls	r3, r3, #4
 8009234:	693a      	ldr	r2, [r7, #16]
 8009236:	4313      	orrs	r3, r2
 8009238:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800923a:	683b      	ldr	r3, [r7, #0]
 800923c:	699b      	ldr	r3, [r3, #24]
 800923e:	011b      	lsls	r3, r3, #4
 8009240:	693a      	ldr	r2, [r7, #16]
 8009242:	4313      	orrs	r3, r2
 8009244:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	693a      	ldr	r2, [r7, #16]
 800924a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	68fa      	ldr	r2, [r7, #12]
 8009250:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009252:	683b      	ldr	r3, [r7, #0]
 8009254:	685a      	ldr	r2, [r3, #4]
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	697a      	ldr	r2, [r7, #20]
 800925e:	621a      	str	r2, [r3, #32]
}
 8009260:	bf00      	nop
 8009262:	371c      	adds	r7, #28
 8009264:	46bd      	mov	sp, r7
 8009266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800926a:	4770      	bx	lr
 800926c:	40012c00 	.word	0x40012c00
 8009270:	40013400 	.word	0x40013400
 8009274:	40014000 	.word	0x40014000
 8009278:	40014400 	.word	0x40014400
 800927c:	40014800 	.word	0x40014800

08009280 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009280:	b480      	push	{r7}
 8009282:	b087      	sub	sp, #28
 8009284:	af00      	add	r7, sp, #0
 8009286:	6078      	str	r0, [r7, #4]
 8009288:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	6a1b      	ldr	r3, [r3, #32]
 800928e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	6a1b      	ldr	r3, [r3, #32]
 800929a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	685b      	ldr	r3, [r3, #4]
 80092a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	69db      	ldr	r3, [r3, #28]
 80092a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80092ae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80092b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80092ba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80092bc:	683b      	ldr	r3, [r7, #0]
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	021b      	lsls	r3, r3, #8
 80092c2:	68fa      	ldr	r2, [r7, #12]
 80092c4:	4313      	orrs	r3, r2
 80092c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80092c8:	697b      	ldr	r3, [r7, #20]
 80092ca:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80092ce:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80092d0:	683b      	ldr	r3, [r7, #0]
 80092d2:	689b      	ldr	r3, [r3, #8]
 80092d4:	031b      	lsls	r3, r3, #12
 80092d6:	697a      	ldr	r2, [r7, #20]
 80092d8:	4313      	orrs	r3, r2
 80092da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	4a28      	ldr	r2, [pc, #160]	; (8009380 <TIM_OC4_SetConfig+0x100>)
 80092e0:	4293      	cmp	r3, r2
 80092e2:	d003      	beq.n	80092ec <TIM_OC4_SetConfig+0x6c>
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	4a27      	ldr	r2, [pc, #156]	; (8009384 <TIM_OC4_SetConfig+0x104>)
 80092e8:	4293      	cmp	r3, r2
 80092ea:	d10d      	bne.n	8009308 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 80092ec:	697b      	ldr	r3, [r7, #20]
 80092ee:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80092f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80092f4:	683b      	ldr	r3, [r7, #0]
 80092f6:	68db      	ldr	r3, [r3, #12]
 80092f8:	031b      	lsls	r3, r3, #12
 80092fa:	697a      	ldr	r2, [r7, #20]
 80092fc:	4313      	orrs	r3, r2
 80092fe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8009300:	697b      	ldr	r3, [r7, #20]
 8009302:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009306:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	4a1d      	ldr	r2, [pc, #116]	; (8009380 <TIM_OC4_SetConfig+0x100>)
 800930c:	4293      	cmp	r3, r2
 800930e:	d00f      	beq.n	8009330 <TIM_OC4_SetConfig+0xb0>
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	4a1c      	ldr	r2, [pc, #112]	; (8009384 <TIM_OC4_SetConfig+0x104>)
 8009314:	4293      	cmp	r3, r2
 8009316:	d00b      	beq.n	8009330 <TIM_OC4_SetConfig+0xb0>
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	4a1b      	ldr	r2, [pc, #108]	; (8009388 <TIM_OC4_SetConfig+0x108>)
 800931c:	4293      	cmp	r3, r2
 800931e:	d007      	beq.n	8009330 <TIM_OC4_SetConfig+0xb0>
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	4a1a      	ldr	r2, [pc, #104]	; (800938c <TIM_OC4_SetConfig+0x10c>)
 8009324:	4293      	cmp	r3, r2
 8009326:	d003      	beq.n	8009330 <TIM_OC4_SetConfig+0xb0>
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	4a19      	ldr	r2, [pc, #100]	; (8009390 <TIM_OC4_SetConfig+0x110>)
 800932c:	4293      	cmp	r3, r2
 800932e:	d113      	bne.n	8009358 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009330:	693b      	ldr	r3, [r7, #16]
 8009332:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009336:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8009338:	693b      	ldr	r3, [r7, #16]
 800933a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800933e:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009340:	683b      	ldr	r3, [r7, #0]
 8009342:	695b      	ldr	r3, [r3, #20]
 8009344:	019b      	lsls	r3, r3, #6
 8009346:	693a      	ldr	r2, [r7, #16]
 8009348:	4313      	orrs	r3, r2
 800934a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800934c:	683b      	ldr	r3, [r7, #0]
 800934e:	699b      	ldr	r3, [r3, #24]
 8009350:	019b      	lsls	r3, r3, #6
 8009352:	693a      	ldr	r2, [r7, #16]
 8009354:	4313      	orrs	r3, r2
 8009356:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	693a      	ldr	r2, [r7, #16]
 800935c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	68fa      	ldr	r2, [r7, #12]
 8009362:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009364:	683b      	ldr	r3, [r7, #0]
 8009366:	685a      	ldr	r2, [r3, #4]
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	697a      	ldr	r2, [r7, #20]
 8009370:	621a      	str	r2, [r3, #32]
}
 8009372:	bf00      	nop
 8009374:	371c      	adds	r7, #28
 8009376:	46bd      	mov	sp, r7
 8009378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800937c:	4770      	bx	lr
 800937e:	bf00      	nop
 8009380:	40012c00 	.word	0x40012c00
 8009384:	40013400 	.word	0x40013400
 8009388:	40014000 	.word	0x40014000
 800938c:	40014400 	.word	0x40014400
 8009390:	40014800 	.word	0x40014800

08009394 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8009394:	b480      	push	{r7}
 8009396:	b087      	sub	sp, #28
 8009398:	af00      	add	r7, sp, #0
 800939a:	6078      	str	r0, [r7, #4]
 800939c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	6a1b      	ldr	r3, [r3, #32]
 80093a2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	6a1b      	ldr	r3, [r3, #32]
 80093ae:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	685b      	ldr	r3, [r3, #4]
 80093b4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80093ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80093c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80093c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80093c8:	683b      	ldr	r3, [r7, #0]
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	68fa      	ldr	r2, [r7, #12]
 80093ce:	4313      	orrs	r3, r2
 80093d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80093d2:	693b      	ldr	r3, [r7, #16]
 80093d4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80093d8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80093da:	683b      	ldr	r3, [r7, #0]
 80093dc:	689b      	ldr	r3, [r3, #8]
 80093de:	041b      	lsls	r3, r3, #16
 80093e0:	693a      	ldr	r2, [r7, #16]
 80093e2:	4313      	orrs	r3, r2
 80093e4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	4a17      	ldr	r2, [pc, #92]	; (8009448 <TIM_OC5_SetConfig+0xb4>)
 80093ea:	4293      	cmp	r3, r2
 80093ec:	d00f      	beq.n	800940e <TIM_OC5_SetConfig+0x7a>
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	4a16      	ldr	r2, [pc, #88]	; (800944c <TIM_OC5_SetConfig+0xb8>)
 80093f2:	4293      	cmp	r3, r2
 80093f4:	d00b      	beq.n	800940e <TIM_OC5_SetConfig+0x7a>
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	4a15      	ldr	r2, [pc, #84]	; (8009450 <TIM_OC5_SetConfig+0xbc>)
 80093fa:	4293      	cmp	r3, r2
 80093fc:	d007      	beq.n	800940e <TIM_OC5_SetConfig+0x7a>
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	4a14      	ldr	r2, [pc, #80]	; (8009454 <TIM_OC5_SetConfig+0xc0>)
 8009402:	4293      	cmp	r3, r2
 8009404:	d003      	beq.n	800940e <TIM_OC5_SetConfig+0x7a>
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	4a13      	ldr	r2, [pc, #76]	; (8009458 <TIM_OC5_SetConfig+0xc4>)
 800940a:	4293      	cmp	r3, r2
 800940c:	d109      	bne.n	8009422 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800940e:	697b      	ldr	r3, [r7, #20]
 8009410:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009414:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8009416:	683b      	ldr	r3, [r7, #0]
 8009418:	695b      	ldr	r3, [r3, #20]
 800941a:	021b      	lsls	r3, r3, #8
 800941c:	697a      	ldr	r2, [r7, #20]
 800941e:	4313      	orrs	r3, r2
 8009420:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	697a      	ldr	r2, [r7, #20]
 8009426:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	68fa      	ldr	r2, [r7, #12]
 800942c:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800942e:	683b      	ldr	r3, [r7, #0]
 8009430:	685a      	ldr	r2, [r3, #4]
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	693a      	ldr	r2, [r7, #16]
 800943a:	621a      	str	r2, [r3, #32]
}
 800943c:	bf00      	nop
 800943e:	371c      	adds	r7, #28
 8009440:	46bd      	mov	sp, r7
 8009442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009446:	4770      	bx	lr
 8009448:	40012c00 	.word	0x40012c00
 800944c:	40013400 	.word	0x40013400
 8009450:	40014000 	.word	0x40014000
 8009454:	40014400 	.word	0x40014400
 8009458:	40014800 	.word	0x40014800

0800945c <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800945c:	b480      	push	{r7}
 800945e:	b087      	sub	sp, #28
 8009460:	af00      	add	r7, sp, #0
 8009462:	6078      	str	r0, [r7, #4]
 8009464:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	6a1b      	ldr	r3, [r3, #32]
 800946a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	6a1b      	ldr	r3, [r3, #32]
 8009476:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	685b      	ldr	r3, [r3, #4]
 800947c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009482:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800948a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800948e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009490:	683b      	ldr	r3, [r7, #0]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	021b      	lsls	r3, r3, #8
 8009496:	68fa      	ldr	r2, [r7, #12]
 8009498:	4313      	orrs	r3, r2
 800949a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800949c:	693b      	ldr	r3, [r7, #16]
 800949e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80094a2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80094a4:	683b      	ldr	r3, [r7, #0]
 80094a6:	689b      	ldr	r3, [r3, #8]
 80094a8:	051b      	lsls	r3, r3, #20
 80094aa:	693a      	ldr	r2, [r7, #16]
 80094ac:	4313      	orrs	r3, r2
 80094ae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	4a18      	ldr	r2, [pc, #96]	; (8009514 <TIM_OC6_SetConfig+0xb8>)
 80094b4:	4293      	cmp	r3, r2
 80094b6:	d00f      	beq.n	80094d8 <TIM_OC6_SetConfig+0x7c>
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	4a17      	ldr	r2, [pc, #92]	; (8009518 <TIM_OC6_SetConfig+0xbc>)
 80094bc:	4293      	cmp	r3, r2
 80094be:	d00b      	beq.n	80094d8 <TIM_OC6_SetConfig+0x7c>
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	4a16      	ldr	r2, [pc, #88]	; (800951c <TIM_OC6_SetConfig+0xc0>)
 80094c4:	4293      	cmp	r3, r2
 80094c6:	d007      	beq.n	80094d8 <TIM_OC6_SetConfig+0x7c>
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	4a15      	ldr	r2, [pc, #84]	; (8009520 <TIM_OC6_SetConfig+0xc4>)
 80094cc:	4293      	cmp	r3, r2
 80094ce:	d003      	beq.n	80094d8 <TIM_OC6_SetConfig+0x7c>
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	4a14      	ldr	r2, [pc, #80]	; (8009524 <TIM_OC6_SetConfig+0xc8>)
 80094d4:	4293      	cmp	r3, r2
 80094d6:	d109      	bne.n	80094ec <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80094d8:	697b      	ldr	r3, [r7, #20]
 80094da:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80094de:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80094e0:	683b      	ldr	r3, [r7, #0]
 80094e2:	695b      	ldr	r3, [r3, #20]
 80094e4:	029b      	lsls	r3, r3, #10
 80094e6:	697a      	ldr	r2, [r7, #20]
 80094e8:	4313      	orrs	r3, r2
 80094ea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	697a      	ldr	r2, [r7, #20]
 80094f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	68fa      	ldr	r2, [r7, #12]
 80094f6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80094f8:	683b      	ldr	r3, [r7, #0]
 80094fa:	685a      	ldr	r2, [r3, #4]
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	693a      	ldr	r2, [r7, #16]
 8009504:	621a      	str	r2, [r3, #32]
}
 8009506:	bf00      	nop
 8009508:	371c      	adds	r7, #28
 800950a:	46bd      	mov	sp, r7
 800950c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009510:	4770      	bx	lr
 8009512:	bf00      	nop
 8009514:	40012c00 	.word	0x40012c00
 8009518:	40013400 	.word	0x40013400
 800951c:	40014000 	.word	0x40014000
 8009520:	40014400 	.word	0x40014400
 8009524:	40014800 	.word	0x40014800

08009528 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8009528:	b580      	push	{r7, lr}
 800952a:	b086      	sub	sp, #24
 800952c:	af00      	add	r7, sp, #0
 800952e:	6078      	str	r0, [r7, #4]
 8009530:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	689b      	ldr	r3, [r3, #8]
 8009538:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800953a:	697b      	ldr	r3, [r7, #20]
 800953c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8009540:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009544:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8009546:	683b      	ldr	r3, [r7, #0]
 8009548:	685b      	ldr	r3, [r3, #4]
 800954a:	697a      	ldr	r2, [r7, #20]
 800954c:	4313      	orrs	r3, r2
 800954e:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8009550:	697b      	ldr	r3, [r7, #20]
 8009552:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009556:	f023 0307 	bic.w	r3, r3, #7
 800955a:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800955c:	683b      	ldr	r3, [r7, #0]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	697a      	ldr	r2, [r7, #20]
 8009562:	4313      	orrs	r3, r2
 8009564:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	697a      	ldr	r2, [r7, #20]
 800956c:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800956e:	683b      	ldr	r3, [r7, #0]
 8009570:	685b      	ldr	r3, [r3, #4]
 8009572:	2b60      	cmp	r3, #96	; 0x60
 8009574:	d06d      	beq.n	8009652 <TIM_SlaveTimer_SetConfig+0x12a>
 8009576:	2b60      	cmp	r3, #96	; 0x60
 8009578:	d80f      	bhi.n	800959a <TIM_SlaveTimer_SetConfig+0x72>
 800957a:	2b20      	cmp	r3, #32
 800957c:	d073      	beq.n	8009666 <TIM_SlaveTimer_SetConfig+0x13e>
 800957e:	2b20      	cmp	r3, #32
 8009580:	d804      	bhi.n	800958c <TIM_SlaveTimer_SetConfig+0x64>
 8009582:	2b00      	cmp	r3, #0
 8009584:	d06f      	beq.n	8009666 <TIM_SlaveTimer_SetConfig+0x13e>
 8009586:	2b10      	cmp	r3, #16
 8009588:	d06d      	beq.n	8009666 <TIM_SlaveTimer_SetConfig+0x13e>
      assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_INSTANCE((htim->Instance), sSlaveConfig->InputTrigger));
      break;
    }

    default:
      break;
 800958a:	e06d      	b.n	8009668 <TIM_SlaveTimer_SetConfig+0x140>
  switch (sSlaveConfig->InputTrigger)
 800958c:	2b40      	cmp	r3, #64	; 0x40
 800958e:	d028      	beq.n	80095e2 <TIM_SlaveTimer_SetConfig+0xba>
 8009590:	2b50      	cmp	r3, #80	; 0x50
 8009592:	d054      	beq.n	800963e <TIM_SlaveTimer_SetConfig+0x116>
 8009594:	2b30      	cmp	r3, #48	; 0x30
 8009596:	d066      	beq.n	8009666 <TIM_SlaveTimer_SetConfig+0x13e>
      break;
 8009598:	e066      	b.n	8009668 <TIM_SlaveTimer_SetConfig+0x140>
  switch (sSlaveConfig->InputTrigger)
 800959a:	4a36      	ldr	r2, [pc, #216]	; (8009674 <TIM_SlaveTimer_SetConfig+0x14c>)
 800959c:	4293      	cmp	r3, r2
 800959e:	d062      	beq.n	8009666 <TIM_SlaveTimer_SetConfig+0x13e>
 80095a0:	4a34      	ldr	r2, [pc, #208]	; (8009674 <TIM_SlaveTimer_SetConfig+0x14c>)
 80095a2:	4293      	cmp	r3, r2
 80095a4:	d808      	bhi.n	80095b8 <TIM_SlaveTimer_SetConfig+0x90>
 80095a6:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80095aa:	d05c      	beq.n	8009666 <TIM_SlaveTimer_SetConfig+0x13e>
 80095ac:	4a32      	ldr	r2, [pc, #200]	; (8009678 <TIM_SlaveTimer_SetConfig+0x150>)
 80095ae:	4293      	cmp	r3, r2
 80095b0:	d059      	beq.n	8009666 <TIM_SlaveTimer_SetConfig+0x13e>
 80095b2:	2b70      	cmp	r3, #112	; 0x70
 80095b4:	d00a      	beq.n	80095cc <TIM_SlaveTimer_SetConfig+0xa4>
      break;
 80095b6:	e057      	b.n	8009668 <TIM_SlaveTimer_SetConfig+0x140>
  switch (sSlaveConfig->InputTrigger)
 80095b8:	4a30      	ldr	r2, [pc, #192]	; (800967c <TIM_SlaveTimer_SetConfig+0x154>)
 80095ba:	4293      	cmp	r3, r2
 80095bc:	d053      	beq.n	8009666 <TIM_SlaveTimer_SetConfig+0x13e>
 80095be:	4a30      	ldr	r2, [pc, #192]	; (8009680 <TIM_SlaveTimer_SetConfig+0x158>)
 80095c0:	4293      	cmp	r3, r2
 80095c2:	d050      	beq.n	8009666 <TIM_SlaveTimer_SetConfig+0x13e>
 80095c4:	4a2f      	ldr	r2, [pc, #188]	; (8009684 <TIM_SlaveTimer_SetConfig+0x15c>)
 80095c6:	4293      	cmp	r3, r2
 80095c8:	d04d      	beq.n	8009666 <TIM_SlaveTimer_SetConfig+0x13e>
      break;
 80095ca:	e04d      	b.n	8009668 <TIM_SlaveTimer_SetConfig+0x140>
      TIM_ETR_SetConfig(htim->Instance,
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	6818      	ldr	r0, [r3, #0]
 80095d0:	683b      	ldr	r3, [r7, #0]
 80095d2:	68d9      	ldr	r1, [r3, #12]
 80095d4:	683b      	ldr	r3, [r7, #0]
 80095d6:	689a      	ldr	r2, [r3, #8]
 80095d8:	683b      	ldr	r3, [r7, #0]
 80095da:	691b      	ldr	r3, [r3, #16]
 80095dc:	f000 f9ee 	bl	80099bc <TIM_ETR_SetConfig>
      break;
 80095e0:	e042      	b.n	8009668 <TIM_SlaveTimer_SetConfig+0x140>
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_COMBINED_GATEDRESET))
 80095e2:	683b      	ldr	r3, [r7, #0]
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	2b05      	cmp	r3, #5
 80095e8:	d004      	beq.n	80095f4 <TIM_SlaveTimer_SetConfig+0xcc>
 80095ea:	683b      	ldr	r3, [r7, #0]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	f1b3 1f01 	cmp.w	r3, #65537	; 0x10001
 80095f2:	d101      	bne.n	80095f8 <TIM_SlaveTimer_SetConfig+0xd0>
        return HAL_ERROR;
 80095f4:	2301      	movs	r3, #1
 80095f6:	e038      	b.n	800966a <TIM_SlaveTimer_SetConfig+0x142>
      tmpccer = htim->Instance->CCER;
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	6a1b      	ldr	r3, [r3, #32]
 80095fe:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	6a1a      	ldr	r2, [r3, #32]
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	f022 0201 	bic.w	r2, r2, #1
 800960e:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	699b      	ldr	r3, [r3, #24]
 8009616:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800961e:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8009620:	683b      	ldr	r3, [r7, #0]
 8009622:	691b      	ldr	r3, [r3, #16]
 8009624:	011b      	lsls	r3, r3, #4
 8009626:	68fa      	ldr	r2, [r7, #12]
 8009628:	4313      	orrs	r3, r2
 800962a:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	68fa      	ldr	r2, [r7, #12]
 8009632:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	693a      	ldr	r2, [r7, #16]
 800963a:	621a      	str	r2, [r3, #32]
      break;
 800963c:	e014      	b.n	8009668 <TIM_SlaveTimer_SetConfig+0x140>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	6818      	ldr	r0, [r3, #0]
 8009642:	683b      	ldr	r3, [r7, #0]
 8009644:	6899      	ldr	r1, [r3, #8]
 8009646:	683b      	ldr	r3, [r7, #0]
 8009648:	691b      	ldr	r3, [r3, #16]
 800964a:	461a      	mov	r2, r3
 800964c:	f000 f884 	bl	8009758 <TIM_TI1_ConfigInputStage>
      break;
 8009650:	e00a      	b.n	8009668 <TIM_SlaveTimer_SetConfig+0x140>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	6818      	ldr	r0, [r3, #0]
 8009656:	683b      	ldr	r3, [r7, #0]
 8009658:	6899      	ldr	r1, [r3, #8]
 800965a:	683b      	ldr	r3, [r7, #0]
 800965c:	691b      	ldr	r3, [r3, #16]
 800965e:	461a      	mov	r2, r3
 8009660:	f000 f8e6 	bl	8009830 <TIM_TI2_ConfigInputStage>
      break;
 8009664:	e000      	b.n	8009668 <TIM_SlaveTimer_SetConfig+0x140>
      break;
 8009666:	bf00      	nop
  }
  return HAL_OK;
 8009668:	2300      	movs	r3, #0
}
 800966a:	4618      	mov	r0, r3
 800966c:	3718      	adds	r7, #24
 800966e:	46bd      	mov	sp, r7
 8009670:	bd80      	pop	{r7, pc}
 8009672:	bf00      	nop
 8009674:	00100030 	.word	0x00100030
 8009678:	00100020 	.word	0x00100020
 800967c:	00100060 	.word	0x00100060
 8009680:	00100070 	.word	0x00100070
 8009684:	00100040 	.word	0x00100040

08009688 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8009688:	b480      	push	{r7}
 800968a:	b087      	sub	sp, #28
 800968c:	af00      	add	r7, sp, #0
 800968e:	60f8      	str	r0, [r7, #12]
 8009690:	60b9      	str	r1, [r7, #8]
 8009692:	607a      	str	r2, [r7, #4]
 8009694:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	6a1b      	ldr	r3, [r3, #32]
 800969a:	f023 0201 	bic.w	r2, r3, #1
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	699b      	ldr	r3, [r3, #24]
 80096a6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	6a1b      	ldr	r3, [r3, #32]
 80096ac:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	4a24      	ldr	r2, [pc, #144]	; (8009744 <TIM_TI1_SetConfig+0xbc>)
 80096b2:	4293      	cmp	r3, r2
 80096b4:	d013      	beq.n	80096de <TIM_TI1_SetConfig+0x56>
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80096bc:	d00f      	beq.n	80096de <TIM_TI1_SetConfig+0x56>
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	4a21      	ldr	r2, [pc, #132]	; (8009748 <TIM_TI1_SetConfig+0xc0>)
 80096c2:	4293      	cmp	r3, r2
 80096c4:	d00b      	beq.n	80096de <TIM_TI1_SetConfig+0x56>
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	4a20      	ldr	r2, [pc, #128]	; (800974c <TIM_TI1_SetConfig+0xc4>)
 80096ca:	4293      	cmp	r3, r2
 80096cc:	d007      	beq.n	80096de <TIM_TI1_SetConfig+0x56>
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	4a1f      	ldr	r2, [pc, #124]	; (8009750 <TIM_TI1_SetConfig+0xc8>)
 80096d2:	4293      	cmp	r3, r2
 80096d4:	d003      	beq.n	80096de <TIM_TI1_SetConfig+0x56>
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	4a1e      	ldr	r2, [pc, #120]	; (8009754 <TIM_TI1_SetConfig+0xcc>)
 80096da:	4293      	cmp	r3, r2
 80096dc:	d101      	bne.n	80096e2 <TIM_TI1_SetConfig+0x5a>
 80096de:	2301      	movs	r3, #1
 80096e0:	e000      	b.n	80096e4 <TIM_TI1_SetConfig+0x5c>
 80096e2:	2300      	movs	r3, #0
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d008      	beq.n	80096fa <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80096e8:	697b      	ldr	r3, [r7, #20]
 80096ea:	f023 0303 	bic.w	r3, r3, #3
 80096ee:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80096f0:	697a      	ldr	r2, [r7, #20]
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	4313      	orrs	r3, r2
 80096f6:	617b      	str	r3, [r7, #20]
 80096f8:	e003      	b.n	8009702 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80096fa:	697b      	ldr	r3, [r7, #20]
 80096fc:	f043 0301 	orr.w	r3, r3, #1
 8009700:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009702:	697b      	ldr	r3, [r7, #20]
 8009704:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009708:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800970a:	683b      	ldr	r3, [r7, #0]
 800970c:	011b      	lsls	r3, r3, #4
 800970e:	b2db      	uxtb	r3, r3
 8009710:	697a      	ldr	r2, [r7, #20]
 8009712:	4313      	orrs	r3, r2
 8009714:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009716:	693b      	ldr	r3, [r7, #16]
 8009718:	f023 030a 	bic.w	r3, r3, #10
 800971c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800971e:	68bb      	ldr	r3, [r7, #8]
 8009720:	f003 030a 	and.w	r3, r3, #10
 8009724:	693a      	ldr	r2, [r7, #16]
 8009726:	4313      	orrs	r3, r2
 8009728:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	697a      	ldr	r2, [r7, #20]
 800972e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	693a      	ldr	r2, [r7, #16]
 8009734:	621a      	str	r2, [r3, #32]
}
 8009736:	bf00      	nop
 8009738:	371c      	adds	r7, #28
 800973a:	46bd      	mov	sp, r7
 800973c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009740:	4770      	bx	lr
 8009742:	bf00      	nop
 8009744:	40012c00 	.word	0x40012c00
 8009748:	40000400 	.word	0x40000400
 800974c:	40000800 	.word	0x40000800
 8009750:	40013400 	.word	0x40013400
 8009754:	40014000 	.word	0x40014000

08009758 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009758:	b480      	push	{r7}
 800975a:	b087      	sub	sp, #28
 800975c:	af00      	add	r7, sp, #0
 800975e:	60f8      	str	r0, [r7, #12]
 8009760:	60b9      	str	r1, [r7, #8]
 8009762:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	6a1b      	ldr	r3, [r3, #32]
 8009768:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	6a1b      	ldr	r3, [r3, #32]
 800976e:	f023 0201 	bic.w	r2, r3, #1
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	699b      	ldr	r3, [r3, #24]
 800977a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800977c:	693b      	ldr	r3, [r7, #16]
 800977e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009782:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	011b      	lsls	r3, r3, #4
 8009788:	693a      	ldr	r2, [r7, #16]
 800978a:	4313      	orrs	r3, r2
 800978c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800978e:	697b      	ldr	r3, [r7, #20]
 8009790:	f023 030a 	bic.w	r3, r3, #10
 8009794:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009796:	697a      	ldr	r2, [r7, #20]
 8009798:	68bb      	ldr	r3, [r7, #8]
 800979a:	4313      	orrs	r3, r2
 800979c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	693a      	ldr	r2, [r7, #16]
 80097a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	697a      	ldr	r2, [r7, #20]
 80097a8:	621a      	str	r2, [r3, #32]
}
 80097aa:	bf00      	nop
 80097ac:	371c      	adds	r7, #28
 80097ae:	46bd      	mov	sp, r7
 80097b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097b4:	4770      	bx	lr

080097b6 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80097b6:	b480      	push	{r7}
 80097b8:	b087      	sub	sp, #28
 80097ba:	af00      	add	r7, sp, #0
 80097bc:	60f8      	str	r0, [r7, #12]
 80097be:	60b9      	str	r1, [r7, #8]
 80097c0:	607a      	str	r2, [r7, #4]
 80097c2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	6a1b      	ldr	r3, [r3, #32]
 80097c8:	f023 0210 	bic.w	r2, r3, #16
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	699b      	ldr	r3, [r3, #24]
 80097d4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	6a1b      	ldr	r3, [r3, #32]
 80097da:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80097dc:	697b      	ldr	r3, [r7, #20]
 80097de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80097e2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	021b      	lsls	r3, r3, #8
 80097e8:	697a      	ldr	r2, [r7, #20]
 80097ea:	4313      	orrs	r3, r2
 80097ec:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80097ee:	697b      	ldr	r3, [r7, #20]
 80097f0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80097f4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80097f6:	683b      	ldr	r3, [r7, #0]
 80097f8:	031b      	lsls	r3, r3, #12
 80097fa:	b29b      	uxth	r3, r3
 80097fc:	697a      	ldr	r2, [r7, #20]
 80097fe:	4313      	orrs	r3, r2
 8009800:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009802:	693b      	ldr	r3, [r7, #16]
 8009804:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009808:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800980a:	68bb      	ldr	r3, [r7, #8]
 800980c:	011b      	lsls	r3, r3, #4
 800980e:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8009812:	693a      	ldr	r2, [r7, #16]
 8009814:	4313      	orrs	r3, r2
 8009816:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	697a      	ldr	r2, [r7, #20]
 800981c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	693a      	ldr	r2, [r7, #16]
 8009822:	621a      	str	r2, [r3, #32]
}
 8009824:	bf00      	nop
 8009826:	371c      	adds	r7, #28
 8009828:	46bd      	mov	sp, r7
 800982a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800982e:	4770      	bx	lr

08009830 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009830:	b480      	push	{r7}
 8009832:	b087      	sub	sp, #28
 8009834:	af00      	add	r7, sp, #0
 8009836:	60f8      	str	r0, [r7, #12]
 8009838:	60b9      	str	r1, [r7, #8]
 800983a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	6a1b      	ldr	r3, [r3, #32]
 8009840:	f023 0210 	bic.w	r2, r3, #16
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009848:	68fb      	ldr	r3, [r7, #12]
 800984a:	699b      	ldr	r3, [r3, #24]
 800984c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	6a1b      	ldr	r3, [r3, #32]
 8009852:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009854:	697b      	ldr	r3, [r7, #20]
 8009856:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800985a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	031b      	lsls	r3, r3, #12
 8009860:	697a      	ldr	r2, [r7, #20]
 8009862:	4313      	orrs	r3, r2
 8009864:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009866:	693b      	ldr	r3, [r7, #16]
 8009868:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800986c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800986e:	68bb      	ldr	r3, [r7, #8]
 8009870:	011b      	lsls	r3, r3, #4
 8009872:	693a      	ldr	r2, [r7, #16]
 8009874:	4313      	orrs	r3, r2
 8009876:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	697a      	ldr	r2, [r7, #20]
 800987c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	693a      	ldr	r2, [r7, #16]
 8009882:	621a      	str	r2, [r3, #32]
}
 8009884:	bf00      	nop
 8009886:	371c      	adds	r7, #28
 8009888:	46bd      	mov	sp, r7
 800988a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800988e:	4770      	bx	lr

08009890 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009890:	b480      	push	{r7}
 8009892:	b087      	sub	sp, #28
 8009894:	af00      	add	r7, sp, #0
 8009896:	60f8      	str	r0, [r7, #12]
 8009898:	60b9      	str	r1, [r7, #8]
 800989a:	607a      	str	r2, [r7, #4]
 800989c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	6a1b      	ldr	r3, [r3, #32]
 80098a2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	69db      	ldr	r3, [r3, #28]
 80098ae:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	6a1b      	ldr	r3, [r3, #32]
 80098b4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80098b6:	697b      	ldr	r3, [r7, #20]
 80098b8:	f023 0303 	bic.w	r3, r3, #3
 80098bc:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80098be:	697a      	ldr	r2, [r7, #20]
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	4313      	orrs	r3, r2
 80098c4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80098c6:	697b      	ldr	r3, [r7, #20]
 80098c8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80098cc:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80098ce:	683b      	ldr	r3, [r7, #0]
 80098d0:	011b      	lsls	r3, r3, #4
 80098d2:	b2db      	uxtb	r3, r3
 80098d4:	697a      	ldr	r2, [r7, #20]
 80098d6:	4313      	orrs	r3, r2
 80098d8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80098da:	693b      	ldr	r3, [r7, #16]
 80098dc:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80098e0:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80098e2:	68bb      	ldr	r3, [r7, #8]
 80098e4:	021b      	lsls	r3, r3, #8
 80098e6:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80098ea:	693a      	ldr	r2, [r7, #16]
 80098ec:	4313      	orrs	r3, r2
 80098ee:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	697a      	ldr	r2, [r7, #20]
 80098f4:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	693a      	ldr	r2, [r7, #16]
 80098fa:	621a      	str	r2, [r3, #32]
}
 80098fc:	bf00      	nop
 80098fe:	371c      	adds	r7, #28
 8009900:	46bd      	mov	sp, r7
 8009902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009906:	4770      	bx	lr

08009908 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009908:	b480      	push	{r7}
 800990a:	b087      	sub	sp, #28
 800990c:	af00      	add	r7, sp, #0
 800990e:	60f8      	str	r0, [r7, #12]
 8009910:	60b9      	str	r1, [r7, #8]
 8009912:	607a      	str	r2, [r7, #4]
 8009914:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	6a1b      	ldr	r3, [r3, #32]
 800991a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	69db      	ldr	r3, [r3, #28]
 8009926:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	6a1b      	ldr	r3, [r3, #32]
 800992c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800992e:	697b      	ldr	r3, [r7, #20]
 8009930:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009934:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	021b      	lsls	r3, r3, #8
 800993a:	697a      	ldr	r2, [r7, #20]
 800993c:	4313      	orrs	r3, r2
 800993e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8009940:	697b      	ldr	r3, [r7, #20]
 8009942:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009946:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8009948:	683b      	ldr	r3, [r7, #0]
 800994a:	031b      	lsls	r3, r3, #12
 800994c:	b29b      	uxth	r3, r3
 800994e:	697a      	ldr	r2, [r7, #20]
 8009950:	4313      	orrs	r3, r2
 8009952:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8009954:	693b      	ldr	r3, [r7, #16]
 8009956:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800995a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800995c:	68bb      	ldr	r3, [r7, #8]
 800995e:	031b      	lsls	r3, r3, #12
 8009960:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8009964:	693a      	ldr	r2, [r7, #16]
 8009966:	4313      	orrs	r3, r2
 8009968:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	697a      	ldr	r2, [r7, #20]
 800996e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	693a      	ldr	r2, [r7, #16]
 8009974:	621a      	str	r2, [r3, #32]
}
 8009976:	bf00      	nop
 8009978:	371c      	adds	r7, #28
 800997a:	46bd      	mov	sp, r7
 800997c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009980:	4770      	bx	lr

08009982 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009982:	b480      	push	{r7}
 8009984:	b085      	sub	sp, #20
 8009986:	af00      	add	r7, sp, #0
 8009988:	6078      	str	r0, [r7, #4]
 800998a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	689b      	ldr	r3, [r3, #8]
 8009990:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8009998:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800999c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800999e:	683a      	ldr	r2, [r7, #0]
 80099a0:	68fb      	ldr	r3, [r7, #12]
 80099a2:	4313      	orrs	r3, r2
 80099a4:	f043 0307 	orr.w	r3, r3, #7
 80099a8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	68fa      	ldr	r2, [r7, #12]
 80099ae:	609a      	str	r2, [r3, #8]
}
 80099b0:	bf00      	nop
 80099b2:	3714      	adds	r7, #20
 80099b4:	46bd      	mov	sp, r7
 80099b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ba:	4770      	bx	lr

080099bc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80099bc:	b480      	push	{r7}
 80099be:	b087      	sub	sp, #28
 80099c0:	af00      	add	r7, sp, #0
 80099c2:	60f8      	str	r0, [r7, #12]
 80099c4:	60b9      	str	r1, [r7, #8]
 80099c6:	607a      	str	r2, [r7, #4]
 80099c8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80099ca:	68fb      	ldr	r3, [r7, #12]
 80099cc:	689b      	ldr	r3, [r3, #8]
 80099ce:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80099d0:	697b      	ldr	r3, [r7, #20]
 80099d2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80099d6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80099d8:	683b      	ldr	r3, [r7, #0]
 80099da:	021a      	lsls	r2, r3, #8
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	431a      	orrs	r2, r3
 80099e0:	68bb      	ldr	r3, [r7, #8]
 80099e2:	4313      	orrs	r3, r2
 80099e4:	697a      	ldr	r2, [r7, #20]
 80099e6:	4313      	orrs	r3, r2
 80099e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80099ea:	68fb      	ldr	r3, [r7, #12]
 80099ec:	697a      	ldr	r2, [r7, #20]
 80099ee:	609a      	str	r2, [r3, #8]
}
 80099f0:	bf00      	nop
 80099f2:	371c      	adds	r7, #28
 80099f4:	46bd      	mov	sp, r7
 80099f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099fa:	4770      	bx	lr

080099fc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80099fc:	b480      	push	{r7}
 80099fe:	b087      	sub	sp, #28
 8009a00:	af00      	add	r7, sp, #0
 8009a02:	60f8      	str	r0, [r7, #12]
 8009a04:	60b9      	str	r1, [r7, #8]
 8009a06:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009a08:	68bb      	ldr	r3, [r7, #8]
 8009a0a:	f003 031f 	and.w	r3, r3, #31
 8009a0e:	2201      	movs	r2, #1
 8009a10:	fa02 f303 	lsl.w	r3, r2, r3
 8009a14:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009a16:	68fb      	ldr	r3, [r7, #12]
 8009a18:	6a1a      	ldr	r2, [r3, #32]
 8009a1a:	697b      	ldr	r3, [r7, #20]
 8009a1c:	43db      	mvns	r3, r3
 8009a1e:	401a      	ands	r2, r3
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	6a1a      	ldr	r2, [r3, #32]
 8009a28:	68bb      	ldr	r3, [r7, #8]
 8009a2a:	f003 031f 	and.w	r3, r3, #31
 8009a2e:	6879      	ldr	r1, [r7, #4]
 8009a30:	fa01 f303 	lsl.w	r3, r1, r3
 8009a34:	431a      	orrs	r2, r3
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	621a      	str	r2, [r3, #32]
}
 8009a3a:	bf00      	nop
 8009a3c:	371c      	adds	r7, #28
 8009a3e:	46bd      	mov	sp, r7
 8009a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a44:	4770      	bx	lr
	...

08009a48 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009a48:	b580      	push	{r7, lr}
 8009a4a:	b084      	sub	sp, #16
 8009a4c:	af00      	add	r7, sp, #0
 8009a4e:	6078      	str	r0, [r7, #4]
 8009a50:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009a52:	683b      	ldr	r3, [r7, #0]
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d109      	bne.n	8009a6c <HAL_TIMEx_PWMN_Start+0x24>
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009a5e:	b2db      	uxtb	r3, r3
 8009a60:	2b01      	cmp	r3, #1
 8009a62:	bf14      	ite	ne
 8009a64:	2301      	movne	r3, #1
 8009a66:	2300      	moveq	r3, #0
 8009a68:	b2db      	uxtb	r3, r3
 8009a6a:	e022      	b.n	8009ab2 <HAL_TIMEx_PWMN_Start+0x6a>
 8009a6c:	683b      	ldr	r3, [r7, #0]
 8009a6e:	2b04      	cmp	r3, #4
 8009a70:	d109      	bne.n	8009a86 <HAL_TIMEx_PWMN_Start+0x3e>
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009a78:	b2db      	uxtb	r3, r3
 8009a7a:	2b01      	cmp	r3, #1
 8009a7c:	bf14      	ite	ne
 8009a7e:	2301      	movne	r3, #1
 8009a80:	2300      	moveq	r3, #0
 8009a82:	b2db      	uxtb	r3, r3
 8009a84:	e015      	b.n	8009ab2 <HAL_TIMEx_PWMN_Start+0x6a>
 8009a86:	683b      	ldr	r3, [r7, #0]
 8009a88:	2b08      	cmp	r3, #8
 8009a8a:	d109      	bne.n	8009aa0 <HAL_TIMEx_PWMN_Start+0x58>
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8009a92:	b2db      	uxtb	r3, r3
 8009a94:	2b01      	cmp	r3, #1
 8009a96:	bf14      	ite	ne
 8009a98:	2301      	movne	r3, #1
 8009a9a:	2300      	moveq	r3, #0
 8009a9c:	b2db      	uxtb	r3, r3
 8009a9e:	e008      	b.n	8009ab2 <HAL_TIMEx_PWMN_Start+0x6a>
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8009aa6:	b2db      	uxtb	r3, r3
 8009aa8:	2b01      	cmp	r3, #1
 8009aaa:	bf14      	ite	ne
 8009aac:	2301      	movne	r3, #1
 8009aae:	2300      	moveq	r3, #0
 8009ab0:	b2db      	uxtb	r3, r3
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d001      	beq.n	8009aba <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8009ab6:	2301      	movs	r3, #1
 8009ab8:	e040      	b.n	8009b3c <HAL_TIMEx_PWMN_Start+0xf4>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009aba:	683b      	ldr	r3, [r7, #0]
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d104      	bne.n	8009aca <HAL_TIMEx_PWMN_Start+0x82>
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	2202      	movs	r2, #2
 8009ac4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009ac8:	e013      	b.n	8009af2 <HAL_TIMEx_PWMN_Start+0xaa>
 8009aca:	683b      	ldr	r3, [r7, #0]
 8009acc:	2b04      	cmp	r3, #4
 8009ace:	d104      	bne.n	8009ada <HAL_TIMEx_PWMN_Start+0x92>
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	2202      	movs	r2, #2
 8009ad4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009ad8:	e00b      	b.n	8009af2 <HAL_TIMEx_PWMN_Start+0xaa>
 8009ada:	683b      	ldr	r3, [r7, #0]
 8009adc:	2b08      	cmp	r3, #8
 8009ade:	d104      	bne.n	8009aea <HAL_TIMEx_PWMN_Start+0xa2>
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	2202      	movs	r2, #2
 8009ae4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8009ae8:	e003      	b.n	8009af2 <HAL_TIMEx_PWMN_Start+0xaa>
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	2202      	movs	r2, #2
 8009aee:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	2204      	movs	r2, #4
 8009af8:	6839      	ldr	r1, [r7, #0]
 8009afa:	4618      	mov	r0, r3
 8009afc:	f000 f9a4 	bl	8009e48 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009b0e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	689a      	ldr	r2, [r3, #8]
 8009b16:	4b0b      	ldr	r3, [pc, #44]	; (8009b44 <HAL_TIMEx_PWMN_Start+0xfc>)
 8009b18:	4013      	ands	r3, r2
 8009b1a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	2b06      	cmp	r3, #6
 8009b20:	d00b      	beq.n	8009b3a <HAL_TIMEx_PWMN_Start+0xf2>
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009b28:	d007      	beq.n	8009b3a <HAL_TIMEx_PWMN_Start+0xf2>
  {
    __HAL_TIM_ENABLE(htim);
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	681a      	ldr	r2, [r3, #0]
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	f042 0201 	orr.w	r2, r2, #1
 8009b38:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009b3a:	2300      	movs	r3, #0
}
 8009b3c:	4618      	mov	r0, r3
 8009b3e:	3710      	adds	r7, #16
 8009b40:	46bd      	mov	sp, r7
 8009b42:	bd80      	pop	{r7, pc}
 8009b44:	00010007 	.word	0x00010007

08009b48 <HAL_TIMEx_PWMN_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009b48:	b580      	push	{r7, lr}
 8009b4a:	b082      	sub	sp, #8
 8009b4c:	af00      	add	r7, sp, #0
 8009b4e:	6078      	str	r0, [r7, #4]
 8009b50:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	2200      	movs	r2, #0
 8009b58:	6839      	ldr	r1, [r7, #0]
 8009b5a:	4618      	mov	r0, r3
 8009b5c:	f000 f974 	bl	8009e48 <TIM_CCxNChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	6a1a      	ldr	r2, [r3, #32]
 8009b66:	f241 1311 	movw	r3, #4369	; 0x1111
 8009b6a:	4013      	ands	r3, r2
 8009b6c:	2b00      	cmp	r3, #0
 8009b6e:	d10f      	bne.n	8009b90 <HAL_TIMEx_PWMN_Stop+0x48>
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	6a1a      	ldr	r2, [r3, #32]
 8009b76:	f244 4344 	movw	r3, #17476	; 0x4444
 8009b7a:	4013      	ands	r3, r2
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d107      	bne.n	8009b90 <HAL_TIMEx_PWMN_Stop+0x48>
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8009b8e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	6a1a      	ldr	r2, [r3, #32]
 8009b96:	f241 1311 	movw	r3, #4369	; 0x1111
 8009b9a:	4013      	ands	r3, r2
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d10f      	bne.n	8009bc0 <HAL_TIMEx_PWMN_Stop+0x78>
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	6a1a      	ldr	r2, [r3, #32]
 8009ba6:	f244 4344 	movw	r3, #17476	; 0x4444
 8009baa:	4013      	ands	r3, r2
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d107      	bne.n	8009bc0 <HAL_TIMEx_PWMN_Stop+0x78>
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	681a      	ldr	r2, [r3, #0]
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	f022 0201 	bic.w	r2, r2, #1
 8009bbe:	601a      	str	r2, [r3, #0]

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8009bc0:	683b      	ldr	r3, [r7, #0]
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d104      	bne.n	8009bd0 <HAL_TIMEx_PWMN_Stop+0x88>
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	2201      	movs	r2, #1
 8009bca:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009bce:	e013      	b.n	8009bf8 <HAL_TIMEx_PWMN_Stop+0xb0>
 8009bd0:	683b      	ldr	r3, [r7, #0]
 8009bd2:	2b04      	cmp	r3, #4
 8009bd4:	d104      	bne.n	8009be0 <HAL_TIMEx_PWMN_Stop+0x98>
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	2201      	movs	r2, #1
 8009bda:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009bde:	e00b      	b.n	8009bf8 <HAL_TIMEx_PWMN_Stop+0xb0>
 8009be0:	683b      	ldr	r3, [r7, #0]
 8009be2:	2b08      	cmp	r3, #8
 8009be4:	d104      	bne.n	8009bf0 <HAL_TIMEx_PWMN_Stop+0xa8>
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	2201      	movs	r2, #1
 8009bea:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8009bee:	e003      	b.n	8009bf8 <HAL_TIMEx_PWMN_Stop+0xb0>
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	2201      	movs	r2, #1
 8009bf4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Return function status */
  return HAL_OK;
 8009bf8:	2300      	movs	r3, #0
}
 8009bfa:	4618      	mov	r0, r3
 8009bfc:	3708      	adds	r7, #8
 8009bfe:	46bd      	mov	sp, r7
 8009c00:	bd80      	pop	{r7, pc}
	...

08009c04 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009c04:	b480      	push	{r7}
 8009c06:	b085      	sub	sp, #20
 8009c08:	af00      	add	r7, sp, #0
 8009c0a:	6078      	str	r0, [r7, #4]
 8009c0c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009c14:	2b01      	cmp	r3, #1
 8009c16:	d101      	bne.n	8009c1c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009c18:	2302      	movs	r3, #2
 8009c1a:	e065      	b.n	8009ce8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	2201      	movs	r2, #1
 8009c20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	2202      	movs	r2, #2
 8009c28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	685b      	ldr	r3, [r3, #4]
 8009c32:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	689b      	ldr	r3, [r3, #8]
 8009c3a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	4a2c      	ldr	r2, [pc, #176]	; (8009cf4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009c42:	4293      	cmp	r3, r2
 8009c44:	d004      	beq.n	8009c50 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	4a2b      	ldr	r2, [pc, #172]	; (8009cf8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009c4c:	4293      	cmp	r3, r2
 8009c4e:	d108      	bne.n	8009c62 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8009c56:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009c58:	683b      	ldr	r3, [r7, #0]
 8009c5a:	685b      	ldr	r3, [r3, #4]
 8009c5c:	68fa      	ldr	r2, [r7, #12]
 8009c5e:	4313      	orrs	r3, r2
 8009c60:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8009c68:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009c6c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009c6e:	683b      	ldr	r3, [r7, #0]
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	68fa      	ldr	r2, [r7, #12]
 8009c74:	4313      	orrs	r3, r2
 8009c76:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	68fa      	ldr	r2, [r7, #12]
 8009c7e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	4a1b      	ldr	r2, [pc, #108]	; (8009cf4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009c86:	4293      	cmp	r3, r2
 8009c88:	d018      	beq.n	8009cbc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009c92:	d013      	beq.n	8009cbc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	4a18      	ldr	r2, [pc, #96]	; (8009cfc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8009c9a:	4293      	cmp	r3, r2
 8009c9c:	d00e      	beq.n	8009cbc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	4a17      	ldr	r2, [pc, #92]	; (8009d00 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8009ca4:	4293      	cmp	r3, r2
 8009ca6:	d009      	beq.n	8009cbc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	4a12      	ldr	r2, [pc, #72]	; (8009cf8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009cae:	4293      	cmp	r3, r2
 8009cb0:	d004      	beq.n	8009cbc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	4a13      	ldr	r2, [pc, #76]	; (8009d04 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009cb8:	4293      	cmp	r3, r2
 8009cba:	d10c      	bne.n	8009cd6 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009cbc:	68bb      	ldr	r3, [r7, #8]
 8009cbe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009cc2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009cc4:	683b      	ldr	r3, [r7, #0]
 8009cc6:	689b      	ldr	r3, [r3, #8]
 8009cc8:	68ba      	ldr	r2, [r7, #8]
 8009cca:	4313      	orrs	r3, r2
 8009ccc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	68ba      	ldr	r2, [r7, #8]
 8009cd4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	2201      	movs	r2, #1
 8009cda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	2200      	movs	r2, #0
 8009ce2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009ce6:	2300      	movs	r3, #0
}
 8009ce8:	4618      	mov	r0, r3
 8009cea:	3714      	adds	r7, #20
 8009cec:	46bd      	mov	sp, r7
 8009cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cf2:	4770      	bx	lr
 8009cf4:	40012c00 	.word	0x40012c00
 8009cf8:	40013400 	.word	0x40013400
 8009cfc:	40000400 	.word	0x40000400
 8009d00:	40000800 	.word	0x40000800
 8009d04:	40014000 	.word	0x40014000

08009d08 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009d08:	b480      	push	{r7}
 8009d0a:	b085      	sub	sp, #20
 8009d0c:	af00      	add	r7, sp, #0
 8009d0e:	6078      	str	r0, [r7, #4]
 8009d10:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8009d12:	2300      	movs	r3, #0
 8009d14:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009d1c:	2b01      	cmp	r3, #1
 8009d1e:	d101      	bne.n	8009d24 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8009d20:	2302      	movs	r3, #2
 8009d22:	e087      	b.n	8009e34 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	2201      	movs	r2, #1
 8009d28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8009d32:	683b      	ldr	r3, [r7, #0]
 8009d34:	68db      	ldr	r3, [r3, #12]
 8009d36:	4313      	orrs	r3, r2
 8009d38:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009d40:	683b      	ldr	r3, [r7, #0]
 8009d42:	689b      	ldr	r3, [r3, #8]
 8009d44:	4313      	orrs	r3, r2
 8009d46:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8009d4e:	683b      	ldr	r3, [r7, #0]
 8009d50:	685b      	ldr	r3, [r3, #4]
 8009d52:	4313      	orrs	r3, r2
 8009d54:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8009d5c:	683b      	ldr	r3, [r7, #0]
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	4313      	orrs	r3, r2
 8009d62:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009d6a:	683b      	ldr	r3, [r7, #0]
 8009d6c:	691b      	ldr	r3, [r3, #16]
 8009d6e:	4313      	orrs	r3, r2
 8009d70:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8009d78:	683b      	ldr	r3, [r7, #0]
 8009d7a:	695b      	ldr	r3, [r3, #20]
 8009d7c:	4313      	orrs	r3, r2
 8009d7e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8009d86:	683b      	ldr	r3, [r7, #0]
 8009d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009d8a:	4313      	orrs	r3, r2
 8009d8c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8009d94:	683b      	ldr	r3, [r7, #0]
 8009d96:	699b      	ldr	r3, [r3, #24]
 8009d98:	041b      	lsls	r3, r3, #16
 8009d9a:	4313      	orrs	r3, r2
 8009d9c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	4a27      	ldr	r2, [pc, #156]	; (8009e40 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8009da4:	4293      	cmp	r3, r2
 8009da6:	d004      	beq.n	8009db2 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	4a25      	ldr	r2, [pc, #148]	; (8009e44 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8009dae:	4293      	cmp	r3, r2
 8009db0:	d106      	bne.n	8009dc0 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8009db8:	683b      	ldr	r3, [r7, #0]
 8009dba:	69db      	ldr	r3, [r3, #28]
 8009dbc:	4313      	orrs	r3, r2
 8009dbe:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	4a1e      	ldr	r2, [pc, #120]	; (8009e40 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8009dc6:	4293      	cmp	r3, r2
 8009dc8:	d004      	beq.n	8009dd4 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	4a1d      	ldr	r2, [pc, #116]	; (8009e44 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8009dd0:	4293      	cmp	r3, r2
 8009dd2:	d126      	bne.n	8009e22 <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8009dda:	683b      	ldr	r3, [r7, #0]
 8009ddc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009dde:	051b      	lsls	r3, r3, #20
 8009de0:	4313      	orrs	r3, r2
 8009de2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8009dea:	683b      	ldr	r3, [r7, #0]
 8009dec:	6a1b      	ldr	r3, [r3, #32]
 8009dee:	4313      	orrs	r3, r2
 8009df0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8009df8:	683b      	ldr	r3, [r7, #0]
 8009dfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009dfc:	4313      	orrs	r3, r2
 8009dfe:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	4a0e      	ldr	r2, [pc, #56]	; (8009e40 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8009e06:	4293      	cmp	r3, r2
 8009e08:	d004      	beq.n	8009e14 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	4a0d      	ldr	r2, [pc, #52]	; (8009e44 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8009e10:	4293      	cmp	r3, r2
 8009e12:	d106      	bne.n	8009e22 <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8009e14:	68fb      	ldr	r3, [r7, #12]
 8009e16:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8009e1a:	683b      	ldr	r3, [r7, #0]
 8009e1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e1e:	4313      	orrs	r3, r2
 8009e20:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	68fa      	ldr	r2, [r7, #12]
 8009e28:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	2200      	movs	r2, #0
 8009e2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009e32:	2300      	movs	r3, #0
}
 8009e34:	4618      	mov	r0, r3
 8009e36:	3714      	adds	r7, #20
 8009e38:	46bd      	mov	sp, r7
 8009e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e3e:	4770      	bx	lr
 8009e40:	40012c00 	.word	0x40012c00
 8009e44:	40013400 	.word	0x40013400

08009e48 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8009e48:	b480      	push	{r7}
 8009e4a:	b087      	sub	sp, #28
 8009e4c:	af00      	add	r7, sp, #0
 8009e4e:	60f8      	str	r0, [r7, #12]
 8009e50:	60b9      	str	r1, [r7, #8]
 8009e52:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009e54:	68bb      	ldr	r3, [r7, #8]
 8009e56:	f003 031f 	and.w	r3, r3, #31
 8009e5a:	2204      	movs	r2, #4
 8009e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8009e60:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	6a1a      	ldr	r2, [r3, #32]
 8009e66:	697b      	ldr	r3, [r7, #20]
 8009e68:	43db      	mvns	r3, r3
 8009e6a:	401a      	ands	r2, r3
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	6a1a      	ldr	r2, [r3, #32]
 8009e74:	68bb      	ldr	r3, [r7, #8]
 8009e76:	f003 031f 	and.w	r3, r3, #31
 8009e7a:	6879      	ldr	r1, [r7, #4]
 8009e7c:	fa01 f303 	lsl.w	r3, r1, r3
 8009e80:	431a      	orrs	r2, r3
 8009e82:	68fb      	ldr	r3, [r7, #12]
 8009e84:	621a      	str	r2, [r3, #32]
}
 8009e86:	bf00      	nop
 8009e88:	371c      	adds	r7, #28
 8009e8a:	46bd      	mov	sp, r7
 8009e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e90:	4770      	bx	lr

08009e92 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009e92:	b580      	push	{r7, lr}
 8009e94:	b082      	sub	sp, #8
 8009e96:	af00      	add	r7, sp, #0
 8009e98:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d101      	bne.n	8009ea4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009ea0:	2301      	movs	r3, #1
 8009ea2:	e042      	b.n	8009f2a <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d106      	bne.n	8009ebc <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	2200      	movs	r2, #0
 8009eb2:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009eb6:	6878      	ldr	r0, [r7, #4]
 8009eb8:	f7fa fae4 	bl	8004484 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	2224      	movs	r2, #36	; 0x24
 8009ec0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  __HAL_UART_DISABLE(huart);
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	681a      	ldr	r2, [r3, #0]
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	f022 0201 	bic.w	r2, r2, #1
 8009ed2:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009ed4:	6878      	ldr	r0, [r7, #4]
 8009ed6:	f000 fa7f 	bl	800a3d8 <UART_SetConfig>
 8009eda:	4603      	mov	r3, r0
 8009edc:	2b01      	cmp	r3, #1
 8009ede:	d101      	bne.n	8009ee4 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8009ee0:	2301      	movs	r3, #1
 8009ee2:	e022      	b.n	8009f2a <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	d002      	beq.n	8009ef2 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8009eec:	6878      	ldr	r0, [r7, #4]
 8009eee:	f001 fc2d 	bl	800b74c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	685a      	ldr	r2, [r3, #4]
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009f00:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	689a      	ldr	r2, [r3, #8]
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009f10:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	681a      	ldr	r2, [r3, #0]
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	f042 0201 	orr.w	r2, r2, #1
 8009f20:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009f22:	6878      	ldr	r0, [r7, #4]
 8009f24:	f001 fcb4 	bl	800b890 <UART_CheckIdleState>
 8009f28:	4603      	mov	r3, r0
}
 8009f2a:	4618      	mov	r0, r3
 8009f2c:	3708      	adds	r7, #8
 8009f2e:	46bd      	mov	sp, r7
 8009f30:	bd80      	pop	{r7, pc}
	...

08009f34 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009f34:	b480      	push	{r7}
 8009f36:	b085      	sub	sp, #20
 8009f38:	af00      	add	r7, sp, #0
 8009f3a:	60f8      	str	r0, [r7, #12]
 8009f3c:	60b9      	str	r1, [r7, #8]
 8009f3e:	4613      	mov	r3, r2
 8009f40:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009f48:	2b20      	cmp	r3, #32
 8009f4a:	f040 80bc 	bne.w	800a0c6 <HAL_UART_Receive_IT+0x192>
  {
    if ((pData == NULL) || (Size == 0U))
 8009f4e:	68bb      	ldr	r3, [r7, #8]
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	d002      	beq.n	8009f5a <HAL_UART_Receive_IT+0x26>
 8009f54:	88fb      	ldrh	r3, [r7, #6]
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d101      	bne.n	8009f5e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8009f5a:	2301      	movs	r3, #1
 8009f5c:	e0b4      	b.n	800a0c8 <HAL_UART_Receive_IT+0x194>
    }

    __HAL_LOCK(huart);
 8009f5e:	68fb      	ldr	r3, [r7, #12]
 8009f60:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8009f64:	2b01      	cmp	r3, #1
 8009f66:	d101      	bne.n	8009f6c <HAL_UART_Receive_IT+0x38>
 8009f68:	2302      	movs	r3, #2
 8009f6a:	e0ad      	b.n	800a0c8 <HAL_UART_Receive_IT+0x194>
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	2201      	movs	r2, #1
 8009f70:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    huart->pRxBuffPtr  = pData;
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	68ba      	ldr	r2, [r7, #8]
 8009f78:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferSize  = Size;
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	88fa      	ldrh	r2, [r7, #6]
 8009f7e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    huart->RxXferCount = Size;
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	88fa      	ldrh	r2, [r7, #6]
 8009f86:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    huart->RxISR       = NULL;
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	2200      	movs	r2, #0
 8009f8e:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	689b      	ldr	r3, [r3, #8]
 8009f94:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009f98:	d10e      	bne.n	8009fb8 <HAL_UART_Receive_IT+0x84>
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	691b      	ldr	r3, [r3, #16]
 8009f9e:	2b00      	cmp	r3, #0
 8009fa0:	d105      	bne.n	8009fae <HAL_UART_Receive_IT+0x7a>
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	f240 12ff 	movw	r2, #511	; 0x1ff
 8009fa8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8009fac:	e02d      	b.n	800a00a <HAL_UART_Receive_IT+0xd6>
 8009fae:	68fb      	ldr	r3, [r7, #12]
 8009fb0:	22ff      	movs	r2, #255	; 0xff
 8009fb2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8009fb6:	e028      	b.n	800a00a <HAL_UART_Receive_IT+0xd6>
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	689b      	ldr	r3, [r3, #8]
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d10d      	bne.n	8009fdc <HAL_UART_Receive_IT+0xa8>
 8009fc0:	68fb      	ldr	r3, [r7, #12]
 8009fc2:	691b      	ldr	r3, [r3, #16]
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	d104      	bne.n	8009fd2 <HAL_UART_Receive_IT+0x9e>
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	22ff      	movs	r2, #255	; 0xff
 8009fcc:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8009fd0:	e01b      	b.n	800a00a <HAL_UART_Receive_IT+0xd6>
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	227f      	movs	r2, #127	; 0x7f
 8009fd6:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8009fda:	e016      	b.n	800a00a <HAL_UART_Receive_IT+0xd6>
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	689b      	ldr	r3, [r3, #8]
 8009fe0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009fe4:	d10d      	bne.n	800a002 <HAL_UART_Receive_IT+0xce>
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	691b      	ldr	r3, [r3, #16]
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d104      	bne.n	8009ff8 <HAL_UART_Receive_IT+0xc4>
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	227f      	movs	r2, #127	; 0x7f
 8009ff2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8009ff6:	e008      	b.n	800a00a <HAL_UART_Receive_IT+0xd6>
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	223f      	movs	r2, #63	; 0x3f
 8009ffc:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800a000:	e003      	b.n	800a00a <HAL_UART_Receive_IT+0xd6>
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	2200      	movs	r2, #0
 800a006:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	2200      	movs	r2, #0
 800a00e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	2222      	movs	r2, #34	; 0x22
 800a016:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	689a      	ldr	r2, [r3, #8]
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	f042 0201 	orr.w	r2, r2, #1
 800a028:	609a      	str	r2, [r3, #8]

    /* Configure Rx interrupt processing*/
    if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a02e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a032:	d12a      	bne.n	800a08a <HAL_UART_Receive_IT+0x156>
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800a03a:	88fa      	ldrh	r2, [r7, #6]
 800a03c:	429a      	cmp	r2, r3
 800a03e:	d324      	bcc.n	800a08a <HAL_UART_Receive_IT+0x156>
    {
      /* Set the Rx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a040:	68fb      	ldr	r3, [r7, #12]
 800a042:	689b      	ldr	r3, [r3, #8]
 800a044:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a048:	d107      	bne.n	800a05a <HAL_UART_Receive_IT+0x126>
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	691b      	ldr	r3, [r3, #16]
 800a04e:	2b00      	cmp	r3, #0
 800a050:	d103      	bne.n	800a05a <HAL_UART_Receive_IT+0x126>
      {
        huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	4a1f      	ldr	r2, [pc, #124]	; (800a0d4 <HAL_UART_Receive_IT+0x1a0>)
 800a056:	66da      	str	r2, [r3, #108]	; 0x6c
 800a058:	e002      	b.n	800a060 <HAL_UART_Receive_IT+0x12c>
      }
      else
      {
        huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	4a1e      	ldr	r2, [pc, #120]	; (800a0d8 <HAL_UART_Receive_IT+0x1a4>)
 800a05e:	66da      	str	r2, [r3, #108]	; 0x6c
      }

      __HAL_UNLOCK(huart);
 800a060:	68fb      	ldr	r3, [r7, #12]
 800a062:	2200      	movs	r2, #0
 800a064:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

      /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	681a      	ldr	r2, [r3, #0]
 800a06e:	68fb      	ldr	r3, [r7, #12]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a076:	601a      	str	r2, [r3, #0]
      SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	689a      	ldr	r2, [r3, #8]
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800a086:	609a      	str	r2, [r3, #8]
 800a088:	e01b      	b.n	800a0c2 <HAL_UART_Receive_IT+0x18e>
    }
    else
    {
      /* Set the Rx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a08a:	68fb      	ldr	r3, [r7, #12]
 800a08c:	689b      	ldr	r3, [r3, #8]
 800a08e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a092:	d107      	bne.n	800a0a4 <HAL_UART_Receive_IT+0x170>
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	691b      	ldr	r3, [r3, #16]
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d103      	bne.n	800a0a4 <HAL_UART_Receive_IT+0x170>
      {
        huart->RxISR = UART_RxISR_16BIT;
 800a09c:	68fb      	ldr	r3, [r7, #12]
 800a09e:	4a0f      	ldr	r2, [pc, #60]	; (800a0dc <HAL_UART_Receive_IT+0x1a8>)
 800a0a0:	66da      	str	r2, [r3, #108]	; 0x6c
 800a0a2:	e002      	b.n	800a0aa <HAL_UART_Receive_IT+0x176>
      }
      else
      {
        huart->RxISR = UART_RxISR_8BIT;
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	4a0e      	ldr	r2, [pc, #56]	; (800a0e0 <HAL_UART_Receive_IT+0x1ac>)
 800a0a8:	66da      	str	r2, [r3, #108]	; 0x6c
      }

      __HAL_UNLOCK(huart);
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	2200      	movs	r2, #0
 800a0ae:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

      /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800a0b2:	68fb      	ldr	r3, [r7, #12]
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	681a      	ldr	r2, [r3, #0]
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 800a0c0:	601a      	str	r2, [r3, #0]
    }

    return HAL_OK;
 800a0c2:	2300      	movs	r3, #0
 800a0c4:	e000      	b.n	800a0c8 <HAL_UART_Receive_IT+0x194>
  }
  else
  {
    return HAL_BUSY;
 800a0c6:	2302      	movs	r3, #2
  }
}
 800a0c8:	4618      	mov	r0, r3
 800a0ca:	3714      	adds	r7, #20
 800a0cc:	46bd      	mov	sp, r7
 800a0ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0d2:	4770      	bx	lr
 800a0d4:	0800bcb9 	.word	0x0800bcb9
 800a0d8:	0800bbb1 	.word	0x0800bbb1
 800a0dc:	0800bb05 	.word	0x0800bb05
 800a0e0:	0800ba5b 	.word	0x0800ba5b

0800a0e4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a0e4:	b580      	push	{r7, lr}
 800a0e6:	b088      	sub	sp, #32
 800a0e8:	af00      	add	r7, sp, #0
 800a0ea:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	69db      	ldr	r3, [r3, #28]
 800a0f2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	689b      	ldr	r3, [r3, #8]
 800a102:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 800a104:	69fb      	ldr	r3, [r7, #28]
 800a106:	f003 030f 	and.w	r3, r3, #15
 800a10a:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800a10c:	693b      	ldr	r3, [r7, #16]
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d118      	bne.n	800a144 <HAL_UART_IRQHandler+0x60>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a112:	69fb      	ldr	r3, [r7, #28]
 800a114:	f003 0320 	and.w	r3, r3, #32
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d013      	beq.n	800a144 <HAL_UART_IRQHandler+0x60>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a11c:	69bb      	ldr	r3, [r7, #24]
 800a11e:	f003 0320 	and.w	r3, r3, #32
 800a122:	2b00      	cmp	r3, #0
 800a124:	d104      	bne.n	800a130 <HAL_UART_IRQHandler+0x4c>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a126:	697b      	ldr	r3, [r7, #20]
 800a128:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d009      	beq.n	800a144 <HAL_UART_IRQHandler+0x60>
    {
      if (huart->RxISR != NULL)
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a134:	2b00      	cmp	r3, #0
 800a136:	f000 812e 	beq.w	800a396 <HAL_UART_IRQHandler+0x2b2>
      {
        huart->RxISR(huart);
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a13e:	6878      	ldr	r0, [r7, #4]
 800a140:	4798      	blx	r3
      }
      return;
 800a142:	e128      	b.n	800a396 <HAL_UART_IRQHandler+0x2b2>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800a144:	693b      	ldr	r3, [r7, #16]
 800a146:	2b00      	cmp	r3, #0
 800a148:	f000 80d1 	beq.w	800a2ee <HAL_UART_IRQHandler+0x20a>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800a14c:	697a      	ldr	r2, [r7, #20]
 800a14e:	4b96      	ldr	r3, [pc, #600]	; (800a3a8 <HAL_UART_IRQHandler+0x2c4>)
 800a150:	4013      	ands	r3, r2
 800a152:	2b00      	cmp	r3, #0
 800a154:	d105      	bne.n	800a162 <HAL_UART_IRQHandler+0x7e>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE)) != 0U))))
 800a156:	69bb      	ldr	r3, [r7, #24]
 800a158:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	f000 80c6 	beq.w	800a2ee <HAL_UART_IRQHandler+0x20a>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a162:	69fb      	ldr	r3, [r7, #28]
 800a164:	f003 0301 	and.w	r3, r3, #1
 800a168:	2b00      	cmp	r3, #0
 800a16a:	d010      	beq.n	800a18e <HAL_UART_IRQHandler+0xaa>
 800a16c:	69bb      	ldr	r3, [r7, #24]
 800a16e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a172:	2b00      	cmp	r3, #0
 800a174:	d00b      	beq.n	800a18e <HAL_UART_IRQHandler+0xaa>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	2201      	movs	r2, #1
 800a17c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a184:	f043 0201 	orr.w	r2, r3, #1
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a18e:	69fb      	ldr	r3, [r7, #28]
 800a190:	f003 0302 	and.w	r3, r3, #2
 800a194:	2b00      	cmp	r3, #0
 800a196:	d010      	beq.n	800a1ba <HAL_UART_IRQHandler+0xd6>
 800a198:	697b      	ldr	r3, [r7, #20]
 800a19a:	f003 0301 	and.w	r3, r3, #1
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	d00b      	beq.n	800a1ba <HAL_UART_IRQHandler+0xd6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	2202      	movs	r2, #2
 800a1a8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a1b0:	f043 0204 	orr.w	r2, r3, #4
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a1ba:	69fb      	ldr	r3, [r7, #28]
 800a1bc:	f003 0304 	and.w	r3, r3, #4
 800a1c0:	2b00      	cmp	r3, #0
 800a1c2:	d010      	beq.n	800a1e6 <HAL_UART_IRQHandler+0x102>
 800a1c4:	697b      	ldr	r3, [r7, #20]
 800a1c6:	f003 0301 	and.w	r3, r3, #1
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d00b      	beq.n	800a1e6 <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	2204      	movs	r2, #4
 800a1d4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a1dc:	f043 0202 	orr.w	r2, r3, #2
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800a1e6:	69fb      	ldr	r3, [r7, #28]
 800a1e8:	f003 0308 	and.w	r3, r3, #8
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d015      	beq.n	800a21c <HAL_UART_IRQHandler+0x138>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a1f0:	69bb      	ldr	r3, [r7, #24]
 800a1f2:	f003 0320 	and.w	r3, r3, #32
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d104      	bne.n	800a204 <HAL_UART_IRQHandler+0x120>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800a1fa:	697a      	ldr	r2, [r7, #20]
 800a1fc:	4b6a      	ldr	r3, [pc, #424]	; (800a3a8 <HAL_UART_IRQHandler+0x2c4>)
 800a1fe:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a200:	2b00      	cmp	r3, #0
 800a202:	d00b      	beq.n	800a21c <HAL_UART_IRQHandler+0x138>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	2208      	movs	r2, #8
 800a20a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a212:	f043 0208 	orr.w	r2, r3, #8
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a222:	2b00      	cmp	r3, #0
 800a224:	f000 80b9 	beq.w	800a39a <HAL_UART_IRQHandler+0x2b6>
    {
      /* UART in mode Receiver ---------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a228:	69fb      	ldr	r3, [r7, #28]
 800a22a:	f003 0320 	and.w	r3, r3, #32
 800a22e:	2b00      	cmp	r3, #0
 800a230:	d011      	beq.n	800a256 <HAL_UART_IRQHandler+0x172>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a232:	69bb      	ldr	r3, [r7, #24]
 800a234:	f003 0320 	and.w	r3, r3, #32
 800a238:	2b00      	cmp	r3, #0
 800a23a:	d104      	bne.n	800a246 <HAL_UART_IRQHandler+0x162>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a23c:	697b      	ldr	r3, [r7, #20]
 800a23e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a242:	2b00      	cmp	r3, #0
 800a244:	d007      	beq.n	800a256 <HAL_UART_IRQHandler+0x172>
      {
        if (huart->RxISR != NULL)
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d003      	beq.n	800a256 <HAL_UART_IRQHandler+0x172>
        {
          huart->RxISR(huart);
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a252:	6878      	ldr	r0, [r7, #4]
 800a254:	4798      	blx	r3
        }
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      errorcode = huart->ErrorCode;
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a25c:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	689b      	ldr	r3, [r3, #8]
 800a264:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a268:	2b40      	cmp	r3, #64	; 0x40
 800a26a:	d004      	beq.n	800a276 <HAL_UART_IRQHandler+0x192>
          ((errorcode & HAL_UART_ERROR_ORE) != 0U))
 800a26c:	68fb      	ldr	r3, [r7, #12]
 800a26e:	f003 0308 	and.w	r3, r3, #8
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a272:	2b00      	cmp	r3, #0
 800a274:	d031      	beq.n	800a2da <HAL_UART_IRQHandler+0x1f6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a276:	6878      	ldr	r0, [r7, #4]
 800a278:	f001 fb9c 	bl	800b9b4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	689b      	ldr	r3, [r3, #8]
 800a282:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a286:	2b40      	cmp	r3, #64	; 0x40
 800a288:	d123      	bne.n	800a2d2 <HAL_UART_IRQHandler+0x1ee>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	689a      	ldr	r2, [r3, #8]
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	681b      	ldr	r3, [r3, #0]
 800a294:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a298:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	d013      	beq.n	800a2ca <HAL_UART_IRQHandler+0x1e6>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a2a6:	4a41      	ldr	r2, [pc, #260]	; (800a3ac <HAL_UART_IRQHandler+0x2c8>)
 800a2a8:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a2ae:	4618      	mov	r0, r3
 800a2b0:	f7fc f8b9 	bl	8006426 <HAL_DMA_Abort_IT>
 800a2b4:	4603      	mov	r3, r0
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d017      	beq.n	800a2ea <HAL_UART_IRQHandler+0x206>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a2be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a2c0:	687a      	ldr	r2, [r7, #4]
 800a2c2:	6f92      	ldr	r2, [r2, #120]	; 0x78
 800a2c4:	4610      	mov	r0, r2
 800a2c6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a2c8:	e00f      	b.n	800a2ea <HAL_UART_IRQHandler+0x206>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a2ca:	6878      	ldr	r0, [r7, #4]
 800a2cc:	f000 f87a 	bl	800a3c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a2d0:	e00b      	b.n	800a2ea <HAL_UART_IRQHandler+0x206>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a2d2:	6878      	ldr	r0, [r7, #4]
 800a2d4:	f000 f876 	bl	800a3c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a2d8:	e007      	b.n	800a2ea <HAL_UART_IRQHandler+0x206>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a2da:	6878      	ldr	r0, [r7, #4]
 800a2dc:	f000 f872 	bl	800a3c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	2200      	movs	r2, #0
 800a2e4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      }
    }
    return;
 800a2e8:	e057      	b.n	800a39a <HAL_UART_IRQHandler+0x2b6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a2ea:	bf00      	nop
    return;
 800a2ec:	e055      	b.n	800a39a <HAL_UART_IRQHandler+0x2b6>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800a2ee:	69fb      	ldr	r3, [r7, #28]
 800a2f0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	d00d      	beq.n	800a314 <HAL_UART_IRQHandler+0x230>
 800a2f8:	697b      	ldr	r3, [r7, #20]
 800a2fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d008      	beq.n	800a314 <HAL_UART_IRQHandler+0x230>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800a30a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800a30c:	6878      	ldr	r0, [r7, #4]
 800a30e:	f001 fd57 	bl	800bdc0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a312:	e045      	b.n	800a3a0 <HAL_UART_IRQHandler+0x2bc>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800a314:	69fb      	ldr	r3, [r7, #28]
 800a316:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d012      	beq.n	800a344 <HAL_UART_IRQHandler+0x260>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800a31e:	69bb      	ldr	r3, [r7, #24]
 800a320:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a324:	2b00      	cmp	r3, #0
 800a326:	d104      	bne.n	800a332 <HAL_UART_IRQHandler+0x24e>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800a328:	697b      	ldr	r3, [r7, #20]
 800a32a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d008      	beq.n	800a344 <HAL_UART_IRQHandler+0x260>
  {
    if (huart->TxISR != NULL)
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a336:	2b00      	cmp	r3, #0
 800a338:	d031      	beq.n	800a39e <HAL_UART_IRQHandler+0x2ba>
    {
      huart->TxISR(huart);
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a33e:	6878      	ldr	r0, [r7, #4]
 800a340:	4798      	blx	r3
    }
    return;
 800a342:	e02c      	b.n	800a39e <HAL_UART_IRQHandler+0x2ba>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800a344:	69fb      	ldr	r3, [r7, #28]
 800a346:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a34a:	2b00      	cmp	r3, #0
 800a34c:	d008      	beq.n	800a360 <HAL_UART_IRQHandler+0x27c>
 800a34e:	69bb      	ldr	r3, [r7, #24]
 800a350:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a354:	2b00      	cmp	r3, #0
 800a356:	d003      	beq.n	800a360 <HAL_UART_IRQHandler+0x27c>
  {
    UART_EndTransmit_IT(huart);
 800a358:	6878      	ldr	r0, [r7, #4]
 800a35a:	f001 fb64 	bl	800ba26 <UART_EndTransmit_IT>
    return;
 800a35e:	e01f      	b.n	800a3a0 <HAL_UART_IRQHandler+0x2bc>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800a360:	69fb      	ldr	r3, [r7, #28]
 800a362:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a366:	2b00      	cmp	r3, #0
 800a368:	d008      	beq.n	800a37c <HAL_UART_IRQHandler+0x298>
 800a36a:	69bb      	ldr	r3, [r7, #24]
 800a36c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800a370:	2b00      	cmp	r3, #0
 800a372:	d003      	beq.n	800a37c <HAL_UART_IRQHandler+0x298>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800a374:	6878      	ldr	r0, [r7, #4]
 800a376:	f001 fd37 	bl	800bde8 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a37a:	e011      	b.n	800a3a0 <HAL_UART_IRQHandler+0x2bc>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800a37c:	69fb      	ldr	r3, [r7, #28]
 800a37e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a382:	2b00      	cmp	r3, #0
 800a384:	d00c      	beq.n	800a3a0 <HAL_UART_IRQHandler+0x2bc>
 800a386:	69bb      	ldr	r3, [r7, #24]
 800a388:	2b00      	cmp	r3, #0
 800a38a:	da09      	bge.n	800a3a0 <HAL_UART_IRQHandler+0x2bc>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800a38c:	6878      	ldr	r0, [r7, #4]
 800a38e:	f001 fd21 	bl	800bdd4 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a392:	bf00      	nop
 800a394:	e004      	b.n	800a3a0 <HAL_UART_IRQHandler+0x2bc>
      return;
 800a396:	bf00      	nop
 800a398:	e002      	b.n	800a3a0 <HAL_UART_IRQHandler+0x2bc>
    return;
 800a39a:	bf00      	nop
 800a39c:	e000      	b.n	800a3a0 <HAL_UART_IRQHandler+0x2bc>
    return;
 800a39e:	bf00      	nop
  }
}
 800a3a0:	3720      	adds	r7, #32
 800a3a2:	46bd      	mov	sp, r7
 800a3a4:	bd80      	pop	{r7, pc}
 800a3a6:	bf00      	nop
 800a3a8:	10000001 	.word	0x10000001
 800a3ac:	0800b9fb 	.word	0x0800b9fb

0800a3b0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a3b0:	b480      	push	{r7}
 800a3b2:	b083      	sub	sp, #12
 800a3b4:	af00      	add	r7, sp, #0
 800a3b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800a3b8:	bf00      	nop
 800a3ba:	370c      	adds	r7, #12
 800a3bc:	46bd      	mov	sp, r7
 800a3be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3c2:	4770      	bx	lr

0800a3c4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a3c4:	b480      	push	{r7}
 800a3c6:	b083      	sub	sp, #12
 800a3c8:	af00      	add	r7, sp, #0
 800a3ca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800a3cc:	bf00      	nop
 800a3ce:	370c      	adds	r7, #12
 800a3d0:	46bd      	mov	sp, r7
 800a3d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3d6:	4770      	bx	lr

0800a3d8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a3d8:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 800a3dc:	b08a      	sub	sp, #40	; 0x28
 800a3de:	af00      	add	r7, sp, #0
 800a3e0:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 800a3e2:	2300      	movs	r3, #0
 800a3e4:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef ret               = HAL_OK;
 800a3e6:	2300      	movs	r3, #0
 800a3e8:	76fb      	strb	r3, [r7, #27]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 800a3ea:	2300      	movs	r3, #0
 800a3ec:	617b      	str	r3, [r7, #20]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	689a      	ldr	r2, [r3, #8]
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	691b      	ldr	r3, [r3, #16]
 800a3f6:	431a      	orrs	r2, r3
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	695b      	ldr	r3, [r3, #20]
 800a3fc:	431a      	orrs	r2, r3
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	69db      	ldr	r3, [r3, #28]
 800a402:	4313      	orrs	r3, r2
 800a404:	627b      	str	r3, [r7, #36]	; 0x24
  tmpreg |= (uint32_t)huart->FifoMode;
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a40a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a40c:	4313      	orrs	r3, r2
 800a40e:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	681a      	ldr	r2, [r3, #0]
 800a416:	4ba4      	ldr	r3, [pc, #656]	; (800a6a8 <UART_SetConfig+0x2d0>)
 800a418:	4013      	ands	r3, r2
 800a41a:	687a      	ldr	r2, [r7, #4]
 800a41c:	6812      	ldr	r2, [r2, #0]
 800a41e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a420:	430b      	orrs	r3, r1
 800a422:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	685b      	ldr	r3, [r3, #4]
 800a42a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	68da      	ldr	r2, [r3, #12]
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	430a      	orrs	r2, r1
 800a438:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	699b      	ldr	r3, [r3, #24]
 800a43e:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	4a99      	ldr	r2, [pc, #612]	; (800a6ac <UART_SetConfig+0x2d4>)
 800a446:	4293      	cmp	r3, r2
 800a448:	d004      	beq.n	800a454 <UART_SetConfig+0x7c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	6a1b      	ldr	r3, [r3, #32]
 800a44e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a450:	4313      	orrs	r3, r2
 800a452:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	689b      	ldr	r3, [r3, #8]
 800a45a:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800a45e:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800a462:	687a      	ldr	r2, [r7, #4]
 800a464:	6812      	ldr	r2, [r2, #0]
 800a466:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a468:	430b      	orrs	r3, r1
 800a46a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a472:	f023 010f 	bic.w	r1, r3, #15
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	430a      	orrs	r2, r1
 800a480:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	681b      	ldr	r3, [r3, #0]
 800a486:	4a8a      	ldr	r2, [pc, #552]	; (800a6b0 <UART_SetConfig+0x2d8>)
 800a488:	4293      	cmp	r3, r2
 800a48a:	d126      	bne.n	800a4da <UART_SetConfig+0x102>
 800a48c:	4b89      	ldr	r3, [pc, #548]	; (800a6b4 <UART_SetConfig+0x2dc>)
 800a48e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a492:	f003 0303 	and.w	r3, r3, #3
 800a496:	2b03      	cmp	r3, #3
 800a498:	d81a      	bhi.n	800a4d0 <UART_SetConfig+0xf8>
 800a49a:	a201      	add	r2, pc, #4	; (adr r2, 800a4a0 <UART_SetConfig+0xc8>)
 800a49c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4a0:	0800a4b1 	.word	0x0800a4b1
 800a4a4:	0800a4c1 	.word	0x0800a4c1
 800a4a8:	0800a4b9 	.word	0x0800a4b9
 800a4ac:	0800a4c9 	.word	0x0800a4c9
 800a4b0:	2301      	movs	r3, #1
 800a4b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a4b6:	e0d6      	b.n	800a666 <UART_SetConfig+0x28e>
 800a4b8:	2302      	movs	r3, #2
 800a4ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a4be:	e0d2      	b.n	800a666 <UART_SetConfig+0x28e>
 800a4c0:	2304      	movs	r3, #4
 800a4c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a4c6:	e0ce      	b.n	800a666 <UART_SetConfig+0x28e>
 800a4c8:	2308      	movs	r3, #8
 800a4ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a4ce:	e0ca      	b.n	800a666 <UART_SetConfig+0x28e>
 800a4d0:	2310      	movs	r3, #16
 800a4d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a4d6:	bf00      	nop
 800a4d8:	e0c5      	b.n	800a666 <UART_SetConfig+0x28e>
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	4a76      	ldr	r2, [pc, #472]	; (800a6b8 <UART_SetConfig+0x2e0>)
 800a4e0:	4293      	cmp	r3, r2
 800a4e2:	d138      	bne.n	800a556 <UART_SetConfig+0x17e>
 800a4e4:	4b73      	ldr	r3, [pc, #460]	; (800a6b4 <UART_SetConfig+0x2dc>)
 800a4e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a4ea:	f003 030c 	and.w	r3, r3, #12
 800a4ee:	2b0c      	cmp	r3, #12
 800a4f0:	d82c      	bhi.n	800a54c <UART_SetConfig+0x174>
 800a4f2:	a201      	add	r2, pc, #4	; (adr r2, 800a4f8 <UART_SetConfig+0x120>)
 800a4f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4f8:	0800a52d 	.word	0x0800a52d
 800a4fc:	0800a54d 	.word	0x0800a54d
 800a500:	0800a54d 	.word	0x0800a54d
 800a504:	0800a54d 	.word	0x0800a54d
 800a508:	0800a53d 	.word	0x0800a53d
 800a50c:	0800a54d 	.word	0x0800a54d
 800a510:	0800a54d 	.word	0x0800a54d
 800a514:	0800a54d 	.word	0x0800a54d
 800a518:	0800a535 	.word	0x0800a535
 800a51c:	0800a54d 	.word	0x0800a54d
 800a520:	0800a54d 	.word	0x0800a54d
 800a524:	0800a54d 	.word	0x0800a54d
 800a528:	0800a545 	.word	0x0800a545
 800a52c:	2300      	movs	r3, #0
 800a52e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a532:	e098      	b.n	800a666 <UART_SetConfig+0x28e>
 800a534:	2302      	movs	r3, #2
 800a536:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a53a:	e094      	b.n	800a666 <UART_SetConfig+0x28e>
 800a53c:	2304      	movs	r3, #4
 800a53e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a542:	e090      	b.n	800a666 <UART_SetConfig+0x28e>
 800a544:	2308      	movs	r3, #8
 800a546:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a54a:	e08c      	b.n	800a666 <UART_SetConfig+0x28e>
 800a54c:	2310      	movs	r3, #16
 800a54e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a552:	bf00      	nop
 800a554:	e087      	b.n	800a666 <UART_SetConfig+0x28e>
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	4a58      	ldr	r2, [pc, #352]	; (800a6bc <UART_SetConfig+0x2e4>)
 800a55c:	4293      	cmp	r3, r2
 800a55e:	d125      	bne.n	800a5ac <UART_SetConfig+0x1d4>
 800a560:	4b54      	ldr	r3, [pc, #336]	; (800a6b4 <UART_SetConfig+0x2dc>)
 800a562:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a566:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800a56a:	2b10      	cmp	r3, #16
 800a56c:	d011      	beq.n	800a592 <UART_SetConfig+0x1ba>
 800a56e:	2b10      	cmp	r3, #16
 800a570:	d802      	bhi.n	800a578 <UART_SetConfig+0x1a0>
 800a572:	2b00      	cmp	r3, #0
 800a574:	d005      	beq.n	800a582 <UART_SetConfig+0x1aa>
 800a576:	e014      	b.n	800a5a2 <UART_SetConfig+0x1ca>
 800a578:	2b20      	cmp	r3, #32
 800a57a:	d006      	beq.n	800a58a <UART_SetConfig+0x1b2>
 800a57c:	2b30      	cmp	r3, #48	; 0x30
 800a57e:	d00c      	beq.n	800a59a <UART_SetConfig+0x1c2>
 800a580:	e00f      	b.n	800a5a2 <UART_SetConfig+0x1ca>
 800a582:	2300      	movs	r3, #0
 800a584:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a588:	e06d      	b.n	800a666 <UART_SetConfig+0x28e>
 800a58a:	2302      	movs	r3, #2
 800a58c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a590:	e069      	b.n	800a666 <UART_SetConfig+0x28e>
 800a592:	2304      	movs	r3, #4
 800a594:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a598:	e065      	b.n	800a666 <UART_SetConfig+0x28e>
 800a59a:	2308      	movs	r3, #8
 800a59c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a5a0:	e061      	b.n	800a666 <UART_SetConfig+0x28e>
 800a5a2:	2310      	movs	r3, #16
 800a5a4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a5a8:	bf00      	nop
 800a5aa:	e05c      	b.n	800a666 <UART_SetConfig+0x28e>
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	4a43      	ldr	r2, [pc, #268]	; (800a6c0 <UART_SetConfig+0x2e8>)
 800a5b2:	4293      	cmp	r3, r2
 800a5b4:	d125      	bne.n	800a602 <UART_SetConfig+0x22a>
 800a5b6:	4b3f      	ldr	r3, [pc, #252]	; (800a6b4 <UART_SetConfig+0x2dc>)
 800a5b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a5bc:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800a5c0:	2b40      	cmp	r3, #64	; 0x40
 800a5c2:	d011      	beq.n	800a5e8 <UART_SetConfig+0x210>
 800a5c4:	2b40      	cmp	r3, #64	; 0x40
 800a5c6:	d802      	bhi.n	800a5ce <UART_SetConfig+0x1f6>
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d005      	beq.n	800a5d8 <UART_SetConfig+0x200>
 800a5cc:	e014      	b.n	800a5f8 <UART_SetConfig+0x220>
 800a5ce:	2b80      	cmp	r3, #128	; 0x80
 800a5d0:	d006      	beq.n	800a5e0 <UART_SetConfig+0x208>
 800a5d2:	2bc0      	cmp	r3, #192	; 0xc0
 800a5d4:	d00c      	beq.n	800a5f0 <UART_SetConfig+0x218>
 800a5d6:	e00f      	b.n	800a5f8 <UART_SetConfig+0x220>
 800a5d8:	2300      	movs	r3, #0
 800a5da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a5de:	e042      	b.n	800a666 <UART_SetConfig+0x28e>
 800a5e0:	2302      	movs	r3, #2
 800a5e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a5e6:	e03e      	b.n	800a666 <UART_SetConfig+0x28e>
 800a5e8:	2304      	movs	r3, #4
 800a5ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a5ee:	e03a      	b.n	800a666 <UART_SetConfig+0x28e>
 800a5f0:	2308      	movs	r3, #8
 800a5f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a5f6:	e036      	b.n	800a666 <UART_SetConfig+0x28e>
 800a5f8:	2310      	movs	r3, #16
 800a5fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a5fe:	bf00      	nop
 800a600:	e031      	b.n	800a666 <UART_SetConfig+0x28e>
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	4a29      	ldr	r2, [pc, #164]	; (800a6ac <UART_SetConfig+0x2d4>)
 800a608:	4293      	cmp	r3, r2
 800a60a:	d129      	bne.n	800a660 <UART_SetConfig+0x288>
 800a60c:	4b29      	ldr	r3, [pc, #164]	; (800a6b4 <UART_SetConfig+0x2dc>)
 800a60e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a612:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800a616:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a61a:	d014      	beq.n	800a646 <UART_SetConfig+0x26e>
 800a61c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a620:	d802      	bhi.n	800a628 <UART_SetConfig+0x250>
 800a622:	2b00      	cmp	r3, #0
 800a624:	d007      	beq.n	800a636 <UART_SetConfig+0x25e>
 800a626:	e016      	b.n	800a656 <UART_SetConfig+0x27e>
 800a628:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a62c:	d007      	beq.n	800a63e <UART_SetConfig+0x266>
 800a62e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a632:	d00c      	beq.n	800a64e <UART_SetConfig+0x276>
 800a634:	e00f      	b.n	800a656 <UART_SetConfig+0x27e>
 800a636:	2300      	movs	r3, #0
 800a638:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a63c:	e013      	b.n	800a666 <UART_SetConfig+0x28e>
 800a63e:	2302      	movs	r3, #2
 800a640:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a644:	e00f      	b.n	800a666 <UART_SetConfig+0x28e>
 800a646:	2304      	movs	r3, #4
 800a648:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a64c:	e00b      	b.n	800a666 <UART_SetConfig+0x28e>
 800a64e:	2308      	movs	r3, #8
 800a650:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a654:	e007      	b.n	800a666 <UART_SetConfig+0x28e>
 800a656:	2310      	movs	r3, #16
 800a658:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a65c:	bf00      	nop
 800a65e:	e002      	b.n	800a666 <UART_SetConfig+0x28e>
 800a660:	2310      	movs	r3, #16
 800a662:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	4a10      	ldr	r2, [pc, #64]	; (800a6ac <UART_SetConfig+0x2d4>)
 800a66c:	4293      	cmp	r3, r2
 800a66e:	f040 842e 	bne.w	800aece <UART_SetConfig+0xaf6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a672:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a676:	2b08      	cmp	r3, #8
 800a678:	f200 8169 	bhi.w	800a94e <UART_SetConfig+0x576>
 800a67c:	a201      	add	r2, pc, #4	; (adr r2, 800a684 <UART_SetConfig+0x2ac>)
 800a67e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a682:	bf00      	nop
 800a684:	0800a6c5 	.word	0x0800a6c5
 800a688:	0800a94f 	.word	0x0800a94f
 800a68c:	0800a767 	.word	0x0800a767
 800a690:	0800a94f 	.word	0x0800a94f
 800a694:	0800a7ff 	.word	0x0800a7ff
 800a698:	0800a94f 	.word	0x0800a94f
 800a69c:	0800a94f 	.word	0x0800a94f
 800a6a0:	0800a94f 	.word	0x0800a94f
 800a6a4:	0800a8a1 	.word	0x0800a8a1
 800a6a8:	cfff69f3 	.word	0xcfff69f3
 800a6ac:	40008000 	.word	0x40008000
 800a6b0:	40013800 	.word	0x40013800
 800a6b4:	40021000 	.word	0x40021000
 800a6b8:	40004400 	.word	0x40004400
 800a6bc:	40004800 	.word	0x40004800
 800a6c0:	40004c00 	.word	0x40004c00
    {
      case UART_CLOCKSOURCE_PCLK1:
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 800a6c4:	f7fd fa0c 	bl	8007ae0 <HAL_RCC_GetPCLK1Freq>
 800a6c8:	4602      	mov	r2, r0
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	d044      	beq.n	800a75c <UART_SetConfig+0x384>
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a6d6:	2b01      	cmp	r3, #1
 800a6d8:	d03e      	beq.n	800a758 <UART_SetConfig+0x380>
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a6de:	2b02      	cmp	r3, #2
 800a6e0:	d038      	beq.n	800a754 <UART_SetConfig+0x37c>
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a6e6:	2b03      	cmp	r3, #3
 800a6e8:	d032      	beq.n	800a750 <UART_SetConfig+0x378>
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a6ee:	2b04      	cmp	r3, #4
 800a6f0:	d02c      	beq.n	800a74c <UART_SetConfig+0x374>
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a6f6:	2b05      	cmp	r3, #5
 800a6f8:	d026      	beq.n	800a748 <UART_SetConfig+0x370>
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a6fe:	2b06      	cmp	r3, #6
 800a700:	d020      	beq.n	800a744 <UART_SetConfig+0x36c>
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a706:	2b07      	cmp	r3, #7
 800a708:	d01a      	beq.n	800a740 <UART_SetConfig+0x368>
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a70e:	2b08      	cmp	r3, #8
 800a710:	d014      	beq.n	800a73c <UART_SetConfig+0x364>
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a716:	2b09      	cmp	r3, #9
 800a718:	d00e      	beq.n	800a738 <UART_SetConfig+0x360>
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a71e:	2b0a      	cmp	r3, #10
 800a720:	d008      	beq.n	800a734 <UART_SetConfig+0x35c>
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a726:	2b0b      	cmp	r3, #11
 800a728:	d102      	bne.n	800a730 <UART_SetConfig+0x358>
 800a72a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a72e:	e016      	b.n	800a75e <UART_SetConfig+0x386>
 800a730:	2301      	movs	r3, #1
 800a732:	e014      	b.n	800a75e <UART_SetConfig+0x386>
 800a734:	2380      	movs	r3, #128	; 0x80
 800a736:	e012      	b.n	800a75e <UART_SetConfig+0x386>
 800a738:	2340      	movs	r3, #64	; 0x40
 800a73a:	e010      	b.n	800a75e <UART_SetConfig+0x386>
 800a73c:	2320      	movs	r3, #32
 800a73e:	e00e      	b.n	800a75e <UART_SetConfig+0x386>
 800a740:	2310      	movs	r3, #16
 800a742:	e00c      	b.n	800a75e <UART_SetConfig+0x386>
 800a744:	230c      	movs	r3, #12
 800a746:	e00a      	b.n	800a75e <UART_SetConfig+0x386>
 800a748:	230a      	movs	r3, #10
 800a74a:	e008      	b.n	800a75e <UART_SetConfig+0x386>
 800a74c:	2308      	movs	r3, #8
 800a74e:	e006      	b.n	800a75e <UART_SetConfig+0x386>
 800a750:	2306      	movs	r3, #6
 800a752:	e004      	b.n	800a75e <UART_SetConfig+0x386>
 800a754:	2304      	movs	r3, #4
 800a756:	e002      	b.n	800a75e <UART_SetConfig+0x386>
 800a758:	2302      	movs	r3, #2
 800a75a:	e000      	b.n	800a75e <UART_SetConfig+0x386>
 800a75c:	2301      	movs	r3, #1
 800a75e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a762:	617b      	str	r3, [r7, #20]
        break;
 800a764:	e0f6      	b.n	800a954 <UART_SetConfig+0x57c>
      case UART_CLOCKSOURCE_HSI:
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d044      	beq.n	800a7f8 <UART_SetConfig+0x420>
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a772:	2b01      	cmp	r3, #1
 800a774:	d03e      	beq.n	800a7f4 <UART_SetConfig+0x41c>
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a77a:	2b02      	cmp	r3, #2
 800a77c:	d038      	beq.n	800a7f0 <UART_SetConfig+0x418>
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a782:	2b03      	cmp	r3, #3
 800a784:	d032      	beq.n	800a7ec <UART_SetConfig+0x414>
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a78a:	2b04      	cmp	r3, #4
 800a78c:	d02c      	beq.n	800a7e8 <UART_SetConfig+0x410>
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a792:	2b05      	cmp	r3, #5
 800a794:	d026      	beq.n	800a7e4 <UART_SetConfig+0x40c>
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a79a:	2b06      	cmp	r3, #6
 800a79c:	d020      	beq.n	800a7e0 <UART_SetConfig+0x408>
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a7a2:	2b07      	cmp	r3, #7
 800a7a4:	d01a      	beq.n	800a7dc <UART_SetConfig+0x404>
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a7aa:	2b08      	cmp	r3, #8
 800a7ac:	d014      	beq.n	800a7d8 <UART_SetConfig+0x400>
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a7b2:	2b09      	cmp	r3, #9
 800a7b4:	d00e      	beq.n	800a7d4 <UART_SetConfig+0x3fc>
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a7ba:	2b0a      	cmp	r3, #10
 800a7bc:	d008      	beq.n	800a7d0 <UART_SetConfig+0x3f8>
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a7c2:	2b0b      	cmp	r3, #11
 800a7c4:	d102      	bne.n	800a7cc <UART_SetConfig+0x3f4>
 800a7c6:	f24f 4324 	movw	r3, #62500	; 0xf424
 800a7ca:	e016      	b.n	800a7fa <UART_SetConfig+0x422>
 800a7cc:	4ba1      	ldr	r3, [pc, #644]	; (800aa54 <UART_SetConfig+0x67c>)
 800a7ce:	e014      	b.n	800a7fa <UART_SetConfig+0x422>
 800a7d0:	4ba1      	ldr	r3, [pc, #644]	; (800aa58 <UART_SetConfig+0x680>)
 800a7d2:	e012      	b.n	800a7fa <UART_SetConfig+0x422>
 800a7d4:	4ba1      	ldr	r3, [pc, #644]	; (800aa5c <UART_SetConfig+0x684>)
 800a7d6:	e010      	b.n	800a7fa <UART_SetConfig+0x422>
 800a7d8:	4ba1      	ldr	r3, [pc, #644]	; (800aa60 <UART_SetConfig+0x688>)
 800a7da:	e00e      	b.n	800a7fa <UART_SetConfig+0x422>
 800a7dc:	4ba1      	ldr	r3, [pc, #644]	; (800aa64 <UART_SetConfig+0x68c>)
 800a7de:	e00c      	b.n	800a7fa <UART_SetConfig+0x422>
 800a7e0:	4ba1      	ldr	r3, [pc, #644]	; (800aa68 <UART_SetConfig+0x690>)
 800a7e2:	e00a      	b.n	800a7fa <UART_SetConfig+0x422>
 800a7e4:	4ba1      	ldr	r3, [pc, #644]	; (800aa6c <UART_SetConfig+0x694>)
 800a7e6:	e008      	b.n	800a7fa <UART_SetConfig+0x422>
 800a7e8:	4ba1      	ldr	r3, [pc, #644]	; (800aa70 <UART_SetConfig+0x698>)
 800a7ea:	e006      	b.n	800a7fa <UART_SetConfig+0x422>
 800a7ec:	4ba1      	ldr	r3, [pc, #644]	; (800aa74 <UART_SetConfig+0x69c>)
 800a7ee:	e004      	b.n	800a7fa <UART_SetConfig+0x422>
 800a7f0:	4ba1      	ldr	r3, [pc, #644]	; (800aa78 <UART_SetConfig+0x6a0>)
 800a7f2:	e002      	b.n	800a7fa <UART_SetConfig+0x422>
 800a7f4:	4ba1      	ldr	r3, [pc, #644]	; (800aa7c <UART_SetConfig+0x6a4>)
 800a7f6:	e000      	b.n	800a7fa <UART_SetConfig+0x422>
 800a7f8:	4b96      	ldr	r3, [pc, #600]	; (800aa54 <UART_SetConfig+0x67c>)
 800a7fa:	617b      	str	r3, [r7, #20]
        break;
 800a7fc:	e0aa      	b.n	800a954 <UART_SetConfig+0x57c>
      case UART_CLOCKSOURCE_SYSCLK:
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 800a7fe:	f7fd f901 	bl	8007a04 <HAL_RCC_GetSysClockFreq>
 800a802:	4602      	mov	r2, r0
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a808:	2b00      	cmp	r3, #0
 800a80a:	d044      	beq.n	800a896 <UART_SetConfig+0x4be>
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a810:	2b01      	cmp	r3, #1
 800a812:	d03e      	beq.n	800a892 <UART_SetConfig+0x4ba>
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a818:	2b02      	cmp	r3, #2
 800a81a:	d038      	beq.n	800a88e <UART_SetConfig+0x4b6>
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a820:	2b03      	cmp	r3, #3
 800a822:	d032      	beq.n	800a88a <UART_SetConfig+0x4b2>
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a828:	2b04      	cmp	r3, #4
 800a82a:	d02c      	beq.n	800a886 <UART_SetConfig+0x4ae>
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a830:	2b05      	cmp	r3, #5
 800a832:	d026      	beq.n	800a882 <UART_SetConfig+0x4aa>
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a838:	2b06      	cmp	r3, #6
 800a83a:	d020      	beq.n	800a87e <UART_SetConfig+0x4a6>
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a840:	2b07      	cmp	r3, #7
 800a842:	d01a      	beq.n	800a87a <UART_SetConfig+0x4a2>
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a848:	2b08      	cmp	r3, #8
 800a84a:	d014      	beq.n	800a876 <UART_SetConfig+0x49e>
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a850:	2b09      	cmp	r3, #9
 800a852:	d00e      	beq.n	800a872 <UART_SetConfig+0x49a>
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a858:	2b0a      	cmp	r3, #10
 800a85a:	d008      	beq.n	800a86e <UART_SetConfig+0x496>
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a860:	2b0b      	cmp	r3, #11
 800a862:	d102      	bne.n	800a86a <UART_SetConfig+0x492>
 800a864:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a868:	e016      	b.n	800a898 <UART_SetConfig+0x4c0>
 800a86a:	2301      	movs	r3, #1
 800a86c:	e014      	b.n	800a898 <UART_SetConfig+0x4c0>
 800a86e:	2380      	movs	r3, #128	; 0x80
 800a870:	e012      	b.n	800a898 <UART_SetConfig+0x4c0>
 800a872:	2340      	movs	r3, #64	; 0x40
 800a874:	e010      	b.n	800a898 <UART_SetConfig+0x4c0>
 800a876:	2320      	movs	r3, #32
 800a878:	e00e      	b.n	800a898 <UART_SetConfig+0x4c0>
 800a87a:	2310      	movs	r3, #16
 800a87c:	e00c      	b.n	800a898 <UART_SetConfig+0x4c0>
 800a87e:	230c      	movs	r3, #12
 800a880:	e00a      	b.n	800a898 <UART_SetConfig+0x4c0>
 800a882:	230a      	movs	r3, #10
 800a884:	e008      	b.n	800a898 <UART_SetConfig+0x4c0>
 800a886:	2308      	movs	r3, #8
 800a888:	e006      	b.n	800a898 <UART_SetConfig+0x4c0>
 800a88a:	2306      	movs	r3, #6
 800a88c:	e004      	b.n	800a898 <UART_SetConfig+0x4c0>
 800a88e:	2304      	movs	r3, #4
 800a890:	e002      	b.n	800a898 <UART_SetConfig+0x4c0>
 800a892:	2302      	movs	r3, #2
 800a894:	e000      	b.n	800a898 <UART_SetConfig+0x4c0>
 800a896:	2301      	movs	r3, #1
 800a898:	fbb2 f3f3 	udiv	r3, r2, r3
 800a89c:	617b      	str	r3, [r7, #20]
        break;
 800a89e:	e059      	b.n	800a954 <UART_SetConfig+0x57c>
      case UART_CLOCKSOURCE_LSE:
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8a4:	2b00      	cmp	r3, #0
 800a8a6:	d04e      	beq.n	800a946 <UART_SetConfig+0x56e>
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8ac:	2b01      	cmp	r3, #1
 800a8ae:	d047      	beq.n	800a940 <UART_SetConfig+0x568>
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8b4:	2b02      	cmp	r3, #2
 800a8b6:	d040      	beq.n	800a93a <UART_SetConfig+0x562>
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8bc:	2b03      	cmp	r3, #3
 800a8be:	d039      	beq.n	800a934 <UART_SetConfig+0x55c>
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8c4:	2b04      	cmp	r3, #4
 800a8c6:	d032      	beq.n	800a92e <UART_SetConfig+0x556>
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8cc:	2b05      	cmp	r3, #5
 800a8ce:	d02b      	beq.n	800a928 <UART_SetConfig+0x550>
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8d4:	2b06      	cmp	r3, #6
 800a8d6:	d024      	beq.n	800a922 <UART_SetConfig+0x54a>
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8dc:	2b07      	cmp	r3, #7
 800a8de:	d01d      	beq.n	800a91c <UART_SetConfig+0x544>
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8e4:	2b08      	cmp	r3, #8
 800a8e6:	d016      	beq.n	800a916 <UART_SetConfig+0x53e>
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8ec:	2b09      	cmp	r3, #9
 800a8ee:	d00f      	beq.n	800a910 <UART_SetConfig+0x538>
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8f4:	2b0a      	cmp	r3, #10
 800a8f6:	d008      	beq.n	800a90a <UART_SetConfig+0x532>
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8fc:	2b0b      	cmp	r3, #11
 800a8fe:	d101      	bne.n	800a904 <UART_SetConfig+0x52c>
 800a900:	2380      	movs	r3, #128	; 0x80
 800a902:	e022      	b.n	800a94a <UART_SetConfig+0x572>
 800a904:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a908:	e01f      	b.n	800a94a <UART_SetConfig+0x572>
 800a90a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a90e:	e01c      	b.n	800a94a <UART_SetConfig+0x572>
 800a910:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a914:	e019      	b.n	800a94a <UART_SetConfig+0x572>
 800a916:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a91a:	e016      	b.n	800a94a <UART_SetConfig+0x572>
 800a91c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800a920:	e013      	b.n	800a94a <UART_SetConfig+0x572>
 800a922:	f640 23aa 	movw	r3, #2730	; 0xaaa
 800a926:	e010      	b.n	800a94a <UART_SetConfig+0x572>
 800a928:	f640 43cc 	movw	r3, #3276	; 0xccc
 800a92c:	e00d      	b.n	800a94a <UART_SetConfig+0x572>
 800a92e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a932:	e00a      	b.n	800a94a <UART_SetConfig+0x572>
 800a934:	f241 5355 	movw	r3, #5461	; 0x1555
 800a938:	e007      	b.n	800a94a <UART_SetConfig+0x572>
 800a93a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a93e:	e004      	b.n	800a94a <UART_SetConfig+0x572>
 800a940:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800a944:	e001      	b.n	800a94a <UART_SetConfig+0x572>
 800a946:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a94a:	617b      	str	r3, [r7, #20]
        break;
 800a94c:	e002      	b.n	800a954 <UART_SetConfig+0x57c>
      default:
        ret = HAL_ERROR;
 800a94e:	2301      	movs	r3, #1
 800a950:	76fb      	strb	r3, [r7, #27]
        break;
 800a952:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 800a954:	697b      	ldr	r3, [r7, #20]
 800a956:	2b00      	cmp	r3, #0
 800a958:	f000 86cd 	beq.w	800b6f6 <UART_SetConfig+0x131e>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	685a      	ldr	r2, [r3, #4]
 800a960:	4613      	mov	r3, r2
 800a962:	005b      	lsls	r3, r3, #1
 800a964:	4413      	add	r3, r2
 800a966:	697a      	ldr	r2, [r7, #20]
 800a968:	429a      	cmp	r2, r3
 800a96a:	d305      	bcc.n	800a978 <UART_SetConfig+0x5a0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	685b      	ldr	r3, [r3, #4]
 800a970:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a972:	697a      	ldr	r2, [r7, #20]
 800a974:	429a      	cmp	r2, r3
 800a976:	d903      	bls.n	800a980 <UART_SetConfig+0x5a8>
      {
        ret = HAL_ERROR;
 800a978:	2301      	movs	r3, #1
 800a97a:	76fb      	strb	r3, [r7, #27]
 800a97c:	f000 bebb 	b.w	800b6f6 <UART_SetConfig+0x131e>
      }
      else
      {
        switch (clocksource)
 800a980:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a984:	2b08      	cmp	r3, #8
 800a986:	f200 828d 	bhi.w	800aea4 <UART_SetConfig+0xacc>
 800a98a:	a201      	add	r2, pc, #4	; (adr r2, 800a990 <UART_SetConfig+0x5b8>)
 800a98c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a990:	0800a9b5 	.word	0x0800a9b5
 800a994:	0800aea5 	.word	0x0800aea5
 800a998:	0800ab1f 	.word	0x0800ab1f
 800a99c:	0800aea5 	.word	0x0800aea5
 800a9a0:	0800ac15 	.word	0x0800ac15
 800a9a4:	0800aea5 	.word	0x0800aea5
 800a9a8:	0800aea5 	.word	0x0800aea5
 800a9ac:	0800aea5 	.word	0x0800aea5
 800a9b0:	0800ad53 	.word	0x0800ad53
        {
          case UART_CLOCKSOURCE_PCLK1:
            pclk = HAL_RCC_GetPCLK1Freq();
 800a9b4:	f7fd f894 	bl	8007ae0 <HAL_RCC_GetPCLK1Freq>
 800a9b8:	6138      	str	r0, [r7, #16]
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a9ba:	693b      	ldr	r3, [r7, #16]
 800a9bc:	4618      	mov	r0, r3
 800a9be:	f04f 0100 	mov.w	r1, #0
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	d07d      	beq.n	800aac6 <UART_SetConfig+0x6ee>
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9ce:	2b01      	cmp	r3, #1
 800a9d0:	d074      	beq.n	800aabc <UART_SetConfig+0x6e4>
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9d6:	2b02      	cmp	r3, #2
 800a9d8:	d06b      	beq.n	800aab2 <UART_SetConfig+0x6da>
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9de:	2b03      	cmp	r3, #3
 800a9e0:	d062      	beq.n	800aaa8 <UART_SetConfig+0x6d0>
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9e6:	2b04      	cmp	r3, #4
 800a9e8:	d059      	beq.n	800aa9e <UART_SetConfig+0x6c6>
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9ee:	2b05      	cmp	r3, #5
 800a9f0:	d050      	beq.n	800aa94 <UART_SetConfig+0x6bc>
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9f6:	2b06      	cmp	r3, #6
 800a9f8:	d047      	beq.n	800aa8a <UART_SetConfig+0x6b2>
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9fe:	2b07      	cmp	r3, #7
 800aa00:	d03e      	beq.n	800aa80 <UART_SetConfig+0x6a8>
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa06:	2b08      	cmp	r3, #8
 800aa08:	d01f      	beq.n	800aa4a <UART_SetConfig+0x672>
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa0e:	2b09      	cmp	r3, #9
 800aa10:	d016      	beq.n	800aa40 <UART_SetConfig+0x668>
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa16:	2b0a      	cmp	r3, #10
 800aa18:	d00d      	beq.n	800aa36 <UART_SetConfig+0x65e>
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa1e:	2b0b      	cmp	r3, #11
 800aa20:	d104      	bne.n	800aa2c <UART_SetConfig+0x654>
 800aa22:	f44f 7380 	mov.w	r3, #256	; 0x100
 800aa26:	f04f 0400 	mov.w	r4, #0
 800aa2a:	e050      	b.n	800aace <UART_SetConfig+0x6f6>
 800aa2c:	f04f 0301 	mov.w	r3, #1
 800aa30:	f04f 0400 	mov.w	r4, #0
 800aa34:	e04b      	b.n	800aace <UART_SetConfig+0x6f6>
 800aa36:	f04f 0380 	mov.w	r3, #128	; 0x80
 800aa3a:	f04f 0400 	mov.w	r4, #0
 800aa3e:	e046      	b.n	800aace <UART_SetConfig+0x6f6>
 800aa40:	f04f 0340 	mov.w	r3, #64	; 0x40
 800aa44:	f04f 0400 	mov.w	r4, #0
 800aa48:	e041      	b.n	800aace <UART_SetConfig+0x6f6>
 800aa4a:	f04f 0320 	mov.w	r3, #32
 800aa4e:	f04f 0400 	mov.w	r4, #0
 800aa52:	e03c      	b.n	800aace <UART_SetConfig+0x6f6>
 800aa54:	00f42400 	.word	0x00f42400
 800aa58:	0001e848 	.word	0x0001e848
 800aa5c:	0003d090 	.word	0x0003d090
 800aa60:	0007a120 	.word	0x0007a120
 800aa64:	000f4240 	.word	0x000f4240
 800aa68:	00145855 	.word	0x00145855
 800aa6c:	00186a00 	.word	0x00186a00
 800aa70:	001e8480 	.word	0x001e8480
 800aa74:	0028b0aa 	.word	0x0028b0aa
 800aa78:	003d0900 	.word	0x003d0900
 800aa7c:	007a1200 	.word	0x007a1200
 800aa80:	f04f 0310 	mov.w	r3, #16
 800aa84:	f04f 0400 	mov.w	r4, #0
 800aa88:	e021      	b.n	800aace <UART_SetConfig+0x6f6>
 800aa8a:	f04f 030c 	mov.w	r3, #12
 800aa8e:	f04f 0400 	mov.w	r4, #0
 800aa92:	e01c      	b.n	800aace <UART_SetConfig+0x6f6>
 800aa94:	f04f 030a 	mov.w	r3, #10
 800aa98:	f04f 0400 	mov.w	r4, #0
 800aa9c:	e017      	b.n	800aace <UART_SetConfig+0x6f6>
 800aa9e:	f04f 0308 	mov.w	r3, #8
 800aaa2:	f04f 0400 	mov.w	r4, #0
 800aaa6:	e012      	b.n	800aace <UART_SetConfig+0x6f6>
 800aaa8:	f04f 0306 	mov.w	r3, #6
 800aaac:	f04f 0400 	mov.w	r4, #0
 800aab0:	e00d      	b.n	800aace <UART_SetConfig+0x6f6>
 800aab2:	f04f 0304 	mov.w	r3, #4
 800aab6:	f04f 0400 	mov.w	r4, #0
 800aaba:	e008      	b.n	800aace <UART_SetConfig+0x6f6>
 800aabc:	f04f 0302 	mov.w	r3, #2
 800aac0:	f04f 0400 	mov.w	r4, #0
 800aac4:	e003      	b.n	800aace <UART_SetConfig+0x6f6>
 800aac6:	f04f 0301 	mov.w	r3, #1
 800aaca:	f04f 0400 	mov.w	r4, #0
 800aace:	461a      	mov	r2, r3
 800aad0:	4623      	mov	r3, r4
 800aad2:	f7f6 f911 	bl	8000cf8 <__aeabi_uldivmod>
 800aad6:	4603      	mov	r3, r0
 800aad8:	460c      	mov	r4, r1
 800aada:	4619      	mov	r1, r3
 800aadc:	4622      	mov	r2, r4
 800aade:	f04f 0300 	mov.w	r3, #0
 800aae2:	f04f 0400 	mov.w	r4, #0
 800aae6:	0214      	lsls	r4, r2, #8
 800aae8:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 800aaec:	020b      	lsls	r3, r1, #8
 800aaee:	687a      	ldr	r2, [r7, #4]
 800aaf0:	6852      	ldr	r2, [r2, #4]
 800aaf2:	0852      	lsrs	r2, r2, #1
 800aaf4:	4611      	mov	r1, r2
 800aaf6:	f04f 0200 	mov.w	r2, #0
 800aafa:	eb13 0b01 	adds.w	fp, r3, r1
 800aafe:	eb44 0c02 	adc.w	ip, r4, r2
 800ab02:	4658      	mov	r0, fp
 800ab04:	4661      	mov	r1, ip
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	685b      	ldr	r3, [r3, #4]
 800ab0a:	f04f 0400 	mov.w	r4, #0
 800ab0e:	461a      	mov	r2, r3
 800ab10:	4623      	mov	r3, r4
 800ab12:	f7f6 f8f1 	bl	8000cf8 <__aeabi_uldivmod>
 800ab16:	4603      	mov	r3, r0
 800ab18:	460c      	mov	r4, r1
 800ab1a:	61fb      	str	r3, [r7, #28]
            break;
 800ab1c:	e1c5      	b.n	800aeaa <UART_SetConfig+0xad2>
          case UART_CLOCKSOURCE_HSI:
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ab22:	2b00      	cmp	r3, #0
 800ab24:	d05b      	beq.n	800abde <UART_SetConfig+0x806>
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ab2a:	2b01      	cmp	r3, #1
 800ab2c:	d053      	beq.n	800abd6 <UART_SetConfig+0x7fe>
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ab32:	2b02      	cmp	r3, #2
 800ab34:	d04b      	beq.n	800abce <UART_SetConfig+0x7f6>
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ab3a:	2b03      	cmp	r3, #3
 800ab3c:	d043      	beq.n	800abc6 <UART_SetConfig+0x7ee>
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ab42:	2b04      	cmp	r3, #4
 800ab44:	d03b      	beq.n	800abbe <UART_SetConfig+0x7e6>
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ab4a:	2b05      	cmp	r3, #5
 800ab4c:	d033      	beq.n	800abb6 <UART_SetConfig+0x7de>
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ab52:	2b06      	cmp	r3, #6
 800ab54:	d02b      	beq.n	800abae <UART_SetConfig+0x7d6>
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ab5a:	2b07      	cmp	r3, #7
 800ab5c:	d023      	beq.n	800aba6 <UART_SetConfig+0x7ce>
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ab62:	2b08      	cmp	r3, #8
 800ab64:	d01b      	beq.n	800ab9e <UART_SetConfig+0x7c6>
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ab6a:	2b09      	cmp	r3, #9
 800ab6c:	d013      	beq.n	800ab96 <UART_SetConfig+0x7be>
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ab72:	2b0a      	cmp	r3, #10
 800ab74:	d00b      	beq.n	800ab8e <UART_SetConfig+0x7b6>
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ab7a:	2b0b      	cmp	r3, #11
 800ab7c:	d103      	bne.n	800ab86 <UART_SetConfig+0x7ae>
 800ab7e:	4bae      	ldr	r3, [pc, #696]	; (800ae38 <UART_SetConfig+0xa60>)
 800ab80:	f04f 0400 	mov.w	r4, #0
 800ab84:	e02e      	b.n	800abe4 <UART_SetConfig+0x80c>
 800ab86:	4bad      	ldr	r3, [pc, #692]	; (800ae3c <UART_SetConfig+0xa64>)
 800ab88:	f04f 0400 	mov.w	r4, #0
 800ab8c:	e02a      	b.n	800abe4 <UART_SetConfig+0x80c>
 800ab8e:	4bac      	ldr	r3, [pc, #688]	; (800ae40 <UART_SetConfig+0xa68>)
 800ab90:	f04f 0400 	mov.w	r4, #0
 800ab94:	e026      	b.n	800abe4 <UART_SetConfig+0x80c>
 800ab96:	4bab      	ldr	r3, [pc, #684]	; (800ae44 <UART_SetConfig+0xa6c>)
 800ab98:	f04f 0400 	mov.w	r4, #0
 800ab9c:	e022      	b.n	800abe4 <UART_SetConfig+0x80c>
 800ab9e:	4baa      	ldr	r3, [pc, #680]	; (800ae48 <UART_SetConfig+0xa70>)
 800aba0:	f04f 0400 	mov.w	r4, #0
 800aba4:	e01e      	b.n	800abe4 <UART_SetConfig+0x80c>
 800aba6:	4ba9      	ldr	r3, [pc, #676]	; (800ae4c <UART_SetConfig+0xa74>)
 800aba8:	f04f 0400 	mov.w	r4, #0
 800abac:	e01a      	b.n	800abe4 <UART_SetConfig+0x80c>
 800abae:	a49e      	add	r4, pc, #632	; (adr r4, 800ae28 <UART_SetConfig+0xa50>)
 800abb0:	e9d4 3400 	ldrd	r3, r4, [r4]
 800abb4:	e016      	b.n	800abe4 <UART_SetConfig+0x80c>
 800abb6:	4ba6      	ldr	r3, [pc, #664]	; (800ae50 <UART_SetConfig+0xa78>)
 800abb8:	f04f 0400 	mov.w	r4, #0
 800abbc:	e012      	b.n	800abe4 <UART_SetConfig+0x80c>
 800abbe:	4ba5      	ldr	r3, [pc, #660]	; (800ae54 <UART_SetConfig+0xa7c>)
 800abc0:	f04f 0400 	mov.w	r4, #0
 800abc4:	e00e      	b.n	800abe4 <UART_SetConfig+0x80c>
 800abc6:	a49a      	add	r4, pc, #616	; (adr r4, 800ae30 <UART_SetConfig+0xa58>)
 800abc8:	e9d4 3400 	ldrd	r3, r4, [r4]
 800abcc:	e00a      	b.n	800abe4 <UART_SetConfig+0x80c>
 800abce:	4ba2      	ldr	r3, [pc, #648]	; (800ae58 <UART_SetConfig+0xa80>)
 800abd0:	f04f 0400 	mov.w	r4, #0
 800abd4:	e006      	b.n	800abe4 <UART_SetConfig+0x80c>
 800abd6:	4ba1      	ldr	r3, [pc, #644]	; (800ae5c <UART_SetConfig+0xa84>)
 800abd8:	f04f 0400 	mov.w	r4, #0
 800abdc:	e002      	b.n	800abe4 <UART_SetConfig+0x80c>
 800abde:	4b97      	ldr	r3, [pc, #604]	; (800ae3c <UART_SetConfig+0xa64>)
 800abe0:	f04f 0400 	mov.w	r4, #0
 800abe4:	687a      	ldr	r2, [r7, #4]
 800abe6:	6852      	ldr	r2, [r2, #4]
 800abe8:	0852      	lsrs	r2, r2, #1
 800abea:	4611      	mov	r1, r2
 800abec:	f04f 0200 	mov.w	r2, #0
 800abf0:	eb13 0b01 	adds.w	fp, r3, r1
 800abf4:	eb44 0c02 	adc.w	ip, r4, r2
 800abf8:	4658      	mov	r0, fp
 800abfa:	4661      	mov	r1, ip
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	685b      	ldr	r3, [r3, #4]
 800ac00:	f04f 0400 	mov.w	r4, #0
 800ac04:	461a      	mov	r2, r3
 800ac06:	4623      	mov	r3, r4
 800ac08:	f7f6 f876 	bl	8000cf8 <__aeabi_uldivmod>
 800ac0c:	4603      	mov	r3, r0
 800ac0e:	460c      	mov	r4, r1
 800ac10:	61fb      	str	r3, [r7, #28]
            break;
 800ac12:	e14a      	b.n	800aeaa <UART_SetConfig+0xad2>
          case UART_CLOCKSOURCE_SYSCLK:
            pclk = HAL_RCC_GetSysClockFreq();
 800ac14:	f7fc fef6 	bl	8007a04 <HAL_RCC_GetSysClockFreq>
 800ac18:	6138      	str	r0, [r7, #16]
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ac1a:	693b      	ldr	r3, [r7, #16]
 800ac1c:	4618      	mov	r0, r3
 800ac1e:	f04f 0100 	mov.w	r1, #0
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	d067      	beq.n	800acfa <UART_SetConfig+0x922>
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac2e:	2b01      	cmp	r3, #1
 800ac30:	d05e      	beq.n	800acf0 <UART_SetConfig+0x918>
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac36:	2b02      	cmp	r3, #2
 800ac38:	d055      	beq.n	800ace6 <UART_SetConfig+0x90e>
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac3e:	2b03      	cmp	r3, #3
 800ac40:	d04c      	beq.n	800acdc <UART_SetConfig+0x904>
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac46:	2b04      	cmp	r3, #4
 800ac48:	d043      	beq.n	800acd2 <UART_SetConfig+0x8fa>
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac4e:	2b05      	cmp	r3, #5
 800ac50:	d03a      	beq.n	800acc8 <UART_SetConfig+0x8f0>
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac56:	2b06      	cmp	r3, #6
 800ac58:	d031      	beq.n	800acbe <UART_SetConfig+0x8e6>
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac5e:	2b07      	cmp	r3, #7
 800ac60:	d028      	beq.n	800acb4 <UART_SetConfig+0x8dc>
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac66:	2b08      	cmp	r3, #8
 800ac68:	d01f      	beq.n	800acaa <UART_SetConfig+0x8d2>
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac6e:	2b09      	cmp	r3, #9
 800ac70:	d016      	beq.n	800aca0 <UART_SetConfig+0x8c8>
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac76:	2b0a      	cmp	r3, #10
 800ac78:	d00d      	beq.n	800ac96 <UART_SetConfig+0x8be>
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac7e:	2b0b      	cmp	r3, #11
 800ac80:	d104      	bne.n	800ac8c <UART_SetConfig+0x8b4>
 800ac82:	f44f 7380 	mov.w	r3, #256	; 0x100
 800ac86:	f04f 0400 	mov.w	r4, #0
 800ac8a:	e03a      	b.n	800ad02 <UART_SetConfig+0x92a>
 800ac8c:	f04f 0301 	mov.w	r3, #1
 800ac90:	f04f 0400 	mov.w	r4, #0
 800ac94:	e035      	b.n	800ad02 <UART_SetConfig+0x92a>
 800ac96:	f04f 0380 	mov.w	r3, #128	; 0x80
 800ac9a:	f04f 0400 	mov.w	r4, #0
 800ac9e:	e030      	b.n	800ad02 <UART_SetConfig+0x92a>
 800aca0:	f04f 0340 	mov.w	r3, #64	; 0x40
 800aca4:	f04f 0400 	mov.w	r4, #0
 800aca8:	e02b      	b.n	800ad02 <UART_SetConfig+0x92a>
 800acaa:	f04f 0320 	mov.w	r3, #32
 800acae:	f04f 0400 	mov.w	r4, #0
 800acb2:	e026      	b.n	800ad02 <UART_SetConfig+0x92a>
 800acb4:	f04f 0310 	mov.w	r3, #16
 800acb8:	f04f 0400 	mov.w	r4, #0
 800acbc:	e021      	b.n	800ad02 <UART_SetConfig+0x92a>
 800acbe:	f04f 030c 	mov.w	r3, #12
 800acc2:	f04f 0400 	mov.w	r4, #0
 800acc6:	e01c      	b.n	800ad02 <UART_SetConfig+0x92a>
 800acc8:	f04f 030a 	mov.w	r3, #10
 800accc:	f04f 0400 	mov.w	r4, #0
 800acd0:	e017      	b.n	800ad02 <UART_SetConfig+0x92a>
 800acd2:	f04f 0308 	mov.w	r3, #8
 800acd6:	f04f 0400 	mov.w	r4, #0
 800acda:	e012      	b.n	800ad02 <UART_SetConfig+0x92a>
 800acdc:	f04f 0306 	mov.w	r3, #6
 800ace0:	f04f 0400 	mov.w	r4, #0
 800ace4:	e00d      	b.n	800ad02 <UART_SetConfig+0x92a>
 800ace6:	f04f 0304 	mov.w	r3, #4
 800acea:	f04f 0400 	mov.w	r4, #0
 800acee:	e008      	b.n	800ad02 <UART_SetConfig+0x92a>
 800acf0:	f04f 0302 	mov.w	r3, #2
 800acf4:	f04f 0400 	mov.w	r4, #0
 800acf8:	e003      	b.n	800ad02 <UART_SetConfig+0x92a>
 800acfa:	f04f 0301 	mov.w	r3, #1
 800acfe:	f04f 0400 	mov.w	r4, #0
 800ad02:	461a      	mov	r2, r3
 800ad04:	4623      	mov	r3, r4
 800ad06:	f7f5 fff7 	bl	8000cf8 <__aeabi_uldivmod>
 800ad0a:	4603      	mov	r3, r0
 800ad0c:	460c      	mov	r4, r1
 800ad0e:	4619      	mov	r1, r3
 800ad10:	4622      	mov	r2, r4
 800ad12:	f04f 0300 	mov.w	r3, #0
 800ad16:	f04f 0400 	mov.w	r4, #0
 800ad1a:	0214      	lsls	r4, r2, #8
 800ad1c:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 800ad20:	020b      	lsls	r3, r1, #8
 800ad22:	687a      	ldr	r2, [r7, #4]
 800ad24:	6852      	ldr	r2, [r2, #4]
 800ad26:	0852      	lsrs	r2, r2, #1
 800ad28:	4611      	mov	r1, r2
 800ad2a:	f04f 0200 	mov.w	r2, #0
 800ad2e:	eb13 0b01 	adds.w	fp, r3, r1
 800ad32:	eb44 0c02 	adc.w	ip, r4, r2
 800ad36:	4658      	mov	r0, fp
 800ad38:	4661      	mov	r1, ip
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	685b      	ldr	r3, [r3, #4]
 800ad3e:	f04f 0400 	mov.w	r4, #0
 800ad42:	461a      	mov	r2, r3
 800ad44:	4623      	mov	r3, r4
 800ad46:	f7f5 ffd7 	bl	8000cf8 <__aeabi_uldivmod>
 800ad4a:	4603      	mov	r3, r0
 800ad4c:	460c      	mov	r4, r1
 800ad4e:	61fb      	str	r3, [r7, #28]
            break;
 800ad50:	e0ab      	b.n	800aeaa <UART_SetConfig+0xad2>
          case UART_CLOCKSOURCE_LSE:
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	f000 8088 	beq.w	800ae6c <UART_SetConfig+0xa94>
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad60:	2b01      	cmp	r3, #1
 800ad62:	d05b      	beq.n	800ae1c <UART_SetConfig+0xa44>
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad68:	2b02      	cmp	r3, #2
 800ad6a:	d052      	beq.n	800ae12 <UART_SetConfig+0xa3a>
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad70:	2b03      	cmp	r3, #3
 800ad72:	d04a      	beq.n	800ae0a <UART_SetConfig+0xa32>
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad78:	2b04      	cmp	r3, #4
 800ad7a:	d041      	beq.n	800ae00 <UART_SetConfig+0xa28>
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad80:	2b05      	cmp	r3, #5
 800ad82:	d039      	beq.n	800adf8 <UART_SetConfig+0xa20>
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad88:	2b06      	cmp	r3, #6
 800ad8a:	d031      	beq.n	800adf0 <UART_SetConfig+0xa18>
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad90:	2b07      	cmp	r3, #7
 800ad92:	d028      	beq.n	800ade6 <UART_SetConfig+0xa0e>
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad98:	2b08      	cmp	r3, #8
 800ad9a:	d01f      	beq.n	800addc <UART_SetConfig+0xa04>
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ada0:	2b09      	cmp	r3, #9
 800ada2:	d016      	beq.n	800add2 <UART_SetConfig+0x9fa>
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ada8:	2b0a      	cmp	r3, #10
 800adaa:	d00d      	beq.n	800adc8 <UART_SetConfig+0x9f0>
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800adb0:	2b0b      	cmp	r3, #11
 800adb2:	d104      	bne.n	800adbe <UART_SetConfig+0x9e6>
 800adb4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800adb8:	f04f 0400 	mov.w	r4, #0
 800adbc:	e05a      	b.n	800ae74 <UART_SetConfig+0xa9c>
 800adbe:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800adc2:	f04f 0400 	mov.w	r4, #0
 800adc6:	e055      	b.n	800ae74 <UART_SetConfig+0xa9c>
 800adc8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800adcc:	f04f 0400 	mov.w	r4, #0
 800add0:	e050      	b.n	800ae74 <UART_SetConfig+0xa9c>
 800add2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800add6:	f04f 0400 	mov.w	r4, #0
 800adda:	e04b      	b.n	800ae74 <UART_SetConfig+0xa9c>
 800addc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800ade0:	f04f 0400 	mov.w	r4, #0
 800ade4:	e046      	b.n	800ae74 <UART_SetConfig+0xa9c>
 800ade6:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800adea:	f04f 0400 	mov.w	r4, #0
 800adee:	e041      	b.n	800ae74 <UART_SetConfig+0xa9c>
 800adf0:	4b1b      	ldr	r3, [pc, #108]	; (800ae60 <UART_SetConfig+0xa88>)
 800adf2:	f04f 0400 	mov.w	r4, #0
 800adf6:	e03d      	b.n	800ae74 <UART_SetConfig+0xa9c>
 800adf8:	4b1a      	ldr	r3, [pc, #104]	; (800ae64 <UART_SetConfig+0xa8c>)
 800adfa:	f04f 0400 	mov.w	r4, #0
 800adfe:	e039      	b.n	800ae74 <UART_SetConfig+0xa9c>
 800ae00:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800ae04:	f04f 0400 	mov.w	r4, #0
 800ae08:	e034      	b.n	800ae74 <UART_SetConfig+0xa9c>
 800ae0a:	4b17      	ldr	r3, [pc, #92]	; (800ae68 <UART_SetConfig+0xa90>)
 800ae0c:	f04f 0400 	mov.w	r4, #0
 800ae10:	e030      	b.n	800ae74 <UART_SetConfig+0xa9c>
 800ae12:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800ae16:	f04f 0400 	mov.w	r4, #0
 800ae1a:	e02b      	b.n	800ae74 <UART_SetConfig+0xa9c>
 800ae1c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800ae20:	f04f 0400 	mov.w	r4, #0
 800ae24:	e026      	b.n	800ae74 <UART_SetConfig+0xa9c>
 800ae26:	bf00      	nop
 800ae28:	14585500 	.word	0x14585500
 800ae2c:	00000000 	.word	0x00000000
 800ae30:	28b0aa00 	.word	0x28b0aa00
 800ae34:	00000000 	.word	0x00000000
 800ae38:	00f42400 	.word	0x00f42400
 800ae3c:	f4240000 	.word	0xf4240000
 800ae40:	01e84800 	.word	0x01e84800
 800ae44:	03d09000 	.word	0x03d09000
 800ae48:	07a12000 	.word	0x07a12000
 800ae4c:	0f424000 	.word	0x0f424000
 800ae50:	186a0000 	.word	0x186a0000
 800ae54:	1e848000 	.word	0x1e848000
 800ae58:	3d090000 	.word	0x3d090000
 800ae5c:	7a120000 	.word	0x7a120000
 800ae60:	000aaa00 	.word	0x000aaa00
 800ae64:	000ccc00 	.word	0x000ccc00
 800ae68:	00155500 	.word	0x00155500
 800ae6c:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800ae70:	f04f 0400 	mov.w	r4, #0
 800ae74:	687a      	ldr	r2, [r7, #4]
 800ae76:	6852      	ldr	r2, [r2, #4]
 800ae78:	0852      	lsrs	r2, r2, #1
 800ae7a:	4611      	mov	r1, r2
 800ae7c:	f04f 0200 	mov.w	r2, #0
 800ae80:	eb13 0b01 	adds.w	fp, r3, r1
 800ae84:	eb44 0c02 	adc.w	ip, r4, r2
 800ae88:	4658      	mov	r0, fp
 800ae8a:	4661      	mov	r1, ip
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	685b      	ldr	r3, [r3, #4]
 800ae90:	f04f 0400 	mov.w	r4, #0
 800ae94:	461a      	mov	r2, r3
 800ae96:	4623      	mov	r3, r4
 800ae98:	f7f5 ff2e 	bl	8000cf8 <__aeabi_uldivmod>
 800ae9c:	4603      	mov	r3, r0
 800ae9e:	460c      	mov	r4, r1
 800aea0:	61fb      	str	r3, [r7, #28]
            break;
 800aea2:	e002      	b.n	800aeaa <UART_SetConfig+0xad2>
          default:
            ret = HAL_ERROR;
 800aea4:	2301      	movs	r3, #1
 800aea6:	76fb      	strb	r3, [r7, #27]
            break;
 800aea8:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800aeaa:	69fb      	ldr	r3, [r7, #28]
 800aeac:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800aeb0:	d309      	bcc.n	800aec6 <UART_SetConfig+0xaee>
 800aeb2:	69fb      	ldr	r3, [r7, #28]
 800aeb4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800aeb8:	d205      	bcs.n	800aec6 <UART_SetConfig+0xaee>
        {
          huart->Instance->BRR = usartdiv;
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	681b      	ldr	r3, [r3, #0]
 800aebe:	69fa      	ldr	r2, [r7, #28]
 800aec0:	60da      	str	r2, [r3, #12]
 800aec2:	f000 bc18 	b.w	800b6f6 <UART_SetConfig+0x131e>
        }
        else
        {
          ret = HAL_ERROR;
 800aec6:	2301      	movs	r3, #1
 800aec8:	76fb      	strb	r3, [r7, #27]
 800aeca:	f000 bc14 	b.w	800b6f6 <UART_SetConfig+0x131e>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	69db      	ldr	r3, [r3, #28]
 800aed2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800aed6:	f040 8204 	bne.w	800b2e2 <UART_SetConfig+0xf0a>
  {
    switch (clocksource)
 800aeda:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800aede:	2b08      	cmp	r3, #8
 800aee0:	f200 81df 	bhi.w	800b2a2 <UART_SetConfig+0xeca>
 800aee4:	a201      	add	r2, pc, #4	; (adr r2, 800aeec <UART_SetConfig+0xb14>)
 800aee6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aeea:	bf00      	nop
 800aeec:	0800af11 	.word	0x0800af11
 800aef0:	0800afc9 	.word	0x0800afc9
 800aef4:	0800b081 	.word	0x0800b081
 800aef8:	0800b2a3 	.word	0x0800b2a3
 800aefc:	0800b129 	.word	0x0800b129
 800af00:	0800b2a3 	.word	0x0800b2a3
 800af04:	0800b2a3 	.word	0x0800b2a3
 800af08:	0800b2a3 	.word	0x0800b2a3
 800af0c:	0800b1e1 	.word	0x0800b1e1
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800af10:	f7fc fde6 	bl	8007ae0 <HAL_RCC_GetPCLK1Freq>
 800af14:	6138      	str	r0, [r7, #16]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	d044      	beq.n	800afa8 <UART_SetConfig+0xbd0>
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af22:	2b01      	cmp	r3, #1
 800af24:	d03e      	beq.n	800afa4 <UART_SetConfig+0xbcc>
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af2a:	2b02      	cmp	r3, #2
 800af2c:	d038      	beq.n	800afa0 <UART_SetConfig+0xbc8>
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af32:	2b03      	cmp	r3, #3
 800af34:	d032      	beq.n	800af9c <UART_SetConfig+0xbc4>
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af3a:	2b04      	cmp	r3, #4
 800af3c:	d02c      	beq.n	800af98 <UART_SetConfig+0xbc0>
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af42:	2b05      	cmp	r3, #5
 800af44:	d026      	beq.n	800af94 <UART_SetConfig+0xbbc>
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af4a:	2b06      	cmp	r3, #6
 800af4c:	d020      	beq.n	800af90 <UART_SetConfig+0xbb8>
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af52:	2b07      	cmp	r3, #7
 800af54:	d01a      	beq.n	800af8c <UART_SetConfig+0xbb4>
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af5a:	2b08      	cmp	r3, #8
 800af5c:	d014      	beq.n	800af88 <UART_SetConfig+0xbb0>
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af62:	2b09      	cmp	r3, #9
 800af64:	d00e      	beq.n	800af84 <UART_SetConfig+0xbac>
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af6a:	2b0a      	cmp	r3, #10
 800af6c:	d008      	beq.n	800af80 <UART_SetConfig+0xba8>
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af72:	2b0b      	cmp	r3, #11
 800af74:	d102      	bne.n	800af7c <UART_SetConfig+0xba4>
 800af76:	f44f 7380 	mov.w	r3, #256	; 0x100
 800af7a:	e016      	b.n	800afaa <UART_SetConfig+0xbd2>
 800af7c:	2301      	movs	r3, #1
 800af7e:	e014      	b.n	800afaa <UART_SetConfig+0xbd2>
 800af80:	2380      	movs	r3, #128	; 0x80
 800af82:	e012      	b.n	800afaa <UART_SetConfig+0xbd2>
 800af84:	2340      	movs	r3, #64	; 0x40
 800af86:	e010      	b.n	800afaa <UART_SetConfig+0xbd2>
 800af88:	2320      	movs	r3, #32
 800af8a:	e00e      	b.n	800afaa <UART_SetConfig+0xbd2>
 800af8c:	2310      	movs	r3, #16
 800af8e:	e00c      	b.n	800afaa <UART_SetConfig+0xbd2>
 800af90:	230c      	movs	r3, #12
 800af92:	e00a      	b.n	800afaa <UART_SetConfig+0xbd2>
 800af94:	230a      	movs	r3, #10
 800af96:	e008      	b.n	800afaa <UART_SetConfig+0xbd2>
 800af98:	2308      	movs	r3, #8
 800af9a:	e006      	b.n	800afaa <UART_SetConfig+0xbd2>
 800af9c:	2306      	movs	r3, #6
 800af9e:	e004      	b.n	800afaa <UART_SetConfig+0xbd2>
 800afa0:	2304      	movs	r3, #4
 800afa2:	e002      	b.n	800afaa <UART_SetConfig+0xbd2>
 800afa4:	2302      	movs	r3, #2
 800afa6:	e000      	b.n	800afaa <UART_SetConfig+0xbd2>
 800afa8:	2301      	movs	r3, #1
 800afaa:	693a      	ldr	r2, [r7, #16]
 800afac:	fbb2 f3f3 	udiv	r3, r2, r3
 800afb0:	005a      	lsls	r2, r3, #1
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	685b      	ldr	r3, [r3, #4]
 800afb6:	085b      	lsrs	r3, r3, #1
 800afb8:	441a      	add	r2, r3
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	685b      	ldr	r3, [r3, #4]
 800afbe:	fbb2 f3f3 	udiv	r3, r2, r3
 800afc2:	b29b      	uxth	r3, r3
 800afc4:	61fb      	str	r3, [r7, #28]
        break;
 800afc6:	e16f      	b.n	800b2a8 <UART_SetConfig+0xed0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800afc8:	f7fc fda0 	bl	8007b0c <HAL_RCC_GetPCLK2Freq>
 800afcc:	6138      	str	r0, [r7, #16]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	d044      	beq.n	800b060 <UART_SetConfig+0xc88>
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800afda:	2b01      	cmp	r3, #1
 800afdc:	d03e      	beq.n	800b05c <UART_SetConfig+0xc84>
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800afe2:	2b02      	cmp	r3, #2
 800afe4:	d038      	beq.n	800b058 <UART_SetConfig+0xc80>
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800afea:	2b03      	cmp	r3, #3
 800afec:	d032      	beq.n	800b054 <UART_SetConfig+0xc7c>
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aff2:	2b04      	cmp	r3, #4
 800aff4:	d02c      	beq.n	800b050 <UART_SetConfig+0xc78>
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800affa:	2b05      	cmp	r3, #5
 800affc:	d026      	beq.n	800b04c <UART_SetConfig+0xc74>
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b002:	2b06      	cmp	r3, #6
 800b004:	d020      	beq.n	800b048 <UART_SetConfig+0xc70>
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b00a:	2b07      	cmp	r3, #7
 800b00c:	d01a      	beq.n	800b044 <UART_SetConfig+0xc6c>
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b012:	2b08      	cmp	r3, #8
 800b014:	d014      	beq.n	800b040 <UART_SetConfig+0xc68>
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b01a:	2b09      	cmp	r3, #9
 800b01c:	d00e      	beq.n	800b03c <UART_SetConfig+0xc64>
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b022:	2b0a      	cmp	r3, #10
 800b024:	d008      	beq.n	800b038 <UART_SetConfig+0xc60>
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b02a:	2b0b      	cmp	r3, #11
 800b02c:	d102      	bne.n	800b034 <UART_SetConfig+0xc5c>
 800b02e:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b032:	e016      	b.n	800b062 <UART_SetConfig+0xc8a>
 800b034:	2301      	movs	r3, #1
 800b036:	e014      	b.n	800b062 <UART_SetConfig+0xc8a>
 800b038:	2380      	movs	r3, #128	; 0x80
 800b03a:	e012      	b.n	800b062 <UART_SetConfig+0xc8a>
 800b03c:	2340      	movs	r3, #64	; 0x40
 800b03e:	e010      	b.n	800b062 <UART_SetConfig+0xc8a>
 800b040:	2320      	movs	r3, #32
 800b042:	e00e      	b.n	800b062 <UART_SetConfig+0xc8a>
 800b044:	2310      	movs	r3, #16
 800b046:	e00c      	b.n	800b062 <UART_SetConfig+0xc8a>
 800b048:	230c      	movs	r3, #12
 800b04a:	e00a      	b.n	800b062 <UART_SetConfig+0xc8a>
 800b04c:	230a      	movs	r3, #10
 800b04e:	e008      	b.n	800b062 <UART_SetConfig+0xc8a>
 800b050:	2308      	movs	r3, #8
 800b052:	e006      	b.n	800b062 <UART_SetConfig+0xc8a>
 800b054:	2306      	movs	r3, #6
 800b056:	e004      	b.n	800b062 <UART_SetConfig+0xc8a>
 800b058:	2304      	movs	r3, #4
 800b05a:	e002      	b.n	800b062 <UART_SetConfig+0xc8a>
 800b05c:	2302      	movs	r3, #2
 800b05e:	e000      	b.n	800b062 <UART_SetConfig+0xc8a>
 800b060:	2301      	movs	r3, #1
 800b062:	693a      	ldr	r2, [r7, #16]
 800b064:	fbb2 f3f3 	udiv	r3, r2, r3
 800b068:	005a      	lsls	r2, r3, #1
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	685b      	ldr	r3, [r3, #4]
 800b06e:	085b      	lsrs	r3, r3, #1
 800b070:	441a      	add	r2, r3
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	685b      	ldr	r3, [r3, #4]
 800b076:	fbb2 f3f3 	udiv	r3, r2, r3
 800b07a:	b29b      	uxth	r3, r3
 800b07c:	61fb      	str	r3, [r7, #28]
        break;
 800b07e:	e113      	b.n	800b2a8 <UART_SetConfig+0xed0>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b084:	2b00      	cmp	r3, #0
 800b086:	d043      	beq.n	800b110 <UART_SetConfig+0xd38>
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b08c:	2b01      	cmp	r3, #1
 800b08e:	d03d      	beq.n	800b10c <UART_SetConfig+0xd34>
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b094:	2b02      	cmp	r3, #2
 800b096:	d037      	beq.n	800b108 <UART_SetConfig+0xd30>
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b09c:	2b03      	cmp	r3, #3
 800b09e:	d031      	beq.n	800b104 <UART_SetConfig+0xd2c>
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0a4:	2b04      	cmp	r3, #4
 800b0a6:	d02b      	beq.n	800b100 <UART_SetConfig+0xd28>
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0ac:	2b05      	cmp	r3, #5
 800b0ae:	d025      	beq.n	800b0fc <UART_SetConfig+0xd24>
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0b4:	2b06      	cmp	r3, #6
 800b0b6:	d01f      	beq.n	800b0f8 <UART_SetConfig+0xd20>
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0bc:	2b07      	cmp	r3, #7
 800b0be:	d019      	beq.n	800b0f4 <UART_SetConfig+0xd1c>
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0c4:	2b08      	cmp	r3, #8
 800b0c6:	d013      	beq.n	800b0f0 <UART_SetConfig+0xd18>
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0cc:	2b09      	cmp	r3, #9
 800b0ce:	d00d      	beq.n	800b0ec <UART_SetConfig+0xd14>
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0d4:	2b0a      	cmp	r3, #10
 800b0d6:	d007      	beq.n	800b0e8 <UART_SetConfig+0xd10>
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0dc:	2b0b      	cmp	r3, #11
 800b0de:	d101      	bne.n	800b0e4 <UART_SetConfig+0xd0c>
 800b0e0:	4b8d      	ldr	r3, [pc, #564]	; (800b318 <UART_SetConfig+0xf40>)
 800b0e2:	e016      	b.n	800b112 <UART_SetConfig+0xd3a>
 800b0e4:	4b8d      	ldr	r3, [pc, #564]	; (800b31c <UART_SetConfig+0xf44>)
 800b0e6:	e014      	b.n	800b112 <UART_SetConfig+0xd3a>
 800b0e8:	4b8d      	ldr	r3, [pc, #564]	; (800b320 <UART_SetConfig+0xf48>)
 800b0ea:	e012      	b.n	800b112 <UART_SetConfig+0xd3a>
 800b0ec:	4b8d      	ldr	r3, [pc, #564]	; (800b324 <UART_SetConfig+0xf4c>)
 800b0ee:	e010      	b.n	800b112 <UART_SetConfig+0xd3a>
 800b0f0:	4b8d      	ldr	r3, [pc, #564]	; (800b328 <UART_SetConfig+0xf50>)
 800b0f2:	e00e      	b.n	800b112 <UART_SetConfig+0xd3a>
 800b0f4:	4b8d      	ldr	r3, [pc, #564]	; (800b32c <UART_SetConfig+0xf54>)
 800b0f6:	e00c      	b.n	800b112 <UART_SetConfig+0xd3a>
 800b0f8:	4b8d      	ldr	r3, [pc, #564]	; (800b330 <UART_SetConfig+0xf58>)
 800b0fa:	e00a      	b.n	800b112 <UART_SetConfig+0xd3a>
 800b0fc:	4b8d      	ldr	r3, [pc, #564]	; (800b334 <UART_SetConfig+0xf5c>)
 800b0fe:	e008      	b.n	800b112 <UART_SetConfig+0xd3a>
 800b100:	4b8d      	ldr	r3, [pc, #564]	; (800b338 <UART_SetConfig+0xf60>)
 800b102:	e006      	b.n	800b112 <UART_SetConfig+0xd3a>
 800b104:	4b8d      	ldr	r3, [pc, #564]	; (800b33c <UART_SetConfig+0xf64>)
 800b106:	e004      	b.n	800b112 <UART_SetConfig+0xd3a>
 800b108:	4b8d      	ldr	r3, [pc, #564]	; (800b340 <UART_SetConfig+0xf68>)
 800b10a:	e002      	b.n	800b112 <UART_SetConfig+0xd3a>
 800b10c:	4b8d      	ldr	r3, [pc, #564]	; (800b344 <UART_SetConfig+0xf6c>)
 800b10e:	e000      	b.n	800b112 <UART_SetConfig+0xd3a>
 800b110:	4b82      	ldr	r3, [pc, #520]	; (800b31c <UART_SetConfig+0xf44>)
 800b112:	687a      	ldr	r2, [r7, #4]
 800b114:	6852      	ldr	r2, [r2, #4]
 800b116:	0852      	lsrs	r2, r2, #1
 800b118:	441a      	add	r2, r3
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	685b      	ldr	r3, [r3, #4]
 800b11e:	fbb2 f3f3 	udiv	r3, r2, r3
 800b122:	b29b      	uxth	r3, r3
 800b124:	61fb      	str	r3, [r7, #28]
        break;
 800b126:	e0bf      	b.n	800b2a8 <UART_SetConfig+0xed0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b128:	f7fc fc6c 	bl	8007a04 <HAL_RCC_GetSysClockFreq>
 800b12c:	6138      	str	r0, [r7, #16]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b132:	2b00      	cmp	r3, #0
 800b134:	d044      	beq.n	800b1c0 <UART_SetConfig+0xde8>
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b13a:	2b01      	cmp	r3, #1
 800b13c:	d03e      	beq.n	800b1bc <UART_SetConfig+0xde4>
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b142:	2b02      	cmp	r3, #2
 800b144:	d038      	beq.n	800b1b8 <UART_SetConfig+0xde0>
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b14a:	2b03      	cmp	r3, #3
 800b14c:	d032      	beq.n	800b1b4 <UART_SetConfig+0xddc>
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b152:	2b04      	cmp	r3, #4
 800b154:	d02c      	beq.n	800b1b0 <UART_SetConfig+0xdd8>
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b15a:	2b05      	cmp	r3, #5
 800b15c:	d026      	beq.n	800b1ac <UART_SetConfig+0xdd4>
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b162:	2b06      	cmp	r3, #6
 800b164:	d020      	beq.n	800b1a8 <UART_SetConfig+0xdd0>
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b16a:	2b07      	cmp	r3, #7
 800b16c:	d01a      	beq.n	800b1a4 <UART_SetConfig+0xdcc>
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b172:	2b08      	cmp	r3, #8
 800b174:	d014      	beq.n	800b1a0 <UART_SetConfig+0xdc8>
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b17a:	2b09      	cmp	r3, #9
 800b17c:	d00e      	beq.n	800b19c <UART_SetConfig+0xdc4>
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b182:	2b0a      	cmp	r3, #10
 800b184:	d008      	beq.n	800b198 <UART_SetConfig+0xdc0>
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b18a:	2b0b      	cmp	r3, #11
 800b18c:	d102      	bne.n	800b194 <UART_SetConfig+0xdbc>
 800b18e:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b192:	e016      	b.n	800b1c2 <UART_SetConfig+0xdea>
 800b194:	2301      	movs	r3, #1
 800b196:	e014      	b.n	800b1c2 <UART_SetConfig+0xdea>
 800b198:	2380      	movs	r3, #128	; 0x80
 800b19a:	e012      	b.n	800b1c2 <UART_SetConfig+0xdea>
 800b19c:	2340      	movs	r3, #64	; 0x40
 800b19e:	e010      	b.n	800b1c2 <UART_SetConfig+0xdea>
 800b1a0:	2320      	movs	r3, #32
 800b1a2:	e00e      	b.n	800b1c2 <UART_SetConfig+0xdea>
 800b1a4:	2310      	movs	r3, #16
 800b1a6:	e00c      	b.n	800b1c2 <UART_SetConfig+0xdea>
 800b1a8:	230c      	movs	r3, #12
 800b1aa:	e00a      	b.n	800b1c2 <UART_SetConfig+0xdea>
 800b1ac:	230a      	movs	r3, #10
 800b1ae:	e008      	b.n	800b1c2 <UART_SetConfig+0xdea>
 800b1b0:	2308      	movs	r3, #8
 800b1b2:	e006      	b.n	800b1c2 <UART_SetConfig+0xdea>
 800b1b4:	2306      	movs	r3, #6
 800b1b6:	e004      	b.n	800b1c2 <UART_SetConfig+0xdea>
 800b1b8:	2304      	movs	r3, #4
 800b1ba:	e002      	b.n	800b1c2 <UART_SetConfig+0xdea>
 800b1bc:	2302      	movs	r3, #2
 800b1be:	e000      	b.n	800b1c2 <UART_SetConfig+0xdea>
 800b1c0:	2301      	movs	r3, #1
 800b1c2:	693a      	ldr	r2, [r7, #16]
 800b1c4:	fbb2 f3f3 	udiv	r3, r2, r3
 800b1c8:	005a      	lsls	r2, r3, #1
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	685b      	ldr	r3, [r3, #4]
 800b1ce:	085b      	lsrs	r3, r3, #1
 800b1d0:	441a      	add	r2, r3
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	685b      	ldr	r3, [r3, #4]
 800b1d6:	fbb2 f3f3 	udiv	r3, r2, r3
 800b1da:	b29b      	uxth	r3, r3
 800b1dc:	61fb      	str	r3, [r7, #28]
        break;
 800b1de:	e063      	b.n	800b2a8 <UART_SetConfig+0xed0>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	d04f      	beq.n	800b288 <UART_SetConfig+0xeb0>
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b1ec:	2b01      	cmp	r3, #1
 800b1ee:	d048      	beq.n	800b282 <UART_SetConfig+0xeaa>
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b1f4:	2b02      	cmp	r3, #2
 800b1f6:	d041      	beq.n	800b27c <UART_SetConfig+0xea4>
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b1fc:	2b03      	cmp	r3, #3
 800b1fe:	d03a      	beq.n	800b276 <UART_SetConfig+0xe9e>
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b204:	2b04      	cmp	r3, #4
 800b206:	d033      	beq.n	800b270 <UART_SetConfig+0xe98>
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b20c:	2b05      	cmp	r3, #5
 800b20e:	d02c      	beq.n	800b26a <UART_SetConfig+0xe92>
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b214:	2b06      	cmp	r3, #6
 800b216:	d025      	beq.n	800b264 <UART_SetConfig+0xe8c>
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b21c:	2b07      	cmp	r3, #7
 800b21e:	d01e      	beq.n	800b25e <UART_SetConfig+0xe86>
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b224:	2b08      	cmp	r3, #8
 800b226:	d017      	beq.n	800b258 <UART_SetConfig+0xe80>
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b22c:	2b09      	cmp	r3, #9
 800b22e:	d010      	beq.n	800b252 <UART_SetConfig+0xe7a>
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b234:	2b0a      	cmp	r3, #10
 800b236:	d009      	beq.n	800b24c <UART_SetConfig+0xe74>
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b23c:	2b0b      	cmp	r3, #11
 800b23e:	d102      	bne.n	800b246 <UART_SetConfig+0xe6e>
 800b240:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b244:	e022      	b.n	800b28c <UART_SetConfig+0xeb4>
 800b246:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800b24a:	e01f      	b.n	800b28c <UART_SetConfig+0xeb4>
 800b24c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b250:	e01c      	b.n	800b28c <UART_SetConfig+0xeb4>
 800b252:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b256:	e019      	b.n	800b28c <UART_SetConfig+0xeb4>
 800b258:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800b25c:	e016      	b.n	800b28c <UART_SetConfig+0xeb4>
 800b25e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b262:	e013      	b.n	800b28c <UART_SetConfig+0xeb4>
 800b264:	f241 5354 	movw	r3, #5460	; 0x1554
 800b268:	e010      	b.n	800b28c <UART_SetConfig+0xeb4>
 800b26a:	f641 1398 	movw	r3, #6552	; 0x1998
 800b26e:	e00d      	b.n	800b28c <UART_SetConfig+0xeb4>
 800b270:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b274:	e00a      	b.n	800b28c <UART_SetConfig+0xeb4>
 800b276:	f642 23aa 	movw	r3, #10922	; 0x2aaa
 800b27a:	e007      	b.n	800b28c <UART_SetConfig+0xeb4>
 800b27c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800b280:	e004      	b.n	800b28c <UART_SetConfig+0xeb4>
 800b282:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b286:	e001      	b.n	800b28c <UART_SetConfig+0xeb4>
 800b288:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800b28c:	687a      	ldr	r2, [r7, #4]
 800b28e:	6852      	ldr	r2, [r2, #4]
 800b290:	0852      	lsrs	r2, r2, #1
 800b292:	441a      	add	r2, r3
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	685b      	ldr	r3, [r3, #4]
 800b298:	fbb2 f3f3 	udiv	r3, r2, r3
 800b29c:	b29b      	uxth	r3, r3
 800b29e:	61fb      	str	r3, [r7, #28]
        break;
 800b2a0:	e002      	b.n	800b2a8 <UART_SetConfig+0xed0>
      default:
        ret = HAL_ERROR;
 800b2a2:	2301      	movs	r3, #1
 800b2a4:	76fb      	strb	r3, [r7, #27]
        break;
 800b2a6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b2a8:	69fb      	ldr	r3, [r7, #28]
 800b2aa:	2b0f      	cmp	r3, #15
 800b2ac:	d916      	bls.n	800b2dc <UART_SetConfig+0xf04>
 800b2ae:	69fb      	ldr	r3, [r7, #28]
 800b2b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b2b4:	d212      	bcs.n	800b2dc <UART_SetConfig+0xf04>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b2b6:	69fb      	ldr	r3, [r7, #28]
 800b2b8:	b29b      	uxth	r3, r3
 800b2ba:	f023 030f 	bic.w	r3, r3, #15
 800b2be:	81fb      	strh	r3, [r7, #14]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b2c0:	69fb      	ldr	r3, [r7, #28]
 800b2c2:	085b      	lsrs	r3, r3, #1
 800b2c4:	b29b      	uxth	r3, r3
 800b2c6:	f003 0307 	and.w	r3, r3, #7
 800b2ca:	b29a      	uxth	r2, r3
 800b2cc:	89fb      	ldrh	r3, [r7, #14]
 800b2ce:	4313      	orrs	r3, r2
 800b2d0:	81fb      	strh	r3, [r7, #14]
      huart->Instance->BRR = brrtemp;
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	681b      	ldr	r3, [r3, #0]
 800b2d6:	89fa      	ldrh	r2, [r7, #14]
 800b2d8:	60da      	str	r2, [r3, #12]
 800b2da:	e20c      	b.n	800b6f6 <UART_SetConfig+0x131e>
    }
    else
    {
      ret = HAL_ERROR;
 800b2dc:	2301      	movs	r3, #1
 800b2de:	76fb      	strb	r3, [r7, #27]
 800b2e0:	e209      	b.n	800b6f6 <UART_SetConfig+0x131e>
    }
  }
  else
  {
    switch (clocksource)
 800b2e2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800b2e6:	2b08      	cmp	r3, #8
 800b2e8:	f200 81f4 	bhi.w	800b6d4 <UART_SetConfig+0x12fc>
 800b2ec:	a201      	add	r2, pc, #4	; (adr r2, 800b2f4 <UART_SetConfig+0xf1c>)
 800b2ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b2f2:	bf00      	nop
 800b2f4:	0800b349 	.word	0x0800b349
 800b2f8:	0800b3ff 	.word	0x0800b3ff
 800b2fc:	0800b4b5 	.word	0x0800b4b5
 800b300:	0800b6d5 	.word	0x0800b6d5
 800b304:	0800b55f 	.word	0x0800b55f
 800b308:	0800b6d5 	.word	0x0800b6d5
 800b30c:	0800b6d5 	.word	0x0800b6d5
 800b310:	0800b6d5 	.word	0x0800b6d5
 800b314:	0800b615 	.word	0x0800b615
 800b318:	0001e848 	.word	0x0001e848
 800b31c:	01e84800 	.word	0x01e84800
 800b320:	0003d090 	.word	0x0003d090
 800b324:	0007a120 	.word	0x0007a120
 800b328:	000f4240 	.word	0x000f4240
 800b32c:	001e8480 	.word	0x001e8480
 800b330:	0028b0aa 	.word	0x0028b0aa
 800b334:	0030d400 	.word	0x0030d400
 800b338:	003d0900 	.word	0x003d0900
 800b33c:	00516154 	.word	0x00516154
 800b340:	007a1200 	.word	0x007a1200
 800b344:	00f42400 	.word	0x00f42400
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b348:	f7fc fbca 	bl	8007ae0 <HAL_RCC_GetPCLK1Freq>
 800b34c:	6138      	str	r0, [r7, #16]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b352:	2b00      	cmp	r3, #0
 800b354:	d044      	beq.n	800b3e0 <UART_SetConfig+0x1008>
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b35a:	2b01      	cmp	r3, #1
 800b35c:	d03e      	beq.n	800b3dc <UART_SetConfig+0x1004>
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b362:	2b02      	cmp	r3, #2
 800b364:	d038      	beq.n	800b3d8 <UART_SetConfig+0x1000>
 800b366:	687b      	ldr	r3, [r7, #4]
 800b368:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b36a:	2b03      	cmp	r3, #3
 800b36c:	d032      	beq.n	800b3d4 <UART_SetConfig+0xffc>
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b372:	2b04      	cmp	r3, #4
 800b374:	d02c      	beq.n	800b3d0 <UART_SetConfig+0xff8>
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b37a:	2b05      	cmp	r3, #5
 800b37c:	d026      	beq.n	800b3cc <UART_SetConfig+0xff4>
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b382:	2b06      	cmp	r3, #6
 800b384:	d020      	beq.n	800b3c8 <UART_SetConfig+0xff0>
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b38a:	2b07      	cmp	r3, #7
 800b38c:	d01a      	beq.n	800b3c4 <UART_SetConfig+0xfec>
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b392:	2b08      	cmp	r3, #8
 800b394:	d014      	beq.n	800b3c0 <UART_SetConfig+0xfe8>
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b39a:	2b09      	cmp	r3, #9
 800b39c:	d00e      	beq.n	800b3bc <UART_SetConfig+0xfe4>
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b3a2:	2b0a      	cmp	r3, #10
 800b3a4:	d008      	beq.n	800b3b8 <UART_SetConfig+0xfe0>
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b3aa:	2b0b      	cmp	r3, #11
 800b3ac:	d102      	bne.n	800b3b4 <UART_SetConfig+0xfdc>
 800b3ae:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b3b2:	e016      	b.n	800b3e2 <UART_SetConfig+0x100a>
 800b3b4:	2301      	movs	r3, #1
 800b3b6:	e014      	b.n	800b3e2 <UART_SetConfig+0x100a>
 800b3b8:	2380      	movs	r3, #128	; 0x80
 800b3ba:	e012      	b.n	800b3e2 <UART_SetConfig+0x100a>
 800b3bc:	2340      	movs	r3, #64	; 0x40
 800b3be:	e010      	b.n	800b3e2 <UART_SetConfig+0x100a>
 800b3c0:	2320      	movs	r3, #32
 800b3c2:	e00e      	b.n	800b3e2 <UART_SetConfig+0x100a>
 800b3c4:	2310      	movs	r3, #16
 800b3c6:	e00c      	b.n	800b3e2 <UART_SetConfig+0x100a>
 800b3c8:	230c      	movs	r3, #12
 800b3ca:	e00a      	b.n	800b3e2 <UART_SetConfig+0x100a>
 800b3cc:	230a      	movs	r3, #10
 800b3ce:	e008      	b.n	800b3e2 <UART_SetConfig+0x100a>
 800b3d0:	2308      	movs	r3, #8
 800b3d2:	e006      	b.n	800b3e2 <UART_SetConfig+0x100a>
 800b3d4:	2306      	movs	r3, #6
 800b3d6:	e004      	b.n	800b3e2 <UART_SetConfig+0x100a>
 800b3d8:	2304      	movs	r3, #4
 800b3da:	e002      	b.n	800b3e2 <UART_SetConfig+0x100a>
 800b3dc:	2302      	movs	r3, #2
 800b3de:	e000      	b.n	800b3e2 <UART_SetConfig+0x100a>
 800b3e0:	2301      	movs	r3, #1
 800b3e2:	693a      	ldr	r2, [r7, #16]
 800b3e4:	fbb2 f2f3 	udiv	r2, r2, r3
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	685b      	ldr	r3, [r3, #4]
 800b3ec:	085b      	lsrs	r3, r3, #1
 800b3ee:	441a      	add	r2, r3
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	685b      	ldr	r3, [r3, #4]
 800b3f4:	fbb2 f3f3 	udiv	r3, r2, r3
 800b3f8:	b29b      	uxth	r3, r3
 800b3fa:	61fb      	str	r3, [r7, #28]
        break;
 800b3fc:	e16d      	b.n	800b6da <UART_SetConfig+0x1302>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b3fe:	f7fc fb85 	bl	8007b0c <HAL_RCC_GetPCLK2Freq>
 800b402:	6138      	str	r0, [r7, #16]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b408:	2b00      	cmp	r3, #0
 800b40a:	d044      	beq.n	800b496 <UART_SetConfig+0x10be>
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b410:	2b01      	cmp	r3, #1
 800b412:	d03e      	beq.n	800b492 <UART_SetConfig+0x10ba>
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b418:	2b02      	cmp	r3, #2
 800b41a:	d038      	beq.n	800b48e <UART_SetConfig+0x10b6>
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b420:	2b03      	cmp	r3, #3
 800b422:	d032      	beq.n	800b48a <UART_SetConfig+0x10b2>
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b428:	2b04      	cmp	r3, #4
 800b42a:	d02c      	beq.n	800b486 <UART_SetConfig+0x10ae>
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b430:	2b05      	cmp	r3, #5
 800b432:	d026      	beq.n	800b482 <UART_SetConfig+0x10aa>
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b438:	2b06      	cmp	r3, #6
 800b43a:	d020      	beq.n	800b47e <UART_SetConfig+0x10a6>
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b440:	2b07      	cmp	r3, #7
 800b442:	d01a      	beq.n	800b47a <UART_SetConfig+0x10a2>
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b448:	2b08      	cmp	r3, #8
 800b44a:	d014      	beq.n	800b476 <UART_SetConfig+0x109e>
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b450:	2b09      	cmp	r3, #9
 800b452:	d00e      	beq.n	800b472 <UART_SetConfig+0x109a>
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b458:	2b0a      	cmp	r3, #10
 800b45a:	d008      	beq.n	800b46e <UART_SetConfig+0x1096>
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b460:	2b0b      	cmp	r3, #11
 800b462:	d102      	bne.n	800b46a <UART_SetConfig+0x1092>
 800b464:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b468:	e016      	b.n	800b498 <UART_SetConfig+0x10c0>
 800b46a:	2301      	movs	r3, #1
 800b46c:	e014      	b.n	800b498 <UART_SetConfig+0x10c0>
 800b46e:	2380      	movs	r3, #128	; 0x80
 800b470:	e012      	b.n	800b498 <UART_SetConfig+0x10c0>
 800b472:	2340      	movs	r3, #64	; 0x40
 800b474:	e010      	b.n	800b498 <UART_SetConfig+0x10c0>
 800b476:	2320      	movs	r3, #32
 800b478:	e00e      	b.n	800b498 <UART_SetConfig+0x10c0>
 800b47a:	2310      	movs	r3, #16
 800b47c:	e00c      	b.n	800b498 <UART_SetConfig+0x10c0>
 800b47e:	230c      	movs	r3, #12
 800b480:	e00a      	b.n	800b498 <UART_SetConfig+0x10c0>
 800b482:	230a      	movs	r3, #10
 800b484:	e008      	b.n	800b498 <UART_SetConfig+0x10c0>
 800b486:	2308      	movs	r3, #8
 800b488:	e006      	b.n	800b498 <UART_SetConfig+0x10c0>
 800b48a:	2306      	movs	r3, #6
 800b48c:	e004      	b.n	800b498 <UART_SetConfig+0x10c0>
 800b48e:	2304      	movs	r3, #4
 800b490:	e002      	b.n	800b498 <UART_SetConfig+0x10c0>
 800b492:	2302      	movs	r3, #2
 800b494:	e000      	b.n	800b498 <UART_SetConfig+0x10c0>
 800b496:	2301      	movs	r3, #1
 800b498:	693a      	ldr	r2, [r7, #16]
 800b49a:	fbb2 f2f3 	udiv	r2, r2, r3
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	685b      	ldr	r3, [r3, #4]
 800b4a2:	085b      	lsrs	r3, r3, #1
 800b4a4:	441a      	add	r2, r3
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	685b      	ldr	r3, [r3, #4]
 800b4aa:	fbb2 f3f3 	udiv	r3, r2, r3
 800b4ae:	b29b      	uxth	r3, r3
 800b4b0:	61fb      	str	r3, [r7, #28]
        break;
 800b4b2:	e112      	b.n	800b6da <UART_SetConfig+0x1302>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b4b8:	2b00      	cmp	r3, #0
 800b4ba:	d044      	beq.n	800b546 <UART_SetConfig+0x116e>
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b4c0:	2b01      	cmp	r3, #1
 800b4c2:	d03e      	beq.n	800b542 <UART_SetConfig+0x116a>
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b4c8:	2b02      	cmp	r3, #2
 800b4ca:	d038      	beq.n	800b53e <UART_SetConfig+0x1166>
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b4d0:	2b03      	cmp	r3, #3
 800b4d2:	d032      	beq.n	800b53a <UART_SetConfig+0x1162>
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b4d8:	2b04      	cmp	r3, #4
 800b4da:	d02c      	beq.n	800b536 <UART_SetConfig+0x115e>
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b4e0:	2b05      	cmp	r3, #5
 800b4e2:	d026      	beq.n	800b532 <UART_SetConfig+0x115a>
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b4e8:	2b06      	cmp	r3, #6
 800b4ea:	d020      	beq.n	800b52e <UART_SetConfig+0x1156>
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b4f0:	2b07      	cmp	r3, #7
 800b4f2:	d01a      	beq.n	800b52a <UART_SetConfig+0x1152>
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b4f8:	2b08      	cmp	r3, #8
 800b4fa:	d014      	beq.n	800b526 <UART_SetConfig+0x114e>
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b500:	2b09      	cmp	r3, #9
 800b502:	d00e      	beq.n	800b522 <UART_SetConfig+0x114a>
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b508:	2b0a      	cmp	r3, #10
 800b50a:	d008      	beq.n	800b51e <UART_SetConfig+0x1146>
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b510:	2b0b      	cmp	r3, #11
 800b512:	d102      	bne.n	800b51a <UART_SetConfig+0x1142>
 800b514:	f24f 4324 	movw	r3, #62500	; 0xf424
 800b518:	e016      	b.n	800b548 <UART_SetConfig+0x1170>
 800b51a:	4b81      	ldr	r3, [pc, #516]	; (800b720 <UART_SetConfig+0x1348>)
 800b51c:	e014      	b.n	800b548 <UART_SetConfig+0x1170>
 800b51e:	4b81      	ldr	r3, [pc, #516]	; (800b724 <UART_SetConfig+0x134c>)
 800b520:	e012      	b.n	800b548 <UART_SetConfig+0x1170>
 800b522:	4b81      	ldr	r3, [pc, #516]	; (800b728 <UART_SetConfig+0x1350>)
 800b524:	e010      	b.n	800b548 <UART_SetConfig+0x1170>
 800b526:	4b81      	ldr	r3, [pc, #516]	; (800b72c <UART_SetConfig+0x1354>)
 800b528:	e00e      	b.n	800b548 <UART_SetConfig+0x1170>
 800b52a:	4b81      	ldr	r3, [pc, #516]	; (800b730 <UART_SetConfig+0x1358>)
 800b52c:	e00c      	b.n	800b548 <UART_SetConfig+0x1170>
 800b52e:	4b81      	ldr	r3, [pc, #516]	; (800b734 <UART_SetConfig+0x135c>)
 800b530:	e00a      	b.n	800b548 <UART_SetConfig+0x1170>
 800b532:	4b81      	ldr	r3, [pc, #516]	; (800b738 <UART_SetConfig+0x1360>)
 800b534:	e008      	b.n	800b548 <UART_SetConfig+0x1170>
 800b536:	4b81      	ldr	r3, [pc, #516]	; (800b73c <UART_SetConfig+0x1364>)
 800b538:	e006      	b.n	800b548 <UART_SetConfig+0x1170>
 800b53a:	4b81      	ldr	r3, [pc, #516]	; (800b740 <UART_SetConfig+0x1368>)
 800b53c:	e004      	b.n	800b548 <UART_SetConfig+0x1170>
 800b53e:	4b81      	ldr	r3, [pc, #516]	; (800b744 <UART_SetConfig+0x136c>)
 800b540:	e002      	b.n	800b548 <UART_SetConfig+0x1170>
 800b542:	4b81      	ldr	r3, [pc, #516]	; (800b748 <UART_SetConfig+0x1370>)
 800b544:	e000      	b.n	800b548 <UART_SetConfig+0x1170>
 800b546:	4b76      	ldr	r3, [pc, #472]	; (800b720 <UART_SetConfig+0x1348>)
 800b548:	687a      	ldr	r2, [r7, #4]
 800b54a:	6852      	ldr	r2, [r2, #4]
 800b54c:	0852      	lsrs	r2, r2, #1
 800b54e:	441a      	add	r2, r3
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	685b      	ldr	r3, [r3, #4]
 800b554:	fbb2 f3f3 	udiv	r3, r2, r3
 800b558:	b29b      	uxth	r3, r3
 800b55a:	61fb      	str	r3, [r7, #28]
        break;
 800b55c:	e0bd      	b.n	800b6da <UART_SetConfig+0x1302>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b55e:	f7fc fa51 	bl	8007a04 <HAL_RCC_GetSysClockFreq>
 800b562:	6138      	str	r0, [r7, #16]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b568:	2b00      	cmp	r3, #0
 800b56a:	d044      	beq.n	800b5f6 <UART_SetConfig+0x121e>
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b570:	2b01      	cmp	r3, #1
 800b572:	d03e      	beq.n	800b5f2 <UART_SetConfig+0x121a>
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b578:	2b02      	cmp	r3, #2
 800b57a:	d038      	beq.n	800b5ee <UART_SetConfig+0x1216>
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b580:	2b03      	cmp	r3, #3
 800b582:	d032      	beq.n	800b5ea <UART_SetConfig+0x1212>
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b588:	2b04      	cmp	r3, #4
 800b58a:	d02c      	beq.n	800b5e6 <UART_SetConfig+0x120e>
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b590:	2b05      	cmp	r3, #5
 800b592:	d026      	beq.n	800b5e2 <UART_SetConfig+0x120a>
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b598:	2b06      	cmp	r3, #6
 800b59a:	d020      	beq.n	800b5de <UART_SetConfig+0x1206>
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b5a0:	2b07      	cmp	r3, #7
 800b5a2:	d01a      	beq.n	800b5da <UART_SetConfig+0x1202>
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b5a8:	2b08      	cmp	r3, #8
 800b5aa:	d014      	beq.n	800b5d6 <UART_SetConfig+0x11fe>
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b5b0:	2b09      	cmp	r3, #9
 800b5b2:	d00e      	beq.n	800b5d2 <UART_SetConfig+0x11fa>
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b5b8:	2b0a      	cmp	r3, #10
 800b5ba:	d008      	beq.n	800b5ce <UART_SetConfig+0x11f6>
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b5c0:	2b0b      	cmp	r3, #11
 800b5c2:	d102      	bne.n	800b5ca <UART_SetConfig+0x11f2>
 800b5c4:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b5c8:	e016      	b.n	800b5f8 <UART_SetConfig+0x1220>
 800b5ca:	2301      	movs	r3, #1
 800b5cc:	e014      	b.n	800b5f8 <UART_SetConfig+0x1220>
 800b5ce:	2380      	movs	r3, #128	; 0x80
 800b5d0:	e012      	b.n	800b5f8 <UART_SetConfig+0x1220>
 800b5d2:	2340      	movs	r3, #64	; 0x40
 800b5d4:	e010      	b.n	800b5f8 <UART_SetConfig+0x1220>
 800b5d6:	2320      	movs	r3, #32
 800b5d8:	e00e      	b.n	800b5f8 <UART_SetConfig+0x1220>
 800b5da:	2310      	movs	r3, #16
 800b5dc:	e00c      	b.n	800b5f8 <UART_SetConfig+0x1220>
 800b5de:	230c      	movs	r3, #12
 800b5e0:	e00a      	b.n	800b5f8 <UART_SetConfig+0x1220>
 800b5e2:	230a      	movs	r3, #10
 800b5e4:	e008      	b.n	800b5f8 <UART_SetConfig+0x1220>
 800b5e6:	2308      	movs	r3, #8
 800b5e8:	e006      	b.n	800b5f8 <UART_SetConfig+0x1220>
 800b5ea:	2306      	movs	r3, #6
 800b5ec:	e004      	b.n	800b5f8 <UART_SetConfig+0x1220>
 800b5ee:	2304      	movs	r3, #4
 800b5f0:	e002      	b.n	800b5f8 <UART_SetConfig+0x1220>
 800b5f2:	2302      	movs	r3, #2
 800b5f4:	e000      	b.n	800b5f8 <UART_SetConfig+0x1220>
 800b5f6:	2301      	movs	r3, #1
 800b5f8:	693a      	ldr	r2, [r7, #16]
 800b5fa:	fbb2 f2f3 	udiv	r2, r2, r3
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	685b      	ldr	r3, [r3, #4]
 800b602:	085b      	lsrs	r3, r3, #1
 800b604:	441a      	add	r2, r3
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	685b      	ldr	r3, [r3, #4]
 800b60a:	fbb2 f3f3 	udiv	r3, r2, r3
 800b60e:	b29b      	uxth	r3, r3
 800b610:	61fb      	str	r3, [r7, #28]
        break;
 800b612:	e062      	b.n	800b6da <UART_SetConfig+0x1302>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d04e      	beq.n	800b6ba <UART_SetConfig+0x12e2>
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b620:	2b01      	cmp	r3, #1
 800b622:	d047      	beq.n	800b6b4 <UART_SetConfig+0x12dc>
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b628:	2b02      	cmp	r3, #2
 800b62a:	d040      	beq.n	800b6ae <UART_SetConfig+0x12d6>
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b630:	2b03      	cmp	r3, #3
 800b632:	d039      	beq.n	800b6a8 <UART_SetConfig+0x12d0>
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b638:	2b04      	cmp	r3, #4
 800b63a:	d032      	beq.n	800b6a2 <UART_SetConfig+0x12ca>
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b640:	2b05      	cmp	r3, #5
 800b642:	d02b      	beq.n	800b69c <UART_SetConfig+0x12c4>
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b648:	2b06      	cmp	r3, #6
 800b64a:	d024      	beq.n	800b696 <UART_SetConfig+0x12be>
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b650:	2b07      	cmp	r3, #7
 800b652:	d01d      	beq.n	800b690 <UART_SetConfig+0x12b8>
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b658:	2b08      	cmp	r3, #8
 800b65a:	d016      	beq.n	800b68a <UART_SetConfig+0x12b2>
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b660:	2b09      	cmp	r3, #9
 800b662:	d00f      	beq.n	800b684 <UART_SetConfig+0x12ac>
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b668:	2b0a      	cmp	r3, #10
 800b66a:	d008      	beq.n	800b67e <UART_SetConfig+0x12a6>
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b670:	2b0b      	cmp	r3, #11
 800b672:	d101      	bne.n	800b678 <UART_SetConfig+0x12a0>
 800b674:	2380      	movs	r3, #128	; 0x80
 800b676:	e022      	b.n	800b6be <UART_SetConfig+0x12e6>
 800b678:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b67c:	e01f      	b.n	800b6be <UART_SetConfig+0x12e6>
 800b67e:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b682:	e01c      	b.n	800b6be <UART_SetConfig+0x12e6>
 800b684:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b688:	e019      	b.n	800b6be <UART_SetConfig+0x12e6>
 800b68a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b68e:	e016      	b.n	800b6be <UART_SetConfig+0x12e6>
 800b690:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800b694:	e013      	b.n	800b6be <UART_SetConfig+0x12e6>
 800b696:	f640 23aa 	movw	r3, #2730	; 0xaaa
 800b69a:	e010      	b.n	800b6be <UART_SetConfig+0x12e6>
 800b69c:	f640 43cc 	movw	r3, #3276	; 0xccc
 800b6a0:	e00d      	b.n	800b6be <UART_SetConfig+0x12e6>
 800b6a2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b6a6:	e00a      	b.n	800b6be <UART_SetConfig+0x12e6>
 800b6a8:	f241 5355 	movw	r3, #5461	; 0x1555
 800b6ac:	e007      	b.n	800b6be <UART_SetConfig+0x12e6>
 800b6ae:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b6b2:	e004      	b.n	800b6be <UART_SetConfig+0x12e6>
 800b6b4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800b6b8:	e001      	b.n	800b6be <UART_SetConfig+0x12e6>
 800b6ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b6be:	687a      	ldr	r2, [r7, #4]
 800b6c0:	6852      	ldr	r2, [r2, #4]
 800b6c2:	0852      	lsrs	r2, r2, #1
 800b6c4:	441a      	add	r2, r3
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	685b      	ldr	r3, [r3, #4]
 800b6ca:	fbb2 f3f3 	udiv	r3, r2, r3
 800b6ce:	b29b      	uxth	r3, r3
 800b6d0:	61fb      	str	r3, [r7, #28]
        break;
 800b6d2:	e002      	b.n	800b6da <UART_SetConfig+0x1302>
      default:
        ret = HAL_ERROR;
 800b6d4:	2301      	movs	r3, #1
 800b6d6:	76fb      	strb	r3, [r7, #27]
        break;
 800b6d8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b6da:	69fb      	ldr	r3, [r7, #28]
 800b6dc:	2b0f      	cmp	r3, #15
 800b6de:	d908      	bls.n	800b6f2 <UART_SetConfig+0x131a>
 800b6e0:	69fb      	ldr	r3, [r7, #28]
 800b6e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b6e6:	d204      	bcs.n	800b6f2 <UART_SetConfig+0x131a>
    {
      huart->Instance->BRR = usartdiv;
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	681b      	ldr	r3, [r3, #0]
 800b6ec:	69fa      	ldr	r2, [r7, #28]
 800b6ee:	60da      	str	r2, [r3, #12]
 800b6f0:	e001      	b.n	800b6f6 <UART_SetConfig+0x131e>
    }
    else
    {
      ret = HAL_ERROR;
 800b6f2:	2301      	movs	r3, #1
 800b6f4:	76fb      	strb	r3, [r7, #27]
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	2201      	movs	r2, #1
 800b6fa:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	2201      	movs	r2, #1
 800b702:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	2200      	movs	r2, #0
 800b70a:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->TxISR = NULL;
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	2200      	movs	r2, #0
 800b710:	671a      	str	r2, [r3, #112]	; 0x70

  return ret;
 800b712:	7efb      	ldrb	r3, [r7, #27]
}
 800b714:	4618      	mov	r0, r3
 800b716:	3728      	adds	r7, #40	; 0x28
 800b718:	46bd      	mov	sp, r7
 800b71a:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 800b71e:	bf00      	nop
 800b720:	00f42400 	.word	0x00f42400
 800b724:	0001e848 	.word	0x0001e848
 800b728:	0003d090 	.word	0x0003d090
 800b72c:	0007a120 	.word	0x0007a120
 800b730:	000f4240 	.word	0x000f4240
 800b734:	00145855 	.word	0x00145855
 800b738:	00186a00 	.word	0x00186a00
 800b73c:	001e8480 	.word	0x001e8480
 800b740:	0028b0aa 	.word	0x0028b0aa
 800b744:	003d0900 	.word	0x003d0900
 800b748:	007a1200 	.word	0x007a1200

0800b74c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b74c:	b480      	push	{r7}
 800b74e:	b083      	sub	sp, #12
 800b750:	af00      	add	r7, sp, #0
 800b752:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b758:	f003 0301 	and.w	r3, r3, #1
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	d00a      	beq.n	800b776 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	681b      	ldr	r3, [r3, #0]
 800b764:	685b      	ldr	r3, [r3, #4]
 800b766:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	681b      	ldr	r3, [r3, #0]
 800b772:	430a      	orrs	r2, r1
 800b774:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b77a:	f003 0302 	and.w	r3, r3, #2
 800b77e:	2b00      	cmp	r3, #0
 800b780:	d00a      	beq.n	800b798 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	681b      	ldr	r3, [r3, #0]
 800b786:	685b      	ldr	r3, [r3, #4]
 800b788:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	681b      	ldr	r3, [r3, #0]
 800b794:	430a      	orrs	r2, r1
 800b796:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b79c:	f003 0304 	and.w	r3, r3, #4
 800b7a0:	2b00      	cmp	r3, #0
 800b7a2:	d00a      	beq.n	800b7ba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	681b      	ldr	r3, [r3, #0]
 800b7a8:	685b      	ldr	r3, [r3, #4]
 800b7aa:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	681b      	ldr	r3, [r3, #0]
 800b7b6:	430a      	orrs	r2, r1
 800b7b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b7be:	f003 0308 	and.w	r3, r3, #8
 800b7c2:	2b00      	cmp	r3, #0
 800b7c4:	d00a      	beq.n	800b7dc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	681b      	ldr	r3, [r3, #0]
 800b7ca:	685b      	ldr	r3, [r3, #4]
 800b7cc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	681b      	ldr	r3, [r3, #0]
 800b7d8:	430a      	orrs	r2, r1
 800b7da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b7e0:	f003 0310 	and.w	r3, r3, #16
 800b7e4:	2b00      	cmp	r3, #0
 800b7e6:	d00a      	beq.n	800b7fe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	681b      	ldr	r3, [r3, #0]
 800b7ec:	689b      	ldr	r3, [r3, #8]
 800b7ee:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	681b      	ldr	r3, [r3, #0]
 800b7fa:	430a      	orrs	r2, r1
 800b7fc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b802:	f003 0320 	and.w	r3, r3, #32
 800b806:	2b00      	cmp	r3, #0
 800b808:	d00a      	beq.n	800b820 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	681b      	ldr	r3, [r3, #0]
 800b80e:	689b      	ldr	r3, [r3, #8]
 800b810:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	681b      	ldr	r3, [r3, #0]
 800b81c:	430a      	orrs	r2, r1
 800b81e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b824:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b828:	2b00      	cmp	r3, #0
 800b82a:	d01a      	beq.n	800b862 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	681b      	ldr	r3, [r3, #0]
 800b830:	685b      	ldr	r3, [r3, #4]
 800b832:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	681b      	ldr	r3, [r3, #0]
 800b83e:	430a      	orrs	r2, r1
 800b840:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b846:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b84a:	d10a      	bne.n	800b862 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	681b      	ldr	r3, [r3, #0]
 800b850:	685b      	ldr	r3, [r3, #4]
 800b852:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	681b      	ldr	r3, [r3, #0]
 800b85e:	430a      	orrs	r2, r1
 800b860:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b866:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b86a:	2b00      	cmp	r3, #0
 800b86c:	d00a      	beq.n	800b884 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	685b      	ldr	r3, [r3, #4]
 800b874:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	681b      	ldr	r3, [r3, #0]
 800b880:	430a      	orrs	r2, r1
 800b882:	605a      	str	r2, [r3, #4]
  }
}
 800b884:	bf00      	nop
 800b886:	370c      	adds	r7, #12
 800b888:	46bd      	mov	sp, r7
 800b88a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b88e:	4770      	bx	lr

0800b890 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b890:	b580      	push	{r7, lr}
 800b892:	b086      	sub	sp, #24
 800b894:	af02      	add	r7, sp, #8
 800b896:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	2200      	movs	r2, #0
 800b89c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800b8a0:	f7f8 feca 	bl	8004638 <HAL_GetTick>
 800b8a4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	681b      	ldr	r3, [r3, #0]
 800b8aa:	681b      	ldr	r3, [r3, #0]
 800b8ac:	f003 0308 	and.w	r3, r3, #8
 800b8b0:	2b08      	cmp	r3, #8
 800b8b2:	d10e      	bne.n	800b8d2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b8b4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800b8b8:	9300      	str	r3, [sp, #0]
 800b8ba:	68fb      	ldr	r3, [r7, #12]
 800b8bc:	2200      	movs	r2, #0
 800b8be:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800b8c2:	6878      	ldr	r0, [r7, #4]
 800b8c4:	f000 f82c 	bl	800b920 <UART_WaitOnFlagUntilTimeout>
 800b8c8:	4603      	mov	r3, r0
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	d001      	beq.n	800b8d2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b8ce:	2303      	movs	r3, #3
 800b8d0:	e022      	b.n	800b918 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	681b      	ldr	r3, [r3, #0]
 800b8d6:	681b      	ldr	r3, [r3, #0]
 800b8d8:	f003 0304 	and.w	r3, r3, #4
 800b8dc:	2b04      	cmp	r3, #4
 800b8de:	d10e      	bne.n	800b8fe <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b8e0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800b8e4:	9300      	str	r3, [sp, #0]
 800b8e6:	68fb      	ldr	r3, [r7, #12]
 800b8e8:	2200      	movs	r2, #0
 800b8ea:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800b8ee:	6878      	ldr	r0, [r7, #4]
 800b8f0:	f000 f816 	bl	800b920 <UART_WaitOnFlagUntilTimeout>
 800b8f4:	4603      	mov	r3, r0
 800b8f6:	2b00      	cmp	r3, #0
 800b8f8:	d001      	beq.n	800b8fe <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b8fa:	2303      	movs	r3, #3
 800b8fc:	e00c      	b.n	800b918 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	2220      	movs	r2, #32
 800b902:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	2220      	movs	r2, #32
 800b90a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UNLOCK(huart);
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	2200      	movs	r2, #0
 800b912:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800b916:	2300      	movs	r3, #0
}
 800b918:	4618      	mov	r0, r3
 800b91a:	3710      	adds	r7, #16
 800b91c:	46bd      	mov	sp, r7
 800b91e:	bd80      	pop	{r7, pc}

0800b920 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b920:	b580      	push	{r7, lr}
 800b922:	b084      	sub	sp, #16
 800b924:	af00      	add	r7, sp, #0
 800b926:	60f8      	str	r0, [r7, #12]
 800b928:	60b9      	str	r1, [r7, #8]
 800b92a:	603b      	str	r3, [r7, #0]
 800b92c:	4613      	mov	r3, r2
 800b92e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b930:	e02c      	b.n	800b98c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b932:	69bb      	ldr	r3, [r7, #24]
 800b934:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b938:	d028      	beq.n	800b98c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b93a:	f7f8 fe7d 	bl	8004638 <HAL_GetTick>
 800b93e:	4602      	mov	r2, r0
 800b940:	683b      	ldr	r3, [r7, #0]
 800b942:	1ad3      	subs	r3, r2, r3
 800b944:	69ba      	ldr	r2, [r7, #24]
 800b946:	429a      	cmp	r2, r3
 800b948:	d302      	bcc.n	800b950 <UART_WaitOnFlagUntilTimeout+0x30>
 800b94a:	69bb      	ldr	r3, [r7, #24]
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	d11d      	bne.n	800b98c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800b950:	68fb      	ldr	r3, [r7, #12]
 800b952:	681b      	ldr	r3, [r3, #0]
 800b954:	681a      	ldr	r2, [r3, #0]
 800b956:	68fb      	ldr	r3, [r7, #12]
 800b958:	681b      	ldr	r3, [r3, #0]
 800b95a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800b95e:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b960:	68fb      	ldr	r3, [r7, #12]
 800b962:	681b      	ldr	r3, [r3, #0]
 800b964:	689a      	ldr	r2, [r3, #8]
 800b966:	68fb      	ldr	r3, [r7, #12]
 800b968:	681b      	ldr	r3, [r3, #0]
 800b96a:	f022 0201 	bic.w	r2, r2, #1
 800b96e:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800b970:	68fb      	ldr	r3, [r7, #12]
 800b972:	2220      	movs	r2, #32
 800b974:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 800b978:	68fb      	ldr	r3, [r7, #12]
 800b97a:	2220      	movs	r2, #32
 800b97c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        __HAL_UNLOCK(huart);
 800b980:	68fb      	ldr	r3, [r7, #12]
 800b982:	2200      	movs	r2, #0
 800b984:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 800b988:	2303      	movs	r3, #3
 800b98a:	e00f      	b.n	800b9ac <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b98c:	68fb      	ldr	r3, [r7, #12]
 800b98e:	681b      	ldr	r3, [r3, #0]
 800b990:	69da      	ldr	r2, [r3, #28]
 800b992:	68bb      	ldr	r3, [r7, #8]
 800b994:	4013      	ands	r3, r2
 800b996:	68ba      	ldr	r2, [r7, #8]
 800b998:	429a      	cmp	r2, r3
 800b99a:	bf0c      	ite	eq
 800b99c:	2301      	moveq	r3, #1
 800b99e:	2300      	movne	r3, #0
 800b9a0:	b2db      	uxtb	r3, r3
 800b9a2:	461a      	mov	r2, r3
 800b9a4:	79fb      	ldrb	r3, [r7, #7]
 800b9a6:	429a      	cmp	r2, r3
 800b9a8:	d0c3      	beq.n	800b932 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800b9aa:	2300      	movs	r3, #0
}
 800b9ac:	4618      	mov	r0, r3
 800b9ae:	3710      	adds	r7, #16
 800b9b0:	46bd      	mov	sp, r7
 800b9b2:	bd80      	pop	{r7, pc}

0800b9b4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b9b4:	b480      	push	{r7}
 800b9b6:	b083      	sub	sp, #12
 800b9b8:	af00      	add	r7, sp, #0
 800b9ba:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	681b      	ldr	r3, [r3, #0]
 800b9c0:	681a      	ldr	r2, [r3, #0]
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	681b      	ldr	r3, [r3, #0]
 800b9c6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800b9ca:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	681b      	ldr	r3, [r3, #0]
 800b9d0:	689b      	ldr	r3, [r3, #8]
 800b9d2:	687a      	ldr	r2, [r7, #4]
 800b9d4:	6812      	ldr	r2, [r2, #0]
 800b9d6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b9da:	f023 0301 	bic.w	r3, r3, #1
 800b9de:	6093      	str	r3, [r2, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	2220      	movs	r2, #32
 800b9e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	2200      	movs	r2, #0
 800b9ec:	66da      	str	r2, [r3, #108]	; 0x6c
}
 800b9ee:	bf00      	nop
 800b9f0:	370c      	adds	r7, #12
 800b9f2:	46bd      	mov	sp, r7
 800b9f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9f8:	4770      	bx	lr

0800b9fa <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b9fa:	b580      	push	{r7, lr}
 800b9fc:	b084      	sub	sp, #16
 800b9fe:	af00      	add	r7, sp, #0
 800ba00:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ba06:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800ba08:	68fb      	ldr	r3, [r7, #12]
 800ba0a:	2200      	movs	r2, #0
 800ba0c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800ba10:	68fb      	ldr	r3, [r7, #12]
 800ba12:	2200      	movs	r2, #0
 800ba14:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ba18:	68f8      	ldr	r0, [r7, #12]
 800ba1a:	f7fe fcd3 	bl	800a3c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ba1e:	bf00      	nop
 800ba20:	3710      	adds	r7, #16
 800ba22:	46bd      	mov	sp, r7
 800ba24:	bd80      	pop	{r7, pc}

0800ba26 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800ba26:	b580      	push	{r7, lr}
 800ba28:	b082      	sub	sp, #8
 800ba2a:	af00      	add	r7, sp, #0
 800ba2c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	681b      	ldr	r3, [r3, #0]
 800ba32:	681a      	ldr	r2, [r3, #0]
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	681b      	ldr	r3, [r3, #0]
 800ba38:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ba3c:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	2220      	movs	r2, #32
 800ba42:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	2200      	movs	r2, #0
 800ba4a:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800ba4c:	6878      	ldr	r0, [r7, #4]
 800ba4e:	f7fe fcaf 	bl	800a3b0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ba52:	bf00      	nop
 800ba54:	3708      	adds	r7, #8
 800ba56:	46bd      	mov	sp, r7
 800ba58:	bd80      	pop	{r7, pc}

0800ba5a <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800ba5a:	b580      	push	{r7, lr}
 800ba5c:	b084      	sub	sp, #16
 800ba5e:	af00      	add	r7, sp, #0
 800ba60:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800ba68:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ba70:	2b22      	cmp	r3, #34	; 0x22
 800ba72:	d13b      	bne.n	800baec <UART_RxISR_8BIT+0x92>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	681b      	ldr	r3, [r3, #0]
 800ba78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ba7a:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800ba7c:	89bb      	ldrh	r3, [r7, #12]
 800ba7e:	b2d9      	uxtb	r1, r3
 800ba80:	89fb      	ldrh	r3, [r7, #14]
 800ba82:	b2da      	uxtb	r2, r3
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ba88:	400a      	ands	r2, r1
 800ba8a:	b2d2      	uxtb	r2, r2
 800ba8c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ba92:	1c5a      	adds	r2, r3, #1
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800ba9e:	b29b      	uxth	r3, r3
 800baa0:	3b01      	subs	r3, #1
 800baa2:	b29a      	uxth	r2, r3
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800bab0:	b29b      	uxth	r3, r3
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	d122      	bne.n	800bafc <UART_RxISR_8BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	681b      	ldr	r3, [r3, #0]
 800baba:	681a      	ldr	r2, [r3, #0]
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	681b      	ldr	r3, [r3, #0]
 800bac0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800bac4:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	681b      	ldr	r3, [r3, #0]
 800baca:	689a      	ldr	r2, [r3, #8]
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	681b      	ldr	r3, [r3, #0]
 800bad0:	f022 0201 	bic.w	r2, r2, #1
 800bad4:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	2220      	movs	r2, #32
 800bada:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	2200      	movs	r2, #0
 800bae2:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800bae4:	6878      	ldr	r0, [r7, #4]
 800bae6:	f7f7 fdc7 	bl	8003678 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800baea:	e007      	b.n	800bafc <UART_RxISR_8BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	681b      	ldr	r3, [r3, #0]
 800baf0:	699a      	ldr	r2, [r3, #24]
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	681b      	ldr	r3, [r3, #0]
 800baf6:	f042 0208 	orr.w	r2, r2, #8
 800bafa:	619a      	str	r2, [r3, #24]
}
 800bafc:	bf00      	nop
 800bafe:	3710      	adds	r7, #16
 800bb00:	46bd      	mov	sp, r7
 800bb02:	bd80      	pop	{r7, pc}

0800bb04 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800bb04:	b580      	push	{r7, lr}
 800bb06:	b084      	sub	sp, #16
 800bb08:	af00      	add	r7, sp, #0
 800bb0a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800bb12:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bb1a:	2b22      	cmp	r3, #34	; 0x22
 800bb1c:	d13b      	bne.n	800bb96 <UART_RxISR_16BIT+0x92>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	681b      	ldr	r3, [r3, #0]
 800bb22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bb24:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bb2a:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 800bb2c:	89ba      	ldrh	r2, [r7, #12]
 800bb2e:	89fb      	ldrh	r3, [r7, #14]
 800bb30:	4013      	ands	r3, r2
 800bb32:	b29a      	uxth	r2, r3
 800bb34:	68bb      	ldr	r3, [r7, #8]
 800bb36:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bb3c:	1c9a      	adds	r2, r3, #2
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800bb48:	b29b      	uxth	r3, r3
 800bb4a:	3b01      	subs	r3, #1
 800bb4c:	b29a      	uxth	r2, r3
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800bb5a:	b29b      	uxth	r3, r3
 800bb5c:	2b00      	cmp	r3, #0
 800bb5e:	d122      	bne.n	800bba6 <UART_RxISR_16BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	681b      	ldr	r3, [r3, #0]
 800bb64:	681a      	ldr	r2, [r3, #0]
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	681b      	ldr	r3, [r3, #0]
 800bb6a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800bb6e:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	681b      	ldr	r3, [r3, #0]
 800bb74:	689a      	ldr	r2, [r3, #8]
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	681b      	ldr	r3, [r3, #0]
 800bb7a:	f022 0201 	bic.w	r2, r2, #1
 800bb7e:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	2220      	movs	r2, #32
 800bb84:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	2200      	movs	r2, #0
 800bb8c:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800bb8e:	6878      	ldr	r0, [r7, #4]
 800bb90:	f7f7 fd72 	bl	8003678 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800bb94:	e007      	b.n	800bba6 <UART_RxISR_16BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	681b      	ldr	r3, [r3, #0]
 800bb9a:	699a      	ldr	r2, [r3, #24]
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	681b      	ldr	r3, [r3, #0]
 800bba0:	f042 0208 	orr.w	r2, r2, #8
 800bba4:	619a      	str	r2, [r3, #24]
}
 800bba6:	bf00      	nop
 800bba8:	3710      	adds	r7, #16
 800bbaa:	46bd      	mov	sp, r7
 800bbac:	bd80      	pop	{r7, pc}
	...

0800bbb0 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800bbb0:	b580      	push	{r7, lr}
 800bbb2:	b084      	sub	sp, #16
 800bbb4:	af00      	add	r7, sp, #0
 800bbb6:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800bbbe:	81bb      	strh	r3, [r7, #12]
  uint16_t  uhdata;
  uint16_t   nb_rx_data;
  uint16_t  rxdatacount;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bbc6:	2b22      	cmp	r3, #34	; 0x22
 800bbc8:	d168      	bne.n	800bc9c <UART_RxISR_8BIT_FIFOEN+0xec>
  {
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800bbd0:	81fb      	strh	r3, [r7, #14]
 800bbd2:	e03f      	b.n	800bc54 <UART_RxISR_8BIT_FIFOEN+0xa4>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	681b      	ldr	r3, [r3, #0]
 800bbd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bbda:	813b      	strh	r3, [r7, #8]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800bbdc:	893b      	ldrh	r3, [r7, #8]
 800bbde:	b2d9      	uxtb	r1, r3
 800bbe0:	89bb      	ldrh	r3, [r7, #12]
 800bbe2:	b2da      	uxtb	r2, r3
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bbe8:	400a      	ands	r2, r1
 800bbea:	b2d2      	uxtb	r2, r2
 800bbec:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bbf2:	1c5a      	adds	r2, r3, #1
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800bbfe:	b29b      	uxth	r3, r3
 800bc00:	3b01      	subs	r3, #1
 800bc02:	b29a      	uxth	r2, r3
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

      if (huart->RxXferCount == 0U)
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800bc10:	b29b      	uxth	r3, r3
 800bc12:	2b00      	cmp	r3, #0
 800bc14:	d11b      	bne.n	800bc4e <UART_RxISR_8BIT_FIFOEN+0x9e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	681b      	ldr	r3, [r3, #0]
 800bc1a:	681a      	ldr	r2, [r3, #0]
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	681b      	ldr	r3, [r3, #0]
 800bc20:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800bc24:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	681b      	ldr	r3, [r3, #0]
 800bc2a:	689b      	ldr	r3, [r3, #8]
 800bc2c:	687a      	ldr	r2, [r7, #4]
 800bc2e:	6812      	ldr	r2, [r2, #0]
 800bc30:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800bc34:	f023 0301 	bic.w	r3, r3, #1
 800bc38:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	2220      	movs	r2, #32
 800bc3e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	2200      	movs	r2, #0
 800bc46:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800bc48:	6878      	ldr	r0, [r7, #4]
 800bc4a:	f7f7 fd15 	bl	8003678 <HAL_UART_RxCpltCallback>
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 800bc4e:	89fb      	ldrh	r3, [r7, #14]
 800bc50:	3b01      	subs	r3, #1
 800bc52:	81fb      	strh	r3, [r7, #14]
 800bc54:	89fb      	ldrh	r3, [r7, #14]
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	d1bc      	bne.n	800bbd4 <UART_RxISR_8BIT_FIFOEN+0x24>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800bc60:	817b      	strh	r3, [r7, #10]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800bc62:	897b      	ldrh	r3, [r7, #10]
 800bc64:	2b00      	cmp	r3, #0
 800bc66:	d021      	beq.n	800bcac <UART_RxISR_8BIT_FIFOEN+0xfc>
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800bc6e:	897a      	ldrh	r2, [r7, #10]
 800bc70:	429a      	cmp	r2, r3
 800bc72:	d21b      	bcs.n	800bcac <UART_RxISR_8BIT_FIFOEN+0xfc>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	681b      	ldr	r3, [r3, #0]
 800bc78:	689a      	ldr	r2, [r3, #8]
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	681b      	ldr	r3, [r3, #0]
 800bc7e:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800bc82:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	4a0b      	ldr	r2, [pc, #44]	; (800bcb4 <UART_RxISR_8BIT_FIFOEN+0x104>)
 800bc88:	66da      	str	r2, [r3, #108]	; 0x6c

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800bc8a:	687b      	ldr	r3, [r7, #4]
 800bc8c:	681b      	ldr	r3, [r3, #0]
 800bc8e:	681a      	ldr	r2, [r3, #0]
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	681b      	ldr	r3, [r3, #0]
 800bc94:	f042 0220 	orr.w	r2, r2, #32
 800bc98:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800bc9a:	e007      	b.n	800bcac <UART_RxISR_8BIT_FIFOEN+0xfc>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	681b      	ldr	r3, [r3, #0]
 800bca0:	699a      	ldr	r2, [r3, #24]
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	681b      	ldr	r3, [r3, #0]
 800bca6:	f042 0208 	orr.w	r2, r2, #8
 800bcaa:	619a      	str	r2, [r3, #24]
}
 800bcac:	bf00      	nop
 800bcae:	3710      	adds	r7, #16
 800bcb0:	46bd      	mov	sp, r7
 800bcb2:	bd80      	pop	{r7, pc}
 800bcb4:	0800ba5b 	.word	0x0800ba5b

0800bcb8 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800bcb8:	b580      	push	{r7, lr}
 800bcba:	b086      	sub	sp, #24
 800bcbc:	af00      	add	r7, sp, #0
 800bcbe:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800bcc6:	82bb      	strh	r3, [r7, #20]
  uint16_t  uhdata;
  uint16_t   nb_rx_data;
  uint16_t  rxdatacount;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bcce:	2b22      	cmp	r3, #34	; 0x22
 800bcd0:	d168      	bne.n	800bda4 <UART_RxISR_16BIT_FIFOEN+0xec>
  {
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800bcd8:	82fb      	strh	r3, [r7, #22]
 800bcda:	e03f      	b.n	800bd5c <UART_RxISR_16BIT_FIFOEN+0xa4>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	681b      	ldr	r3, [r3, #0]
 800bce0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bce2:	823b      	strh	r3, [r7, #16]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bce8:	60fb      	str	r3, [r7, #12]
      *tmp = (uint16_t)(uhdata & uhMask);
 800bcea:	8a3a      	ldrh	r2, [r7, #16]
 800bcec:	8abb      	ldrh	r3, [r7, #20]
 800bcee:	4013      	ands	r3, r2
 800bcf0:	b29a      	uxth	r2, r3
 800bcf2:	68fb      	ldr	r3, [r7, #12]
 800bcf4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bcfa:	1c9a      	adds	r2, r3, #2
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800bd06:	b29b      	uxth	r3, r3
 800bd08:	3b01      	subs	r3, #1
 800bd0a:	b29a      	uxth	r2, r3
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

      if (huart->RxXferCount == 0U)
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800bd18:	b29b      	uxth	r3, r3
 800bd1a:	2b00      	cmp	r3, #0
 800bd1c:	d11b      	bne.n	800bd56 <UART_RxISR_16BIT_FIFOEN+0x9e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	681b      	ldr	r3, [r3, #0]
 800bd22:	681a      	ldr	r2, [r3, #0]
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	681b      	ldr	r3, [r3, #0]
 800bd28:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800bd2c:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	681b      	ldr	r3, [r3, #0]
 800bd32:	689b      	ldr	r3, [r3, #8]
 800bd34:	687a      	ldr	r2, [r7, #4]
 800bd36:	6812      	ldr	r2, [r2, #0]
 800bd38:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800bd3c:	f023 0301 	bic.w	r3, r3, #1
 800bd40:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	2220      	movs	r2, #32
 800bd46:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	2200      	movs	r2, #0
 800bd4e:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800bd50:	6878      	ldr	r0, [r7, #4]
 800bd52:	f7f7 fc91 	bl	8003678 <HAL_UART_RxCpltCallback>
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 800bd56:	8afb      	ldrh	r3, [r7, #22]
 800bd58:	3b01      	subs	r3, #1
 800bd5a:	82fb      	strh	r3, [r7, #22]
 800bd5c:	8afb      	ldrh	r3, [r7, #22]
 800bd5e:	2b00      	cmp	r3, #0
 800bd60:	d1bc      	bne.n	800bcdc <UART_RxISR_16BIT_FIFOEN+0x24>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800bd68:	827b      	strh	r3, [r7, #18]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800bd6a:	8a7b      	ldrh	r3, [r7, #18]
 800bd6c:	2b00      	cmp	r3, #0
 800bd6e:	d021      	beq.n	800bdb4 <UART_RxISR_16BIT_FIFOEN+0xfc>
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800bd76:	8a7a      	ldrh	r2, [r7, #18]
 800bd78:	429a      	cmp	r2, r3
 800bd7a:	d21b      	bcs.n	800bdb4 <UART_RxISR_16BIT_FIFOEN+0xfc>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	681b      	ldr	r3, [r3, #0]
 800bd80:	689a      	ldr	r2, [r3, #8]
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	681b      	ldr	r3, [r3, #0]
 800bd86:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800bd8a:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	4a0b      	ldr	r2, [pc, #44]	; (800bdbc <UART_RxISR_16BIT_FIFOEN+0x104>)
 800bd90:	66da      	str	r2, [r3, #108]	; 0x6c

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	681b      	ldr	r3, [r3, #0]
 800bd96:	681a      	ldr	r2, [r3, #0]
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	681b      	ldr	r3, [r3, #0]
 800bd9c:	f042 0220 	orr.w	r2, r2, #32
 800bda0:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800bda2:	e007      	b.n	800bdb4 <UART_RxISR_16BIT_FIFOEN+0xfc>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	681b      	ldr	r3, [r3, #0]
 800bda8:	699a      	ldr	r2, [r3, #24]
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	681b      	ldr	r3, [r3, #0]
 800bdae:	f042 0208 	orr.w	r2, r2, #8
 800bdb2:	619a      	str	r2, [r3, #24]
}
 800bdb4:	bf00      	nop
 800bdb6:	3718      	adds	r7, #24
 800bdb8:	46bd      	mov	sp, r7
 800bdba:	bd80      	pop	{r7, pc}
 800bdbc:	0800bb05 	.word	0x0800bb05

0800bdc0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800bdc0:	b480      	push	{r7}
 800bdc2:	b083      	sub	sp, #12
 800bdc4:	af00      	add	r7, sp, #0
 800bdc6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800bdc8:	bf00      	nop
 800bdca:	370c      	adds	r7, #12
 800bdcc:	46bd      	mov	sp, r7
 800bdce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdd2:	4770      	bx	lr

0800bdd4 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800bdd4:	b480      	push	{r7}
 800bdd6:	b083      	sub	sp, #12
 800bdd8:	af00      	add	r7, sp, #0
 800bdda:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800bddc:	bf00      	nop
 800bdde:	370c      	adds	r7, #12
 800bde0:	46bd      	mov	sp, r7
 800bde2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bde6:	4770      	bx	lr

0800bde8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800bde8:	b480      	push	{r7}
 800bdea:	b083      	sub	sp, #12
 800bdec:	af00      	add	r7, sp, #0
 800bdee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800bdf0:	bf00      	nop
 800bdf2:	370c      	adds	r7, #12
 800bdf4:	46bd      	mov	sp, r7
 800bdf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdfa:	4770      	bx	lr

0800bdfc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800bdfc:	b480      	push	{r7}
 800bdfe:	b085      	sub	sp, #20
 800be00:	af00      	add	r7, sp, #0
 800be02:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800be0a:	2b01      	cmp	r3, #1
 800be0c:	d101      	bne.n	800be12 <HAL_UARTEx_DisableFifoMode+0x16>
 800be0e:	2302      	movs	r3, #2
 800be10:	e027      	b.n	800be62 <HAL_UARTEx_DisableFifoMode+0x66>
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	2201      	movs	r2, #1
 800be16:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	2224      	movs	r2, #36	; 0x24
 800be1e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	681b      	ldr	r3, [r3, #0]
 800be26:	681b      	ldr	r3, [r3, #0]
 800be28:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	681b      	ldr	r3, [r3, #0]
 800be2e:	681a      	ldr	r2, [r3, #0]
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	681b      	ldr	r3, [r3, #0]
 800be34:	f022 0201 	bic.w	r2, r2, #1
 800be38:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800be3a:	68fb      	ldr	r3, [r7, #12]
 800be3c:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800be40:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	2200      	movs	r2, #0
 800be46:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	681b      	ldr	r3, [r3, #0]
 800be4c:	68fa      	ldr	r2, [r7, #12]
 800be4e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	2220      	movs	r2, #32
 800be54:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	2200      	movs	r2, #0
 800be5c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800be60:	2300      	movs	r3, #0
}
 800be62:	4618      	mov	r0, r3
 800be64:	3714      	adds	r7, #20
 800be66:	46bd      	mov	sp, r7
 800be68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be6c:	4770      	bx	lr

0800be6e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800be6e:	b580      	push	{r7, lr}
 800be70:	b084      	sub	sp, #16
 800be72:	af00      	add	r7, sp, #0
 800be74:	6078      	str	r0, [r7, #4]
 800be76:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800be7e:	2b01      	cmp	r3, #1
 800be80:	d101      	bne.n	800be86 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800be82:	2302      	movs	r3, #2
 800be84:	e02d      	b.n	800bee2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	2201      	movs	r2, #1
 800be8a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	2224      	movs	r2, #36	; 0x24
 800be92:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	681b      	ldr	r3, [r3, #0]
 800be9a:	681b      	ldr	r3, [r3, #0]
 800be9c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	681b      	ldr	r3, [r3, #0]
 800bea2:	681a      	ldr	r2, [r3, #0]
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	681b      	ldr	r3, [r3, #0]
 800bea8:	f022 0201 	bic.w	r2, r2, #1
 800beac:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	681b      	ldr	r3, [r3, #0]
 800beb2:	689b      	ldr	r3, [r3, #8]
 800beb4:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	681b      	ldr	r3, [r3, #0]
 800bebc:	683a      	ldr	r2, [r7, #0]
 800bebe:	430a      	orrs	r2, r1
 800bec0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800bec2:	6878      	ldr	r0, [r7, #4]
 800bec4:	f000 f850 	bl	800bf68 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	681b      	ldr	r3, [r3, #0]
 800becc:	68fa      	ldr	r2, [r7, #12]
 800bece:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	2220      	movs	r2, #32
 800bed4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	2200      	movs	r2, #0
 800bedc:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800bee0:	2300      	movs	r3, #0
}
 800bee2:	4618      	mov	r0, r3
 800bee4:	3710      	adds	r7, #16
 800bee6:	46bd      	mov	sp, r7
 800bee8:	bd80      	pop	{r7, pc}

0800beea <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800beea:	b580      	push	{r7, lr}
 800beec:	b084      	sub	sp, #16
 800beee:	af00      	add	r7, sp, #0
 800bef0:	6078      	str	r0, [r7, #4]
 800bef2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800befa:	2b01      	cmp	r3, #1
 800befc:	d101      	bne.n	800bf02 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800befe:	2302      	movs	r3, #2
 800bf00:	e02d      	b.n	800bf5e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	2201      	movs	r2, #1
 800bf06:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	2224      	movs	r2, #36	; 0x24
 800bf0e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	681b      	ldr	r3, [r3, #0]
 800bf16:	681b      	ldr	r3, [r3, #0]
 800bf18:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	681b      	ldr	r3, [r3, #0]
 800bf1e:	681a      	ldr	r2, [r3, #0]
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	681b      	ldr	r3, [r3, #0]
 800bf24:	f022 0201 	bic.w	r2, r2, #1
 800bf28:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	681b      	ldr	r3, [r3, #0]
 800bf2e:	689b      	ldr	r3, [r3, #8]
 800bf30:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	681b      	ldr	r3, [r3, #0]
 800bf38:	683a      	ldr	r2, [r7, #0]
 800bf3a:	430a      	orrs	r2, r1
 800bf3c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800bf3e:	6878      	ldr	r0, [r7, #4]
 800bf40:	f000 f812 	bl	800bf68 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	681b      	ldr	r3, [r3, #0]
 800bf48:	68fa      	ldr	r2, [r7, #12]
 800bf4a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	2220      	movs	r2, #32
 800bf50:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	2200      	movs	r2, #0
 800bf58:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800bf5c:	2300      	movs	r3, #0
}
 800bf5e:	4618      	mov	r0, r3
 800bf60:	3710      	adds	r7, #16
 800bf62:	46bd      	mov	sp, r7
 800bf64:	bd80      	pop	{r7, pc}
	...

0800bf68 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800bf68:	b480      	push	{r7}
 800bf6a:	b089      	sub	sp, #36	; 0x24
 800bf6c:	af00      	add	r7, sp, #0
 800bf6e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 800bf70:	4a2f      	ldr	r2, [pc, #188]	; (800c030 <UARTEx_SetNbDataToProcess+0xc8>)
 800bf72:	f107 0314 	add.w	r3, r7, #20
 800bf76:	e892 0003 	ldmia.w	r2, {r0, r1}
 800bf7a:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 800bf7e:	4a2d      	ldr	r2, [pc, #180]	; (800c034 <UARTEx_SetNbDataToProcess+0xcc>)
 800bf80:	f107 030c 	add.w	r3, r7, #12
 800bf84:	e892 0003 	ldmia.w	r2, {r0, r1}
 800bf88:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800bf90:	2b00      	cmp	r3, #0
 800bf92:	d108      	bne.n	800bfa6 <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	2201      	movs	r2, #1
 800bf98:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	2201      	movs	r2, #1
 800bfa0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800bfa4:	e03d      	b.n	800c022 <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800bfa6:	2308      	movs	r3, #8
 800bfa8:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800bfaa:	2308      	movs	r3, #8
 800bfac:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	681b      	ldr	r3, [r3, #0]
 800bfb2:	689b      	ldr	r3, [r3, #8]
 800bfb4:	0e5b      	lsrs	r3, r3, #25
 800bfb6:	b2db      	uxtb	r3, r3
 800bfb8:	f003 0307 	and.w	r3, r3, #7
 800bfbc:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	681b      	ldr	r3, [r3, #0]
 800bfc2:	689b      	ldr	r3, [r3, #8]
 800bfc4:	0f5b      	lsrs	r3, r3, #29
 800bfc6:	b2db      	uxtb	r3, r3
 800bfc8:	f003 0307 	and.w	r3, r3, #7
 800bfcc:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 800bfce:	7fbb      	ldrb	r3, [r7, #30]
 800bfd0:	7f3a      	ldrb	r2, [r7, #28]
 800bfd2:	f107 0120 	add.w	r1, r7, #32
 800bfd6:	440a      	add	r2, r1
 800bfd8:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 800bfdc:	fb02 f303 	mul.w	r3, r2, r3
 800bfe0:	7f3a      	ldrb	r2, [r7, #28]
 800bfe2:	f107 0120 	add.w	r1, r7, #32
 800bfe6:	440a      	add	r2, r1
 800bfe8:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 800bfec:	fb93 f3f2 	sdiv	r3, r3, r2
 800bff0:	b29a      	uxth	r2, r3
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 800bff8:	7ffb      	ldrb	r3, [r7, #31]
 800bffa:	7f7a      	ldrb	r2, [r7, #29]
 800bffc:	f107 0120 	add.w	r1, r7, #32
 800c000:	440a      	add	r2, r1
 800c002:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 800c006:	fb02 f303 	mul.w	r3, r2, r3
 800c00a:	7f7a      	ldrb	r2, [r7, #29]
 800c00c:	f107 0120 	add.w	r1, r7, #32
 800c010:	440a      	add	r2, r1
 800c012:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 800c016:	fb93 f3f2 	sdiv	r3, r3, r2
 800c01a:	b29a      	uxth	r2, r3
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800c022:	bf00      	nop
 800c024:	3724      	adds	r7, #36	; 0x24
 800c026:	46bd      	mov	sp, r7
 800c028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c02c:	4770      	bx	lr
 800c02e:	bf00      	nop
 800c030:	08010d28 	.word	0x08010d28
 800c034:	08010d30 	.word	0x08010d30

0800c038 <arm_pid_init_f32>:
 */

void arm_pid_init_f32(
  arm_pid_instance_f32 * S,
  int32_t resetStateFlag)
{
 800c038:	b580      	push	{r7, lr}
 800c03a:	b082      	sub	sp, #8
 800c03c:	af00      	add	r7, sp, #0
 800c03e:	6078      	str	r0, [r7, #4]
 800c040:	6039      	str	r1, [r7, #0]

  /* Derived coefficient A0 */
  S->A0 = S->Kp + S->Ki + S->Kd;
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	ed93 7a06 	vldr	s14, [r3, #24]
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	edd3 7a07 	vldr	s15, [r3, #28]
 800c04e:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	edd3 7a08 	vldr	s15, [r3, #32]
 800c058:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	edc3 7a00 	vstr	s15, [r3]

  /* Derived coefficient A1 */
  S->A1 = (-S->Kp) - ((float32_t) 2.0 * S->Kd);
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	edd3 7a06 	vldr	s15, [r3, #24]
 800c068:	eeb1 7a67 	vneg.f32	s14, s15
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	edd3 7a08 	vldr	s15, [r3, #32]
 800c072:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800c076:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	edc3 7a01 	vstr	s15, [r3, #4]

  /* Derived coefficient A2 */
  S->A2 = S->Kd;
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	6a1a      	ldr	r2, [r3, #32]
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	609a      	str	r2, [r3, #8]

  /* Check whether state needs reset or not */
  if (resetStateFlag)
 800c088:	683b      	ldr	r3, [r7, #0]
 800c08a:	2b00      	cmp	r3, #0
 800c08c:	d006      	beq.n	800c09c <arm_pid_init_f32+0x64>
  {
    /* Clear the state buffer.  The size will be always 3 samples */
    memset(S->state, 0, 3U * sizeof(float32_t));
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	330c      	adds	r3, #12
 800c092:	220c      	movs	r2, #12
 800c094:	2100      	movs	r1, #0
 800c096:	4618      	mov	r0, r3
 800c098:	f000 fa87 	bl	800c5aa <memset>
  }

}
 800c09c:	bf00      	nop
 800c09e:	3708      	adds	r7, #8
 800c0a0:	46bd      	mov	sp, r7
 800c0a2:	bd80      	pop	{r7, pc}

0800c0a4 <arm_pid_reset_f32>:
* \par Description:
* The function resets the state buffer to zeros.
*/
void arm_pid_reset_f32(
  arm_pid_instance_f32 * S)
{
 800c0a4:	b580      	push	{r7, lr}
 800c0a6:	b082      	sub	sp, #8
 800c0a8:	af00      	add	r7, sp, #0
 800c0aa:	6078      	str	r0, [r7, #4]

  /* Clear the state buffer.  The size will be always 3 samples */
  memset(S->state, 0, 3U * sizeof(float32_t));
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	330c      	adds	r3, #12
 800c0b0:	220c      	movs	r2, #12
 800c0b2:	2100      	movs	r1, #0
 800c0b4:	4618      	mov	r0, r3
 800c0b6:	f000 fa78 	bl	800c5aa <memset>
}
 800c0ba:	bf00      	nop
 800c0bc:	3708      	adds	r7, #8
 800c0be:	46bd      	mov	sp, r7
 800c0c0:	bd80      	pop	{r7, pc}
	...

0800c0c4 <arm_sin_cos_f32>:

void arm_sin_cos_f32(
                      float32_t theta,
                      float32_t * pSinVal,
                      float32_t * pCosVal)
{
 800c0c4:	b480      	push	{r7}
 800c0c6:	b091      	sub	sp, #68	; 0x44
 800c0c8:	af00      	add	r7, sp, #0
 800c0ca:	ed87 0a03 	vstr	s0, [r7, #12]
 800c0ce:	60b8      	str	r0, [r7, #8]
 800c0d0:	6079      	str	r1, [r7, #4]
    float32_t f1, f2, d1, d2;                        /* Two nearest output values */
    float32_t findex, Dn, Df, temp;

    /* input x is in degrees */
    /* Scale the input, divide input by 360, for cosine add 0.25 (pi/2) to read sine table */
    in = theta * 0.00277777777778f;
 800c0d2:	edd7 7a03 	vldr	s15, [r7, #12]
 800c0d6:	ed9f 7ab4 	vldr	s14, [pc, #720]	; 800c3a8 <arm_sin_cos_f32+0x2e4>
 800c0da:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c0de:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

    if (in < 0.0f)
 800c0e2:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800c0e6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c0ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c0ee:	d505      	bpl.n	800c0fc <arm_sin_cos_f32+0x38>
    {
        in = -in;
 800c0f0:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800c0f4:	eef1 7a67 	vneg.f32	s15, s15
 800c0f8:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
    }

    in = in - (int32_t)in;
 800c0fc:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800c100:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c104:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c108:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 800c10c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c110:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

    /* Calculation of index of the table */
    findex = (float32_t) FAST_MATH_TABLE_SIZE * in;
 800c114:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800c118:	ed9f 7aa4 	vldr	s14, [pc, #656]	; 800c3ac <arm_sin_cos_f32+0x2e8>
 800c11c:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c120:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
    indexS = ((uint16_t)findex) & 0x1ff;
 800c124:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800c128:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c12c:	ee17 3a90 	vmov	r3, s15
 800c130:	b29b      	uxth	r3, r3
 800c132:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c136:	86fb      	strh	r3, [r7, #54]	; 0x36
    indexC = (indexS + (FAST_MATH_TABLE_SIZE / 4)) & 0x1ff;
 800c138:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800c13a:	3380      	adds	r3, #128	; 0x80
 800c13c:	b29b      	uxth	r3, r3
 800c13e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c142:	86bb      	strh	r3, [r7, #52]	; 0x34

    /* fractional value calculation */
    fract = findex - (float32_t) indexS;
 800c144:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800c146:	ee07 3a90 	vmov	s15, r3
 800c14a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c14e:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 800c152:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c156:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30

    /* Read two nearest values of input value from the cos & sin tables */
    f1 = sinTable_f32[indexC+0];
 800c15a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800c15c:	4a94      	ldr	r2, [pc, #592]	; (800c3b0 <arm_sin_cos_f32+0x2ec>)
 800c15e:	009b      	lsls	r3, r3, #2
 800c160:	4413      	add	r3, r2
 800c162:	681b      	ldr	r3, [r3, #0]
 800c164:	62fb      	str	r3, [r7, #44]	; 0x2c
    f2 = sinTable_f32[indexC+1];
 800c166:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800c168:	3301      	adds	r3, #1
 800c16a:	4a91      	ldr	r2, [pc, #580]	; (800c3b0 <arm_sin_cos_f32+0x2ec>)
 800c16c:	009b      	lsls	r3, r3, #2
 800c16e:	4413      	add	r3, r2
 800c170:	681b      	ldr	r3, [r3, #0]
 800c172:	62bb      	str	r3, [r7, #40]	; 0x28
    d1 = -sinTable_f32[indexS+0];
 800c174:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800c176:	4a8e      	ldr	r2, [pc, #568]	; (800c3b0 <arm_sin_cos_f32+0x2ec>)
 800c178:	009b      	lsls	r3, r3, #2
 800c17a:	4413      	add	r3, r2
 800c17c:	edd3 7a00 	vldr	s15, [r3]
 800c180:	eef1 7a67 	vneg.f32	s15, s15
 800c184:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    d2 = -sinTable_f32[indexS+1];
 800c188:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800c18a:	3301      	adds	r3, #1
 800c18c:	4a88      	ldr	r2, [pc, #544]	; (800c3b0 <arm_sin_cos_f32+0x2ec>)
 800c18e:	009b      	lsls	r3, r3, #2
 800c190:	4413      	add	r3, r2
 800c192:	edd3 7a00 	vldr	s15, [r3]
 800c196:	eef1 7a67 	vneg.f32	s15, s15
 800c19a:	edc7 7a08 	vstr	s15, [r7, #32]

    temp = (1.0f - fract) * f1 + fract * f2;
 800c19e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c1a2:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800c1a6:	ee37 7a67 	vsub.f32	s14, s14, s15
 800c1aa:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800c1ae:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c1b2:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 800c1b6:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800c1ba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c1be:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c1c2:	edc7 7a07 	vstr	s15, [r7, #28]

    Dn = 0.0122718463030f; // delta between the two points (fixed), in this case 2*pi/FAST_MATH_TABLE_SIZE
 800c1c6:	4b7b      	ldr	r3, [pc, #492]	; (800c3b4 <arm_sin_cos_f32+0x2f0>)
 800c1c8:	61bb      	str	r3, [r7, #24]
    Df = f2 - f1;          // delta between the values of the functions
 800c1ca:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800c1ce:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800c1d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c1d6:	edc7 7a05 	vstr	s15, [r7, #20]

    temp = Dn *(d1 + d2) - 2 * Df;
 800c1da:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800c1de:	edd7 7a08 	vldr	s15, [r7, #32]
 800c1e2:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c1e6:	edd7 7a06 	vldr	s15, [r7, #24]
 800c1ea:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c1ee:	edd7 7a05 	vldr	s15, [r7, #20]
 800c1f2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800c1f6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c1fa:	edc7 7a07 	vstr	s15, [r7, #28]
    temp = fract * temp + (3 * Df - (d2 + 2 * d1) * Dn);
 800c1fe:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 800c202:	edd7 7a07 	vldr	s15, [r7, #28]
 800c206:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c20a:	edd7 7a05 	vldr	s15, [r7, #20]
 800c20e:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 800c212:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800c216:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800c21a:	ee37 6aa7 	vadd.f32	s12, s15, s15
 800c21e:	edd7 7a08 	vldr	s15, [r7, #32]
 800c222:	ee36 6a27 	vadd.f32	s12, s12, s15
 800c226:	edd7 7a06 	vldr	s15, [r7, #24]
 800c22a:	ee66 7a27 	vmul.f32	s15, s12, s15
 800c22e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800c232:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c236:	edc7 7a07 	vstr	s15, [r7, #28]
    temp = fract * temp + d1 * Dn;
 800c23a:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 800c23e:	edd7 7a07 	vldr	s15, [r7, #28]
 800c242:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c246:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 800c24a:	edd7 7a06 	vldr	s15, [r7, #24]
 800c24e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c252:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c256:	edc7 7a07 	vstr	s15, [r7, #28]

    /* Calculation of cosine value */
    *pCosVal = fract * temp + f1;
 800c25a:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 800c25e:	edd7 7a07 	vldr	s15, [r7, #28]
 800c262:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c266:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800c26a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	edc3 7a00 	vstr	s15, [r3]

    /* Read two nearest values of input value from the cos & sin tables */
    f1 = sinTable_f32[indexS+0];
 800c274:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800c276:	4a4e      	ldr	r2, [pc, #312]	; (800c3b0 <arm_sin_cos_f32+0x2ec>)
 800c278:	009b      	lsls	r3, r3, #2
 800c27a:	4413      	add	r3, r2
 800c27c:	681b      	ldr	r3, [r3, #0]
 800c27e:	62fb      	str	r3, [r7, #44]	; 0x2c
    f2 = sinTable_f32[indexS+1];
 800c280:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800c282:	3301      	adds	r3, #1
 800c284:	4a4a      	ldr	r2, [pc, #296]	; (800c3b0 <arm_sin_cos_f32+0x2ec>)
 800c286:	009b      	lsls	r3, r3, #2
 800c288:	4413      	add	r3, r2
 800c28a:	681b      	ldr	r3, [r3, #0]
 800c28c:	62bb      	str	r3, [r7, #40]	; 0x28
    d1 = sinTable_f32[indexC+0];
 800c28e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800c290:	4a47      	ldr	r2, [pc, #284]	; (800c3b0 <arm_sin_cos_f32+0x2ec>)
 800c292:	009b      	lsls	r3, r3, #2
 800c294:	4413      	add	r3, r2
 800c296:	681b      	ldr	r3, [r3, #0]
 800c298:	627b      	str	r3, [r7, #36]	; 0x24
    d2 = sinTable_f32[indexC+1];
 800c29a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800c29c:	3301      	adds	r3, #1
 800c29e:	4a44      	ldr	r2, [pc, #272]	; (800c3b0 <arm_sin_cos_f32+0x2ec>)
 800c2a0:	009b      	lsls	r3, r3, #2
 800c2a2:	4413      	add	r3, r2
 800c2a4:	681b      	ldr	r3, [r3, #0]
 800c2a6:	623b      	str	r3, [r7, #32]

    temp = (1.0f - fract) * f1 + fract * f2;
 800c2a8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c2ac:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800c2b0:	ee37 7a67 	vsub.f32	s14, s14, s15
 800c2b4:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800c2b8:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c2bc:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 800c2c0:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800c2c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c2c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c2cc:	edc7 7a07 	vstr	s15, [r7, #28]

    Df = f2 - f1; // delta between the values of the functions
 800c2d0:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800c2d4:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800c2d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c2dc:	edc7 7a05 	vstr	s15, [r7, #20]
    temp = Dn*(d1 + d2) - 2*Df;
 800c2e0:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800c2e4:	edd7 7a08 	vldr	s15, [r7, #32]
 800c2e8:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c2ec:	edd7 7a06 	vldr	s15, [r7, #24]
 800c2f0:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c2f4:	edd7 7a05 	vldr	s15, [r7, #20]
 800c2f8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800c2fc:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c300:	edc7 7a07 	vstr	s15, [r7, #28]
    temp = fract*temp + (3*Df - (d2 + 2*d1)*Dn);
 800c304:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 800c308:	edd7 7a07 	vldr	s15, [r7, #28]
 800c30c:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c310:	edd7 7a05 	vldr	s15, [r7, #20]
 800c314:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 800c318:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800c31c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800c320:	ee37 6aa7 	vadd.f32	s12, s15, s15
 800c324:	edd7 7a08 	vldr	s15, [r7, #32]
 800c328:	ee36 6a27 	vadd.f32	s12, s12, s15
 800c32c:	edd7 7a06 	vldr	s15, [r7, #24]
 800c330:	ee66 7a27 	vmul.f32	s15, s12, s15
 800c334:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800c338:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c33c:	edc7 7a07 	vstr	s15, [r7, #28]
    temp = fract*temp + d1*Dn;
 800c340:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 800c344:	edd7 7a07 	vldr	s15, [r7, #28]
 800c348:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c34c:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 800c350:	edd7 7a06 	vldr	s15, [r7, #24]
 800c354:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c358:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c35c:	edc7 7a07 	vstr	s15, [r7, #28]

    /* Calculation of sine value */
    *pSinVal = fract*temp + f1;
 800c360:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 800c364:	edd7 7a07 	vldr	s15, [r7, #28]
 800c368:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c36c:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800c370:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c374:	68bb      	ldr	r3, [r7, #8]
 800c376:	edc3 7a00 	vstr	s15, [r3]

    if (theta < 0.0f)
 800c37a:	edd7 7a03 	vldr	s15, [r7, #12]
 800c37e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c382:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c386:	d400      	bmi.n	800c38a <arm_sin_cos_f32+0x2c6>
    {
        *pSinVal = -*pSinVal;
    }
}
 800c388:	e007      	b.n	800c39a <arm_sin_cos_f32+0x2d6>
        *pSinVal = -*pSinVal;
 800c38a:	68bb      	ldr	r3, [r7, #8]
 800c38c:	edd3 7a00 	vldr	s15, [r3]
 800c390:	eef1 7a67 	vneg.f32	s15, s15
 800c394:	68bb      	ldr	r3, [r7, #8]
 800c396:	edc3 7a00 	vstr	s15, [r3]
}
 800c39a:	bf00      	nop
 800c39c:	3744      	adds	r7, #68	; 0x44
 800c39e:	46bd      	mov	sp, r7
 800c3a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3a4:	4770      	bx	lr
 800c3a6:	bf00      	nop
 800c3a8:	3b360b61 	.word	0x3b360b61
 800c3ac:	44000000 	.word	0x44000000
 800c3b0:	08010d5c 	.word	0x08010d5c
 800c3b4:	3c490fdb 	.word	0x3c490fdb

0800c3b8 <arm_sin_f32>:
 * @return  sin(x).
 */

float32_t arm_sin_f32(
  float32_t x)
{
 800c3b8:	b480      	push	{r7}
 800c3ba:	b08b      	sub	sp, #44	; 0x2c
 800c3bc:	af00      	add	r7, sp, #0
 800c3be:	ed87 0a01 	vstr	s0, [r7, #4]
  float32_t a, b;                                        /* Two nearest output values */
  int32_t n;
  float32_t findex;

  /* Special case for small negative inputs */
  if ((x < 0.0f) && (x >= -1.9e-7f)) {
 800c3c2:	edd7 7a01 	vldr	s15, [r7, #4]
 800c3c6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c3ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c3ce:	d50a      	bpl.n	800c3e6 <arm_sin_f32+0x2e>
 800c3d0:	edd7 7a01 	vldr	s15, [r7, #4]
 800c3d4:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 800c4c0 <arm_sin_f32+0x108>
 800c3d8:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c3dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c3e0:	db01      	blt.n	800c3e6 <arm_sin_f32+0x2e>
     return x;
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	e062      	b.n	800c4ac <arm_sin_f32+0xf4>
  }

  /* input x is in radians */
  /* Scale the input to [0 1] range from [0 2*PI] , divide input by 2*pi */
  in = x * 0.159154943092f;
 800c3e6:	edd7 7a01 	vldr	s15, [r7, #4]
 800c3ea:	ed9f 7a36 	vldr	s14, [pc, #216]	; 800c4c4 <arm_sin_f32+0x10c>
 800c3ee:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c3f2:	edc7 7a08 	vstr	s15, [r7, #32]

  /* Calculation of floor value of input */
  n = (int32_t) in;
 800c3f6:	edd7 7a08 	vldr	s15, [r7, #32]
 800c3fa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c3fe:	ee17 3a90 	vmov	r3, s15
 800c402:	627b      	str	r3, [r7, #36]	; 0x24

  /* Make negative values towards -infinity */
  if (x < 0.0f)
 800c404:	edd7 7a01 	vldr	s15, [r7, #4]
 800c408:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c40c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c410:	d502      	bpl.n	800c418 <arm_sin_f32+0x60>
  {
    n--;
 800c412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c414:	3b01      	subs	r3, #1
 800c416:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Map input value to [0 1] */
  in = in - (float32_t) n;
 800c418:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c41a:	ee07 3a90 	vmov	s15, r3
 800c41e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c422:	ed97 7a08 	vldr	s14, [r7, #32]
 800c426:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c42a:	edc7 7a08 	vstr	s15, [r7, #32]

  /* Calculation of index of the table */
  findex = (float32_t) FAST_MATH_TABLE_SIZE * in;
 800c42e:	edd7 7a08 	vldr	s15, [r7, #32]
 800c432:	ed9f 7a25 	vldr	s14, [pc, #148]	; 800c4c8 <arm_sin_f32+0x110>
 800c436:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c43a:	edc7 7a07 	vstr	s15, [r7, #28]

  index = ((uint16_t)findex) & 0x1ff;
 800c43e:	edd7 7a07 	vldr	s15, [r7, #28]
 800c442:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c446:	ee17 3a90 	vmov	r3, s15
 800c44a:	b29b      	uxth	r3, r3
 800c44c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c450:	837b      	strh	r3, [r7, #26]

  /* fractional value calculation */
  fract = findex - (float32_t) index;
 800c452:	8b7b      	ldrh	r3, [r7, #26]
 800c454:	ee07 3a90 	vmov	s15, r3
 800c458:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c45c:	ed97 7a07 	vldr	s14, [r7, #28]
 800c460:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c464:	edc7 7a05 	vstr	s15, [r7, #20]

  /* Read two nearest values of input value from the sin table */
  a = sinTable_f32[index];
 800c468:	8b7b      	ldrh	r3, [r7, #26]
 800c46a:	4a18      	ldr	r2, [pc, #96]	; (800c4cc <arm_sin_f32+0x114>)
 800c46c:	009b      	lsls	r3, r3, #2
 800c46e:	4413      	add	r3, r2
 800c470:	681b      	ldr	r3, [r3, #0]
 800c472:	613b      	str	r3, [r7, #16]
  b = sinTable_f32[index+1];
 800c474:	8b7b      	ldrh	r3, [r7, #26]
 800c476:	3301      	adds	r3, #1
 800c478:	4a14      	ldr	r2, [pc, #80]	; (800c4cc <arm_sin_f32+0x114>)
 800c47a:	009b      	lsls	r3, r3, #2
 800c47c:	4413      	add	r3, r2
 800c47e:	681b      	ldr	r3, [r3, #0]
 800c480:	60fb      	str	r3, [r7, #12]

  /* Linear interpolation process */
  sinVal = (1.0f-fract)*a + fract*b;
 800c482:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c486:	edd7 7a05 	vldr	s15, [r7, #20]
 800c48a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800c48e:	edd7 7a04 	vldr	s15, [r7, #16]
 800c492:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c496:	edd7 6a05 	vldr	s13, [r7, #20]
 800c49a:	edd7 7a03 	vldr	s15, [r7, #12]
 800c49e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c4a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c4a6:	edc7 7a02 	vstr	s15, [r7, #8]

  /* Return the output value */
  return (sinVal);
 800c4aa:	68bb      	ldr	r3, [r7, #8]
 800c4ac:	ee07 3a90 	vmov	s15, r3
}
 800c4b0:	eeb0 0a67 	vmov.f32	s0, s15
 800c4b4:	372c      	adds	r7, #44	; 0x2c
 800c4b6:	46bd      	mov	sp, r7
 800c4b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4bc:	4770      	bx	lr
 800c4be:	bf00      	nop
 800c4c0:	b44c02cd 	.word	0xb44c02cd
 800c4c4:	3e22f983 	.word	0x3e22f983
 800c4c8:	44000000 	.word	0x44000000
 800c4cc:	08010d5c 	.word	0x08010d5c

0800c4d0 <atoi>:
 800c4d0:	220a      	movs	r2, #10
 800c4d2:	2100      	movs	r1, #0
 800c4d4:	f001 be96 	b.w	800e204 <strtol>

0800c4d8 <__errno>:
 800c4d8:	4b01      	ldr	r3, [pc, #4]	; (800c4e0 <__errno+0x8>)
 800c4da:	6818      	ldr	r0, [r3, #0]
 800c4dc:	4770      	bx	lr
 800c4de:	bf00      	nop
 800c4e0:	20000018 	.word	0x20000018

0800c4e4 <__libc_init_array>:
 800c4e4:	b570      	push	{r4, r5, r6, lr}
 800c4e6:	4e0d      	ldr	r6, [pc, #52]	; (800c51c <__libc_init_array+0x38>)
 800c4e8:	4c0d      	ldr	r4, [pc, #52]	; (800c520 <__libc_init_array+0x3c>)
 800c4ea:	1ba4      	subs	r4, r4, r6
 800c4ec:	10a4      	asrs	r4, r4, #2
 800c4ee:	2500      	movs	r5, #0
 800c4f0:	42a5      	cmp	r5, r4
 800c4f2:	d109      	bne.n	800c508 <__libc_init_array+0x24>
 800c4f4:	4e0b      	ldr	r6, [pc, #44]	; (800c524 <__libc_init_array+0x40>)
 800c4f6:	4c0c      	ldr	r4, [pc, #48]	; (800c528 <__libc_init_array+0x44>)
 800c4f8:	f004 fbaa 	bl	8010c50 <_init>
 800c4fc:	1ba4      	subs	r4, r4, r6
 800c4fe:	10a4      	asrs	r4, r4, #2
 800c500:	2500      	movs	r5, #0
 800c502:	42a5      	cmp	r5, r4
 800c504:	d105      	bne.n	800c512 <__libc_init_array+0x2e>
 800c506:	bd70      	pop	{r4, r5, r6, pc}
 800c508:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c50c:	4798      	blx	r3
 800c50e:	3501      	adds	r5, #1
 800c510:	e7ee      	b.n	800c4f0 <__libc_init_array+0xc>
 800c512:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c516:	4798      	blx	r3
 800c518:	3501      	adds	r5, #1
 800c51a:	e7f2      	b.n	800c502 <__libc_init_array+0x1e>
 800c51c:	080118c0 	.word	0x080118c0
 800c520:	080118c0 	.word	0x080118c0
 800c524:	080118c0 	.word	0x080118c0
 800c528:	080118c4 	.word	0x080118c4

0800c52c <__locale_ctype_ptr_l>:
 800c52c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800c530:	4770      	bx	lr
	...

0800c534 <__locale_ctype_ptr>:
 800c534:	4b04      	ldr	r3, [pc, #16]	; (800c548 <__locale_ctype_ptr+0x14>)
 800c536:	4a05      	ldr	r2, [pc, #20]	; (800c54c <__locale_ctype_ptr+0x18>)
 800c538:	681b      	ldr	r3, [r3, #0]
 800c53a:	6a1b      	ldr	r3, [r3, #32]
 800c53c:	2b00      	cmp	r3, #0
 800c53e:	bf08      	it	eq
 800c540:	4613      	moveq	r3, r2
 800c542:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 800c546:	4770      	bx	lr
 800c548:	20000018 	.word	0x20000018
 800c54c:	2000007c 	.word	0x2000007c

0800c550 <malloc>:
 800c550:	4b02      	ldr	r3, [pc, #8]	; (800c55c <malloc+0xc>)
 800c552:	4601      	mov	r1, r0
 800c554:	6818      	ldr	r0, [r3, #0]
 800c556:	f000 b87f 	b.w	800c658 <_malloc_r>
 800c55a:	bf00      	nop
 800c55c:	20000018 	.word	0x20000018

0800c560 <free>:
 800c560:	4b02      	ldr	r3, [pc, #8]	; (800c56c <free+0xc>)
 800c562:	4601      	mov	r1, r0
 800c564:	6818      	ldr	r0, [r3, #0]
 800c566:	f000 b829 	b.w	800c5bc <_free_r>
 800c56a:	bf00      	nop
 800c56c:	20000018 	.word	0x20000018

0800c570 <__ascii_mbtowc>:
 800c570:	b082      	sub	sp, #8
 800c572:	b901      	cbnz	r1, 800c576 <__ascii_mbtowc+0x6>
 800c574:	a901      	add	r1, sp, #4
 800c576:	b142      	cbz	r2, 800c58a <__ascii_mbtowc+0x1a>
 800c578:	b14b      	cbz	r3, 800c58e <__ascii_mbtowc+0x1e>
 800c57a:	7813      	ldrb	r3, [r2, #0]
 800c57c:	600b      	str	r3, [r1, #0]
 800c57e:	7812      	ldrb	r2, [r2, #0]
 800c580:	1c10      	adds	r0, r2, #0
 800c582:	bf18      	it	ne
 800c584:	2001      	movne	r0, #1
 800c586:	b002      	add	sp, #8
 800c588:	4770      	bx	lr
 800c58a:	4610      	mov	r0, r2
 800c58c:	e7fb      	b.n	800c586 <__ascii_mbtowc+0x16>
 800c58e:	f06f 0001 	mvn.w	r0, #1
 800c592:	e7f8      	b.n	800c586 <__ascii_mbtowc+0x16>

0800c594 <memcpy>:
 800c594:	b510      	push	{r4, lr}
 800c596:	1e43      	subs	r3, r0, #1
 800c598:	440a      	add	r2, r1
 800c59a:	4291      	cmp	r1, r2
 800c59c:	d100      	bne.n	800c5a0 <memcpy+0xc>
 800c59e:	bd10      	pop	{r4, pc}
 800c5a0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c5a4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c5a8:	e7f7      	b.n	800c59a <memcpy+0x6>

0800c5aa <memset>:
 800c5aa:	4402      	add	r2, r0
 800c5ac:	4603      	mov	r3, r0
 800c5ae:	4293      	cmp	r3, r2
 800c5b0:	d100      	bne.n	800c5b4 <memset+0xa>
 800c5b2:	4770      	bx	lr
 800c5b4:	f803 1b01 	strb.w	r1, [r3], #1
 800c5b8:	e7f9      	b.n	800c5ae <memset+0x4>
	...

0800c5bc <_free_r>:
 800c5bc:	b538      	push	{r3, r4, r5, lr}
 800c5be:	4605      	mov	r5, r0
 800c5c0:	2900      	cmp	r1, #0
 800c5c2:	d045      	beq.n	800c650 <_free_r+0x94>
 800c5c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c5c8:	1f0c      	subs	r4, r1, #4
 800c5ca:	2b00      	cmp	r3, #0
 800c5cc:	bfb8      	it	lt
 800c5ce:	18e4      	addlt	r4, r4, r3
 800c5d0:	f002 ffb8 	bl	800f544 <__malloc_lock>
 800c5d4:	4a1f      	ldr	r2, [pc, #124]	; (800c654 <_free_r+0x98>)
 800c5d6:	6813      	ldr	r3, [r2, #0]
 800c5d8:	4610      	mov	r0, r2
 800c5da:	b933      	cbnz	r3, 800c5ea <_free_r+0x2e>
 800c5dc:	6063      	str	r3, [r4, #4]
 800c5de:	6014      	str	r4, [r2, #0]
 800c5e0:	4628      	mov	r0, r5
 800c5e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c5e6:	f002 bfae 	b.w	800f546 <__malloc_unlock>
 800c5ea:	42a3      	cmp	r3, r4
 800c5ec:	d90c      	bls.n	800c608 <_free_r+0x4c>
 800c5ee:	6821      	ldr	r1, [r4, #0]
 800c5f0:	1862      	adds	r2, r4, r1
 800c5f2:	4293      	cmp	r3, r2
 800c5f4:	bf04      	itt	eq
 800c5f6:	681a      	ldreq	r2, [r3, #0]
 800c5f8:	685b      	ldreq	r3, [r3, #4]
 800c5fa:	6063      	str	r3, [r4, #4]
 800c5fc:	bf04      	itt	eq
 800c5fe:	1852      	addeq	r2, r2, r1
 800c600:	6022      	streq	r2, [r4, #0]
 800c602:	6004      	str	r4, [r0, #0]
 800c604:	e7ec      	b.n	800c5e0 <_free_r+0x24>
 800c606:	4613      	mov	r3, r2
 800c608:	685a      	ldr	r2, [r3, #4]
 800c60a:	b10a      	cbz	r2, 800c610 <_free_r+0x54>
 800c60c:	42a2      	cmp	r2, r4
 800c60e:	d9fa      	bls.n	800c606 <_free_r+0x4a>
 800c610:	6819      	ldr	r1, [r3, #0]
 800c612:	1858      	adds	r0, r3, r1
 800c614:	42a0      	cmp	r0, r4
 800c616:	d10b      	bne.n	800c630 <_free_r+0x74>
 800c618:	6820      	ldr	r0, [r4, #0]
 800c61a:	4401      	add	r1, r0
 800c61c:	1858      	adds	r0, r3, r1
 800c61e:	4282      	cmp	r2, r0
 800c620:	6019      	str	r1, [r3, #0]
 800c622:	d1dd      	bne.n	800c5e0 <_free_r+0x24>
 800c624:	6810      	ldr	r0, [r2, #0]
 800c626:	6852      	ldr	r2, [r2, #4]
 800c628:	605a      	str	r2, [r3, #4]
 800c62a:	4401      	add	r1, r0
 800c62c:	6019      	str	r1, [r3, #0]
 800c62e:	e7d7      	b.n	800c5e0 <_free_r+0x24>
 800c630:	d902      	bls.n	800c638 <_free_r+0x7c>
 800c632:	230c      	movs	r3, #12
 800c634:	602b      	str	r3, [r5, #0]
 800c636:	e7d3      	b.n	800c5e0 <_free_r+0x24>
 800c638:	6820      	ldr	r0, [r4, #0]
 800c63a:	1821      	adds	r1, r4, r0
 800c63c:	428a      	cmp	r2, r1
 800c63e:	bf04      	itt	eq
 800c640:	6811      	ldreq	r1, [r2, #0]
 800c642:	6852      	ldreq	r2, [r2, #4]
 800c644:	6062      	str	r2, [r4, #4]
 800c646:	bf04      	itt	eq
 800c648:	1809      	addeq	r1, r1, r0
 800c64a:	6021      	streq	r1, [r4, #0]
 800c64c:	605c      	str	r4, [r3, #4]
 800c64e:	e7c7      	b.n	800c5e0 <_free_r+0x24>
 800c650:	bd38      	pop	{r3, r4, r5, pc}
 800c652:	bf00      	nop
 800c654:	2000021c 	.word	0x2000021c

0800c658 <_malloc_r>:
 800c658:	b570      	push	{r4, r5, r6, lr}
 800c65a:	1ccd      	adds	r5, r1, #3
 800c65c:	f025 0503 	bic.w	r5, r5, #3
 800c660:	3508      	adds	r5, #8
 800c662:	2d0c      	cmp	r5, #12
 800c664:	bf38      	it	cc
 800c666:	250c      	movcc	r5, #12
 800c668:	2d00      	cmp	r5, #0
 800c66a:	4606      	mov	r6, r0
 800c66c:	db01      	blt.n	800c672 <_malloc_r+0x1a>
 800c66e:	42a9      	cmp	r1, r5
 800c670:	d903      	bls.n	800c67a <_malloc_r+0x22>
 800c672:	230c      	movs	r3, #12
 800c674:	6033      	str	r3, [r6, #0]
 800c676:	2000      	movs	r0, #0
 800c678:	bd70      	pop	{r4, r5, r6, pc}
 800c67a:	f002 ff63 	bl	800f544 <__malloc_lock>
 800c67e:	4a21      	ldr	r2, [pc, #132]	; (800c704 <_malloc_r+0xac>)
 800c680:	6814      	ldr	r4, [r2, #0]
 800c682:	4621      	mov	r1, r4
 800c684:	b991      	cbnz	r1, 800c6ac <_malloc_r+0x54>
 800c686:	4c20      	ldr	r4, [pc, #128]	; (800c708 <_malloc_r+0xb0>)
 800c688:	6823      	ldr	r3, [r4, #0]
 800c68a:	b91b      	cbnz	r3, 800c694 <_malloc_r+0x3c>
 800c68c:	4630      	mov	r0, r6
 800c68e:	f000 fe83 	bl	800d398 <_sbrk_r>
 800c692:	6020      	str	r0, [r4, #0]
 800c694:	4629      	mov	r1, r5
 800c696:	4630      	mov	r0, r6
 800c698:	f000 fe7e 	bl	800d398 <_sbrk_r>
 800c69c:	1c43      	adds	r3, r0, #1
 800c69e:	d124      	bne.n	800c6ea <_malloc_r+0x92>
 800c6a0:	230c      	movs	r3, #12
 800c6a2:	6033      	str	r3, [r6, #0]
 800c6a4:	4630      	mov	r0, r6
 800c6a6:	f002 ff4e 	bl	800f546 <__malloc_unlock>
 800c6aa:	e7e4      	b.n	800c676 <_malloc_r+0x1e>
 800c6ac:	680b      	ldr	r3, [r1, #0]
 800c6ae:	1b5b      	subs	r3, r3, r5
 800c6b0:	d418      	bmi.n	800c6e4 <_malloc_r+0x8c>
 800c6b2:	2b0b      	cmp	r3, #11
 800c6b4:	d90f      	bls.n	800c6d6 <_malloc_r+0x7e>
 800c6b6:	600b      	str	r3, [r1, #0]
 800c6b8:	50cd      	str	r5, [r1, r3]
 800c6ba:	18cc      	adds	r4, r1, r3
 800c6bc:	4630      	mov	r0, r6
 800c6be:	f002 ff42 	bl	800f546 <__malloc_unlock>
 800c6c2:	f104 000b 	add.w	r0, r4, #11
 800c6c6:	1d23      	adds	r3, r4, #4
 800c6c8:	f020 0007 	bic.w	r0, r0, #7
 800c6cc:	1ac3      	subs	r3, r0, r3
 800c6ce:	d0d3      	beq.n	800c678 <_malloc_r+0x20>
 800c6d0:	425a      	negs	r2, r3
 800c6d2:	50e2      	str	r2, [r4, r3]
 800c6d4:	e7d0      	b.n	800c678 <_malloc_r+0x20>
 800c6d6:	428c      	cmp	r4, r1
 800c6d8:	684b      	ldr	r3, [r1, #4]
 800c6da:	bf16      	itet	ne
 800c6dc:	6063      	strne	r3, [r4, #4]
 800c6de:	6013      	streq	r3, [r2, #0]
 800c6e0:	460c      	movne	r4, r1
 800c6e2:	e7eb      	b.n	800c6bc <_malloc_r+0x64>
 800c6e4:	460c      	mov	r4, r1
 800c6e6:	6849      	ldr	r1, [r1, #4]
 800c6e8:	e7cc      	b.n	800c684 <_malloc_r+0x2c>
 800c6ea:	1cc4      	adds	r4, r0, #3
 800c6ec:	f024 0403 	bic.w	r4, r4, #3
 800c6f0:	42a0      	cmp	r0, r4
 800c6f2:	d005      	beq.n	800c700 <_malloc_r+0xa8>
 800c6f4:	1a21      	subs	r1, r4, r0
 800c6f6:	4630      	mov	r0, r6
 800c6f8:	f000 fe4e 	bl	800d398 <_sbrk_r>
 800c6fc:	3001      	adds	r0, #1
 800c6fe:	d0cf      	beq.n	800c6a0 <_malloc_r+0x48>
 800c700:	6025      	str	r5, [r4, #0]
 800c702:	e7db      	b.n	800c6bc <_malloc_r+0x64>
 800c704:	2000021c 	.word	0x2000021c
 800c708:	20000220 	.word	0x20000220

0800c70c <__cvt>:
 800c70c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c710:	ec55 4b10 	vmov	r4, r5, d0
 800c714:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800c716:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800c71a:	2d00      	cmp	r5, #0
 800c71c:	460e      	mov	r6, r1
 800c71e:	4691      	mov	r9, r2
 800c720:	4619      	mov	r1, r3
 800c722:	bfb8      	it	lt
 800c724:	4622      	movlt	r2, r4
 800c726:	462b      	mov	r3, r5
 800c728:	f027 0720 	bic.w	r7, r7, #32
 800c72c:	bfbb      	ittet	lt
 800c72e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800c732:	461d      	movlt	r5, r3
 800c734:	2300      	movge	r3, #0
 800c736:	232d      	movlt	r3, #45	; 0x2d
 800c738:	bfb8      	it	lt
 800c73a:	4614      	movlt	r4, r2
 800c73c:	2f46      	cmp	r7, #70	; 0x46
 800c73e:	700b      	strb	r3, [r1, #0]
 800c740:	d004      	beq.n	800c74c <__cvt+0x40>
 800c742:	2f45      	cmp	r7, #69	; 0x45
 800c744:	d100      	bne.n	800c748 <__cvt+0x3c>
 800c746:	3601      	adds	r6, #1
 800c748:	2102      	movs	r1, #2
 800c74a:	e000      	b.n	800c74e <__cvt+0x42>
 800c74c:	2103      	movs	r1, #3
 800c74e:	ab03      	add	r3, sp, #12
 800c750:	9301      	str	r3, [sp, #4]
 800c752:	ab02      	add	r3, sp, #8
 800c754:	9300      	str	r3, [sp, #0]
 800c756:	4632      	mov	r2, r6
 800c758:	4653      	mov	r3, sl
 800c75a:	ec45 4b10 	vmov	d0, r4, r5
 800c75e:	f001 fe03 	bl	800e368 <_dtoa_r>
 800c762:	2f47      	cmp	r7, #71	; 0x47
 800c764:	4680      	mov	r8, r0
 800c766:	d102      	bne.n	800c76e <__cvt+0x62>
 800c768:	f019 0f01 	tst.w	r9, #1
 800c76c:	d026      	beq.n	800c7bc <__cvt+0xb0>
 800c76e:	2f46      	cmp	r7, #70	; 0x46
 800c770:	eb08 0906 	add.w	r9, r8, r6
 800c774:	d111      	bne.n	800c79a <__cvt+0x8e>
 800c776:	f898 3000 	ldrb.w	r3, [r8]
 800c77a:	2b30      	cmp	r3, #48	; 0x30
 800c77c:	d10a      	bne.n	800c794 <__cvt+0x88>
 800c77e:	2200      	movs	r2, #0
 800c780:	2300      	movs	r3, #0
 800c782:	4620      	mov	r0, r4
 800c784:	4629      	mov	r1, r5
 800c786:	f7f4 f9d7 	bl	8000b38 <__aeabi_dcmpeq>
 800c78a:	b918      	cbnz	r0, 800c794 <__cvt+0x88>
 800c78c:	f1c6 0601 	rsb	r6, r6, #1
 800c790:	f8ca 6000 	str.w	r6, [sl]
 800c794:	f8da 3000 	ldr.w	r3, [sl]
 800c798:	4499      	add	r9, r3
 800c79a:	2200      	movs	r2, #0
 800c79c:	2300      	movs	r3, #0
 800c79e:	4620      	mov	r0, r4
 800c7a0:	4629      	mov	r1, r5
 800c7a2:	f7f4 f9c9 	bl	8000b38 <__aeabi_dcmpeq>
 800c7a6:	b938      	cbnz	r0, 800c7b8 <__cvt+0xac>
 800c7a8:	2230      	movs	r2, #48	; 0x30
 800c7aa:	9b03      	ldr	r3, [sp, #12]
 800c7ac:	454b      	cmp	r3, r9
 800c7ae:	d205      	bcs.n	800c7bc <__cvt+0xb0>
 800c7b0:	1c59      	adds	r1, r3, #1
 800c7b2:	9103      	str	r1, [sp, #12]
 800c7b4:	701a      	strb	r2, [r3, #0]
 800c7b6:	e7f8      	b.n	800c7aa <__cvt+0x9e>
 800c7b8:	f8cd 900c 	str.w	r9, [sp, #12]
 800c7bc:	9b03      	ldr	r3, [sp, #12]
 800c7be:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c7c0:	eba3 0308 	sub.w	r3, r3, r8
 800c7c4:	4640      	mov	r0, r8
 800c7c6:	6013      	str	r3, [r2, #0]
 800c7c8:	b004      	add	sp, #16
 800c7ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800c7ce <__exponent>:
 800c7ce:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c7d0:	2900      	cmp	r1, #0
 800c7d2:	4604      	mov	r4, r0
 800c7d4:	bfba      	itte	lt
 800c7d6:	4249      	neglt	r1, r1
 800c7d8:	232d      	movlt	r3, #45	; 0x2d
 800c7da:	232b      	movge	r3, #43	; 0x2b
 800c7dc:	2909      	cmp	r1, #9
 800c7de:	f804 2b02 	strb.w	r2, [r4], #2
 800c7e2:	7043      	strb	r3, [r0, #1]
 800c7e4:	dd20      	ble.n	800c828 <__exponent+0x5a>
 800c7e6:	f10d 0307 	add.w	r3, sp, #7
 800c7ea:	461f      	mov	r7, r3
 800c7ec:	260a      	movs	r6, #10
 800c7ee:	fb91 f5f6 	sdiv	r5, r1, r6
 800c7f2:	fb06 1115 	mls	r1, r6, r5, r1
 800c7f6:	3130      	adds	r1, #48	; 0x30
 800c7f8:	2d09      	cmp	r5, #9
 800c7fa:	f803 1c01 	strb.w	r1, [r3, #-1]
 800c7fe:	f103 32ff 	add.w	r2, r3, #4294967295
 800c802:	4629      	mov	r1, r5
 800c804:	dc09      	bgt.n	800c81a <__exponent+0x4c>
 800c806:	3130      	adds	r1, #48	; 0x30
 800c808:	3b02      	subs	r3, #2
 800c80a:	f802 1c01 	strb.w	r1, [r2, #-1]
 800c80e:	42bb      	cmp	r3, r7
 800c810:	4622      	mov	r2, r4
 800c812:	d304      	bcc.n	800c81e <__exponent+0x50>
 800c814:	1a10      	subs	r0, r2, r0
 800c816:	b003      	add	sp, #12
 800c818:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c81a:	4613      	mov	r3, r2
 800c81c:	e7e7      	b.n	800c7ee <__exponent+0x20>
 800c81e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c822:	f804 2b01 	strb.w	r2, [r4], #1
 800c826:	e7f2      	b.n	800c80e <__exponent+0x40>
 800c828:	2330      	movs	r3, #48	; 0x30
 800c82a:	4419      	add	r1, r3
 800c82c:	7083      	strb	r3, [r0, #2]
 800c82e:	1d02      	adds	r2, r0, #4
 800c830:	70c1      	strb	r1, [r0, #3]
 800c832:	e7ef      	b.n	800c814 <__exponent+0x46>

0800c834 <_printf_float>:
 800c834:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c838:	b08d      	sub	sp, #52	; 0x34
 800c83a:	460c      	mov	r4, r1
 800c83c:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800c840:	4616      	mov	r6, r2
 800c842:	461f      	mov	r7, r3
 800c844:	4605      	mov	r5, r0
 800c846:	f002 fe6f 	bl	800f528 <_localeconv_r>
 800c84a:	6803      	ldr	r3, [r0, #0]
 800c84c:	9304      	str	r3, [sp, #16]
 800c84e:	4618      	mov	r0, r3
 800c850:	f7f3 fcf0 	bl	8000234 <strlen>
 800c854:	2300      	movs	r3, #0
 800c856:	930a      	str	r3, [sp, #40]	; 0x28
 800c858:	f8d8 3000 	ldr.w	r3, [r8]
 800c85c:	9005      	str	r0, [sp, #20]
 800c85e:	3307      	adds	r3, #7
 800c860:	f023 0307 	bic.w	r3, r3, #7
 800c864:	f103 0208 	add.w	r2, r3, #8
 800c868:	f894 a018 	ldrb.w	sl, [r4, #24]
 800c86c:	f8d4 b000 	ldr.w	fp, [r4]
 800c870:	f8c8 2000 	str.w	r2, [r8]
 800c874:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c878:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800c87c:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800c880:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800c884:	9307      	str	r3, [sp, #28]
 800c886:	f8cd 8018 	str.w	r8, [sp, #24]
 800c88a:	f04f 32ff 	mov.w	r2, #4294967295
 800c88e:	4ba7      	ldr	r3, [pc, #668]	; (800cb2c <_printf_float+0x2f8>)
 800c890:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c894:	f7f4 f982 	bl	8000b9c <__aeabi_dcmpun>
 800c898:	bb70      	cbnz	r0, 800c8f8 <_printf_float+0xc4>
 800c89a:	f04f 32ff 	mov.w	r2, #4294967295
 800c89e:	4ba3      	ldr	r3, [pc, #652]	; (800cb2c <_printf_float+0x2f8>)
 800c8a0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c8a4:	f7f4 f95c 	bl	8000b60 <__aeabi_dcmple>
 800c8a8:	bb30      	cbnz	r0, 800c8f8 <_printf_float+0xc4>
 800c8aa:	2200      	movs	r2, #0
 800c8ac:	2300      	movs	r3, #0
 800c8ae:	4640      	mov	r0, r8
 800c8b0:	4649      	mov	r1, r9
 800c8b2:	f7f4 f94b 	bl	8000b4c <__aeabi_dcmplt>
 800c8b6:	b110      	cbz	r0, 800c8be <_printf_float+0x8a>
 800c8b8:	232d      	movs	r3, #45	; 0x2d
 800c8ba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c8be:	4a9c      	ldr	r2, [pc, #624]	; (800cb30 <_printf_float+0x2fc>)
 800c8c0:	4b9c      	ldr	r3, [pc, #624]	; (800cb34 <_printf_float+0x300>)
 800c8c2:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800c8c6:	bf8c      	ite	hi
 800c8c8:	4690      	movhi	r8, r2
 800c8ca:	4698      	movls	r8, r3
 800c8cc:	2303      	movs	r3, #3
 800c8ce:	f02b 0204 	bic.w	r2, fp, #4
 800c8d2:	6123      	str	r3, [r4, #16]
 800c8d4:	6022      	str	r2, [r4, #0]
 800c8d6:	f04f 0900 	mov.w	r9, #0
 800c8da:	9700      	str	r7, [sp, #0]
 800c8dc:	4633      	mov	r3, r6
 800c8de:	aa0b      	add	r2, sp, #44	; 0x2c
 800c8e0:	4621      	mov	r1, r4
 800c8e2:	4628      	mov	r0, r5
 800c8e4:	f000 f9e6 	bl	800ccb4 <_printf_common>
 800c8e8:	3001      	adds	r0, #1
 800c8ea:	f040 808d 	bne.w	800ca08 <_printf_float+0x1d4>
 800c8ee:	f04f 30ff 	mov.w	r0, #4294967295
 800c8f2:	b00d      	add	sp, #52	; 0x34
 800c8f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c8f8:	4642      	mov	r2, r8
 800c8fa:	464b      	mov	r3, r9
 800c8fc:	4640      	mov	r0, r8
 800c8fe:	4649      	mov	r1, r9
 800c900:	f7f4 f94c 	bl	8000b9c <__aeabi_dcmpun>
 800c904:	b110      	cbz	r0, 800c90c <_printf_float+0xd8>
 800c906:	4a8c      	ldr	r2, [pc, #560]	; (800cb38 <_printf_float+0x304>)
 800c908:	4b8c      	ldr	r3, [pc, #560]	; (800cb3c <_printf_float+0x308>)
 800c90a:	e7da      	b.n	800c8c2 <_printf_float+0x8e>
 800c90c:	6861      	ldr	r1, [r4, #4]
 800c90e:	1c4b      	adds	r3, r1, #1
 800c910:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800c914:	a80a      	add	r0, sp, #40	; 0x28
 800c916:	d13e      	bne.n	800c996 <_printf_float+0x162>
 800c918:	2306      	movs	r3, #6
 800c91a:	6063      	str	r3, [r4, #4]
 800c91c:	2300      	movs	r3, #0
 800c91e:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800c922:	ab09      	add	r3, sp, #36	; 0x24
 800c924:	9300      	str	r3, [sp, #0]
 800c926:	ec49 8b10 	vmov	d0, r8, r9
 800c92a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800c92e:	6022      	str	r2, [r4, #0]
 800c930:	f8cd a004 	str.w	sl, [sp, #4]
 800c934:	6861      	ldr	r1, [r4, #4]
 800c936:	4628      	mov	r0, r5
 800c938:	f7ff fee8 	bl	800c70c <__cvt>
 800c93c:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800c940:	2b47      	cmp	r3, #71	; 0x47
 800c942:	4680      	mov	r8, r0
 800c944:	d109      	bne.n	800c95a <_printf_float+0x126>
 800c946:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c948:	1cd8      	adds	r0, r3, #3
 800c94a:	db02      	blt.n	800c952 <_printf_float+0x11e>
 800c94c:	6862      	ldr	r2, [r4, #4]
 800c94e:	4293      	cmp	r3, r2
 800c950:	dd47      	ble.n	800c9e2 <_printf_float+0x1ae>
 800c952:	f1aa 0a02 	sub.w	sl, sl, #2
 800c956:	fa5f fa8a 	uxtb.w	sl, sl
 800c95a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800c95e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c960:	d824      	bhi.n	800c9ac <_printf_float+0x178>
 800c962:	3901      	subs	r1, #1
 800c964:	4652      	mov	r2, sl
 800c966:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800c96a:	9109      	str	r1, [sp, #36]	; 0x24
 800c96c:	f7ff ff2f 	bl	800c7ce <__exponent>
 800c970:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c972:	1813      	adds	r3, r2, r0
 800c974:	2a01      	cmp	r2, #1
 800c976:	4681      	mov	r9, r0
 800c978:	6123      	str	r3, [r4, #16]
 800c97a:	dc02      	bgt.n	800c982 <_printf_float+0x14e>
 800c97c:	6822      	ldr	r2, [r4, #0]
 800c97e:	07d1      	lsls	r1, r2, #31
 800c980:	d501      	bpl.n	800c986 <_printf_float+0x152>
 800c982:	3301      	adds	r3, #1
 800c984:	6123      	str	r3, [r4, #16]
 800c986:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800c98a:	2b00      	cmp	r3, #0
 800c98c:	d0a5      	beq.n	800c8da <_printf_float+0xa6>
 800c98e:	232d      	movs	r3, #45	; 0x2d
 800c990:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c994:	e7a1      	b.n	800c8da <_printf_float+0xa6>
 800c996:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800c99a:	f000 8177 	beq.w	800cc8c <_printf_float+0x458>
 800c99e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800c9a2:	d1bb      	bne.n	800c91c <_printf_float+0xe8>
 800c9a4:	2900      	cmp	r1, #0
 800c9a6:	d1b9      	bne.n	800c91c <_printf_float+0xe8>
 800c9a8:	2301      	movs	r3, #1
 800c9aa:	e7b6      	b.n	800c91a <_printf_float+0xe6>
 800c9ac:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800c9b0:	d119      	bne.n	800c9e6 <_printf_float+0x1b2>
 800c9b2:	2900      	cmp	r1, #0
 800c9b4:	6863      	ldr	r3, [r4, #4]
 800c9b6:	dd0c      	ble.n	800c9d2 <_printf_float+0x19e>
 800c9b8:	6121      	str	r1, [r4, #16]
 800c9ba:	b913      	cbnz	r3, 800c9c2 <_printf_float+0x18e>
 800c9bc:	6822      	ldr	r2, [r4, #0]
 800c9be:	07d2      	lsls	r2, r2, #31
 800c9c0:	d502      	bpl.n	800c9c8 <_printf_float+0x194>
 800c9c2:	3301      	adds	r3, #1
 800c9c4:	440b      	add	r3, r1
 800c9c6:	6123      	str	r3, [r4, #16]
 800c9c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c9ca:	65a3      	str	r3, [r4, #88]	; 0x58
 800c9cc:	f04f 0900 	mov.w	r9, #0
 800c9d0:	e7d9      	b.n	800c986 <_printf_float+0x152>
 800c9d2:	b913      	cbnz	r3, 800c9da <_printf_float+0x1a6>
 800c9d4:	6822      	ldr	r2, [r4, #0]
 800c9d6:	07d0      	lsls	r0, r2, #31
 800c9d8:	d501      	bpl.n	800c9de <_printf_float+0x1aa>
 800c9da:	3302      	adds	r3, #2
 800c9dc:	e7f3      	b.n	800c9c6 <_printf_float+0x192>
 800c9de:	2301      	movs	r3, #1
 800c9e0:	e7f1      	b.n	800c9c6 <_printf_float+0x192>
 800c9e2:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800c9e6:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800c9ea:	4293      	cmp	r3, r2
 800c9ec:	db05      	blt.n	800c9fa <_printf_float+0x1c6>
 800c9ee:	6822      	ldr	r2, [r4, #0]
 800c9f0:	6123      	str	r3, [r4, #16]
 800c9f2:	07d1      	lsls	r1, r2, #31
 800c9f4:	d5e8      	bpl.n	800c9c8 <_printf_float+0x194>
 800c9f6:	3301      	adds	r3, #1
 800c9f8:	e7e5      	b.n	800c9c6 <_printf_float+0x192>
 800c9fa:	2b00      	cmp	r3, #0
 800c9fc:	bfd4      	ite	le
 800c9fe:	f1c3 0302 	rsble	r3, r3, #2
 800ca02:	2301      	movgt	r3, #1
 800ca04:	4413      	add	r3, r2
 800ca06:	e7de      	b.n	800c9c6 <_printf_float+0x192>
 800ca08:	6823      	ldr	r3, [r4, #0]
 800ca0a:	055a      	lsls	r2, r3, #21
 800ca0c:	d407      	bmi.n	800ca1e <_printf_float+0x1ea>
 800ca0e:	6923      	ldr	r3, [r4, #16]
 800ca10:	4642      	mov	r2, r8
 800ca12:	4631      	mov	r1, r6
 800ca14:	4628      	mov	r0, r5
 800ca16:	47b8      	blx	r7
 800ca18:	3001      	adds	r0, #1
 800ca1a:	d12b      	bne.n	800ca74 <_printf_float+0x240>
 800ca1c:	e767      	b.n	800c8ee <_printf_float+0xba>
 800ca1e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800ca22:	f240 80dc 	bls.w	800cbde <_printf_float+0x3aa>
 800ca26:	2200      	movs	r2, #0
 800ca28:	2300      	movs	r3, #0
 800ca2a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ca2e:	f7f4 f883 	bl	8000b38 <__aeabi_dcmpeq>
 800ca32:	2800      	cmp	r0, #0
 800ca34:	d033      	beq.n	800ca9e <_printf_float+0x26a>
 800ca36:	2301      	movs	r3, #1
 800ca38:	4a41      	ldr	r2, [pc, #260]	; (800cb40 <_printf_float+0x30c>)
 800ca3a:	4631      	mov	r1, r6
 800ca3c:	4628      	mov	r0, r5
 800ca3e:	47b8      	blx	r7
 800ca40:	3001      	adds	r0, #1
 800ca42:	f43f af54 	beq.w	800c8ee <_printf_float+0xba>
 800ca46:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ca4a:	429a      	cmp	r2, r3
 800ca4c:	db02      	blt.n	800ca54 <_printf_float+0x220>
 800ca4e:	6823      	ldr	r3, [r4, #0]
 800ca50:	07d8      	lsls	r0, r3, #31
 800ca52:	d50f      	bpl.n	800ca74 <_printf_float+0x240>
 800ca54:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ca58:	4631      	mov	r1, r6
 800ca5a:	4628      	mov	r0, r5
 800ca5c:	47b8      	blx	r7
 800ca5e:	3001      	adds	r0, #1
 800ca60:	f43f af45 	beq.w	800c8ee <_printf_float+0xba>
 800ca64:	f04f 0800 	mov.w	r8, #0
 800ca68:	f104 091a 	add.w	r9, r4, #26
 800ca6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ca6e:	3b01      	subs	r3, #1
 800ca70:	4543      	cmp	r3, r8
 800ca72:	dc09      	bgt.n	800ca88 <_printf_float+0x254>
 800ca74:	6823      	ldr	r3, [r4, #0]
 800ca76:	079b      	lsls	r3, r3, #30
 800ca78:	f100 8103 	bmi.w	800cc82 <_printf_float+0x44e>
 800ca7c:	68e0      	ldr	r0, [r4, #12]
 800ca7e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ca80:	4298      	cmp	r0, r3
 800ca82:	bfb8      	it	lt
 800ca84:	4618      	movlt	r0, r3
 800ca86:	e734      	b.n	800c8f2 <_printf_float+0xbe>
 800ca88:	2301      	movs	r3, #1
 800ca8a:	464a      	mov	r2, r9
 800ca8c:	4631      	mov	r1, r6
 800ca8e:	4628      	mov	r0, r5
 800ca90:	47b8      	blx	r7
 800ca92:	3001      	adds	r0, #1
 800ca94:	f43f af2b 	beq.w	800c8ee <_printf_float+0xba>
 800ca98:	f108 0801 	add.w	r8, r8, #1
 800ca9c:	e7e6      	b.n	800ca6c <_printf_float+0x238>
 800ca9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800caa0:	2b00      	cmp	r3, #0
 800caa2:	dc2b      	bgt.n	800cafc <_printf_float+0x2c8>
 800caa4:	2301      	movs	r3, #1
 800caa6:	4a26      	ldr	r2, [pc, #152]	; (800cb40 <_printf_float+0x30c>)
 800caa8:	4631      	mov	r1, r6
 800caaa:	4628      	mov	r0, r5
 800caac:	47b8      	blx	r7
 800caae:	3001      	adds	r0, #1
 800cab0:	f43f af1d 	beq.w	800c8ee <_printf_float+0xba>
 800cab4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cab6:	b923      	cbnz	r3, 800cac2 <_printf_float+0x28e>
 800cab8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800caba:	b913      	cbnz	r3, 800cac2 <_printf_float+0x28e>
 800cabc:	6823      	ldr	r3, [r4, #0]
 800cabe:	07d9      	lsls	r1, r3, #31
 800cac0:	d5d8      	bpl.n	800ca74 <_printf_float+0x240>
 800cac2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cac6:	4631      	mov	r1, r6
 800cac8:	4628      	mov	r0, r5
 800caca:	47b8      	blx	r7
 800cacc:	3001      	adds	r0, #1
 800cace:	f43f af0e 	beq.w	800c8ee <_printf_float+0xba>
 800cad2:	f04f 0900 	mov.w	r9, #0
 800cad6:	f104 0a1a 	add.w	sl, r4, #26
 800cada:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cadc:	425b      	negs	r3, r3
 800cade:	454b      	cmp	r3, r9
 800cae0:	dc01      	bgt.n	800cae6 <_printf_float+0x2b2>
 800cae2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cae4:	e794      	b.n	800ca10 <_printf_float+0x1dc>
 800cae6:	2301      	movs	r3, #1
 800cae8:	4652      	mov	r2, sl
 800caea:	4631      	mov	r1, r6
 800caec:	4628      	mov	r0, r5
 800caee:	47b8      	blx	r7
 800caf0:	3001      	adds	r0, #1
 800caf2:	f43f aefc 	beq.w	800c8ee <_printf_float+0xba>
 800caf6:	f109 0901 	add.w	r9, r9, #1
 800cafa:	e7ee      	b.n	800cada <_printf_float+0x2a6>
 800cafc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cafe:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800cb00:	429a      	cmp	r2, r3
 800cb02:	bfa8      	it	ge
 800cb04:	461a      	movge	r2, r3
 800cb06:	2a00      	cmp	r2, #0
 800cb08:	4691      	mov	r9, r2
 800cb0a:	dd07      	ble.n	800cb1c <_printf_float+0x2e8>
 800cb0c:	4613      	mov	r3, r2
 800cb0e:	4631      	mov	r1, r6
 800cb10:	4642      	mov	r2, r8
 800cb12:	4628      	mov	r0, r5
 800cb14:	47b8      	blx	r7
 800cb16:	3001      	adds	r0, #1
 800cb18:	f43f aee9 	beq.w	800c8ee <_printf_float+0xba>
 800cb1c:	f104 031a 	add.w	r3, r4, #26
 800cb20:	f04f 0b00 	mov.w	fp, #0
 800cb24:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cb28:	9306      	str	r3, [sp, #24]
 800cb2a:	e015      	b.n	800cb58 <_printf_float+0x324>
 800cb2c:	7fefffff 	.word	0x7fefffff
 800cb30:	0801156e 	.word	0x0801156e
 800cb34:	0801156a 	.word	0x0801156a
 800cb38:	08011576 	.word	0x08011576
 800cb3c:	08011572 	.word	0x08011572
 800cb40:	0801182b 	.word	0x0801182b
 800cb44:	2301      	movs	r3, #1
 800cb46:	9a06      	ldr	r2, [sp, #24]
 800cb48:	4631      	mov	r1, r6
 800cb4a:	4628      	mov	r0, r5
 800cb4c:	47b8      	blx	r7
 800cb4e:	3001      	adds	r0, #1
 800cb50:	f43f aecd 	beq.w	800c8ee <_printf_float+0xba>
 800cb54:	f10b 0b01 	add.w	fp, fp, #1
 800cb58:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800cb5c:	ebaa 0309 	sub.w	r3, sl, r9
 800cb60:	455b      	cmp	r3, fp
 800cb62:	dcef      	bgt.n	800cb44 <_printf_float+0x310>
 800cb64:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800cb68:	429a      	cmp	r2, r3
 800cb6a:	44d0      	add	r8, sl
 800cb6c:	db15      	blt.n	800cb9a <_printf_float+0x366>
 800cb6e:	6823      	ldr	r3, [r4, #0]
 800cb70:	07da      	lsls	r2, r3, #31
 800cb72:	d412      	bmi.n	800cb9a <_printf_float+0x366>
 800cb74:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cb76:	9909      	ldr	r1, [sp, #36]	; 0x24
 800cb78:	eba3 020a 	sub.w	r2, r3, sl
 800cb7c:	eba3 0a01 	sub.w	sl, r3, r1
 800cb80:	4592      	cmp	sl, r2
 800cb82:	bfa8      	it	ge
 800cb84:	4692      	movge	sl, r2
 800cb86:	f1ba 0f00 	cmp.w	sl, #0
 800cb8a:	dc0e      	bgt.n	800cbaa <_printf_float+0x376>
 800cb8c:	f04f 0800 	mov.w	r8, #0
 800cb90:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800cb94:	f104 091a 	add.w	r9, r4, #26
 800cb98:	e019      	b.n	800cbce <_printf_float+0x39a>
 800cb9a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cb9e:	4631      	mov	r1, r6
 800cba0:	4628      	mov	r0, r5
 800cba2:	47b8      	blx	r7
 800cba4:	3001      	adds	r0, #1
 800cba6:	d1e5      	bne.n	800cb74 <_printf_float+0x340>
 800cba8:	e6a1      	b.n	800c8ee <_printf_float+0xba>
 800cbaa:	4653      	mov	r3, sl
 800cbac:	4642      	mov	r2, r8
 800cbae:	4631      	mov	r1, r6
 800cbb0:	4628      	mov	r0, r5
 800cbb2:	47b8      	blx	r7
 800cbb4:	3001      	adds	r0, #1
 800cbb6:	d1e9      	bne.n	800cb8c <_printf_float+0x358>
 800cbb8:	e699      	b.n	800c8ee <_printf_float+0xba>
 800cbba:	2301      	movs	r3, #1
 800cbbc:	464a      	mov	r2, r9
 800cbbe:	4631      	mov	r1, r6
 800cbc0:	4628      	mov	r0, r5
 800cbc2:	47b8      	blx	r7
 800cbc4:	3001      	adds	r0, #1
 800cbc6:	f43f ae92 	beq.w	800c8ee <_printf_float+0xba>
 800cbca:	f108 0801 	add.w	r8, r8, #1
 800cbce:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800cbd2:	1a9b      	subs	r3, r3, r2
 800cbd4:	eba3 030a 	sub.w	r3, r3, sl
 800cbd8:	4543      	cmp	r3, r8
 800cbda:	dcee      	bgt.n	800cbba <_printf_float+0x386>
 800cbdc:	e74a      	b.n	800ca74 <_printf_float+0x240>
 800cbde:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cbe0:	2a01      	cmp	r2, #1
 800cbe2:	dc01      	bgt.n	800cbe8 <_printf_float+0x3b4>
 800cbe4:	07db      	lsls	r3, r3, #31
 800cbe6:	d53a      	bpl.n	800cc5e <_printf_float+0x42a>
 800cbe8:	2301      	movs	r3, #1
 800cbea:	4642      	mov	r2, r8
 800cbec:	4631      	mov	r1, r6
 800cbee:	4628      	mov	r0, r5
 800cbf0:	47b8      	blx	r7
 800cbf2:	3001      	adds	r0, #1
 800cbf4:	f43f ae7b 	beq.w	800c8ee <_printf_float+0xba>
 800cbf8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cbfc:	4631      	mov	r1, r6
 800cbfe:	4628      	mov	r0, r5
 800cc00:	47b8      	blx	r7
 800cc02:	3001      	adds	r0, #1
 800cc04:	f108 0801 	add.w	r8, r8, #1
 800cc08:	f43f ae71 	beq.w	800c8ee <_printf_float+0xba>
 800cc0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cc0e:	2200      	movs	r2, #0
 800cc10:	f103 3aff 	add.w	sl, r3, #4294967295
 800cc14:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800cc18:	2300      	movs	r3, #0
 800cc1a:	f7f3 ff8d 	bl	8000b38 <__aeabi_dcmpeq>
 800cc1e:	b9c8      	cbnz	r0, 800cc54 <_printf_float+0x420>
 800cc20:	4653      	mov	r3, sl
 800cc22:	4642      	mov	r2, r8
 800cc24:	4631      	mov	r1, r6
 800cc26:	4628      	mov	r0, r5
 800cc28:	47b8      	blx	r7
 800cc2a:	3001      	adds	r0, #1
 800cc2c:	d10e      	bne.n	800cc4c <_printf_float+0x418>
 800cc2e:	e65e      	b.n	800c8ee <_printf_float+0xba>
 800cc30:	2301      	movs	r3, #1
 800cc32:	4652      	mov	r2, sl
 800cc34:	4631      	mov	r1, r6
 800cc36:	4628      	mov	r0, r5
 800cc38:	47b8      	blx	r7
 800cc3a:	3001      	adds	r0, #1
 800cc3c:	f43f ae57 	beq.w	800c8ee <_printf_float+0xba>
 800cc40:	f108 0801 	add.w	r8, r8, #1
 800cc44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cc46:	3b01      	subs	r3, #1
 800cc48:	4543      	cmp	r3, r8
 800cc4a:	dcf1      	bgt.n	800cc30 <_printf_float+0x3fc>
 800cc4c:	464b      	mov	r3, r9
 800cc4e:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800cc52:	e6de      	b.n	800ca12 <_printf_float+0x1de>
 800cc54:	f04f 0800 	mov.w	r8, #0
 800cc58:	f104 0a1a 	add.w	sl, r4, #26
 800cc5c:	e7f2      	b.n	800cc44 <_printf_float+0x410>
 800cc5e:	2301      	movs	r3, #1
 800cc60:	e7df      	b.n	800cc22 <_printf_float+0x3ee>
 800cc62:	2301      	movs	r3, #1
 800cc64:	464a      	mov	r2, r9
 800cc66:	4631      	mov	r1, r6
 800cc68:	4628      	mov	r0, r5
 800cc6a:	47b8      	blx	r7
 800cc6c:	3001      	adds	r0, #1
 800cc6e:	f43f ae3e 	beq.w	800c8ee <_printf_float+0xba>
 800cc72:	f108 0801 	add.w	r8, r8, #1
 800cc76:	68e3      	ldr	r3, [r4, #12]
 800cc78:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800cc7a:	1a9b      	subs	r3, r3, r2
 800cc7c:	4543      	cmp	r3, r8
 800cc7e:	dcf0      	bgt.n	800cc62 <_printf_float+0x42e>
 800cc80:	e6fc      	b.n	800ca7c <_printf_float+0x248>
 800cc82:	f04f 0800 	mov.w	r8, #0
 800cc86:	f104 0919 	add.w	r9, r4, #25
 800cc8a:	e7f4      	b.n	800cc76 <_printf_float+0x442>
 800cc8c:	2900      	cmp	r1, #0
 800cc8e:	f43f ae8b 	beq.w	800c9a8 <_printf_float+0x174>
 800cc92:	2300      	movs	r3, #0
 800cc94:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800cc98:	ab09      	add	r3, sp, #36	; 0x24
 800cc9a:	9300      	str	r3, [sp, #0]
 800cc9c:	ec49 8b10 	vmov	d0, r8, r9
 800cca0:	6022      	str	r2, [r4, #0]
 800cca2:	f8cd a004 	str.w	sl, [sp, #4]
 800cca6:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800ccaa:	4628      	mov	r0, r5
 800ccac:	f7ff fd2e 	bl	800c70c <__cvt>
 800ccb0:	4680      	mov	r8, r0
 800ccb2:	e648      	b.n	800c946 <_printf_float+0x112>

0800ccb4 <_printf_common>:
 800ccb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ccb8:	4691      	mov	r9, r2
 800ccba:	461f      	mov	r7, r3
 800ccbc:	688a      	ldr	r2, [r1, #8]
 800ccbe:	690b      	ldr	r3, [r1, #16]
 800ccc0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ccc4:	4293      	cmp	r3, r2
 800ccc6:	bfb8      	it	lt
 800ccc8:	4613      	movlt	r3, r2
 800ccca:	f8c9 3000 	str.w	r3, [r9]
 800ccce:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800ccd2:	4606      	mov	r6, r0
 800ccd4:	460c      	mov	r4, r1
 800ccd6:	b112      	cbz	r2, 800ccde <_printf_common+0x2a>
 800ccd8:	3301      	adds	r3, #1
 800ccda:	f8c9 3000 	str.w	r3, [r9]
 800ccde:	6823      	ldr	r3, [r4, #0]
 800cce0:	0699      	lsls	r1, r3, #26
 800cce2:	bf42      	ittt	mi
 800cce4:	f8d9 3000 	ldrmi.w	r3, [r9]
 800cce8:	3302      	addmi	r3, #2
 800ccea:	f8c9 3000 	strmi.w	r3, [r9]
 800ccee:	6825      	ldr	r5, [r4, #0]
 800ccf0:	f015 0506 	ands.w	r5, r5, #6
 800ccf4:	d107      	bne.n	800cd06 <_printf_common+0x52>
 800ccf6:	f104 0a19 	add.w	sl, r4, #25
 800ccfa:	68e3      	ldr	r3, [r4, #12]
 800ccfc:	f8d9 2000 	ldr.w	r2, [r9]
 800cd00:	1a9b      	subs	r3, r3, r2
 800cd02:	42ab      	cmp	r3, r5
 800cd04:	dc28      	bgt.n	800cd58 <_printf_common+0xa4>
 800cd06:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800cd0a:	6822      	ldr	r2, [r4, #0]
 800cd0c:	3300      	adds	r3, #0
 800cd0e:	bf18      	it	ne
 800cd10:	2301      	movne	r3, #1
 800cd12:	0692      	lsls	r2, r2, #26
 800cd14:	d42d      	bmi.n	800cd72 <_printf_common+0xbe>
 800cd16:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800cd1a:	4639      	mov	r1, r7
 800cd1c:	4630      	mov	r0, r6
 800cd1e:	47c0      	blx	r8
 800cd20:	3001      	adds	r0, #1
 800cd22:	d020      	beq.n	800cd66 <_printf_common+0xb2>
 800cd24:	6823      	ldr	r3, [r4, #0]
 800cd26:	68e5      	ldr	r5, [r4, #12]
 800cd28:	f8d9 2000 	ldr.w	r2, [r9]
 800cd2c:	f003 0306 	and.w	r3, r3, #6
 800cd30:	2b04      	cmp	r3, #4
 800cd32:	bf08      	it	eq
 800cd34:	1aad      	subeq	r5, r5, r2
 800cd36:	68a3      	ldr	r3, [r4, #8]
 800cd38:	6922      	ldr	r2, [r4, #16]
 800cd3a:	bf0c      	ite	eq
 800cd3c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cd40:	2500      	movne	r5, #0
 800cd42:	4293      	cmp	r3, r2
 800cd44:	bfc4      	itt	gt
 800cd46:	1a9b      	subgt	r3, r3, r2
 800cd48:	18ed      	addgt	r5, r5, r3
 800cd4a:	f04f 0900 	mov.w	r9, #0
 800cd4e:	341a      	adds	r4, #26
 800cd50:	454d      	cmp	r5, r9
 800cd52:	d11a      	bne.n	800cd8a <_printf_common+0xd6>
 800cd54:	2000      	movs	r0, #0
 800cd56:	e008      	b.n	800cd6a <_printf_common+0xb6>
 800cd58:	2301      	movs	r3, #1
 800cd5a:	4652      	mov	r2, sl
 800cd5c:	4639      	mov	r1, r7
 800cd5e:	4630      	mov	r0, r6
 800cd60:	47c0      	blx	r8
 800cd62:	3001      	adds	r0, #1
 800cd64:	d103      	bne.n	800cd6e <_printf_common+0xba>
 800cd66:	f04f 30ff 	mov.w	r0, #4294967295
 800cd6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cd6e:	3501      	adds	r5, #1
 800cd70:	e7c3      	b.n	800ccfa <_printf_common+0x46>
 800cd72:	18e1      	adds	r1, r4, r3
 800cd74:	1c5a      	adds	r2, r3, #1
 800cd76:	2030      	movs	r0, #48	; 0x30
 800cd78:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800cd7c:	4422      	add	r2, r4
 800cd7e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800cd82:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800cd86:	3302      	adds	r3, #2
 800cd88:	e7c5      	b.n	800cd16 <_printf_common+0x62>
 800cd8a:	2301      	movs	r3, #1
 800cd8c:	4622      	mov	r2, r4
 800cd8e:	4639      	mov	r1, r7
 800cd90:	4630      	mov	r0, r6
 800cd92:	47c0      	blx	r8
 800cd94:	3001      	adds	r0, #1
 800cd96:	d0e6      	beq.n	800cd66 <_printf_common+0xb2>
 800cd98:	f109 0901 	add.w	r9, r9, #1
 800cd9c:	e7d8      	b.n	800cd50 <_printf_common+0x9c>
	...

0800cda0 <_printf_i>:
 800cda0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cda4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800cda8:	460c      	mov	r4, r1
 800cdaa:	7e09      	ldrb	r1, [r1, #24]
 800cdac:	b085      	sub	sp, #20
 800cdae:	296e      	cmp	r1, #110	; 0x6e
 800cdb0:	4617      	mov	r7, r2
 800cdb2:	4606      	mov	r6, r0
 800cdb4:	4698      	mov	r8, r3
 800cdb6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cdb8:	f000 80b3 	beq.w	800cf22 <_printf_i+0x182>
 800cdbc:	d822      	bhi.n	800ce04 <_printf_i+0x64>
 800cdbe:	2963      	cmp	r1, #99	; 0x63
 800cdc0:	d036      	beq.n	800ce30 <_printf_i+0x90>
 800cdc2:	d80a      	bhi.n	800cdda <_printf_i+0x3a>
 800cdc4:	2900      	cmp	r1, #0
 800cdc6:	f000 80b9 	beq.w	800cf3c <_printf_i+0x19c>
 800cdca:	2958      	cmp	r1, #88	; 0x58
 800cdcc:	f000 8083 	beq.w	800ced6 <_printf_i+0x136>
 800cdd0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800cdd4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800cdd8:	e032      	b.n	800ce40 <_printf_i+0xa0>
 800cdda:	2964      	cmp	r1, #100	; 0x64
 800cddc:	d001      	beq.n	800cde2 <_printf_i+0x42>
 800cdde:	2969      	cmp	r1, #105	; 0x69
 800cde0:	d1f6      	bne.n	800cdd0 <_printf_i+0x30>
 800cde2:	6820      	ldr	r0, [r4, #0]
 800cde4:	6813      	ldr	r3, [r2, #0]
 800cde6:	0605      	lsls	r5, r0, #24
 800cde8:	f103 0104 	add.w	r1, r3, #4
 800cdec:	d52a      	bpl.n	800ce44 <_printf_i+0xa4>
 800cdee:	681b      	ldr	r3, [r3, #0]
 800cdf0:	6011      	str	r1, [r2, #0]
 800cdf2:	2b00      	cmp	r3, #0
 800cdf4:	da03      	bge.n	800cdfe <_printf_i+0x5e>
 800cdf6:	222d      	movs	r2, #45	; 0x2d
 800cdf8:	425b      	negs	r3, r3
 800cdfa:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800cdfe:	486f      	ldr	r0, [pc, #444]	; (800cfbc <_printf_i+0x21c>)
 800ce00:	220a      	movs	r2, #10
 800ce02:	e039      	b.n	800ce78 <_printf_i+0xd8>
 800ce04:	2973      	cmp	r1, #115	; 0x73
 800ce06:	f000 809d 	beq.w	800cf44 <_printf_i+0x1a4>
 800ce0a:	d808      	bhi.n	800ce1e <_printf_i+0x7e>
 800ce0c:	296f      	cmp	r1, #111	; 0x6f
 800ce0e:	d020      	beq.n	800ce52 <_printf_i+0xb2>
 800ce10:	2970      	cmp	r1, #112	; 0x70
 800ce12:	d1dd      	bne.n	800cdd0 <_printf_i+0x30>
 800ce14:	6823      	ldr	r3, [r4, #0]
 800ce16:	f043 0320 	orr.w	r3, r3, #32
 800ce1a:	6023      	str	r3, [r4, #0]
 800ce1c:	e003      	b.n	800ce26 <_printf_i+0x86>
 800ce1e:	2975      	cmp	r1, #117	; 0x75
 800ce20:	d017      	beq.n	800ce52 <_printf_i+0xb2>
 800ce22:	2978      	cmp	r1, #120	; 0x78
 800ce24:	d1d4      	bne.n	800cdd0 <_printf_i+0x30>
 800ce26:	2378      	movs	r3, #120	; 0x78
 800ce28:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800ce2c:	4864      	ldr	r0, [pc, #400]	; (800cfc0 <_printf_i+0x220>)
 800ce2e:	e055      	b.n	800cedc <_printf_i+0x13c>
 800ce30:	6813      	ldr	r3, [r2, #0]
 800ce32:	1d19      	adds	r1, r3, #4
 800ce34:	681b      	ldr	r3, [r3, #0]
 800ce36:	6011      	str	r1, [r2, #0]
 800ce38:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ce3c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ce40:	2301      	movs	r3, #1
 800ce42:	e08c      	b.n	800cf5e <_printf_i+0x1be>
 800ce44:	681b      	ldr	r3, [r3, #0]
 800ce46:	6011      	str	r1, [r2, #0]
 800ce48:	f010 0f40 	tst.w	r0, #64	; 0x40
 800ce4c:	bf18      	it	ne
 800ce4e:	b21b      	sxthne	r3, r3
 800ce50:	e7cf      	b.n	800cdf2 <_printf_i+0x52>
 800ce52:	6813      	ldr	r3, [r2, #0]
 800ce54:	6825      	ldr	r5, [r4, #0]
 800ce56:	1d18      	adds	r0, r3, #4
 800ce58:	6010      	str	r0, [r2, #0]
 800ce5a:	0628      	lsls	r0, r5, #24
 800ce5c:	d501      	bpl.n	800ce62 <_printf_i+0xc2>
 800ce5e:	681b      	ldr	r3, [r3, #0]
 800ce60:	e002      	b.n	800ce68 <_printf_i+0xc8>
 800ce62:	0668      	lsls	r0, r5, #25
 800ce64:	d5fb      	bpl.n	800ce5e <_printf_i+0xbe>
 800ce66:	881b      	ldrh	r3, [r3, #0]
 800ce68:	4854      	ldr	r0, [pc, #336]	; (800cfbc <_printf_i+0x21c>)
 800ce6a:	296f      	cmp	r1, #111	; 0x6f
 800ce6c:	bf14      	ite	ne
 800ce6e:	220a      	movne	r2, #10
 800ce70:	2208      	moveq	r2, #8
 800ce72:	2100      	movs	r1, #0
 800ce74:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ce78:	6865      	ldr	r5, [r4, #4]
 800ce7a:	60a5      	str	r5, [r4, #8]
 800ce7c:	2d00      	cmp	r5, #0
 800ce7e:	f2c0 8095 	blt.w	800cfac <_printf_i+0x20c>
 800ce82:	6821      	ldr	r1, [r4, #0]
 800ce84:	f021 0104 	bic.w	r1, r1, #4
 800ce88:	6021      	str	r1, [r4, #0]
 800ce8a:	2b00      	cmp	r3, #0
 800ce8c:	d13d      	bne.n	800cf0a <_printf_i+0x16a>
 800ce8e:	2d00      	cmp	r5, #0
 800ce90:	f040 808e 	bne.w	800cfb0 <_printf_i+0x210>
 800ce94:	4665      	mov	r5, ip
 800ce96:	2a08      	cmp	r2, #8
 800ce98:	d10b      	bne.n	800ceb2 <_printf_i+0x112>
 800ce9a:	6823      	ldr	r3, [r4, #0]
 800ce9c:	07db      	lsls	r3, r3, #31
 800ce9e:	d508      	bpl.n	800ceb2 <_printf_i+0x112>
 800cea0:	6923      	ldr	r3, [r4, #16]
 800cea2:	6862      	ldr	r2, [r4, #4]
 800cea4:	429a      	cmp	r2, r3
 800cea6:	bfde      	ittt	le
 800cea8:	2330      	movle	r3, #48	; 0x30
 800ceaa:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ceae:	f105 35ff 	addle.w	r5, r5, #4294967295
 800ceb2:	ebac 0305 	sub.w	r3, ip, r5
 800ceb6:	6123      	str	r3, [r4, #16]
 800ceb8:	f8cd 8000 	str.w	r8, [sp]
 800cebc:	463b      	mov	r3, r7
 800cebe:	aa03      	add	r2, sp, #12
 800cec0:	4621      	mov	r1, r4
 800cec2:	4630      	mov	r0, r6
 800cec4:	f7ff fef6 	bl	800ccb4 <_printf_common>
 800cec8:	3001      	adds	r0, #1
 800ceca:	d14d      	bne.n	800cf68 <_printf_i+0x1c8>
 800cecc:	f04f 30ff 	mov.w	r0, #4294967295
 800ced0:	b005      	add	sp, #20
 800ced2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ced6:	4839      	ldr	r0, [pc, #228]	; (800cfbc <_printf_i+0x21c>)
 800ced8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800cedc:	6813      	ldr	r3, [r2, #0]
 800cede:	6821      	ldr	r1, [r4, #0]
 800cee0:	1d1d      	adds	r5, r3, #4
 800cee2:	681b      	ldr	r3, [r3, #0]
 800cee4:	6015      	str	r5, [r2, #0]
 800cee6:	060a      	lsls	r2, r1, #24
 800cee8:	d50b      	bpl.n	800cf02 <_printf_i+0x162>
 800ceea:	07ca      	lsls	r2, r1, #31
 800ceec:	bf44      	itt	mi
 800ceee:	f041 0120 	orrmi.w	r1, r1, #32
 800cef2:	6021      	strmi	r1, [r4, #0]
 800cef4:	b91b      	cbnz	r3, 800cefe <_printf_i+0x15e>
 800cef6:	6822      	ldr	r2, [r4, #0]
 800cef8:	f022 0220 	bic.w	r2, r2, #32
 800cefc:	6022      	str	r2, [r4, #0]
 800cefe:	2210      	movs	r2, #16
 800cf00:	e7b7      	b.n	800ce72 <_printf_i+0xd2>
 800cf02:	064d      	lsls	r5, r1, #25
 800cf04:	bf48      	it	mi
 800cf06:	b29b      	uxthmi	r3, r3
 800cf08:	e7ef      	b.n	800ceea <_printf_i+0x14a>
 800cf0a:	4665      	mov	r5, ip
 800cf0c:	fbb3 f1f2 	udiv	r1, r3, r2
 800cf10:	fb02 3311 	mls	r3, r2, r1, r3
 800cf14:	5cc3      	ldrb	r3, [r0, r3]
 800cf16:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800cf1a:	460b      	mov	r3, r1
 800cf1c:	2900      	cmp	r1, #0
 800cf1e:	d1f5      	bne.n	800cf0c <_printf_i+0x16c>
 800cf20:	e7b9      	b.n	800ce96 <_printf_i+0xf6>
 800cf22:	6813      	ldr	r3, [r2, #0]
 800cf24:	6825      	ldr	r5, [r4, #0]
 800cf26:	6961      	ldr	r1, [r4, #20]
 800cf28:	1d18      	adds	r0, r3, #4
 800cf2a:	6010      	str	r0, [r2, #0]
 800cf2c:	0628      	lsls	r0, r5, #24
 800cf2e:	681b      	ldr	r3, [r3, #0]
 800cf30:	d501      	bpl.n	800cf36 <_printf_i+0x196>
 800cf32:	6019      	str	r1, [r3, #0]
 800cf34:	e002      	b.n	800cf3c <_printf_i+0x19c>
 800cf36:	066a      	lsls	r2, r5, #25
 800cf38:	d5fb      	bpl.n	800cf32 <_printf_i+0x192>
 800cf3a:	8019      	strh	r1, [r3, #0]
 800cf3c:	2300      	movs	r3, #0
 800cf3e:	6123      	str	r3, [r4, #16]
 800cf40:	4665      	mov	r5, ip
 800cf42:	e7b9      	b.n	800ceb8 <_printf_i+0x118>
 800cf44:	6813      	ldr	r3, [r2, #0]
 800cf46:	1d19      	adds	r1, r3, #4
 800cf48:	6011      	str	r1, [r2, #0]
 800cf4a:	681d      	ldr	r5, [r3, #0]
 800cf4c:	6862      	ldr	r2, [r4, #4]
 800cf4e:	2100      	movs	r1, #0
 800cf50:	4628      	mov	r0, r5
 800cf52:	f7f3 f97d 	bl	8000250 <memchr>
 800cf56:	b108      	cbz	r0, 800cf5c <_printf_i+0x1bc>
 800cf58:	1b40      	subs	r0, r0, r5
 800cf5a:	6060      	str	r0, [r4, #4]
 800cf5c:	6863      	ldr	r3, [r4, #4]
 800cf5e:	6123      	str	r3, [r4, #16]
 800cf60:	2300      	movs	r3, #0
 800cf62:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cf66:	e7a7      	b.n	800ceb8 <_printf_i+0x118>
 800cf68:	6923      	ldr	r3, [r4, #16]
 800cf6a:	462a      	mov	r2, r5
 800cf6c:	4639      	mov	r1, r7
 800cf6e:	4630      	mov	r0, r6
 800cf70:	47c0      	blx	r8
 800cf72:	3001      	adds	r0, #1
 800cf74:	d0aa      	beq.n	800cecc <_printf_i+0x12c>
 800cf76:	6823      	ldr	r3, [r4, #0]
 800cf78:	079b      	lsls	r3, r3, #30
 800cf7a:	d413      	bmi.n	800cfa4 <_printf_i+0x204>
 800cf7c:	68e0      	ldr	r0, [r4, #12]
 800cf7e:	9b03      	ldr	r3, [sp, #12]
 800cf80:	4298      	cmp	r0, r3
 800cf82:	bfb8      	it	lt
 800cf84:	4618      	movlt	r0, r3
 800cf86:	e7a3      	b.n	800ced0 <_printf_i+0x130>
 800cf88:	2301      	movs	r3, #1
 800cf8a:	464a      	mov	r2, r9
 800cf8c:	4639      	mov	r1, r7
 800cf8e:	4630      	mov	r0, r6
 800cf90:	47c0      	blx	r8
 800cf92:	3001      	adds	r0, #1
 800cf94:	d09a      	beq.n	800cecc <_printf_i+0x12c>
 800cf96:	3501      	adds	r5, #1
 800cf98:	68e3      	ldr	r3, [r4, #12]
 800cf9a:	9a03      	ldr	r2, [sp, #12]
 800cf9c:	1a9b      	subs	r3, r3, r2
 800cf9e:	42ab      	cmp	r3, r5
 800cfa0:	dcf2      	bgt.n	800cf88 <_printf_i+0x1e8>
 800cfa2:	e7eb      	b.n	800cf7c <_printf_i+0x1dc>
 800cfa4:	2500      	movs	r5, #0
 800cfa6:	f104 0919 	add.w	r9, r4, #25
 800cfaa:	e7f5      	b.n	800cf98 <_printf_i+0x1f8>
 800cfac:	2b00      	cmp	r3, #0
 800cfae:	d1ac      	bne.n	800cf0a <_printf_i+0x16a>
 800cfb0:	7803      	ldrb	r3, [r0, #0]
 800cfb2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800cfb6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800cfba:	e76c      	b.n	800ce96 <_printf_i+0xf6>
 800cfbc:	0801157a 	.word	0x0801157a
 800cfc0:	0801158b 	.word	0x0801158b

0800cfc4 <_scanf_float>:
 800cfc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cfc8:	469a      	mov	sl, r3
 800cfca:	688b      	ldr	r3, [r1, #8]
 800cfcc:	4616      	mov	r6, r2
 800cfce:	1e5a      	subs	r2, r3, #1
 800cfd0:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800cfd4:	b087      	sub	sp, #28
 800cfd6:	bf83      	ittte	hi
 800cfd8:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 800cfdc:	189b      	addhi	r3, r3, r2
 800cfde:	9301      	strhi	r3, [sp, #4]
 800cfe0:	2300      	movls	r3, #0
 800cfe2:	bf86      	itte	hi
 800cfe4:	f240 135d 	movwhi	r3, #349	; 0x15d
 800cfe8:	608b      	strhi	r3, [r1, #8]
 800cfea:	9301      	strls	r3, [sp, #4]
 800cfec:	680b      	ldr	r3, [r1, #0]
 800cfee:	4688      	mov	r8, r1
 800cff0:	f04f 0b00 	mov.w	fp, #0
 800cff4:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800cff8:	f848 3b1c 	str.w	r3, [r8], #28
 800cffc:	e9cd bb03 	strd	fp, fp, [sp, #12]
 800d000:	4607      	mov	r7, r0
 800d002:	460c      	mov	r4, r1
 800d004:	4645      	mov	r5, r8
 800d006:	465a      	mov	r2, fp
 800d008:	46d9      	mov	r9, fp
 800d00a:	f8cd b008 	str.w	fp, [sp, #8]
 800d00e:	68a1      	ldr	r1, [r4, #8]
 800d010:	b181      	cbz	r1, 800d034 <_scanf_float+0x70>
 800d012:	6833      	ldr	r3, [r6, #0]
 800d014:	781b      	ldrb	r3, [r3, #0]
 800d016:	2b49      	cmp	r3, #73	; 0x49
 800d018:	d071      	beq.n	800d0fe <_scanf_float+0x13a>
 800d01a:	d84d      	bhi.n	800d0b8 <_scanf_float+0xf4>
 800d01c:	2b39      	cmp	r3, #57	; 0x39
 800d01e:	d840      	bhi.n	800d0a2 <_scanf_float+0xde>
 800d020:	2b31      	cmp	r3, #49	; 0x31
 800d022:	f080 8088 	bcs.w	800d136 <_scanf_float+0x172>
 800d026:	2b2d      	cmp	r3, #45	; 0x2d
 800d028:	f000 8090 	beq.w	800d14c <_scanf_float+0x188>
 800d02c:	d815      	bhi.n	800d05a <_scanf_float+0x96>
 800d02e:	2b2b      	cmp	r3, #43	; 0x2b
 800d030:	f000 808c 	beq.w	800d14c <_scanf_float+0x188>
 800d034:	f1b9 0f00 	cmp.w	r9, #0
 800d038:	d003      	beq.n	800d042 <_scanf_float+0x7e>
 800d03a:	6823      	ldr	r3, [r4, #0]
 800d03c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d040:	6023      	str	r3, [r4, #0]
 800d042:	3a01      	subs	r2, #1
 800d044:	2a01      	cmp	r2, #1
 800d046:	f200 80ea 	bhi.w	800d21e <_scanf_float+0x25a>
 800d04a:	4545      	cmp	r5, r8
 800d04c:	f200 80dc 	bhi.w	800d208 <_scanf_float+0x244>
 800d050:	2601      	movs	r6, #1
 800d052:	4630      	mov	r0, r6
 800d054:	b007      	add	sp, #28
 800d056:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d05a:	2b2e      	cmp	r3, #46	; 0x2e
 800d05c:	f000 809f 	beq.w	800d19e <_scanf_float+0x1da>
 800d060:	2b30      	cmp	r3, #48	; 0x30
 800d062:	d1e7      	bne.n	800d034 <_scanf_float+0x70>
 800d064:	6820      	ldr	r0, [r4, #0]
 800d066:	f410 7f80 	tst.w	r0, #256	; 0x100
 800d06a:	d064      	beq.n	800d136 <_scanf_float+0x172>
 800d06c:	9b01      	ldr	r3, [sp, #4]
 800d06e:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 800d072:	6020      	str	r0, [r4, #0]
 800d074:	f109 0901 	add.w	r9, r9, #1
 800d078:	b11b      	cbz	r3, 800d082 <_scanf_float+0xbe>
 800d07a:	3b01      	subs	r3, #1
 800d07c:	3101      	adds	r1, #1
 800d07e:	9301      	str	r3, [sp, #4]
 800d080:	60a1      	str	r1, [r4, #8]
 800d082:	68a3      	ldr	r3, [r4, #8]
 800d084:	3b01      	subs	r3, #1
 800d086:	60a3      	str	r3, [r4, #8]
 800d088:	6923      	ldr	r3, [r4, #16]
 800d08a:	3301      	adds	r3, #1
 800d08c:	6123      	str	r3, [r4, #16]
 800d08e:	6873      	ldr	r3, [r6, #4]
 800d090:	3b01      	subs	r3, #1
 800d092:	2b00      	cmp	r3, #0
 800d094:	6073      	str	r3, [r6, #4]
 800d096:	f340 80ac 	ble.w	800d1f2 <_scanf_float+0x22e>
 800d09a:	6833      	ldr	r3, [r6, #0]
 800d09c:	3301      	adds	r3, #1
 800d09e:	6033      	str	r3, [r6, #0]
 800d0a0:	e7b5      	b.n	800d00e <_scanf_float+0x4a>
 800d0a2:	2b45      	cmp	r3, #69	; 0x45
 800d0a4:	f000 8085 	beq.w	800d1b2 <_scanf_float+0x1ee>
 800d0a8:	2b46      	cmp	r3, #70	; 0x46
 800d0aa:	d06a      	beq.n	800d182 <_scanf_float+0x1be>
 800d0ac:	2b41      	cmp	r3, #65	; 0x41
 800d0ae:	d1c1      	bne.n	800d034 <_scanf_float+0x70>
 800d0b0:	2a01      	cmp	r2, #1
 800d0b2:	d1bf      	bne.n	800d034 <_scanf_float+0x70>
 800d0b4:	2202      	movs	r2, #2
 800d0b6:	e046      	b.n	800d146 <_scanf_float+0x182>
 800d0b8:	2b65      	cmp	r3, #101	; 0x65
 800d0ba:	d07a      	beq.n	800d1b2 <_scanf_float+0x1ee>
 800d0bc:	d818      	bhi.n	800d0f0 <_scanf_float+0x12c>
 800d0be:	2b54      	cmp	r3, #84	; 0x54
 800d0c0:	d066      	beq.n	800d190 <_scanf_float+0x1cc>
 800d0c2:	d811      	bhi.n	800d0e8 <_scanf_float+0x124>
 800d0c4:	2b4e      	cmp	r3, #78	; 0x4e
 800d0c6:	d1b5      	bne.n	800d034 <_scanf_float+0x70>
 800d0c8:	2a00      	cmp	r2, #0
 800d0ca:	d146      	bne.n	800d15a <_scanf_float+0x196>
 800d0cc:	f1b9 0f00 	cmp.w	r9, #0
 800d0d0:	d145      	bne.n	800d15e <_scanf_float+0x19a>
 800d0d2:	6821      	ldr	r1, [r4, #0]
 800d0d4:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 800d0d8:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 800d0dc:	d13f      	bne.n	800d15e <_scanf_float+0x19a>
 800d0de:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800d0e2:	6021      	str	r1, [r4, #0]
 800d0e4:	2201      	movs	r2, #1
 800d0e6:	e02e      	b.n	800d146 <_scanf_float+0x182>
 800d0e8:	2b59      	cmp	r3, #89	; 0x59
 800d0ea:	d01e      	beq.n	800d12a <_scanf_float+0x166>
 800d0ec:	2b61      	cmp	r3, #97	; 0x61
 800d0ee:	e7de      	b.n	800d0ae <_scanf_float+0xea>
 800d0f0:	2b6e      	cmp	r3, #110	; 0x6e
 800d0f2:	d0e9      	beq.n	800d0c8 <_scanf_float+0x104>
 800d0f4:	d815      	bhi.n	800d122 <_scanf_float+0x15e>
 800d0f6:	2b66      	cmp	r3, #102	; 0x66
 800d0f8:	d043      	beq.n	800d182 <_scanf_float+0x1be>
 800d0fa:	2b69      	cmp	r3, #105	; 0x69
 800d0fc:	d19a      	bne.n	800d034 <_scanf_float+0x70>
 800d0fe:	f1bb 0f00 	cmp.w	fp, #0
 800d102:	d138      	bne.n	800d176 <_scanf_float+0x1b2>
 800d104:	f1b9 0f00 	cmp.w	r9, #0
 800d108:	d197      	bne.n	800d03a <_scanf_float+0x76>
 800d10a:	6821      	ldr	r1, [r4, #0]
 800d10c:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 800d110:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 800d114:	d195      	bne.n	800d042 <_scanf_float+0x7e>
 800d116:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800d11a:	6021      	str	r1, [r4, #0]
 800d11c:	f04f 0b01 	mov.w	fp, #1
 800d120:	e011      	b.n	800d146 <_scanf_float+0x182>
 800d122:	2b74      	cmp	r3, #116	; 0x74
 800d124:	d034      	beq.n	800d190 <_scanf_float+0x1cc>
 800d126:	2b79      	cmp	r3, #121	; 0x79
 800d128:	d184      	bne.n	800d034 <_scanf_float+0x70>
 800d12a:	f1bb 0f07 	cmp.w	fp, #7
 800d12e:	d181      	bne.n	800d034 <_scanf_float+0x70>
 800d130:	f04f 0b08 	mov.w	fp, #8
 800d134:	e007      	b.n	800d146 <_scanf_float+0x182>
 800d136:	eb12 0f0b 	cmn.w	r2, fp
 800d13a:	f47f af7b 	bne.w	800d034 <_scanf_float+0x70>
 800d13e:	6821      	ldr	r1, [r4, #0]
 800d140:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 800d144:	6021      	str	r1, [r4, #0]
 800d146:	702b      	strb	r3, [r5, #0]
 800d148:	3501      	adds	r5, #1
 800d14a:	e79a      	b.n	800d082 <_scanf_float+0xbe>
 800d14c:	6821      	ldr	r1, [r4, #0]
 800d14e:	0608      	lsls	r0, r1, #24
 800d150:	f57f af70 	bpl.w	800d034 <_scanf_float+0x70>
 800d154:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800d158:	e7f4      	b.n	800d144 <_scanf_float+0x180>
 800d15a:	2a02      	cmp	r2, #2
 800d15c:	d047      	beq.n	800d1ee <_scanf_float+0x22a>
 800d15e:	f1bb 0f01 	cmp.w	fp, #1
 800d162:	d003      	beq.n	800d16c <_scanf_float+0x1a8>
 800d164:	f1bb 0f04 	cmp.w	fp, #4
 800d168:	f47f af64 	bne.w	800d034 <_scanf_float+0x70>
 800d16c:	f10b 0b01 	add.w	fp, fp, #1
 800d170:	fa5f fb8b 	uxtb.w	fp, fp
 800d174:	e7e7      	b.n	800d146 <_scanf_float+0x182>
 800d176:	f1bb 0f03 	cmp.w	fp, #3
 800d17a:	d0f7      	beq.n	800d16c <_scanf_float+0x1a8>
 800d17c:	f1bb 0f05 	cmp.w	fp, #5
 800d180:	e7f2      	b.n	800d168 <_scanf_float+0x1a4>
 800d182:	f1bb 0f02 	cmp.w	fp, #2
 800d186:	f47f af55 	bne.w	800d034 <_scanf_float+0x70>
 800d18a:	f04f 0b03 	mov.w	fp, #3
 800d18e:	e7da      	b.n	800d146 <_scanf_float+0x182>
 800d190:	f1bb 0f06 	cmp.w	fp, #6
 800d194:	f47f af4e 	bne.w	800d034 <_scanf_float+0x70>
 800d198:	f04f 0b07 	mov.w	fp, #7
 800d19c:	e7d3      	b.n	800d146 <_scanf_float+0x182>
 800d19e:	6821      	ldr	r1, [r4, #0]
 800d1a0:	0588      	lsls	r0, r1, #22
 800d1a2:	f57f af47 	bpl.w	800d034 <_scanf_float+0x70>
 800d1a6:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 800d1aa:	6021      	str	r1, [r4, #0]
 800d1ac:	f8cd 9008 	str.w	r9, [sp, #8]
 800d1b0:	e7c9      	b.n	800d146 <_scanf_float+0x182>
 800d1b2:	6821      	ldr	r1, [r4, #0]
 800d1b4:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 800d1b8:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 800d1bc:	d006      	beq.n	800d1cc <_scanf_float+0x208>
 800d1be:	0548      	lsls	r0, r1, #21
 800d1c0:	f57f af38 	bpl.w	800d034 <_scanf_float+0x70>
 800d1c4:	f1b9 0f00 	cmp.w	r9, #0
 800d1c8:	f43f af3b 	beq.w	800d042 <_scanf_float+0x7e>
 800d1cc:	0588      	lsls	r0, r1, #22
 800d1ce:	bf58      	it	pl
 800d1d0:	9802      	ldrpl	r0, [sp, #8]
 800d1d2:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800d1d6:	bf58      	it	pl
 800d1d8:	eba9 0000 	subpl.w	r0, r9, r0
 800d1dc:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 800d1e0:	bf58      	it	pl
 800d1e2:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 800d1e6:	6021      	str	r1, [r4, #0]
 800d1e8:	f04f 0900 	mov.w	r9, #0
 800d1ec:	e7ab      	b.n	800d146 <_scanf_float+0x182>
 800d1ee:	2203      	movs	r2, #3
 800d1f0:	e7a9      	b.n	800d146 <_scanf_float+0x182>
 800d1f2:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800d1f6:	9205      	str	r2, [sp, #20]
 800d1f8:	4631      	mov	r1, r6
 800d1fa:	4638      	mov	r0, r7
 800d1fc:	4798      	blx	r3
 800d1fe:	9a05      	ldr	r2, [sp, #20]
 800d200:	2800      	cmp	r0, #0
 800d202:	f43f af04 	beq.w	800d00e <_scanf_float+0x4a>
 800d206:	e715      	b.n	800d034 <_scanf_float+0x70>
 800d208:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d20c:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800d210:	4632      	mov	r2, r6
 800d212:	4638      	mov	r0, r7
 800d214:	4798      	blx	r3
 800d216:	6923      	ldr	r3, [r4, #16]
 800d218:	3b01      	subs	r3, #1
 800d21a:	6123      	str	r3, [r4, #16]
 800d21c:	e715      	b.n	800d04a <_scanf_float+0x86>
 800d21e:	f10b 33ff 	add.w	r3, fp, #4294967295
 800d222:	2b06      	cmp	r3, #6
 800d224:	d80a      	bhi.n	800d23c <_scanf_float+0x278>
 800d226:	f1bb 0f02 	cmp.w	fp, #2
 800d22a:	d968      	bls.n	800d2fe <_scanf_float+0x33a>
 800d22c:	f1ab 0b03 	sub.w	fp, fp, #3
 800d230:	fa5f fb8b 	uxtb.w	fp, fp
 800d234:	eba5 0b0b 	sub.w	fp, r5, fp
 800d238:	455d      	cmp	r5, fp
 800d23a:	d14b      	bne.n	800d2d4 <_scanf_float+0x310>
 800d23c:	6823      	ldr	r3, [r4, #0]
 800d23e:	05da      	lsls	r2, r3, #23
 800d240:	d51f      	bpl.n	800d282 <_scanf_float+0x2be>
 800d242:	055b      	lsls	r3, r3, #21
 800d244:	d468      	bmi.n	800d318 <_scanf_float+0x354>
 800d246:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800d24a:	6923      	ldr	r3, [r4, #16]
 800d24c:	2965      	cmp	r1, #101	; 0x65
 800d24e:	f103 33ff 	add.w	r3, r3, #4294967295
 800d252:	f105 3bff 	add.w	fp, r5, #4294967295
 800d256:	6123      	str	r3, [r4, #16]
 800d258:	d00d      	beq.n	800d276 <_scanf_float+0x2b2>
 800d25a:	2945      	cmp	r1, #69	; 0x45
 800d25c:	d00b      	beq.n	800d276 <_scanf_float+0x2b2>
 800d25e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d262:	4632      	mov	r2, r6
 800d264:	4638      	mov	r0, r7
 800d266:	4798      	blx	r3
 800d268:	6923      	ldr	r3, [r4, #16]
 800d26a:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 800d26e:	3b01      	subs	r3, #1
 800d270:	f1a5 0b02 	sub.w	fp, r5, #2
 800d274:	6123      	str	r3, [r4, #16]
 800d276:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d27a:	4632      	mov	r2, r6
 800d27c:	4638      	mov	r0, r7
 800d27e:	4798      	blx	r3
 800d280:	465d      	mov	r5, fp
 800d282:	6826      	ldr	r6, [r4, #0]
 800d284:	f016 0610 	ands.w	r6, r6, #16
 800d288:	d17a      	bne.n	800d380 <_scanf_float+0x3bc>
 800d28a:	702e      	strb	r6, [r5, #0]
 800d28c:	6823      	ldr	r3, [r4, #0]
 800d28e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800d292:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d296:	d142      	bne.n	800d31e <_scanf_float+0x35a>
 800d298:	9b02      	ldr	r3, [sp, #8]
 800d29a:	eba9 0303 	sub.w	r3, r9, r3
 800d29e:	425a      	negs	r2, r3
 800d2a0:	2b00      	cmp	r3, #0
 800d2a2:	d149      	bne.n	800d338 <_scanf_float+0x374>
 800d2a4:	2200      	movs	r2, #0
 800d2a6:	4641      	mov	r1, r8
 800d2a8:	4638      	mov	r0, r7
 800d2aa:	f000 fef9 	bl	800e0a0 <_strtod_r>
 800d2ae:	6825      	ldr	r5, [r4, #0]
 800d2b0:	f8da 3000 	ldr.w	r3, [sl]
 800d2b4:	f015 0f02 	tst.w	r5, #2
 800d2b8:	f103 0204 	add.w	r2, r3, #4
 800d2bc:	ec59 8b10 	vmov	r8, r9, d0
 800d2c0:	f8ca 2000 	str.w	r2, [sl]
 800d2c4:	d043      	beq.n	800d34e <_scanf_float+0x38a>
 800d2c6:	681b      	ldr	r3, [r3, #0]
 800d2c8:	e9c3 8900 	strd	r8, r9, [r3]
 800d2cc:	68e3      	ldr	r3, [r4, #12]
 800d2ce:	3301      	adds	r3, #1
 800d2d0:	60e3      	str	r3, [r4, #12]
 800d2d2:	e6be      	b.n	800d052 <_scanf_float+0x8e>
 800d2d4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d2d8:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800d2dc:	4632      	mov	r2, r6
 800d2de:	4638      	mov	r0, r7
 800d2e0:	4798      	blx	r3
 800d2e2:	6923      	ldr	r3, [r4, #16]
 800d2e4:	3b01      	subs	r3, #1
 800d2e6:	6123      	str	r3, [r4, #16]
 800d2e8:	e7a6      	b.n	800d238 <_scanf_float+0x274>
 800d2ea:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d2ee:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800d2f2:	4632      	mov	r2, r6
 800d2f4:	4638      	mov	r0, r7
 800d2f6:	4798      	blx	r3
 800d2f8:	6923      	ldr	r3, [r4, #16]
 800d2fa:	3b01      	subs	r3, #1
 800d2fc:	6123      	str	r3, [r4, #16]
 800d2fe:	4545      	cmp	r5, r8
 800d300:	d8f3      	bhi.n	800d2ea <_scanf_float+0x326>
 800d302:	e6a5      	b.n	800d050 <_scanf_float+0x8c>
 800d304:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d308:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800d30c:	4632      	mov	r2, r6
 800d30e:	4638      	mov	r0, r7
 800d310:	4798      	blx	r3
 800d312:	6923      	ldr	r3, [r4, #16]
 800d314:	3b01      	subs	r3, #1
 800d316:	6123      	str	r3, [r4, #16]
 800d318:	4545      	cmp	r5, r8
 800d31a:	d8f3      	bhi.n	800d304 <_scanf_float+0x340>
 800d31c:	e698      	b.n	800d050 <_scanf_float+0x8c>
 800d31e:	9b03      	ldr	r3, [sp, #12]
 800d320:	2b00      	cmp	r3, #0
 800d322:	d0bf      	beq.n	800d2a4 <_scanf_float+0x2e0>
 800d324:	9904      	ldr	r1, [sp, #16]
 800d326:	230a      	movs	r3, #10
 800d328:	4632      	mov	r2, r6
 800d32a:	3101      	adds	r1, #1
 800d32c:	4638      	mov	r0, r7
 800d32e:	f000 ff57 	bl	800e1e0 <_strtol_r>
 800d332:	9b03      	ldr	r3, [sp, #12]
 800d334:	9d04      	ldr	r5, [sp, #16]
 800d336:	1ac2      	subs	r2, r0, r3
 800d338:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800d33c:	429d      	cmp	r5, r3
 800d33e:	bf28      	it	cs
 800d340:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 800d344:	490f      	ldr	r1, [pc, #60]	; (800d384 <_scanf_float+0x3c0>)
 800d346:	4628      	mov	r0, r5
 800d348:	f000 f83c 	bl	800d3c4 <siprintf>
 800d34c:	e7aa      	b.n	800d2a4 <_scanf_float+0x2e0>
 800d34e:	f015 0504 	ands.w	r5, r5, #4
 800d352:	d1b8      	bne.n	800d2c6 <_scanf_float+0x302>
 800d354:	681f      	ldr	r7, [r3, #0]
 800d356:	ee10 2a10 	vmov	r2, s0
 800d35a:	464b      	mov	r3, r9
 800d35c:	ee10 0a10 	vmov	r0, s0
 800d360:	4649      	mov	r1, r9
 800d362:	f7f3 fc1b 	bl	8000b9c <__aeabi_dcmpun>
 800d366:	b128      	cbz	r0, 800d374 <_scanf_float+0x3b0>
 800d368:	4628      	mov	r0, r5
 800d36a:	f000 f825 	bl	800d3b8 <nanf>
 800d36e:	ed87 0a00 	vstr	s0, [r7]
 800d372:	e7ab      	b.n	800d2cc <_scanf_float+0x308>
 800d374:	4640      	mov	r0, r8
 800d376:	4649      	mov	r1, r9
 800d378:	f7f3 fc6e 	bl	8000c58 <__aeabi_d2f>
 800d37c:	6038      	str	r0, [r7, #0]
 800d37e:	e7a5      	b.n	800d2cc <_scanf_float+0x308>
 800d380:	2600      	movs	r6, #0
 800d382:	e666      	b.n	800d052 <_scanf_float+0x8e>
 800d384:	0801159c 	.word	0x0801159c

0800d388 <realloc>:
 800d388:	4b02      	ldr	r3, [pc, #8]	; (800d394 <realloc+0xc>)
 800d38a:	460a      	mov	r2, r1
 800d38c:	4601      	mov	r1, r0
 800d38e:	6818      	ldr	r0, [r3, #0]
 800d390:	f002 bce7 	b.w	800fd62 <_realloc_r>
 800d394:	20000018 	.word	0x20000018

0800d398 <_sbrk_r>:
 800d398:	b538      	push	{r3, r4, r5, lr}
 800d39a:	4c06      	ldr	r4, [pc, #24]	; (800d3b4 <_sbrk_r+0x1c>)
 800d39c:	2300      	movs	r3, #0
 800d39e:	4605      	mov	r5, r0
 800d3a0:	4608      	mov	r0, r1
 800d3a2:	6023      	str	r3, [r4, #0]
 800d3a4:	f7f6 fcde 	bl	8003d64 <_sbrk>
 800d3a8:	1c43      	adds	r3, r0, #1
 800d3aa:	d102      	bne.n	800d3b2 <_sbrk_r+0x1a>
 800d3ac:	6823      	ldr	r3, [r4, #0]
 800d3ae:	b103      	cbz	r3, 800d3b2 <_sbrk_r+0x1a>
 800d3b0:	602b      	str	r3, [r5, #0]
 800d3b2:	bd38      	pop	{r3, r4, r5, pc}
 800d3b4:	200007c4 	.word	0x200007c4

0800d3b8 <nanf>:
 800d3b8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800d3c0 <nanf+0x8>
 800d3bc:	4770      	bx	lr
 800d3be:	bf00      	nop
 800d3c0:	7fc00000 	.word	0x7fc00000

0800d3c4 <siprintf>:
 800d3c4:	b40e      	push	{r1, r2, r3}
 800d3c6:	b500      	push	{lr}
 800d3c8:	b09c      	sub	sp, #112	; 0x70
 800d3ca:	ab1d      	add	r3, sp, #116	; 0x74
 800d3cc:	9002      	str	r0, [sp, #8]
 800d3ce:	9006      	str	r0, [sp, #24]
 800d3d0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800d3d4:	4809      	ldr	r0, [pc, #36]	; (800d3fc <siprintf+0x38>)
 800d3d6:	9107      	str	r1, [sp, #28]
 800d3d8:	9104      	str	r1, [sp, #16]
 800d3da:	4909      	ldr	r1, [pc, #36]	; (800d400 <siprintf+0x3c>)
 800d3dc:	f853 2b04 	ldr.w	r2, [r3], #4
 800d3e0:	9105      	str	r1, [sp, #20]
 800d3e2:	6800      	ldr	r0, [r0, #0]
 800d3e4:	9301      	str	r3, [sp, #4]
 800d3e6:	a902      	add	r1, sp, #8
 800d3e8:	f002 fd3c 	bl	800fe64 <_svfiprintf_r>
 800d3ec:	9b02      	ldr	r3, [sp, #8]
 800d3ee:	2200      	movs	r2, #0
 800d3f0:	701a      	strb	r2, [r3, #0]
 800d3f2:	b01c      	add	sp, #112	; 0x70
 800d3f4:	f85d eb04 	ldr.w	lr, [sp], #4
 800d3f8:	b003      	add	sp, #12
 800d3fa:	4770      	bx	lr
 800d3fc:	20000018 	.word	0x20000018
 800d400:	ffff0208 	.word	0xffff0208

0800d404 <siscanf>:
 800d404:	b40e      	push	{r1, r2, r3}
 800d406:	b530      	push	{r4, r5, lr}
 800d408:	b09c      	sub	sp, #112	; 0x70
 800d40a:	ac1f      	add	r4, sp, #124	; 0x7c
 800d40c:	f44f 7201 	mov.w	r2, #516	; 0x204
 800d410:	f854 5b04 	ldr.w	r5, [r4], #4
 800d414:	f8ad 2014 	strh.w	r2, [sp, #20]
 800d418:	9002      	str	r0, [sp, #8]
 800d41a:	9006      	str	r0, [sp, #24]
 800d41c:	f7f2 ff0a 	bl	8000234 <strlen>
 800d420:	4b0b      	ldr	r3, [pc, #44]	; (800d450 <siscanf+0x4c>)
 800d422:	9003      	str	r0, [sp, #12]
 800d424:	9007      	str	r0, [sp, #28]
 800d426:	930b      	str	r3, [sp, #44]	; 0x2c
 800d428:	480a      	ldr	r0, [pc, #40]	; (800d454 <siscanf+0x50>)
 800d42a:	9401      	str	r4, [sp, #4]
 800d42c:	2300      	movs	r3, #0
 800d42e:	930f      	str	r3, [sp, #60]	; 0x3c
 800d430:	9314      	str	r3, [sp, #80]	; 0x50
 800d432:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800d436:	f8ad 3016 	strh.w	r3, [sp, #22]
 800d43a:	462a      	mov	r2, r5
 800d43c:	4623      	mov	r3, r4
 800d43e:	a902      	add	r1, sp, #8
 800d440:	6800      	ldr	r0, [r0, #0]
 800d442:	f002 fe61 	bl	8010108 <__ssvfiscanf_r>
 800d446:	b01c      	add	sp, #112	; 0x70
 800d448:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d44c:	b003      	add	sp, #12
 800d44e:	4770      	bx	lr
 800d450:	0800d459 	.word	0x0800d459
 800d454:	20000018 	.word	0x20000018

0800d458 <__seofread>:
 800d458:	2000      	movs	r0, #0
 800d45a:	4770      	bx	lr

0800d45c <strncmp>:
 800d45c:	b510      	push	{r4, lr}
 800d45e:	b16a      	cbz	r2, 800d47c <strncmp+0x20>
 800d460:	3901      	subs	r1, #1
 800d462:	1884      	adds	r4, r0, r2
 800d464:	f810 3b01 	ldrb.w	r3, [r0], #1
 800d468:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800d46c:	4293      	cmp	r3, r2
 800d46e:	d103      	bne.n	800d478 <strncmp+0x1c>
 800d470:	42a0      	cmp	r0, r4
 800d472:	d001      	beq.n	800d478 <strncmp+0x1c>
 800d474:	2b00      	cmp	r3, #0
 800d476:	d1f5      	bne.n	800d464 <strncmp+0x8>
 800d478:	1a98      	subs	r0, r3, r2
 800d47a:	bd10      	pop	{r4, pc}
 800d47c:	4610      	mov	r0, r2
 800d47e:	e7fc      	b.n	800d47a <strncmp+0x1e>

0800d480 <sulp>:
 800d480:	b570      	push	{r4, r5, r6, lr}
 800d482:	4604      	mov	r4, r0
 800d484:	460d      	mov	r5, r1
 800d486:	ec45 4b10 	vmov	d0, r4, r5
 800d48a:	4616      	mov	r6, r2
 800d48c:	f002 fb28 	bl	800fae0 <__ulp>
 800d490:	ec51 0b10 	vmov	r0, r1, d0
 800d494:	b17e      	cbz	r6, 800d4b6 <sulp+0x36>
 800d496:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800d49a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800d49e:	2b00      	cmp	r3, #0
 800d4a0:	dd09      	ble.n	800d4b6 <sulp+0x36>
 800d4a2:	051b      	lsls	r3, r3, #20
 800d4a4:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800d4a8:	2400      	movs	r4, #0
 800d4aa:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800d4ae:	4622      	mov	r2, r4
 800d4b0:	462b      	mov	r3, r5
 800d4b2:	f7f3 f8d9 	bl	8000668 <__aeabi_dmul>
 800d4b6:	bd70      	pop	{r4, r5, r6, pc}

0800d4b8 <_strtod_l>:
 800d4b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4bc:	461f      	mov	r7, r3
 800d4be:	b0a1      	sub	sp, #132	; 0x84
 800d4c0:	2300      	movs	r3, #0
 800d4c2:	4681      	mov	r9, r0
 800d4c4:	4638      	mov	r0, r7
 800d4c6:	460e      	mov	r6, r1
 800d4c8:	9217      	str	r2, [sp, #92]	; 0x5c
 800d4ca:	931c      	str	r3, [sp, #112]	; 0x70
 800d4cc:	f002 f82a 	bl	800f524 <__localeconv_l>
 800d4d0:	4680      	mov	r8, r0
 800d4d2:	6800      	ldr	r0, [r0, #0]
 800d4d4:	f7f2 feae 	bl	8000234 <strlen>
 800d4d8:	f04f 0a00 	mov.w	sl, #0
 800d4dc:	4604      	mov	r4, r0
 800d4de:	f04f 0b00 	mov.w	fp, #0
 800d4e2:	961b      	str	r6, [sp, #108]	; 0x6c
 800d4e4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d4e6:	781a      	ldrb	r2, [r3, #0]
 800d4e8:	2a0d      	cmp	r2, #13
 800d4ea:	d832      	bhi.n	800d552 <_strtod_l+0x9a>
 800d4ec:	2a09      	cmp	r2, #9
 800d4ee:	d236      	bcs.n	800d55e <_strtod_l+0xa6>
 800d4f0:	2a00      	cmp	r2, #0
 800d4f2:	d03e      	beq.n	800d572 <_strtod_l+0xba>
 800d4f4:	2300      	movs	r3, #0
 800d4f6:	930d      	str	r3, [sp, #52]	; 0x34
 800d4f8:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800d4fa:	782b      	ldrb	r3, [r5, #0]
 800d4fc:	2b30      	cmp	r3, #48	; 0x30
 800d4fe:	f040 80ac 	bne.w	800d65a <_strtod_l+0x1a2>
 800d502:	786b      	ldrb	r3, [r5, #1]
 800d504:	2b58      	cmp	r3, #88	; 0x58
 800d506:	d001      	beq.n	800d50c <_strtod_l+0x54>
 800d508:	2b78      	cmp	r3, #120	; 0x78
 800d50a:	d167      	bne.n	800d5dc <_strtod_l+0x124>
 800d50c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d50e:	9301      	str	r3, [sp, #4]
 800d510:	ab1c      	add	r3, sp, #112	; 0x70
 800d512:	9300      	str	r3, [sp, #0]
 800d514:	9702      	str	r7, [sp, #8]
 800d516:	ab1d      	add	r3, sp, #116	; 0x74
 800d518:	4a88      	ldr	r2, [pc, #544]	; (800d73c <_strtod_l+0x284>)
 800d51a:	a91b      	add	r1, sp, #108	; 0x6c
 800d51c:	4648      	mov	r0, r9
 800d51e:	f001 fd2a 	bl	800ef76 <__gethex>
 800d522:	f010 0407 	ands.w	r4, r0, #7
 800d526:	4606      	mov	r6, r0
 800d528:	d005      	beq.n	800d536 <_strtod_l+0x7e>
 800d52a:	2c06      	cmp	r4, #6
 800d52c:	d12b      	bne.n	800d586 <_strtod_l+0xce>
 800d52e:	3501      	adds	r5, #1
 800d530:	2300      	movs	r3, #0
 800d532:	951b      	str	r5, [sp, #108]	; 0x6c
 800d534:	930d      	str	r3, [sp, #52]	; 0x34
 800d536:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d538:	2b00      	cmp	r3, #0
 800d53a:	f040 859a 	bne.w	800e072 <_strtod_l+0xbba>
 800d53e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d540:	b1e3      	cbz	r3, 800d57c <_strtod_l+0xc4>
 800d542:	4652      	mov	r2, sl
 800d544:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800d548:	ec43 2b10 	vmov	d0, r2, r3
 800d54c:	b021      	add	sp, #132	; 0x84
 800d54e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d552:	2a2b      	cmp	r2, #43	; 0x2b
 800d554:	d015      	beq.n	800d582 <_strtod_l+0xca>
 800d556:	2a2d      	cmp	r2, #45	; 0x2d
 800d558:	d004      	beq.n	800d564 <_strtod_l+0xac>
 800d55a:	2a20      	cmp	r2, #32
 800d55c:	d1ca      	bne.n	800d4f4 <_strtod_l+0x3c>
 800d55e:	3301      	adds	r3, #1
 800d560:	931b      	str	r3, [sp, #108]	; 0x6c
 800d562:	e7bf      	b.n	800d4e4 <_strtod_l+0x2c>
 800d564:	2201      	movs	r2, #1
 800d566:	920d      	str	r2, [sp, #52]	; 0x34
 800d568:	1c5a      	adds	r2, r3, #1
 800d56a:	921b      	str	r2, [sp, #108]	; 0x6c
 800d56c:	785b      	ldrb	r3, [r3, #1]
 800d56e:	2b00      	cmp	r3, #0
 800d570:	d1c2      	bne.n	800d4f8 <_strtod_l+0x40>
 800d572:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d574:	961b      	str	r6, [sp, #108]	; 0x6c
 800d576:	2b00      	cmp	r3, #0
 800d578:	f040 8579 	bne.w	800e06e <_strtod_l+0xbb6>
 800d57c:	4652      	mov	r2, sl
 800d57e:	465b      	mov	r3, fp
 800d580:	e7e2      	b.n	800d548 <_strtod_l+0x90>
 800d582:	2200      	movs	r2, #0
 800d584:	e7ef      	b.n	800d566 <_strtod_l+0xae>
 800d586:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800d588:	b13a      	cbz	r2, 800d59a <_strtod_l+0xe2>
 800d58a:	2135      	movs	r1, #53	; 0x35
 800d58c:	a81e      	add	r0, sp, #120	; 0x78
 800d58e:	f002 fb9f 	bl	800fcd0 <__copybits>
 800d592:	991c      	ldr	r1, [sp, #112]	; 0x70
 800d594:	4648      	mov	r0, r9
 800d596:	f002 f80b 	bl	800f5b0 <_Bfree>
 800d59a:	3c01      	subs	r4, #1
 800d59c:	2c04      	cmp	r4, #4
 800d59e:	d806      	bhi.n	800d5ae <_strtod_l+0xf6>
 800d5a0:	e8df f004 	tbb	[pc, r4]
 800d5a4:	1714030a 	.word	0x1714030a
 800d5a8:	0a          	.byte	0x0a
 800d5a9:	00          	.byte	0x00
 800d5aa:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 800d5ae:	0730      	lsls	r0, r6, #28
 800d5b0:	d5c1      	bpl.n	800d536 <_strtod_l+0x7e>
 800d5b2:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800d5b6:	e7be      	b.n	800d536 <_strtod_l+0x7e>
 800d5b8:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 800d5bc:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800d5be:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800d5c2:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800d5c6:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800d5ca:	e7f0      	b.n	800d5ae <_strtod_l+0xf6>
 800d5cc:	f8df b170 	ldr.w	fp, [pc, #368]	; 800d740 <_strtod_l+0x288>
 800d5d0:	e7ed      	b.n	800d5ae <_strtod_l+0xf6>
 800d5d2:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800d5d6:	f04f 3aff 	mov.w	sl, #4294967295
 800d5da:	e7e8      	b.n	800d5ae <_strtod_l+0xf6>
 800d5dc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d5de:	1c5a      	adds	r2, r3, #1
 800d5e0:	921b      	str	r2, [sp, #108]	; 0x6c
 800d5e2:	785b      	ldrb	r3, [r3, #1]
 800d5e4:	2b30      	cmp	r3, #48	; 0x30
 800d5e6:	d0f9      	beq.n	800d5dc <_strtod_l+0x124>
 800d5e8:	2b00      	cmp	r3, #0
 800d5ea:	d0a4      	beq.n	800d536 <_strtod_l+0x7e>
 800d5ec:	2301      	movs	r3, #1
 800d5ee:	2500      	movs	r5, #0
 800d5f0:	9306      	str	r3, [sp, #24]
 800d5f2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d5f4:	9308      	str	r3, [sp, #32]
 800d5f6:	9507      	str	r5, [sp, #28]
 800d5f8:	9505      	str	r5, [sp, #20]
 800d5fa:	220a      	movs	r2, #10
 800d5fc:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800d5fe:	7807      	ldrb	r7, [r0, #0]
 800d600:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 800d604:	b2d9      	uxtb	r1, r3
 800d606:	2909      	cmp	r1, #9
 800d608:	d929      	bls.n	800d65e <_strtod_l+0x1a6>
 800d60a:	4622      	mov	r2, r4
 800d60c:	f8d8 1000 	ldr.w	r1, [r8]
 800d610:	f7ff ff24 	bl	800d45c <strncmp>
 800d614:	2800      	cmp	r0, #0
 800d616:	d031      	beq.n	800d67c <_strtod_l+0x1c4>
 800d618:	2000      	movs	r0, #0
 800d61a:	9c05      	ldr	r4, [sp, #20]
 800d61c:	9004      	str	r0, [sp, #16]
 800d61e:	463b      	mov	r3, r7
 800d620:	4602      	mov	r2, r0
 800d622:	2b65      	cmp	r3, #101	; 0x65
 800d624:	d001      	beq.n	800d62a <_strtod_l+0x172>
 800d626:	2b45      	cmp	r3, #69	; 0x45
 800d628:	d114      	bne.n	800d654 <_strtod_l+0x19c>
 800d62a:	b924      	cbnz	r4, 800d636 <_strtod_l+0x17e>
 800d62c:	b910      	cbnz	r0, 800d634 <_strtod_l+0x17c>
 800d62e:	9b06      	ldr	r3, [sp, #24]
 800d630:	2b00      	cmp	r3, #0
 800d632:	d09e      	beq.n	800d572 <_strtod_l+0xba>
 800d634:	2400      	movs	r4, #0
 800d636:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 800d638:	1c73      	adds	r3, r6, #1
 800d63a:	931b      	str	r3, [sp, #108]	; 0x6c
 800d63c:	7873      	ldrb	r3, [r6, #1]
 800d63e:	2b2b      	cmp	r3, #43	; 0x2b
 800d640:	d078      	beq.n	800d734 <_strtod_l+0x27c>
 800d642:	2b2d      	cmp	r3, #45	; 0x2d
 800d644:	d070      	beq.n	800d728 <_strtod_l+0x270>
 800d646:	f04f 0c00 	mov.w	ip, #0
 800d64a:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 800d64e:	2f09      	cmp	r7, #9
 800d650:	d97c      	bls.n	800d74c <_strtod_l+0x294>
 800d652:	961b      	str	r6, [sp, #108]	; 0x6c
 800d654:	f04f 0e00 	mov.w	lr, #0
 800d658:	e09a      	b.n	800d790 <_strtod_l+0x2d8>
 800d65a:	2300      	movs	r3, #0
 800d65c:	e7c7      	b.n	800d5ee <_strtod_l+0x136>
 800d65e:	9905      	ldr	r1, [sp, #20]
 800d660:	2908      	cmp	r1, #8
 800d662:	bfdd      	ittte	le
 800d664:	9907      	ldrle	r1, [sp, #28]
 800d666:	fb02 3301 	mlale	r3, r2, r1, r3
 800d66a:	9307      	strle	r3, [sp, #28]
 800d66c:	fb02 3505 	mlagt	r5, r2, r5, r3
 800d670:	9b05      	ldr	r3, [sp, #20]
 800d672:	3001      	adds	r0, #1
 800d674:	3301      	adds	r3, #1
 800d676:	9305      	str	r3, [sp, #20]
 800d678:	901b      	str	r0, [sp, #108]	; 0x6c
 800d67a:	e7bf      	b.n	800d5fc <_strtod_l+0x144>
 800d67c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d67e:	191a      	adds	r2, r3, r4
 800d680:	921b      	str	r2, [sp, #108]	; 0x6c
 800d682:	9a05      	ldr	r2, [sp, #20]
 800d684:	5d1b      	ldrb	r3, [r3, r4]
 800d686:	2a00      	cmp	r2, #0
 800d688:	d037      	beq.n	800d6fa <_strtod_l+0x242>
 800d68a:	9c05      	ldr	r4, [sp, #20]
 800d68c:	4602      	mov	r2, r0
 800d68e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800d692:	2909      	cmp	r1, #9
 800d694:	d913      	bls.n	800d6be <_strtod_l+0x206>
 800d696:	2101      	movs	r1, #1
 800d698:	9104      	str	r1, [sp, #16]
 800d69a:	e7c2      	b.n	800d622 <_strtod_l+0x16a>
 800d69c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d69e:	1c5a      	adds	r2, r3, #1
 800d6a0:	921b      	str	r2, [sp, #108]	; 0x6c
 800d6a2:	785b      	ldrb	r3, [r3, #1]
 800d6a4:	3001      	adds	r0, #1
 800d6a6:	2b30      	cmp	r3, #48	; 0x30
 800d6a8:	d0f8      	beq.n	800d69c <_strtod_l+0x1e4>
 800d6aa:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800d6ae:	2a08      	cmp	r2, #8
 800d6b0:	f200 84e4 	bhi.w	800e07c <_strtod_l+0xbc4>
 800d6b4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800d6b6:	9208      	str	r2, [sp, #32]
 800d6b8:	4602      	mov	r2, r0
 800d6ba:	2000      	movs	r0, #0
 800d6bc:	4604      	mov	r4, r0
 800d6be:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 800d6c2:	f100 0101 	add.w	r1, r0, #1
 800d6c6:	d012      	beq.n	800d6ee <_strtod_l+0x236>
 800d6c8:	440a      	add	r2, r1
 800d6ca:	eb00 0c04 	add.w	ip, r0, r4
 800d6ce:	4621      	mov	r1, r4
 800d6d0:	270a      	movs	r7, #10
 800d6d2:	458c      	cmp	ip, r1
 800d6d4:	d113      	bne.n	800d6fe <_strtod_l+0x246>
 800d6d6:	1821      	adds	r1, r4, r0
 800d6d8:	2908      	cmp	r1, #8
 800d6da:	f104 0401 	add.w	r4, r4, #1
 800d6de:	4404      	add	r4, r0
 800d6e0:	dc19      	bgt.n	800d716 <_strtod_l+0x25e>
 800d6e2:	9b07      	ldr	r3, [sp, #28]
 800d6e4:	210a      	movs	r1, #10
 800d6e6:	fb01 e303 	mla	r3, r1, r3, lr
 800d6ea:	9307      	str	r3, [sp, #28]
 800d6ec:	2100      	movs	r1, #0
 800d6ee:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d6f0:	1c58      	adds	r0, r3, #1
 800d6f2:	901b      	str	r0, [sp, #108]	; 0x6c
 800d6f4:	785b      	ldrb	r3, [r3, #1]
 800d6f6:	4608      	mov	r0, r1
 800d6f8:	e7c9      	b.n	800d68e <_strtod_l+0x1d6>
 800d6fa:	9805      	ldr	r0, [sp, #20]
 800d6fc:	e7d3      	b.n	800d6a6 <_strtod_l+0x1ee>
 800d6fe:	2908      	cmp	r1, #8
 800d700:	f101 0101 	add.w	r1, r1, #1
 800d704:	dc03      	bgt.n	800d70e <_strtod_l+0x256>
 800d706:	9b07      	ldr	r3, [sp, #28]
 800d708:	437b      	muls	r3, r7
 800d70a:	9307      	str	r3, [sp, #28]
 800d70c:	e7e1      	b.n	800d6d2 <_strtod_l+0x21a>
 800d70e:	2910      	cmp	r1, #16
 800d710:	bfd8      	it	le
 800d712:	437d      	mulle	r5, r7
 800d714:	e7dd      	b.n	800d6d2 <_strtod_l+0x21a>
 800d716:	2c10      	cmp	r4, #16
 800d718:	bfdc      	itt	le
 800d71a:	210a      	movle	r1, #10
 800d71c:	fb01 e505 	mlale	r5, r1, r5, lr
 800d720:	e7e4      	b.n	800d6ec <_strtod_l+0x234>
 800d722:	2301      	movs	r3, #1
 800d724:	9304      	str	r3, [sp, #16]
 800d726:	e781      	b.n	800d62c <_strtod_l+0x174>
 800d728:	f04f 0c01 	mov.w	ip, #1
 800d72c:	1cb3      	adds	r3, r6, #2
 800d72e:	931b      	str	r3, [sp, #108]	; 0x6c
 800d730:	78b3      	ldrb	r3, [r6, #2]
 800d732:	e78a      	b.n	800d64a <_strtod_l+0x192>
 800d734:	f04f 0c00 	mov.w	ip, #0
 800d738:	e7f8      	b.n	800d72c <_strtod_l+0x274>
 800d73a:	bf00      	nop
 800d73c:	080115a4 	.word	0x080115a4
 800d740:	7ff00000 	.word	0x7ff00000
 800d744:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d746:	1c5f      	adds	r7, r3, #1
 800d748:	971b      	str	r7, [sp, #108]	; 0x6c
 800d74a:	785b      	ldrb	r3, [r3, #1]
 800d74c:	2b30      	cmp	r3, #48	; 0x30
 800d74e:	d0f9      	beq.n	800d744 <_strtod_l+0x28c>
 800d750:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 800d754:	2f08      	cmp	r7, #8
 800d756:	f63f af7d 	bhi.w	800d654 <_strtod_l+0x19c>
 800d75a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800d75e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d760:	930a      	str	r3, [sp, #40]	; 0x28
 800d762:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d764:	1c5f      	adds	r7, r3, #1
 800d766:	971b      	str	r7, [sp, #108]	; 0x6c
 800d768:	785b      	ldrb	r3, [r3, #1]
 800d76a:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 800d76e:	f1b8 0f09 	cmp.w	r8, #9
 800d772:	d937      	bls.n	800d7e4 <_strtod_l+0x32c>
 800d774:	990a      	ldr	r1, [sp, #40]	; 0x28
 800d776:	1a7f      	subs	r7, r7, r1
 800d778:	2f08      	cmp	r7, #8
 800d77a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800d77e:	dc37      	bgt.n	800d7f0 <_strtod_l+0x338>
 800d780:	45be      	cmp	lr, r7
 800d782:	bfa8      	it	ge
 800d784:	46be      	movge	lr, r7
 800d786:	f1bc 0f00 	cmp.w	ip, #0
 800d78a:	d001      	beq.n	800d790 <_strtod_l+0x2d8>
 800d78c:	f1ce 0e00 	rsb	lr, lr, #0
 800d790:	2c00      	cmp	r4, #0
 800d792:	d151      	bne.n	800d838 <_strtod_l+0x380>
 800d794:	2800      	cmp	r0, #0
 800d796:	f47f aece 	bne.w	800d536 <_strtod_l+0x7e>
 800d79a:	9a06      	ldr	r2, [sp, #24]
 800d79c:	2a00      	cmp	r2, #0
 800d79e:	f47f aeca 	bne.w	800d536 <_strtod_l+0x7e>
 800d7a2:	9a04      	ldr	r2, [sp, #16]
 800d7a4:	2a00      	cmp	r2, #0
 800d7a6:	f47f aee4 	bne.w	800d572 <_strtod_l+0xba>
 800d7aa:	2b4e      	cmp	r3, #78	; 0x4e
 800d7ac:	d027      	beq.n	800d7fe <_strtod_l+0x346>
 800d7ae:	dc21      	bgt.n	800d7f4 <_strtod_l+0x33c>
 800d7b0:	2b49      	cmp	r3, #73	; 0x49
 800d7b2:	f47f aede 	bne.w	800d572 <_strtod_l+0xba>
 800d7b6:	49a0      	ldr	r1, [pc, #640]	; (800da38 <_strtod_l+0x580>)
 800d7b8:	a81b      	add	r0, sp, #108	; 0x6c
 800d7ba:	f001 fe0f 	bl	800f3dc <__match>
 800d7be:	2800      	cmp	r0, #0
 800d7c0:	f43f aed7 	beq.w	800d572 <_strtod_l+0xba>
 800d7c4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d7c6:	499d      	ldr	r1, [pc, #628]	; (800da3c <_strtod_l+0x584>)
 800d7c8:	3b01      	subs	r3, #1
 800d7ca:	a81b      	add	r0, sp, #108	; 0x6c
 800d7cc:	931b      	str	r3, [sp, #108]	; 0x6c
 800d7ce:	f001 fe05 	bl	800f3dc <__match>
 800d7d2:	b910      	cbnz	r0, 800d7da <_strtod_l+0x322>
 800d7d4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d7d6:	3301      	adds	r3, #1
 800d7d8:	931b      	str	r3, [sp, #108]	; 0x6c
 800d7da:	f8df b274 	ldr.w	fp, [pc, #628]	; 800da50 <_strtod_l+0x598>
 800d7de:	f04f 0a00 	mov.w	sl, #0
 800d7e2:	e6a8      	b.n	800d536 <_strtod_l+0x7e>
 800d7e4:	210a      	movs	r1, #10
 800d7e6:	fb01 3e0e 	mla	lr, r1, lr, r3
 800d7ea:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800d7ee:	e7b8      	b.n	800d762 <_strtod_l+0x2aa>
 800d7f0:	46be      	mov	lr, r7
 800d7f2:	e7c8      	b.n	800d786 <_strtod_l+0x2ce>
 800d7f4:	2b69      	cmp	r3, #105	; 0x69
 800d7f6:	d0de      	beq.n	800d7b6 <_strtod_l+0x2fe>
 800d7f8:	2b6e      	cmp	r3, #110	; 0x6e
 800d7fa:	f47f aeba 	bne.w	800d572 <_strtod_l+0xba>
 800d7fe:	4990      	ldr	r1, [pc, #576]	; (800da40 <_strtod_l+0x588>)
 800d800:	a81b      	add	r0, sp, #108	; 0x6c
 800d802:	f001 fdeb 	bl	800f3dc <__match>
 800d806:	2800      	cmp	r0, #0
 800d808:	f43f aeb3 	beq.w	800d572 <_strtod_l+0xba>
 800d80c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d80e:	781b      	ldrb	r3, [r3, #0]
 800d810:	2b28      	cmp	r3, #40	; 0x28
 800d812:	d10e      	bne.n	800d832 <_strtod_l+0x37a>
 800d814:	aa1e      	add	r2, sp, #120	; 0x78
 800d816:	498b      	ldr	r1, [pc, #556]	; (800da44 <_strtod_l+0x58c>)
 800d818:	a81b      	add	r0, sp, #108	; 0x6c
 800d81a:	f001 fdf3 	bl	800f404 <__hexnan>
 800d81e:	2805      	cmp	r0, #5
 800d820:	d107      	bne.n	800d832 <_strtod_l+0x37a>
 800d822:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800d824:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 800d828:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800d82c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800d830:	e681      	b.n	800d536 <_strtod_l+0x7e>
 800d832:	f8df b224 	ldr.w	fp, [pc, #548]	; 800da58 <_strtod_l+0x5a0>
 800d836:	e7d2      	b.n	800d7de <_strtod_l+0x326>
 800d838:	ebae 0302 	sub.w	r3, lr, r2
 800d83c:	9306      	str	r3, [sp, #24]
 800d83e:	9b05      	ldr	r3, [sp, #20]
 800d840:	9807      	ldr	r0, [sp, #28]
 800d842:	2b00      	cmp	r3, #0
 800d844:	bf08      	it	eq
 800d846:	4623      	moveq	r3, r4
 800d848:	2c10      	cmp	r4, #16
 800d84a:	9305      	str	r3, [sp, #20]
 800d84c:	46a0      	mov	r8, r4
 800d84e:	bfa8      	it	ge
 800d850:	f04f 0810 	movge.w	r8, #16
 800d854:	f7f2 fe8e 	bl	8000574 <__aeabi_ui2d>
 800d858:	2c09      	cmp	r4, #9
 800d85a:	4682      	mov	sl, r0
 800d85c:	468b      	mov	fp, r1
 800d85e:	dc13      	bgt.n	800d888 <_strtod_l+0x3d0>
 800d860:	9b06      	ldr	r3, [sp, #24]
 800d862:	2b00      	cmp	r3, #0
 800d864:	f43f ae67 	beq.w	800d536 <_strtod_l+0x7e>
 800d868:	9b06      	ldr	r3, [sp, #24]
 800d86a:	dd7a      	ble.n	800d962 <_strtod_l+0x4aa>
 800d86c:	2b16      	cmp	r3, #22
 800d86e:	dc61      	bgt.n	800d934 <_strtod_l+0x47c>
 800d870:	4a75      	ldr	r2, [pc, #468]	; (800da48 <_strtod_l+0x590>)
 800d872:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 800d876:	e9de 0100 	ldrd	r0, r1, [lr]
 800d87a:	4652      	mov	r2, sl
 800d87c:	465b      	mov	r3, fp
 800d87e:	f7f2 fef3 	bl	8000668 <__aeabi_dmul>
 800d882:	4682      	mov	sl, r0
 800d884:	468b      	mov	fp, r1
 800d886:	e656      	b.n	800d536 <_strtod_l+0x7e>
 800d888:	4b6f      	ldr	r3, [pc, #444]	; (800da48 <_strtod_l+0x590>)
 800d88a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800d88e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800d892:	f7f2 fee9 	bl	8000668 <__aeabi_dmul>
 800d896:	4606      	mov	r6, r0
 800d898:	4628      	mov	r0, r5
 800d89a:	460f      	mov	r7, r1
 800d89c:	f7f2 fe6a 	bl	8000574 <__aeabi_ui2d>
 800d8a0:	4602      	mov	r2, r0
 800d8a2:	460b      	mov	r3, r1
 800d8a4:	4630      	mov	r0, r6
 800d8a6:	4639      	mov	r1, r7
 800d8a8:	f7f2 fd28 	bl	80002fc <__adddf3>
 800d8ac:	2c0f      	cmp	r4, #15
 800d8ae:	4682      	mov	sl, r0
 800d8b0:	468b      	mov	fp, r1
 800d8b2:	ddd5      	ble.n	800d860 <_strtod_l+0x3a8>
 800d8b4:	9b06      	ldr	r3, [sp, #24]
 800d8b6:	eba4 0808 	sub.w	r8, r4, r8
 800d8ba:	4498      	add	r8, r3
 800d8bc:	f1b8 0f00 	cmp.w	r8, #0
 800d8c0:	f340 8096 	ble.w	800d9f0 <_strtod_l+0x538>
 800d8c4:	f018 030f 	ands.w	r3, r8, #15
 800d8c8:	d00a      	beq.n	800d8e0 <_strtod_l+0x428>
 800d8ca:	495f      	ldr	r1, [pc, #380]	; (800da48 <_strtod_l+0x590>)
 800d8cc:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800d8d0:	4652      	mov	r2, sl
 800d8d2:	465b      	mov	r3, fp
 800d8d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d8d8:	f7f2 fec6 	bl	8000668 <__aeabi_dmul>
 800d8dc:	4682      	mov	sl, r0
 800d8de:	468b      	mov	fp, r1
 800d8e0:	f038 080f 	bics.w	r8, r8, #15
 800d8e4:	d073      	beq.n	800d9ce <_strtod_l+0x516>
 800d8e6:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800d8ea:	dd47      	ble.n	800d97c <_strtod_l+0x4c4>
 800d8ec:	2400      	movs	r4, #0
 800d8ee:	46a0      	mov	r8, r4
 800d8f0:	9407      	str	r4, [sp, #28]
 800d8f2:	9405      	str	r4, [sp, #20]
 800d8f4:	2322      	movs	r3, #34	; 0x22
 800d8f6:	f8df b158 	ldr.w	fp, [pc, #344]	; 800da50 <_strtod_l+0x598>
 800d8fa:	f8c9 3000 	str.w	r3, [r9]
 800d8fe:	f04f 0a00 	mov.w	sl, #0
 800d902:	9b07      	ldr	r3, [sp, #28]
 800d904:	2b00      	cmp	r3, #0
 800d906:	f43f ae16 	beq.w	800d536 <_strtod_l+0x7e>
 800d90a:	991c      	ldr	r1, [sp, #112]	; 0x70
 800d90c:	4648      	mov	r0, r9
 800d90e:	f001 fe4f 	bl	800f5b0 <_Bfree>
 800d912:	9905      	ldr	r1, [sp, #20]
 800d914:	4648      	mov	r0, r9
 800d916:	f001 fe4b 	bl	800f5b0 <_Bfree>
 800d91a:	4641      	mov	r1, r8
 800d91c:	4648      	mov	r0, r9
 800d91e:	f001 fe47 	bl	800f5b0 <_Bfree>
 800d922:	9907      	ldr	r1, [sp, #28]
 800d924:	4648      	mov	r0, r9
 800d926:	f001 fe43 	bl	800f5b0 <_Bfree>
 800d92a:	4621      	mov	r1, r4
 800d92c:	4648      	mov	r0, r9
 800d92e:	f001 fe3f 	bl	800f5b0 <_Bfree>
 800d932:	e600      	b.n	800d536 <_strtod_l+0x7e>
 800d934:	9a06      	ldr	r2, [sp, #24]
 800d936:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800d93a:	4293      	cmp	r3, r2
 800d93c:	dbba      	blt.n	800d8b4 <_strtod_l+0x3fc>
 800d93e:	4d42      	ldr	r5, [pc, #264]	; (800da48 <_strtod_l+0x590>)
 800d940:	f1c4 040f 	rsb	r4, r4, #15
 800d944:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 800d948:	4652      	mov	r2, sl
 800d94a:	465b      	mov	r3, fp
 800d94c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d950:	f7f2 fe8a 	bl	8000668 <__aeabi_dmul>
 800d954:	9b06      	ldr	r3, [sp, #24]
 800d956:	1b1c      	subs	r4, r3, r4
 800d958:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800d95c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d960:	e78d      	b.n	800d87e <_strtod_l+0x3c6>
 800d962:	f113 0f16 	cmn.w	r3, #22
 800d966:	dba5      	blt.n	800d8b4 <_strtod_l+0x3fc>
 800d968:	4a37      	ldr	r2, [pc, #220]	; (800da48 <_strtod_l+0x590>)
 800d96a:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 800d96e:	e9d2 2300 	ldrd	r2, r3, [r2]
 800d972:	4650      	mov	r0, sl
 800d974:	4659      	mov	r1, fp
 800d976:	f7f2 ffa1 	bl	80008bc <__aeabi_ddiv>
 800d97a:	e782      	b.n	800d882 <_strtod_l+0x3ca>
 800d97c:	2300      	movs	r3, #0
 800d97e:	4e33      	ldr	r6, [pc, #204]	; (800da4c <_strtod_l+0x594>)
 800d980:	ea4f 1828 	mov.w	r8, r8, asr #4
 800d984:	4650      	mov	r0, sl
 800d986:	4659      	mov	r1, fp
 800d988:	461d      	mov	r5, r3
 800d98a:	f1b8 0f01 	cmp.w	r8, #1
 800d98e:	dc21      	bgt.n	800d9d4 <_strtod_l+0x51c>
 800d990:	b10b      	cbz	r3, 800d996 <_strtod_l+0x4de>
 800d992:	4682      	mov	sl, r0
 800d994:	468b      	mov	fp, r1
 800d996:	4b2d      	ldr	r3, [pc, #180]	; (800da4c <_strtod_l+0x594>)
 800d998:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800d99c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800d9a0:	4652      	mov	r2, sl
 800d9a2:	465b      	mov	r3, fp
 800d9a4:	e9d5 0100 	ldrd	r0, r1, [r5]
 800d9a8:	f7f2 fe5e 	bl	8000668 <__aeabi_dmul>
 800d9ac:	4b28      	ldr	r3, [pc, #160]	; (800da50 <_strtod_l+0x598>)
 800d9ae:	460a      	mov	r2, r1
 800d9b0:	400b      	ands	r3, r1
 800d9b2:	4928      	ldr	r1, [pc, #160]	; (800da54 <_strtod_l+0x59c>)
 800d9b4:	428b      	cmp	r3, r1
 800d9b6:	4682      	mov	sl, r0
 800d9b8:	d898      	bhi.n	800d8ec <_strtod_l+0x434>
 800d9ba:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800d9be:	428b      	cmp	r3, r1
 800d9c0:	bf86      	itte	hi
 800d9c2:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800da5c <_strtod_l+0x5a4>
 800d9c6:	f04f 3aff 	movhi.w	sl, #4294967295
 800d9ca:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800d9ce:	2300      	movs	r3, #0
 800d9d0:	9304      	str	r3, [sp, #16]
 800d9d2:	e077      	b.n	800dac4 <_strtod_l+0x60c>
 800d9d4:	f018 0f01 	tst.w	r8, #1
 800d9d8:	d006      	beq.n	800d9e8 <_strtod_l+0x530>
 800d9da:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 800d9de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9e2:	f7f2 fe41 	bl	8000668 <__aeabi_dmul>
 800d9e6:	2301      	movs	r3, #1
 800d9e8:	3501      	adds	r5, #1
 800d9ea:	ea4f 0868 	mov.w	r8, r8, asr #1
 800d9ee:	e7cc      	b.n	800d98a <_strtod_l+0x4d2>
 800d9f0:	d0ed      	beq.n	800d9ce <_strtod_l+0x516>
 800d9f2:	f1c8 0800 	rsb	r8, r8, #0
 800d9f6:	f018 020f 	ands.w	r2, r8, #15
 800d9fa:	d00a      	beq.n	800da12 <_strtod_l+0x55a>
 800d9fc:	4b12      	ldr	r3, [pc, #72]	; (800da48 <_strtod_l+0x590>)
 800d9fe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800da02:	4650      	mov	r0, sl
 800da04:	4659      	mov	r1, fp
 800da06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da0a:	f7f2 ff57 	bl	80008bc <__aeabi_ddiv>
 800da0e:	4682      	mov	sl, r0
 800da10:	468b      	mov	fp, r1
 800da12:	ea5f 1828 	movs.w	r8, r8, asr #4
 800da16:	d0da      	beq.n	800d9ce <_strtod_l+0x516>
 800da18:	f1b8 0f1f 	cmp.w	r8, #31
 800da1c:	dd20      	ble.n	800da60 <_strtod_l+0x5a8>
 800da1e:	2400      	movs	r4, #0
 800da20:	46a0      	mov	r8, r4
 800da22:	9407      	str	r4, [sp, #28]
 800da24:	9405      	str	r4, [sp, #20]
 800da26:	2322      	movs	r3, #34	; 0x22
 800da28:	f04f 0a00 	mov.w	sl, #0
 800da2c:	f04f 0b00 	mov.w	fp, #0
 800da30:	f8c9 3000 	str.w	r3, [r9]
 800da34:	e765      	b.n	800d902 <_strtod_l+0x44a>
 800da36:	bf00      	nop
 800da38:	0801156f 	.word	0x0801156f
 800da3c:	080116fc 	.word	0x080116fc
 800da40:	08011577 	.word	0x08011577
 800da44:	080115b8 	.word	0x080115b8
 800da48:	08011730 	.word	0x08011730
 800da4c:	08011708 	.word	0x08011708
 800da50:	7ff00000 	.word	0x7ff00000
 800da54:	7ca00000 	.word	0x7ca00000
 800da58:	fff80000 	.word	0xfff80000
 800da5c:	7fefffff 	.word	0x7fefffff
 800da60:	f018 0310 	ands.w	r3, r8, #16
 800da64:	bf18      	it	ne
 800da66:	236a      	movne	r3, #106	; 0x6a
 800da68:	4da0      	ldr	r5, [pc, #640]	; (800dcec <_strtod_l+0x834>)
 800da6a:	9304      	str	r3, [sp, #16]
 800da6c:	4650      	mov	r0, sl
 800da6e:	4659      	mov	r1, fp
 800da70:	2300      	movs	r3, #0
 800da72:	f1b8 0f00 	cmp.w	r8, #0
 800da76:	f300 810a 	bgt.w	800dc8e <_strtod_l+0x7d6>
 800da7a:	b10b      	cbz	r3, 800da80 <_strtod_l+0x5c8>
 800da7c:	4682      	mov	sl, r0
 800da7e:	468b      	mov	fp, r1
 800da80:	9b04      	ldr	r3, [sp, #16]
 800da82:	b1bb      	cbz	r3, 800dab4 <_strtod_l+0x5fc>
 800da84:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800da88:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800da8c:	2b00      	cmp	r3, #0
 800da8e:	4659      	mov	r1, fp
 800da90:	dd10      	ble.n	800dab4 <_strtod_l+0x5fc>
 800da92:	2b1f      	cmp	r3, #31
 800da94:	f340 8107 	ble.w	800dca6 <_strtod_l+0x7ee>
 800da98:	2b34      	cmp	r3, #52	; 0x34
 800da9a:	bfde      	ittt	le
 800da9c:	3b20      	suble	r3, #32
 800da9e:	f04f 32ff 	movle.w	r2, #4294967295
 800daa2:	fa02 f303 	lslle.w	r3, r2, r3
 800daa6:	f04f 0a00 	mov.w	sl, #0
 800daaa:	bfcc      	ite	gt
 800daac:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800dab0:	ea03 0b01 	andle.w	fp, r3, r1
 800dab4:	2200      	movs	r2, #0
 800dab6:	2300      	movs	r3, #0
 800dab8:	4650      	mov	r0, sl
 800daba:	4659      	mov	r1, fp
 800dabc:	f7f3 f83c 	bl	8000b38 <__aeabi_dcmpeq>
 800dac0:	2800      	cmp	r0, #0
 800dac2:	d1ac      	bne.n	800da1e <_strtod_l+0x566>
 800dac4:	9b07      	ldr	r3, [sp, #28]
 800dac6:	9300      	str	r3, [sp, #0]
 800dac8:	9a05      	ldr	r2, [sp, #20]
 800daca:	9908      	ldr	r1, [sp, #32]
 800dacc:	4623      	mov	r3, r4
 800dace:	4648      	mov	r0, r9
 800dad0:	f001 fdc0 	bl	800f654 <__s2b>
 800dad4:	9007      	str	r0, [sp, #28]
 800dad6:	2800      	cmp	r0, #0
 800dad8:	f43f af08 	beq.w	800d8ec <_strtod_l+0x434>
 800dadc:	9a06      	ldr	r2, [sp, #24]
 800dade:	9b06      	ldr	r3, [sp, #24]
 800dae0:	2a00      	cmp	r2, #0
 800dae2:	f1c3 0300 	rsb	r3, r3, #0
 800dae6:	bfa8      	it	ge
 800dae8:	2300      	movge	r3, #0
 800daea:	930e      	str	r3, [sp, #56]	; 0x38
 800daec:	2400      	movs	r4, #0
 800daee:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800daf2:	9316      	str	r3, [sp, #88]	; 0x58
 800daf4:	46a0      	mov	r8, r4
 800daf6:	9b07      	ldr	r3, [sp, #28]
 800daf8:	4648      	mov	r0, r9
 800dafa:	6859      	ldr	r1, [r3, #4]
 800dafc:	f001 fd24 	bl	800f548 <_Balloc>
 800db00:	9005      	str	r0, [sp, #20]
 800db02:	2800      	cmp	r0, #0
 800db04:	f43f aef6 	beq.w	800d8f4 <_strtod_l+0x43c>
 800db08:	9b07      	ldr	r3, [sp, #28]
 800db0a:	691a      	ldr	r2, [r3, #16]
 800db0c:	3202      	adds	r2, #2
 800db0e:	f103 010c 	add.w	r1, r3, #12
 800db12:	0092      	lsls	r2, r2, #2
 800db14:	300c      	adds	r0, #12
 800db16:	f7fe fd3d 	bl	800c594 <memcpy>
 800db1a:	aa1e      	add	r2, sp, #120	; 0x78
 800db1c:	a91d      	add	r1, sp, #116	; 0x74
 800db1e:	ec4b ab10 	vmov	d0, sl, fp
 800db22:	4648      	mov	r0, r9
 800db24:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800db28:	f002 f850 	bl	800fbcc <__d2b>
 800db2c:	901c      	str	r0, [sp, #112]	; 0x70
 800db2e:	2800      	cmp	r0, #0
 800db30:	f43f aee0 	beq.w	800d8f4 <_strtod_l+0x43c>
 800db34:	2101      	movs	r1, #1
 800db36:	4648      	mov	r0, r9
 800db38:	f001 fe18 	bl	800f76c <__i2b>
 800db3c:	4680      	mov	r8, r0
 800db3e:	2800      	cmp	r0, #0
 800db40:	f43f aed8 	beq.w	800d8f4 <_strtod_l+0x43c>
 800db44:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800db46:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800db48:	2e00      	cmp	r6, #0
 800db4a:	bfab      	itete	ge
 800db4c:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800db4e:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 800db50:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 800db52:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 800db54:	bfac      	ite	ge
 800db56:	18f7      	addge	r7, r6, r3
 800db58:	1b9d      	sublt	r5, r3, r6
 800db5a:	9b04      	ldr	r3, [sp, #16]
 800db5c:	1af6      	subs	r6, r6, r3
 800db5e:	4416      	add	r6, r2
 800db60:	4b63      	ldr	r3, [pc, #396]	; (800dcf0 <_strtod_l+0x838>)
 800db62:	3e01      	subs	r6, #1
 800db64:	429e      	cmp	r6, r3
 800db66:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800db6a:	f280 80af 	bge.w	800dccc <_strtod_l+0x814>
 800db6e:	1b9b      	subs	r3, r3, r6
 800db70:	2b1f      	cmp	r3, #31
 800db72:	eba2 0203 	sub.w	r2, r2, r3
 800db76:	f04f 0101 	mov.w	r1, #1
 800db7a:	f300 809b 	bgt.w	800dcb4 <_strtod_l+0x7fc>
 800db7e:	fa01 f303 	lsl.w	r3, r1, r3
 800db82:	930f      	str	r3, [sp, #60]	; 0x3c
 800db84:	2300      	movs	r3, #0
 800db86:	930a      	str	r3, [sp, #40]	; 0x28
 800db88:	18be      	adds	r6, r7, r2
 800db8a:	9b04      	ldr	r3, [sp, #16]
 800db8c:	42b7      	cmp	r7, r6
 800db8e:	4415      	add	r5, r2
 800db90:	441d      	add	r5, r3
 800db92:	463b      	mov	r3, r7
 800db94:	bfa8      	it	ge
 800db96:	4633      	movge	r3, r6
 800db98:	42ab      	cmp	r3, r5
 800db9a:	bfa8      	it	ge
 800db9c:	462b      	movge	r3, r5
 800db9e:	2b00      	cmp	r3, #0
 800dba0:	bfc2      	ittt	gt
 800dba2:	1af6      	subgt	r6, r6, r3
 800dba4:	1aed      	subgt	r5, r5, r3
 800dba6:	1aff      	subgt	r7, r7, r3
 800dba8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dbaa:	b1bb      	cbz	r3, 800dbdc <_strtod_l+0x724>
 800dbac:	4641      	mov	r1, r8
 800dbae:	461a      	mov	r2, r3
 800dbb0:	4648      	mov	r0, r9
 800dbb2:	f001 fe7b 	bl	800f8ac <__pow5mult>
 800dbb6:	4680      	mov	r8, r0
 800dbb8:	2800      	cmp	r0, #0
 800dbba:	f43f ae9b 	beq.w	800d8f4 <_strtod_l+0x43c>
 800dbbe:	4601      	mov	r1, r0
 800dbc0:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800dbc2:	4648      	mov	r0, r9
 800dbc4:	f001 fddb 	bl	800f77e <__multiply>
 800dbc8:	900c      	str	r0, [sp, #48]	; 0x30
 800dbca:	2800      	cmp	r0, #0
 800dbcc:	f43f ae92 	beq.w	800d8f4 <_strtod_l+0x43c>
 800dbd0:	991c      	ldr	r1, [sp, #112]	; 0x70
 800dbd2:	4648      	mov	r0, r9
 800dbd4:	f001 fcec 	bl	800f5b0 <_Bfree>
 800dbd8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800dbda:	931c      	str	r3, [sp, #112]	; 0x70
 800dbdc:	2e00      	cmp	r6, #0
 800dbde:	dc7a      	bgt.n	800dcd6 <_strtod_l+0x81e>
 800dbe0:	9b06      	ldr	r3, [sp, #24]
 800dbe2:	2b00      	cmp	r3, #0
 800dbe4:	dd08      	ble.n	800dbf8 <_strtod_l+0x740>
 800dbe6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800dbe8:	9905      	ldr	r1, [sp, #20]
 800dbea:	4648      	mov	r0, r9
 800dbec:	f001 fe5e 	bl	800f8ac <__pow5mult>
 800dbf0:	9005      	str	r0, [sp, #20]
 800dbf2:	2800      	cmp	r0, #0
 800dbf4:	f43f ae7e 	beq.w	800d8f4 <_strtod_l+0x43c>
 800dbf8:	2d00      	cmp	r5, #0
 800dbfa:	dd08      	ble.n	800dc0e <_strtod_l+0x756>
 800dbfc:	462a      	mov	r2, r5
 800dbfe:	9905      	ldr	r1, [sp, #20]
 800dc00:	4648      	mov	r0, r9
 800dc02:	f001 fea1 	bl	800f948 <__lshift>
 800dc06:	9005      	str	r0, [sp, #20]
 800dc08:	2800      	cmp	r0, #0
 800dc0a:	f43f ae73 	beq.w	800d8f4 <_strtod_l+0x43c>
 800dc0e:	2f00      	cmp	r7, #0
 800dc10:	dd08      	ble.n	800dc24 <_strtod_l+0x76c>
 800dc12:	4641      	mov	r1, r8
 800dc14:	463a      	mov	r2, r7
 800dc16:	4648      	mov	r0, r9
 800dc18:	f001 fe96 	bl	800f948 <__lshift>
 800dc1c:	4680      	mov	r8, r0
 800dc1e:	2800      	cmp	r0, #0
 800dc20:	f43f ae68 	beq.w	800d8f4 <_strtod_l+0x43c>
 800dc24:	9a05      	ldr	r2, [sp, #20]
 800dc26:	991c      	ldr	r1, [sp, #112]	; 0x70
 800dc28:	4648      	mov	r0, r9
 800dc2a:	f001 fefb 	bl	800fa24 <__mdiff>
 800dc2e:	4604      	mov	r4, r0
 800dc30:	2800      	cmp	r0, #0
 800dc32:	f43f ae5f 	beq.w	800d8f4 <_strtod_l+0x43c>
 800dc36:	68c3      	ldr	r3, [r0, #12]
 800dc38:	930c      	str	r3, [sp, #48]	; 0x30
 800dc3a:	2300      	movs	r3, #0
 800dc3c:	60c3      	str	r3, [r0, #12]
 800dc3e:	4641      	mov	r1, r8
 800dc40:	f001 fed6 	bl	800f9f0 <__mcmp>
 800dc44:	2800      	cmp	r0, #0
 800dc46:	da55      	bge.n	800dcf4 <_strtod_l+0x83c>
 800dc48:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800dc4a:	b9e3      	cbnz	r3, 800dc86 <_strtod_l+0x7ce>
 800dc4c:	f1ba 0f00 	cmp.w	sl, #0
 800dc50:	d119      	bne.n	800dc86 <_strtod_l+0x7ce>
 800dc52:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800dc56:	b9b3      	cbnz	r3, 800dc86 <_strtod_l+0x7ce>
 800dc58:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800dc5c:	0d1b      	lsrs	r3, r3, #20
 800dc5e:	051b      	lsls	r3, r3, #20
 800dc60:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800dc64:	d90f      	bls.n	800dc86 <_strtod_l+0x7ce>
 800dc66:	6963      	ldr	r3, [r4, #20]
 800dc68:	b913      	cbnz	r3, 800dc70 <_strtod_l+0x7b8>
 800dc6a:	6923      	ldr	r3, [r4, #16]
 800dc6c:	2b01      	cmp	r3, #1
 800dc6e:	dd0a      	ble.n	800dc86 <_strtod_l+0x7ce>
 800dc70:	4621      	mov	r1, r4
 800dc72:	2201      	movs	r2, #1
 800dc74:	4648      	mov	r0, r9
 800dc76:	f001 fe67 	bl	800f948 <__lshift>
 800dc7a:	4641      	mov	r1, r8
 800dc7c:	4604      	mov	r4, r0
 800dc7e:	f001 feb7 	bl	800f9f0 <__mcmp>
 800dc82:	2800      	cmp	r0, #0
 800dc84:	dc67      	bgt.n	800dd56 <_strtod_l+0x89e>
 800dc86:	9b04      	ldr	r3, [sp, #16]
 800dc88:	2b00      	cmp	r3, #0
 800dc8a:	d171      	bne.n	800dd70 <_strtod_l+0x8b8>
 800dc8c:	e63d      	b.n	800d90a <_strtod_l+0x452>
 800dc8e:	f018 0f01 	tst.w	r8, #1
 800dc92:	d004      	beq.n	800dc9e <_strtod_l+0x7e6>
 800dc94:	e9d5 2300 	ldrd	r2, r3, [r5]
 800dc98:	f7f2 fce6 	bl	8000668 <__aeabi_dmul>
 800dc9c:	2301      	movs	r3, #1
 800dc9e:	ea4f 0868 	mov.w	r8, r8, asr #1
 800dca2:	3508      	adds	r5, #8
 800dca4:	e6e5      	b.n	800da72 <_strtod_l+0x5ba>
 800dca6:	f04f 32ff 	mov.w	r2, #4294967295
 800dcaa:	fa02 f303 	lsl.w	r3, r2, r3
 800dcae:	ea03 0a0a 	and.w	sl, r3, sl
 800dcb2:	e6ff      	b.n	800dab4 <_strtod_l+0x5fc>
 800dcb4:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800dcb8:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800dcbc:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800dcc0:	36e2      	adds	r6, #226	; 0xe2
 800dcc2:	fa01 f306 	lsl.w	r3, r1, r6
 800dcc6:	930a      	str	r3, [sp, #40]	; 0x28
 800dcc8:	910f      	str	r1, [sp, #60]	; 0x3c
 800dcca:	e75d      	b.n	800db88 <_strtod_l+0x6d0>
 800dccc:	2300      	movs	r3, #0
 800dcce:	930a      	str	r3, [sp, #40]	; 0x28
 800dcd0:	2301      	movs	r3, #1
 800dcd2:	930f      	str	r3, [sp, #60]	; 0x3c
 800dcd4:	e758      	b.n	800db88 <_strtod_l+0x6d0>
 800dcd6:	4632      	mov	r2, r6
 800dcd8:	991c      	ldr	r1, [sp, #112]	; 0x70
 800dcda:	4648      	mov	r0, r9
 800dcdc:	f001 fe34 	bl	800f948 <__lshift>
 800dce0:	901c      	str	r0, [sp, #112]	; 0x70
 800dce2:	2800      	cmp	r0, #0
 800dce4:	f47f af7c 	bne.w	800dbe0 <_strtod_l+0x728>
 800dce8:	e604      	b.n	800d8f4 <_strtod_l+0x43c>
 800dcea:	bf00      	nop
 800dcec:	080115d0 	.word	0x080115d0
 800dcf0:	fffffc02 	.word	0xfffffc02
 800dcf4:	465d      	mov	r5, fp
 800dcf6:	f040 8086 	bne.w	800de06 <_strtod_l+0x94e>
 800dcfa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800dcfc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800dd00:	b32a      	cbz	r2, 800dd4e <_strtod_l+0x896>
 800dd02:	4aaf      	ldr	r2, [pc, #700]	; (800dfc0 <_strtod_l+0xb08>)
 800dd04:	4293      	cmp	r3, r2
 800dd06:	d153      	bne.n	800ddb0 <_strtod_l+0x8f8>
 800dd08:	9b04      	ldr	r3, [sp, #16]
 800dd0a:	4650      	mov	r0, sl
 800dd0c:	b1d3      	cbz	r3, 800dd44 <_strtod_l+0x88c>
 800dd0e:	4aad      	ldr	r2, [pc, #692]	; (800dfc4 <_strtod_l+0xb0c>)
 800dd10:	402a      	ands	r2, r5
 800dd12:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800dd16:	f04f 31ff 	mov.w	r1, #4294967295
 800dd1a:	d816      	bhi.n	800dd4a <_strtod_l+0x892>
 800dd1c:	0d12      	lsrs	r2, r2, #20
 800dd1e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800dd22:	fa01 f303 	lsl.w	r3, r1, r3
 800dd26:	4298      	cmp	r0, r3
 800dd28:	d142      	bne.n	800ddb0 <_strtod_l+0x8f8>
 800dd2a:	4ba7      	ldr	r3, [pc, #668]	; (800dfc8 <_strtod_l+0xb10>)
 800dd2c:	429d      	cmp	r5, r3
 800dd2e:	d102      	bne.n	800dd36 <_strtod_l+0x87e>
 800dd30:	3001      	adds	r0, #1
 800dd32:	f43f addf 	beq.w	800d8f4 <_strtod_l+0x43c>
 800dd36:	4ba3      	ldr	r3, [pc, #652]	; (800dfc4 <_strtod_l+0xb0c>)
 800dd38:	402b      	ands	r3, r5
 800dd3a:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800dd3e:	f04f 0a00 	mov.w	sl, #0
 800dd42:	e7a0      	b.n	800dc86 <_strtod_l+0x7ce>
 800dd44:	f04f 33ff 	mov.w	r3, #4294967295
 800dd48:	e7ed      	b.n	800dd26 <_strtod_l+0x86e>
 800dd4a:	460b      	mov	r3, r1
 800dd4c:	e7eb      	b.n	800dd26 <_strtod_l+0x86e>
 800dd4e:	bb7b      	cbnz	r3, 800ddb0 <_strtod_l+0x8f8>
 800dd50:	f1ba 0f00 	cmp.w	sl, #0
 800dd54:	d12c      	bne.n	800ddb0 <_strtod_l+0x8f8>
 800dd56:	9904      	ldr	r1, [sp, #16]
 800dd58:	4a9a      	ldr	r2, [pc, #616]	; (800dfc4 <_strtod_l+0xb0c>)
 800dd5a:	465b      	mov	r3, fp
 800dd5c:	b1f1      	cbz	r1, 800dd9c <_strtod_l+0x8e4>
 800dd5e:	ea02 010b 	and.w	r1, r2, fp
 800dd62:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800dd66:	dc19      	bgt.n	800dd9c <_strtod_l+0x8e4>
 800dd68:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800dd6c:	f77f ae5b 	ble.w	800da26 <_strtod_l+0x56e>
 800dd70:	4a96      	ldr	r2, [pc, #600]	; (800dfcc <_strtod_l+0xb14>)
 800dd72:	2300      	movs	r3, #0
 800dd74:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 800dd78:	4650      	mov	r0, sl
 800dd7a:	4659      	mov	r1, fp
 800dd7c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800dd80:	f7f2 fc72 	bl	8000668 <__aeabi_dmul>
 800dd84:	4682      	mov	sl, r0
 800dd86:	468b      	mov	fp, r1
 800dd88:	2900      	cmp	r1, #0
 800dd8a:	f47f adbe 	bne.w	800d90a <_strtod_l+0x452>
 800dd8e:	2800      	cmp	r0, #0
 800dd90:	f47f adbb 	bne.w	800d90a <_strtod_l+0x452>
 800dd94:	2322      	movs	r3, #34	; 0x22
 800dd96:	f8c9 3000 	str.w	r3, [r9]
 800dd9a:	e5b6      	b.n	800d90a <_strtod_l+0x452>
 800dd9c:	4013      	ands	r3, r2
 800dd9e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800dda2:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800dda6:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800ddaa:	f04f 3aff 	mov.w	sl, #4294967295
 800ddae:	e76a      	b.n	800dc86 <_strtod_l+0x7ce>
 800ddb0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ddb2:	b193      	cbz	r3, 800ddda <_strtod_l+0x922>
 800ddb4:	422b      	tst	r3, r5
 800ddb6:	f43f af66 	beq.w	800dc86 <_strtod_l+0x7ce>
 800ddba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ddbc:	9a04      	ldr	r2, [sp, #16]
 800ddbe:	4650      	mov	r0, sl
 800ddc0:	4659      	mov	r1, fp
 800ddc2:	b173      	cbz	r3, 800dde2 <_strtod_l+0x92a>
 800ddc4:	f7ff fb5c 	bl	800d480 <sulp>
 800ddc8:	4602      	mov	r2, r0
 800ddca:	460b      	mov	r3, r1
 800ddcc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ddd0:	f7f2 fa94 	bl	80002fc <__adddf3>
 800ddd4:	4682      	mov	sl, r0
 800ddd6:	468b      	mov	fp, r1
 800ddd8:	e755      	b.n	800dc86 <_strtod_l+0x7ce>
 800ddda:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dddc:	ea13 0f0a 	tst.w	r3, sl
 800dde0:	e7e9      	b.n	800ddb6 <_strtod_l+0x8fe>
 800dde2:	f7ff fb4d 	bl	800d480 <sulp>
 800dde6:	4602      	mov	r2, r0
 800dde8:	460b      	mov	r3, r1
 800ddea:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ddee:	f7f2 fa83 	bl	80002f8 <__aeabi_dsub>
 800ddf2:	2200      	movs	r2, #0
 800ddf4:	2300      	movs	r3, #0
 800ddf6:	4682      	mov	sl, r0
 800ddf8:	468b      	mov	fp, r1
 800ddfa:	f7f2 fe9d 	bl	8000b38 <__aeabi_dcmpeq>
 800ddfe:	2800      	cmp	r0, #0
 800de00:	f47f ae11 	bne.w	800da26 <_strtod_l+0x56e>
 800de04:	e73f      	b.n	800dc86 <_strtod_l+0x7ce>
 800de06:	4641      	mov	r1, r8
 800de08:	4620      	mov	r0, r4
 800de0a:	f001 ff2e 	bl	800fc6a <__ratio>
 800de0e:	ec57 6b10 	vmov	r6, r7, d0
 800de12:	2200      	movs	r2, #0
 800de14:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800de18:	ee10 0a10 	vmov	r0, s0
 800de1c:	4639      	mov	r1, r7
 800de1e:	f7f2 fe9f 	bl	8000b60 <__aeabi_dcmple>
 800de22:	2800      	cmp	r0, #0
 800de24:	d077      	beq.n	800df16 <_strtod_l+0xa5e>
 800de26:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800de28:	2b00      	cmp	r3, #0
 800de2a:	d04a      	beq.n	800dec2 <_strtod_l+0xa0a>
 800de2c:	4b68      	ldr	r3, [pc, #416]	; (800dfd0 <_strtod_l+0xb18>)
 800de2e:	2200      	movs	r2, #0
 800de30:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800de34:	4f66      	ldr	r7, [pc, #408]	; (800dfd0 <_strtod_l+0xb18>)
 800de36:	2600      	movs	r6, #0
 800de38:	4b62      	ldr	r3, [pc, #392]	; (800dfc4 <_strtod_l+0xb0c>)
 800de3a:	402b      	ands	r3, r5
 800de3c:	930f      	str	r3, [sp, #60]	; 0x3c
 800de3e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800de40:	4b64      	ldr	r3, [pc, #400]	; (800dfd4 <_strtod_l+0xb1c>)
 800de42:	429a      	cmp	r2, r3
 800de44:	f040 80ce 	bne.w	800dfe4 <_strtod_l+0xb2c>
 800de48:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800de4c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800de50:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 800de54:	ec4b ab10 	vmov	d0, sl, fp
 800de58:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 800de5c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800de60:	f001 fe3e 	bl	800fae0 <__ulp>
 800de64:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800de68:	ec53 2b10 	vmov	r2, r3, d0
 800de6c:	f7f2 fbfc 	bl	8000668 <__aeabi_dmul>
 800de70:	4652      	mov	r2, sl
 800de72:	465b      	mov	r3, fp
 800de74:	f7f2 fa42 	bl	80002fc <__adddf3>
 800de78:	460b      	mov	r3, r1
 800de7a:	4952      	ldr	r1, [pc, #328]	; (800dfc4 <_strtod_l+0xb0c>)
 800de7c:	4a56      	ldr	r2, [pc, #344]	; (800dfd8 <_strtod_l+0xb20>)
 800de7e:	4019      	ands	r1, r3
 800de80:	4291      	cmp	r1, r2
 800de82:	4682      	mov	sl, r0
 800de84:	d95b      	bls.n	800df3e <_strtod_l+0xa86>
 800de86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800de88:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800de8c:	4293      	cmp	r3, r2
 800de8e:	d103      	bne.n	800de98 <_strtod_l+0x9e0>
 800de90:	9b08      	ldr	r3, [sp, #32]
 800de92:	3301      	adds	r3, #1
 800de94:	f43f ad2e 	beq.w	800d8f4 <_strtod_l+0x43c>
 800de98:	f8df b12c 	ldr.w	fp, [pc, #300]	; 800dfc8 <_strtod_l+0xb10>
 800de9c:	f04f 3aff 	mov.w	sl, #4294967295
 800dea0:	991c      	ldr	r1, [sp, #112]	; 0x70
 800dea2:	4648      	mov	r0, r9
 800dea4:	f001 fb84 	bl	800f5b0 <_Bfree>
 800dea8:	9905      	ldr	r1, [sp, #20]
 800deaa:	4648      	mov	r0, r9
 800deac:	f001 fb80 	bl	800f5b0 <_Bfree>
 800deb0:	4641      	mov	r1, r8
 800deb2:	4648      	mov	r0, r9
 800deb4:	f001 fb7c 	bl	800f5b0 <_Bfree>
 800deb8:	4621      	mov	r1, r4
 800deba:	4648      	mov	r0, r9
 800debc:	f001 fb78 	bl	800f5b0 <_Bfree>
 800dec0:	e619      	b.n	800daf6 <_strtod_l+0x63e>
 800dec2:	f1ba 0f00 	cmp.w	sl, #0
 800dec6:	d11a      	bne.n	800defe <_strtod_l+0xa46>
 800dec8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800decc:	b9eb      	cbnz	r3, 800df0a <_strtod_l+0xa52>
 800dece:	2200      	movs	r2, #0
 800ded0:	4b3f      	ldr	r3, [pc, #252]	; (800dfd0 <_strtod_l+0xb18>)
 800ded2:	4630      	mov	r0, r6
 800ded4:	4639      	mov	r1, r7
 800ded6:	f7f2 fe39 	bl	8000b4c <__aeabi_dcmplt>
 800deda:	b9c8      	cbnz	r0, 800df10 <_strtod_l+0xa58>
 800dedc:	4630      	mov	r0, r6
 800dede:	4639      	mov	r1, r7
 800dee0:	2200      	movs	r2, #0
 800dee2:	4b3e      	ldr	r3, [pc, #248]	; (800dfdc <_strtod_l+0xb24>)
 800dee4:	f7f2 fbc0 	bl	8000668 <__aeabi_dmul>
 800dee8:	4606      	mov	r6, r0
 800deea:	460f      	mov	r7, r1
 800deec:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800def0:	9618      	str	r6, [sp, #96]	; 0x60
 800def2:	9319      	str	r3, [sp, #100]	; 0x64
 800def4:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 800def8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800defc:	e79c      	b.n	800de38 <_strtod_l+0x980>
 800defe:	f1ba 0f01 	cmp.w	sl, #1
 800df02:	d102      	bne.n	800df0a <_strtod_l+0xa52>
 800df04:	2d00      	cmp	r5, #0
 800df06:	f43f ad8e 	beq.w	800da26 <_strtod_l+0x56e>
 800df0a:	2200      	movs	r2, #0
 800df0c:	4b34      	ldr	r3, [pc, #208]	; (800dfe0 <_strtod_l+0xb28>)
 800df0e:	e78f      	b.n	800de30 <_strtod_l+0x978>
 800df10:	2600      	movs	r6, #0
 800df12:	4f32      	ldr	r7, [pc, #200]	; (800dfdc <_strtod_l+0xb24>)
 800df14:	e7ea      	b.n	800deec <_strtod_l+0xa34>
 800df16:	4b31      	ldr	r3, [pc, #196]	; (800dfdc <_strtod_l+0xb24>)
 800df18:	4630      	mov	r0, r6
 800df1a:	4639      	mov	r1, r7
 800df1c:	2200      	movs	r2, #0
 800df1e:	f7f2 fba3 	bl	8000668 <__aeabi_dmul>
 800df22:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800df24:	4606      	mov	r6, r0
 800df26:	460f      	mov	r7, r1
 800df28:	b933      	cbnz	r3, 800df38 <_strtod_l+0xa80>
 800df2a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800df2e:	9010      	str	r0, [sp, #64]	; 0x40
 800df30:	9311      	str	r3, [sp, #68]	; 0x44
 800df32:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800df36:	e7df      	b.n	800def8 <_strtod_l+0xa40>
 800df38:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800df3c:	e7f9      	b.n	800df32 <_strtod_l+0xa7a>
 800df3e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800df42:	9b04      	ldr	r3, [sp, #16]
 800df44:	2b00      	cmp	r3, #0
 800df46:	d1ab      	bne.n	800dea0 <_strtod_l+0x9e8>
 800df48:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800df4c:	0d1b      	lsrs	r3, r3, #20
 800df4e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800df50:	051b      	lsls	r3, r3, #20
 800df52:	429a      	cmp	r2, r3
 800df54:	465d      	mov	r5, fp
 800df56:	d1a3      	bne.n	800dea0 <_strtod_l+0x9e8>
 800df58:	4639      	mov	r1, r7
 800df5a:	4630      	mov	r0, r6
 800df5c:	f7f2 fe34 	bl	8000bc8 <__aeabi_d2iz>
 800df60:	f7f2 fb18 	bl	8000594 <__aeabi_i2d>
 800df64:	460b      	mov	r3, r1
 800df66:	4602      	mov	r2, r0
 800df68:	4639      	mov	r1, r7
 800df6a:	4630      	mov	r0, r6
 800df6c:	f7f2 f9c4 	bl	80002f8 <__aeabi_dsub>
 800df70:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800df72:	4606      	mov	r6, r0
 800df74:	460f      	mov	r7, r1
 800df76:	b933      	cbnz	r3, 800df86 <_strtod_l+0xace>
 800df78:	f1ba 0f00 	cmp.w	sl, #0
 800df7c:	d103      	bne.n	800df86 <_strtod_l+0xace>
 800df7e:	f3cb 0513 	ubfx	r5, fp, #0, #20
 800df82:	2d00      	cmp	r5, #0
 800df84:	d06d      	beq.n	800e062 <_strtod_l+0xbaa>
 800df86:	a30a      	add	r3, pc, #40	; (adr r3, 800dfb0 <_strtod_l+0xaf8>)
 800df88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df8c:	4630      	mov	r0, r6
 800df8e:	4639      	mov	r1, r7
 800df90:	f7f2 fddc 	bl	8000b4c <__aeabi_dcmplt>
 800df94:	2800      	cmp	r0, #0
 800df96:	f47f acb8 	bne.w	800d90a <_strtod_l+0x452>
 800df9a:	a307      	add	r3, pc, #28	; (adr r3, 800dfb8 <_strtod_l+0xb00>)
 800df9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfa0:	4630      	mov	r0, r6
 800dfa2:	4639      	mov	r1, r7
 800dfa4:	f7f2 fdf0 	bl	8000b88 <__aeabi_dcmpgt>
 800dfa8:	2800      	cmp	r0, #0
 800dfaa:	f43f af79 	beq.w	800dea0 <_strtod_l+0x9e8>
 800dfae:	e4ac      	b.n	800d90a <_strtod_l+0x452>
 800dfb0:	94a03595 	.word	0x94a03595
 800dfb4:	3fdfffff 	.word	0x3fdfffff
 800dfb8:	35afe535 	.word	0x35afe535
 800dfbc:	3fe00000 	.word	0x3fe00000
 800dfc0:	000fffff 	.word	0x000fffff
 800dfc4:	7ff00000 	.word	0x7ff00000
 800dfc8:	7fefffff 	.word	0x7fefffff
 800dfcc:	39500000 	.word	0x39500000
 800dfd0:	3ff00000 	.word	0x3ff00000
 800dfd4:	7fe00000 	.word	0x7fe00000
 800dfd8:	7c9fffff 	.word	0x7c9fffff
 800dfdc:	3fe00000 	.word	0x3fe00000
 800dfe0:	bff00000 	.word	0xbff00000
 800dfe4:	9b04      	ldr	r3, [sp, #16]
 800dfe6:	b333      	cbz	r3, 800e036 <_strtod_l+0xb7e>
 800dfe8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dfea:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800dfee:	d822      	bhi.n	800e036 <_strtod_l+0xb7e>
 800dff0:	a327      	add	r3, pc, #156	; (adr r3, 800e090 <_strtod_l+0xbd8>)
 800dff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dff6:	4630      	mov	r0, r6
 800dff8:	4639      	mov	r1, r7
 800dffa:	f7f2 fdb1 	bl	8000b60 <__aeabi_dcmple>
 800dffe:	b1a0      	cbz	r0, 800e02a <_strtod_l+0xb72>
 800e000:	4639      	mov	r1, r7
 800e002:	4630      	mov	r0, r6
 800e004:	f7f2 fe08 	bl	8000c18 <__aeabi_d2uiz>
 800e008:	2800      	cmp	r0, #0
 800e00a:	bf08      	it	eq
 800e00c:	2001      	moveq	r0, #1
 800e00e:	f7f2 fab1 	bl	8000574 <__aeabi_ui2d>
 800e012:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e014:	4606      	mov	r6, r0
 800e016:	460f      	mov	r7, r1
 800e018:	bb03      	cbnz	r3, 800e05c <_strtod_l+0xba4>
 800e01a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e01e:	9012      	str	r0, [sp, #72]	; 0x48
 800e020:	9313      	str	r3, [sp, #76]	; 0x4c
 800e022:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800e026:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800e02a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e02c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800e02e:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800e032:	1a9b      	subs	r3, r3, r2
 800e034:	930b      	str	r3, [sp, #44]	; 0x2c
 800e036:	ed9d 0b08 	vldr	d0, [sp, #32]
 800e03a:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 800e03e:	f001 fd4f 	bl	800fae0 <__ulp>
 800e042:	4650      	mov	r0, sl
 800e044:	ec53 2b10 	vmov	r2, r3, d0
 800e048:	4659      	mov	r1, fp
 800e04a:	f7f2 fb0d 	bl	8000668 <__aeabi_dmul>
 800e04e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800e052:	f7f2 f953 	bl	80002fc <__adddf3>
 800e056:	4682      	mov	sl, r0
 800e058:	468b      	mov	fp, r1
 800e05a:	e772      	b.n	800df42 <_strtod_l+0xa8a>
 800e05c:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 800e060:	e7df      	b.n	800e022 <_strtod_l+0xb6a>
 800e062:	a30d      	add	r3, pc, #52	; (adr r3, 800e098 <_strtod_l+0xbe0>)
 800e064:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e068:	f7f2 fd70 	bl	8000b4c <__aeabi_dcmplt>
 800e06c:	e79c      	b.n	800dfa8 <_strtod_l+0xaf0>
 800e06e:	2300      	movs	r3, #0
 800e070:	930d      	str	r3, [sp, #52]	; 0x34
 800e072:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800e074:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800e076:	6013      	str	r3, [r2, #0]
 800e078:	f7ff ba61 	b.w	800d53e <_strtod_l+0x86>
 800e07c:	2b65      	cmp	r3, #101	; 0x65
 800e07e:	f04f 0200 	mov.w	r2, #0
 800e082:	f43f ab4e 	beq.w	800d722 <_strtod_l+0x26a>
 800e086:	2101      	movs	r1, #1
 800e088:	4614      	mov	r4, r2
 800e08a:	9104      	str	r1, [sp, #16]
 800e08c:	f7ff bacb 	b.w	800d626 <_strtod_l+0x16e>
 800e090:	ffc00000 	.word	0xffc00000
 800e094:	41dfffff 	.word	0x41dfffff
 800e098:	94a03595 	.word	0x94a03595
 800e09c:	3fcfffff 	.word	0x3fcfffff

0800e0a0 <_strtod_r>:
 800e0a0:	4b05      	ldr	r3, [pc, #20]	; (800e0b8 <_strtod_r+0x18>)
 800e0a2:	681b      	ldr	r3, [r3, #0]
 800e0a4:	b410      	push	{r4}
 800e0a6:	6a1b      	ldr	r3, [r3, #32]
 800e0a8:	4c04      	ldr	r4, [pc, #16]	; (800e0bc <_strtod_r+0x1c>)
 800e0aa:	2b00      	cmp	r3, #0
 800e0ac:	bf08      	it	eq
 800e0ae:	4623      	moveq	r3, r4
 800e0b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e0b4:	f7ff ba00 	b.w	800d4b8 <_strtod_l>
 800e0b8:	20000018 	.word	0x20000018
 800e0bc:	2000007c 	.word	0x2000007c

0800e0c0 <strtod>:
 800e0c0:	4b07      	ldr	r3, [pc, #28]	; (800e0e0 <strtod+0x20>)
 800e0c2:	4a08      	ldr	r2, [pc, #32]	; (800e0e4 <strtod+0x24>)
 800e0c4:	b410      	push	{r4}
 800e0c6:	681c      	ldr	r4, [r3, #0]
 800e0c8:	6a23      	ldr	r3, [r4, #32]
 800e0ca:	2b00      	cmp	r3, #0
 800e0cc:	bf08      	it	eq
 800e0ce:	4613      	moveq	r3, r2
 800e0d0:	460a      	mov	r2, r1
 800e0d2:	4601      	mov	r1, r0
 800e0d4:	4620      	mov	r0, r4
 800e0d6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e0da:	f7ff b9ed 	b.w	800d4b8 <_strtod_l>
 800e0de:	bf00      	nop
 800e0e0:	20000018 	.word	0x20000018
 800e0e4:	2000007c 	.word	0x2000007c

0800e0e8 <_strtol_l.isra.0>:
 800e0e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e0ec:	4680      	mov	r8, r0
 800e0ee:	4689      	mov	r9, r1
 800e0f0:	4692      	mov	sl, r2
 800e0f2:	461e      	mov	r6, r3
 800e0f4:	460f      	mov	r7, r1
 800e0f6:	463d      	mov	r5, r7
 800e0f8:	9808      	ldr	r0, [sp, #32]
 800e0fa:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e0fe:	f7fe fa15 	bl	800c52c <__locale_ctype_ptr_l>
 800e102:	4420      	add	r0, r4
 800e104:	7843      	ldrb	r3, [r0, #1]
 800e106:	f013 0308 	ands.w	r3, r3, #8
 800e10a:	d132      	bne.n	800e172 <_strtol_l.isra.0+0x8a>
 800e10c:	2c2d      	cmp	r4, #45	; 0x2d
 800e10e:	d132      	bne.n	800e176 <_strtol_l.isra.0+0x8e>
 800e110:	787c      	ldrb	r4, [r7, #1]
 800e112:	1cbd      	adds	r5, r7, #2
 800e114:	2201      	movs	r2, #1
 800e116:	2e00      	cmp	r6, #0
 800e118:	d05d      	beq.n	800e1d6 <_strtol_l.isra.0+0xee>
 800e11a:	2e10      	cmp	r6, #16
 800e11c:	d109      	bne.n	800e132 <_strtol_l.isra.0+0x4a>
 800e11e:	2c30      	cmp	r4, #48	; 0x30
 800e120:	d107      	bne.n	800e132 <_strtol_l.isra.0+0x4a>
 800e122:	782b      	ldrb	r3, [r5, #0]
 800e124:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800e128:	2b58      	cmp	r3, #88	; 0x58
 800e12a:	d14f      	bne.n	800e1cc <_strtol_l.isra.0+0xe4>
 800e12c:	786c      	ldrb	r4, [r5, #1]
 800e12e:	2610      	movs	r6, #16
 800e130:	3502      	adds	r5, #2
 800e132:	2a00      	cmp	r2, #0
 800e134:	bf14      	ite	ne
 800e136:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800e13a:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800e13e:	2700      	movs	r7, #0
 800e140:	fbb1 fcf6 	udiv	ip, r1, r6
 800e144:	4638      	mov	r0, r7
 800e146:	fb06 1e1c 	mls	lr, r6, ip, r1
 800e14a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800e14e:	2b09      	cmp	r3, #9
 800e150:	d817      	bhi.n	800e182 <_strtol_l.isra.0+0x9a>
 800e152:	461c      	mov	r4, r3
 800e154:	42a6      	cmp	r6, r4
 800e156:	dd23      	ble.n	800e1a0 <_strtol_l.isra.0+0xb8>
 800e158:	1c7b      	adds	r3, r7, #1
 800e15a:	d007      	beq.n	800e16c <_strtol_l.isra.0+0x84>
 800e15c:	4584      	cmp	ip, r0
 800e15e:	d31c      	bcc.n	800e19a <_strtol_l.isra.0+0xb2>
 800e160:	d101      	bne.n	800e166 <_strtol_l.isra.0+0x7e>
 800e162:	45a6      	cmp	lr, r4
 800e164:	db19      	blt.n	800e19a <_strtol_l.isra.0+0xb2>
 800e166:	fb00 4006 	mla	r0, r0, r6, r4
 800e16a:	2701      	movs	r7, #1
 800e16c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e170:	e7eb      	b.n	800e14a <_strtol_l.isra.0+0x62>
 800e172:	462f      	mov	r7, r5
 800e174:	e7bf      	b.n	800e0f6 <_strtol_l.isra.0+0xe>
 800e176:	2c2b      	cmp	r4, #43	; 0x2b
 800e178:	bf04      	itt	eq
 800e17a:	1cbd      	addeq	r5, r7, #2
 800e17c:	787c      	ldrbeq	r4, [r7, #1]
 800e17e:	461a      	mov	r2, r3
 800e180:	e7c9      	b.n	800e116 <_strtol_l.isra.0+0x2e>
 800e182:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800e186:	2b19      	cmp	r3, #25
 800e188:	d801      	bhi.n	800e18e <_strtol_l.isra.0+0xa6>
 800e18a:	3c37      	subs	r4, #55	; 0x37
 800e18c:	e7e2      	b.n	800e154 <_strtol_l.isra.0+0x6c>
 800e18e:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800e192:	2b19      	cmp	r3, #25
 800e194:	d804      	bhi.n	800e1a0 <_strtol_l.isra.0+0xb8>
 800e196:	3c57      	subs	r4, #87	; 0x57
 800e198:	e7dc      	b.n	800e154 <_strtol_l.isra.0+0x6c>
 800e19a:	f04f 37ff 	mov.w	r7, #4294967295
 800e19e:	e7e5      	b.n	800e16c <_strtol_l.isra.0+0x84>
 800e1a0:	1c7b      	adds	r3, r7, #1
 800e1a2:	d108      	bne.n	800e1b6 <_strtol_l.isra.0+0xce>
 800e1a4:	2322      	movs	r3, #34	; 0x22
 800e1a6:	f8c8 3000 	str.w	r3, [r8]
 800e1aa:	4608      	mov	r0, r1
 800e1ac:	f1ba 0f00 	cmp.w	sl, #0
 800e1b0:	d107      	bne.n	800e1c2 <_strtol_l.isra.0+0xda>
 800e1b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e1b6:	b102      	cbz	r2, 800e1ba <_strtol_l.isra.0+0xd2>
 800e1b8:	4240      	negs	r0, r0
 800e1ba:	f1ba 0f00 	cmp.w	sl, #0
 800e1be:	d0f8      	beq.n	800e1b2 <_strtol_l.isra.0+0xca>
 800e1c0:	b10f      	cbz	r7, 800e1c6 <_strtol_l.isra.0+0xde>
 800e1c2:	f105 39ff 	add.w	r9, r5, #4294967295
 800e1c6:	f8ca 9000 	str.w	r9, [sl]
 800e1ca:	e7f2      	b.n	800e1b2 <_strtol_l.isra.0+0xca>
 800e1cc:	2430      	movs	r4, #48	; 0x30
 800e1ce:	2e00      	cmp	r6, #0
 800e1d0:	d1af      	bne.n	800e132 <_strtol_l.isra.0+0x4a>
 800e1d2:	2608      	movs	r6, #8
 800e1d4:	e7ad      	b.n	800e132 <_strtol_l.isra.0+0x4a>
 800e1d6:	2c30      	cmp	r4, #48	; 0x30
 800e1d8:	d0a3      	beq.n	800e122 <_strtol_l.isra.0+0x3a>
 800e1da:	260a      	movs	r6, #10
 800e1dc:	e7a9      	b.n	800e132 <_strtol_l.isra.0+0x4a>
	...

0800e1e0 <_strtol_r>:
 800e1e0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e1e2:	4c06      	ldr	r4, [pc, #24]	; (800e1fc <_strtol_r+0x1c>)
 800e1e4:	4d06      	ldr	r5, [pc, #24]	; (800e200 <_strtol_r+0x20>)
 800e1e6:	6824      	ldr	r4, [r4, #0]
 800e1e8:	6a24      	ldr	r4, [r4, #32]
 800e1ea:	2c00      	cmp	r4, #0
 800e1ec:	bf08      	it	eq
 800e1ee:	462c      	moveq	r4, r5
 800e1f0:	9400      	str	r4, [sp, #0]
 800e1f2:	f7ff ff79 	bl	800e0e8 <_strtol_l.isra.0>
 800e1f6:	b003      	add	sp, #12
 800e1f8:	bd30      	pop	{r4, r5, pc}
 800e1fa:	bf00      	nop
 800e1fc:	20000018 	.word	0x20000018
 800e200:	2000007c 	.word	0x2000007c

0800e204 <strtol>:
 800e204:	4b08      	ldr	r3, [pc, #32]	; (800e228 <strtol+0x24>)
 800e206:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e208:	681c      	ldr	r4, [r3, #0]
 800e20a:	4d08      	ldr	r5, [pc, #32]	; (800e22c <strtol+0x28>)
 800e20c:	6a23      	ldr	r3, [r4, #32]
 800e20e:	2b00      	cmp	r3, #0
 800e210:	bf08      	it	eq
 800e212:	462b      	moveq	r3, r5
 800e214:	9300      	str	r3, [sp, #0]
 800e216:	4613      	mov	r3, r2
 800e218:	460a      	mov	r2, r1
 800e21a:	4601      	mov	r1, r0
 800e21c:	4620      	mov	r0, r4
 800e21e:	f7ff ff63 	bl	800e0e8 <_strtol_l.isra.0>
 800e222:	b003      	add	sp, #12
 800e224:	bd30      	pop	{r4, r5, pc}
 800e226:	bf00      	nop
 800e228:	20000018 	.word	0x20000018
 800e22c:	2000007c 	.word	0x2000007c

0800e230 <__ascii_wctomb>:
 800e230:	b149      	cbz	r1, 800e246 <__ascii_wctomb+0x16>
 800e232:	2aff      	cmp	r2, #255	; 0xff
 800e234:	bf85      	ittet	hi
 800e236:	238a      	movhi	r3, #138	; 0x8a
 800e238:	6003      	strhi	r3, [r0, #0]
 800e23a:	700a      	strbls	r2, [r1, #0]
 800e23c:	f04f 30ff 	movhi.w	r0, #4294967295
 800e240:	bf98      	it	ls
 800e242:	2001      	movls	r0, #1
 800e244:	4770      	bx	lr
 800e246:	4608      	mov	r0, r1
 800e248:	4770      	bx	lr

0800e24a <quorem>:
 800e24a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e24e:	6903      	ldr	r3, [r0, #16]
 800e250:	690c      	ldr	r4, [r1, #16]
 800e252:	42a3      	cmp	r3, r4
 800e254:	4680      	mov	r8, r0
 800e256:	f2c0 8082 	blt.w	800e35e <quorem+0x114>
 800e25a:	3c01      	subs	r4, #1
 800e25c:	f101 0714 	add.w	r7, r1, #20
 800e260:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800e264:	f100 0614 	add.w	r6, r0, #20
 800e268:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800e26c:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800e270:	eb06 030c 	add.w	r3, r6, ip
 800e274:	3501      	adds	r5, #1
 800e276:	eb07 090c 	add.w	r9, r7, ip
 800e27a:	9301      	str	r3, [sp, #4]
 800e27c:	fbb0 f5f5 	udiv	r5, r0, r5
 800e280:	b395      	cbz	r5, 800e2e8 <quorem+0x9e>
 800e282:	f04f 0a00 	mov.w	sl, #0
 800e286:	4638      	mov	r0, r7
 800e288:	46b6      	mov	lr, r6
 800e28a:	46d3      	mov	fp, sl
 800e28c:	f850 2b04 	ldr.w	r2, [r0], #4
 800e290:	b293      	uxth	r3, r2
 800e292:	fb05 a303 	mla	r3, r5, r3, sl
 800e296:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e29a:	b29b      	uxth	r3, r3
 800e29c:	ebab 0303 	sub.w	r3, fp, r3
 800e2a0:	0c12      	lsrs	r2, r2, #16
 800e2a2:	f8de b000 	ldr.w	fp, [lr]
 800e2a6:	fb05 a202 	mla	r2, r5, r2, sl
 800e2aa:	fa13 f38b 	uxtah	r3, r3, fp
 800e2ae:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800e2b2:	fa1f fb82 	uxth.w	fp, r2
 800e2b6:	f8de 2000 	ldr.w	r2, [lr]
 800e2ba:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800e2be:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e2c2:	b29b      	uxth	r3, r3
 800e2c4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e2c8:	4581      	cmp	r9, r0
 800e2ca:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800e2ce:	f84e 3b04 	str.w	r3, [lr], #4
 800e2d2:	d2db      	bcs.n	800e28c <quorem+0x42>
 800e2d4:	f856 300c 	ldr.w	r3, [r6, ip]
 800e2d8:	b933      	cbnz	r3, 800e2e8 <quorem+0x9e>
 800e2da:	9b01      	ldr	r3, [sp, #4]
 800e2dc:	3b04      	subs	r3, #4
 800e2de:	429e      	cmp	r6, r3
 800e2e0:	461a      	mov	r2, r3
 800e2e2:	d330      	bcc.n	800e346 <quorem+0xfc>
 800e2e4:	f8c8 4010 	str.w	r4, [r8, #16]
 800e2e8:	4640      	mov	r0, r8
 800e2ea:	f001 fb81 	bl	800f9f0 <__mcmp>
 800e2ee:	2800      	cmp	r0, #0
 800e2f0:	db25      	blt.n	800e33e <quorem+0xf4>
 800e2f2:	3501      	adds	r5, #1
 800e2f4:	4630      	mov	r0, r6
 800e2f6:	f04f 0c00 	mov.w	ip, #0
 800e2fa:	f857 2b04 	ldr.w	r2, [r7], #4
 800e2fe:	f8d0 e000 	ldr.w	lr, [r0]
 800e302:	b293      	uxth	r3, r2
 800e304:	ebac 0303 	sub.w	r3, ip, r3
 800e308:	0c12      	lsrs	r2, r2, #16
 800e30a:	fa13 f38e 	uxtah	r3, r3, lr
 800e30e:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800e312:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e316:	b29b      	uxth	r3, r3
 800e318:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e31c:	45b9      	cmp	r9, r7
 800e31e:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800e322:	f840 3b04 	str.w	r3, [r0], #4
 800e326:	d2e8      	bcs.n	800e2fa <quorem+0xb0>
 800e328:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800e32c:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800e330:	b92a      	cbnz	r2, 800e33e <quorem+0xf4>
 800e332:	3b04      	subs	r3, #4
 800e334:	429e      	cmp	r6, r3
 800e336:	461a      	mov	r2, r3
 800e338:	d30b      	bcc.n	800e352 <quorem+0x108>
 800e33a:	f8c8 4010 	str.w	r4, [r8, #16]
 800e33e:	4628      	mov	r0, r5
 800e340:	b003      	add	sp, #12
 800e342:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e346:	6812      	ldr	r2, [r2, #0]
 800e348:	3b04      	subs	r3, #4
 800e34a:	2a00      	cmp	r2, #0
 800e34c:	d1ca      	bne.n	800e2e4 <quorem+0x9a>
 800e34e:	3c01      	subs	r4, #1
 800e350:	e7c5      	b.n	800e2de <quorem+0x94>
 800e352:	6812      	ldr	r2, [r2, #0]
 800e354:	3b04      	subs	r3, #4
 800e356:	2a00      	cmp	r2, #0
 800e358:	d1ef      	bne.n	800e33a <quorem+0xf0>
 800e35a:	3c01      	subs	r4, #1
 800e35c:	e7ea      	b.n	800e334 <quorem+0xea>
 800e35e:	2000      	movs	r0, #0
 800e360:	e7ee      	b.n	800e340 <quorem+0xf6>
 800e362:	0000      	movs	r0, r0
 800e364:	0000      	movs	r0, r0
	...

0800e368 <_dtoa_r>:
 800e368:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e36c:	ec57 6b10 	vmov	r6, r7, d0
 800e370:	b097      	sub	sp, #92	; 0x5c
 800e372:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800e374:	9106      	str	r1, [sp, #24]
 800e376:	4604      	mov	r4, r0
 800e378:	920b      	str	r2, [sp, #44]	; 0x2c
 800e37a:	9312      	str	r3, [sp, #72]	; 0x48
 800e37c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800e380:	e9cd 6700 	strd	r6, r7, [sp]
 800e384:	b93d      	cbnz	r5, 800e396 <_dtoa_r+0x2e>
 800e386:	2010      	movs	r0, #16
 800e388:	f7fe f8e2 	bl	800c550 <malloc>
 800e38c:	6260      	str	r0, [r4, #36]	; 0x24
 800e38e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800e392:	6005      	str	r5, [r0, #0]
 800e394:	60c5      	str	r5, [r0, #12]
 800e396:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e398:	6819      	ldr	r1, [r3, #0]
 800e39a:	b151      	cbz	r1, 800e3b2 <_dtoa_r+0x4a>
 800e39c:	685a      	ldr	r2, [r3, #4]
 800e39e:	604a      	str	r2, [r1, #4]
 800e3a0:	2301      	movs	r3, #1
 800e3a2:	4093      	lsls	r3, r2
 800e3a4:	608b      	str	r3, [r1, #8]
 800e3a6:	4620      	mov	r0, r4
 800e3a8:	f001 f902 	bl	800f5b0 <_Bfree>
 800e3ac:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e3ae:	2200      	movs	r2, #0
 800e3b0:	601a      	str	r2, [r3, #0]
 800e3b2:	1e3b      	subs	r3, r7, #0
 800e3b4:	bfbb      	ittet	lt
 800e3b6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800e3ba:	9301      	strlt	r3, [sp, #4]
 800e3bc:	2300      	movge	r3, #0
 800e3be:	2201      	movlt	r2, #1
 800e3c0:	bfac      	ite	ge
 800e3c2:	f8c8 3000 	strge.w	r3, [r8]
 800e3c6:	f8c8 2000 	strlt.w	r2, [r8]
 800e3ca:	4baf      	ldr	r3, [pc, #700]	; (800e688 <_dtoa_r+0x320>)
 800e3cc:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800e3d0:	ea33 0308 	bics.w	r3, r3, r8
 800e3d4:	d114      	bne.n	800e400 <_dtoa_r+0x98>
 800e3d6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e3d8:	f242 730f 	movw	r3, #9999	; 0x270f
 800e3dc:	6013      	str	r3, [r2, #0]
 800e3de:	9b00      	ldr	r3, [sp, #0]
 800e3e0:	b923      	cbnz	r3, 800e3ec <_dtoa_r+0x84>
 800e3e2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800e3e6:	2800      	cmp	r0, #0
 800e3e8:	f000 8542 	beq.w	800ee70 <_dtoa_r+0xb08>
 800e3ec:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e3ee:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800e69c <_dtoa_r+0x334>
 800e3f2:	2b00      	cmp	r3, #0
 800e3f4:	f000 8544 	beq.w	800ee80 <_dtoa_r+0xb18>
 800e3f8:	f10b 0303 	add.w	r3, fp, #3
 800e3fc:	f000 bd3e 	b.w	800ee7c <_dtoa_r+0xb14>
 800e400:	e9dd 6700 	ldrd	r6, r7, [sp]
 800e404:	2200      	movs	r2, #0
 800e406:	2300      	movs	r3, #0
 800e408:	4630      	mov	r0, r6
 800e40a:	4639      	mov	r1, r7
 800e40c:	f7f2 fb94 	bl	8000b38 <__aeabi_dcmpeq>
 800e410:	4681      	mov	r9, r0
 800e412:	b168      	cbz	r0, 800e430 <_dtoa_r+0xc8>
 800e414:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e416:	2301      	movs	r3, #1
 800e418:	6013      	str	r3, [r2, #0]
 800e41a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e41c:	2b00      	cmp	r3, #0
 800e41e:	f000 8524 	beq.w	800ee6a <_dtoa_r+0xb02>
 800e422:	4b9a      	ldr	r3, [pc, #616]	; (800e68c <_dtoa_r+0x324>)
 800e424:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800e426:	f103 3bff 	add.w	fp, r3, #4294967295
 800e42a:	6013      	str	r3, [r2, #0]
 800e42c:	f000 bd28 	b.w	800ee80 <_dtoa_r+0xb18>
 800e430:	aa14      	add	r2, sp, #80	; 0x50
 800e432:	a915      	add	r1, sp, #84	; 0x54
 800e434:	ec47 6b10 	vmov	d0, r6, r7
 800e438:	4620      	mov	r0, r4
 800e43a:	f001 fbc7 	bl	800fbcc <__d2b>
 800e43e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800e442:	9004      	str	r0, [sp, #16]
 800e444:	2d00      	cmp	r5, #0
 800e446:	d07c      	beq.n	800e542 <_dtoa_r+0x1da>
 800e448:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800e44c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800e450:	46b2      	mov	sl, r6
 800e452:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800e456:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800e45a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800e45e:	2200      	movs	r2, #0
 800e460:	4b8b      	ldr	r3, [pc, #556]	; (800e690 <_dtoa_r+0x328>)
 800e462:	4650      	mov	r0, sl
 800e464:	4659      	mov	r1, fp
 800e466:	f7f1 ff47 	bl	80002f8 <__aeabi_dsub>
 800e46a:	a381      	add	r3, pc, #516	; (adr r3, 800e670 <_dtoa_r+0x308>)
 800e46c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e470:	f7f2 f8fa 	bl	8000668 <__aeabi_dmul>
 800e474:	a380      	add	r3, pc, #512	; (adr r3, 800e678 <_dtoa_r+0x310>)
 800e476:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e47a:	f7f1 ff3f 	bl	80002fc <__adddf3>
 800e47e:	4606      	mov	r6, r0
 800e480:	4628      	mov	r0, r5
 800e482:	460f      	mov	r7, r1
 800e484:	f7f2 f886 	bl	8000594 <__aeabi_i2d>
 800e488:	a37d      	add	r3, pc, #500	; (adr r3, 800e680 <_dtoa_r+0x318>)
 800e48a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e48e:	f7f2 f8eb 	bl	8000668 <__aeabi_dmul>
 800e492:	4602      	mov	r2, r0
 800e494:	460b      	mov	r3, r1
 800e496:	4630      	mov	r0, r6
 800e498:	4639      	mov	r1, r7
 800e49a:	f7f1 ff2f 	bl	80002fc <__adddf3>
 800e49e:	4606      	mov	r6, r0
 800e4a0:	460f      	mov	r7, r1
 800e4a2:	f7f2 fb91 	bl	8000bc8 <__aeabi_d2iz>
 800e4a6:	2200      	movs	r2, #0
 800e4a8:	4682      	mov	sl, r0
 800e4aa:	2300      	movs	r3, #0
 800e4ac:	4630      	mov	r0, r6
 800e4ae:	4639      	mov	r1, r7
 800e4b0:	f7f2 fb4c 	bl	8000b4c <__aeabi_dcmplt>
 800e4b4:	b148      	cbz	r0, 800e4ca <_dtoa_r+0x162>
 800e4b6:	4650      	mov	r0, sl
 800e4b8:	f7f2 f86c 	bl	8000594 <__aeabi_i2d>
 800e4bc:	4632      	mov	r2, r6
 800e4be:	463b      	mov	r3, r7
 800e4c0:	f7f2 fb3a 	bl	8000b38 <__aeabi_dcmpeq>
 800e4c4:	b908      	cbnz	r0, 800e4ca <_dtoa_r+0x162>
 800e4c6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e4ca:	f1ba 0f16 	cmp.w	sl, #22
 800e4ce:	d859      	bhi.n	800e584 <_dtoa_r+0x21c>
 800e4d0:	4970      	ldr	r1, [pc, #448]	; (800e694 <_dtoa_r+0x32c>)
 800e4d2:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800e4d6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e4da:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e4de:	f7f2 fb53 	bl	8000b88 <__aeabi_dcmpgt>
 800e4e2:	2800      	cmp	r0, #0
 800e4e4:	d050      	beq.n	800e588 <_dtoa_r+0x220>
 800e4e6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e4ea:	2300      	movs	r3, #0
 800e4ec:	930f      	str	r3, [sp, #60]	; 0x3c
 800e4ee:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e4f0:	1b5d      	subs	r5, r3, r5
 800e4f2:	f1b5 0801 	subs.w	r8, r5, #1
 800e4f6:	bf49      	itett	mi
 800e4f8:	f1c5 0301 	rsbmi	r3, r5, #1
 800e4fc:	2300      	movpl	r3, #0
 800e4fe:	9305      	strmi	r3, [sp, #20]
 800e500:	f04f 0800 	movmi.w	r8, #0
 800e504:	bf58      	it	pl
 800e506:	9305      	strpl	r3, [sp, #20]
 800e508:	f1ba 0f00 	cmp.w	sl, #0
 800e50c:	db3e      	blt.n	800e58c <_dtoa_r+0x224>
 800e50e:	2300      	movs	r3, #0
 800e510:	44d0      	add	r8, sl
 800e512:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800e516:	9307      	str	r3, [sp, #28]
 800e518:	9b06      	ldr	r3, [sp, #24]
 800e51a:	2b09      	cmp	r3, #9
 800e51c:	f200 8090 	bhi.w	800e640 <_dtoa_r+0x2d8>
 800e520:	2b05      	cmp	r3, #5
 800e522:	bfc4      	itt	gt
 800e524:	3b04      	subgt	r3, #4
 800e526:	9306      	strgt	r3, [sp, #24]
 800e528:	9b06      	ldr	r3, [sp, #24]
 800e52a:	f1a3 0302 	sub.w	r3, r3, #2
 800e52e:	bfcc      	ite	gt
 800e530:	2500      	movgt	r5, #0
 800e532:	2501      	movle	r5, #1
 800e534:	2b03      	cmp	r3, #3
 800e536:	f200 808f 	bhi.w	800e658 <_dtoa_r+0x2f0>
 800e53a:	e8df f003 	tbb	[pc, r3]
 800e53e:	7f7d      	.short	0x7f7d
 800e540:	7131      	.short	0x7131
 800e542:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800e546:	441d      	add	r5, r3
 800e548:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800e54c:	2820      	cmp	r0, #32
 800e54e:	dd13      	ble.n	800e578 <_dtoa_r+0x210>
 800e550:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800e554:	9b00      	ldr	r3, [sp, #0]
 800e556:	fa08 f800 	lsl.w	r8, r8, r0
 800e55a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800e55e:	fa23 f000 	lsr.w	r0, r3, r0
 800e562:	ea48 0000 	orr.w	r0, r8, r0
 800e566:	f7f2 f805 	bl	8000574 <__aeabi_ui2d>
 800e56a:	2301      	movs	r3, #1
 800e56c:	4682      	mov	sl, r0
 800e56e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800e572:	3d01      	subs	r5, #1
 800e574:	9313      	str	r3, [sp, #76]	; 0x4c
 800e576:	e772      	b.n	800e45e <_dtoa_r+0xf6>
 800e578:	9b00      	ldr	r3, [sp, #0]
 800e57a:	f1c0 0020 	rsb	r0, r0, #32
 800e57e:	fa03 f000 	lsl.w	r0, r3, r0
 800e582:	e7f0      	b.n	800e566 <_dtoa_r+0x1fe>
 800e584:	2301      	movs	r3, #1
 800e586:	e7b1      	b.n	800e4ec <_dtoa_r+0x184>
 800e588:	900f      	str	r0, [sp, #60]	; 0x3c
 800e58a:	e7b0      	b.n	800e4ee <_dtoa_r+0x186>
 800e58c:	9b05      	ldr	r3, [sp, #20]
 800e58e:	eba3 030a 	sub.w	r3, r3, sl
 800e592:	9305      	str	r3, [sp, #20]
 800e594:	f1ca 0300 	rsb	r3, sl, #0
 800e598:	9307      	str	r3, [sp, #28]
 800e59a:	2300      	movs	r3, #0
 800e59c:	930e      	str	r3, [sp, #56]	; 0x38
 800e59e:	e7bb      	b.n	800e518 <_dtoa_r+0x1b0>
 800e5a0:	2301      	movs	r3, #1
 800e5a2:	930a      	str	r3, [sp, #40]	; 0x28
 800e5a4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e5a6:	2b00      	cmp	r3, #0
 800e5a8:	dd59      	ble.n	800e65e <_dtoa_r+0x2f6>
 800e5aa:	9302      	str	r3, [sp, #8]
 800e5ac:	4699      	mov	r9, r3
 800e5ae:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800e5b0:	2200      	movs	r2, #0
 800e5b2:	6072      	str	r2, [r6, #4]
 800e5b4:	2204      	movs	r2, #4
 800e5b6:	f102 0014 	add.w	r0, r2, #20
 800e5ba:	4298      	cmp	r0, r3
 800e5bc:	6871      	ldr	r1, [r6, #4]
 800e5be:	d953      	bls.n	800e668 <_dtoa_r+0x300>
 800e5c0:	4620      	mov	r0, r4
 800e5c2:	f000 ffc1 	bl	800f548 <_Balloc>
 800e5c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e5c8:	6030      	str	r0, [r6, #0]
 800e5ca:	f1b9 0f0e 	cmp.w	r9, #14
 800e5ce:	f8d3 b000 	ldr.w	fp, [r3]
 800e5d2:	f200 80e6 	bhi.w	800e7a2 <_dtoa_r+0x43a>
 800e5d6:	2d00      	cmp	r5, #0
 800e5d8:	f000 80e3 	beq.w	800e7a2 <_dtoa_r+0x43a>
 800e5dc:	ed9d 7b00 	vldr	d7, [sp]
 800e5e0:	f1ba 0f00 	cmp.w	sl, #0
 800e5e4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800e5e8:	dd74      	ble.n	800e6d4 <_dtoa_r+0x36c>
 800e5ea:	4a2a      	ldr	r2, [pc, #168]	; (800e694 <_dtoa_r+0x32c>)
 800e5ec:	f00a 030f 	and.w	r3, sl, #15
 800e5f0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800e5f4:	ed93 7b00 	vldr	d7, [r3]
 800e5f8:	ea4f 162a 	mov.w	r6, sl, asr #4
 800e5fc:	06f0      	lsls	r0, r6, #27
 800e5fe:	ed8d 7b08 	vstr	d7, [sp, #32]
 800e602:	d565      	bpl.n	800e6d0 <_dtoa_r+0x368>
 800e604:	4b24      	ldr	r3, [pc, #144]	; (800e698 <_dtoa_r+0x330>)
 800e606:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800e60a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800e60e:	f7f2 f955 	bl	80008bc <__aeabi_ddiv>
 800e612:	e9cd 0100 	strd	r0, r1, [sp]
 800e616:	f006 060f 	and.w	r6, r6, #15
 800e61a:	2503      	movs	r5, #3
 800e61c:	4f1e      	ldr	r7, [pc, #120]	; (800e698 <_dtoa_r+0x330>)
 800e61e:	e04c      	b.n	800e6ba <_dtoa_r+0x352>
 800e620:	2301      	movs	r3, #1
 800e622:	930a      	str	r3, [sp, #40]	; 0x28
 800e624:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e626:	4453      	add	r3, sl
 800e628:	f103 0901 	add.w	r9, r3, #1
 800e62c:	9302      	str	r3, [sp, #8]
 800e62e:	464b      	mov	r3, r9
 800e630:	2b01      	cmp	r3, #1
 800e632:	bfb8      	it	lt
 800e634:	2301      	movlt	r3, #1
 800e636:	e7ba      	b.n	800e5ae <_dtoa_r+0x246>
 800e638:	2300      	movs	r3, #0
 800e63a:	e7b2      	b.n	800e5a2 <_dtoa_r+0x23a>
 800e63c:	2300      	movs	r3, #0
 800e63e:	e7f0      	b.n	800e622 <_dtoa_r+0x2ba>
 800e640:	2501      	movs	r5, #1
 800e642:	2300      	movs	r3, #0
 800e644:	9306      	str	r3, [sp, #24]
 800e646:	950a      	str	r5, [sp, #40]	; 0x28
 800e648:	f04f 33ff 	mov.w	r3, #4294967295
 800e64c:	9302      	str	r3, [sp, #8]
 800e64e:	4699      	mov	r9, r3
 800e650:	2200      	movs	r2, #0
 800e652:	2312      	movs	r3, #18
 800e654:	920b      	str	r2, [sp, #44]	; 0x2c
 800e656:	e7aa      	b.n	800e5ae <_dtoa_r+0x246>
 800e658:	2301      	movs	r3, #1
 800e65a:	930a      	str	r3, [sp, #40]	; 0x28
 800e65c:	e7f4      	b.n	800e648 <_dtoa_r+0x2e0>
 800e65e:	2301      	movs	r3, #1
 800e660:	9302      	str	r3, [sp, #8]
 800e662:	4699      	mov	r9, r3
 800e664:	461a      	mov	r2, r3
 800e666:	e7f5      	b.n	800e654 <_dtoa_r+0x2ec>
 800e668:	3101      	adds	r1, #1
 800e66a:	6071      	str	r1, [r6, #4]
 800e66c:	0052      	lsls	r2, r2, #1
 800e66e:	e7a2      	b.n	800e5b6 <_dtoa_r+0x24e>
 800e670:	636f4361 	.word	0x636f4361
 800e674:	3fd287a7 	.word	0x3fd287a7
 800e678:	8b60c8b3 	.word	0x8b60c8b3
 800e67c:	3fc68a28 	.word	0x3fc68a28
 800e680:	509f79fb 	.word	0x509f79fb
 800e684:	3fd34413 	.word	0x3fd34413
 800e688:	7ff00000 	.word	0x7ff00000
 800e68c:	0801182c 	.word	0x0801182c
 800e690:	3ff80000 	.word	0x3ff80000
 800e694:	08011730 	.word	0x08011730
 800e698:	08011708 	.word	0x08011708
 800e69c:	08011702 	.word	0x08011702
 800e6a0:	07f1      	lsls	r1, r6, #31
 800e6a2:	d508      	bpl.n	800e6b6 <_dtoa_r+0x34e>
 800e6a4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800e6a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e6ac:	f7f1 ffdc 	bl	8000668 <__aeabi_dmul>
 800e6b0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800e6b4:	3501      	adds	r5, #1
 800e6b6:	1076      	asrs	r6, r6, #1
 800e6b8:	3708      	adds	r7, #8
 800e6ba:	2e00      	cmp	r6, #0
 800e6bc:	d1f0      	bne.n	800e6a0 <_dtoa_r+0x338>
 800e6be:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800e6c2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e6c6:	f7f2 f8f9 	bl	80008bc <__aeabi_ddiv>
 800e6ca:	e9cd 0100 	strd	r0, r1, [sp]
 800e6ce:	e01a      	b.n	800e706 <_dtoa_r+0x39e>
 800e6d0:	2502      	movs	r5, #2
 800e6d2:	e7a3      	b.n	800e61c <_dtoa_r+0x2b4>
 800e6d4:	f000 80a0 	beq.w	800e818 <_dtoa_r+0x4b0>
 800e6d8:	f1ca 0600 	rsb	r6, sl, #0
 800e6dc:	4b9f      	ldr	r3, [pc, #636]	; (800e95c <_dtoa_r+0x5f4>)
 800e6de:	4fa0      	ldr	r7, [pc, #640]	; (800e960 <_dtoa_r+0x5f8>)
 800e6e0:	f006 020f 	and.w	r2, r6, #15
 800e6e4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e6e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6ec:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800e6f0:	f7f1 ffba 	bl	8000668 <__aeabi_dmul>
 800e6f4:	e9cd 0100 	strd	r0, r1, [sp]
 800e6f8:	1136      	asrs	r6, r6, #4
 800e6fa:	2300      	movs	r3, #0
 800e6fc:	2502      	movs	r5, #2
 800e6fe:	2e00      	cmp	r6, #0
 800e700:	d17f      	bne.n	800e802 <_dtoa_r+0x49a>
 800e702:	2b00      	cmp	r3, #0
 800e704:	d1e1      	bne.n	800e6ca <_dtoa_r+0x362>
 800e706:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e708:	2b00      	cmp	r3, #0
 800e70a:	f000 8087 	beq.w	800e81c <_dtoa_r+0x4b4>
 800e70e:	e9dd 6700 	ldrd	r6, r7, [sp]
 800e712:	2200      	movs	r2, #0
 800e714:	4b93      	ldr	r3, [pc, #588]	; (800e964 <_dtoa_r+0x5fc>)
 800e716:	4630      	mov	r0, r6
 800e718:	4639      	mov	r1, r7
 800e71a:	f7f2 fa17 	bl	8000b4c <__aeabi_dcmplt>
 800e71e:	2800      	cmp	r0, #0
 800e720:	d07c      	beq.n	800e81c <_dtoa_r+0x4b4>
 800e722:	f1b9 0f00 	cmp.w	r9, #0
 800e726:	d079      	beq.n	800e81c <_dtoa_r+0x4b4>
 800e728:	9b02      	ldr	r3, [sp, #8]
 800e72a:	2b00      	cmp	r3, #0
 800e72c:	dd35      	ble.n	800e79a <_dtoa_r+0x432>
 800e72e:	f10a 33ff 	add.w	r3, sl, #4294967295
 800e732:	9308      	str	r3, [sp, #32]
 800e734:	4639      	mov	r1, r7
 800e736:	2200      	movs	r2, #0
 800e738:	4b8b      	ldr	r3, [pc, #556]	; (800e968 <_dtoa_r+0x600>)
 800e73a:	4630      	mov	r0, r6
 800e73c:	f7f1 ff94 	bl	8000668 <__aeabi_dmul>
 800e740:	e9cd 0100 	strd	r0, r1, [sp]
 800e744:	9f02      	ldr	r7, [sp, #8]
 800e746:	3501      	adds	r5, #1
 800e748:	4628      	mov	r0, r5
 800e74a:	f7f1 ff23 	bl	8000594 <__aeabi_i2d>
 800e74e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e752:	f7f1 ff89 	bl	8000668 <__aeabi_dmul>
 800e756:	2200      	movs	r2, #0
 800e758:	4b84      	ldr	r3, [pc, #528]	; (800e96c <_dtoa_r+0x604>)
 800e75a:	f7f1 fdcf 	bl	80002fc <__adddf3>
 800e75e:	4605      	mov	r5, r0
 800e760:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800e764:	2f00      	cmp	r7, #0
 800e766:	d15d      	bne.n	800e824 <_dtoa_r+0x4bc>
 800e768:	2200      	movs	r2, #0
 800e76a:	4b81      	ldr	r3, [pc, #516]	; (800e970 <_dtoa_r+0x608>)
 800e76c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e770:	f7f1 fdc2 	bl	80002f8 <__aeabi_dsub>
 800e774:	462a      	mov	r2, r5
 800e776:	4633      	mov	r3, r6
 800e778:	e9cd 0100 	strd	r0, r1, [sp]
 800e77c:	f7f2 fa04 	bl	8000b88 <__aeabi_dcmpgt>
 800e780:	2800      	cmp	r0, #0
 800e782:	f040 8288 	bne.w	800ec96 <_dtoa_r+0x92e>
 800e786:	462a      	mov	r2, r5
 800e788:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800e78c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e790:	f7f2 f9dc 	bl	8000b4c <__aeabi_dcmplt>
 800e794:	2800      	cmp	r0, #0
 800e796:	f040 827c 	bne.w	800ec92 <_dtoa_r+0x92a>
 800e79a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800e79e:	e9cd 2300 	strd	r2, r3, [sp]
 800e7a2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e7a4:	2b00      	cmp	r3, #0
 800e7a6:	f2c0 8150 	blt.w	800ea4a <_dtoa_r+0x6e2>
 800e7aa:	f1ba 0f0e 	cmp.w	sl, #14
 800e7ae:	f300 814c 	bgt.w	800ea4a <_dtoa_r+0x6e2>
 800e7b2:	4b6a      	ldr	r3, [pc, #424]	; (800e95c <_dtoa_r+0x5f4>)
 800e7b4:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800e7b8:	ed93 7b00 	vldr	d7, [r3]
 800e7bc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e7be:	2b00      	cmp	r3, #0
 800e7c0:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e7c4:	f280 80d8 	bge.w	800e978 <_dtoa_r+0x610>
 800e7c8:	f1b9 0f00 	cmp.w	r9, #0
 800e7cc:	f300 80d4 	bgt.w	800e978 <_dtoa_r+0x610>
 800e7d0:	f040 825e 	bne.w	800ec90 <_dtoa_r+0x928>
 800e7d4:	2200      	movs	r2, #0
 800e7d6:	4b66      	ldr	r3, [pc, #408]	; (800e970 <_dtoa_r+0x608>)
 800e7d8:	ec51 0b17 	vmov	r0, r1, d7
 800e7dc:	f7f1 ff44 	bl	8000668 <__aeabi_dmul>
 800e7e0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e7e4:	f7f2 f9c6 	bl	8000b74 <__aeabi_dcmpge>
 800e7e8:	464f      	mov	r7, r9
 800e7ea:	464e      	mov	r6, r9
 800e7ec:	2800      	cmp	r0, #0
 800e7ee:	f040 8234 	bne.w	800ec5a <_dtoa_r+0x8f2>
 800e7f2:	2331      	movs	r3, #49	; 0x31
 800e7f4:	f10b 0501 	add.w	r5, fp, #1
 800e7f8:	f88b 3000 	strb.w	r3, [fp]
 800e7fc:	f10a 0a01 	add.w	sl, sl, #1
 800e800:	e22f      	b.n	800ec62 <_dtoa_r+0x8fa>
 800e802:	07f2      	lsls	r2, r6, #31
 800e804:	d505      	bpl.n	800e812 <_dtoa_r+0x4aa>
 800e806:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e80a:	f7f1 ff2d 	bl	8000668 <__aeabi_dmul>
 800e80e:	3501      	adds	r5, #1
 800e810:	2301      	movs	r3, #1
 800e812:	1076      	asrs	r6, r6, #1
 800e814:	3708      	adds	r7, #8
 800e816:	e772      	b.n	800e6fe <_dtoa_r+0x396>
 800e818:	2502      	movs	r5, #2
 800e81a:	e774      	b.n	800e706 <_dtoa_r+0x39e>
 800e81c:	f8cd a020 	str.w	sl, [sp, #32]
 800e820:	464f      	mov	r7, r9
 800e822:	e791      	b.n	800e748 <_dtoa_r+0x3e0>
 800e824:	4b4d      	ldr	r3, [pc, #308]	; (800e95c <_dtoa_r+0x5f4>)
 800e826:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e82a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800e82e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e830:	2b00      	cmp	r3, #0
 800e832:	d047      	beq.n	800e8c4 <_dtoa_r+0x55c>
 800e834:	4602      	mov	r2, r0
 800e836:	460b      	mov	r3, r1
 800e838:	2000      	movs	r0, #0
 800e83a:	494e      	ldr	r1, [pc, #312]	; (800e974 <_dtoa_r+0x60c>)
 800e83c:	f7f2 f83e 	bl	80008bc <__aeabi_ddiv>
 800e840:	462a      	mov	r2, r5
 800e842:	4633      	mov	r3, r6
 800e844:	f7f1 fd58 	bl	80002f8 <__aeabi_dsub>
 800e848:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800e84c:	465d      	mov	r5, fp
 800e84e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e852:	f7f2 f9b9 	bl	8000bc8 <__aeabi_d2iz>
 800e856:	4606      	mov	r6, r0
 800e858:	f7f1 fe9c 	bl	8000594 <__aeabi_i2d>
 800e85c:	4602      	mov	r2, r0
 800e85e:	460b      	mov	r3, r1
 800e860:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e864:	f7f1 fd48 	bl	80002f8 <__aeabi_dsub>
 800e868:	3630      	adds	r6, #48	; 0x30
 800e86a:	f805 6b01 	strb.w	r6, [r5], #1
 800e86e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800e872:	e9cd 0100 	strd	r0, r1, [sp]
 800e876:	f7f2 f969 	bl	8000b4c <__aeabi_dcmplt>
 800e87a:	2800      	cmp	r0, #0
 800e87c:	d163      	bne.n	800e946 <_dtoa_r+0x5de>
 800e87e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e882:	2000      	movs	r0, #0
 800e884:	4937      	ldr	r1, [pc, #220]	; (800e964 <_dtoa_r+0x5fc>)
 800e886:	f7f1 fd37 	bl	80002f8 <__aeabi_dsub>
 800e88a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800e88e:	f7f2 f95d 	bl	8000b4c <__aeabi_dcmplt>
 800e892:	2800      	cmp	r0, #0
 800e894:	f040 80b7 	bne.w	800ea06 <_dtoa_r+0x69e>
 800e898:	eba5 030b 	sub.w	r3, r5, fp
 800e89c:	429f      	cmp	r7, r3
 800e89e:	f77f af7c 	ble.w	800e79a <_dtoa_r+0x432>
 800e8a2:	2200      	movs	r2, #0
 800e8a4:	4b30      	ldr	r3, [pc, #192]	; (800e968 <_dtoa_r+0x600>)
 800e8a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800e8aa:	f7f1 fedd 	bl	8000668 <__aeabi_dmul>
 800e8ae:	2200      	movs	r2, #0
 800e8b0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800e8b4:	4b2c      	ldr	r3, [pc, #176]	; (800e968 <_dtoa_r+0x600>)
 800e8b6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e8ba:	f7f1 fed5 	bl	8000668 <__aeabi_dmul>
 800e8be:	e9cd 0100 	strd	r0, r1, [sp]
 800e8c2:	e7c4      	b.n	800e84e <_dtoa_r+0x4e6>
 800e8c4:	462a      	mov	r2, r5
 800e8c6:	4633      	mov	r3, r6
 800e8c8:	f7f1 fece 	bl	8000668 <__aeabi_dmul>
 800e8cc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800e8d0:	eb0b 0507 	add.w	r5, fp, r7
 800e8d4:	465e      	mov	r6, fp
 800e8d6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e8da:	f7f2 f975 	bl	8000bc8 <__aeabi_d2iz>
 800e8de:	4607      	mov	r7, r0
 800e8e0:	f7f1 fe58 	bl	8000594 <__aeabi_i2d>
 800e8e4:	3730      	adds	r7, #48	; 0x30
 800e8e6:	4602      	mov	r2, r0
 800e8e8:	460b      	mov	r3, r1
 800e8ea:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e8ee:	f7f1 fd03 	bl	80002f8 <__aeabi_dsub>
 800e8f2:	f806 7b01 	strb.w	r7, [r6], #1
 800e8f6:	42ae      	cmp	r6, r5
 800e8f8:	e9cd 0100 	strd	r0, r1, [sp]
 800e8fc:	f04f 0200 	mov.w	r2, #0
 800e900:	d126      	bne.n	800e950 <_dtoa_r+0x5e8>
 800e902:	4b1c      	ldr	r3, [pc, #112]	; (800e974 <_dtoa_r+0x60c>)
 800e904:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800e908:	f7f1 fcf8 	bl	80002fc <__adddf3>
 800e90c:	4602      	mov	r2, r0
 800e90e:	460b      	mov	r3, r1
 800e910:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e914:	f7f2 f938 	bl	8000b88 <__aeabi_dcmpgt>
 800e918:	2800      	cmp	r0, #0
 800e91a:	d174      	bne.n	800ea06 <_dtoa_r+0x69e>
 800e91c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800e920:	2000      	movs	r0, #0
 800e922:	4914      	ldr	r1, [pc, #80]	; (800e974 <_dtoa_r+0x60c>)
 800e924:	f7f1 fce8 	bl	80002f8 <__aeabi_dsub>
 800e928:	4602      	mov	r2, r0
 800e92a:	460b      	mov	r3, r1
 800e92c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e930:	f7f2 f90c 	bl	8000b4c <__aeabi_dcmplt>
 800e934:	2800      	cmp	r0, #0
 800e936:	f43f af30 	beq.w	800e79a <_dtoa_r+0x432>
 800e93a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800e93e:	2b30      	cmp	r3, #48	; 0x30
 800e940:	f105 32ff 	add.w	r2, r5, #4294967295
 800e944:	d002      	beq.n	800e94c <_dtoa_r+0x5e4>
 800e946:	f8dd a020 	ldr.w	sl, [sp, #32]
 800e94a:	e04a      	b.n	800e9e2 <_dtoa_r+0x67a>
 800e94c:	4615      	mov	r5, r2
 800e94e:	e7f4      	b.n	800e93a <_dtoa_r+0x5d2>
 800e950:	4b05      	ldr	r3, [pc, #20]	; (800e968 <_dtoa_r+0x600>)
 800e952:	f7f1 fe89 	bl	8000668 <__aeabi_dmul>
 800e956:	e9cd 0100 	strd	r0, r1, [sp]
 800e95a:	e7bc      	b.n	800e8d6 <_dtoa_r+0x56e>
 800e95c:	08011730 	.word	0x08011730
 800e960:	08011708 	.word	0x08011708
 800e964:	3ff00000 	.word	0x3ff00000
 800e968:	40240000 	.word	0x40240000
 800e96c:	401c0000 	.word	0x401c0000
 800e970:	40140000 	.word	0x40140000
 800e974:	3fe00000 	.word	0x3fe00000
 800e978:	e9dd 6700 	ldrd	r6, r7, [sp]
 800e97c:	465d      	mov	r5, fp
 800e97e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e982:	4630      	mov	r0, r6
 800e984:	4639      	mov	r1, r7
 800e986:	f7f1 ff99 	bl	80008bc <__aeabi_ddiv>
 800e98a:	f7f2 f91d 	bl	8000bc8 <__aeabi_d2iz>
 800e98e:	4680      	mov	r8, r0
 800e990:	f7f1 fe00 	bl	8000594 <__aeabi_i2d>
 800e994:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e998:	f7f1 fe66 	bl	8000668 <__aeabi_dmul>
 800e99c:	4602      	mov	r2, r0
 800e99e:	460b      	mov	r3, r1
 800e9a0:	4630      	mov	r0, r6
 800e9a2:	4639      	mov	r1, r7
 800e9a4:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800e9a8:	f7f1 fca6 	bl	80002f8 <__aeabi_dsub>
 800e9ac:	f805 6b01 	strb.w	r6, [r5], #1
 800e9b0:	eba5 060b 	sub.w	r6, r5, fp
 800e9b4:	45b1      	cmp	r9, r6
 800e9b6:	4602      	mov	r2, r0
 800e9b8:	460b      	mov	r3, r1
 800e9ba:	d139      	bne.n	800ea30 <_dtoa_r+0x6c8>
 800e9bc:	f7f1 fc9e 	bl	80002fc <__adddf3>
 800e9c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e9c4:	4606      	mov	r6, r0
 800e9c6:	460f      	mov	r7, r1
 800e9c8:	f7f2 f8de 	bl	8000b88 <__aeabi_dcmpgt>
 800e9cc:	b9c8      	cbnz	r0, 800ea02 <_dtoa_r+0x69a>
 800e9ce:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e9d2:	4630      	mov	r0, r6
 800e9d4:	4639      	mov	r1, r7
 800e9d6:	f7f2 f8af 	bl	8000b38 <__aeabi_dcmpeq>
 800e9da:	b110      	cbz	r0, 800e9e2 <_dtoa_r+0x67a>
 800e9dc:	f018 0f01 	tst.w	r8, #1
 800e9e0:	d10f      	bne.n	800ea02 <_dtoa_r+0x69a>
 800e9e2:	9904      	ldr	r1, [sp, #16]
 800e9e4:	4620      	mov	r0, r4
 800e9e6:	f000 fde3 	bl	800f5b0 <_Bfree>
 800e9ea:	2300      	movs	r3, #0
 800e9ec:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e9ee:	702b      	strb	r3, [r5, #0]
 800e9f0:	f10a 0301 	add.w	r3, sl, #1
 800e9f4:	6013      	str	r3, [r2, #0]
 800e9f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e9f8:	2b00      	cmp	r3, #0
 800e9fa:	f000 8241 	beq.w	800ee80 <_dtoa_r+0xb18>
 800e9fe:	601d      	str	r5, [r3, #0]
 800ea00:	e23e      	b.n	800ee80 <_dtoa_r+0xb18>
 800ea02:	f8cd a020 	str.w	sl, [sp, #32]
 800ea06:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800ea0a:	2a39      	cmp	r2, #57	; 0x39
 800ea0c:	f105 33ff 	add.w	r3, r5, #4294967295
 800ea10:	d108      	bne.n	800ea24 <_dtoa_r+0x6bc>
 800ea12:	459b      	cmp	fp, r3
 800ea14:	d10a      	bne.n	800ea2c <_dtoa_r+0x6c4>
 800ea16:	9b08      	ldr	r3, [sp, #32]
 800ea18:	3301      	adds	r3, #1
 800ea1a:	9308      	str	r3, [sp, #32]
 800ea1c:	2330      	movs	r3, #48	; 0x30
 800ea1e:	f88b 3000 	strb.w	r3, [fp]
 800ea22:	465b      	mov	r3, fp
 800ea24:	781a      	ldrb	r2, [r3, #0]
 800ea26:	3201      	adds	r2, #1
 800ea28:	701a      	strb	r2, [r3, #0]
 800ea2a:	e78c      	b.n	800e946 <_dtoa_r+0x5de>
 800ea2c:	461d      	mov	r5, r3
 800ea2e:	e7ea      	b.n	800ea06 <_dtoa_r+0x69e>
 800ea30:	2200      	movs	r2, #0
 800ea32:	4b9b      	ldr	r3, [pc, #620]	; (800eca0 <_dtoa_r+0x938>)
 800ea34:	f7f1 fe18 	bl	8000668 <__aeabi_dmul>
 800ea38:	2200      	movs	r2, #0
 800ea3a:	2300      	movs	r3, #0
 800ea3c:	4606      	mov	r6, r0
 800ea3e:	460f      	mov	r7, r1
 800ea40:	f7f2 f87a 	bl	8000b38 <__aeabi_dcmpeq>
 800ea44:	2800      	cmp	r0, #0
 800ea46:	d09a      	beq.n	800e97e <_dtoa_r+0x616>
 800ea48:	e7cb      	b.n	800e9e2 <_dtoa_r+0x67a>
 800ea4a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ea4c:	2a00      	cmp	r2, #0
 800ea4e:	f000 808b 	beq.w	800eb68 <_dtoa_r+0x800>
 800ea52:	9a06      	ldr	r2, [sp, #24]
 800ea54:	2a01      	cmp	r2, #1
 800ea56:	dc6e      	bgt.n	800eb36 <_dtoa_r+0x7ce>
 800ea58:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800ea5a:	2a00      	cmp	r2, #0
 800ea5c:	d067      	beq.n	800eb2e <_dtoa_r+0x7c6>
 800ea5e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800ea62:	9f07      	ldr	r7, [sp, #28]
 800ea64:	9d05      	ldr	r5, [sp, #20]
 800ea66:	9a05      	ldr	r2, [sp, #20]
 800ea68:	2101      	movs	r1, #1
 800ea6a:	441a      	add	r2, r3
 800ea6c:	4620      	mov	r0, r4
 800ea6e:	9205      	str	r2, [sp, #20]
 800ea70:	4498      	add	r8, r3
 800ea72:	f000 fe7b 	bl	800f76c <__i2b>
 800ea76:	4606      	mov	r6, r0
 800ea78:	2d00      	cmp	r5, #0
 800ea7a:	dd0c      	ble.n	800ea96 <_dtoa_r+0x72e>
 800ea7c:	f1b8 0f00 	cmp.w	r8, #0
 800ea80:	dd09      	ble.n	800ea96 <_dtoa_r+0x72e>
 800ea82:	4545      	cmp	r5, r8
 800ea84:	9a05      	ldr	r2, [sp, #20]
 800ea86:	462b      	mov	r3, r5
 800ea88:	bfa8      	it	ge
 800ea8a:	4643      	movge	r3, r8
 800ea8c:	1ad2      	subs	r2, r2, r3
 800ea8e:	9205      	str	r2, [sp, #20]
 800ea90:	1aed      	subs	r5, r5, r3
 800ea92:	eba8 0803 	sub.w	r8, r8, r3
 800ea96:	9b07      	ldr	r3, [sp, #28]
 800ea98:	b1eb      	cbz	r3, 800ead6 <_dtoa_r+0x76e>
 800ea9a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ea9c:	2b00      	cmp	r3, #0
 800ea9e:	d067      	beq.n	800eb70 <_dtoa_r+0x808>
 800eaa0:	b18f      	cbz	r7, 800eac6 <_dtoa_r+0x75e>
 800eaa2:	4631      	mov	r1, r6
 800eaa4:	463a      	mov	r2, r7
 800eaa6:	4620      	mov	r0, r4
 800eaa8:	f000 ff00 	bl	800f8ac <__pow5mult>
 800eaac:	9a04      	ldr	r2, [sp, #16]
 800eaae:	4601      	mov	r1, r0
 800eab0:	4606      	mov	r6, r0
 800eab2:	4620      	mov	r0, r4
 800eab4:	f000 fe63 	bl	800f77e <__multiply>
 800eab8:	9904      	ldr	r1, [sp, #16]
 800eaba:	9008      	str	r0, [sp, #32]
 800eabc:	4620      	mov	r0, r4
 800eabe:	f000 fd77 	bl	800f5b0 <_Bfree>
 800eac2:	9b08      	ldr	r3, [sp, #32]
 800eac4:	9304      	str	r3, [sp, #16]
 800eac6:	9b07      	ldr	r3, [sp, #28]
 800eac8:	1bda      	subs	r2, r3, r7
 800eaca:	d004      	beq.n	800ead6 <_dtoa_r+0x76e>
 800eacc:	9904      	ldr	r1, [sp, #16]
 800eace:	4620      	mov	r0, r4
 800ead0:	f000 feec 	bl	800f8ac <__pow5mult>
 800ead4:	9004      	str	r0, [sp, #16]
 800ead6:	2101      	movs	r1, #1
 800ead8:	4620      	mov	r0, r4
 800eada:	f000 fe47 	bl	800f76c <__i2b>
 800eade:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800eae0:	4607      	mov	r7, r0
 800eae2:	2b00      	cmp	r3, #0
 800eae4:	f000 81d0 	beq.w	800ee88 <_dtoa_r+0xb20>
 800eae8:	461a      	mov	r2, r3
 800eaea:	4601      	mov	r1, r0
 800eaec:	4620      	mov	r0, r4
 800eaee:	f000 fedd 	bl	800f8ac <__pow5mult>
 800eaf2:	9b06      	ldr	r3, [sp, #24]
 800eaf4:	2b01      	cmp	r3, #1
 800eaf6:	4607      	mov	r7, r0
 800eaf8:	dc40      	bgt.n	800eb7c <_dtoa_r+0x814>
 800eafa:	9b00      	ldr	r3, [sp, #0]
 800eafc:	2b00      	cmp	r3, #0
 800eafe:	d139      	bne.n	800eb74 <_dtoa_r+0x80c>
 800eb00:	9b01      	ldr	r3, [sp, #4]
 800eb02:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800eb06:	2b00      	cmp	r3, #0
 800eb08:	d136      	bne.n	800eb78 <_dtoa_r+0x810>
 800eb0a:	9b01      	ldr	r3, [sp, #4]
 800eb0c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800eb10:	0d1b      	lsrs	r3, r3, #20
 800eb12:	051b      	lsls	r3, r3, #20
 800eb14:	b12b      	cbz	r3, 800eb22 <_dtoa_r+0x7ba>
 800eb16:	9b05      	ldr	r3, [sp, #20]
 800eb18:	3301      	adds	r3, #1
 800eb1a:	9305      	str	r3, [sp, #20]
 800eb1c:	f108 0801 	add.w	r8, r8, #1
 800eb20:	2301      	movs	r3, #1
 800eb22:	9307      	str	r3, [sp, #28]
 800eb24:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800eb26:	2b00      	cmp	r3, #0
 800eb28:	d12a      	bne.n	800eb80 <_dtoa_r+0x818>
 800eb2a:	2001      	movs	r0, #1
 800eb2c:	e030      	b.n	800eb90 <_dtoa_r+0x828>
 800eb2e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800eb30:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800eb34:	e795      	b.n	800ea62 <_dtoa_r+0x6fa>
 800eb36:	9b07      	ldr	r3, [sp, #28]
 800eb38:	f109 37ff 	add.w	r7, r9, #4294967295
 800eb3c:	42bb      	cmp	r3, r7
 800eb3e:	bfbf      	itttt	lt
 800eb40:	9b07      	ldrlt	r3, [sp, #28]
 800eb42:	9707      	strlt	r7, [sp, #28]
 800eb44:	1afa      	sublt	r2, r7, r3
 800eb46:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800eb48:	bfbb      	ittet	lt
 800eb4a:	189b      	addlt	r3, r3, r2
 800eb4c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800eb4e:	1bdf      	subge	r7, r3, r7
 800eb50:	2700      	movlt	r7, #0
 800eb52:	f1b9 0f00 	cmp.w	r9, #0
 800eb56:	bfb5      	itete	lt
 800eb58:	9b05      	ldrlt	r3, [sp, #20]
 800eb5a:	9d05      	ldrge	r5, [sp, #20]
 800eb5c:	eba3 0509 	sublt.w	r5, r3, r9
 800eb60:	464b      	movge	r3, r9
 800eb62:	bfb8      	it	lt
 800eb64:	2300      	movlt	r3, #0
 800eb66:	e77e      	b.n	800ea66 <_dtoa_r+0x6fe>
 800eb68:	9f07      	ldr	r7, [sp, #28]
 800eb6a:	9d05      	ldr	r5, [sp, #20]
 800eb6c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800eb6e:	e783      	b.n	800ea78 <_dtoa_r+0x710>
 800eb70:	9a07      	ldr	r2, [sp, #28]
 800eb72:	e7ab      	b.n	800eacc <_dtoa_r+0x764>
 800eb74:	2300      	movs	r3, #0
 800eb76:	e7d4      	b.n	800eb22 <_dtoa_r+0x7ba>
 800eb78:	9b00      	ldr	r3, [sp, #0]
 800eb7a:	e7d2      	b.n	800eb22 <_dtoa_r+0x7ba>
 800eb7c:	2300      	movs	r3, #0
 800eb7e:	9307      	str	r3, [sp, #28]
 800eb80:	693b      	ldr	r3, [r7, #16]
 800eb82:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800eb86:	6918      	ldr	r0, [r3, #16]
 800eb88:	f000 fda2 	bl	800f6d0 <__hi0bits>
 800eb8c:	f1c0 0020 	rsb	r0, r0, #32
 800eb90:	4440      	add	r0, r8
 800eb92:	f010 001f 	ands.w	r0, r0, #31
 800eb96:	d047      	beq.n	800ec28 <_dtoa_r+0x8c0>
 800eb98:	f1c0 0320 	rsb	r3, r0, #32
 800eb9c:	2b04      	cmp	r3, #4
 800eb9e:	dd3b      	ble.n	800ec18 <_dtoa_r+0x8b0>
 800eba0:	9b05      	ldr	r3, [sp, #20]
 800eba2:	f1c0 001c 	rsb	r0, r0, #28
 800eba6:	4403      	add	r3, r0
 800eba8:	9305      	str	r3, [sp, #20]
 800ebaa:	4405      	add	r5, r0
 800ebac:	4480      	add	r8, r0
 800ebae:	9b05      	ldr	r3, [sp, #20]
 800ebb0:	2b00      	cmp	r3, #0
 800ebb2:	dd05      	ble.n	800ebc0 <_dtoa_r+0x858>
 800ebb4:	461a      	mov	r2, r3
 800ebb6:	9904      	ldr	r1, [sp, #16]
 800ebb8:	4620      	mov	r0, r4
 800ebba:	f000 fec5 	bl	800f948 <__lshift>
 800ebbe:	9004      	str	r0, [sp, #16]
 800ebc0:	f1b8 0f00 	cmp.w	r8, #0
 800ebc4:	dd05      	ble.n	800ebd2 <_dtoa_r+0x86a>
 800ebc6:	4639      	mov	r1, r7
 800ebc8:	4642      	mov	r2, r8
 800ebca:	4620      	mov	r0, r4
 800ebcc:	f000 febc 	bl	800f948 <__lshift>
 800ebd0:	4607      	mov	r7, r0
 800ebd2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ebd4:	b353      	cbz	r3, 800ec2c <_dtoa_r+0x8c4>
 800ebd6:	4639      	mov	r1, r7
 800ebd8:	9804      	ldr	r0, [sp, #16]
 800ebda:	f000 ff09 	bl	800f9f0 <__mcmp>
 800ebde:	2800      	cmp	r0, #0
 800ebe0:	da24      	bge.n	800ec2c <_dtoa_r+0x8c4>
 800ebe2:	2300      	movs	r3, #0
 800ebe4:	220a      	movs	r2, #10
 800ebe6:	9904      	ldr	r1, [sp, #16]
 800ebe8:	4620      	mov	r0, r4
 800ebea:	f000 fcf8 	bl	800f5de <__multadd>
 800ebee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ebf0:	9004      	str	r0, [sp, #16]
 800ebf2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ebf6:	2b00      	cmp	r3, #0
 800ebf8:	f000 814d 	beq.w	800ee96 <_dtoa_r+0xb2e>
 800ebfc:	2300      	movs	r3, #0
 800ebfe:	4631      	mov	r1, r6
 800ec00:	220a      	movs	r2, #10
 800ec02:	4620      	mov	r0, r4
 800ec04:	f000 fceb 	bl	800f5de <__multadd>
 800ec08:	9b02      	ldr	r3, [sp, #8]
 800ec0a:	2b00      	cmp	r3, #0
 800ec0c:	4606      	mov	r6, r0
 800ec0e:	dc4f      	bgt.n	800ecb0 <_dtoa_r+0x948>
 800ec10:	9b06      	ldr	r3, [sp, #24]
 800ec12:	2b02      	cmp	r3, #2
 800ec14:	dd4c      	ble.n	800ecb0 <_dtoa_r+0x948>
 800ec16:	e011      	b.n	800ec3c <_dtoa_r+0x8d4>
 800ec18:	d0c9      	beq.n	800ebae <_dtoa_r+0x846>
 800ec1a:	9a05      	ldr	r2, [sp, #20]
 800ec1c:	331c      	adds	r3, #28
 800ec1e:	441a      	add	r2, r3
 800ec20:	9205      	str	r2, [sp, #20]
 800ec22:	441d      	add	r5, r3
 800ec24:	4498      	add	r8, r3
 800ec26:	e7c2      	b.n	800ebae <_dtoa_r+0x846>
 800ec28:	4603      	mov	r3, r0
 800ec2a:	e7f6      	b.n	800ec1a <_dtoa_r+0x8b2>
 800ec2c:	f1b9 0f00 	cmp.w	r9, #0
 800ec30:	dc38      	bgt.n	800eca4 <_dtoa_r+0x93c>
 800ec32:	9b06      	ldr	r3, [sp, #24]
 800ec34:	2b02      	cmp	r3, #2
 800ec36:	dd35      	ble.n	800eca4 <_dtoa_r+0x93c>
 800ec38:	f8cd 9008 	str.w	r9, [sp, #8]
 800ec3c:	9b02      	ldr	r3, [sp, #8]
 800ec3e:	b963      	cbnz	r3, 800ec5a <_dtoa_r+0x8f2>
 800ec40:	4639      	mov	r1, r7
 800ec42:	2205      	movs	r2, #5
 800ec44:	4620      	mov	r0, r4
 800ec46:	f000 fcca 	bl	800f5de <__multadd>
 800ec4a:	4601      	mov	r1, r0
 800ec4c:	4607      	mov	r7, r0
 800ec4e:	9804      	ldr	r0, [sp, #16]
 800ec50:	f000 fece 	bl	800f9f0 <__mcmp>
 800ec54:	2800      	cmp	r0, #0
 800ec56:	f73f adcc 	bgt.w	800e7f2 <_dtoa_r+0x48a>
 800ec5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ec5c:	465d      	mov	r5, fp
 800ec5e:	ea6f 0a03 	mvn.w	sl, r3
 800ec62:	f04f 0900 	mov.w	r9, #0
 800ec66:	4639      	mov	r1, r7
 800ec68:	4620      	mov	r0, r4
 800ec6a:	f000 fca1 	bl	800f5b0 <_Bfree>
 800ec6e:	2e00      	cmp	r6, #0
 800ec70:	f43f aeb7 	beq.w	800e9e2 <_dtoa_r+0x67a>
 800ec74:	f1b9 0f00 	cmp.w	r9, #0
 800ec78:	d005      	beq.n	800ec86 <_dtoa_r+0x91e>
 800ec7a:	45b1      	cmp	r9, r6
 800ec7c:	d003      	beq.n	800ec86 <_dtoa_r+0x91e>
 800ec7e:	4649      	mov	r1, r9
 800ec80:	4620      	mov	r0, r4
 800ec82:	f000 fc95 	bl	800f5b0 <_Bfree>
 800ec86:	4631      	mov	r1, r6
 800ec88:	4620      	mov	r0, r4
 800ec8a:	f000 fc91 	bl	800f5b0 <_Bfree>
 800ec8e:	e6a8      	b.n	800e9e2 <_dtoa_r+0x67a>
 800ec90:	2700      	movs	r7, #0
 800ec92:	463e      	mov	r6, r7
 800ec94:	e7e1      	b.n	800ec5a <_dtoa_r+0x8f2>
 800ec96:	f8dd a020 	ldr.w	sl, [sp, #32]
 800ec9a:	463e      	mov	r6, r7
 800ec9c:	e5a9      	b.n	800e7f2 <_dtoa_r+0x48a>
 800ec9e:	bf00      	nop
 800eca0:	40240000 	.word	0x40240000
 800eca4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800eca6:	f8cd 9008 	str.w	r9, [sp, #8]
 800ecaa:	2b00      	cmp	r3, #0
 800ecac:	f000 80fa 	beq.w	800eea4 <_dtoa_r+0xb3c>
 800ecb0:	2d00      	cmp	r5, #0
 800ecb2:	dd05      	ble.n	800ecc0 <_dtoa_r+0x958>
 800ecb4:	4631      	mov	r1, r6
 800ecb6:	462a      	mov	r2, r5
 800ecb8:	4620      	mov	r0, r4
 800ecba:	f000 fe45 	bl	800f948 <__lshift>
 800ecbe:	4606      	mov	r6, r0
 800ecc0:	9b07      	ldr	r3, [sp, #28]
 800ecc2:	2b00      	cmp	r3, #0
 800ecc4:	d04c      	beq.n	800ed60 <_dtoa_r+0x9f8>
 800ecc6:	6871      	ldr	r1, [r6, #4]
 800ecc8:	4620      	mov	r0, r4
 800ecca:	f000 fc3d 	bl	800f548 <_Balloc>
 800ecce:	6932      	ldr	r2, [r6, #16]
 800ecd0:	3202      	adds	r2, #2
 800ecd2:	4605      	mov	r5, r0
 800ecd4:	0092      	lsls	r2, r2, #2
 800ecd6:	f106 010c 	add.w	r1, r6, #12
 800ecda:	300c      	adds	r0, #12
 800ecdc:	f7fd fc5a 	bl	800c594 <memcpy>
 800ece0:	2201      	movs	r2, #1
 800ece2:	4629      	mov	r1, r5
 800ece4:	4620      	mov	r0, r4
 800ece6:	f000 fe2f 	bl	800f948 <__lshift>
 800ecea:	9b00      	ldr	r3, [sp, #0]
 800ecec:	f8cd b014 	str.w	fp, [sp, #20]
 800ecf0:	f003 0301 	and.w	r3, r3, #1
 800ecf4:	46b1      	mov	r9, r6
 800ecf6:	9307      	str	r3, [sp, #28]
 800ecf8:	4606      	mov	r6, r0
 800ecfa:	4639      	mov	r1, r7
 800ecfc:	9804      	ldr	r0, [sp, #16]
 800ecfe:	f7ff faa4 	bl	800e24a <quorem>
 800ed02:	4649      	mov	r1, r9
 800ed04:	4605      	mov	r5, r0
 800ed06:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800ed0a:	9804      	ldr	r0, [sp, #16]
 800ed0c:	f000 fe70 	bl	800f9f0 <__mcmp>
 800ed10:	4632      	mov	r2, r6
 800ed12:	9000      	str	r0, [sp, #0]
 800ed14:	4639      	mov	r1, r7
 800ed16:	4620      	mov	r0, r4
 800ed18:	f000 fe84 	bl	800fa24 <__mdiff>
 800ed1c:	68c3      	ldr	r3, [r0, #12]
 800ed1e:	4602      	mov	r2, r0
 800ed20:	bb03      	cbnz	r3, 800ed64 <_dtoa_r+0x9fc>
 800ed22:	4601      	mov	r1, r0
 800ed24:	9008      	str	r0, [sp, #32]
 800ed26:	9804      	ldr	r0, [sp, #16]
 800ed28:	f000 fe62 	bl	800f9f0 <__mcmp>
 800ed2c:	9a08      	ldr	r2, [sp, #32]
 800ed2e:	4603      	mov	r3, r0
 800ed30:	4611      	mov	r1, r2
 800ed32:	4620      	mov	r0, r4
 800ed34:	9308      	str	r3, [sp, #32]
 800ed36:	f000 fc3b 	bl	800f5b0 <_Bfree>
 800ed3a:	9b08      	ldr	r3, [sp, #32]
 800ed3c:	b9a3      	cbnz	r3, 800ed68 <_dtoa_r+0xa00>
 800ed3e:	9a06      	ldr	r2, [sp, #24]
 800ed40:	b992      	cbnz	r2, 800ed68 <_dtoa_r+0xa00>
 800ed42:	9a07      	ldr	r2, [sp, #28]
 800ed44:	b982      	cbnz	r2, 800ed68 <_dtoa_r+0xa00>
 800ed46:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800ed4a:	d029      	beq.n	800eda0 <_dtoa_r+0xa38>
 800ed4c:	9b00      	ldr	r3, [sp, #0]
 800ed4e:	2b00      	cmp	r3, #0
 800ed50:	dd01      	ble.n	800ed56 <_dtoa_r+0x9ee>
 800ed52:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800ed56:	9b05      	ldr	r3, [sp, #20]
 800ed58:	1c5d      	adds	r5, r3, #1
 800ed5a:	f883 8000 	strb.w	r8, [r3]
 800ed5e:	e782      	b.n	800ec66 <_dtoa_r+0x8fe>
 800ed60:	4630      	mov	r0, r6
 800ed62:	e7c2      	b.n	800ecea <_dtoa_r+0x982>
 800ed64:	2301      	movs	r3, #1
 800ed66:	e7e3      	b.n	800ed30 <_dtoa_r+0x9c8>
 800ed68:	9a00      	ldr	r2, [sp, #0]
 800ed6a:	2a00      	cmp	r2, #0
 800ed6c:	db04      	blt.n	800ed78 <_dtoa_r+0xa10>
 800ed6e:	d125      	bne.n	800edbc <_dtoa_r+0xa54>
 800ed70:	9a06      	ldr	r2, [sp, #24]
 800ed72:	bb1a      	cbnz	r2, 800edbc <_dtoa_r+0xa54>
 800ed74:	9a07      	ldr	r2, [sp, #28]
 800ed76:	bb0a      	cbnz	r2, 800edbc <_dtoa_r+0xa54>
 800ed78:	2b00      	cmp	r3, #0
 800ed7a:	ddec      	ble.n	800ed56 <_dtoa_r+0x9ee>
 800ed7c:	2201      	movs	r2, #1
 800ed7e:	9904      	ldr	r1, [sp, #16]
 800ed80:	4620      	mov	r0, r4
 800ed82:	f000 fde1 	bl	800f948 <__lshift>
 800ed86:	4639      	mov	r1, r7
 800ed88:	9004      	str	r0, [sp, #16]
 800ed8a:	f000 fe31 	bl	800f9f0 <__mcmp>
 800ed8e:	2800      	cmp	r0, #0
 800ed90:	dc03      	bgt.n	800ed9a <_dtoa_r+0xa32>
 800ed92:	d1e0      	bne.n	800ed56 <_dtoa_r+0x9ee>
 800ed94:	f018 0f01 	tst.w	r8, #1
 800ed98:	d0dd      	beq.n	800ed56 <_dtoa_r+0x9ee>
 800ed9a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800ed9e:	d1d8      	bne.n	800ed52 <_dtoa_r+0x9ea>
 800eda0:	9b05      	ldr	r3, [sp, #20]
 800eda2:	9a05      	ldr	r2, [sp, #20]
 800eda4:	1c5d      	adds	r5, r3, #1
 800eda6:	2339      	movs	r3, #57	; 0x39
 800eda8:	7013      	strb	r3, [r2, #0]
 800edaa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800edae:	2b39      	cmp	r3, #57	; 0x39
 800edb0:	f105 32ff 	add.w	r2, r5, #4294967295
 800edb4:	d04f      	beq.n	800ee56 <_dtoa_r+0xaee>
 800edb6:	3301      	adds	r3, #1
 800edb8:	7013      	strb	r3, [r2, #0]
 800edba:	e754      	b.n	800ec66 <_dtoa_r+0x8fe>
 800edbc:	9a05      	ldr	r2, [sp, #20]
 800edbe:	2b00      	cmp	r3, #0
 800edc0:	f102 0501 	add.w	r5, r2, #1
 800edc4:	dd06      	ble.n	800edd4 <_dtoa_r+0xa6c>
 800edc6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800edca:	d0e9      	beq.n	800eda0 <_dtoa_r+0xa38>
 800edcc:	f108 0801 	add.w	r8, r8, #1
 800edd0:	9b05      	ldr	r3, [sp, #20]
 800edd2:	e7c2      	b.n	800ed5a <_dtoa_r+0x9f2>
 800edd4:	9a02      	ldr	r2, [sp, #8]
 800edd6:	f805 8c01 	strb.w	r8, [r5, #-1]
 800edda:	eba5 030b 	sub.w	r3, r5, fp
 800edde:	4293      	cmp	r3, r2
 800ede0:	d021      	beq.n	800ee26 <_dtoa_r+0xabe>
 800ede2:	2300      	movs	r3, #0
 800ede4:	220a      	movs	r2, #10
 800ede6:	9904      	ldr	r1, [sp, #16]
 800ede8:	4620      	mov	r0, r4
 800edea:	f000 fbf8 	bl	800f5de <__multadd>
 800edee:	45b1      	cmp	r9, r6
 800edf0:	9004      	str	r0, [sp, #16]
 800edf2:	f04f 0300 	mov.w	r3, #0
 800edf6:	f04f 020a 	mov.w	r2, #10
 800edfa:	4649      	mov	r1, r9
 800edfc:	4620      	mov	r0, r4
 800edfe:	d105      	bne.n	800ee0c <_dtoa_r+0xaa4>
 800ee00:	f000 fbed 	bl	800f5de <__multadd>
 800ee04:	4681      	mov	r9, r0
 800ee06:	4606      	mov	r6, r0
 800ee08:	9505      	str	r5, [sp, #20]
 800ee0a:	e776      	b.n	800ecfa <_dtoa_r+0x992>
 800ee0c:	f000 fbe7 	bl	800f5de <__multadd>
 800ee10:	4631      	mov	r1, r6
 800ee12:	4681      	mov	r9, r0
 800ee14:	2300      	movs	r3, #0
 800ee16:	220a      	movs	r2, #10
 800ee18:	4620      	mov	r0, r4
 800ee1a:	f000 fbe0 	bl	800f5de <__multadd>
 800ee1e:	4606      	mov	r6, r0
 800ee20:	e7f2      	b.n	800ee08 <_dtoa_r+0xaa0>
 800ee22:	f04f 0900 	mov.w	r9, #0
 800ee26:	2201      	movs	r2, #1
 800ee28:	9904      	ldr	r1, [sp, #16]
 800ee2a:	4620      	mov	r0, r4
 800ee2c:	f000 fd8c 	bl	800f948 <__lshift>
 800ee30:	4639      	mov	r1, r7
 800ee32:	9004      	str	r0, [sp, #16]
 800ee34:	f000 fddc 	bl	800f9f0 <__mcmp>
 800ee38:	2800      	cmp	r0, #0
 800ee3a:	dcb6      	bgt.n	800edaa <_dtoa_r+0xa42>
 800ee3c:	d102      	bne.n	800ee44 <_dtoa_r+0xadc>
 800ee3e:	f018 0f01 	tst.w	r8, #1
 800ee42:	d1b2      	bne.n	800edaa <_dtoa_r+0xa42>
 800ee44:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ee48:	2b30      	cmp	r3, #48	; 0x30
 800ee4a:	f105 32ff 	add.w	r2, r5, #4294967295
 800ee4e:	f47f af0a 	bne.w	800ec66 <_dtoa_r+0x8fe>
 800ee52:	4615      	mov	r5, r2
 800ee54:	e7f6      	b.n	800ee44 <_dtoa_r+0xadc>
 800ee56:	4593      	cmp	fp, r2
 800ee58:	d105      	bne.n	800ee66 <_dtoa_r+0xafe>
 800ee5a:	2331      	movs	r3, #49	; 0x31
 800ee5c:	f10a 0a01 	add.w	sl, sl, #1
 800ee60:	f88b 3000 	strb.w	r3, [fp]
 800ee64:	e6ff      	b.n	800ec66 <_dtoa_r+0x8fe>
 800ee66:	4615      	mov	r5, r2
 800ee68:	e79f      	b.n	800edaa <_dtoa_r+0xa42>
 800ee6a:	f8df b064 	ldr.w	fp, [pc, #100]	; 800eed0 <_dtoa_r+0xb68>
 800ee6e:	e007      	b.n	800ee80 <_dtoa_r+0xb18>
 800ee70:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ee72:	f8df b060 	ldr.w	fp, [pc, #96]	; 800eed4 <_dtoa_r+0xb6c>
 800ee76:	b11b      	cbz	r3, 800ee80 <_dtoa_r+0xb18>
 800ee78:	f10b 0308 	add.w	r3, fp, #8
 800ee7c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ee7e:	6013      	str	r3, [r2, #0]
 800ee80:	4658      	mov	r0, fp
 800ee82:	b017      	add	sp, #92	; 0x5c
 800ee84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ee88:	9b06      	ldr	r3, [sp, #24]
 800ee8a:	2b01      	cmp	r3, #1
 800ee8c:	f77f ae35 	ble.w	800eafa <_dtoa_r+0x792>
 800ee90:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ee92:	9307      	str	r3, [sp, #28]
 800ee94:	e649      	b.n	800eb2a <_dtoa_r+0x7c2>
 800ee96:	9b02      	ldr	r3, [sp, #8]
 800ee98:	2b00      	cmp	r3, #0
 800ee9a:	dc03      	bgt.n	800eea4 <_dtoa_r+0xb3c>
 800ee9c:	9b06      	ldr	r3, [sp, #24]
 800ee9e:	2b02      	cmp	r3, #2
 800eea0:	f73f aecc 	bgt.w	800ec3c <_dtoa_r+0x8d4>
 800eea4:	465d      	mov	r5, fp
 800eea6:	4639      	mov	r1, r7
 800eea8:	9804      	ldr	r0, [sp, #16]
 800eeaa:	f7ff f9ce 	bl	800e24a <quorem>
 800eeae:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800eeb2:	f805 8b01 	strb.w	r8, [r5], #1
 800eeb6:	9a02      	ldr	r2, [sp, #8]
 800eeb8:	eba5 030b 	sub.w	r3, r5, fp
 800eebc:	429a      	cmp	r2, r3
 800eebe:	ddb0      	ble.n	800ee22 <_dtoa_r+0xaba>
 800eec0:	2300      	movs	r3, #0
 800eec2:	220a      	movs	r2, #10
 800eec4:	9904      	ldr	r1, [sp, #16]
 800eec6:	4620      	mov	r0, r4
 800eec8:	f000 fb89 	bl	800f5de <__multadd>
 800eecc:	9004      	str	r0, [sp, #16]
 800eece:	e7ea      	b.n	800eea6 <_dtoa_r+0xb3e>
 800eed0:	0801182b 	.word	0x0801182b
 800eed4:	080116f9 	.word	0x080116f9

0800eed8 <rshift>:
 800eed8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800eeda:	6906      	ldr	r6, [r0, #16]
 800eedc:	114b      	asrs	r3, r1, #5
 800eede:	429e      	cmp	r6, r3
 800eee0:	f100 0414 	add.w	r4, r0, #20
 800eee4:	dd30      	ble.n	800ef48 <rshift+0x70>
 800eee6:	f011 011f 	ands.w	r1, r1, #31
 800eeea:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 800eeee:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 800eef2:	d108      	bne.n	800ef06 <rshift+0x2e>
 800eef4:	4621      	mov	r1, r4
 800eef6:	42b2      	cmp	r2, r6
 800eef8:	460b      	mov	r3, r1
 800eefa:	d211      	bcs.n	800ef20 <rshift+0x48>
 800eefc:	f852 3b04 	ldr.w	r3, [r2], #4
 800ef00:	f841 3b04 	str.w	r3, [r1], #4
 800ef04:	e7f7      	b.n	800eef6 <rshift+0x1e>
 800ef06:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 800ef0a:	f1c1 0c20 	rsb	ip, r1, #32
 800ef0e:	40cd      	lsrs	r5, r1
 800ef10:	3204      	adds	r2, #4
 800ef12:	4623      	mov	r3, r4
 800ef14:	42b2      	cmp	r2, r6
 800ef16:	4617      	mov	r7, r2
 800ef18:	d30c      	bcc.n	800ef34 <rshift+0x5c>
 800ef1a:	601d      	str	r5, [r3, #0]
 800ef1c:	b105      	cbz	r5, 800ef20 <rshift+0x48>
 800ef1e:	3304      	adds	r3, #4
 800ef20:	1b1a      	subs	r2, r3, r4
 800ef22:	42a3      	cmp	r3, r4
 800ef24:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ef28:	bf08      	it	eq
 800ef2a:	2300      	moveq	r3, #0
 800ef2c:	6102      	str	r2, [r0, #16]
 800ef2e:	bf08      	it	eq
 800ef30:	6143      	streq	r3, [r0, #20]
 800ef32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ef34:	683f      	ldr	r7, [r7, #0]
 800ef36:	fa07 f70c 	lsl.w	r7, r7, ip
 800ef3a:	433d      	orrs	r5, r7
 800ef3c:	f843 5b04 	str.w	r5, [r3], #4
 800ef40:	f852 5b04 	ldr.w	r5, [r2], #4
 800ef44:	40cd      	lsrs	r5, r1
 800ef46:	e7e5      	b.n	800ef14 <rshift+0x3c>
 800ef48:	4623      	mov	r3, r4
 800ef4a:	e7e9      	b.n	800ef20 <rshift+0x48>

0800ef4c <__hexdig_fun>:
 800ef4c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800ef50:	2b09      	cmp	r3, #9
 800ef52:	d802      	bhi.n	800ef5a <__hexdig_fun+0xe>
 800ef54:	3820      	subs	r0, #32
 800ef56:	b2c0      	uxtb	r0, r0
 800ef58:	4770      	bx	lr
 800ef5a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800ef5e:	2b05      	cmp	r3, #5
 800ef60:	d801      	bhi.n	800ef66 <__hexdig_fun+0x1a>
 800ef62:	3847      	subs	r0, #71	; 0x47
 800ef64:	e7f7      	b.n	800ef56 <__hexdig_fun+0xa>
 800ef66:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800ef6a:	2b05      	cmp	r3, #5
 800ef6c:	d801      	bhi.n	800ef72 <__hexdig_fun+0x26>
 800ef6e:	3827      	subs	r0, #39	; 0x27
 800ef70:	e7f1      	b.n	800ef56 <__hexdig_fun+0xa>
 800ef72:	2000      	movs	r0, #0
 800ef74:	4770      	bx	lr

0800ef76 <__gethex>:
 800ef76:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef7a:	b08b      	sub	sp, #44	; 0x2c
 800ef7c:	468a      	mov	sl, r1
 800ef7e:	9002      	str	r0, [sp, #8]
 800ef80:	9816      	ldr	r0, [sp, #88]	; 0x58
 800ef82:	9306      	str	r3, [sp, #24]
 800ef84:	4690      	mov	r8, r2
 800ef86:	f000 facd 	bl	800f524 <__localeconv_l>
 800ef8a:	6803      	ldr	r3, [r0, #0]
 800ef8c:	9303      	str	r3, [sp, #12]
 800ef8e:	4618      	mov	r0, r3
 800ef90:	f7f1 f950 	bl	8000234 <strlen>
 800ef94:	9b03      	ldr	r3, [sp, #12]
 800ef96:	9001      	str	r0, [sp, #4]
 800ef98:	4403      	add	r3, r0
 800ef9a:	f04f 0b00 	mov.w	fp, #0
 800ef9e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800efa2:	9307      	str	r3, [sp, #28]
 800efa4:	f8da 3000 	ldr.w	r3, [sl]
 800efa8:	3302      	adds	r3, #2
 800efaa:	461f      	mov	r7, r3
 800efac:	f813 0b01 	ldrb.w	r0, [r3], #1
 800efb0:	2830      	cmp	r0, #48	; 0x30
 800efb2:	d06c      	beq.n	800f08e <__gethex+0x118>
 800efb4:	f7ff ffca 	bl	800ef4c <__hexdig_fun>
 800efb8:	4604      	mov	r4, r0
 800efba:	2800      	cmp	r0, #0
 800efbc:	d16a      	bne.n	800f094 <__gethex+0x11e>
 800efbe:	9a01      	ldr	r2, [sp, #4]
 800efc0:	9903      	ldr	r1, [sp, #12]
 800efc2:	4638      	mov	r0, r7
 800efc4:	f7fe fa4a 	bl	800d45c <strncmp>
 800efc8:	2800      	cmp	r0, #0
 800efca:	d166      	bne.n	800f09a <__gethex+0x124>
 800efcc:	9b01      	ldr	r3, [sp, #4]
 800efce:	5cf8      	ldrb	r0, [r7, r3]
 800efd0:	18fe      	adds	r6, r7, r3
 800efd2:	f7ff ffbb 	bl	800ef4c <__hexdig_fun>
 800efd6:	2800      	cmp	r0, #0
 800efd8:	d062      	beq.n	800f0a0 <__gethex+0x12a>
 800efda:	4633      	mov	r3, r6
 800efdc:	7818      	ldrb	r0, [r3, #0]
 800efde:	2830      	cmp	r0, #48	; 0x30
 800efe0:	461f      	mov	r7, r3
 800efe2:	f103 0301 	add.w	r3, r3, #1
 800efe6:	d0f9      	beq.n	800efdc <__gethex+0x66>
 800efe8:	f7ff ffb0 	bl	800ef4c <__hexdig_fun>
 800efec:	fab0 f580 	clz	r5, r0
 800eff0:	096d      	lsrs	r5, r5, #5
 800eff2:	4634      	mov	r4, r6
 800eff4:	f04f 0b01 	mov.w	fp, #1
 800eff8:	463a      	mov	r2, r7
 800effa:	4616      	mov	r6, r2
 800effc:	3201      	adds	r2, #1
 800effe:	7830      	ldrb	r0, [r6, #0]
 800f000:	f7ff ffa4 	bl	800ef4c <__hexdig_fun>
 800f004:	2800      	cmp	r0, #0
 800f006:	d1f8      	bne.n	800effa <__gethex+0x84>
 800f008:	9a01      	ldr	r2, [sp, #4]
 800f00a:	9903      	ldr	r1, [sp, #12]
 800f00c:	4630      	mov	r0, r6
 800f00e:	f7fe fa25 	bl	800d45c <strncmp>
 800f012:	b950      	cbnz	r0, 800f02a <__gethex+0xb4>
 800f014:	b954      	cbnz	r4, 800f02c <__gethex+0xb6>
 800f016:	9b01      	ldr	r3, [sp, #4]
 800f018:	18f4      	adds	r4, r6, r3
 800f01a:	4622      	mov	r2, r4
 800f01c:	4616      	mov	r6, r2
 800f01e:	3201      	adds	r2, #1
 800f020:	7830      	ldrb	r0, [r6, #0]
 800f022:	f7ff ff93 	bl	800ef4c <__hexdig_fun>
 800f026:	2800      	cmp	r0, #0
 800f028:	d1f8      	bne.n	800f01c <__gethex+0xa6>
 800f02a:	b10c      	cbz	r4, 800f030 <__gethex+0xba>
 800f02c:	1ba4      	subs	r4, r4, r6
 800f02e:	00a4      	lsls	r4, r4, #2
 800f030:	7833      	ldrb	r3, [r6, #0]
 800f032:	2b50      	cmp	r3, #80	; 0x50
 800f034:	d001      	beq.n	800f03a <__gethex+0xc4>
 800f036:	2b70      	cmp	r3, #112	; 0x70
 800f038:	d140      	bne.n	800f0bc <__gethex+0x146>
 800f03a:	7873      	ldrb	r3, [r6, #1]
 800f03c:	2b2b      	cmp	r3, #43	; 0x2b
 800f03e:	d031      	beq.n	800f0a4 <__gethex+0x12e>
 800f040:	2b2d      	cmp	r3, #45	; 0x2d
 800f042:	d033      	beq.n	800f0ac <__gethex+0x136>
 800f044:	1c71      	adds	r1, r6, #1
 800f046:	f04f 0900 	mov.w	r9, #0
 800f04a:	7808      	ldrb	r0, [r1, #0]
 800f04c:	f7ff ff7e 	bl	800ef4c <__hexdig_fun>
 800f050:	1e43      	subs	r3, r0, #1
 800f052:	b2db      	uxtb	r3, r3
 800f054:	2b18      	cmp	r3, #24
 800f056:	d831      	bhi.n	800f0bc <__gethex+0x146>
 800f058:	f1a0 0210 	sub.w	r2, r0, #16
 800f05c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800f060:	f7ff ff74 	bl	800ef4c <__hexdig_fun>
 800f064:	1e43      	subs	r3, r0, #1
 800f066:	b2db      	uxtb	r3, r3
 800f068:	2b18      	cmp	r3, #24
 800f06a:	d922      	bls.n	800f0b2 <__gethex+0x13c>
 800f06c:	f1b9 0f00 	cmp.w	r9, #0
 800f070:	d000      	beq.n	800f074 <__gethex+0xfe>
 800f072:	4252      	negs	r2, r2
 800f074:	4414      	add	r4, r2
 800f076:	f8ca 1000 	str.w	r1, [sl]
 800f07a:	b30d      	cbz	r5, 800f0c0 <__gethex+0x14a>
 800f07c:	f1bb 0f00 	cmp.w	fp, #0
 800f080:	bf0c      	ite	eq
 800f082:	2706      	moveq	r7, #6
 800f084:	2700      	movne	r7, #0
 800f086:	4638      	mov	r0, r7
 800f088:	b00b      	add	sp, #44	; 0x2c
 800f08a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f08e:	f10b 0b01 	add.w	fp, fp, #1
 800f092:	e78a      	b.n	800efaa <__gethex+0x34>
 800f094:	2500      	movs	r5, #0
 800f096:	462c      	mov	r4, r5
 800f098:	e7ae      	b.n	800eff8 <__gethex+0x82>
 800f09a:	463e      	mov	r6, r7
 800f09c:	2501      	movs	r5, #1
 800f09e:	e7c7      	b.n	800f030 <__gethex+0xba>
 800f0a0:	4604      	mov	r4, r0
 800f0a2:	e7fb      	b.n	800f09c <__gethex+0x126>
 800f0a4:	f04f 0900 	mov.w	r9, #0
 800f0a8:	1cb1      	adds	r1, r6, #2
 800f0aa:	e7ce      	b.n	800f04a <__gethex+0xd4>
 800f0ac:	f04f 0901 	mov.w	r9, #1
 800f0b0:	e7fa      	b.n	800f0a8 <__gethex+0x132>
 800f0b2:	230a      	movs	r3, #10
 800f0b4:	fb03 0202 	mla	r2, r3, r2, r0
 800f0b8:	3a10      	subs	r2, #16
 800f0ba:	e7cf      	b.n	800f05c <__gethex+0xe6>
 800f0bc:	4631      	mov	r1, r6
 800f0be:	e7da      	b.n	800f076 <__gethex+0x100>
 800f0c0:	1bf3      	subs	r3, r6, r7
 800f0c2:	3b01      	subs	r3, #1
 800f0c4:	4629      	mov	r1, r5
 800f0c6:	2b07      	cmp	r3, #7
 800f0c8:	dc49      	bgt.n	800f15e <__gethex+0x1e8>
 800f0ca:	9802      	ldr	r0, [sp, #8]
 800f0cc:	f000 fa3c 	bl	800f548 <_Balloc>
 800f0d0:	9b01      	ldr	r3, [sp, #4]
 800f0d2:	f100 0914 	add.w	r9, r0, #20
 800f0d6:	f04f 0b00 	mov.w	fp, #0
 800f0da:	f1c3 0301 	rsb	r3, r3, #1
 800f0de:	4605      	mov	r5, r0
 800f0e0:	f8cd 9010 	str.w	r9, [sp, #16]
 800f0e4:	46da      	mov	sl, fp
 800f0e6:	9308      	str	r3, [sp, #32]
 800f0e8:	42b7      	cmp	r7, r6
 800f0ea:	d33b      	bcc.n	800f164 <__gethex+0x1ee>
 800f0ec:	9804      	ldr	r0, [sp, #16]
 800f0ee:	f840 ab04 	str.w	sl, [r0], #4
 800f0f2:	eba0 0009 	sub.w	r0, r0, r9
 800f0f6:	1080      	asrs	r0, r0, #2
 800f0f8:	6128      	str	r0, [r5, #16]
 800f0fa:	0147      	lsls	r7, r0, #5
 800f0fc:	4650      	mov	r0, sl
 800f0fe:	f000 fae7 	bl	800f6d0 <__hi0bits>
 800f102:	f8d8 6000 	ldr.w	r6, [r8]
 800f106:	1a3f      	subs	r7, r7, r0
 800f108:	42b7      	cmp	r7, r6
 800f10a:	dd64      	ble.n	800f1d6 <__gethex+0x260>
 800f10c:	1bbf      	subs	r7, r7, r6
 800f10e:	4639      	mov	r1, r7
 800f110:	4628      	mov	r0, r5
 800f112:	f000 fdf7 	bl	800fd04 <__any_on>
 800f116:	4682      	mov	sl, r0
 800f118:	b178      	cbz	r0, 800f13a <__gethex+0x1c4>
 800f11a:	1e7b      	subs	r3, r7, #1
 800f11c:	1159      	asrs	r1, r3, #5
 800f11e:	f003 021f 	and.w	r2, r3, #31
 800f122:	f04f 0a01 	mov.w	sl, #1
 800f126:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800f12a:	fa0a f202 	lsl.w	r2, sl, r2
 800f12e:	420a      	tst	r2, r1
 800f130:	d003      	beq.n	800f13a <__gethex+0x1c4>
 800f132:	4553      	cmp	r3, sl
 800f134:	dc46      	bgt.n	800f1c4 <__gethex+0x24e>
 800f136:	f04f 0a02 	mov.w	sl, #2
 800f13a:	4639      	mov	r1, r7
 800f13c:	4628      	mov	r0, r5
 800f13e:	f7ff fecb 	bl	800eed8 <rshift>
 800f142:	443c      	add	r4, r7
 800f144:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f148:	42a3      	cmp	r3, r4
 800f14a:	da52      	bge.n	800f1f2 <__gethex+0x27c>
 800f14c:	4629      	mov	r1, r5
 800f14e:	9802      	ldr	r0, [sp, #8]
 800f150:	f000 fa2e 	bl	800f5b0 <_Bfree>
 800f154:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800f156:	2300      	movs	r3, #0
 800f158:	6013      	str	r3, [r2, #0]
 800f15a:	27a3      	movs	r7, #163	; 0xa3
 800f15c:	e793      	b.n	800f086 <__gethex+0x110>
 800f15e:	3101      	adds	r1, #1
 800f160:	105b      	asrs	r3, r3, #1
 800f162:	e7b0      	b.n	800f0c6 <__gethex+0x150>
 800f164:	1e73      	subs	r3, r6, #1
 800f166:	9305      	str	r3, [sp, #20]
 800f168:	9a07      	ldr	r2, [sp, #28]
 800f16a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800f16e:	4293      	cmp	r3, r2
 800f170:	d018      	beq.n	800f1a4 <__gethex+0x22e>
 800f172:	f1bb 0f20 	cmp.w	fp, #32
 800f176:	d107      	bne.n	800f188 <__gethex+0x212>
 800f178:	9b04      	ldr	r3, [sp, #16]
 800f17a:	f8c3 a000 	str.w	sl, [r3]
 800f17e:	3304      	adds	r3, #4
 800f180:	f04f 0a00 	mov.w	sl, #0
 800f184:	9304      	str	r3, [sp, #16]
 800f186:	46d3      	mov	fp, sl
 800f188:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800f18c:	f7ff fede 	bl	800ef4c <__hexdig_fun>
 800f190:	f000 000f 	and.w	r0, r0, #15
 800f194:	fa00 f00b 	lsl.w	r0, r0, fp
 800f198:	ea4a 0a00 	orr.w	sl, sl, r0
 800f19c:	f10b 0b04 	add.w	fp, fp, #4
 800f1a0:	9b05      	ldr	r3, [sp, #20]
 800f1a2:	e00d      	b.n	800f1c0 <__gethex+0x24a>
 800f1a4:	9b05      	ldr	r3, [sp, #20]
 800f1a6:	9a08      	ldr	r2, [sp, #32]
 800f1a8:	4413      	add	r3, r2
 800f1aa:	42bb      	cmp	r3, r7
 800f1ac:	d3e1      	bcc.n	800f172 <__gethex+0x1fc>
 800f1ae:	4618      	mov	r0, r3
 800f1b0:	9a01      	ldr	r2, [sp, #4]
 800f1b2:	9903      	ldr	r1, [sp, #12]
 800f1b4:	9309      	str	r3, [sp, #36]	; 0x24
 800f1b6:	f7fe f951 	bl	800d45c <strncmp>
 800f1ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f1bc:	2800      	cmp	r0, #0
 800f1be:	d1d8      	bne.n	800f172 <__gethex+0x1fc>
 800f1c0:	461e      	mov	r6, r3
 800f1c2:	e791      	b.n	800f0e8 <__gethex+0x172>
 800f1c4:	1eb9      	subs	r1, r7, #2
 800f1c6:	4628      	mov	r0, r5
 800f1c8:	f000 fd9c 	bl	800fd04 <__any_on>
 800f1cc:	2800      	cmp	r0, #0
 800f1ce:	d0b2      	beq.n	800f136 <__gethex+0x1c0>
 800f1d0:	f04f 0a03 	mov.w	sl, #3
 800f1d4:	e7b1      	b.n	800f13a <__gethex+0x1c4>
 800f1d6:	da09      	bge.n	800f1ec <__gethex+0x276>
 800f1d8:	1bf7      	subs	r7, r6, r7
 800f1da:	4629      	mov	r1, r5
 800f1dc:	463a      	mov	r2, r7
 800f1de:	9802      	ldr	r0, [sp, #8]
 800f1e0:	f000 fbb2 	bl	800f948 <__lshift>
 800f1e4:	1be4      	subs	r4, r4, r7
 800f1e6:	4605      	mov	r5, r0
 800f1e8:	f100 0914 	add.w	r9, r0, #20
 800f1ec:	f04f 0a00 	mov.w	sl, #0
 800f1f0:	e7a8      	b.n	800f144 <__gethex+0x1ce>
 800f1f2:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800f1f6:	42a0      	cmp	r0, r4
 800f1f8:	dd6a      	ble.n	800f2d0 <__gethex+0x35a>
 800f1fa:	1b04      	subs	r4, r0, r4
 800f1fc:	42a6      	cmp	r6, r4
 800f1fe:	dc2e      	bgt.n	800f25e <__gethex+0x2e8>
 800f200:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f204:	2b02      	cmp	r3, #2
 800f206:	d022      	beq.n	800f24e <__gethex+0x2d8>
 800f208:	2b03      	cmp	r3, #3
 800f20a:	d024      	beq.n	800f256 <__gethex+0x2e0>
 800f20c:	2b01      	cmp	r3, #1
 800f20e:	d115      	bne.n	800f23c <__gethex+0x2c6>
 800f210:	42a6      	cmp	r6, r4
 800f212:	d113      	bne.n	800f23c <__gethex+0x2c6>
 800f214:	2e01      	cmp	r6, #1
 800f216:	dc0b      	bgt.n	800f230 <__gethex+0x2ba>
 800f218:	9a06      	ldr	r2, [sp, #24]
 800f21a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800f21e:	6013      	str	r3, [r2, #0]
 800f220:	2301      	movs	r3, #1
 800f222:	612b      	str	r3, [r5, #16]
 800f224:	f8c9 3000 	str.w	r3, [r9]
 800f228:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800f22a:	2762      	movs	r7, #98	; 0x62
 800f22c:	601d      	str	r5, [r3, #0]
 800f22e:	e72a      	b.n	800f086 <__gethex+0x110>
 800f230:	1e71      	subs	r1, r6, #1
 800f232:	4628      	mov	r0, r5
 800f234:	f000 fd66 	bl	800fd04 <__any_on>
 800f238:	2800      	cmp	r0, #0
 800f23a:	d1ed      	bne.n	800f218 <__gethex+0x2a2>
 800f23c:	4629      	mov	r1, r5
 800f23e:	9802      	ldr	r0, [sp, #8]
 800f240:	f000 f9b6 	bl	800f5b0 <_Bfree>
 800f244:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800f246:	2300      	movs	r3, #0
 800f248:	6013      	str	r3, [r2, #0]
 800f24a:	2750      	movs	r7, #80	; 0x50
 800f24c:	e71b      	b.n	800f086 <__gethex+0x110>
 800f24e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f250:	2b00      	cmp	r3, #0
 800f252:	d0e1      	beq.n	800f218 <__gethex+0x2a2>
 800f254:	e7f2      	b.n	800f23c <__gethex+0x2c6>
 800f256:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f258:	2b00      	cmp	r3, #0
 800f25a:	d1dd      	bne.n	800f218 <__gethex+0x2a2>
 800f25c:	e7ee      	b.n	800f23c <__gethex+0x2c6>
 800f25e:	1e67      	subs	r7, r4, #1
 800f260:	f1ba 0f00 	cmp.w	sl, #0
 800f264:	d131      	bne.n	800f2ca <__gethex+0x354>
 800f266:	b127      	cbz	r7, 800f272 <__gethex+0x2fc>
 800f268:	4639      	mov	r1, r7
 800f26a:	4628      	mov	r0, r5
 800f26c:	f000 fd4a 	bl	800fd04 <__any_on>
 800f270:	4682      	mov	sl, r0
 800f272:	117a      	asrs	r2, r7, #5
 800f274:	2301      	movs	r3, #1
 800f276:	f007 071f 	and.w	r7, r7, #31
 800f27a:	fa03 f707 	lsl.w	r7, r3, r7
 800f27e:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 800f282:	4621      	mov	r1, r4
 800f284:	421f      	tst	r7, r3
 800f286:	4628      	mov	r0, r5
 800f288:	bf18      	it	ne
 800f28a:	f04a 0a02 	orrne.w	sl, sl, #2
 800f28e:	1b36      	subs	r6, r6, r4
 800f290:	f7ff fe22 	bl	800eed8 <rshift>
 800f294:	f8d8 4004 	ldr.w	r4, [r8, #4]
 800f298:	2702      	movs	r7, #2
 800f29a:	f1ba 0f00 	cmp.w	sl, #0
 800f29e:	d048      	beq.n	800f332 <__gethex+0x3bc>
 800f2a0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f2a4:	2b02      	cmp	r3, #2
 800f2a6:	d015      	beq.n	800f2d4 <__gethex+0x35e>
 800f2a8:	2b03      	cmp	r3, #3
 800f2aa:	d017      	beq.n	800f2dc <__gethex+0x366>
 800f2ac:	2b01      	cmp	r3, #1
 800f2ae:	d109      	bne.n	800f2c4 <__gethex+0x34e>
 800f2b0:	f01a 0f02 	tst.w	sl, #2
 800f2b4:	d006      	beq.n	800f2c4 <__gethex+0x34e>
 800f2b6:	f8d9 3000 	ldr.w	r3, [r9]
 800f2ba:	ea4a 0a03 	orr.w	sl, sl, r3
 800f2be:	f01a 0f01 	tst.w	sl, #1
 800f2c2:	d10e      	bne.n	800f2e2 <__gethex+0x36c>
 800f2c4:	f047 0710 	orr.w	r7, r7, #16
 800f2c8:	e033      	b.n	800f332 <__gethex+0x3bc>
 800f2ca:	f04f 0a01 	mov.w	sl, #1
 800f2ce:	e7d0      	b.n	800f272 <__gethex+0x2fc>
 800f2d0:	2701      	movs	r7, #1
 800f2d2:	e7e2      	b.n	800f29a <__gethex+0x324>
 800f2d4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f2d6:	f1c3 0301 	rsb	r3, r3, #1
 800f2da:	9315      	str	r3, [sp, #84]	; 0x54
 800f2dc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f2de:	2b00      	cmp	r3, #0
 800f2e0:	d0f0      	beq.n	800f2c4 <__gethex+0x34e>
 800f2e2:	f8d5 9010 	ldr.w	r9, [r5, #16]
 800f2e6:	f105 0314 	add.w	r3, r5, #20
 800f2ea:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 800f2ee:	eb03 010a 	add.w	r1, r3, sl
 800f2f2:	f04f 0c00 	mov.w	ip, #0
 800f2f6:	4618      	mov	r0, r3
 800f2f8:	f853 2b04 	ldr.w	r2, [r3], #4
 800f2fc:	f1b2 3fff 	cmp.w	r2, #4294967295
 800f300:	d01c      	beq.n	800f33c <__gethex+0x3c6>
 800f302:	3201      	adds	r2, #1
 800f304:	6002      	str	r2, [r0, #0]
 800f306:	2f02      	cmp	r7, #2
 800f308:	f105 0314 	add.w	r3, r5, #20
 800f30c:	d138      	bne.n	800f380 <__gethex+0x40a>
 800f30e:	f8d8 2000 	ldr.w	r2, [r8]
 800f312:	3a01      	subs	r2, #1
 800f314:	42b2      	cmp	r2, r6
 800f316:	d10a      	bne.n	800f32e <__gethex+0x3b8>
 800f318:	1171      	asrs	r1, r6, #5
 800f31a:	2201      	movs	r2, #1
 800f31c:	f006 061f 	and.w	r6, r6, #31
 800f320:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800f324:	fa02 f606 	lsl.w	r6, r2, r6
 800f328:	421e      	tst	r6, r3
 800f32a:	bf18      	it	ne
 800f32c:	4617      	movne	r7, r2
 800f32e:	f047 0720 	orr.w	r7, r7, #32
 800f332:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800f334:	601d      	str	r5, [r3, #0]
 800f336:	9b06      	ldr	r3, [sp, #24]
 800f338:	601c      	str	r4, [r3, #0]
 800f33a:	e6a4      	b.n	800f086 <__gethex+0x110>
 800f33c:	4299      	cmp	r1, r3
 800f33e:	f843 cc04 	str.w	ip, [r3, #-4]
 800f342:	d8d8      	bhi.n	800f2f6 <__gethex+0x380>
 800f344:	68ab      	ldr	r3, [r5, #8]
 800f346:	4599      	cmp	r9, r3
 800f348:	db12      	blt.n	800f370 <__gethex+0x3fa>
 800f34a:	6869      	ldr	r1, [r5, #4]
 800f34c:	9802      	ldr	r0, [sp, #8]
 800f34e:	3101      	adds	r1, #1
 800f350:	f000 f8fa 	bl	800f548 <_Balloc>
 800f354:	692a      	ldr	r2, [r5, #16]
 800f356:	3202      	adds	r2, #2
 800f358:	f105 010c 	add.w	r1, r5, #12
 800f35c:	4683      	mov	fp, r0
 800f35e:	0092      	lsls	r2, r2, #2
 800f360:	300c      	adds	r0, #12
 800f362:	f7fd f917 	bl	800c594 <memcpy>
 800f366:	4629      	mov	r1, r5
 800f368:	9802      	ldr	r0, [sp, #8]
 800f36a:	f000 f921 	bl	800f5b0 <_Bfree>
 800f36e:	465d      	mov	r5, fp
 800f370:	692b      	ldr	r3, [r5, #16]
 800f372:	1c5a      	adds	r2, r3, #1
 800f374:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800f378:	612a      	str	r2, [r5, #16]
 800f37a:	2201      	movs	r2, #1
 800f37c:	615a      	str	r2, [r3, #20]
 800f37e:	e7c2      	b.n	800f306 <__gethex+0x390>
 800f380:	692a      	ldr	r2, [r5, #16]
 800f382:	454a      	cmp	r2, r9
 800f384:	dd0b      	ble.n	800f39e <__gethex+0x428>
 800f386:	2101      	movs	r1, #1
 800f388:	4628      	mov	r0, r5
 800f38a:	f7ff fda5 	bl	800eed8 <rshift>
 800f38e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f392:	3401      	adds	r4, #1
 800f394:	42a3      	cmp	r3, r4
 800f396:	f6ff aed9 	blt.w	800f14c <__gethex+0x1d6>
 800f39a:	2701      	movs	r7, #1
 800f39c:	e7c7      	b.n	800f32e <__gethex+0x3b8>
 800f39e:	f016 061f 	ands.w	r6, r6, #31
 800f3a2:	d0fa      	beq.n	800f39a <__gethex+0x424>
 800f3a4:	449a      	add	sl, r3
 800f3a6:	f1c6 0620 	rsb	r6, r6, #32
 800f3aa:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800f3ae:	f000 f98f 	bl	800f6d0 <__hi0bits>
 800f3b2:	42b0      	cmp	r0, r6
 800f3b4:	dbe7      	blt.n	800f386 <__gethex+0x410>
 800f3b6:	e7f0      	b.n	800f39a <__gethex+0x424>

0800f3b8 <L_shift>:
 800f3b8:	f1c2 0208 	rsb	r2, r2, #8
 800f3bc:	0092      	lsls	r2, r2, #2
 800f3be:	b570      	push	{r4, r5, r6, lr}
 800f3c0:	f1c2 0620 	rsb	r6, r2, #32
 800f3c4:	6843      	ldr	r3, [r0, #4]
 800f3c6:	6804      	ldr	r4, [r0, #0]
 800f3c8:	fa03 f506 	lsl.w	r5, r3, r6
 800f3cc:	432c      	orrs	r4, r5
 800f3ce:	40d3      	lsrs	r3, r2
 800f3d0:	6004      	str	r4, [r0, #0]
 800f3d2:	f840 3f04 	str.w	r3, [r0, #4]!
 800f3d6:	4288      	cmp	r0, r1
 800f3d8:	d3f4      	bcc.n	800f3c4 <L_shift+0xc>
 800f3da:	bd70      	pop	{r4, r5, r6, pc}

0800f3dc <__match>:
 800f3dc:	b530      	push	{r4, r5, lr}
 800f3de:	6803      	ldr	r3, [r0, #0]
 800f3e0:	3301      	adds	r3, #1
 800f3e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f3e6:	b914      	cbnz	r4, 800f3ee <__match+0x12>
 800f3e8:	6003      	str	r3, [r0, #0]
 800f3ea:	2001      	movs	r0, #1
 800f3ec:	bd30      	pop	{r4, r5, pc}
 800f3ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f3f2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800f3f6:	2d19      	cmp	r5, #25
 800f3f8:	bf98      	it	ls
 800f3fa:	3220      	addls	r2, #32
 800f3fc:	42a2      	cmp	r2, r4
 800f3fe:	d0f0      	beq.n	800f3e2 <__match+0x6>
 800f400:	2000      	movs	r0, #0
 800f402:	e7f3      	b.n	800f3ec <__match+0x10>

0800f404 <__hexnan>:
 800f404:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f408:	680b      	ldr	r3, [r1, #0]
 800f40a:	6801      	ldr	r1, [r0, #0]
 800f40c:	115f      	asrs	r7, r3, #5
 800f40e:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 800f412:	f013 031f 	ands.w	r3, r3, #31
 800f416:	b087      	sub	sp, #28
 800f418:	bf18      	it	ne
 800f41a:	3704      	addne	r7, #4
 800f41c:	2500      	movs	r5, #0
 800f41e:	1f3e      	subs	r6, r7, #4
 800f420:	4682      	mov	sl, r0
 800f422:	4690      	mov	r8, r2
 800f424:	9301      	str	r3, [sp, #4]
 800f426:	f847 5c04 	str.w	r5, [r7, #-4]
 800f42a:	46b1      	mov	r9, r6
 800f42c:	4634      	mov	r4, r6
 800f42e:	9502      	str	r5, [sp, #8]
 800f430:	46ab      	mov	fp, r5
 800f432:	784a      	ldrb	r2, [r1, #1]
 800f434:	1c4b      	adds	r3, r1, #1
 800f436:	9303      	str	r3, [sp, #12]
 800f438:	b342      	cbz	r2, 800f48c <__hexnan+0x88>
 800f43a:	4610      	mov	r0, r2
 800f43c:	9105      	str	r1, [sp, #20]
 800f43e:	9204      	str	r2, [sp, #16]
 800f440:	f7ff fd84 	bl	800ef4c <__hexdig_fun>
 800f444:	2800      	cmp	r0, #0
 800f446:	d143      	bne.n	800f4d0 <__hexnan+0xcc>
 800f448:	9a04      	ldr	r2, [sp, #16]
 800f44a:	9905      	ldr	r1, [sp, #20]
 800f44c:	2a20      	cmp	r2, #32
 800f44e:	d818      	bhi.n	800f482 <__hexnan+0x7e>
 800f450:	9b02      	ldr	r3, [sp, #8]
 800f452:	459b      	cmp	fp, r3
 800f454:	dd13      	ble.n	800f47e <__hexnan+0x7a>
 800f456:	454c      	cmp	r4, r9
 800f458:	d206      	bcs.n	800f468 <__hexnan+0x64>
 800f45a:	2d07      	cmp	r5, #7
 800f45c:	dc04      	bgt.n	800f468 <__hexnan+0x64>
 800f45e:	462a      	mov	r2, r5
 800f460:	4649      	mov	r1, r9
 800f462:	4620      	mov	r0, r4
 800f464:	f7ff ffa8 	bl	800f3b8 <L_shift>
 800f468:	4544      	cmp	r4, r8
 800f46a:	d944      	bls.n	800f4f6 <__hexnan+0xf2>
 800f46c:	2300      	movs	r3, #0
 800f46e:	f1a4 0904 	sub.w	r9, r4, #4
 800f472:	f844 3c04 	str.w	r3, [r4, #-4]
 800f476:	f8cd b008 	str.w	fp, [sp, #8]
 800f47a:	464c      	mov	r4, r9
 800f47c:	461d      	mov	r5, r3
 800f47e:	9903      	ldr	r1, [sp, #12]
 800f480:	e7d7      	b.n	800f432 <__hexnan+0x2e>
 800f482:	2a29      	cmp	r2, #41	; 0x29
 800f484:	d14a      	bne.n	800f51c <__hexnan+0x118>
 800f486:	3102      	adds	r1, #2
 800f488:	f8ca 1000 	str.w	r1, [sl]
 800f48c:	f1bb 0f00 	cmp.w	fp, #0
 800f490:	d044      	beq.n	800f51c <__hexnan+0x118>
 800f492:	454c      	cmp	r4, r9
 800f494:	d206      	bcs.n	800f4a4 <__hexnan+0xa0>
 800f496:	2d07      	cmp	r5, #7
 800f498:	dc04      	bgt.n	800f4a4 <__hexnan+0xa0>
 800f49a:	462a      	mov	r2, r5
 800f49c:	4649      	mov	r1, r9
 800f49e:	4620      	mov	r0, r4
 800f4a0:	f7ff ff8a 	bl	800f3b8 <L_shift>
 800f4a4:	4544      	cmp	r4, r8
 800f4a6:	d928      	bls.n	800f4fa <__hexnan+0xf6>
 800f4a8:	4643      	mov	r3, r8
 800f4aa:	f854 2b04 	ldr.w	r2, [r4], #4
 800f4ae:	f843 2b04 	str.w	r2, [r3], #4
 800f4b2:	42a6      	cmp	r6, r4
 800f4b4:	d2f9      	bcs.n	800f4aa <__hexnan+0xa6>
 800f4b6:	2200      	movs	r2, #0
 800f4b8:	f843 2b04 	str.w	r2, [r3], #4
 800f4bc:	429e      	cmp	r6, r3
 800f4be:	d2fb      	bcs.n	800f4b8 <__hexnan+0xb4>
 800f4c0:	6833      	ldr	r3, [r6, #0]
 800f4c2:	b91b      	cbnz	r3, 800f4cc <__hexnan+0xc8>
 800f4c4:	4546      	cmp	r6, r8
 800f4c6:	d127      	bne.n	800f518 <__hexnan+0x114>
 800f4c8:	2301      	movs	r3, #1
 800f4ca:	6033      	str	r3, [r6, #0]
 800f4cc:	2005      	movs	r0, #5
 800f4ce:	e026      	b.n	800f51e <__hexnan+0x11a>
 800f4d0:	3501      	adds	r5, #1
 800f4d2:	2d08      	cmp	r5, #8
 800f4d4:	f10b 0b01 	add.w	fp, fp, #1
 800f4d8:	dd06      	ble.n	800f4e8 <__hexnan+0xe4>
 800f4da:	4544      	cmp	r4, r8
 800f4dc:	d9cf      	bls.n	800f47e <__hexnan+0x7a>
 800f4de:	2300      	movs	r3, #0
 800f4e0:	f844 3c04 	str.w	r3, [r4, #-4]
 800f4e4:	2501      	movs	r5, #1
 800f4e6:	3c04      	subs	r4, #4
 800f4e8:	6822      	ldr	r2, [r4, #0]
 800f4ea:	f000 000f 	and.w	r0, r0, #15
 800f4ee:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800f4f2:	6020      	str	r0, [r4, #0]
 800f4f4:	e7c3      	b.n	800f47e <__hexnan+0x7a>
 800f4f6:	2508      	movs	r5, #8
 800f4f8:	e7c1      	b.n	800f47e <__hexnan+0x7a>
 800f4fa:	9b01      	ldr	r3, [sp, #4]
 800f4fc:	2b00      	cmp	r3, #0
 800f4fe:	d0df      	beq.n	800f4c0 <__hexnan+0xbc>
 800f500:	f04f 32ff 	mov.w	r2, #4294967295
 800f504:	f1c3 0320 	rsb	r3, r3, #32
 800f508:	fa22 f303 	lsr.w	r3, r2, r3
 800f50c:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800f510:	401a      	ands	r2, r3
 800f512:	f847 2c04 	str.w	r2, [r7, #-4]
 800f516:	e7d3      	b.n	800f4c0 <__hexnan+0xbc>
 800f518:	3e04      	subs	r6, #4
 800f51a:	e7d1      	b.n	800f4c0 <__hexnan+0xbc>
 800f51c:	2004      	movs	r0, #4
 800f51e:	b007      	add	sp, #28
 800f520:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f524 <__localeconv_l>:
 800f524:	30f0      	adds	r0, #240	; 0xf0
 800f526:	4770      	bx	lr

0800f528 <_localeconv_r>:
 800f528:	4b04      	ldr	r3, [pc, #16]	; (800f53c <_localeconv_r+0x14>)
 800f52a:	681b      	ldr	r3, [r3, #0]
 800f52c:	6a18      	ldr	r0, [r3, #32]
 800f52e:	4b04      	ldr	r3, [pc, #16]	; (800f540 <_localeconv_r+0x18>)
 800f530:	2800      	cmp	r0, #0
 800f532:	bf08      	it	eq
 800f534:	4618      	moveq	r0, r3
 800f536:	30f0      	adds	r0, #240	; 0xf0
 800f538:	4770      	bx	lr
 800f53a:	bf00      	nop
 800f53c:	20000018 	.word	0x20000018
 800f540:	2000007c 	.word	0x2000007c

0800f544 <__malloc_lock>:
 800f544:	4770      	bx	lr

0800f546 <__malloc_unlock>:
 800f546:	4770      	bx	lr

0800f548 <_Balloc>:
 800f548:	b570      	push	{r4, r5, r6, lr}
 800f54a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800f54c:	4604      	mov	r4, r0
 800f54e:	460e      	mov	r6, r1
 800f550:	b93d      	cbnz	r5, 800f562 <_Balloc+0x1a>
 800f552:	2010      	movs	r0, #16
 800f554:	f7fc fffc 	bl	800c550 <malloc>
 800f558:	6260      	str	r0, [r4, #36]	; 0x24
 800f55a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800f55e:	6005      	str	r5, [r0, #0]
 800f560:	60c5      	str	r5, [r0, #12]
 800f562:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800f564:	68eb      	ldr	r3, [r5, #12]
 800f566:	b183      	cbz	r3, 800f58a <_Balloc+0x42>
 800f568:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f56a:	68db      	ldr	r3, [r3, #12]
 800f56c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800f570:	b9b8      	cbnz	r0, 800f5a2 <_Balloc+0x5a>
 800f572:	2101      	movs	r1, #1
 800f574:	fa01 f506 	lsl.w	r5, r1, r6
 800f578:	1d6a      	adds	r2, r5, #5
 800f57a:	0092      	lsls	r2, r2, #2
 800f57c:	4620      	mov	r0, r4
 800f57e:	f000 fbe2 	bl	800fd46 <_calloc_r>
 800f582:	b160      	cbz	r0, 800f59e <_Balloc+0x56>
 800f584:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800f588:	e00e      	b.n	800f5a8 <_Balloc+0x60>
 800f58a:	2221      	movs	r2, #33	; 0x21
 800f58c:	2104      	movs	r1, #4
 800f58e:	4620      	mov	r0, r4
 800f590:	f000 fbd9 	bl	800fd46 <_calloc_r>
 800f594:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f596:	60e8      	str	r0, [r5, #12]
 800f598:	68db      	ldr	r3, [r3, #12]
 800f59a:	2b00      	cmp	r3, #0
 800f59c:	d1e4      	bne.n	800f568 <_Balloc+0x20>
 800f59e:	2000      	movs	r0, #0
 800f5a0:	bd70      	pop	{r4, r5, r6, pc}
 800f5a2:	6802      	ldr	r2, [r0, #0]
 800f5a4:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800f5a8:	2300      	movs	r3, #0
 800f5aa:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f5ae:	e7f7      	b.n	800f5a0 <_Balloc+0x58>

0800f5b0 <_Bfree>:
 800f5b0:	b570      	push	{r4, r5, r6, lr}
 800f5b2:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800f5b4:	4606      	mov	r6, r0
 800f5b6:	460d      	mov	r5, r1
 800f5b8:	b93c      	cbnz	r4, 800f5ca <_Bfree+0x1a>
 800f5ba:	2010      	movs	r0, #16
 800f5bc:	f7fc ffc8 	bl	800c550 <malloc>
 800f5c0:	6270      	str	r0, [r6, #36]	; 0x24
 800f5c2:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f5c6:	6004      	str	r4, [r0, #0]
 800f5c8:	60c4      	str	r4, [r0, #12]
 800f5ca:	b13d      	cbz	r5, 800f5dc <_Bfree+0x2c>
 800f5cc:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800f5ce:	686a      	ldr	r2, [r5, #4]
 800f5d0:	68db      	ldr	r3, [r3, #12]
 800f5d2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f5d6:	6029      	str	r1, [r5, #0]
 800f5d8:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800f5dc:	bd70      	pop	{r4, r5, r6, pc}

0800f5de <__multadd>:
 800f5de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f5e2:	690d      	ldr	r5, [r1, #16]
 800f5e4:	461f      	mov	r7, r3
 800f5e6:	4606      	mov	r6, r0
 800f5e8:	460c      	mov	r4, r1
 800f5ea:	f101 0c14 	add.w	ip, r1, #20
 800f5ee:	2300      	movs	r3, #0
 800f5f0:	f8dc 0000 	ldr.w	r0, [ip]
 800f5f4:	b281      	uxth	r1, r0
 800f5f6:	fb02 7101 	mla	r1, r2, r1, r7
 800f5fa:	0c0f      	lsrs	r7, r1, #16
 800f5fc:	0c00      	lsrs	r0, r0, #16
 800f5fe:	fb02 7000 	mla	r0, r2, r0, r7
 800f602:	b289      	uxth	r1, r1
 800f604:	3301      	adds	r3, #1
 800f606:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800f60a:	429d      	cmp	r5, r3
 800f60c:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800f610:	f84c 1b04 	str.w	r1, [ip], #4
 800f614:	dcec      	bgt.n	800f5f0 <__multadd+0x12>
 800f616:	b1d7      	cbz	r7, 800f64e <__multadd+0x70>
 800f618:	68a3      	ldr	r3, [r4, #8]
 800f61a:	42ab      	cmp	r3, r5
 800f61c:	dc12      	bgt.n	800f644 <__multadd+0x66>
 800f61e:	6861      	ldr	r1, [r4, #4]
 800f620:	4630      	mov	r0, r6
 800f622:	3101      	adds	r1, #1
 800f624:	f7ff ff90 	bl	800f548 <_Balloc>
 800f628:	6922      	ldr	r2, [r4, #16]
 800f62a:	3202      	adds	r2, #2
 800f62c:	f104 010c 	add.w	r1, r4, #12
 800f630:	4680      	mov	r8, r0
 800f632:	0092      	lsls	r2, r2, #2
 800f634:	300c      	adds	r0, #12
 800f636:	f7fc ffad 	bl	800c594 <memcpy>
 800f63a:	4621      	mov	r1, r4
 800f63c:	4630      	mov	r0, r6
 800f63e:	f7ff ffb7 	bl	800f5b0 <_Bfree>
 800f642:	4644      	mov	r4, r8
 800f644:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800f648:	3501      	adds	r5, #1
 800f64a:	615f      	str	r7, [r3, #20]
 800f64c:	6125      	str	r5, [r4, #16]
 800f64e:	4620      	mov	r0, r4
 800f650:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800f654 <__s2b>:
 800f654:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f658:	460c      	mov	r4, r1
 800f65a:	4615      	mov	r5, r2
 800f65c:	461f      	mov	r7, r3
 800f65e:	2209      	movs	r2, #9
 800f660:	3308      	adds	r3, #8
 800f662:	4606      	mov	r6, r0
 800f664:	fb93 f3f2 	sdiv	r3, r3, r2
 800f668:	2100      	movs	r1, #0
 800f66a:	2201      	movs	r2, #1
 800f66c:	429a      	cmp	r2, r3
 800f66e:	db20      	blt.n	800f6b2 <__s2b+0x5e>
 800f670:	4630      	mov	r0, r6
 800f672:	f7ff ff69 	bl	800f548 <_Balloc>
 800f676:	9b08      	ldr	r3, [sp, #32]
 800f678:	6143      	str	r3, [r0, #20]
 800f67a:	2d09      	cmp	r5, #9
 800f67c:	f04f 0301 	mov.w	r3, #1
 800f680:	6103      	str	r3, [r0, #16]
 800f682:	dd19      	ble.n	800f6b8 <__s2b+0x64>
 800f684:	f104 0809 	add.w	r8, r4, #9
 800f688:	46c1      	mov	r9, r8
 800f68a:	442c      	add	r4, r5
 800f68c:	f819 3b01 	ldrb.w	r3, [r9], #1
 800f690:	4601      	mov	r1, r0
 800f692:	3b30      	subs	r3, #48	; 0x30
 800f694:	220a      	movs	r2, #10
 800f696:	4630      	mov	r0, r6
 800f698:	f7ff ffa1 	bl	800f5de <__multadd>
 800f69c:	45a1      	cmp	r9, r4
 800f69e:	d1f5      	bne.n	800f68c <__s2b+0x38>
 800f6a0:	eb08 0405 	add.w	r4, r8, r5
 800f6a4:	3c08      	subs	r4, #8
 800f6a6:	1b2d      	subs	r5, r5, r4
 800f6a8:	1963      	adds	r3, r4, r5
 800f6aa:	42bb      	cmp	r3, r7
 800f6ac:	db07      	blt.n	800f6be <__s2b+0x6a>
 800f6ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f6b2:	0052      	lsls	r2, r2, #1
 800f6b4:	3101      	adds	r1, #1
 800f6b6:	e7d9      	b.n	800f66c <__s2b+0x18>
 800f6b8:	340a      	adds	r4, #10
 800f6ba:	2509      	movs	r5, #9
 800f6bc:	e7f3      	b.n	800f6a6 <__s2b+0x52>
 800f6be:	f814 3b01 	ldrb.w	r3, [r4], #1
 800f6c2:	4601      	mov	r1, r0
 800f6c4:	3b30      	subs	r3, #48	; 0x30
 800f6c6:	220a      	movs	r2, #10
 800f6c8:	4630      	mov	r0, r6
 800f6ca:	f7ff ff88 	bl	800f5de <__multadd>
 800f6ce:	e7eb      	b.n	800f6a8 <__s2b+0x54>

0800f6d0 <__hi0bits>:
 800f6d0:	0c02      	lsrs	r2, r0, #16
 800f6d2:	0412      	lsls	r2, r2, #16
 800f6d4:	4603      	mov	r3, r0
 800f6d6:	b9b2      	cbnz	r2, 800f706 <__hi0bits+0x36>
 800f6d8:	0403      	lsls	r3, r0, #16
 800f6da:	2010      	movs	r0, #16
 800f6dc:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800f6e0:	bf04      	itt	eq
 800f6e2:	021b      	lsleq	r3, r3, #8
 800f6e4:	3008      	addeq	r0, #8
 800f6e6:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800f6ea:	bf04      	itt	eq
 800f6ec:	011b      	lsleq	r3, r3, #4
 800f6ee:	3004      	addeq	r0, #4
 800f6f0:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800f6f4:	bf04      	itt	eq
 800f6f6:	009b      	lsleq	r3, r3, #2
 800f6f8:	3002      	addeq	r0, #2
 800f6fa:	2b00      	cmp	r3, #0
 800f6fc:	db06      	blt.n	800f70c <__hi0bits+0x3c>
 800f6fe:	005b      	lsls	r3, r3, #1
 800f700:	d503      	bpl.n	800f70a <__hi0bits+0x3a>
 800f702:	3001      	adds	r0, #1
 800f704:	4770      	bx	lr
 800f706:	2000      	movs	r0, #0
 800f708:	e7e8      	b.n	800f6dc <__hi0bits+0xc>
 800f70a:	2020      	movs	r0, #32
 800f70c:	4770      	bx	lr

0800f70e <__lo0bits>:
 800f70e:	6803      	ldr	r3, [r0, #0]
 800f710:	f013 0207 	ands.w	r2, r3, #7
 800f714:	4601      	mov	r1, r0
 800f716:	d00b      	beq.n	800f730 <__lo0bits+0x22>
 800f718:	07da      	lsls	r2, r3, #31
 800f71a:	d423      	bmi.n	800f764 <__lo0bits+0x56>
 800f71c:	0798      	lsls	r0, r3, #30
 800f71e:	bf49      	itett	mi
 800f720:	085b      	lsrmi	r3, r3, #1
 800f722:	089b      	lsrpl	r3, r3, #2
 800f724:	2001      	movmi	r0, #1
 800f726:	600b      	strmi	r3, [r1, #0]
 800f728:	bf5c      	itt	pl
 800f72a:	600b      	strpl	r3, [r1, #0]
 800f72c:	2002      	movpl	r0, #2
 800f72e:	4770      	bx	lr
 800f730:	b298      	uxth	r0, r3
 800f732:	b9a8      	cbnz	r0, 800f760 <__lo0bits+0x52>
 800f734:	0c1b      	lsrs	r3, r3, #16
 800f736:	2010      	movs	r0, #16
 800f738:	f013 0fff 	tst.w	r3, #255	; 0xff
 800f73c:	bf04      	itt	eq
 800f73e:	0a1b      	lsreq	r3, r3, #8
 800f740:	3008      	addeq	r0, #8
 800f742:	071a      	lsls	r2, r3, #28
 800f744:	bf04      	itt	eq
 800f746:	091b      	lsreq	r3, r3, #4
 800f748:	3004      	addeq	r0, #4
 800f74a:	079a      	lsls	r2, r3, #30
 800f74c:	bf04      	itt	eq
 800f74e:	089b      	lsreq	r3, r3, #2
 800f750:	3002      	addeq	r0, #2
 800f752:	07da      	lsls	r2, r3, #31
 800f754:	d402      	bmi.n	800f75c <__lo0bits+0x4e>
 800f756:	085b      	lsrs	r3, r3, #1
 800f758:	d006      	beq.n	800f768 <__lo0bits+0x5a>
 800f75a:	3001      	adds	r0, #1
 800f75c:	600b      	str	r3, [r1, #0]
 800f75e:	4770      	bx	lr
 800f760:	4610      	mov	r0, r2
 800f762:	e7e9      	b.n	800f738 <__lo0bits+0x2a>
 800f764:	2000      	movs	r0, #0
 800f766:	4770      	bx	lr
 800f768:	2020      	movs	r0, #32
 800f76a:	4770      	bx	lr

0800f76c <__i2b>:
 800f76c:	b510      	push	{r4, lr}
 800f76e:	460c      	mov	r4, r1
 800f770:	2101      	movs	r1, #1
 800f772:	f7ff fee9 	bl	800f548 <_Balloc>
 800f776:	2201      	movs	r2, #1
 800f778:	6144      	str	r4, [r0, #20]
 800f77a:	6102      	str	r2, [r0, #16]
 800f77c:	bd10      	pop	{r4, pc}

0800f77e <__multiply>:
 800f77e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f782:	4614      	mov	r4, r2
 800f784:	690a      	ldr	r2, [r1, #16]
 800f786:	6923      	ldr	r3, [r4, #16]
 800f788:	429a      	cmp	r2, r3
 800f78a:	bfb8      	it	lt
 800f78c:	460b      	movlt	r3, r1
 800f78e:	4688      	mov	r8, r1
 800f790:	bfbc      	itt	lt
 800f792:	46a0      	movlt	r8, r4
 800f794:	461c      	movlt	r4, r3
 800f796:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800f79a:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800f79e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f7a2:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800f7a6:	eb07 0609 	add.w	r6, r7, r9
 800f7aa:	42b3      	cmp	r3, r6
 800f7ac:	bfb8      	it	lt
 800f7ae:	3101      	addlt	r1, #1
 800f7b0:	f7ff feca 	bl	800f548 <_Balloc>
 800f7b4:	f100 0514 	add.w	r5, r0, #20
 800f7b8:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800f7bc:	462b      	mov	r3, r5
 800f7be:	2200      	movs	r2, #0
 800f7c0:	4573      	cmp	r3, lr
 800f7c2:	d316      	bcc.n	800f7f2 <__multiply+0x74>
 800f7c4:	f104 0214 	add.w	r2, r4, #20
 800f7c8:	f108 0114 	add.w	r1, r8, #20
 800f7cc:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800f7d0:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800f7d4:	9300      	str	r3, [sp, #0]
 800f7d6:	9b00      	ldr	r3, [sp, #0]
 800f7d8:	9201      	str	r2, [sp, #4]
 800f7da:	4293      	cmp	r3, r2
 800f7dc:	d80c      	bhi.n	800f7f8 <__multiply+0x7a>
 800f7de:	2e00      	cmp	r6, #0
 800f7e0:	dd03      	ble.n	800f7ea <__multiply+0x6c>
 800f7e2:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800f7e6:	2b00      	cmp	r3, #0
 800f7e8:	d05d      	beq.n	800f8a6 <__multiply+0x128>
 800f7ea:	6106      	str	r6, [r0, #16]
 800f7ec:	b003      	add	sp, #12
 800f7ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f7f2:	f843 2b04 	str.w	r2, [r3], #4
 800f7f6:	e7e3      	b.n	800f7c0 <__multiply+0x42>
 800f7f8:	f8b2 b000 	ldrh.w	fp, [r2]
 800f7fc:	f1bb 0f00 	cmp.w	fp, #0
 800f800:	d023      	beq.n	800f84a <__multiply+0xcc>
 800f802:	4689      	mov	r9, r1
 800f804:	46ac      	mov	ip, r5
 800f806:	f04f 0800 	mov.w	r8, #0
 800f80a:	f859 4b04 	ldr.w	r4, [r9], #4
 800f80e:	f8dc a000 	ldr.w	sl, [ip]
 800f812:	b2a3      	uxth	r3, r4
 800f814:	fa1f fa8a 	uxth.w	sl, sl
 800f818:	fb0b a303 	mla	r3, fp, r3, sl
 800f81c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800f820:	f8dc 4000 	ldr.w	r4, [ip]
 800f824:	4443      	add	r3, r8
 800f826:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800f82a:	fb0b 840a 	mla	r4, fp, sl, r8
 800f82e:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800f832:	46e2      	mov	sl, ip
 800f834:	b29b      	uxth	r3, r3
 800f836:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800f83a:	454f      	cmp	r7, r9
 800f83c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800f840:	f84a 3b04 	str.w	r3, [sl], #4
 800f844:	d82b      	bhi.n	800f89e <__multiply+0x120>
 800f846:	f8cc 8004 	str.w	r8, [ip, #4]
 800f84a:	9b01      	ldr	r3, [sp, #4]
 800f84c:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800f850:	3204      	adds	r2, #4
 800f852:	f1ba 0f00 	cmp.w	sl, #0
 800f856:	d020      	beq.n	800f89a <__multiply+0x11c>
 800f858:	682b      	ldr	r3, [r5, #0]
 800f85a:	4689      	mov	r9, r1
 800f85c:	46a8      	mov	r8, r5
 800f85e:	f04f 0b00 	mov.w	fp, #0
 800f862:	f8b9 c000 	ldrh.w	ip, [r9]
 800f866:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800f86a:	fb0a 440c 	mla	r4, sl, ip, r4
 800f86e:	445c      	add	r4, fp
 800f870:	46c4      	mov	ip, r8
 800f872:	b29b      	uxth	r3, r3
 800f874:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800f878:	f84c 3b04 	str.w	r3, [ip], #4
 800f87c:	f859 3b04 	ldr.w	r3, [r9], #4
 800f880:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800f884:	0c1b      	lsrs	r3, r3, #16
 800f886:	fb0a b303 	mla	r3, sl, r3, fp
 800f88a:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800f88e:	454f      	cmp	r7, r9
 800f890:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800f894:	d805      	bhi.n	800f8a2 <__multiply+0x124>
 800f896:	f8c8 3004 	str.w	r3, [r8, #4]
 800f89a:	3504      	adds	r5, #4
 800f89c:	e79b      	b.n	800f7d6 <__multiply+0x58>
 800f89e:	46d4      	mov	ip, sl
 800f8a0:	e7b3      	b.n	800f80a <__multiply+0x8c>
 800f8a2:	46e0      	mov	r8, ip
 800f8a4:	e7dd      	b.n	800f862 <__multiply+0xe4>
 800f8a6:	3e01      	subs	r6, #1
 800f8a8:	e799      	b.n	800f7de <__multiply+0x60>
	...

0800f8ac <__pow5mult>:
 800f8ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f8b0:	4615      	mov	r5, r2
 800f8b2:	f012 0203 	ands.w	r2, r2, #3
 800f8b6:	4606      	mov	r6, r0
 800f8b8:	460f      	mov	r7, r1
 800f8ba:	d007      	beq.n	800f8cc <__pow5mult+0x20>
 800f8bc:	3a01      	subs	r2, #1
 800f8be:	4c21      	ldr	r4, [pc, #132]	; (800f944 <__pow5mult+0x98>)
 800f8c0:	2300      	movs	r3, #0
 800f8c2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f8c6:	f7ff fe8a 	bl	800f5de <__multadd>
 800f8ca:	4607      	mov	r7, r0
 800f8cc:	10ad      	asrs	r5, r5, #2
 800f8ce:	d035      	beq.n	800f93c <__pow5mult+0x90>
 800f8d0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800f8d2:	b93c      	cbnz	r4, 800f8e4 <__pow5mult+0x38>
 800f8d4:	2010      	movs	r0, #16
 800f8d6:	f7fc fe3b 	bl	800c550 <malloc>
 800f8da:	6270      	str	r0, [r6, #36]	; 0x24
 800f8dc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f8e0:	6004      	str	r4, [r0, #0]
 800f8e2:	60c4      	str	r4, [r0, #12]
 800f8e4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800f8e8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f8ec:	b94c      	cbnz	r4, 800f902 <__pow5mult+0x56>
 800f8ee:	f240 2171 	movw	r1, #625	; 0x271
 800f8f2:	4630      	mov	r0, r6
 800f8f4:	f7ff ff3a 	bl	800f76c <__i2b>
 800f8f8:	2300      	movs	r3, #0
 800f8fa:	f8c8 0008 	str.w	r0, [r8, #8]
 800f8fe:	4604      	mov	r4, r0
 800f900:	6003      	str	r3, [r0, #0]
 800f902:	f04f 0800 	mov.w	r8, #0
 800f906:	07eb      	lsls	r3, r5, #31
 800f908:	d50a      	bpl.n	800f920 <__pow5mult+0x74>
 800f90a:	4639      	mov	r1, r7
 800f90c:	4622      	mov	r2, r4
 800f90e:	4630      	mov	r0, r6
 800f910:	f7ff ff35 	bl	800f77e <__multiply>
 800f914:	4639      	mov	r1, r7
 800f916:	4681      	mov	r9, r0
 800f918:	4630      	mov	r0, r6
 800f91a:	f7ff fe49 	bl	800f5b0 <_Bfree>
 800f91e:	464f      	mov	r7, r9
 800f920:	106d      	asrs	r5, r5, #1
 800f922:	d00b      	beq.n	800f93c <__pow5mult+0x90>
 800f924:	6820      	ldr	r0, [r4, #0]
 800f926:	b938      	cbnz	r0, 800f938 <__pow5mult+0x8c>
 800f928:	4622      	mov	r2, r4
 800f92a:	4621      	mov	r1, r4
 800f92c:	4630      	mov	r0, r6
 800f92e:	f7ff ff26 	bl	800f77e <__multiply>
 800f932:	6020      	str	r0, [r4, #0]
 800f934:	f8c0 8000 	str.w	r8, [r0]
 800f938:	4604      	mov	r4, r0
 800f93a:	e7e4      	b.n	800f906 <__pow5mult+0x5a>
 800f93c:	4638      	mov	r0, r7
 800f93e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f942:	bf00      	nop
 800f944:	080117f8 	.word	0x080117f8

0800f948 <__lshift>:
 800f948:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f94c:	460c      	mov	r4, r1
 800f94e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f952:	6923      	ldr	r3, [r4, #16]
 800f954:	6849      	ldr	r1, [r1, #4]
 800f956:	eb0a 0903 	add.w	r9, sl, r3
 800f95a:	68a3      	ldr	r3, [r4, #8]
 800f95c:	4607      	mov	r7, r0
 800f95e:	4616      	mov	r6, r2
 800f960:	f109 0501 	add.w	r5, r9, #1
 800f964:	42ab      	cmp	r3, r5
 800f966:	db32      	blt.n	800f9ce <__lshift+0x86>
 800f968:	4638      	mov	r0, r7
 800f96a:	f7ff fded 	bl	800f548 <_Balloc>
 800f96e:	2300      	movs	r3, #0
 800f970:	4680      	mov	r8, r0
 800f972:	f100 0114 	add.w	r1, r0, #20
 800f976:	461a      	mov	r2, r3
 800f978:	4553      	cmp	r3, sl
 800f97a:	db2b      	blt.n	800f9d4 <__lshift+0x8c>
 800f97c:	6920      	ldr	r0, [r4, #16]
 800f97e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f982:	f104 0314 	add.w	r3, r4, #20
 800f986:	f016 021f 	ands.w	r2, r6, #31
 800f98a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f98e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800f992:	d025      	beq.n	800f9e0 <__lshift+0x98>
 800f994:	f1c2 0e20 	rsb	lr, r2, #32
 800f998:	2000      	movs	r0, #0
 800f99a:	681e      	ldr	r6, [r3, #0]
 800f99c:	468a      	mov	sl, r1
 800f99e:	4096      	lsls	r6, r2
 800f9a0:	4330      	orrs	r0, r6
 800f9a2:	f84a 0b04 	str.w	r0, [sl], #4
 800f9a6:	f853 0b04 	ldr.w	r0, [r3], #4
 800f9aa:	459c      	cmp	ip, r3
 800f9ac:	fa20 f00e 	lsr.w	r0, r0, lr
 800f9b0:	d814      	bhi.n	800f9dc <__lshift+0x94>
 800f9b2:	6048      	str	r0, [r1, #4]
 800f9b4:	b108      	cbz	r0, 800f9ba <__lshift+0x72>
 800f9b6:	f109 0502 	add.w	r5, r9, #2
 800f9ba:	3d01      	subs	r5, #1
 800f9bc:	4638      	mov	r0, r7
 800f9be:	f8c8 5010 	str.w	r5, [r8, #16]
 800f9c2:	4621      	mov	r1, r4
 800f9c4:	f7ff fdf4 	bl	800f5b0 <_Bfree>
 800f9c8:	4640      	mov	r0, r8
 800f9ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f9ce:	3101      	adds	r1, #1
 800f9d0:	005b      	lsls	r3, r3, #1
 800f9d2:	e7c7      	b.n	800f964 <__lshift+0x1c>
 800f9d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800f9d8:	3301      	adds	r3, #1
 800f9da:	e7cd      	b.n	800f978 <__lshift+0x30>
 800f9dc:	4651      	mov	r1, sl
 800f9de:	e7dc      	b.n	800f99a <__lshift+0x52>
 800f9e0:	3904      	subs	r1, #4
 800f9e2:	f853 2b04 	ldr.w	r2, [r3], #4
 800f9e6:	f841 2f04 	str.w	r2, [r1, #4]!
 800f9ea:	459c      	cmp	ip, r3
 800f9ec:	d8f9      	bhi.n	800f9e2 <__lshift+0x9a>
 800f9ee:	e7e4      	b.n	800f9ba <__lshift+0x72>

0800f9f0 <__mcmp>:
 800f9f0:	6903      	ldr	r3, [r0, #16]
 800f9f2:	690a      	ldr	r2, [r1, #16]
 800f9f4:	1a9b      	subs	r3, r3, r2
 800f9f6:	b530      	push	{r4, r5, lr}
 800f9f8:	d10c      	bne.n	800fa14 <__mcmp+0x24>
 800f9fa:	0092      	lsls	r2, r2, #2
 800f9fc:	3014      	adds	r0, #20
 800f9fe:	3114      	adds	r1, #20
 800fa00:	1884      	adds	r4, r0, r2
 800fa02:	4411      	add	r1, r2
 800fa04:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800fa08:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800fa0c:	4295      	cmp	r5, r2
 800fa0e:	d003      	beq.n	800fa18 <__mcmp+0x28>
 800fa10:	d305      	bcc.n	800fa1e <__mcmp+0x2e>
 800fa12:	2301      	movs	r3, #1
 800fa14:	4618      	mov	r0, r3
 800fa16:	bd30      	pop	{r4, r5, pc}
 800fa18:	42a0      	cmp	r0, r4
 800fa1a:	d3f3      	bcc.n	800fa04 <__mcmp+0x14>
 800fa1c:	e7fa      	b.n	800fa14 <__mcmp+0x24>
 800fa1e:	f04f 33ff 	mov.w	r3, #4294967295
 800fa22:	e7f7      	b.n	800fa14 <__mcmp+0x24>

0800fa24 <__mdiff>:
 800fa24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fa28:	460d      	mov	r5, r1
 800fa2a:	4607      	mov	r7, r0
 800fa2c:	4611      	mov	r1, r2
 800fa2e:	4628      	mov	r0, r5
 800fa30:	4614      	mov	r4, r2
 800fa32:	f7ff ffdd 	bl	800f9f0 <__mcmp>
 800fa36:	1e06      	subs	r6, r0, #0
 800fa38:	d108      	bne.n	800fa4c <__mdiff+0x28>
 800fa3a:	4631      	mov	r1, r6
 800fa3c:	4638      	mov	r0, r7
 800fa3e:	f7ff fd83 	bl	800f548 <_Balloc>
 800fa42:	2301      	movs	r3, #1
 800fa44:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800fa48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fa4c:	bfa4      	itt	ge
 800fa4e:	4623      	movge	r3, r4
 800fa50:	462c      	movge	r4, r5
 800fa52:	4638      	mov	r0, r7
 800fa54:	6861      	ldr	r1, [r4, #4]
 800fa56:	bfa6      	itte	ge
 800fa58:	461d      	movge	r5, r3
 800fa5a:	2600      	movge	r6, #0
 800fa5c:	2601      	movlt	r6, #1
 800fa5e:	f7ff fd73 	bl	800f548 <_Balloc>
 800fa62:	692b      	ldr	r3, [r5, #16]
 800fa64:	60c6      	str	r6, [r0, #12]
 800fa66:	6926      	ldr	r6, [r4, #16]
 800fa68:	f105 0914 	add.w	r9, r5, #20
 800fa6c:	f104 0214 	add.w	r2, r4, #20
 800fa70:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800fa74:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800fa78:	f100 0514 	add.w	r5, r0, #20
 800fa7c:	f04f 0e00 	mov.w	lr, #0
 800fa80:	f852 ab04 	ldr.w	sl, [r2], #4
 800fa84:	f859 4b04 	ldr.w	r4, [r9], #4
 800fa88:	fa1e f18a 	uxtah	r1, lr, sl
 800fa8c:	b2a3      	uxth	r3, r4
 800fa8e:	1ac9      	subs	r1, r1, r3
 800fa90:	0c23      	lsrs	r3, r4, #16
 800fa92:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800fa96:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800fa9a:	b289      	uxth	r1, r1
 800fa9c:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800faa0:	45c8      	cmp	r8, r9
 800faa2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800faa6:	4694      	mov	ip, r2
 800faa8:	f845 3b04 	str.w	r3, [r5], #4
 800faac:	d8e8      	bhi.n	800fa80 <__mdiff+0x5c>
 800faae:	45bc      	cmp	ip, r7
 800fab0:	d304      	bcc.n	800fabc <__mdiff+0x98>
 800fab2:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800fab6:	b183      	cbz	r3, 800fada <__mdiff+0xb6>
 800fab8:	6106      	str	r6, [r0, #16]
 800faba:	e7c5      	b.n	800fa48 <__mdiff+0x24>
 800fabc:	f85c 1b04 	ldr.w	r1, [ip], #4
 800fac0:	fa1e f381 	uxtah	r3, lr, r1
 800fac4:	141a      	asrs	r2, r3, #16
 800fac6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800faca:	b29b      	uxth	r3, r3
 800facc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fad0:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800fad4:	f845 3b04 	str.w	r3, [r5], #4
 800fad8:	e7e9      	b.n	800faae <__mdiff+0x8a>
 800fada:	3e01      	subs	r6, #1
 800fadc:	e7e9      	b.n	800fab2 <__mdiff+0x8e>
	...

0800fae0 <__ulp>:
 800fae0:	4b12      	ldr	r3, [pc, #72]	; (800fb2c <__ulp+0x4c>)
 800fae2:	ee10 2a90 	vmov	r2, s1
 800fae6:	401a      	ands	r2, r3
 800fae8:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 800faec:	2b00      	cmp	r3, #0
 800faee:	dd04      	ble.n	800fafa <__ulp+0x1a>
 800faf0:	2000      	movs	r0, #0
 800faf2:	4619      	mov	r1, r3
 800faf4:	ec41 0b10 	vmov	d0, r0, r1
 800faf8:	4770      	bx	lr
 800fafa:	425b      	negs	r3, r3
 800fafc:	151b      	asrs	r3, r3, #20
 800fafe:	2b13      	cmp	r3, #19
 800fb00:	f04f 0000 	mov.w	r0, #0
 800fb04:	f04f 0100 	mov.w	r1, #0
 800fb08:	dc04      	bgt.n	800fb14 <__ulp+0x34>
 800fb0a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800fb0e:	fa42 f103 	asr.w	r1, r2, r3
 800fb12:	e7ef      	b.n	800faf4 <__ulp+0x14>
 800fb14:	3b14      	subs	r3, #20
 800fb16:	2b1e      	cmp	r3, #30
 800fb18:	f04f 0201 	mov.w	r2, #1
 800fb1c:	bfda      	itte	le
 800fb1e:	f1c3 031f 	rsble	r3, r3, #31
 800fb22:	fa02 f303 	lslle.w	r3, r2, r3
 800fb26:	4613      	movgt	r3, r2
 800fb28:	4618      	mov	r0, r3
 800fb2a:	e7e3      	b.n	800faf4 <__ulp+0x14>
 800fb2c:	7ff00000 	.word	0x7ff00000

0800fb30 <__b2d>:
 800fb30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fb32:	6905      	ldr	r5, [r0, #16]
 800fb34:	f100 0714 	add.w	r7, r0, #20
 800fb38:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800fb3c:	1f2e      	subs	r6, r5, #4
 800fb3e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800fb42:	4620      	mov	r0, r4
 800fb44:	f7ff fdc4 	bl	800f6d0 <__hi0bits>
 800fb48:	f1c0 0320 	rsb	r3, r0, #32
 800fb4c:	280a      	cmp	r0, #10
 800fb4e:	600b      	str	r3, [r1, #0]
 800fb50:	f8df c074 	ldr.w	ip, [pc, #116]	; 800fbc8 <__b2d+0x98>
 800fb54:	dc14      	bgt.n	800fb80 <__b2d+0x50>
 800fb56:	f1c0 0e0b 	rsb	lr, r0, #11
 800fb5a:	fa24 f10e 	lsr.w	r1, r4, lr
 800fb5e:	42b7      	cmp	r7, r6
 800fb60:	ea41 030c 	orr.w	r3, r1, ip
 800fb64:	bf34      	ite	cc
 800fb66:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800fb6a:	2100      	movcs	r1, #0
 800fb6c:	3015      	adds	r0, #21
 800fb6e:	fa04 f000 	lsl.w	r0, r4, r0
 800fb72:	fa21 f10e 	lsr.w	r1, r1, lr
 800fb76:	ea40 0201 	orr.w	r2, r0, r1
 800fb7a:	ec43 2b10 	vmov	d0, r2, r3
 800fb7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fb80:	42b7      	cmp	r7, r6
 800fb82:	bf3a      	itte	cc
 800fb84:	f1a5 0608 	subcc.w	r6, r5, #8
 800fb88:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800fb8c:	2100      	movcs	r1, #0
 800fb8e:	380b      	subs	r0, #11
 800fb90:	d015      	beq.n	800fbbe <__b2d+0x8e>
 800fb92:	4084      	lsls	r4, r0
 800fb94:	f1c0 0520 	rsb	r5, r0, #32
 800fb98:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 800fb9c:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 800fba0:	42be      	cmp	r6, r7
 800fba2:	fa21 fc05 	lsr.w	ip, r1, r5
 800fba6:	ea44 030c 	orr.w	r3, r4, ip
 800fbaa:	bf8c      	ite	hi
 800fbac:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800fbb0:	2400      	movls	r4, #0
 800fbb2:	fa01 f000 	lsl.w	r0, r1, r0
 800fbb6:	40ec      	lsrs	r4, r5
 800fbb8:	ea40 0204 	orr.w	r2, r0, r4
 800fbbc:	e7dd      	b.n	800fb7a <__b2d+0x4a>
 800fbbe:	ea44 030c 	orr.w	r3, r4, ip
 800fbc2:	460a      	mov	r2, r1
 800fbc4:	e7d9      	b.n	800fb7a <__b2d+0x4a>
 800fbc6:	bf00      	nop
 800fbc8:	3ff00000 	.word	0x3ff00000

0800fbcc <__d2b>:
 800fbcc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800fbd0:	460e      	mov	r6, r1
 800fbd2:	2101      	movs	r1, #1
 800fbd4:	ec59 8b10 	vmov	r8, r9, d0
 800fbd8:	4615      	mov	r5, r2
 800fbda:	f7ff fcb5 	bl	800f548 <_Balloc>
 800fbde:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800fbe2:	4607      	mov	r7, r0
 800fbe4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800fbe8:	bb34      	cbnz	r4, 800fc38 <__d2b+0x6c>
 800fbea:	9301      	str	r3, [sp, #4]
 800fbec:	f1b8 0300 	subs.w	r3, r8, #0
 800fbf0:	d027      	beq.n	800fc42 <__d2b+0x76>
 800fbf2:	a802      	add	r0, sp, #8
 800fbf4:	f840 3d08 	str.w	r3, [r0, #-8]!
 800fbf8:	f7ff fd89 	bl	800f70e <__lo0bits>
 800fbfc:	9900      	ldr	r1, [sp, #0]
 800fbfe:	b1f0      	cbz	r0, 800fc3e <__d2b+0x72>
 800fc00:	9a01      	ldr	r2, [sp, #4]
 800fc02:	f1c0 0320 	rsb	r3, r0, #32
 800fc06:	fa02 f303 	lsl.w	r3, r2, r3
 800fc0a:	430b      	orrs	r3, r1
 800fc0c:	40c2      	lsrs	r2, r0
 800fc0e:	617b      	str	r3, [r7, #20]
 800fc10:	9201      	str	r2, [sp, #4]
 800fc12:	9b01      	ldr	r3, [sp, #4]
 800fc14:	61bb      	str	r3, [r7, #24]
 800fc16:	2b00      	cmp	r3, #0
 800fc18:	bf14      	ite	ne
 800fc1a:	2102      	movne	r1, #2
 800fc1c:	2101      	moveq	r1, #1
 800fc1e:	6139      	str	r1, [r7, #16]
 800fc20:	b1c4      	cbz	r4, 800fc54 <__d2b+0x88>
 800fc22:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800fc26:	4404      	add	r4, r0
 800fc28:	6034      	str	r4, [r6, #0]
 800fc2a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800fc2e:	6028      	str	r0, [r5, #0]
 800fc30:	4638      	mov	r0, r7
 800fc32:	b003      	add	sp, #12
 800fc34:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fc38:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800fc3c:	e7d5      	b.n	800fbea <__d2b+0x1e>
 800fc3e:	6179      	str	r1, [r7, #20]
 800fc40:	e7e7      	b.n	800fc12 <__d2b+0x46>
 800fc42:	a801      	add	r0, sp, #4
 800fc44:	f7ff fd63 	bl	800f70e <__lo0bits>
 800fc48:	9b01      	ldr	r3, [sp, #4]
 800fc4a:	617b      	str	r3, [r7, #20]
 800fc4c:	2101      	movs	r1, #1
 800fc4e:	6139      	str	r1, [r7, #16]
 800fc50:	3020      	adds	r0, #32
 800fc52:	e7e5      	b.n	800fc20 <__d2b+0x54>
 800fc54:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800fc58:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800fc5c:	6030      	str	r0, [r6, #0]
 800fc5e:	6918      	ldr	r0, [r3, #16]
 800fc60:	f7ff fd36 	bl	800f6d0 <__hi0bits>
 800fc64:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800fc68:	e7e1      	b.n	800fc2e <__d2b+0x62>

0800fc6a <__ratio>:
 800fc6a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc6e:	4688      	mov	r8, r1
 800fc70:	4669      	mov	r1, sp
 800fc72:	4681      	mov	r9, r0
 800fc74:	f7ff ff5c 	bl	800fb30 <__b2d>
 800fc78:	a901      	add	r1, sp, #4
 800fc7a:	4640      	mov	r0, r8
 800fc7c:	ec57 6b10 	vmov	r6, r7, d0
 800fc80:	f7ff ff56 	bl	800fb30 <__b2d>
 800fc84:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800fc88:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800fc8c:	eba3 0c02 	sub.w	ip, r3, r2
 800fc90:	e9dd 3200 	ldrd	r3, r2, [sp]
 800fc94:	1a9b      	subs	r3, r3, r2
 800fc96:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800fc9a:	ec5b ab10 	vmov	sl, fp, d0
 800fc9e:	2b00      	cmp	r3, #0
 800fca0:	bfce      	itee	gt
 800fca2:	463a      	movgt	r2, r7
 800fca4:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800fca8:	465a      	movle	r2, fp
 800fcaa:	4659      	mov	r1, fp
 800fcac:	463d      	mov	r5, r7
 800fcae:	bfd4      	ite	le
 800fcb0:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 800fcb4:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 800fcb8:	4630      	mov	r0, r6
 800fcba:	ee10 2a10 	vmov	r2, s0
 800fcbe:	460b      	mov	r3, r1
 800fcc0:	4629      	mov	r1, r5
 800fcc2:	f7f0 fdfb 	bl	80008bc <__aeabi_ddiv>
 800fcc6:	ec41 0b10 	vmov	d0, r0, r1
 800fcca:	b003      	add	sp, #12
 800fccc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800fcd0 <__copybits>:
 800fcd0:	3901      	subs	r1, #1
 800fcd2:	b510      	push	{r4, lr}
 800fcd4:	1149      	asrs	r1, r1, #5
 800fcd6:	6914      	ldr	r4, [r2, #16]
 800fcd8:	3101      	adds	r1, #1
 800fcda:	f102 0314 	add.w	r3, r2, #20
 800fcde:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800fce2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800fce6:	42a3      	cmp	r3, r4
 800fce8:	4602      	mov	r2, r0
 800fcea:	d303      	bcc.n	800fcf4 <__copybits+0x24>
 800fcec:	2300      	movs	r3, #0
 800fcee:	428a      	cmp	r2, r1
 800fcf0:	d305      	bcc.n	800fcfe <__copybits+0x2e>
 800fcf2:	bd10      	pop	{r4, pc}
 800fcf4:	f853 2b04 	ldr.w	r2, [r3], #4
 800fcf8:	f840 2b04 	str.w	r2, [r0], #4
 800fcfc:	e7f3      	b.n	800fce6 <__copybits+0x16>
 800fcfe:	f842 3b04 	str.w	r3, [r2], #4
 800fd02:	e7f4      	b.n	800fcee <__copybits+0x1e>

0800fd04 <__any_on>:
 800fd04:	f100 0214 	add.w	r2, r0, #20
 800fd08:	6900      	ldr	r0, [r0, #16]
 800fd0a:	114b      	asrs	r3, r1, #5
 800fd0c:	4298      	cmp	r0, r3
 800fd0e:	b510      	push	{r4, lr}
 800fd10:	db11      	blt.n	800fd36 <__any_on+0x32>
 800fd12:	dd0a      	ble.n	800fd2a <__any_on+0x26>
 800fd14:	f011 011f 	ands.w	r1, r1, #31
 800fd18:	d007      	beq.n	800fd2a <__any_on+0x26>
 800fd1a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800fd1e:	fa24 f001 	lsr.w	r0, r4, r1
 800fd22:	fa00 f101 	lsl.w	r1, r0, r1
 800fd26:	428c      	cmp	r4, r1
 800fd28:	d10b      	bne.n	800fd42 <__any_on+0x3e>
 800fd2a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800fd2e:	4293      	cmp	r3, r2
 800fd30:	d803      	bhi.n	800fd3a <__any_on+0x36>
 800fd32:	2000      	movs	r0, #0
 800fd34:	bd10      	pop	{r4, pc}
 800fd36:	4603      	mov	r3, r0
 800fd38:	e7f7      	b.n	800fd2a <__any_on+0x26>
 800fd3a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800fd3e:	2900      	cmp	r1, #0
 800fd40:	d0f5      	beq.n	800fd2e <__any_on+0x2a>
 800fd42:	2001      	movs	r0, #1
 800fd44:	e7f6      	b.n	800fd34 <__any_on+0x30>

0800fd46 <_calloc_r>:
 800fd46:	b538      	push	{r3, r4, r5, lr}
 800fd48:	fb02 f401 	mul.w	r4, r2, r1
 800fd4c:	4621      	mov	r1, r4
 800fd4e:	f7fc fc83 	bl	800c658 <_malloc_r>
 800fd52:	4605      	mov	r5, r0
 800fd54:	b118      	cbz	r0, 800fd5e <_calloc_r+0x18>
 800fd56:	4622      	mov	r2, r4
 800fd58:	2100      	movs	r1, #0
 800fd5a:	f7fc fc26 	bl	800c5aa <memset>
 800fd5e:	4628      	mov	r0, r5
 800fd60:	bd38      	pop	{r3, r4, r5, pc}

0800fd62 <_realloc_r>:
 800fd62:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fd64:	4607      	mov	r7, r0
 800fd66:	4614      	mov	r4, r2
 800fd68:	460e      	mov	r6, r1
 800fd6a:	b921      	cbnz	r1, 800fd76 <_realloc_r+0x14>
 800fd6c:	4611      	mov	r1, r2
 800fd6e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800fd72:	f7fc bc71 	b.w	800c658 <_malloc_r>
 800fd76:	b922      	cbnz	r2, 800fd82 <_realloc_r+0x20>
 800fd78:	f7fc fc20 	bl	800c5bc <_free_r>
 800fd7c:	4625      	mov	r5, r4
 800fd7e:	4628      	mov	r0, r5
 800fd80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fd82:	f000 fd7a 	bl	801087a <_malloc_usable_size_r>
 800fd86:	42a0      	cmp	r0, r4
 800fd88:	d20f      	bcs.n	800fdaa <_realloc_r+0x48>
 800fd8a:	4621      	mov	r1, r4
 800fd8c:	4638      	mov	r0, r7
 800fd8e:	f7fc fc63 	bl	800c658 <_malloc_r>
 800fd92:	4605      	mov	r5, r0
 800fd94:	2800      	cmp	r0, #0
 800fd96:	d0f2      	beq.n	800fd7e <_realloc_r+0x1c>
 800fd98:	4631      	mov	r1, r6
 800fd9a:	4622      	mov	r2, r4
 800fd9c:	f7fc fbfa 	bl	800c594 <memcpy>
 800fda0:	4631      	mov	r1, r6
 800fda2:	4638      	mov	r0, r7
 800fda4:	f7fc fc0a 	bl	800c5bc <_free_r>
 800fda8:	e7e9      	b.n	800fd7e <_realloc_r+0x1c>
 800fdaa:	4635      	mov	r5, r6
 800fdac:	e7e7      	b.n	800fd7e <_realloc_r+0x1c>

0800fdae <__ssputs_r>:
 800fdae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fdb2:	688e      	ldr	r6, [r1, #8]
 800fdb4:	429e      	cmp	r6, r3
 800fdb6:	4682      	mov	sl, r0
 800fdb8:	460c      	mov	r4, r1
 800fdba:	4690      	mov	r8, r2
 800fdbc:	4699      	mov	r9, r3
 800fdbe:	d837      	bhi.n	800fe30 <__ssputs_r+0x82>
 800fdc0:	898a      	ldrh	r2, [r1, #12]
 800fdc2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800fdc6:	d031      	beq.n	800fe2c <__ssputs_r+0x7e>
 800fdc8:	6825      	ldr	r5, [r4, #0]
 800fdca:	6909      	ldr	r1, [r1, #16]
 800fdcc:	1a6f      	subs	r7, r5, r1
 800fdce:	6965      	ldr	r5, [r4, #20]
 800fdd0:	2302      	movs	r3, #2
 800fdd2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800fdd6:	fb95 f5f3 	sdiv	r5, r5, r3
 800fdda:	f109 0301 	add.w	r3, r9, #1
 800fdde:	443b      	add	r3, r7
 800fde0:	429d      	cmp	r5, r3
 800fde2:	bf38      	it	cc
 800fde4:	461d      	movcc	r5, r3
 800fde6:	0553      	lsls	r3, r2, #21
 800fde8:	d530      	bpl.n	800fe4c <__ssputs_r+0x9e>
 800fdea:	4629      	mov	r1, r5
 800fdec:	f7fc fc34 	bl	800c658 <_malloc_r>
 800fdf0:	4606      	mov	r6, r0
 800fdf2:	b950      	cbnz	r0, 800fe0a <__ssputs_r+0x5c>
 800fdf4:	230c      	movs	r3, #12
 800fdf6:	f8ca 3000 	str.w	r3, [sl]
 800fdfa:	89a3      	ldrh	r3, [r4, #12]
 800fdfc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fe00:	81a3      	strh	r3, [r4, #12]
 800fe02:	f04f 30ff 	mov.w	r0, #4294967295
 800fe06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fe0a:	463a      	mov	r2, r7
 800fe0c:	6921      	ldr	r1, [r4, #16]
 800fe0e:	f7fc fbc1 	bl	800c594 <memcpy>
 800fe12:	89a3      	ldrh	r3, [r4, #12]
 800fe14:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800fe18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fe1c:	81a3      	strh	r3, [r4, #12]
 800fe1e:	6126      	str	r6, [r4, #16]
 800fe20:	6165      	str	r5, [r4, #20]
 800fe22:	443e      	add	r6, r7
 800fe24:	1bed      	subs	r5, r5, r7
 800fe26:	6026      	str	r6, [r4, #0]
 800fe28:	60a5      	str	r5, [r4, #8]
 800fe2a:	464e      	mov	r6, r9
 800fe2c:	454e      	cmp	r6, r9
 800fe2e:	d900      	bls.n	800fe32 <__ssputs_r+0x84>
 800fe30:	464e      	mov	r6, r9
 800fe32:	4632      	mov	r2, r6
 800fe34:	4641      	mov	r1, r8
 800fe36:	6820      	ldr	r0, [r4, #0]
 800fe38:	f000 fd06 	bl	8010848 <memmove>
 800fe3c:	68a3      	ldr	r3, [r4, #8]
 800fe3e:	1b9b      	subs	r3, r3, r6
 800fe40:	60a3      	str	r3, [r4, #8]
 800fe42:	6823      	ldr	r3, [r4, #0]
 800fe44:	441e      	add	r6, r3
 800fe46:	6026      	str	r6, [r4, #0]
 800fe48:	2000      	movs	r0, #0
 800fe4a:	e7dc      	b.n	800fe06 <__ssputs_r+0x58>
 800fe4c:	462a      	mov	r2, r5
 800fe4e:	f7ff ff88 	bl	800fd62 <_realloc_r>
 800fe52:	4606      	mov	r6, r0
 800fe54:	2800      	cmp	r0, #0
 800fe56:	d1e2      	bne.n	800fe1e <__ssputs_r+0x70>
 800fe58:	6921      	ldr	r1, [r4, #16]
 800fe5a:	4650      	mov	r0, sl
 800fe5c:	f7fc fbae 	bl	800c5bc <_free_r>
 800fe60:	e7c8      	b.n	800fdf4 <__ssputs_r+0x46>
	...

0800fe64 <_svfiprintf_r>:
 800fe64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fe68:	461d      	mov	r5, r3
 800fe6a:	898b      	ldrh	r3, [r1, #12]
 800fe6c:	061f      	lsls	r7, r3, #24
 800fe6e:	b09d      	sub	sp, #116	; 0x74
 800fe70:	4680      	mov	r8, r0
 800fe72:	460c      	mov	r4, r1
 800fe74:	4616      	mov	r6, r2
 800fe76:	d50f      	bpl.n	800fe98 <_svfiprintf_r+0x34>
 800fe78:	690b      	ldr	r3, [r1, #16]
 800fe7a:	b96b      	cbnz	r3, 800fe98 <_svfiprintf_r+0x34>
 800fe7c:	2140      	movs	r1, #64	; 0x40
 800fe7e:	f7fc fbeb 	bl	800c658 <_malloc_r>
 800fe82:	6020      	str	r0, [r4, #0]
 800fe84:	6120      	str	r0, [r4, #16]
 800fe86:	b928      	cbnz	r0, 800fe94 <_svfiprintf_r+0x30>
 800fe88:	230c      	movs	r3, #12
 800fe8a:	f8c8 3000 	str.w	r3, [r8]
 800fe8e:	f04f 30ff 	mov.w	r0, #4294967295
 800fe92:	e0c8      	b.n	8010026 <_svfiprintf_r+0x1c2>
 800fe94:	2340      	movs	r3, #64	; 0x40
 800fe96:	6163      	str	r3, [r4, #20]
 800fe98:	2300      	movs	r3, #0
 800fe9a:	9309      	str	r3, [sp, #36]	; 0x24
 800fe9c:	2320      	movs	r3, #32
 800fe9e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800fea2:	2330      	movs	r3, #48	; 0x30
 800fea4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800fea8:	9503      	str	r5, [sp, #12]
 800feaa:	f04f 0b01 	mov.w	fp, #1
 800feae:	4637      	mov	r7, r6
 800feb0:	463d      	mov	r5, r7
 800feb2:	f815 3b01 	ldrb.w	r3, [r5], #1
 800feb6:	b10b      	cbz	r3, 800febc <_svfiprintf_r+0x58>
 800feb8:	2b25      	cmp	r3, #37	; 0x25
 800feba:	d13e      	bne.n	800ff3a <_svfiprintf_r+0xd6>
 800febc:	ebb7 0a06 	subs.w	sl, r7, r6
 800fec0:	d00b      	beq.n	800feda <_svfiprintf_r+0x76>
 800fec2:	4653      	mov	r3, sl
 800fec4:	4632      	mov	r2, r6
 800fec6:	4621      	mov	r1, r4
 800fec8:	4640      	mov	r0, r8
 800feca:	f7ff ff70 	bl	800fdae <__ssputs_r>
 800fece:	3001      	adds	r0, #1
 800fed0:	f000 80a4 	beq.w	801001c <_svfiprintf_r+0x1b8>
 800fed4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fed6:	4453      	add	r3, sl
 800fed8:	9309      	str	r3, [sp, #36]	; 0x24
 800feda:	783b      	ldrb	r3, [r7, #0]
 800fedc:	2b00      	cmp	r3, #0
 800fede:	f000 809d 	beq.w	801001c <_svfiprintf_r+0x1b8>
 800fee2:	2300      	movs	r3, #0
 800fee4:	f04f 32ff 	mov.w	r2, #4294967295
 800fee8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800feec:	9304      	str	r3, [sp, #16]
 800feee:	9307      	str	r3, [sp, #28]
 800fef0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800fef4:	931a      	str	r3, [sp, #104]	; 0x68
 800fef6:	462f      	mov	r7, r5
 800fef8:	2205      	movs	r2, #5
 800fefa:	f817 1b01 	ldrb.w	r1, [r7], #1
 800fefe:	4850      	ldr	r0, [pc, #320]	; (8010040 <_svfiprintf_r+0x1dc>)
 800ff00:	f7f0 f9a6 	bl	8000250 <memchr>
 800ff04:	9b04      	ldr	r3, [sp, #16]
 800ff06:	b9d0      	cbnz	r0, 800ff3e <_svfiprintf_r+0xda>
 800ff08:	06d9      	lsls	r1, r3, #27
 800ff0a:	bf44      	itt	mi
 800ff0c:	2220      	movmi	r2, #32
 800ff0e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800ff12:	071a      	lsls	r2, r3, #28
 800ff14:	bf44      	itt	mi
 800ff16:	222b      	movmi	r2, #43	; 0x2b
 800ff18:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800ff1c:	782a      	ldrb	r2, [r5, #0]
 800ff1e:	2a2a      	cmp	r2, #42	; 0x2a
 800ff20:	d015      	beq.n	800ff4e <_svfiprintf_r+0xea>
 800ff22:	9a07      	ldr	r2, [sp, #28]
 800ff24:	462f      	mov	r7, r5
 800ff26:	2000      	movs	r0, #0
 800ff28:	250a      	movs	r5, #10
 800ff2a:	4639      	mov	r1, r7
 800ff2c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ff30:	3b30      	subs	r3, #48	; 0x30
 800ff32:	2b09      	cmp	r3, #9
 800ff34:	d94d      	bls.n	800ffd2 <_svfiprintf_r+0x16e>
 800ff36:	b1b8      	cbz	r0, 800ff68 <_svfiprintf_r+0x104>
 800ff38:	e00f      	b.n	800ff5a <_svfiprintf_r+0xf6>
 800ff3a:	462f      	mov	r7, r5
 800ff3c:	e7b8      	b.n	800feb0 <_svfiprintf_r+0x4c>
 800ff3e:	4a40      	ldr	r2, [pc, #256]	; (8010040 <_svfiprintf_r+0x1dc>)
 800ff40:	1a80      	subs	r0, r0, r2
 800ff42:	fa0b f000 	lsl.w	r0, fp, r0
 800ff46:	4318      	orrs	r0, r3
 800ff48:	9004      	str	r0, [sp, #16]
 800ff4a:	463d      	mov	r5, r7
 800ff4c:	e7d3      	b.n	800fef6 <_svfiprintf_r+0x92>
 800ff4e:	9a03      	ldr	r2, [sp, #12]
 800ff50:	1d11      	adds	r1, r2, #4
 800ff52:	6812      	ldr	r2, [r2, #0]
 800ff54:	9103      	str	r1, [sp, #12]
 800ff56:	2a00      	cmp	r2, #0
 800ff58:	db01      	blt.n	800ff5e <_svfiprintf_r+0xfa>
 800ff5a:	9207      	str	r2, [sp, #28]
 800ff5c:	e004      	b.n	800ff68 <_svfiprintf_r+0x104>
 800ff5e:	4252      	negs	r2, r2
 800ff60:	f043 0302 	orr.w	r3, r3, #2
 800ff64:	9207      	str	r2, [sp, #28]
 800ff66:	9304      	str	r3, [sp, #16]
 800ff68:	783b      	ldrb	r3, [r7, #0]
 800ff6a:	2b2e      	cmp	r3, #46	; 0x2e
 800ff6c:	d10c      	bne.n	800ff88 <_svfiprintf_r+0x124>
 800ff6e:	787b      	ldrb	r3, [r7, #1]
 800ff70:	2b2a      	cmp	r3, #42	; 0x2a
 800ff72:	d133      	bne.n	800ffdc <_svfiprintf_r+0x178>
 800ff74:	9b03      	ldr	r3, [sp, #12]
 800ff76:	1d1a      	adds	r2, r3, #4
 800ff78:	681b      	ldr	r3, [r3, #0]
 800ff7a:	9203      	str	r2, [sp, #12]
 800ff7c:	2b00      	cmp	r3, #0
 800ff7e:	bfb8      	it	lt
 800ff80:	f04f 33ff 	movlt.w	r3, #4294967295
 800ff84:	3702      	adds	r7, #2
 800ff86:	9305      	str	r3, [sp, #20]
 800ff88:	4d2e      	ldr	r5, [pc, #184]	; (8010044 <_svfiprintf_r+0x1e0>)
 800ff8a:	7839      	ldrb	r1, [r7, #0]
 800ff8c:	2203      	movs	r2, #3
 800ff8e:	4628      	mov	r0, r5
 800ff90:	f7f0 f95e 	bl	8000250 <memchr>
 800ff94:	b138      	cbz	r0, 800ffa6 <_svfiprintf_r+0x142>
 800ff96:	2340      	movs	r3, #64	; 0x40
 800ff98:	1b40      	subs	r0, r0, r5
 800ff9a:	fa03 f000 	lsl.w	r0, r3, r0
 800ff9e:	9b04      	ldr	r3, [sp, #16]
 800ffa0:	4303      	orrs	r3, r0
 800ffa2:	3701      	adds	r7, #1
 800ffa4:	9304      	str	r3, [sp, #16]
 800ffa6:	7839      	ldrb	r1, [r7, #0]
 800ffa8:	4827      	ldr	r0, [pc, #156]	; (8010048 <_svfiprintf_r+0x1e4>)
 800ffaa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ffae:	2206      	movs	r2, #6
 800ffb0:	1c7e      	adds	r6, r7, #1
 800ffb2:	f7f0 f94d 	bl	8000250 <memchr>
 800ffb6:	2800      	cmp	r0, #0
 800ffb8:	d038      	beq.n	801002c <_svfiprintf_r+0x1c8>
 800ffba:	4b24      	ldr	r3, [pc, #144]	; (801004c <_svfiprintf_r+0x1e8>)
 800ffbc:	bb13      	cbnz	r3, 8010004 <_svfiprintf_r+0x1a0>
 800ffbe:	9b03      	ldr	r3, [sp, #12]
 800ffc0:	3307      	adds	r3, #7
 800ffc2:	f023 0307 	bic.w	r3, r3, #7
 800ffc6:	3308      	adds	r3, #8
 800ffc8:	9303      	str	r3, [sp, #12]
 800ffca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ffcc:	444b      	add	r3, r9
 800ffce:	9309      	str	r3, [sp, #36]	; 0x24
 800ffd0:	e76d      	b.n	800feae <_svfiprintf_r+0x4a>
 800ffd2:	fb05 3202 	mla	r2, r5, r2, r3
 800ffd6:	2001      	movs	r0, #1
 800ffd8:	460f      	mov	r7, r1
 800ffda:	e7a6      	b.n	800ff2a <_svfiprintf_r+0xc6>
 800ffdc:	2300      	movs	r3, #0
 800ffde:	3701      	adds	r7, #1
 800ffe0:	9305      	str	r3, [sp, #20]
 800ffe2:	4619      	mov	r1, r3
 800ffe4:	250a      	movs	r5, #10
 800ffe6:	4638      	mov	r0, r7
 800ffe8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ffec:	3a30      	subs	r2, #48	; 0x30
 800ffee:	2a09      	cmp	r2, #9
 800fff0:	d903      	bls.n	800fffa <_svfiprintf_r+0x196>
 800fff2:	2b00      	cmp	r3, #0
 800fff4:	d0c8      	beq.n	800ff88 <_svfiprintf_r+0x124>
 800fff6:	9105      	str	r1, [sp, #20]
 800fff8:	e7c6      	b.n	800ff88 <_svfiprintf_r+0x124>
 800fffa:	fb05 2101 	mla	r1, r5, r1, r2
 800fffe:	2301      	movs	r3, #1
 8010000:	4607      	mov	r7, r0
 8010002:	e7f0      	b.n	800ffe6 <_svfiprintf_r+0x182>
 8010004:	ab03      	add	r3, sp, #12
 8010006:	9300      	str	r3, [sp, #0]
 8010008:	4622      	mov	r2, r4
 801000a:	4b11      	ldr	r3, [pc, #68]	; (8010050 <_svfiprintf_r+0x1ec>)
 801000c:	a904      	add	r1, sp, #16
 801000e:	4640      	mov	r0, r8
 8010010:	f7fc fc10 	bl	800c834 <_printf_float>
 8010014:	f1b0 3fff 	cmp.w	r0, #4294967295
 8010018:	4681      	mov	r9, r0
 801001a:	d1d6      	bne.n	800ffca <_svfiprintf_r+0x166>
 801001c:	89a3      	ldrh	r3, [r4, #12]
 801001e:	065b      	lsls	r3, r3, #25
 8010020:	f53f af35 	bmi.w	800fe8e <_svfiprintf_r+0x2a>
 8010024:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010026:	b01d      	add	sp, #116	; 0x74
 8010028:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801002c:	ab03      	add	r3, sp, #12
 801002e:	9300      	str	r3, [sp, #0]
 8010030:	4622      	mov	r2, r4
 8010032:	4b07      	ldr	r3, [pc, #28]	; (8010050 <_svfiprintf_r+0x1ec>)
 8010034:	a904      	add	r1, sp, #16
 8010036:	4640      	mov	r0, r8
 8010038:	f7fc feb2 	bl	800cda0 <_printf_i>
 801003c:	e7ea      	b.n	8010014 <_svfiprintf_r+0x1b0>
 801003e:	bf00      	nop
 8010040:	08011804 	.word	0x08011804
 8010044:	0801180a 	.word	0x0801180a
 8010048:	0801180e 	.word	0x0801180e
 801004c:	0800c835 	.word	0x0800c835
 8010050:	0800fdaf 	.word	0x0800fdaf

08010054 <_sungetc_r>:
 8010054:	b538      	push	{r3, r4, r5, lr}
 8010056:	1c4b      	adds	r3, r1, #1
 8010058:	4614      	mov	r4, r2
 801005a:	d103      	bne.n	8010064 <_sungetc_r+0x10>
 801005c:	f04f 35ff 	mov.w	r5, #4294967295
 8010060:	4628      	mov	r0, r5
 8010062:	bd38      	pop	{r3, r4, r5, pc}
 8010064:	8993      	ldrh	r3, [r2, #12]
 8010066:	f023 0320 	bic.w	r3, r3, #32
 801006a:	8193      	strh	r3, [r2, #12]
 801006c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801006e:	6852      	ldr	r2, [r2, #4]
 8010070:	b2cd      	uxtb	r5, r1
 8010072:	b18b      	cbz	r3, 8010098 <_sungetc_r+0x44>
 8010074:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8010076:	4293      	cmp	r3, r2
 8010078:	dd08      	ble.n	801008c <_sungetc_r+0x38>
 801007a:	6823      	ldr	r3, [r4, #0]
 801007c:	1e5a      	subs	r2, r3, #1
 801007e:	6022      	str	r2, [r4, #0]
 8010080:	f803 5c01 	strb.w	r5, [r3, #-1]
 8010084:	6863      	ldr	r3, [r4, #4]
 8010086:	3301      	adds	r3, #1
 8010088:	6063      	str	r3, [r4, #4]
 801008a:	e7e9      	b.n	8010060 <_sungetc_r+0xc>
 801008c:	4621      	mov	r1, r4
 801008e:	f000 fba1 	bl	80107d4 <__submore>
 8010092:	2800      	cmp	r0, #0
 8010094:	d0f1      	beq.n	801007a <_sungetc_r+0x26>
 8010096:	e7e1      	b.n	801005c <_sungetc_r+0x8>
 8010098:	6921      	ldr	r1, [r4, #16]
 801009a:	6823      	ldr	r3, [r4, #0]
 801009c:	b151      	cbz	r1, 80100b4 <_sungetc_r+0x60>
 801009e:	4299      	cmp	r1, r3
 80100a0:	d208      	bcs.n	80100b4 <_sungetc_r+0x60>
 80100a2:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80100a6:	42a9      	cmp	r1, r5
 80100a8:	d104      	bne.n	80100b4 <_sungetc_r+0x60>
 80100aa:	3b01      	subs	r3, #1
 80100ac:	3201      	adds	r2, #1
 80100ae:	6023      	str	r3, [r4, #0]
 80100b0:	6062      	str	r2, [r4, #4]
 80100b2:	e7d5      	b.n	8010060 <_sungetc_r+0xc>
 80100b4:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 80100b8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80100bc:	6363      	str	r3, [r4, #52]	; 0x34
 80100be:	2303      	movs	r3, #3
 80100c0:	63a3      	str	r3, [r4, #56]	; 0x38
 80100c2:	4623      	mov	r3, r4
 80100c4:	f803 5f46 	strb.w	r5, [r3, #70]!
 80100c8:	6023      	str	r3, [r4, #0]
 80100ca:	2301      	movs	r3, #1
 80100cc:	e7dc      	b.n	8010088 <_sungetc_r+0x34>

080100ce <__ssrefill_r>:
 80100ce:	b510      	push	{r4, lr}
 80100d0:	460c      	mov	r4, r1
 80100d2:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80100d4:	b169      	cbz	r1, 80100f2 <__ssrefill_r+0x24>
 80100d6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80100da:	4299      	cmp	r1, r3
 80100dc:	d001      	beq.n	80100e2 <__ssrefill_r+0x14>
 80100de:	f7fc fa6d 	bl	800c5bc <_free_r>
 80100e2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80100e4:	6063      	str	r3, [r4, #4]
 80100e6:	2000      	movs	r0, #0
 80100e8:	6360      	str	r0, [r4, #52]	; 0x34
 80100ea:	b113      	cbz	r3, 80100f2 <__ssrefill_r+0x24>
 80100ec:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80100ee:	6023      	str	r3, [r4, #0]
 80100f0:	bd10      	pop	{r4, pc}
 80100f2:	6923      	ldr	r3, [r4, #16]
 80100f4:	6023      	str	r3, [r4, #0]
 80100f6:	2300      	movs	r3, #0
 80100f8:	6063      	str	r3, [r4, #4]
 80100fa:	89a3      	ldrh	r3, [r4, #12]
 80100fc:	f043 0320 	orr.w	r3, r3, #32
 8010100:	81a3      	strh	r3, [r4, #12]
 8010102:	f04f 30ff 	mov.w	r0, #4294967295
 8010106:	e7f3      	b.n	80100f0 <__ssrefill_r+0x22>

08010108 <__ssvfiscanf_r>:
 8010108:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801010c:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 8010110:	460c      	mov	r4, r1
 8010112:	2100      	movs	r1, #0
 8010114:	9144      	str	r1, [sp, #272]	; 0x110
 8010116:	9145      	str	r1, [sp, #276]	; 0x114
 8010118:	499f      	ldr	r1, [pc, #636]	; (8010398 <__ssvfiscanf_r+0x290>)
 801011a:	91a0      	str	r1, [sp, #640]	; 0x280
 801011c:	f10d 0804 	add.w	r8, sp, #4
 8010120:	499e      	ldr	r1, [pc, #632]	; (801039c <__ssvfiscanf_r+0x294>)
 8010122:	f8df 927c 	ldr.w	r9, [pc, #636]	; 80103a0 <__ssvfiscanf_r+0x298>
 8010126:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 801012a:	4606      	mov	r6, r0
 801012c:	4692      	mov	sl, r2
 801012e:	91a1      	str	r1, [sp, #644]	; 0x284
 8010130:	9300      	str	r3, [sp, #0]
 8010132:	270a      	movs	r7, #10
 8010134:	f89a 3000 	ldrb.w	r3, [sl]
 8010138:	2b00      	cmp	r3, #0
 801013a:	f000 812a 	beq.w	8010392 <__ssvfiscanf_r+0x28a>
 801013e:	4655      	mov	r5, sl
 8010140:	f7fc f9f8 	bl	800c534 <__locale_ctype_ptr>
 8010144:	f815 bb01 	ldrb.w	fp, [r5], #1
 8010148:	4458      	add	r0, fp
 801014a:	7843      	ldrb	r3, [r0, #1]
 801014c:	f013 0308 	ands.w	r3, r3, #8
 8010150:	d01c      	beq.n	801018c <__ssvfiscanf_r+0x84>
 8010152:	6863      	ldr	r3, [r4, #4]
 8010154:	2b00      	cmp	r3, #0
 8010156:	dd12      	ble.n	801017e <__ssvfiscanf_r+0x76>
 8010158:	f7fc f9ec 	bl	800c534 <__locale_ctype_ptr>
 801015c:	6823      	ldr	r3, [r4, #0]
 801015e:	781a      	ldrb	r2, [r3, #0]
 8010160:	4410      	add	r0, r2
 8010162:	7842      	ldrb	r2, [r0, #1]
 8010164:	0712      	lsls	r2, r2, #28
 8010166:	d401      	bmi.n	801016c <__ssvfiscanf_r+0x64>
 8010168:	46aa      	mov	sl, r5
 801016a:	e7e3      	b.n	8010134 <__ssvfiscanf_r+0x2c>
 801016c:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801016e:	3201      	adds	r2, #1
 8010170:	9245      	str	r2, [sp, #276]	; 0x114
 8010172:	6862      	ldr	r2, [r4, #4]
 8010174:	3301      	adds	r3, #1
 8010176:	3a01      	subs	r2, #1
 8010178:	6062      	str	r2, [r4, #4]
 801017a:	6023      	str	r3, [r4, #0]
 801017c:	e7e9      	b.n	8010152 <__ssvfiscanf_r+0x4a>
 801017e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8010180:	4621      	mov	r1, r4
 8010182:	4630      	mov	r0, r6
 8010184:	4798      	blx	r3
 8010186:	2800      	cmp	r0, #0
 8010188:	d0e6      	beq.n	8010158 <__ssvfiscanf_r+0x50>
 801018a:	e7ed      	b.n	8010168 <__ssvfiscanf_r+0x60>
 801018c:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 8010190:	f040 8082 	bne.w	8010298 <__ssvfiscanf_r+0x190>
 8010194:	9343      	str	r3, [sp, #268]	; 0x10c
 8010196:	9341      	str	r3, [sp, #260]	; 0x104
 8010198:	f89a 3001 	ldrb.w	r3, [sl, #1]
 801019c:	2b2a      	cmp	r3, #42	; 0x2a
 801019e:	d103      	bne.n	80101a8 <__ssvfiscanf_r+0xa0>
 80101a0:	2310      	movs	r3, #16
 80101a2:	9341      	str	r3, [sp, #260]	; 0x104
 80101a4:	f10a 0502 	add.w	r5, sl, #2
 80101a8:	46aa      	mov	sl, r5
 80101aa:	f815 1b01 	ldrb.w	r1, [r5], #1
 80101ae:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 80101b2:	2a09      	cmp	r2, #9
 80101b4:	d922      	bls.n	80101fc <__ssvfiscanf_r+0xf4>
 80101b6:	2203      	movs	r2, #3
 80101b8:	4879      	ldr	r0, [pc, #484]	; (80103a0 <__ssvfiscanf_r+0x298>)
 80101ba:	f7f0 f849 	bl	8000250 <memchr>
 80101be:	b138      	cbz	r0, 80101d0 <__ssvfiscanf_r+0xc8>
 80101c0:	eba0 0309 	sub.w	r3, r0, r9
 80101c4:	2001      	movs	r0, #1
 80101c6:	4098      	lsls	r0, r3
 80101c8:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80101ca:	4318      	orrs	r0, r3
 80101cc:	9041      	str	r0, [sp, #260]	; 0x104
 80101ce:	46aa      	mov	sl, r5
 80101d0:	f89a 3000 	ldrb.w	r3, [sl]
 80101d4:	2b67      	cmp	r3, #103	; 0x67
 80101d6:	f10a 0501 	add.w	r5, sl, #1
 80101da:	d82b      	bhi.n	8010234 <__ssvfiscanf_r+0x12c>
 80101dc:	2b65      	cmp	r3, #101	; 0x65
 80101de:	f080 809f 	bcs.w	8010320 <__ssvfiscanf_r+0x218>
 80101e2:	2b47      	cmp	r3, #71	; 0x47
 80101e4:	d810      	bhi.n	8010208 <__ssvfiscanf_r+0x100>
 80101e6:	2b45      	cmp	r3, #69	; 0x45
 80101e8:	f080 809a 	bcs.w	8010320 <__ssvfiscanf_r+0x218>
 80101ec:	2b00      	cmp	r3, #0
 80101ee:	d06c      	beq.n	80102ca <__ssvfiscanf_r+0x1c2>
 80101f0:	2b25      	cmp	r3, #37	; 0x25
 80101f2:	d051      	beq.n	8010298 <__ssvfiscanf_r+0x190>
 80101f4:	2303      	movs	r3, #3
 80101f6:	9347      	str	r3, [sp, #284]	; 0x11c
 80101f8:	9742      	str	r7, [sp, #264]	; 0x108
 80101fa:	e027      	b.n	801024c <__ssvfiscanf_r+0x144>
 80101fc:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 80101fe:	fb07 1303 	mla	r3, r7, r3, r1
 8010202:	3b30      	subs	r3, #48	; 0x30
 8010204:	9343      	str	r3, [sp, #268]	; 0x10c
 8010206:	e7cf      	b.n	80101a8 <__ssvfiscanf_r+0xa0>
 8010208:	2b5b      	cmp	r3, #91	; 0x5b
 801020a:	d06a      	beq.n	80102e2 <__ssvfiscanf_r+0x1da>
 801020c:	d80c      	bhi.n	8010228 <__ssvfiscanf_r+0x120>
 801020e:	2b58      	cmp	r3, #88	; 0x58
 8010210:	d1f0      	bne.n	80101f4 <__ssvfiscanf_r+0xec>
 8010212:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8010214:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8010218:	9241      	str	r2, [sp, #260]	; 0x104
 801021a:	2210      	movs	r2, #16
 801021c:	9242      	str	r2, [sp, #264]	; 0x108
 801021e:	2b6e      	cmp	r3, #110	; 0x6e
 8010220:	bf8c      	ite	hi
 8010222:	2304      	movhi	r3, #4
 8010224:	2303      	movls	r3, #3
 8010226:	e010      	b.n	801024a <__ssvfiscanf_r+0x142>
 8010228:	2b63      	cmp	r3, #99	; 0x63
 801022a:	d065      	beq.n	80102f8 <__ssvfiscanf_r+0x1f0>
 801022c:	2b64      	cmp	r3, #100	; 0x64
 801022e:	d1e1      	bne.n	80101f4 <__ssvfiscanf_r+0xec>
 8010230:	9742      	str	r7, [sp, #264]	; 0x108
 8010232:	e7f4      	b.n	801021e <__ssvfiscanf_r+0x116>
 8010234:	2b70      	cmp	r3, #112	; 0x70
 8010236:	d04b      	beq.n	80102d0 <__ssvfiscanf_r+0x1c8>
 8010238:	d826      	bhi.n	8010288 <__ssvfiscanf_r+0x180>
 801023a:	2b6e      	cmp	r3, #110	; 0x6e
 801023c:	d062      	beq.n	8010304 <__ssvfiscanf_r+0x1fc>
 801023e:	d84c      	bhi.n	80102da <__ssvfiscanf_r+0x1d2>
 8010240:	2b69      	cmp	r3, #105	; 0x69
 8010242:	d1d7      	bne.n	80101f4 <__ssvfiscanf_r+0xec>
 8010244:	2300      	movs	r3, #0
 8010246:	9342      	str	r3, [sp, #264]	; 0x108
 8010248:	2303      	movs	r3, #3
 801024a:	9347      	str	r3, [sp, #284]	; 0x11c
 801024c:	6863      	ldr	r3, [r4, #4]
 801024e:	2b00      	cmp	r3, #0
 8010250:	dd68      	ble.n	8010324 <__ssvfiscanf_r+0x21c>
 8010252:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8010254:	0659      	lsls	r1, r3, #25
 8010256:	d407      	bmi.n	8010268 <__ssvfiscanf_r+0x160>
 8010258:	f7fc f96c 	bl	800c534 <__locale_ctype_ptr>
 801025c:	6823      	ldr	r3, [r4, #0]
 801025e:	781a      	ldrb	r2, [r3, #0]
 8010260:	4410      	add	r0, r2
 8010262:	7842      	ldrb	r2, [r0, #1]
 8010264:	0712      	lsls	r2, r2, #28
 8010266:	d464      	bmi.n	8010332 <__ssvfiscanf_r+0x22a>
 8010268:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 801026a:	2b02      	cmp	r3, #2
 801026c:	dc73      	bgt.n	8010356 <__ssvfiscanf_r+0x24e>
 801026e:	466b      	mov	r3, sp
 8010270:	4622      	mov	r2, r4
 8010272:	a941      	add	r1, sp, #260	; 0x104
 8010274:	4630      	mov	r0, r6
 8010276:	f000 f897 	bl	80103a8 <_scanf_chars>
 801027a:	2801      	cmp	r0, #1
 801027c:	f000 8089 	beq.w	8010392 <__ssvfiscanf_r+0x28a>
 8010280:	2802      	cmp	r0, #2
 8010282:	f47f af71 	bne.w	8010168 <__ssvfiscanf_r+0x60>
 8010286:	e01d      	b.n	80102c4 <__ssvfiscanf_r+0x1bc>
 8010288:	2b75      	cmp	r3, #117	; 0x75
 801028a:	d0d1      	beq.n	8010230 <__ssvfiscanf_r+0x128>
 801028c:	2b78      	cmp	r3, #120	; 0x78
 801028e:	d0c0      	beq.n	8010212 <__ssvfiscanf_r+0x10a>
 8010290:	2b73      	cmp	r3, #115	; 0x73
 8010292:	d1af      	bne.n	80101f4 <__ssvfiscanf_r+0xec>
 8010294:	2302      	movs	r3, #2
 8010296:	e7d8      	b.n	801024a <__ssvfiscanf_r+0x142>
 8010298:	6863      	ldr	r3, [r4, #4]
 801029a:	2b00      	cmp	r3, #0
 801029c:	dd0c      	ble.n	80102b8 <__ssvfiscanf_r+0x1b0>
 801029e:	6823      	ldr	r3, [r4, #0]
 80102a0:	781a      	ldrb	r2, [r3, #0]
 80102a2:	455a      	cmp	r2, fp
 80102a4:	d175      	bne.n	8010392 <__ssvfiscanf_r+0x28a>
 80102a6:	3301      	adds	r3, #1
 80102a8:	6862      	ldr	r2, [r4, #4]
 80102aa:	6023      	str	r3, [r4, #0]
 80102ac:	9b45      	ldr	r3, [sp, #276]	; 0x114
 80102ae:	3a01      	subs	r2, #1
 80102b0:	3301      	adds	r3, #1
 80102b2:	6062      	str	r2, [r4, #4]
 80102b4:	9345      	str	r3, [sp, #276]	; 0x114
 80102b6:	e757      	b.n	8010168 <__ssvfiscanf_r+0x60>
 80102b8:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80102ba:	4621      	mov	r1, r4
 80102bc:	4630      	mov	r0, r6
 80102be:	4798      	blx	r3
 80102c0:	2800      	cmp	r0, #0
 80102c2:	d0ec      	beq.n	801029e <__ssvfiscanf_r+0x196>
 80102c4:	9844      	ldr	r0, [sp, #272]	; 0x110
 80102c6:	2800      	cmp	r0, #0
 80102c8:	d159      	bne.n	801037e <__ssvfiscanf_r+0x276>
 80102ca:	f04f 30ff 	mov.w	r0, #4294967295
 80102ce:	e05c      	b.n	801038a <__ssvfiscanf_r+0x282>
 80102d0:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80102d2:	f042 0220 	orr.w	r2, r2, #32
 80102d6:	9241      	str	r2, [sp, #260]	; 0x104
 80102d8:	e79b      	b.n	8010212 <__ssvfiscanf_r+0x10a>
 80102da:	2308      	movs	r3, #8
 80102dc:	9342      	str	r3, [sp, #264]	; 0x108
 80102de:	2304      	movs	r3, #4
 80102e0:	e7b3      	b.n	801024a <__ssvfiscanf_r+0x142>
 80102e2:	4629      	mov	r1, r5
 80102e4:	4640      	mov	r0, r8
 80102e6:	f000 f9b7 	bl	8010658 <__sccl>
 80102ea:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80102ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80102f0:	9341      	str	r3, [sp, #260]	; 0x104
 80102f2:	4605      	mov	r5, r0
 80102f4:	2301      	movs	r3, #1
 80102f6:	e7a8      	b.n	801024a <__ssvfiscanf_r+0x142>
 80102f8:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80102fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80102fe:	9341      	str	r3, [sp, #260]	; 0x104
 8010300:	2300      	movs	r3, #0
 8010302:	e7a2      	b.n	801024a <__ssvfiscanf_r+0x142>
 8010304:	9841      	ldr	r0, [sp, #260]	; 0x104
 8010306:	06c3      	lsls	r3, r0, #27
 8010308:	f53f af2e 	bmi.w	8010168 <__ssvfiscanf_r+0x60>
 801030c:	9b00      	ldr	r3, [sp, #0]
 801030e:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8010310:	1d19      	adds	r1, r3, #4
 8010312:	9100      	str	r1, [sp, #0]
 8010314:	681b      	ldr	r3, [r3, #0]
 8010316:	07c0      	lsls	r0, r0, #31
 8010318:	bf4c      	ite	mi
 801031a:	801a      	strhmi	r2, [r3, #0]
 801031c:	601a      	strpl	r2, [r3, #0]
 801031e:	e723      	b.n	8010168 <__ssvfiscanf_r+0x60>
 8010320:	2305      	movs	r3, #5
 8010322:	e792      	b.n	801024a <__ssvfiscanf_r+0x142>
 8010324:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8010326:	4621      	mov	r1, r4
 8010328:	4630      	mov	r0, r6
 801032a:	4798      	blx	r3
 801032c:	2800      	cmp	r0, #0
 801032e:	d090      	beq.n	8010252 <__ssvfiscanf_r+0x14a>
 8010330:	e7c8      	b.n	80102c4 <__ssvfiscanf_r+0x1bc>
 8010332:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8010334:	3201      	adds	r2, #1
 8010336:	9245      	str	r2, [sp, #276]	; 0x114
 8010338:	6862      	ldr	r2, [r4, #4]
 801033a:	3a01      	subs	r2, #1
 801033c:	2a00      	cmp	r2, #0
 801033e:	6062      	str	r2, [r4, #4]
 8010340:	dd02      	ble.n	8010348 <__ssvfiscanf_r+0x240>
 8010342:	3301      	adds	r3, #1
 8010344:	6023      	str	r3, [r4, #0]
 8010346:	e787      	b.n	8010258 <__ssvfiscanf_r+0x150>
 8010348:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801034a:	4621      	mov	r1, r4
 801034c:	4630      	mov	r0, r6
 801034e:	4798      	blx	r3
 8010350:	2800      	cmp	r0, #0
 8010352:	d081      	beq.n	8010258 <__ssvfiscanf_r+0x150>
 8010354:	e7b6      	b.n	80102c4 <__ssvfiscanf_r+0x1bc>
 8010356:	2b04      	cmp	r3, #4
 8010358:	dc06      	bgt.n	8010368 <__ssvfiscanf_r+0x260>
 801035a:	466b      	mov	r3, sp
 801035c:	4622      	mov	r2, r4
 801035e:	a941      	add	r1, sp, #260	; 0x104
 8010360:	4630      	mov	r0, r6
 8010362:	f000 f885 	bl	8010470 <_scanf_i>
 8010366:	e788      	b.n	801027a <__ssvfiscanf_r+0x172>
 8010368:	4b0e      	ldr	r3, [pc, #56]	; (80103a4 <__ssvfiscanf_r+0x29c>)
 801036a:	2b00      	cmp	r3, #0
 801036c:	f43f aefc 	beq.w	8010168 <__ssvfiscanf_r+0x60>
 8010370:	466b      	mov	r3, sp
 8010372:	4622      	mov	r2, r4
 8010374:	a941      	add	r1, sp, #260	; 0x104
 8010376:	4630      	mov	r0, r6
 8010378:	f7fc fe24 	bl	800cfc4 <_scanf_float>
 801037c:	e77d      	b.n	801027a <__ssvfiscanf_r+0x172>
 801037e:	89a3      	ldrh	r3, [r4, #12]
 8010380:	f013 0f40 	tst.w	r3, #64	; 0x40
 8010384:	bf18      	it	ne
 8010386:	f04f 30ff 	movne.w	r0, #4294967295
 801038a:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 801038e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010392:	9844      	ldr	r0, [sp, #272]	; 0x110
 8010394:	e7f9      	b.n	801038a <__ssvfiscanf_r+0x282>
 8010396:	bf00      	nop
 8010398:	08010055 	.word	0x08010055
 801039c:	080100cf 	.word	0x080100cf
 80103a0:	0801180a 	.word	0x0801180a
 80103a4:	0800cfc5 	.word	0x0800cfc5

080103a8 <_scanf_chars>:
 80103a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80103ac:	4615      	mov	r5, r2
 80103ae:	688a      	ldr	r2, [r1, #8]
 80103b0:	4680      	mov	r8, r0
 80103b2:	460c      	mov	r4, r1
 80103b4:	b932      	cbnz	r2, 80103c4 <_scanf_chars+0x1c>
 80103b6:	698a      	ldr	r2, [r1, #24]
 80103b8:	2a00      	cmp	r2, #0
 80103ba:	bf14      	ite	ne
 80103bc:	f04f 32ff 	movne.w	r2, #4294967295
 80103c0:	2201      	moveq	r2, #1
 80103c2:	608a      	str	r2, [r1, #8]
 80103c4:	6822      	ldr	r2, [r4, #0]
 80103c6:	06d1      	lsls	r1, r2, #27
 80103c8:	bf5f      	itttt	pl
 80103ca:	681a      	ldrpl	r2, [r3, #0]
 80103cc:	1d11      	addpl	r1, r2, #4
 80103ce:	6019      	strpl	r1, [r3, #0]
 80103d0:	6817      	ldrpl	r7, [r2, #0]
 80103d2:	2600      	movs	r6, #0
 80103d4:	69a3      	ldr	r3, [r4, #24]
 80103d6:	b1db      	cbz	r3, 8010410 <_scanf_chars+0x68>
 80103d8:	2b01      	cmp	r3, #1
 80103da:	d107      	bne.n	80103ec <_scanf_chars+0x44>
 80103dc:	682b      	ldr	r3, [r5, #0]
 80103de:	6962      	ldr	r2, [r4, #20]
 80103e0:	781b      	ldrb	r3, [r3, #0]
 80103e2:	5cd3      	ldrb	r3, [r2, r3]
 80103e4:	b9a3      	cbnz	r3, 8010410 <_scanf_chars+0x68>
 80103e6:	2e00      	cmp	r6, #0
 80103e8:	d132      	bne.n	8010450 <_scanf_chars+0xa8>
 80103ea:	e006      	b.n	80103fa <_scanf_chars+0x52>
 80103ec:	2b02      	cmp	r3, #2
 80103ee:	d007      	beq.n	8010400 <_scanf_chars+0x58>
 80103f0:	2e00      	cmp	r6, #0
 80103f2:	d12d      	bne.n	8010450 <_scanf_chars+0xa8>
 80103f4:	69a3      	ldr	r3, [r4, #24]
 80103f6:	2b01      	cmp	r3, #1
 80103f8:	d12a      	bne.n	8010450 <_scanf_chars+0xa8>
 80103fa:	2001      	movs	r0, #1
 80103fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010400:	f7fc f898 	bl	800c534 <__locale_ctype_ptr>
 8010404:	682b      	ldr	r3, [r5, #0]
 8010406:	781b      	ldrb	r3, [r3, #0]
 8010408:	4418      	add	r0, r3
 801040a:	7843      	ldrb	r3, [r0, #1]
 801040c:	071b      	lsls	r3, r3, #28
 801040e:	d4ef      	bmi.n	80103f0 <_scanf_chars+0x48>
 8010410:	6823      	ldr	r3, [r4, #0]
 8010412:	06da      	lsls	r2, r3, #27
 8010414:	bf5e      	ittt	pl
 8010416:	682b      	ldrpl	r3, [r5, #0]
 8010418:	781b      	ldrbpl	r3, [r3, #0]
 801041a:	703b      	strbpl	r3, [r7, #0]
 801041c:	682a      	ldr	r2, [r5, #0]
 801041e:	686b      	ldr	r3, [r5, #4]
 8010420:	f102 0201 	add.w	r2, r2, #1
 8010424:	602a      	str	r2, [r5, #0]
 8010426:	68a2      	ldr	r2, [r4, #8]
 8010428:	f103 33ff 	add.w	r3, r3, #4294967295
 801042c:	f102 32ff 	add.w	r2, r2, #4294967295
 8010430:	606b      	str	r3, [r5, #4]
 8010432:	f106 0601 	add.w	r6, r6, #1
 8010436:	bf58      	it	pl
 8010438:	3701      	addpl	r7, #1
 801043a:	60a2      	str	r2, [r4, #8]
 801043c:	b142      	cbz	r2, 8010450 <_scanf_chars+0xa8>
 801043e:	2b00      	cmp	r3, #0
 8010440:	dcc8      	bgt.n	80103d4 <_scanf_chars+0x2c>
 8010442:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8010446:	4629      	mov	r1, r5
 8010448:	4640      	mov	r0, r8
 801044a:	4798      	blx	r3
 801044c:	2800      	cmp	r0, #0
 801044e:	d0c1      	beq.n	80103d4 <_scanf_chars+0x2c>
 8010450:	6823      	ldr	r3, [r4, #0]
 8010452:	f013 0310 	ands.w	r3, r3, #16
 8010456:	d105      	bne.n	8010464 <_scanf_chars+0xbc>
 8010458:	68e2      	ldr	r2, [r4, #12]
 801045a:	3201      	adds	r2, #1
 801045c:	60e2      	str	r2, [r4, #12]
 801045e:	69a2      	ldr	r2, [r4, #24]
 8010460:	b102      	cbz	r2, 8010464 <_scanf_chars+0xbc>
 8010462:	703b      	strb	r3, [r7, #0]
 8010464:	6923      	ldr	r3, [r4, #16]
 8010466:	441e      	add	r6, r3
 8010468:	6126      	str	r6, [r4, #16]
 801046a:	2000      	movs	r0, #0
 801046c:	e7c6      	b.n	80103fc <_scanf_chars+0x54>
	...

08010470 <_scanf_i>:
 8010470:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010474:	469a      	mov	sl, r3
 8010476:	4b74      	ldr	r3, [pc, #464]	; (8010648 <_scanf_i+0x1d8>)
 8010478:	460c      	mov	r4, r1
 801047a:	4683      	mov	fp, r0
 801047c:	4616      	mov	r6, r2
 801047e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8010482:	b087      	sub	sp, #28
 8010484:	ab03      	add	r3, sp, #12
 8010486:	68a7      	ldr	r7, [r4, #8]
 8010488:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801048c:	4b6f      	ldr	r3, [pc, #444]	; (801064c <_scanf_i+0x1dc>)
 801048e:	69a1      	ldr	r1, [r4, #24]
 8010490:	4a6f      	ldr	r2, [pc, #444]	; (8010650 <_scanf_i+0x1e0>)
 8010492:	2903      	cmp	r1, #3
 8010494:	bf08      	it	eq
 8010496:	461a      	moveq	r2, r3
 8010498:	1e7b      	subs	r3, r7, #1
 801049a:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 801049e:	bf84      	itt	hi
 80104a0:	f240 135d 	movwhi	r3, #349	; 0x15d
 80104a4:	60a3      	strhi	r3, [r4, #8]
 80104a6:	6823      	ldr	r3, [r4, #0]
 80104a8:	9200      	str	r2, [sp, #0]
 80104aa:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 80104ae:	bf88      	it	hi
 80104b0:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80104b4:	f104 091c 	add.w	r9, r4, #28
 80104b8:	6023      	str	r3, [r4, #0]
 80104ba:	bf8c      	ite	hi
 80104bc:	197f      	addhi	r7, r7, r5
 80104be:	2700      	movls	r7, #0
 80104c0:	464b      	mov	r3, r9
 80104c2:	f04f 0800 	mov.w	r8, #0
 80104c6:	9301      	str	r3, [sp, #4]
 80104c8:	6831      	ldr	r1, [r6, #0]
 80104ca:	ab03      	add	r3, sp, #12
 80104cc:	2202      	movs	r2, #2
 80104ce:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80104d2:	7809      	ldrb	r1, [r1, #0]
 80104d4:	f7ef febc 	bl	8000250 <memchr>
 80104d8:	9b01      	ldr	r3, [sp, #4]
 80104da:	b330      	cbz	r0, 801052a <_scanf_i+0xba>
 80104dc:	f1b8 0f01 	cmp.w	r8, #1
 80104e0:	d15a      	bne.n	8010598 <_scanf_i+0x128>
 80104e2:	6862      	ldr	r2, [r4, #4]
 80104e4:	b92a      	cbnz	r2, 80104f2 <_scanf_i+0x82>
 80104e6:	6822      	ldr	r2, [r4, #0]
 80104e8:	2108      	movs	r1, #8
 80104ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80104ee:	6061      	str	r1, [r4, #4]
 80104f0:	6022      	str	r2, [r4, #0]
 80104f2:	6822      	ldr	r2, [r4, #0]
 80104f4:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 80104f8:	6022      	str	r2, [r4, #0]
 80104fa:	68a2      	ldr	r2, [r4, #8]
 80104fc:	1e51      	subs	r1, r2, #1
 80104fe:	60a1      	str	r1, [r4, #8]
 8010500:	b19a      	cbz	r2, 801052a <_scanf_i+0xba>
 8010502:	6832      	ldr	r2, [r6, #0]
 8010504:	1c51      	adds	r1, r2, #1
 8010506:	6031      	str	r1, [r6, #0]
 8010508:	7812      	ldrb	r2, [r2, #0]
 801050a:	701a      	strb	r2, [r3, #0]
 801050c:	1c5d      	adds	r5, r3, #1
 801050e:	6873      	ldr	r3, [r6, #4]
 8010510:	3b01      	subs	r3, #1
 8010512:	2b00      	cmp	r3, #0
 8010514:	6073      	str	r3, [r6, #4]
 8010516:	dc07      	bgt.n	8010528 <_scanf_i+0xb8>
 8010518:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801051c:	4631      	mov	r1, r6
 801051e:	4658      	mov	r0, fp
 8010520:	4798      	blx	r3
 8010522:	2800      	cmp	r0, #0
 8010524:	f040 8086 	bne.w	8010634 <_scanf_i+0x1c4>
 8010528:	462b      	mov	r3, r5
 801052a:	f108 0801 	add.w	r8, r8, #1
 801052e:	f1b8 0f03 	cmp.w	r8, #3
 8010532:	d1c8      	bne.n	80104c6 <_scanf_i+0x56>
 8010534:	6862      	ldr	r2, [r4, #4]
 8010536:	b90a      	cbnz	r2, 801053c <_scanf_i+0xcc>
 8010538:	220a      	movs	r2, #10
 801053a:	6062      	str	r2, [r4, #4]
 801053c:	6862      	ldr	r2, [r4, #4]
 801053e:	4945      	ldr	r1, [pc, #276]	; (8010654 <_scanf_i+0x1e4>)
 8010540:	6960      	ldr	r0, [r4, #20]
 8010542:	9301      	str	r3, [sp, #4]
 8010544:	1a89      	subs	r1, r1, r2
 8010546:	f000 f887 	bl	8010658 <__sccl>
 801054a:	9b01      	ldr	r3, [sp, #4]
 801054c:	f04f 0800 	mov.w	r8, #0
 8010550:	461d      	mov	r5, r3
 8010552:	68a3      	ldr	r3, [r4, #8]
 8010554:	6822      	ldr	r2, [r4, #0]
 8010556:	2b00      	cmp	r3, #0
 8010558:	d03a      	beq.n	80105d0 <_scanf_i+0x160>
 801055a:	6831      	ldr	r1, [r6, #0]
 801055c:	6960      	ldr	r0, [r4, #20]
 801055e:	f891 c000 	ldrb.w	ip, [r1]
 8010562:	f810 000c 	ldrb.w	r0, [r0, ip]
 8010566:	2800      	cmp	r0, #0
 8010568:	d032      	beq.n	80105d0 <_scanf_i+0x160>
 801056a:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 801056e:	d121      	bne.n	80105b4 <_scanf_i+0x144>
 8010570:	0510      	lsls	r0, r2, #20
 8010572:	d51f      	bpl.n	80105b4 <_scanf_i+0x144>
 8010574:	f108 0801 	add.w	r8, r8, #1
 8010578:	b117      	cbz	r7, 8010580 <_scanf_i+0x110>
 801057a:	3301      	adds	r3, #1
 801057c:	3f01      	subs	r7, #1
 801057e:	60a3      	str	r3, [r4, #8]
 8010580:	6873      	ldr	r3, [r6, #4]
 8010582:	3b01      	subs	r3, #1
 8010584:	2b00      	cmp	r3, #0
 8010586:	6073      	str	r3, [r6, #4]
 8010588:	dd1b      	ble.n	80105c2 <_scanf_i+0x152>
 801058a:	6833      	ldr	r3, [r6, #0]
 801058c:	3301      	adds	r3, #1
 801058e:	6033      	str	r3, [r6, #0]
 8010590:	68a3      	ldr	r3, [r4, #8]
 8010592:	3b01      	subs	r3, #1
 8010594:	60a3      	str	r3, [r4, #8]
 8010596:	e7dc      	b.n	8010552 <_scanf_i+0xe2>
 8010598:	f1b8 0f02 	cmp.w	r8, #2
 801059c:	d1ad      	bne.n	80104fa <_scanf_i+0x8a>
 801059e:	6822      	ldr	r2, [r4, #0]
 80105a0:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 80105a4:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80105a8:	d1bf      	bne.n	801052a <_scanf_i+0xba>
 80105aa:	2110      	movs	r1, #16
 80105ac:	6061      	str	r1, [r4, #4]
 80105ae:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80105b2:	e7a1      	b.n	80104f8 <_scanf_i+0x88>
 80105b4:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 80105b8:	6022      	str	r2, [r4, #0]
 80105ba:	780b      	ldrb	r3, [r1, #0]
 80105bc:	702b      	strb	r3, [r5, #0]
 80105be:	3501      	adds	r5, #1
 80105c0:	e7de      	b.n	8010580 <_scanf_i+0x110>
 80105c2:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80105c6:	4631      	mov	r1, r6
 80105c8:	4658      	mov	r0, fp
 80105ca:	4798      	blx	r3
 80105cc:	2800      	cmp	r0, #0
 80105ce:	d0df      	beq.n	8010590 <_scanf_i+0x120>
 80105d0:	6823      	ldr	r3, [r4, #0]
 80105d2:	05d9      	lsls	r1, r3, #23
 80105d4:	d50c      	bpl.n	80105f0 <_scanf_i+0x180>
 80105d6:	454d      	cmp	r5, r9
 80105d8:	d908      	bls.n	80105ec <_scanf_i+0x17c>
 80105da:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80105de:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80105e2:	4632      	mov	r2, r6
 80105e4:	4658      	mov	r0, fp
 80105e6:	4798      	blx	r3
 80105e8:	1e6f      	subs	r7, r5, #1
 80105ea:	463d      	mov	r5, r7
 80105ec:	454d      	cmp	r5, r9
 80105ee:	d029      	beq.n	8010644 <_scanf_i+0x1d4>
 80105f0:	6822      	ldr	r2, [r4, #0]
 80105f2:	f012 0210 	ands.w	r2, r2, #16
 80105f6:	d113      	bne.n	8010620 <_scanf_i+0x1b0>
 80105f8:	702a      	strb	r2, [r5, #0]
 80105fa:	6863      	ldr	r3, [r4, #4]
 80105fc:	9e00      	ldr	r6, [sp, #0]
 80105fe:	4649      	mov	r1, r9
 8010600:	4658      	mov	r0, fp
 8010602:	47b0      	blx	r6
 8010604:	f8da 3000 	ldr.w	r3, [sl]
 8010608:	6821      	ldr	r1, [r4, #0]
 801060a:	1d1a      	adds	r2, r3, #4
 801060c:	f8ca 2000 	str.w	r2, [sl]
 8010610:	f011 0f20 	tst.w	r1, #32
 8010614:	681b      	ldr	r3, [r3, #0]
 8010616:	d010      	beq.n	801063a <_scanf_i+0x1ca>
 8010618:	6018      	str	r0, [r3, #0]
 801061a:	68e3      	ldr	r3, [r4, #12]
 801061c:	3301      	adds	r3, #1
 801061e:	60e3      	str	r3, [r4, #12]
 8010620:	eba5 0509 	sub.w	r5, r5, r9
 8010624:	44a8      	add	r8, r5
 8010626:	6925      	ldr	r5, [r4, #16]
 8010628:	4445      	add	r5, r8
 801062a:	6125      	str	r5, [r4, #16]
 801062c:	2000      	movs	r0, #0
 801062e:	b007      	add	sp, #28
 8010630:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010634:	f04f 0800 	mov.w	r8, #0
 8010638:	e7ca      	b.n	80105d0 <_scanf_i+0x160>
 801063a:	07ca      	lsls	r2, r1, #31
 801063c:	bf4c      	ite	mi
 801063e:	8018      	strhmi	r0, [r3, #0]
 8010640:	6018      	strpl	r0, [r3, #0]
 8010642:	e7ea      	b.n	801061a <_scanf_i+0x1aa>
 8010644:	2001      	movs	r0, #1
 8010646:	e7f2      	b.n	801062e <_scanf_i+0x1be>
 8010648:	08010d38 	.word	0x08010d38
 801064c:	0800e1e1 	.word	0x0800e1e1
 8010650:	080107b1 	.word	0x080107b1
 8010654:	08011825 	.word	0x08011825

08010658 <__sccl>:
 8010658:	b570      	push	{r4, r5, r6, lr}
 801065a:	780b      	ldrb	r3, [r1, #0]
 801065c:	2b5e      	cmp	r3, #94	; 0x5e
 801065e:	bf13      	iteet	ne
 8010660:	1c4a      	addne	r2, r1, #1
 8010662:	1c8a      	addeq	r2, r1, #2
 8010664:	784b      	ldrbeq	r3, [r1, #1]
 8010666:	2100      	movne	r1, #0
 8010668:	bf08      	it	eq
 801066a:	2101      	moveq	r1, #1
 801066c:	1e44      	subs	r4, r0, #1
 801066e:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 8010672:	f804 1f01 	strb.w	r1, [r4, #1]!
 8010676:	42ac      	cmp	r4, r5
 8010678:	d1fb      	bne.n	8010672 <__sccl+0x1a>
 801067a:	b913      	cbnz	r3, 8010682 <__sccl+0x2a>
 801067c:	3a01      	subs	r2, #1
 801067e:	4610      	mov	r0, r2
 8010680:	bd70      	pop	{r4, r5, r6, pc}
 8010682:	f081 0401 	eor.w	r4, r1, #1
 8010686:	54c4      	strb	r4, [r0, r3]
 8010688:	1c51      	adds	r1, r2, #1
 801068a:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 801068e:	2d2d      	cmp	r5, #45	; 0x2d
 8010690:	f101 36ff 	add.w	r6, r1, #4294967295
 8010694:	460a      	mov	r2, r1
 8010696:	d006      	beq.n	80106a6 <__sccl+0x4e>
 8010698:	2d5d      	cmp	r5, #93	; 0x5d
 801069a:	d0f0      	beq.n	801067e <__sccl+0x26>
 801069c:	b90d      	cbnz	r5, 80106a2 <__sccl+0x4a>
 801069e:	4632      	mov	r2, r6
 80106a0:	e7ed      	b.n	801067e <__sccl+0x26>
 80106a2:	462b      	mov	r3, r5
 80106a4:	e7ef      	b.n	8010686 <__sccl+0x2e>
 80106a6:	780e      	ldrb	r6, [r1, #0]
 80106a8:	2e5d      	cmp	r6, #93	; 0x5d
 80106aa:	d0fa      	beq.n	80106a2 <__sccl+0x4a>
 80106ac:	42b3      	cmp	r3, r6
 80106ae:	dcf8      	bgt.n	80106a2 <__sccl+0x4a>
 80106b0:	3301      	adds	r3, #1
 80106b2:	429e      	cmp	r6, r3
 80106b4:	54c4      	strb	r4, [r0, r3]
 80106b6:	dcfb      	bgt.n	80106b0 <__sccl+0x58>
 80106b8:	3102      	adds	r1, #2
 80106ba:	e7e6      	b.n	801068a <__sccl+0x32>

080106bc <_strtoul_l.isra.0>:
 80106bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80106c0:	4680      	mov	r8, r0
 80106c2:	4689      	mov	r9, r1
 80106c4:	4692      	mov	sl, r2
 80106c6:	461e      	mov	r6, r3
 80106c8:	460f      	mov	r7, r1
 80106ca:	463d      	mov	r5, r7
 80106cc:	9808      	ldr	r0, [sp, #32]
 80106ce:	f815 4b01 	ldrb.w	r4, [r5], #1
 80106d2:	f7fb ff2b 	bl	800c52c <__locale_ctype_ptr_l>
 80106d6:	4420      	add	r0, r4
 80106d8:	7843      	ldrb	r3, [r0, #1]
 80106da:	f013 0308 	ands.w	r3, r3, #8
 80106de:	d130      	bne.n	8010742 <_strtoul_l.isra.0+0x86>
 80106e0:	2c2d      	cmp	r4, #45	; 0x2d
 80106e2:	d130      	bne.n	8010746 <_strtoul_l.isra.0+0x8a>
 80106e4:	787c      	ldrb	r4, [r7, #1]
 80106e6:	1cbd      	adds	r5, r7, #2
 80106e8:	2101      	movs	r1, #1
 80106ea:	2e00      	cmp	r6, #0
 80106ec:	d05c      	beq.n	80107a8 <_strtoul_l.isra.0+0xec>
 80106ee:	2e10      	cmp	r6, #16
 80106f0:	d109      	bne.n	8010706 <_strtoul_l.isra.0+0x4a>
 80106f2:	2c30      	cmp	r4, #48	; 0x30
 80106f4:	d107      	bne.n	8010706 <_strtoul_l.isra.0+0x4a>
 80106f6:	782b      	ldrb	r3, [r5, #0]
 80106f8:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80106fc:	2b58      	cmp	r3, #88	; 0x58
 80106fe:	d14e      	bne.n	801079e <_strtoul_l.isra.0+0xe2>
 8010700:	786c      	ldrb	r4, [r5, #1]
 8010702:	2610      	movs	r6, #16
 8010704:	3502      	adds	r5, #2
 8010706:	f04f 32ff 	mov.w	r2, #4294967295
 801070a:	2300      	movs	r3, #0
 801070c:	fbb2 f2f6 	udiv	r2, r2, r6
 8010710:	fb06 fc02 	mul.w	ip, r6, r2
 8010714:	ea6f 0c0c 	mvn.w	ip, ip
 8010718:	4618      	mov	r0, r3
 801071a:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 801071e:	2f09      	cmp	r7, #9
 8010720:	d817      	bhi.n	8010752 <_strtoul_l.isra.0+0x96>
 8010722:	463c      	mov	r4, r7
 8010724:	42a6      	cmp	r6, r4
 8010726:	dd23      	ble.n	8010770 <_strtoul_l.isra.0+0xb4>
 8010728:	2b00      	cmp	r3, #0
 801072a:	db1e      	blt.n	801076a <_strtoul_l.isra.0+0xae>
 801072c:	4282      	cmp	r2, r0
 801072e:	d31c      	bcc.n	801076a <_strtoul_l.isra.0+0xae>
 8010730:	d101      	bne.n	8010736 <_strtoul_l.isra.0+0x7a>
 8010732:	45a4      	cmp	ip, r4
 8010734:	db19      	blt.n	801076a <_strtoul_l.isra.0+0xae>
 8010736:	fb00 4006 	mla	r0, r0, r6, r4
 801073a:	2301      	movs	r3, #1
 801073c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010740:	e7eb      	b.n	801071a <_strtoul_l.isra.0+0x5e>
 8010742:	462f      	mov	r7, r5
 8010744:	e7c1      	b.n	80106ca <_strtoul_l.isra.0+0xe>
 8010746:	2c2b      	cmp	r4, #43	; 0x2b
 8010748:	bf04      	itt	eq
 801074a:	1cbd      	addeq	r5, r7, #2
 801074c:	787c      	ldrbeq	r4, [r7, #1]
 801074e:	4619      	mov	r1, r3
 8010750:	e7cb      	b.n	80106ea <_strtoul_l.isra.0+0x2e>
 8010752:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8010756:	2f19      	cmp	r7, #25
 8010758:	d801      	bhi.n	801075e <_strtoul_l.isra.0+0xa2>
 801075a:	3c37      	subs	r4, #55	; 0x37
 801075c:	e7e2      	b.n	8010724 <_strtoul_l.isra.0+0x68>
 801075e:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8010762:	2f19      	cmp	r7, #25
 8010764:	d804      	bhi.n	8010770 <_strtoul_l.isra.0+0xb4>
 8010766:	3c57      	subs	r4, #87	; 0x57
 8010768:	e7dc      	b.n	8010724 <_strtoul_l.isra.0+0x68>
 801076a:	f04f 33ff 	mov.w	r3, #4294967295
 801076e:	e7e5      	b.n	801073c <_strtoul_l.isra.0+0x80>
 8010770:	2b00      	cmp	r3, #0
 8010772:	da09      	bge.n	8010788 <_strtoul_l.isra.0+0xcc>
 8010774:	2322      	movs	r3, #34	; 0x22
 8010776:	f8c8 3000 	str.w	r3, [r8]
 801077a:	f04f 30ff 	mov.w	r0, #4294967295
 801077e:	f1ba 0f00 	cmp.w	sl, #0
 8010782:	d107      	bne.n	8010794 <_strtoul_l.isra.0+0xd8>
 8010784:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010788:	b101      	cbz	r1, 801078c <_strtoul_l.isra.0+0xd0>
 801078a:	4240      	negs	r0, r0
 801078c:	f1ba 0f00 	cmp.w	sl, #0
 8010790:	d0f8      	beq.n	8010784 <_strtoul_l.isra.0+0xc8>
 8010792:	b10b      	cbz	r3, 8010798 <_strtoul_l.isra.0+0xdc>
 8010794:	f105 39ff 	add.w	r9, r5, #4294967295
 8010798:	f8ca 9000 	str.w	r9, [sl]
 801079c:	e7f2      	b.n	8010784 <_strtoul_l.isra.0+0xc8>
 801079e:	2430      	movs	r4, #48	; 0x30
 80107a0:	2e00      	cmp	r6, #0
 80107a2:	d1b0      	bne.n	8010706 <_strtoul_l.isra.0+0x4a>
 80107a4:	2608      	movs	r6, #8
 80107a6:	e7ae      	b.n	8010706 <_strtoul_l.isra.0+0x4a>
 80107a8:	2c30      	cmp	r4, #48	; 0x30
 80107aa:	d0a4      	beq.n	80106f6 <_strtoul_l.isra.0+0x3a>
 80107ac:	260a      	movs	r6, #10
 80107ae:	e7aa      	b.n	8010706 <_strtoul_l.isra.0+0x4a>

080107b0 <_strtoul_r>:
 80107b0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80107b2:	4c06      	ldr	r4, [pc, #24]	; (80107cc <_strtoul_r+0x1c>)
 80107b4:	4d06      	ldr	r5, [pc, #24]	; (80107d0 <_strtoul_r+0x20>)
 80107b6:	6824      	ldr	r4, [r4, #0]
 80107b8:	6a24      	ldr	r4, [r4, #32]
 80107ba:	2c00      	cmp	r4, #0
 80107bc:	bf08      	it	eq
 80107be:	462c      	moveq	r4, r5
 80107c0:	9400      	str	r4, [sp, #0]
 80107c2:	f7ff ff7b 	bl	80106bc <_strtoul_l.isra.0>
 80107c6:	b003      	add	sp, #12
 80107c8:	bd30      	pop	{r4, r5, pc}
 80107ca:	bf00      	nop
 80107cc:	20000018 	.word	0x20000018
 80107d0:	2000007c 	.word	0x2000007c

080107d4 <__submore>:
 80107d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80107d8:	460c      	mov	r4, r1
 80107da:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80107dc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80107e0:	4299      	cmp	r1, r3
 80107e2:	d11d      	bne.n	8010820 <__submore+0x4c>
 80107e4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80107e8:	f7fb ff36 	bl	800c658 <_malloc_r>
 80107ec:	b918      	cbnz	r0, 80107f6 <__submore+0x22>
 80107ee:	f04f 30ff 	mov.w	r0, #4294967295
 80107f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80107f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80107fa:	63a3      	str	r3, [r4, #56]	; 0x38
 80107fc:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8010800:	6360      	str	r0, [r4, #52]	; 0x34
 8010802:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8010806:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 801080a:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 801080e:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8010812:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8010816:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 801081a:	6020      	str	r0, [r4, #0]
 801081c:	2000      	movs	r0, #0
 801081e:	e7e8      	b.n	80107f2 <__submore+0x1e>
 8010820:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8010822:	0077      	lsls	r7, r6, #1
 8010824:	463a      	mov	r2, r7
 8010826:	f7ff fa9c 	bl	800fd62 <_realloc_r>
 801082a:	4605      	mov	r5, r0
 801082c:	2800      	cmp	r0, #0
 801082e:	d0de      	beq.n	80107ee <__submore+0x1a>
 8010830:	eb00 0806 	add.w	r8, r0, r6
 8010834:	4601      	mov	r1, r0
 8010836:	4632      	mov	r2, r6
 8010838:	4640      	mov	r0, r8
 801083a:	f7fb feab 	bl	800c594 <memcpy>
 801083e:	f8c4 8000 	str.w	r8, [r4]
 8010842:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8010846:	e7e9      	b.n	801081c <__submore+0x48>

08010848 <memmove>:
 8010848:	4288      	cmp	r0, r1
 801084a:	b510      	push	{r4, lr}
 801084c:	eb01 0302 	add.w	r3, r1, r2
 8010850:	d807      	bhi.n	8010862 <memmove+0x1a>
 8010852:	1e42      	subs	r2, r0, #1
 8010854:	4299      	cmp	r1, r3
 8010856:	d00a      	beq.n	801086e <memmove+0x26>
 8010858:	f811 4b01 	ldrb.w	r4, [r1], #1
 801085c:	f802 4f01 	strb.w	r4, [r2, #1]!
 8010860:	e7f8      	b.n	8010854 <memmove+0xc>
 8010862:	4283      	cmp	r3, r0
 8010864:	d9f5      	bls.n	8010852 <memmove+0xa>
 8010866:	1881      	adds	r1, r0, r2
 8010868:	1ad2      	subs	r2, r2, r3
 801086a:	42d3      	cmn	r3, r2
 801086c:	d100      	bne.n	8010870 <memmove+0x28>
 801086e:	bd10      	pop	{r4, pc}
 8010870:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010874:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8010878:	e7f7      	b.n	801086a <memmove+0x22>

0801087a <_malloc_usable_size_r>:
 801087a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801087e:	1f18      	subs	r0, r3, #4
 8010880:	2b00      	cmp	r3, #0
 8010882:	bfbc      	itt	lt
 8010884:	580b      	ldrlt	r3, [r1, r0]
 8010886:	18c0      	addlt	r0, r0, r3
 8010888:	4770      	bx	lr

0801088a <atan2f>:
 801088a:	f000 b851 	b.w	8010930 <__ieee754_atan2f>
	...

08010890 <sqrtf>:
 8010890:	b510      	push	{r4, lr}
 8010892:	ed2d 8b02 	vpush	{d8}
 8010896:	b08a      	sub	sp, #40	; 0x28
 8010898:	eeb0 8a40 	vmov.f32	s16, s0
 801089c:	f000 f8f6 	bl	8010a8c <__ieee754_sqrtf>
 80108a0:	4b21      	ldr	r3, [pc, #132]	; (8010928 <sqrtf+0x98>)
 80108a2:	f993 4000 	ldrsb.w	r4, [r3]
 80108a6:	1c63      	adds	r3, r4, #1
 80108a8:	d02c      	beq.n	8010904 <sqrtf+0x74>
 80108aa:	eeb4 8a48 	vcmp.f32	s16, s16
 80108ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80108b2:	d627      	bvs.n	8010904 <sqrtf+0x74>
 80108b4:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80108b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80108bc:	d522      	bpl.n	8010904 <sqrtf+0x74>
 80108be:	2301      	movs	r3, #1
 80108c0:	9300      	str	r3, [sp, #0]
 80108c2:	4b1a      	ldr	r3, [pc, #104]	; (801092c <sqrtf+0x9c>)
 80108c4:	9301      	str	r3, [sp, #4]
 80108c6:	ee18 0a10 	vmov	r0, s16
 80108ca:	2300      	movs	r3, #0
 80108cc:	9308      	str	r3, [sp, #32]
 80108ce:	f7ef fe73 	bl	80005b8 <__aeabi_f2d>
 80108d2:	2200      	movs	r2, #0
 80108d4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80108d8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80108dc:	2300      	movs	r3, #0
 80108de:	b9ac      	cbnz	r4, 801090c <sqrtf+0x7c>
 80108e0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80108e4:	4668      	mov	r0, sp
 80108e6:	f000 f8d4 	bl	8010a92 <matherr>
 80108ea:	b1b8      	cbz	r0, 801091c <sqrtf+0x8c>
 80108ec:	9b08      	ldr	r3, [sp, #32]
 80108ee:	b11b      	cbz	r3, 80108f8 <sqrtf+0x68>
 80108f0:	f7fb fdf2 	bl	800c4d8 <__errno>
 80108f4:	9b08      	ldr	r3, [sp, #32]
 80108f6:	6003      	str	r3, [r0, #0]
 80108f8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80108fc:	f7f0 f9ac 	bl	8000c58 <__aeabi_d2f>
 8010900:	ee00 0a10 	vmov	s0, r0
 8010904:	b00a      	add	sp, #40	; 0x28
 8010906:	ecbd 8b02 	vpop	{d8}
 801090a:	bd10      	pop	{r4, pc}
 801090c:	4610      	mov	r0, r2
 801090e:	4619      	mov	r1, r3
 8010910:	f7ef ffd4 	bl	80008bc <__aeabi_ddiv>
 8010914:	2c02      	cmp	r4, #2
 8010916:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801091a:	d1e3      	bne.n	80108e4 <sqrtf+0x54>
 801091c:	f7fb fddc 	bl	800c4d8 <__errno>
 8010920:	2321      	movs	r3, #33	; 0x21
 8010922:	6003      	str	r3, [r0, #0]
 8010924:	e7e2      	b.n	80108ec <sqrtf+0x5c>
 8010926:	bf00      	nop
 8010928:	200001e8 	.word	0x200001e8
 801092c:	08011890 	.word	0x08011890

08010930 <__ieee754_atan2f>:
 8010930:	ee10 2a90 	vmov	r2, s1
 8010934:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 8010938:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 801093c:	b510      	push	{r4, lr}
 801093e:	eef0 7a40 	vmov.f32	s15, s0
 8010942:	dc06      	bgt.n	8010952 <__ieee754_atan2f+0x22>
 8010944:	ee10 0a10 	vmov	r0, s0
 8010948:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 801094c:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8010950:	dd04      	ble.n	801095c <__ieee754_atan2f+0x2c>
 8010952:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8010956:	eeb0 0a67 	vmov.f32	s0, s15
 801095a:	bd10      	pop	{r4, pc}
 801095c:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 8010960:	d103      	bne.n	801096a <__ieee754_atan2f+0x3a>
 8010962:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010966:	f000 b897 	b.w	8010a98 <atanf>
 801096a:	1794      	asrs	r4, r2, #30
 801096c:	f004 0402 	and.w	r4, r4, #2
 8010970:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8010974:	b943      	cbnz	r3, 8010988 <__ieee754_atan2f+0x58>
 8010976:	2c02      	cmp	r4, #2
 8010978:	d06e      	beq.n	8010a58 <__ieee754_atan2f+0x128>
 801097a:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8010a60 <__ieee754_atan2f+0x130>
 801097e:	2c03      	cmp	r4, #3
 8010980:	bf08      	it	eq
 8010982:	eef0 7a47 	vmoveq.f32	s15, s14
 8010986:	e7e6      	b.n	8010956 <__ieee754_atan2f+0x26>
 8010988:	b941      	cbnz	r1, 801099c <__ieee754_atan2f+0x6c>
 801098a:	eddf 7a36 	vldr	s15, [pc, #216]	; 8010a64 <__ieee754_atan2f+0x134>
 801098e:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8010a68 <__ieee754_atan2f+0x138>
 8010992:	2800      	cmp	r0, #0
 8010994:	bfb8      	it	lt
 8010996:	eef0 7a47 	vmovlt.f32	s15, s14
 801099a:	e7dc      	b.n	8010956 <__ieee754_atan2f+0x26>
 801099c:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 80109a0:	d122      	bne.n	80109e8 <__ieee754_atan2f+0xb8>
 80109a2:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80109a6:	d112      	bne.n	80109ce <__ieee754_atan2f+0x9e>
 80109a8:	2c02      	cmp	r4, #2
 80109aa:	d00a      	beq.n	80109c2 <__ieee754_atan2f+0x92>
 80109ac:	2c03      	cmp	r4, #3
 80109ae:	d00b      	beq.n	80109c8 <__ieee754_atan2f+0x98>
 80109b0:	eddf 7a2e 	vldr	s15, [pc, #184]	; 8010a6c <__ieee754_atan2f+0x13c>
 80109b4:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8010a70 <__ieee754_atan2f+0x140>
 80109b8:	2c01      	cmp	r4, #1
 80109ba:	bf18      	it	ne
 80109bc:	eef0 7a47 	vmovne.f32	s15, s14
 80109c0:	e7c9      	b.n	8010956 <__ieee754_atan2f+0x26>
 80109c2:	eddf 7a2c 	vldr	s15, [pc, #176]	; 8010a74 <__ieee754_atan2f+0x144>
 80109c6:	e7c6      	b.n	8010956 <__ieee754_atan2f+0x26>
 80109c8:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8010a78 <__ieee754_atan2f+0x148>
 80109cc:	e7c3      	b.n	8010956 <__ieee754_atan2f+0x26>
 80109ce:	2c02      	cmp	r4, #2
 80109d0:	d042      	beq.n	8010a58 <__ieee754_atan2f+0x128>
 80109d2:	2c03      	cmp	r4, #3
 80109d4:	d005      	beq.n	80109e2 <__ieee754_atan2f+0xb2>
 80109d6:	2c01      	cmp	r4, #1
 80109d8:	eddf 7a28 	vldr	s15, [pc, #160]	; 8010a7c <__ieee754_atan2f+0x14c>
 80109dc:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8010a80 <__ieee754_atan2f+0x150>
 80109e0:	e7eb      	b.n	80109ba <__ieee754_atan2f+0x8a>
 80109e2:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8010a60 <__ieee754_atan2f+0x130>
 80109e6:	e7b6      	b.n	8010956 <__ieee754_atan2f+0x26>
 80109e8:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80109ec:	d0cd      	beq.n	801098a <__ieee754_atan2f+0x5a>
 80109ee:	1a5b      	subs	r3, r3, r1
 80109f0:	15db      	asrs	r3, r3, #23
 80109f2:	2b3c      	cmp	r3, #60	; 0x3c
 80109f4:	dc1a      	bgt.n	8010a2c <__ieee754_atan2f+0xfc>
 80109f6:	2a00      	cmp	r2, #0
 80109f8:	da01      	bge.n	80109fe <__ieee754_atan2f+0xce>
 80109fa:	333c      	adds	r3, #60	; 0x3c
 80109fc:	db19      	blt.n	8010a32 <__ieee754_atan2f+0x102>
 80109fe:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8010a02:	f000 f91d 	bl	8010c40 <fabsf>
 8010a06:	f000 f847 	bl	8010a98 <atanf>
 8010a0a:	eef0 7a40 	vmov.f32	s15, s0
 8010a0e:	2c01      	cmp	r4, #1
 8010a10:	d012      	beq.n	8010a38 <__ieee754_atan2f+0x108>
 8010a12:	2c02      	cmp	r4, #2
 8010a14:	d017      	beq.n	8010a46 <__ieee754_atan2f+0x116>
 8010a16:	2c00      	cmp	r4, #0
 8010a18:	d09d      	beq.n	8010956 <__ieee754_atan2f+0x26>
 8010a1a:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8010a84 <__ieee754_atan2f+0x154>
 8010a1e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010a22:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8010a88 <__ieee754_atan2f+0x158>
 8010a26:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010a2a:	e794      	b.n	8010956 <__ieee754_atan2f+0x26>
 8010a2c:	eddf 7a0d 	vldr	s15, [pc, #52]	; 8010a64 <__ieee754_atan2f+0x134>
 8010a30:	e7ed      	b.n	8010a0e <__ieee754_atan2f+0xde>
 8010a32:	eddf 7a13 	vldr	s15, [pc, #76]	; 8010a80 <__ieee754_atan2f+0x150>
 8010a36:	e7ea      	b.n	8010a0e <__ieee754_atan2f+0xde>
 8010a38:	ee17 3a90 	vmov	r3, s15
 8010a3c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8010a40:	ee07 3a90 	vmov	s15, r3
 8010a44:	e787      	b.n	8010956 <__ieee754_atan2f+0x26>
 8010a46:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8010a84 <__ieee754_atan2f+0x154>
 8010a4a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010a4e:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8010a88 <__ieee754_atan2f+0x158>
 8010a52:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010a56:	e77e      	b.n	8010956 <__ieee754_atan2f+0x26>
 8010a58:	eddf 7a0b 	vldr	s15, [pc, #44]	; 8010a88 <__ieee754_atan2f+0x158>
 8010a5c:	e77b      	b.n	8010956 <__ieee754_atan2f+0x26>
 8010a5e:	bf00      	nop
 8010a60:	c0490fdb 	.word	0xc0490fdb
 8010a64:	3fc90fdb 	.word	0x3fc90fdb
 8010a68:	bfc90fdb 	.word	0xbfc90fdb
 8010a6c:	bf490fdb 	.word	0xbf490fdb
 8010a70:	3f490fdb 	.word	0x3f490fdb
 8010a74:	4016cbe4 	.word	0x4016cbe4
 8010a78:	c016cbe4 	.word	0xc016cbe4
 8010a7c:	80000000 	.word	0x80000000
 8010a80:	00000000 	.word	0x00000000
 8010a84:	33bbbd2e 	.word	0x33bbbd2e
 8010a88:	40490fdb 	.word	0x40490fdb

08010a8c <__ieee754_sqrtf>:
 8010a8c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8010a90:	4770      	bx	lr

08010a92 <matherr>:
 8010a92:	2000      	movs	r0, #0
 8010a94:	4770      	bx	lr
	...

08010a98 <atanf>:
 8010a98:	b538      	push	{r3, r4, r5, lr}
 8010a9a:	ee10 5a10 	vmov	r5, s0
 8010a9e:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 8010aa2:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 8010aa6:	eef0 7a40 	vmov.f32	s15, s0
 8010aaa:	db10      	blt.n	8010ace <atanf+0x36>
 8010aac:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8010ab0:	dd04      	ble.n	8010abc <atanf+0x24>
 8010ab2:	ee70 7a00 	vadd.f32	s15, s0, s0
 8010ab6:	eeb0 0a67 	vmov.f32	s0, s15
 8010aba:	bd38      	pop	{r3, r4, r5, pc}
 8010abc:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 8010bf4 <atanf+0x15c>
 8010ac0:	eddf 7a4d 	vldr	s15, [pc, #308]	; 8010bf8 <atanf+0x160>
 8010ac4:	2d00      	cmp	r5, #0
 8010ac6:	bfd8      	it	le
 8010ac8:	eef0 7a47 	vmovle.f32	s15, s14
 8010acc:	e7f3      	b.n	8010ab6 <atanf+0x1e>
 8010ace:	4b4b      	ldr	r3, [pc, #300]	; (8010bfc <atanf+0x164>)
 8010ad0:	429c      	cmp	r4, r3
 8010ad2:	dc10      	bgt.n	8010af6 <atanf+0x5e>
 8010ad4:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 8010ad8:	da0a      	bge.n	8010af0 <atanf+0x58>
 8010ada:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8010c00 <atanf+0x168>
 8010ade:	ee30 7a07 	vadd.f32	s14, s0, s14
 8010ae2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8010ae6:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8010aea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010aee:	dce2      	bgt.n	8010ab6 <atanf+0x1e>
 8010af0:	f04f 33ff 	mov.w	r3, #4294967295
 8010af4:	e013      	b.n	8010b1e <atanf+0x86>
 8010af6:	f000 f8a3 	bl	8010c40 <fabsf>
 8010afa:	4b42      	ldr	r3, [pc, #264]	; (8010c04 <atanf+0x16c>)
 8010afc:	429c      	cmp	r4, r3
 8010afe:	dc4f      	bgt.n	8010ba0 <atanf+0x108>
 8010b00:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 8010b04:	429c      	cmp	r4, r3
 8010b06:	dc41      	bgt.n	8010b8c <atanf+0xf4>
 8010b08:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8010b0c:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8010b10:	eea0 7a27 	vfma.f32	s14, s0, s15
 8010b14:	2300      	movs	r3, #0
 8010b16:	ee30 0a27 	vadd.f32	s0, s0, s15
 8010b1a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8010b1e:	1c5a      	adds	r2, r3, #1
 8010b20:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8010b24:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8010c08 <atanf+0x170>
 8010b28:	eddf 5a38 	vldr	s11, [pc, #224]	; 8010c0c <atanf+0x174>
 8010b2c:	ed9f 5a38 	vldr	s10, [pc, #224]	; 8010c10 <atanf+0x178>
 8010b30:	ee66 6a06 	vmul.f32	s13, s12, s12
 8010b34:	eee6 5a87 	vfma.f32	s11, s13, s14
 8010b38:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8010c14 <atanf+0x17c>
 8010b3c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8010b40:	eddf 5a35 	vldr	s11, [pc, #212]	; 8010c18 <atanf+0x180>
 8010b44:	eee7 5a26 	vfma.f32	s11, s14, s13
 8010b48:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8010c1c <atanf+0x184>
 8010b4c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8010b50:	eddf 5a33 	vldr	s11, [pc, #204]	; 8010c20 <atanf+0x188>
 8010b54:	eee7 5a26 	vfma.f32	s11, s14, s13
 8010b58:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8010c24 <atanf+0x18c>
 8010b5c:	eea6 5a87 	vfma.f32	s10, s13, s14
 8010b60:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8010c28 <atanf+0x190>
 8010b64:	eea5 7a26 	vfma.f32	s14, s10, s13
 8010b68:	ed9f 5a30 	vldr	s10, [pc, #192]	; 8010c2c <atanf+0x194>
 8010b6c:	eea7 5a26 	vfma.f32	s10, s14, s13
 8010b70:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8010c30 <atanf+0x198>
 8010b74:	eea5 7a26 	vfma.f32	s14, s10, s13
 8010b78:	ee27 7a26 	vmul.f32	s14, s14, s13
 8010b7c:	eea5 7a86 	vfma.f32	s14, s11, s12
 8010b80:	ee27 7a27 	vmul.f32	s14, s14, s15
 8010b84:	d121      	bne.n	8010bca <atanf+0x132>
 8010b86:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010b8a:	e794      	b.n	8010ab6 <atanf+0x1e>
 8010b8c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8010b90:	ee30 7a67 	vsub.f32	s14, s0, s15
 8010b94:	ee30 0a27 	vadd.f32	s0, s0, s15
 8010b98:	2301      	movs	r3, #1
 8010b9a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8010b9e:	e7be      	b.n	8010b1e <atanf+0x86>
 8010ba0:	4b24      	ldr	r3, [pc, #144]	; (8010c34 <atanf+0x19c>)
 8010ba2:	429c      	cmp	r4, r3
 8010ba4:	dc0b      	bgt.n	8010bbe <atanf+0x126>
 8010ba6:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 8010baa:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8010bae:	eea0 7a27 	vfma.f32	s14, s0, s15
 8010bb2:	2302      	movs	r3, #2
 8010bb4:	ee70 6a67 	vsub.f32	s13, s0, s15
 8010bb8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8010bbc:	e7af      	b.n	8010b1e <atanf+0x86>
 8010bbe:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8010bc2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8010bc6:	2303      	movs	r3, #3
 8010bc8:	e7a9      	b.n	8010b1e <atanf+0x86>
 8010bca:	4a1b      	ldr	r2, [pc, #108]	; (8010c38 <atanf+0x1a0>)
 8010bcc:	491b      	ldr	r1, [pc, #108]	; (8010c3c <atanf+0x1a4>)
 8010bce:	009b      	lsls	r3, r3, #2
 8010bd0:	441a      	add	r2, r3
 8010bd2:	440b      	add	r3, r1
 8010bd4:	edd3 6a00 	vldr	s13, [r3]
 8010bd8:	ee37 7a66 	vsub.f32	s14, s14, s13
 8010bdc:	2d00      	cmp	r5, #0
 8010bde:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010be2:	ed92 7a00 	vldr	s14, [r2]
 8010be6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010bea:	bfb8      	it	lt
 8010bec:	eef1 7a67 	vneglt.f32	s15, s15
 8010bf0:	e761      	b.n	8010ab6 <atanf+0x1e>
 8010bf2:	bf00      	nop
 8010bf4:	bfc90fdb 	.word	0xbfc90fdb
 8010bf8:	3fc90fdb 	.word	0x3fc90fdb
 8010bfc:	3edfffff 	.word	0x3edfffff
 8010c00:	7149f2ca 	.word	0x7149f2ca
 8010c04:	3f97ffff 	.word	0x3f97ffff
 8010c08:	3c8569d7 	.word	0x3c8569d7
 8010c0c:	3d4bda59 	.word	0x3d4bda59
 8010c10:	bd6ef16b 	.word	0xbd6ef16b
 8010c14:	3d886b35 	.word	0x3d886b35
 8010c18:	3dba2e6e 	.word	0x3dba2e6e
 8010c1c:	3e124925 	.word	0x3e124925
 8010c20:	3eaaaaab 	.word	0x3eaaaaab
 8010c24:	bd15a221 	.word	0xbd15a221
 8010c28:	bd9d8795 	.word	0xbd9d8795
 8010c2c:	bde38e38 	.word	0xbde38e38
 8010c30:	be4ccccd 	.word	0xbe4ccccd
 8010c34:	401bffff 	.word	0x401bffff
 8010c38:	08011898 	.word	0x08011898
 8010c3c:	080118a8 	.word	0x080118a8

08010c40 <fabsf>:
 8010c40:	ee10 3a10 	vmov	r3, s0
 8010c44:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8010c48:	ee00 3a10 	vmov	s0, r3
 8010c4c:	4770      	bx	lr
	...

08010c50 <_init>:
 8010c50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010c52:	bf00      	nop
 8010c54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010c56:	bc08      	pop	{r3}
 8010c58:	469e      	mov	lr, r3
 8010c5a:	4770      	bx	lr

08010c5c <_fini>:
 8010c5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010c5e:	bf00      	nop
 8010c60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010c62:	bc08      	pop	{r3}
 8010c64:	469e      	mov	lr, r3
 8010c66:	4770      	bx	lr
