# //  ModelSim SE-64 10.2c Jul 18 2013 Linux 3.2.0-4-amd64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
vsim lib_BENCH.decoderbench
# vsim lib_BENCH.decoderbench 
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: decoder_bench.vhd(158): (vopt-1270) Bad default binding for component instance "dec1: decoder".
#  (Component port "rd" is not on the entity.)
# ** Warning: [1] decoder_bench.vhd(158): (vopt-3473) Component instance "/decoderBench/dec1 : decoder" is not bound.
# Optimization failed
# Error loading design
vsim lib_BENCH.decoderbench
# vsim lib_BENCH.decoderbench 
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: decoder_bench.vhd(158): (vopt-1270) Bad default binding for component instance "dec1: decoder".
#  (Component port "rd" is not on the entity.)
# ** Warning: [1] decoder_bench.vhd(158): (vopt-3473) Component instance "/decoderBench/dec1 : decoder" is not bound.
# Optimization failed
# Error loading design
vsim lib_BENCH.decoderbench
# vsim lib_BENCH.decoderbench 
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: decoder_bench.vhd(152): (vopt-1133) Type mismatch for port "aluE1Sel" in component "decoder" when binding to entity "decoder".
# ** Error: decoder_bench.vhd(152): (vopt-1134) Incompatible modes for port "bubbleReq" in component "decoder" when binding to entity "decoder".
# ** Error: decoder_bench.vhd(152): (vopt-1134) Incompatible modes for port "panicBubble" in component "decoder" when binding to entity "decoder".
# Optimization failed
# Error loading design
vsim lib_BENCH.decoderbench
# vsim lib_BENCH.decoderbench 
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.decoderbench(arch)#1
# Loading lib_vhdl.decoder(arch)#1
add wave -position insertpoint sim:/decoderbench/*
# ** Warning: (vsim-WLF-5022) WLF summary optimizations disabled.  This will adversely affect wave draw performance.
add wave -position insertpoint /decoderbench/dec1/rs1
add wave -position insertpoint /decoderbench/dec1/rs2
add wave -position insertpoint rd
# (vish-4014) No objects found matching 'rd'.
add wave -position insertpoint /decoderbench/dec1/bpT1E1
add wave -position insertpoint /decoderbench/dec1/bpT1E2
add wave -position insertpoint /decoderbench/dec1/bpT2E1
add wave -position insertpoint /decoderbench/dec1/bpT2E2
add wave -position insertpoint /decoderbench/dec1/prev_write_2
add wave -position insertpoint /decoderbench/dec1/prev_write_1
add wave -position insertpoint /decoderbench/dec1/loadTypePrev2
add wave -position insertpoint /decoderbench/dec1/loadTypePrev
run
# ** Failure: Simulation terminee
#    Time: 330 ns  Iteration: 0  Process: /decoderbench/simulation File: decoder_bench.vhd
# Break in Process simulation at decoder_bench.vhd line 225
add wave -position insertpoint /decoderbench/dec1/rd
add wave -position insertpoint /decoderbench/dec1/loadType
add wave -position insertpoint /decoderbench/dec1/branchType
add wave -position insertpoint /decoderbench/dec1/jumpType
restart
# ** Warning: (vsim-WLF-5022) WLF summary optimizations disabled.  This will adversely affect wave draw performance.
run
# ** Failure: Simulation terminee
#    Time: 330 ns  Iteration: 0  Process: /decoderbench/simulation File: decoder_bench.vhd
# Break in Process simulation at decoder_bench.vhd line 225
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.decoderbench(arch)#1
# Loading lib_vhdl.decoder(arch)#1
# ** Warning: (vsim-WLF-5022) WLF summary optimizations disabled.  This will adversely affect wave draw performance.
run
# ** Failure: Simulation terminee
#    Time: 350 ns  Iteration: 0  Process: /decoderbench/simulation File: decoder_bench.vhd
# Break in Process simulation at decoder_bench.vhd line 230
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.decoderbench(arch)#1
# Loading lib_vhdl.decoder(arch)#1
# ** Warning: (vsim-WLF-5022) WLF summary optimizations disabled.  This will adversely affect wave draw performance.
run
# ** Failure: Simulation terminee
#    Time: 350 ns  Iteration: 0  Process: /decoderbench/simulation File: decoder_bench.vhd
# Break in Process simulation at decoder_bench.vhd line 230
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.decoderbench(arch)#1
# Loading lib_vhdl.decoder(arch)#1
# ** Warning: (vsim-WLF-5022) WLF summary optimizations disabled.  This will adversely affect wave draw performance.
run
# ** Failure: Simulation terminee
#    Time: 350 ns  Iteration: 0  Process: /decoderbench/simulation File: decoder_bench.vhd
# Break in Process simulation at decoder_bench.vhd line 230
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.decoderbench(arch)#1
# Loading lib_vhdl.decoder(arch)#1
# ** Warning: (vsim-WLF-5022) WLF summary optimizations disabled.  This will adversely affect wave draw performance.
run
# ** Failure: Simulation terminee
#    Time: 370 ns  Iteration: 0  Process: /decoderbench/simulation File: decoder_bench.vhd
# Break in Process simulation at decoder_bench.vhd line 233
run
# ** Failure: Simulation terminee
#    Time: 730 ns  Iteration: 0  Process: /decoderbench/simulation File: decoder_bench.vhd
# Break in Process simulation at decoder_bench.vhd line 233
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.decoderbench(arch)#1
# Loading lib_vhdl.decoder(arch)#1
# ** Warning: (vsim-WLF-5022) WLF summary optimizations disabled.  This will adversely affect wave draw performance.
run
# ** Failure: Simulation terminee
#    Time: 370 ns  Iteration: 0  Process: /decoderbench/simulation File: decoder_bench.vhd
# Break in Process simulation at decoder_bench.vhd line 233
restart
# ** Warning: (vsim-WLF-5022) WLF summary optimizations disabled.  This will adversely affect wave draw performance.
run
# ** Failure: Simulation terminee
#    Time: 370 ns  Iteration: 0  Process: /decoderbench/simulation File: decoder_bench.vhd
# Break in Process simulation at decoder_bench.vhd line 233
# Causality operation skipped due to absence of debug database file
