automation etching pattern layout help heuristic program application program developed computerize tedious error prone vitally important wiring design printed circuit boards helps automate stage step closer production logical patterns layer ics dual line packages discrete components transistors resistors employs methods heuristic method simulates human approaches theoretically interesting time consuming maze running based lee algorithm performs 90 percent required path respect performance function point connection bring number successful connections close 100 cacm november 1971 aramaki kawabata kazuhiko etching pattern layout board 3 24 66 4 9 6 ca711104 jb february 2 1978 10 58 2145 5  