$date
	Sat Jul 18 01:29:28 2020
$end
$version
	Icarus Verilog
$end
$timescale
	100fs
$end
$scope module TestBench $end
$var wire 1 ! net_net0 $end
$var wire 1 " net_net1 $end
$var wire 1 # net_net2 $end
$var wire 1 $ netOUT2 $end
$var wire 1 % netOUT1 $end
$var wire 1 & netOUT0 $end
$var reg 1 ' net_srcCLKnet_net0 $end
$var reg 1 ( net_srcKnet_net2 $end
$var reg 1 ) net_srcRSTnet_net1 $end
$scope module OE $end
$var wire 1 ! CLK $end
$var wire 1 # K $end
$var wire 1 " RST $end
$var wire 1 $ OUT2 $end
$var wire 1 % OUT1 $end
$var wire 1 & OUT0 $end
$var reg 3 * CNT [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 *
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10000
1%
b10 *
1!
1'
1"
1)
#20000
0!
0'
#30000
0%
1$
b100 *
1!
1'
#40000
0!
0'
#50000
1%
b110 *
1!
1'
#60000
0!
0'
#70000
1&
0%
0$
b1 *
1!
1'
#80000
0!
0'
#90000
0&
1%
b10 *
1!
1'
#100000
0!
0'
#110000
0%
1$
b100 *
1!
1'
#120000
0!
0'
#130000
1&
b101 *
1!
1'
1#
1(
#140000
0!
0'
#150000
1%
b111 *
1!
1'
#160000
0!
0'
#170000
0%
0$
b1 *
1!
1'
#180000
0!
0'
#190000
1%
b11 *
1!
1'
#200000
0!
0'
#210000
0%
1$
b101 *
1!
1'
#220000
0!
0'
0#
0(
#230000
0&
1%
b110 *
1!
1'
#240000
0!
0'
#250000
1&
0%
0$
b1 *
1!
1'
#260000
0!
0'
#270000
0&
1%
b10 *
1!
1'
#280000
0!
0'
#290000
0%
1$
b100 *
1!
1'
#300000
0!
0'
#310000
1%
b110 *
1!
1'
#320000
0!
0'
#330000
1&
0%
0$
b1 *
1!
1'
#340000
0!
0'
#350000
1%
b11 *
1!
1'
1#
1(
#360000
0!
0'
#370000
0%
1$
b101 *
1!
1'
#380000
0!
0'
#390000
1%
b111 *
1!
1'
#400000
0!
0'
#410000
0%
0$
b1 *
1!
1'
#420000
0!
0'
#430000
1%
b11 *
1!
1'
#440000
0!
0'
0#
0(
#450000
0&
0%
1$
b100 *
1!
1'
#460000
0!
0'
#470000
1%
b110 *
1!
1'
#480000
0!
0'
#490000
1&
0%
0$
b1 *
1!
1'
#500000
0!
0'
