Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Jul 20 13:42:11 2021
| Host         : ylxiao-OptiPlex-7050 running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_utilization -pblocks p_4
| Design       : level0_wrapper
| Device       : xcu50fsvh2104-2
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Pblock Summary
2. Clock Region Statistics
3. CLB Logic
3.1 Summary of Registers by Type
4. BLOCKRAM
5. ARITHMETIC
6. I/O
7. CLOCK
8. ADVANCED
9. CONFIGURATION
10. Primitives
11. Black Boxes
12. Instantiated Netlists
13. SLR Connectivity
14. SLR Connectivity Matrix
15. SLR CLB Logic and Dedicated Block Utilization
16. SLR IO Utilization

1. Pblock Summary
-----------------

+-------+--------+-------+-------------------+-----------------+----------------+
| Index | Parent | Child | EXCLUDE_PLACEMENT | CONTAIN_ROUTING | SLR(s) Covered |
+-------+--------+-------+-------------------+-----------------+----------------+
| 1     |    p_4 |       |                 1 |               1 |           SLR0 |
+-------+--------+-------+-------------------+-----------------+----------------+


2. Clock Region Statistics
--------------------------

+-------------+--------------------+
| CLOCKREGION | Pblock Sites in CR |
+-------------+--------------------+
| X0Y2        |            100.00% |
+-------------+--------------------+


3. CLB Logic
------------

+-------------------------+--------+-------+--------------+------+-------+-----------+-------+
|        Site Type        | Parent | Child | Non-Assigned | Used | Fixed | Available | Util% |
+-------------------------+--------+-------+--------------+------+-------+-----------+-------+
| CLB LUTs*               |    100 |     0 |            0 |  100 |     0 |      8368 |  1.20 |
|   LUT as Logic          |    100 |     0 |            0 |  100 |     0 |      8368 |  1.20 |
|   LUT as Memory         |      0 |     0 |            0 |    0 |     0 |      4192 |  0.00 |
| CLB Registers           |      1 |     0 |            0 |    1 |     0 |     16736 | <0.01 |
|   Register as Flip Flop |      1 |     0 |            0 |    1 |     0 |     16736 | <0.01 |
|   Register as Latch     |      0 |     0 |            0 |    0 |     0 |     16736 |  0.00 |
| CARRY8                  |      0 |     0 |            0 |    0 |     0 |      1046 |  0.00 |
| F7 Muxes                |      0 |     0 |            0 |    0 |     0 |      4184 |  0.00 |
| F8 Muxes                |      0 |     0 |            0 |    0 |     0 |      2092 |  0.00 |
| F9 Muxes                |      0 |     0 |            0 |    0 |     0 |      1046 |  0.00 |
+-------------------------+--------+-------+--------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


3.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 1     |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 0     |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


4. BLOCKRAM
-----------

+----------------+--------+-------+--------------+------+-------+-----------+-------+
|    Site Type   | Parent | Child | Non-Assigned | Used | Fixed | Available | Util% |
+----------------+--------+-------+--------------+------+-------+-----------+-------+
| Block RAM Tile |      0 |     0 |            0 |    0 |     0 |        24 |  0.00 |
|   RAMB36/FIFO* |      0 |     0 |            0 |    0 |     0 |        24 |  0.00 |
|   RAMB18       |      0 |     0 |            0 |    0 |     0 |        48 |  0.00 |
+----------------+--------+-------+--------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


5. ARITHMETIC
-------------

+-----------+--------+-------+--------------+------+-------+-----------+-------+
| Site Type | Parent | Child | Non-Assigned | Used | Fixed | Available | Util% |
+-----------+--------+-------+--------------+------+-------+-----------+-------+
| DSPs      |      0 |     0 |            0 |    0 |     0 |        48 |  0.00 |
+-----------+--------+-------+--------------+------+-------+-----------+-------+


6. I/O
------

+-----------+--------+-------+--------------+------+-------+-----------+-------+
| Site Type | Parent | Child | Non-Assigned | Used | Fixed | Available | Util% |
+-----------+--------+-------+--------------+------+-------+-----------+-------+


7. CLOCK
--------

+-----------+--------+-------+--------------+------+-------+-----------+-------+
| Site Type | Parent | Child | Non-Assigned | Used | Fixed | Available | Util% |
+-----------+--------+-------+--------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


8. ADVANCED
-----------

+-----------+--------+-------+--------------+------+-------+-----------+-------+
| Site Type | Parent | Child | Non-Assigned | Used | Fixed | Available | Util% |
+-----------+--------+-------+--------------+------+-------+-----------+-------+


9. CONFIGURATION
----------------

+-----------+--------+-------+--------------+------+-------+-----------+-------+
| Site Type | Parent | Child | Non-Assigned | Used | Fixed | Available | Util% |
+-----------+--------+-------+--------------+------+-------+-----------+-------+


10. Primitives
--------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT1     |  100 |                 CLB |
| FDCE     |    1 |            Register |
+----------+------+---------------------+


11. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


12. Instantiated Netlists
-------------------------

+--------------------------+------+
|         Ref Name         | Used |
+--------------------------+------+
| page_bb_bb               |   26 |
| xsdbm                    |    1 |
| ulp                      |    1 |
| level0_ii_level0_pipe_0  |    1 |
| level0_cma_hbm_aclk_0    |    1 |
| level0_cma_clk_kernel_0  |    1 |
| level0_cma_clk_kernel2_0 |    1 |
| blp_wrapper              |    1 |
+--------------------------+------+


13. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR1 <-> SLR0                    | 6091 |       |     23040 | 26.44 |
|   SLR0 -> SLR1                   | 3045 |       |           | 13.22 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    3 |     3 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   | 3046 |       |           | 13.22 |
|     Using TX_REG only            |    1 |     1 |           |       |
|     Using RX_REG only            |    9 |     9 |           |       |
|     Using Both TX_REG and RX_REG |    1 |     1 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  | 6091 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


14. SLR Connectivity Matrix
---------------------------

+-----------+------+------+
| FROM \ TO | SLR1 | SLR0 |
+-----------+------+------+
| SLR1      |    0 | 3046 |
| SLR0      | 3045 |    0 |
+-----------+------+------+


15. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+------+------+--------+--------+
|          Site Type         | SLR0 | SLR1 | SLR0 % | SLR1 % |
+----------------------------+------+------+--------+--------+
| CLB                        |    0 |    0 |   0.00 |   0.00 |
|   CLBL                     |    0 |    0 |   0.00 |   0.00 |
|   CLBM                     |    0 |    0 |   0.00 |   0.00 |
| CLB LUTs                   |    0 |    0 |   0.00 |   0.00 |
|   LUT as Logic             |    0 |    0 |   0.00 |   0.00 |
|   LUT as Memory            |    0 |    0 |   0.00 |   0.00 |
|     LUT as Distributed RAM |    0 |    0 |   0.00 |   0.00 |
|     LUT as Shift Register  |    0 |    0 |   0.00 |   0.00 |
| CLB Registers              |    0 |    0 |   0.00 |   0.00 |
| CARRY8                     |    0 |    0 |   0.00 |   0.00 |
| F7 Muxes                   |    0 |    0 |   0.00 |   0.00 |
| F8 Muxes                   |    0 |    0 |   0.00 |   0.00 |
| F9 Muxes                   |    0 |    0 |   0.00 |   0.00 |
| Block RAM Tile             |    0 |    0 |   0.00 |   0.00 |
|   RAMB36/FIFO              |    0 |    0 |   0.00 |   0.00 |
|   RAMB18                   |    0 |    0 |   0.00 |   0.00 |
| URAM                       |    0 |    0 |   0.00 |   0.00 |
| DSPs                       |    0 |    0 |   0.00 |   0.00 |
| PLL                        |    0 |    0 |   0.00 |   0.00 |
| MMCM                       |    0 |    0 |   0.00 |   0.00 |
| Unique Control Sets        |    0 |    0 |   0.00 |   0.00 |
+----------------------------+------+------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


16. SLR IO Utilization
----------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |         0 |         |          0 |          |          0 |          |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


report_utilization: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 12331.066 ; gain = 0.000 ; free physical = 13957 ; free virtual = 24017
