{"Source Block": ["hdl/library/util_adcfifo/util_adcfifo.v@188:212@HdlStmProcess", "  end\n  \n  assign dma_wready_s = (DMA_READY_ENABLE == 0) ? 1'b1 : dma_wready;\n  assign dma_rd_s = (dma_raddr >= dma_waddr_rel_s) ? 1'b0 : dma_wready_s;\n\n  always @(posedge dma_clk) begin\n    if (dma_xfer_req == 1'b0) begin\n      dma_rd <= 'd0;\n      dma_rd_d <= 'd0;\n      dma_rdata_d <= 'd0;\n      dma_raddr <= 'd0;\n    end else begin\n      dma_rd <= dma_rd_s;\n      dma_rd_d <= dma_rd;\n      dma_rdata_d <= dma_rdata_s;\n      if (dma_rd_s == 1'b1) begin\n        dma_raddr <= dma_raddr + 1'b1;\n      end\n    end\n  end\n\n  // instantiations\n\n  ad_mem_asym #(\n    .ADDR_WIDTH_A (ADC_ADDR_WIDTH),\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[204, "        dma_raddr <= dma_raddr + 1'b1;\n"]], "Add": [[204, "        if (dma_raddr < ADC_ADDR_LIMIT) begin\n"], [204, "          dma_raddr <= dma_raddr + 1'b1;\n"], [204, "        end\n"]]}}