// Seed: 948367477
module module_0 (
    output wand id_0
);
  id_2 :
  assert property (@(id_2) 1'b0)
  else;
  wire id_3;
endmodule
program module_1 (
    output supply1 id_0,
    output wand id_1,
    input tri id_2,
    input wand id_3,
    output wire id_4
);
  wire id_6;
  module_0(
      id_1
  );
endprogram
module module_2 (
    output supply1 id_0,
    output wand id_1,
    input supply1 id_2#(
        .id_4 (id_4),
        .id_5 (1 + id_5),
        .id_6 (1),
        .id_7 (1 || id_6),
        .id_8 (1'b0),
        .id_9 ((1)),
        .id_10(id_8),
        .id_11(1)
    )
);
  wire id_12;
  module_0(
      id_0
  );
endmodule
