set tool_name "ModelSim-Altera (SystemVerilog)"
set corner_file_list {
	{{"Slow Model"} {Exp2.svo Exp2_v.sdo}}
	{{"Fast Model"} {Exp2_fast.svo Exp2_v_fast.sdo}}
}
