{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1725446960755 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725446960756 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep  4 18:49:19 2024 " "Processing started: Wed Sep  4 18:49:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725446960756 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725446960756 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dds_wave_ctrl -c dds_wave_ctrl " "Command: quartus_map --read_settings_files=on --write_settings_files=off dds_wave_ctrl -c dds_wave_ctrl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725446960756 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1725446961563 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1725446961563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/dds_wave_ctrl/rtl/wave_select.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/dds_wave_ctrl/rtl/wave_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 wave_select " "Found entity 1: wave_select" {  } { { "../rtl/wave_select.v" "" { Text "D:/git-repository/fpga_training/dds_wave_ctrl/rtl/wave_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725446979872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725446979872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/dds_wave_ctrl/rtl/pulse_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/dds_wave_ctrl/rtl/pulse_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulse_cnt " "Found entity 1: pulse_cnt" {  } { { "../rtl/pulse_cnt.v" "" { Text "D:/git-repository/fpga_training/dds_wave_ctrl/rtl/pulse_cnt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725446979875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725446979875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/dds_wave_ctrl/rtl/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/dds_wave_ctrl/rtl/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../rtl/key_filter.v" "" { Text "D:/git-repository/fpga_training/dds_wave_ctrl/rtl/key_filter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725446979879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725446979879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/dds_wave_ctrl/rtl/edge_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/dds_wave_ctrl/rtl/edge_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detection " "Found entity 1: edge_detection" {  } { { "../rtl/edge_detection.v" "" { Text "D:/git-repository/fpga_training/dds_wave_ctrl/rtl/edge_detection.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725446979883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725446979883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/dds_wave_ctrl/rtl/div_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/dds_wave_ctrl/rtl/div_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_clk " "Found entity 1: div_clk" {  } { { "../rtl/div_clk.v" "" { Text "D:/git-repository/fpga_training/dds_wave_ctrl/rtl/div_clk.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725446979887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725446979887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/dds_wave_ctrl/rtl/dds_wave_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/dds_wave_ctrl/rtl/dds_wave_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 dds_wave_ctrl " "Found entity 1: dds_wave_ctrl" {  } { { "../rtl/dds_wave_ctrl.v" "" { Text "D:/git-repository/fpga_training/dds_wave_ctrl/rtl/dds_wave_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725446979890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725446979890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/dds_wave_ctrl/rtl/addr_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/dds_wave_ctrl/rtl/addr_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_ctrl " "Found entity 1: addr_ctrl" {  } { { "../rtl/addr_ctrl.v" "" { Text "D:/git-repository/fpga_training/dds_wave_ctrl/rtl/addr_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725446979894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725446979894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_sine.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_sine.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_sine " "Found entity 1: rom_sine" {  } { { "rom_sine.v" "" { Text "D:/git-repository/fpga_training/dds_wave_ctrl/prj/rom_sine.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725446979898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725446979898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_sawtooth.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_sawtooth.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_sawtooth " "Found entity 1: rom_sawtooth" {  } { { "rom_sawtooth.v" "" { Text "D:/git-repository/fpga_training/dds_wave_ctrl/prj/rom_sawtooth.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725446979901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725446979901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_square.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_square.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_square " "Found entity 1: rom_square" {  } { { "rom_square.v" "" { Text "D:/git-repository/fpga_training/dds_wave_ctrl/prj/rom_square.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725446979905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725446979905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_triangular.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_triangular.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_triangular " "Found entity 1: rom_triangular" {  } { { "rom_triangular.v" "" { Text "D:/git-repository/fpga_training/dds_wave_ctrl/prj/rom_triangular.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725446979910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725446979910 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dds_wave_ctrl " "Elaborating entity \"dds_wave_ctrl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1725446980074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clk div_clk:div_clk_inst " "Elaborating entity \"div_clk\" for hierarchy \"div_clk:div_clk_inst\"" {  } { { "../rtl/dds_wave_ctrl.v" "div_clk_inst" { Text "D:/git-repository/fpga_training/dds_wave_ctrl/rtl/dds_wave_ctrl.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725446980076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_ctrl addr_ctrl:addr_ctrl_inst " "Elaborating entity \"addr_ctrl\" for hierarchy \"addr_ctrl:addr_ctrl_inst\"" {  } { { "../rtl/dds_wave_ctrl.v" "addr_ctrl_inst" { Text "D:/git-repository/fpga_training/dds_wave_ctrl/rtl/dds_wave_ctrl.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725446980079 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 addr_ctrl.v(30) " "Verilog HDL assignment warning at addr_ctrl.v(30): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/addr_ctrl.v" "" { Text "D:/git-repository/fpga_training/dds_wave_ctrl/rtl/addr_ctrl.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725446980080 "|dds_wave_ctrl|addr_ctrl:addr_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 addr_ctrl.v(32) " "Verilog HDL assignment warning at addr_ctrl.v(32): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/addr_ctrl.v" "" { Text "D:/git-repository/fpga_training/dds_wave_ctrl/rtl/addr_ctrl.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725446980080 "|dds_wave_ctrl|addr_ctrl:addr_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B addr_ctrl.v(16) " "Verilog HDL Always Construct warning at addr_ctrl.v(16): inferring latch(es) for variable \"B\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/addr_ctrl.v" "" { Text "D:/git-repository/fpga_training/dds_wave_ctrl/rtl/addr_ctrl.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1725446980080 "|dds_wave_ctrl|addr_ctrl:addr_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "amplitude addr_ctrl.v(16) " "Verilog HDL Always Construct warning at addr_ctrl.v(16): inferring latch(es) for variable \"amplitude\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/addr_ctrl.v" "" { Text "D:/git-repository/fpga_training/dds_wave_ctrl/rtl/addr_ctrl.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1725446980081 "|dds_wave_ctrl|addr_ctrl:addr_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "amplitude\[0\] addr_ctrl.v(16) " "Inferred latch for \"amplitude\[0\]\" at addr_ctrl.v(16)" {  } { { "../rtl/addr_ctrl.v" "" { Text "D:/git-repository/fpga_training/dds_wave_ctrl/rtl/addr_ctrl.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725446980082 "|dds_wave_ctrl|addr_ctrl:addr_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[0\] addr_ctrl.v(16) " "Inferred latch for \"B\[0\]\" at addr_ctrl.v(16)" {  } { { "../rtl/addr_ctrl.v" "" { Text "D:/git-repository/fpga_training/dds_wave_ctrl/rtl/addr_ctrl.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725446980082 "|dds_wave_ctrl|addr_ctrl:addr_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[1\] addr_ctrl.v(16) " "Inferred latch for \"B\[1\]\" at addr_ctrl.v(16)" {  } { { "../rtl/addr_ctrl.v" "" { Text "D:/git-repository/fpga_training/dds_wave_ctrl/rtl/addr_ctrl.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725446980083 "|dds_wave_ctrl|addr_ctrl:addr_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[2\] addr_ctrl.v(16) " "Inferred latch for \"B\[2\]\" at addr_ctrl.v(16)" {  } { { "../rtl/addr_ctrl.v" "" { Text "D:/git-repository/fpga_training/dds_wave_ctrl/rtl/addr_ctrl.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725446980083 "|dds_wave_ctrl|addr_ctrl:addr_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_sine rom_sine:rom_sine_inst " "Elaborating entity \"rom_sine\" for hierarchy \"rom_sine:rom_sine_inst\"" {  } { { "../rtl/dds_wave_ctrl.v" "rom_sine_inst" { Text "D:/git-repository/fpga_training/dds_wave_ctrl/rtl/dds_wave_ctrl.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725446980114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom_sine:rom_sine_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom_sine:rom_sine_inst\|altsyncram:altsyncram_component\"" {  } { { "rom_sine.v" "altsyncram_component" { Text "D:/git-repository/fpga_training/dds_wave_ctrl/prj/rom_sine.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725446980189 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_sine:rom_sine_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom_sine:rom_sine_inst\|altsyncram:altsyncram_component\"" {  } { { "rom_sine.v" "" { Text "D:/git-repository/fpga_training/dds_wave_ctrl/prj/rom_sine.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725446980190 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_sine:rom_sine_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom_sine:rom_sine_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446980190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446980190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446980190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sin_wave.mif " "Parameter \"init_file\" = \"sin_wave.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446980190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446980190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446980190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446980190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446980190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446980190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446980190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446980190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446980190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446980190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446980190 ""}  } { { "rom_sine.v" "" { Text "D:/git-repository/fpga_training/dds_wave_ctrl/prj/rom_sine.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725446980190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h5a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h5a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h5a1 " "Found entity 1: altsyncram_h5a1" {  } { { "db/altsyncram_h5a1.tdf" "" { Text "D:/git-repository/fpga_training/dds_wave_ctrl/prj/db/altsyncram_h5a1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725446980248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725446980248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h5a1 rom_sine:rom_sine_inst\|altsyncram:altsyncram_component\|altsyncram_h5a1:auto_generated " "Elaborating entity \"altsyncram_h5a1\" for hierarchy \"rom_sine:rom_sine_inst\|altsyncram:altsyncram_component\|altsyncram_h5a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725446980249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_sawtooth rom_sawtooth:rom_sawtooth_inst " "Elaborating entity \"rom_sawtooth\" for hierarchy \"rom_sawtooth:rom_sawtooth_inst\"" {  } { { "../rtl/dds_wave_ctrl.v" "rom_sawtooth_inst" { Text "D:/git-repository/fpga_training/dds_wave_ctrl/rtl/dds_wave_ctrl.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725446980265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom_sawtooth:rom_sawtooth_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom_sawtooth:rom_sawtooth_inst\|altsyncram:altsyncram_component\"" {  } { { "rom_sawtooth.v" "altsyncram_component" { Text "D:/git-repository/fpga_training/dds_wave_ctrl/prj/rom_sawtooth.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725446980278 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_sawtooth:rom_sawtooth_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom_sawtooth:rom_sawtooth_inst\|altsyncram:altsyncram_component\"" {  } { { "rom_sawtooth.v" "" { Text "D:/git-repository/fpga_training/dds_wave_ctrl/prj/rom_sawtooth.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725446980279 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_sawtooth:rom_sawtooth_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom_sawtooth:rom_sawtooth_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446980279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446980279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446980279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sawtooth_wave.mif " "Parameter \"init_file\" = \"sawtooth_wave.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446980279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446980279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446980279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446980279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446980279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446980279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446980279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446980279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446980279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446980279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446980279 ""}  } { { "rom_sawtooth.v" "" { Text "D:/git-repository/fpga_training/dds_wave_ctrl/prj/rom_sawtooth.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725446980279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0na1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0na1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0na1 " "Found entity 1: altsyncram_0na1" {  } { { "db/altsyncram_0na1.tdf" "" { Text "D:/git-repository/fpga_training/dds_wave_ctrl/prj/db/altsyncram_0na1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725446980336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725446980336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0na1 rom_sawtooth:rom_sawtooth_inst\|altsyncram:altsyncram_component\|altsyncram_0na1:auto_generated " "Elaborating entity \"altsyncram_0na1\" for hierarchy \"rom_sawtooth:rom_sawtooth_inst\|altsyncram:altsyncram_component\|altsyncram_0na1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725446980337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_square rom_square:rom_square_inst " "Elaborating entity \"rom_square\" for hierarchy \"rom_square:rom_square_inst\"" {  } { { "../rtl/dds_wave_ctrl.v" "rom_square_inst" { Text "D:/git-repository/fpga_training/dds_wave_ctrl/rtl/dds_wave_ctrl.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725446980350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom_square:rom_square_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom_square:rom_square_inst\|altsyncram:altsyncram_component\"" {  } { { "rom_square.v" "altsyncram_component" { Text "D:/git-repository/fpga_training/dds_wave_ctrl/prj/rom_square.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725446980359 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_square:rom_square_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom_square:rom_square_inst\|altsyncram:altsyncram_component\"" {  } { { "rom_square.v" "" { Text "D:/git-repository/fpga_training/dds_wave_ctrl/prj/rom_square.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725446980360 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_square:rom_square_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom_square:rom_square_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446980360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446980360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446980360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file square_wave.mif " "Parameter \"init_file\" = \"square_wave.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446980360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446980360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446980360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446980360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446980360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446980360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446980360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446980360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446980360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446980360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446980360 ""}  } { { "rom_square.v" "" { Text "D:/git-repository/fpga_training/dds_wave_ctrl/prj/rom_square.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725446980360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ofa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ofa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ofa1 " "Found entity 1: altsyncram_ofa1" {  } { { "db/altsyncram_ofa1.tdf" "" { Text "D:/git-repository/fpga_training/dds_wave_ctrl/prj/db/altsyncram_ofa1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725446980413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725446980413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ofa1 rom_square:rom_square_inst\|altsyncram:altsyncram_component\|altsyncram_ofa1:auto_generated " "Elaborating entity \"altsyncram_ofa1\" for hierarchy \"rom_square:rom_square_inst\|altsyncram:altsyncram_component\|altsyncram_ofa1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725446980413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_triangular rom_triangular:rom_triangular_inst " "Elaborating entity \"rom_triangular\" for hierarchy \"rom_triangular:rom_triangular_inst\"" {  } { { "../rtl/dds_wave_ctrl.v" "rom_triangular_inst" { Text "D:/git-repository/fpga_training/dds_wave_ctrl/rtl/dds_wave_ctrl.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725446980427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom_triangular:rom_triangular_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom_triangular:rom_triangular_inst\|altsyncram:altsyncram_component\"" {  } { { "rom_triangular.v" "altsyncram_component" { Text "D:/git-repository/fpga_training/dds_wave_ctrl/prj/rom_triangular.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725446980435 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_triangular:rom_triangular_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom_triangular:rom_triangular_inst\|altsyncram:altsyncram_component\"" {  } { { "rom_triangular.v" "" { Text "D:/git-repository/fpga_training/dds_wave_ctrl/prj/rom_triangular.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725446980436 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_triangular:rom_triangular_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom_triangular:rom_triangular_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446980436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446980436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446980436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file triangular_wave.mif " "Parameter \"init_file\" = \"triangular_wave.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446980436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446980436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446980436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446980436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446980436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446980436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446980436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446980436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446980436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446980436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446980436 ""}  } { { "rom_triangular.v" "" { Text "D:/git-repository/fpga_training/dds_wave_ctrl/prj/rom_triangular.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725446980436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ta1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ta1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ta1 " "Found entity 1: altsyncram_0ta1" {  } { { "db/altsyncram_0ta1.tdf" "" { Text "D:/git-repository/fpga_training/dds_wave_ctrl/prj/db/altsyncram_0ta1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725446980489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725446980489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ta1 rom_triangular:rom_triangular_inst\|altsyncram:altsyncram_component\|altsyncram_0ta1:auto_generated " "Elaborating entity \"altsyncram_0ta1\" for hierarchy \"rom_triangular:rom_triangular_inst\|altsyncram:altsyncram_component\|altsyncram_0ta1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725446980489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave_select wave_select:wave_select_inst " "Elaborating entity \"wave_select\" for hierarchy \"wave_select:wave_select_inst\"" {  } { { "../rtl/dds_wave_ctrl.v" "wave_select_inst" { Text "D:/git-repository/fpga_training/dds_wave_ctrl/rtl/dds_wave_ctrl.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725446980493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter key_filter:key_filter_inst1 " "Elaborating entity \"key_filter\" for hierarchy \"key_filter:key_filter_inst1\"" {  } { { "../rtl/dds_wave_ctrl.v" "key_filter_inst1" { Text "D:/git-repository/fpga_training/dds_wave_ctrl/rtl/dds_wave_ctrl.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725446980495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detection edge_detection:edge_detection_inst1 " "Elaborating entity \"edge_detection\" for hierarchy \"edge_detection:edge_detection_inst1\"" {  } { { "../rtl/dds_wave_ctrl.v" "edge_detection_inst1" { Text "D:/git-repository/fpga_training/dds_wave_ctrl/rtl/dds_wave_ctrl.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725446980497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_cnt pulse_cnt:pulse_cnt_inst1 " "Elaborating entity \"pulse_cnt\" for hierarchy \"pulse_cnt:pulse_cnt_inst1\"" {  } { { "../rtl/dds_wave_ctrl.v" "pulse_cnt_inst1" { Text "D:/git-repository/fpga_training/dds_wave_ctrl/rtl/dds_wave_ctrl.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725446980500 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "addr_ctrl:addr_ctrl_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"addr_ctrl:addr_ctrl_inst\|Mult0\"" {  } { { "../rtl/addr_ctrl.v" "Mult0" { Text "D:/git-repository/fpga_training/dds_wave_ctrl/rtl/addr_ctrl.v" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1725446980936 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1725446980936 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "addr_ctrl:addr_ctrl_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"addr_ctrl:addr_ctrl_inst\|lpm_mult:Mult0\"" {  } { { "../rtl/addr_ctrl.v" "" { Text "D:/git-repository/fpga_training/dds_wave_ctrl/rtl/addr_ctrl.v" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725446981011 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "addr_ctrl:addr_ctrl_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"addr_ctrl:addr_ctrl_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446981011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446981011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446981011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446981011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446981011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446981011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446981011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446981011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725446981011 ""}  } { { "../rtl/addr_ctrl.v" "" { Text "D:/git-repository/fpga_training/dds_wave_ctrl/rtl/addr_ctrl.v" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725446981011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_aat.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_aat.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_aat " "Found entity 1: mult_aat" {  } { { "db/mult_aat.tdf" "" { Text "D:/git-repository/fpga_training/dds_wave_ctrl/prj/db/mult_aat.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725446981074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725446981074 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/key_filter.v" "" { Text "D:/git-repository/fpga_training/dds_wave_ctrl/rtl/key_filter.v" 7 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1725446981348 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1725446981349 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wave_select:wave_select_inst\|q\[0\] wave_select:wave_select_inst\|q\[0\]~_emulated wave_select:wave_select_inst\|q\[0\]~1 " "Register \"wave_select:wave_select_inst\|q\[0\]\" is converted into an equivalent circuit using register \"wave_select:wave_select_inst\|q\[0\]~_emulated\" and latch \"wave_select:wave_select_inst\|q\[0\]~1\"" {  } { { "../rtl/wave_select.v" "" { Text "D:/git-repository/fpga_training/dds_wave_ctrl/rtl/wave_select.v" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1725446981349 "|dds_wave_ctrl|wave_select:wave_select_inst|q[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wave_select:wave_select_inst\|q\[1\] wave_select:wave_select_inst\|q\[1\]~_emulated wave_select:wave_select_inst\|q\[1\]~5 " "Register \"wave_select:wave_select_inst\|q\[1\]\" is converted into an equivalent circuit using register \"wave_select:wave_select_inst\|q\[1\]~_emulated\" and latch \"wave_select:wave_select_inst\|q\[1\]~5\"" {  } { { "../rtl/wave_select.v" "" { Text "D:/git-repository/fpga_training/dds_wave_ctrl/rtl/wave_select.v" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1725446981349 "|dds_wave_ctrl|wave_select:wave_select_inst|q[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wave_select:wave_select_inst\|q\[2\] wave_select:wave_select_inst\|q\[2\]~_emulated wave_select:wave_select_inst\|q\[2\]~9 " "Register \"wave_select:wave_select_inst\|q\[2\]\" is converted into an equivalent circuit using register \"wave_select:wave_select_inst\|q\[2\]~_emulated\" and latch \"wave_select:wave_select_inst\|q\[2\]~9\"" {  } { { "../rtl/wave_select.v" "" { Text "D:/git-repository/fpga_training/dds_wave_ctrl/rtl/wave_select.v" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1725446981349 "|dds_wave_ctrl|wave_select:wave_select_inst|q[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wave_select:wave_select_inst\|q\[3\] wave_select:wave_select_inst\|q\[3\]~_emulated wave_select:wave_select_inst\|q\[3\]~13 " "Register \"wave_select:wave_select_inst\|q\[3\]\" is converted into an equivalent circuit using register \"wave_select:wave_select_inst\|q\[3\]~_emulated\" and latch \"wave_select:wave_select_inst\|q\[3\]~13\"" {  } { { "../rtl/wave_select.v" "" { Text "D:/git-repository/fpga_training/dds_wave_ctrl/rtl/wave_select.v" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1725446981349 "|dds_wave_ctrl|wave_select:wave_select_inst|q[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wave_select:wave_select_inst\|q\[4\] wave_select:wave_select_inst\|q\[4\]~_emulated wave_select:wave_select_inst\|q\[4\]~17 " "Register \"wave_select:wave_select_inst\|q\[4\]\" is converted into an equivalent circuit using register \"wave_select:wave_select_inst\|q\[4\]~_emulated\" and latch \"wave_select:wave_select_inst\|q\[4\]~17\"" {  } { { "../rtl/wave_select.v" "" { Text "D:/git-repository/fpga_training/dds_wave_ctrl/rtl/wave_select.v" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1725446981349 "|dds_wave_ctrl|wave_select:wave_select_inst|q[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wave_select:wave_select_inst\|q\[5\] wave_select:wave_select_inst\|q\[5\]~_emulated wave_select:wave_select_inst\|q\[5\]~21 " "Register \"wave_select:wave_select_inst\|q\[5\]\" is converted into an equivalent circuit using register \"wave_select:wave_select_inst\|q\[5\]~_emulated\" and latch \"wave_select:wave_select_inst\|q\[5\]~21\"" {  } { { "../rtl/wave_select.v" "" { Text "D:/git-repository/fpga_training/dds_wave_ctrl/rtl/wave_select.v" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1725446981349 "|dds_wave_ctrl|wave_select:wave_select_inst|q[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wave_select:wave_select_inst\|q\[6\] wave_select:wave_select_inst\|q\[6\]~_emulated wave_select:wave_select_inst\|q\[6\]~25 " "Register \"wave_select:wave_select_inst\|q\[6\]\" is converted into an equivalent circuit using register \"wave_select:wave_select_inst\|q\[6\]~_emulated\" and latch \"wave_select:wave_select_inst\|q\[6\]~25\"" {  } { { "../rtl/wave_select.v" "" { Text "D:/git-repository/fpga_training/dds_wave_ctrl/rtl/wave_select.v" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1725446981349 "|dds_wave_ctrl|wave_select:wave_select_inst|q[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wave_select:wave_select_inst\|q\[7\] wave_select:wave_select_inst\|q\[7\]~_emulated wave_select:wave_select_inst\|q\[7\]~29 " "Register \"wave_select:wave_select_inst\|q\[7\]\" is converted into an equivalent circuit using register \"wave_select:wave_select_inst\|q\[7\]~_emulated\" and latch \"wave_select:wave_select_inst\|q\[7\]~29\"" {  } { { "../rtl/wave_select.v" "" { Text "D:/git-repository/fpga_training/dds_wave_ctrl/rtl/wave_select.v" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1725446981349 "|dds_wave_ctrl|wave_select:wave_select_inst|q[7]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1725446981349 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1725446981555 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1725446982021 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1725446982360 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725446982360 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "419 " "Implemented 419 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1725446982480 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1725446982480 ""} { "Info" "ICUT_CUT_TM_LCELLS" "372 " "Implemented 372 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1725446982480 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1725446982480 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1725446982480 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1725446982480 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725446982506 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep  4 18:49:42 2024 " "Processing ended: Wed Sep  4 18:49:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725446982506 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725446982506 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725446982506 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1725446982506 ""}
