|e_my_recycle_management
CLOCK_50 => sl_write_produced_bo_trgr.CLK
CLOCK_50 => sl_write_collected_bo_trgr.CLK
CLOCK_50 => slv_bio_produced_data[0].CLK
CLOCK_50 => slv_bio_produced_data[1].CLK
CLOCK_50 => slv_bio_produced_data[2].CLK
CLOCK_50 => slv_bio_produced_data[3].CLK
CLOCK_50 => slv_bio_produced_data[4].CLK
CLOCK_50 => slv_bio_produced_data[5].CLK
CLOCK_50 => slv_bio_produced_data[6].CLK
CLOCK_50 => slv_bio_produced_data[7].CLK
CLOCK_50 => slv_bio_collected_data[0].CLK
CLOCK_50 => slv_bio_collected_data[1].CLK
CLOCK_50 => slv_bio_collected_data[2].CLK
CLOCK_50 => slv_bio_collected_data[3].CLK
CLOCK_50 => slv_bio_collected_data[4].CLK
CLOCK_50 => slv_bio_collected_data[5].CLK
CLOCK_50 => slv_bio_collected_data[6].CLK
CLOCK_50 => slv_bio_collected_data[7].CLK
CLOCK_50 => sl_write_produced_gl_trgr.CLK
CLOCK_50 => sl_write_collected_gl_trgr.CLK
CLOCK_50 => slv_glass_produced_data[0].CLK
CLOCK_50 => slv_glass_produced_data[1].CLK
CLOCK_50 => slv_glass_produced_data[2].CLK
CLOCK_50 => slv_glass_produced_data[3].CLK
CLOCK_50 => slv_glass_produced_data[4].CLK
CLOCK_50 => slv_glass_produced_data[5].CLK
CLOCK_50 => slv_glass_produced_data[6].CLK
CLOCK_50 => slv_glass_produced_data[7].CLK
CLOCK_50 => slv_glass_collected_data[0].CLK
CLOCK_50 => slv_glass_collected_data[1].CLK
CLOCK_50 => slv_glass_collected_data[2].CLK
CLOCK_50 => slv_glass_collected_data[3].CLK
CLOCK_50 => slv_glass_collected_data[4].CLK
CLOCK_50 => slv_glass_collected_data[5].CLK
CLOCK_50 => slv_glass_collected_data[6].CLK
CLOCK_50 => slv_glass_collected_data[7].CLK
CLOCK_50 => sl_write_produced_ml_trgr.CLK
CLOCK_50 => sl_write_collected_ml_trgr.CLK
CLOCK_50 => slv_metal_produced_data[0].CLK
CLOCK_50 => slv_metal_produced_data[1].CLK
CLOCK_50 => slv_metal_produced_data[2].CLK
CLOCK_50 => slv_metal_produced_data[3].CLK
CLOCK_50 => slv_metal_produced_data[4].CLK
CLOCK_50 => slv_metal_produced_data[5].CLK
CLOCK_50 => slv_metal_produced_data[6].CLK
CLOCK_50 => slv_metal_produced_data[7].CLK
CLOCK_50 => slv_metal_collected_data[0].CLK
CLOCK_50 => slv_metal_collected_data[1].CLK
CLOCK_50 => slv_metal_collected_data[2].CLK
CLOCK_50 => slv_metal_collected_data[3].CLK
CLOCK_50 => slv_metal_collected_data[4].CLK
CLOCK_50 => slv_metal_collected_data[5].CLK
CLOCK_50 => slv_metal_collected_data[6].CLK
CLOCK_50 => slv_metal_collected_data[7].CLK
CLOCK_50 => sl_write_produced_pl_trgr.CLK
CLOCK_50 => sl_write_collected_pl_trgr.CLK
CLOCK_50 => slv_plastic_produced_data[0].CLK
CLOCK_50 => slv_plastic_produced_data[1].CLK
CLOCK_50 => slv_plastic_produced_data[2].CLK
CLOCK_50 => slv_plastic_produced_data[3].CLK
CLOCK_50 => slv_plastic_produced_data[4].CLK
CLOCK_50 => slv_plastic_produced_data[5].CLK
CLOCK_50 => slv_plastic_produced_data[6].CLK
CLOCK_50 => slv_plastic_produced_data[7].CLK
CLOCK_50 => slv_plastic_collected_data[0].CLK
CLOCK_50 => slv_plastic_collected_data[1].CLK
CLOCK_50 => slv_plastic_collected_data[2].CLK
CLOCK_50 => slv_plastic_collected_data[3].CLK
CLOCK_50 => slv_plastic_collected_data[4].CLK
CLOCK_50 => slv_plastic_collected_data[5].CLK
CLOCK_50 => slv_plastic_collected_data[6].CLK
CLOCK_50 => slv_plastic_collected_data[7].CLK
CLOCK_50 => LEDR[0]~reg0.CLK
CLOCK_50 => LEDR[2]~reg0.CLK
CLOCK_50 => LEDR[3]~reg0.CLK
CLOCK_50 => LEDR[4]~reg0.CLK
CLOCK_50 => LEDR[5]~reg0.CLK
CLOCK_50 => sl_bio_int.CLK
CLOCK_50 => sl_glass_int.CLK
CLOCK_50 => sl_metal_int.CLK
CLOCK_50 => sl_plastic_int.CLK
CLOCK_50 => sl_fsm_bio_done_int.CLK
CLOCK_50 => sl_breset5n_int.CLK
CLOCK_50 => sl_breset3n_int.CLK
CLOCK_50 => sl_fsm_glass_done_int.CLK
CLOCK_50 => sl_greset5n_int.CLK
CLOCK_50 => sl_greset3n_int.CLK
CLOCK_50 => sl_fsm_metal_done_int.CLK
CLOCK_50 => sl_mreset5n_int.CLK
CLOCK_50 => sl_mreset3n_int.CLK
CLOCK_50 => sl_fsm_plastic_done_int.CLK
CLOCK_50 => sl_reset1n_int.CLK
CLOCK_50 => sl_reset5n_int.CLK
CLOCK_50 => sl_reset3n_int.CLK
CLOCK_50 => slv_display_input[0].CLK
CLOCK_50 => slv_display_input[1].CLK
CLOCK_50 => slv_display_input[2].CLK
CLOCK_50 => slv_display_input[3].CLK
CLOCK_50 => slv_display_input[4].CLK
CLOCK_50 => slv_display_input[5].CLK
CLOCK_50 => slv_display_input[6].CLK
CLOCK_50 => slv_display_input[7].CLK
CLOCK_50 => slv_display_input[8].CLK
CLOCK_50 => slv_display_input[9].CLK
CLOCK_50 => slv_display_input[10].CLK
CLOCK_50 => slv_display_input[11].CLK
CLOCK_50 => slv_display_input[12].CLK
CLOCK_50 => slv_display_input[13].CLK
CLOCK_50 => slv_display_input[14].CLK
CLOCK_50 => slv_display_input[15].CLK
CLOCK_50 => slv_display_input[16].CLK
CLOCK_50 => slv_display_input[17].CLK
CLOCK_50 => slv_display_input[18].CLK
CLOCK_50 => slv_display_input[19].CLK
CLOCK_50 => slv_display_input[20].CLK
CLOCK_50 => slv_display_input[21].CLK
CLOCK_50 => slv_display_input[22].CLK
CLOCK_50 => slv_display_input[23].CLK
CLOCK_50 => e_modulo_counter:I_1s_counter.sl_clock
CLOCK_50 => e_modulo_counter:I_3s_counter.sl_clock
CLOCK_50 => e_modulo_counter:I_5s_counter.sl_clock
CLOCK_50 => e_modulo_counter:I_3s_mcounter.sl_clock
CLOCK_50 => e_modulo_counter:I_5s_mcounter.sl_clock
CLOCK_50 => e_modulo_counter:I_3s_gcounter.sl_clock
CLOCK_50 => e_modulo_counter:I_5s_gcounter.sl_clock
CLOCK_50 => e_modulo_counter:I_3s_bcounter.sl_clock
CLOCK_50 => e_modulo_counter:I_5s_bcounter.sl_clock
CLOCK_50 => e_2portRAM:I_memory_plastic.clock
CLOCK_50 => e_2portRAM:I_memory_metal.clock
CLOCK_50 => e_2portRAM:I_memory_glass.clock
CLOCK_50 => e_2portRAM:I_memory_bio.clock
CLOCK_50 => e_regne:I_regn1_pl.sl_Clock
CLOCK_50 => e_regne:I_regn2_pl.sl_Clock
CLOCK_50 => e_regne:I_regn1_ml.sl_Clock
CLOCK_50 => e_regne:I_regn2_ml.sl_Clock
CLOCK_50 => e_regne:I_regn1_gl.sl_Clock
CLOCK_50 => e_regne:I_regn2_gl.sl_Clock
CLOCK_50 => e_regne:I_regn1_bo.sl_Clock
CLOCK_50 => e_regne:I_regn2_bo.sl_Clock
CLOCK_50 => e_flipflop:I_flip_flop8_pl_1.sl_Clock
CLOCK_50 => e_flipflop:I_flip_flop8_pl_2.sl_Clock
CLOCK_50 => e_flipflop:I_flip_flop8_ml_1.sl_Clock
CLOCK_50 => e_flipflop:I_flip_flop8_ml_2.sl_Clock
CLOCK_50 => e_flipflop:I_flip_flop8_gl_1.sl_Clock
CLOCK_50 => e_flipflop:I_flip_flop8_gl_2.sl_Clock
CLOCK_50 => e_flipflop:I_flip_flop8_bo_1.sl_Clock
CLOCK_50 => e_flipflop:I_flip_flop8_bo_2.sl_Clock
CLOCK_50 => current_bio_state~1.DATAIN
CLOCK_50 => current_glass_state~1.DATAIN
CLOCK_50 => current_metal_state~1.DATAIN
CLOCK_50 => current_plastic_state~1.DATAIN
CLOCK_50 => next_bio_state~5.DATAIN
CLOCK_50 => next_glass_state~6.DATAIN
CLOCK_50 => next_metal_state~6.DATAIN
CLOCK_50 => next_plastic_state~6.DATAIN
SW[0] => e_regne:I_regn1_pl.sl_Resetn
SW[0] => e_regne:I_regn2_pl.sl_Resetn
SW[0] => e_regne:I_regn1_ml.sl_Resetn
SW[0] => e_regne:I_regn2_ml.sl_Resetn
SW[0] => e_regne:I_regn1_gl.sl_Resetn
SW[0] => e_regne:I_regn2_gl.sl_Resetn
SW[0] => e_regne:I_regn1_bo.sl_Resetn
SW[0] => e_regne:I_regn2_bo.sl_Resetn
SW[0] => e_flipflop:I_flip_flop8_pl_1.sl_Resetn
SW[0] => e_flipflop:I_flip_flop8_pl_2.sl_Resetn
SW[0] => e_flipflop:I_flip_flop8_ml_1.sl_Resetn
SW[0] => e_flipflop:I_flip_flop8_ml_2.sl_Resetn
SW[0] => e_flipflop:I_flip_flop8_gl_1.sl_Resetn
SW[0] => e_flipflop:I_flip_flop8_gl_2.sl_Resetn
SW[0] => e_flipflop:I_flip_flop8_bo_1.sl_Resetn
SW[0] => e_flipflop:I_flip_flop8_bo_2.sl_Resetn
SW[0] => sl_bio_int.ACLR
SW[0] => sl_glass_int.ACLR
SW[0] => sl_metal_int.ACLR
SW[0] => sl_plastic_int.ACLR
SW[0] => slv_display_input[0].PRESET
SW[0] => slv_display_input[1].PRESET
SW[0] => slv_display_input[2].PRESET
SW[0] => slv_display_input[3].PRESET
SW[0] => slv_display_input[4].PRESET
SW[0] => slv_display_input[5].PRESET
SW[0] => slv_display_input[6].PRESET
SW[0] => slv_display_input[7].PRESET
SW[0] => slv_display_input[8].PRESET
SW[0] => slv_display_input[9].PRESET
SW[0] => slv_display_input[10].PRESET
SW[0] => slv_display_input[11].PRESET
SW[0] => slv_display_input[12].PRESET
SW[0] => slv_display_input[13].PRESET
SW[0] => slv_display_input[14].PRESET
SW[0] => slv_display_input[15].PRESET
SW[0] => slv_display_input[16].PRESET
SW[0] => slv_display_input[17].PRESET
SW[0] => slv_display_input[18].PRESET
SW[0] => slv_display_input[19].PRESET
SW[0] => slv_display_input[20].PRESET
SW[0] => slv_display_input[21].PRESET
SW[0] => slv_display_input[22].PRESET
SW[0] => slv_display_input[23].PRESET
SW[0] => sl_reset1n_int.ACLR
SW[0] => sl_reset5n_int.ACLR
SW[0] => sl_reset3n_int.ACLR
SW[0] => sl_mreset5n_int.ACLR
SW[0] => sl_mreset3n_int.ACLR
SW[0] => sl_greset5n_int.ACLR
SW[0] => sl_greset3n_int.ACLR
SW[0] => sl_breset5n_int.ACLR
SW[0] => sl_breset3n_int.ACLR
SW[0] => current_plastic_state.OUTPUTSELECT
SW[0] => current_plastic_state.OUTPUTSELECT
SW[0] => current_plastic_state.OUTPUTSELECT
SW[0] => current_plastic_state.OUTPUTSELECT
SW[0] => current_plastic_state.OUTPUTSELECT
SW[0] => current_metal_state.OUTPUTSELECT
SW[0] => current_metal_state.OUTPUTSELECT
SW[0] => current_metal_state.OUTPUTSELECT
SW[0] => current_metal_state.OUTPUTSELECT
SW[0] => current_metal_state.OUTPUTSELECT
SW[0] => current_glass_state.OUTPUTSELECT
SW[0] => current_glass_state.OUTPUTSELECT
SW[0] => current_glass_state.OUTPUTSELECT
SW[0] => current_glass_state.OUTPUTSELECT
SW[0] => current_glass_state.OUTPUTSELECT
SW[0] => current_bio_state.OUTPUTSELECT
SW[0] => current_bio_state.OUTPUTSELECT
SW[0] => current_bio_state.OUTPUTSELECT
SW[0] => current_bio_state.OUTPUTSELECT
SW[0] => LEDR[1].DATAIN
SW[0] => next_bio_state~7.DATAIN
SW[0] => next_glass_state~8.DATAIN
SW[0] => next_metal_state~8.DATAIN
SW[0] => next_plastic_state~8.DATAIN
SW[0] => sl_fsm_plastic_done_int.ENA
SW[0] => sl_fsm_metal_done_int.ENA
SW[0] => sl_fsm_glass_done_int.ENA
SW[0] => sl_fsm_bio_done_int.ENA
SW[0] => sl_write_produced_bo_trgr.ENA
SW[0] => LEDR[5]~reg0.ENA
SW[0] => LEDR[4]~reg0.ENA
SW[0] => LEDR[3]~reg0.ENA
SW[0] => LEDR[2]~reg0.ENA
SW[0] => LEDR[0]~reg0.ENA
SW[0] => slv_plastic_collected_data[7].ENA
SW[0] => slv_plastic_collected_data[6].ENA
SW[0] => slv_plastic_collected_data[5].ENA
SW[0] => slv_plastic_collected_data[4].ENA
SW[0] => slv_plastic_collected_data[3].ENA
SW[0] => slv_plastic_collected_data[2].ENA
SW[0] => slv_plastic_collected_data[1].ENA
SW[0] => slv_plastic_collected_data[0].ENA
SW[0] => slv_plastic_produced_data[7].ENA
SW[0] => slv_plastic_produced_data[6].ENA
SW[0] => slv_plastic_produced_data[5].ENA
SW[0] => slv_plastic_produced_data[4].ENA
SW[0] => slv_plastic_produced_data[3].ENA
SW[0] => slv_plastic_produced_data[2].ENA
SW[0] => slv_plastic_produced_data[1].ENA
SW[0] => slv_plastic_produced_data[0].ENA
SW[0] => sl_write_collected_pl_trgr.ENA
SW[0] => sl_write_produced_pl_trgr.ENA
SW[0] => slv_metal_collected_data[7].ENA
SW[0] => slv_metal_collected_data[6].ENA
SW[0] => slv_metal_collected_data[5].ENA
SW[0] => slv_metal_collected_data[4].ENA
SW[0] => slv_metal_collected_data[3].ENA
SW[0] => slv_metal_collected_data[2].ENA
SW[0] => slv_metal_collected_data[1].ENA
SW[0] => slv_metal_collected_data[0].ENA
SW[0] => slv_metal_produced_data[7].ENA
SW[0] => slv_metal_produced_data[6].ENA
SW[0] => slv_metal_produced_data[5].ENA
SW[0] => slv_metal_produced_data[4].ENA
SW[0] => slv_metal_produced_data[3].ENA
SW[0] => slv_metal_produced_data[2].ENA
SW[0] => slv_metal_produced_data[1].ENA
SW[0] => slv_metal_produced_data[0].ENA
SW[0] => sl_write_collected_ml_trgr.ENA
SW[0] => sl_write_produced_ml_trgr.ENA
SW[0] => slv_glass_collected_data[7].ENA
SW[0] => slv_glass_collected_data[6].ENA
SW[0] => slv_glass_collected_data[5].ENA
SW[0] => slv_glass_collected_data[4].ENA
SW[0] => slv_glass_collected_data[3].ENA
SW[0] => slv_glass_collected_data[2].ENA
SW[0] => slv_glass_collected_data[1].ENA
SW[0] => slv_glass_collected_data[0].ENA
SW[0] => slv_glass_produced_data[7].ENA
SW[0] => slv_glass_produced_data[6].ENA
SW[0] => slv_glass_produced_data[5].ENA
SW[0] => slv_glass_produced_data[4].ENA
SW[0] => slv_glass_produced_data[3].ENA
SW[0] => slv_glass_produced_data[2].ENA
SW[0] => slv_glass_produced_data[1].ENA
SW[0] => slv_glass_produced_data[0].ENA
SW[0] => sl_write_collected_gl_trgr.ENA
SW[0] => sl_write_produced_gl_trgr.ENA
SW[0] => slv_bio_collected_data[7].ENA
SW[0] => slv_bio_collected_data[6].ENA
SW[0] => slv_bio_collected_data[5].ENA
SW[0] => slv_bio_collected_data[4].ENA
SW[0] => slv_bio_collected_data[3].ENA
SW[0] => slv_bio_collected_data[2].ENA
SW[0] => slv_bio_collected_data[1].ENA
SW[0] => slv_bio_collected_data[0].ENA
SW[0] => slv_bio_produced_data[7].ENA
SW[0] => slv_bio_produced_data[6].ENA
SW[0] => slv_bio_produced_data[5].ENA
SW[0] => slv_bio_produced_data[4].ENA
SW[0] => slv_bio_produced_data[3].ENA
SW[0] => slv_bio_produced_data[2].ENA
SW[0] => slv_bio_produced_data[1].ENA
SW[0] => slv_bio_produced_data[0].ENA
SW[0] => sl_write_collected_bo_trgr.ENA
SW[1] => Mux0.IN5
SW[1] => Mux1.IN5
SW[1] => Mux2.IN5
SW[1] => Mux3.IN1
SW[1] => Mux4.IN1
SW[1] => Mux5.IN1
SW[1] => Mux6.IN1
SW[1] => Mux7.IN1
SW[1] => Mux8.IN1
SW[1] => Mux9.IN1
SW[1] => Mux10.IN1
SW[1] => Mux11.IN1
SW[1] => Mux12.IN1
SW[1] => Mux13.IN1
SW[1] => Mux14.IN1
SW[1] => Mux15.IN1
SW[1] => Mux16.IN1
SW[1] => Mux17.IN1
SW[1] => Mux18.IN1
SW[1] => slv_display_input[20].DATAIN
SW[2] => Mux0.IN4
SW[2] => Mux1.IN4
SW[2] => Mux2.IN4
SW[2] => Mux3.IN0
SW[2] => Mux4.IN0
SW[2] => Mux5.IN0
SW[2] => Mux6.IN0
SW[2] => Mux7.IN0
SW[2] => Mux8.IN0
SW[2] => Mux9.IN0
SW[2] => Mux10.IN0
SW[2] => Mux11.IN0
SW[2] => Mux12.IN0
SW[2] => Mux13.IN0
SW[2] => Mux14.IN0
SW[2] => Mux15.IN0
SW[2] => Mux16.IN0
SW[2] => Mux17.IN0
SW[2] => Mux18.IN0
KEY[0] => Equal0.IN0
KEY[0] => Equal5.IN3
KEY[0] => Equal10.IN3
KEY[0] => Equal15.IN3
KEY[1] => Equal0.IN3
KEY[1] => Equal5.IN0
KEY[1] => Equal10.IN2
KEY[1] => Equal15.IN2
KEY[2] => Equal0.IN2
KEY[2] => Equal5.IN2
KEY[2] => Equal10.IN0
KEY[2] => Equal15.IN1
KEY[3] => Equal0.IN1
KEY[3] => Equal5.IN1
KEY[3] => Equal10.IN1
KEY[3] => Equal15.IN0
HEX5[0] << e_hex7seg:I_digit5.slv_display[0]
HEX5[1] << e_hex7seg:I_digit5.slv_display[1]
HEX5[2] << e_hex7seg:I_digit5.slv_display[2]
HEX5[3] << e_hex7seg:I_digit5.slv_display[3]
HEX5[4] << e_hex7seg:I_digit5.slv_display[4]
HEX5[5] << e_hex7seg:I_digit5.slv_display[5]
HEX5[6] << e_hex7seg:I_digit5.slv_display[6]
HEX4[0] << e_hex7seg:I_digit4.slv_display[0]
HEX4[1] << e_hex7seg:I_digit4.slv_display[1]
HEX4[2] << e_hex7seg:I_digit4.slv_display[2]
HEX4[3] << e_hex7seg:I_digit4.slv_display[3]
HEX4[4] << e_hex7seg:I_digit4.slv_display[4]
HEX4[5] << e_hex7seg:I_digit4.slv_display[5]
HEX4[6] << e_hex7seg:I_digit4.slv_display[6]
HEX3[0] << e_hex7seg:I_digit3.slv_display[0]
HEX3[1] << e_hex7seg:I_digit3.slv_display[1]
HEX3[2] << e_hex7seg:I_digit3.slv_display[2]
HEX3[3] << e_hex7seg:I_digit3.slv_display[3]
HEX3[4] << e_hex7seg:I_digit3.slv_display[4]
HEX3[5] << e_hex7seg:I_digit3.slv_display[5]
HEX3[6] << e_hex7seg:I_digit3.slv_display[6]
HEX2[0] << e_hex7seg:I_digit2.slv_display[0]
HEX2[1] << e_hex7seg:I_digit2.slv_display[1]
HEX2[2] << e_hex7seg:I_digit2.slv_display[2]
HEX2[3] << e_hex7seg:I_digit2.slv_display[3]
HEX2[4] << e_hex7seg:I_digit2.slv_display[4]
HEX2[5] << e_hex7seg:I_digit2.slv_display[5]
HEX2[6] << e_hex7seg:I_digit2.slv_display[6]
HEX1[0] << e_hex7seg:I_digit1.slv_display[0]
HEX1[1] << e_hex7seg:I_digit1.slv_display[1]
HEX1[2] << e_hex7seg:I_digit1.slv_display[2]
HEX1[3] << e_hex7seg:I_digit1.slv_display[3]
HEX1[4] << e_hex7seg:I_digit1.slv_display[4]
HEX1[5] << e_hex7seg:I_digit1.slv_display[5]
HEX1[6] << e_hex7seg:I_digit1.slv_display[6]
HEX0[0] << e_hex7seg:I_digit0.slv_display[0]
HEX0[1] << e_hex7seg:I_digit0.slv_display[1]
HEX0[2] << e_hex7seg:I_digit0.slv_display[2]
HEX0[3] << e_hex7seg:I_digit0.slv_display[3]
HEX0[4] << e_hex7seg:I_digit0.slv_display[4]
HEX0[5] << e_hex7seg:I_digit0.slv_display[5]
HEX0[6] << e_hex7seg:I_digit0.slv_display[6]
LEDR[0] << LEDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] << SW[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] << LEDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] << LEDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] << LEDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] << LEDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] << <GND>
LEDR[7] << <GND>
LEDR[8] << <GND>
LEDR[9] << <GND>


|e_my_recycle_management|e_modulo_counter:I_1s_counter
sl_clock => u_processing_counter[0].CLK
sl_clock => u_processing_counter[1].CLK
sl_clock => u_processing_counter[2].CLK
sl_clock => u_processing_counter[3].CLK
sl_clock => u_processing_counter[4].CLK
sl_clock => u_processing_counter[5].CLK
sl_clock => u_processing_counter[6].CLK
sl_clock => u_processing_counter[7].CLK
sl_clock => u_processing_counter[8].CLK
sl_clock => u_processing_counter[9].CLK
sl_clock => u_processing_counter[10].CLK
sl_clock => u_processing_counter[11].CLK
sl_clock => u_processing_counter[12].CLK
sl_clock => u_processing_counter[13].CLK
sl_clock => u_processing_counter[14].CLK
sl_clock => u_processing_counter[15].CLK
sl_clock => u_processing_counter[16].CLK
sl_clock => u_processing_counter[17].CLK
sl_clock => u_processing_counter[18].CLK
sl_clock => u_processing_counter[19].CLK
sl_clock => u_processing_counter[20].CLK
sl_clock => u_processing_counter[21].CLK
sl_clock => u_processing_counter[22].CLK
sl_clock => u_processing_counter[23].CLK
sl_clock => u_processing_counter[24].CLK
sl_clock => u_processing_counter[25].CLK
sl_reset_n => u_processing_counter[0].ACLR
sl_reset_n => u_processing_counter[1].ACLR
sl_reset_n => u_processing_counter[2].ACLR
sl_reset_n => u_processing_counter[3].ACLR
sl_reset_n => u_processing_counter[4].ACLR
sl_reset_n => u_processing_counter[5].ACLR
sl_reset_n => u_processing_counter[6].ACLR
sl_reset_n => u_processing_counter[7].ACLR
sl_reset_n => u_processing_counter[8].ACLR
sl_reset_n => u_processing_counter[9].ACLR
sl_reset_n => u_processing_counter[10].ACLR
sl_reset_n => u_processing_counter[11].ACLR
sl_reset_n => u_processing_counter[12].ACLR
sl_reset_n => u_processing_counter[13].ACLR
sl_reset_n => u_processing_counter[14].ACLR
sl_reset_n => u_processing_counter[15].ACLR
sl_reset_n => u_processing_counter[16].ACLR
sl_reset_n => u_processing_counter[17].ACLR
sl_reset_n => u_processing_counter[18].ACLR
sl_reset_n => u_processing_counter[19].ACLR
sl_reset_n => u_processing_counter[20].ACLR
sl_reset_n => u_processing_counter[21].ACLR
sl_reset_n => u_processing_counter[22].ACLR
sl_reset_n => u_processing_counter[23].ACLR
sl_reset_n => u_processing_counter[24].ACLR
sl_reset_n => u_processing_counter[25].ACLR
sl_enable => u_processing_counter[0].ENA
sl_enable => u_processing_counter[25].ENA
sl_enable => u_processing_counter[24].ENA
sl_enable => u_processing_counter[23].ENA
sl_enable => u_processing_counter[22].ENA
sl_enable => u_processing_counter[21].ENA
sl_enable => u_processing_counter[20].ENA
sl_enable => u_processing_counter[19].ENA
sl_enable => u_processing_counter[18].ENA
sl_enable => u_processing_counter[17].ENA
sl_enable => u_processing_counter[16].ENA
sl_enable => u_processing_counter[15].ENA
sl_enable => u_processing_counter[14].ENA
sl_enable => u_processing_counter[13].ENA
sl_enable => u_processing_counter[12].ENA
sl_enable => u_processing_counter[11].ENA
sl_enable => u_processing_counter[10].ENA
sl_enable => u_processing_counter[9].ENA
sl_enable => u_processing_counter[8].ENA
sl_enable => u_processing_counter[7].ENA
sl_enable => u_processing_counter[6].ENA
sl_enable => u_processing_counter[5].ENA
sl_enable => u_processing_counter[4].ENA
sl_enable => u_processing_counter[3].ENA
sl_enable => u_processing_counter[2].ENA
sl_enable => u_processing_counter[1].ENA
slv_Q[0] <= u_processing_counter[0].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[1] <= u_processing_counter[1].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[2] <= u_processing_counter[2].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[3] <= u_processing_counter[3].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[4] <= u_processing_counter[4].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[5] <= u_processing_counter[5].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[6] <= u_processing_counter[6].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[7] <= u_processing_counter[7].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[8] <= u_processing_counter[8].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[9] <= u_processing_counter[9].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[10] <= u_processing_counter[10].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[11] <= u_processing_counter[11].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[12] <= u_processing_counter[12].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[13] <= u_processing_counter[13].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[14] <= u_processing_counter[14].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[15] <= u_processing_counter[15].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[16] <= u_processing_counter[16].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[17] <= u_processing_counter[17].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[18] <= u_processing_counter[18].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[19] <= u_processing_counter[19].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[20] <= u_processing_counter[20].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[21] <= u_processing_counter[21].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[22] <= u_processing_counter[22].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[23] <= u_processing_counter[23].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[24] <= u_processing_counter[24].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[25] <= u_processing_counter[25].DB_MAX_OUTPUT_PORT_TYPE
sl_rollover <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|e_my_recycle_management|e_modulo_counter:I_3s_counter
sl_clock => u_processing_counter[0].CLK
sl_clock => u_processing_counter[1].CLK
sl_clock => u_processing_counter[2].CLK
sl_clock => u_processing_counter[3].CLK
sl_clock => u_processing_counter[4].CLK
sl_clock => u_processing_counter[5].CLK
sl_clock => u_processing_counter[6].CLK
sl_clock => u_processing_counter[7].CLK
sl_clock => u_processing_counter[8].CLK
sl_clock => u_processing_counter[9].CLK
sl_clock => u_processing_counter[10].CLK
sl_clock => u_processing_counter[11].CLK
sl_clock => u_processing_counter[12].CLK
sl_clock => u_processing_counter[13].CLK
sl_clock => u_processing_counter[14].CLK
sl_clock => u_processing_counter[15].CLK
sl_clock => u_processing_counter[16].CLK
sl_clock => u_processing_counter[17].CLK
sl_clock => u_processing_counter[18].CLK
sl_clock => u_processing_counter[19].CLK
sl_clock => u_processing_counter[20].CLK
sl_clock => u_processing_counter[21].CLK
sl_clock => u_processing_counter[22].CLK
sl_clock => u_processing_counter[23].CLK
sl_clock => u_processing_counter[24].CLK
sl_clock => u_processing_counter[25].CLK
sl_clock => u_processing_counter[26].CLK
sl_clock => u_processing_counter[27].CLK
sl_reset_n => u_processing_counter[0].ACLR
sl_reset_n => u_processing_counter[1].ACLR
sl_reset_n => u_processing_counter[2].ACLR
sl_reset_n => u_processing_counter[3].ACLR
sl_reset_n => u_processing_counter[4].ACLR
sl_reset_n => u_processing_counter[5].ACLR
sl_reset_n => u_processing_counter[6].ACLR
sl_reset_n => u_processing_counter[7].ACLR
sl_reset_n => u_processing_counter[8].ACLR
sl_reset_n => u_processing_counter[9].ACLR
sl_reset_n => u_processing_counter[10].ACLR
sl_reset_n => u_processing_counter[11].ACLR
sl_reset_n => u_processing_counter[12].ACLR
sl_reset_n => u_processing_counter[13].ACLR
sl_reset_n => u_processing_counter[14].ACLR
sl_reset_n => u_processing_counter[15].ACLR
sl_reset_n => u_processing_counter[16].ACLR
sl_reset_n => u_processing_counter[17].ACLR
sl_reset_n => u_processing_counter[18].ACLR
sl_reset_n => u_processing_counter[19].ACLR
sl_reset_n => u_processing_counter[20].ACLR
sl_reset_n => u_processing_counter[21].ACLR
sl_reset_n => u_processing_counter[22].ACLR
sl_reset_n => u_processing_counter[23].ACLR
sl_reset_n => u_processing_counter[24].ACLR
sl_reset_n => u_processing_counter[25].ACLR
sl_reset_n => u_processing_counter[26].ACLR
sl_reset_n => u_processing_counter[27].ACLR
sl_enable => u_processing_counter[0].ENA
sl_enable => u_processing_counter[27].ENA
sl_enable => u_processing_counter[26].ENA
sl_enable => u_processing_counter[25].ENA
sl_enable => u_processing_counter[24].ENA
sl_enable => u_processing_counter[23].ENA
sl_enable => u_processing_counter[22].ENA
sl_enable => u_processing_counter[21].ENA
sl_enable => u_processing_counter[20].ENA
sl_enable => u_processing_counter[19].ENA
sl_enable => u_processing_counter[18].ENA
sl_enable => u_processing_counter[17].ENA
sl_enable => u_processing_counter[16].ENA
sl_enable => u_processing_counter[15].ENA
sl_enable => u_processing_counter[14].ENA
sl_enable => u_processing_counter[13].ENA
sl_enable => u_processing_counter[12].ENA
sl_enable => u_processing_counter[11].ENA
sl_enable => u_processing_counter[10].ENA
sl_enable => u_processing_counter[9].ENA
sl_enable => u_processing_counter[8].ENA
sl_enable => u_processing_counter[7].ENA
sl_enable => u_processing_counter[6].ENA
sl_enable => u_processing_counter[5].ENA
sl_enable => u_processing_counter[4].ENA
sl_enable => u_processing_counter[3].ENA
sl_enable => u_processing_counter[2].ENA
sl_enable => u_processing_counter[1].ENA
slv_Q[0] <= u_processing_counter[0].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[1] <= u_processing_counter[1].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[2] <= u_processing_counter[2].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[3] <= u_processing_counter[3].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[4] <= u_processing_counter[4].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[5] <= u_processing_counter[5].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[6] <= u_processing_counter[6].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[7] <= u_processing_counter[7].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[8] <= u_processing_counter[8].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[9] <= u_processing_counter[9].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[10] <= u_processing_counter[10].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[11] <= u_processing_counter[11].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[12] <= u_processing_counter[12].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[13] <= u_processing_counter[13].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[14] <= u_processing_counter[14].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[15] <= u_processing_counter[15].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[16] <= u_processing_counter[16].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[17] <= u_processing_counter[17].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[18] <= u_processing_counter[18].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[19] <= u_processing_counter[19].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[20] <= u_processing_counter[20].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[21] <= u_processing_counter[21].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[22] <= u_processing_counter[22].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[23] <= u_processing_counter[23].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[24] <= u_processing_counter[24].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[25] <= u_processing_counter[25].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[26] <= u_processing_counter[26].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[27] <= u_processing_counter[27].DB_MAX_OUTPUT_PORT_TYPE
sl_rollover <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|e_my_recycle_management|e_modulo_counter:I_5s_counter
sl_clock => u_processing_counter[0].CLK
sl_clock => u_processing_counter[1].CLK
sl_clock => u_processing_counter[2].CLK
sl_clock => u_processing_counter[3].CLK
sl_clock => u_processing_counter[4].CLK
sl_clock => u_processing_counter[5].CLK
sl_clock => u_processing_counter[6].CLK
sl_clock => u_processing_counter[7].CLK
sl_clock => u_processing_counter[8].CLK
sl_clock => u_processing_counter[9].CLK
sl_clock => u_processing_counter[10].CLK
sl_clock => u_processing_counter[11].CLK
sl_clock => u_processing_counter[12].CLK
sl_clock => u_processing_counter[13].CLK
sl_clock => u_processing_counter[14].CLK
sl_clock => u_processing_counter[15].CLK
sl_clock => u_processing_counter[16].CLK
sl_clock => u_processing_counter[17].CLK
sl_clock => u_processing_counter[18].CLK
sl_clock => u_processing_counter[19].CLK
sl_clock => u_processing_counter[20].CLK
sl_clock => u_processing_counter[21].CLK
sl_clock => u_processing_counter[22].CLK
sl_clock => u_processing_counter[23].CLK
sl_clock => u_processing_counter[24].CLK
sl_clock => u_processing_counter[25].CLK
sl_clock => u_processing_counter[26].CLK
sl_clock => u_processing_counter[27].CLK
sl_reset_n => u_processing_counter[0].ACLR
sl_reset_n => u_processing_counter[1].ACLR
sl_reset_n => u_processing_counter[2].ACLR
sl_reset_n => u_processing_counter[3].ACLR
sl_reset_n => u_processing_counter[4].ACLR
sl_reset_n => u_processing_counter[5].ACLR
sl_reset_n => u_processing_counter[6].ACLR
sl_reset_n => u_processing_counter[7].ACLR
sl_reset_n => u_processing_counter[8].ACLR
sl_reset_n => u_processing_counter[9].ACLR
sl_reset_n => u_processing_counter[10].ACLR
sl_reset_n => u_processing_counter[11].ACLR
sl_reset_n => u_processing_counter[12].ACLR
sl_reset_n => u_processing_counter[13].ACLR
sl_reset_n => u_processing_counter[14].ACLR
sl_reset_n => u_processing_counter[15].ACLR
sl_reset_n => u_processing_counter[16].ACLR
sl_reset_n => u_processing_counter[17].ACLR
sl_reset_n => u_processing_counter[18].ACLR
sl_reset_n => u_processing_counter[19].ACLR
sl_reset_n => u_processing_counter[20].ACLR
sl_reset_n => u_processing_counter[21].ACLR
sl_reset_n => u_processing_counter[22].ACLR
sl_reset_n => u_processing_counter[23].ACLR
sl_reset_n => u_processing_counter[24].ACLR
sl_reset_n => u_processing_counter[25].ACLR
sl_reset_n => u_processing_counter[26].ACLR
sl_reset_n => u_processing_counter[27].ACLR
sl_enable => u_processing_counter[0].ENA
sl_enable => u_processing_counter[27].ENA
sl_enable => u_processing_counter[26].ENA
sl_enable => u_processing_counter[25].ENA
sl_enable => u_processing_counter[24].ENA
sl_enable => u_processing_counter[23].ENA
sl_enable => u_processing_counter[22].ENA
sl_enable => u_processing_counter[21].ENA
sl_enable => u_processing_counter[20].ENA
sl_enable => u_processing_counter[19].ENA
sl_enable => u_processing_counter[18].ENA
sl_enable => u_processing_counter[17].ENA
sl_enable => u_processing_counter[16].ENA
sl_enable => u_processing_counter[15].ENA
sl_enable => u_processing_counter[14].ENA
sl_enable => u_processing_counter[13].ENA
sl_enable => u_processing_counter[12].ENA
sl_enable => u_processing_counter[11].ENA
sl_enable => u_processing_counter[10].ENA
sl_enable => u_processing_counter[9].ENA
sl_enable => u_processing_counter[8].ENA
sl_enable => u_processing_counter[7].ENA
sl_enable => u_processing_counter[6].ENA
sl_enable => u_processing_counter[5].ENA
sl_enable => u_processing_counter[4].ENA
sl_enable => u_processing_counter[3].ENA
sl_enable => u_processing_counter[2].ENA
sl_enable => u_processing_counter[1].ENA
slv_Q[0] <= u_processing_counter[0].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[1] <= u_processing_counter[1].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[2] <= u_processing_counter[2].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[3] <= u_processing_counter[3].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[4] <= u_processing_counter[4].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[5] <= u_processing_counter[5].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[6] <= u_processing_counter[6].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[7] <= u_processing_counter[7].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[8] <= u_processing_counter[8].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[9] <= u_processing_counter[9].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[10] <= u_processing_counter[10].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[11] <= u_processing_counter[11].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[12] <= u_processing_counter[12].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[13] <= u_processing_counter[13].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[14] <= u_processing_counter[14].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[15] <= u_processing_counter[15].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[16] <= u_processing_counter[16].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[17] <= u_processing_counter[17].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[18] <= u_processing_counter[18].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[19] <= u_processing_counter[19].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[20] <= u_processing_counter[20].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[21] <= u_processing_counter[21].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[22] <= u_processing_counter[22].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[23] <= u_processing_counter[23].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[24] <= u_processing_counter[24].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[25] <= u_processing_counter[25].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[26] <= u_processing_counter[26].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[27] <= u_processing_counter[27].DB_MAX_OUTPUT_PORT_TYPE
sl_rollover <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|e_my_recycle_management|e_modulo_counter:I_3s_mcounter
sl_clock => u_processing_counter[0].CLK
sl_clock => u_processing_counter[1].CLK
sl_clock => u_processing_counter[2].CLK
sl_clock => u_processing_counter[3].CLK
sl_clock => u_processing_counter[4].CLK
sl_clock => u_processing_counter[5].CLK
sl_clock => u_processing_counter[6].CLK
sl_clock => u_processing_counter[7].CLK
sl_clock => u_processing_counter[8].CLK
sl_clock => u_processing_counter[9].CLK
sl_clock => u_processing_counter[10].CLK
sl_clock => u_processing_counter[11].CLK
sl_clock => u_processing_counter[12].CLK
sl_clock => u_processing_counter[13].CLK
sl_clock => u_processing_counter[14].CLK
sl_clock => u_processing_counter[15].CLK
sl_clock => u_processing_counter[16].CLK
sl_clock => u_processing_counter[17].CLK
sl_clock => u_processing_counter[18].CLK
sl_clock => u_processing_counter[19].CLK
sl_clock => u_processing_counter[20].CLK
sl_clock => u_processing_counter[21].CLK
sl_clock => u_processing_counter[22].CLK
sl_clock => u_processing_counter[23].CLK
sl_clock => u_processing_counter[24].CLK
sl_clock => u_processing_counter[25].CLK
sl_clock => u_processing_counter[26].CLK
sl_clock => u_processing_counter[27].CLK
sl_reset_n => u_processing_counter[0].ACLR
sl_reset_n => u_processing_counter[1].ACLR
sl_reset_n => u_processing_counter[2].ACLR
sl_reset_n => u_processing_counter[3].ACLR
sl_reset_n => u_processing_counter[4].ACLR
sl_reset_n => u_processing_counter[5].ACLR
sl_reset_n => u_processing_counter[6].ACLR
sl_reset_n => u_processing_counter[7].ACLR
sl_reset_n => u_processing_counter[8].ACLR
sl_reset_n => u_processing_counter[9].ACLR
sl_reset_n => u_processing_counter[10].ACLR
sl_reset_n => u_processing_counter[11].ACLR
sl_reset_n => u_processing_counter[12].ACLR
sl_reset_n => u_processing_counter[13].ACLR
sl_reset_n => u_processing_counter[14].ACLR
sl_reset_n => u_processing_counter[15].ACLR
sl_reset_n => u_processing_counter[16].ACLR
sl_reset_n => u_processing_counter[17].ACLR
sl_reset_n => u_processing_counter[18].ACLR
sl_reset_n => u_processing_counter[19].ACLR
sl_reset_n => u_processing_counter[20].ACLR
sl_reset_n => u_processing_counter[21].ACLR
sl_reset_n => u_processing_counter[22].ACLR
sl_reset_n => u_processing_counter[23].ACLR
sl_reset_n => u_processing_counter[24].ACLR
sl_reset_n => u_processing_counter[25].ACLR
sl_reset_n => u_processing_counter[26].ACLR
sl_reset_n => u_processing_counter[27].ACLR
sl_enable => u_processing_counter[0].ENA
sl_enable => u_processing_counter[27].ENA
sl_enable => u_processing_counter[26].ENA
sl_enable => u_processing_counter[25].ENA
sl_enable => u_processing_counter[24].ENA
sl_enable => u_processing_counter[23].ENA
sl_enable => u_processing_counter[22].ENA
sl_enable => u_processing_counter[21].ENA
sl_enable => u_processing_counter[20].ENA
sl_enable => u_processing_counter[19].ENA
sl_enable => u_processing_counter[18].ENA
sl_enable => u_processing_counter[17].ENA
sl_enable => u_processing_counter[16].ENA
sl_enable => u_processing_counter[15].ENA
sl_enable => u_processing_counter[14].ENA
sl_enable => u_processing_counter[13].ENA
sl_enable => u_processing_counter[12].ENA
sl_enable => u_processing_counter[11].ENA
sl_enable => u_processing_counter[10].ENA
sl_enable => u_processing_counter[9].ENA
sl_enable => u_processing_counter[8].ENA
sl_enable => u_processing_counter[7].ENA
sl_enable => u_processing_counter[6].ENA
sl_enable => u_processing_counter[5].ENA
sl_enable => u_processing_counter[4].ENA
sl_enable => u_processing_counter[3].ENA
sl_enable => u_processing_counter[2].ENA
sl_enable => u_processing_counter[1].ENA
slv_Q[0] <= u_processing_counter[0].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[1] <= u_processing_counter[1].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[2] <= u_processing_counter[2].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[3] <= u_processing_counter[3].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[4] <= u_processing_counter[4].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[5] <= u_processing_counter[5].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[6] <= u_processing_counter[6].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[7] <= u_processing_counter[7].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[8] <= u_processing_counter[8].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[9] <= u_processing_counter[9].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[10] <= u_processing_counter[10].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[11] <= u_processing_counter[11].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[12] <= u_processing_counter[12].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[13] <= u_processing_counter[13].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[14] <= u_processing_counter[14].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[15] <= u_processing_counter[15].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[16] <= u_processing_counter[16].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[17] <= u_processing_counter[17].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[18] <= u_processing_counter[18].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[19] <= u_processing_counter[19].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[20] <= u_processing_counter[20].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[21] <= u_processing_counter[21].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[22] <= u_processing_counter[22].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[23] <= u_processing_counter[23].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[24] <= u_processing_counter[24].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[25] <= u_processing_counter[25].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[26] <= u_processing_counter[26].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[27] <= u_processing_counter[27].DB_MAX_OUTPUT_PORT_TYPE
sl_rollover <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|e_my_recycle_management|e_modulo_counter:I_5s_mcounter
sl_clock => u_processing_counter[0].CLK
sl_clock => u_processing_counter[1].CLK
sl_clock => u_processing_counter[2].CLK
sl_clock => u_processing_counter[3].CLK
sl_clock => u_processing_counter[4].CLK
sl_clock => u_processing_counter[5].CLK
sl_clock => u_processing_counter[6].CLK
sl_clock => u_processing_counter[7].CLK
sl_clock => u_processing_counter[8].CLK
sl_clock => u_processing_counter[9].CLK
sl_clock => u_processing_counter[10].CLK
sl_clock => u_processing_counter[11].CLK
sl_clock => u_processing_counter[12].CLK
sl_clock => u_processing_counter[13].CLK
sl_clock => u_processing_counter[14].CLK
sl_clock => u_processing_counter[15].CLK
sl_clock => u_processing_counter[16].CLK
sl_clock => u_processing_counter[17].CLK
sl_clock => u_processing_counter[18].CLK
sl_clock => u_processing_counter[19].CLK
sl_clock => u_processing_counter[20].CLK
sl_clock => u_processing_counter[21].CLK
sl_clock => u_processing_counter[22].CLK
sl_clock => u_processing_counter[23].CLK
sl_clock => u_processing_counter[24].CLK
sl_clock => u_processing_counter[25].CLK
sl_clock => u_processing_counter[26].CLK
sl_clock => u_processing_counter[27].CLK
sl_reset_n => u_processing_counter[0].ACLR
sl_reset_n => u_processing_counter[1].ACLR
sl_reset_n => u_processing_counter[2].ACLR
sl_reset_n => u_processing_counter[3].ACLR
sl_reset_n => u_processing_counter[4].ACLR
sl_reset_n => u_processing_counter[5].ACLR
sl_reset_n => u_processing_counter[6].ACLR
sl_reset_n => u_processing_counter[7].ACLR
sl_reset_n => u_processing_counter[8].ACLR
sl_reset_n => u_processing_counter[9].ACLR
sl_reset_n => u_processing_counter[10].ACLR
sl_reset_n => u_processing_counter[11].ACLR
sl_reset_n => u_processing_counter[12].ACLR
sl_reset_n => u_processing_counter[13].ACLR
sl_reset_n => u_processing_counter[14].ACLR
sl_reset_n => u_processing_counter[15].ACLR
sl_reset_n => u_processing_counter[16].ACLR
sl_reset_n => u_processing_counter[17].ACLR
sl_reset_n => u_processing_counter[18].ACLR
sl_reset_n => u_processing_counter[19].ACLR
sl_reset_n => u_processing_counter[20].ACLR
sl_reset_n => u_processing_counter[21].ACLR
sl_reset_n => u_processing_counter[22].ACLR
sl_reset_n => u_processing_counter[23].ACLR
sl_reset_n => u_processing_counter[24].ACLR
sl_reset_n => u_processing_counter[25].ACLR
sl_reset_n => u_processing_counter[26].ACLR
sl_reset_n => u_processing_counter[27].ACLR
sl_enable => u_processing_counter[0].ENA
sl_enable => u_processing_counter[27].ENA
sl_enable => u_processing_counter[26].ENA
sl_enable => u_processing_counter[25].ENA
sl_enable => u_processing_counter[24].ENA
sl_enable => u_processing_counter[23].ENA
sl_enable => u_processing_counter[22].ENA
sl_enable => u_processing_counter[21].ENA
sl_enable => u_processing_counter[20].ENA
sl_enable => u_processing_counter[19].ENA
sl_enable => u_processing_counter[18].ENA
sl_enable => u_processing_counter[17].ENA
sl_enable => u_processing_counter[16].ENA
sl_enable => u_processing_counter[15].ENA
sl_enable => u_processing_counter[14].ENA
sl_enable => u_processing_counter[13].ENA
sl_enable => u_processing_counter[12].ENA
sl_enable => u_processing_counter[11].ENA
sl_enable => u_processing_counter[10].ENA
sl_enable => u_processing_counter[9].ENA
sl_enable => u_processing_counter[8].ENA
sl_enable => u_processing_counter[7].ENA
sl_enable => u_processing_counter[6].ENA
sl_enable => u_processing_counter[5].ENA
sl_enable => u_processing_counter[4].ENA
sl_enable => u_processing_counter[3].ENA
sl_enable => u_processing_counter[2].ENA
sl_enable => u_processing_counter[1].ENA
slv_Q[0] <= u_processing_counter[0].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[1] <= u_processing_counter[1].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[2] <= u_processing_counter[2].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[3] <= u_processing_counter[3].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[4] <= u_processing_counter[4].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[5] <= u_processing_counter[5].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[6] <= u_processing_counter[6].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[7] <= u_processing_counter[7].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[8] <= u_processing_counter[8].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[9] <= u_processing_counter[9].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[10] <= u_processing_counter[10].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[11] <= u_processing_counter[11].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[12] <= u_processing_counter[12].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[13] <= u_processing_counter[13].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[14] <= u_processing_counter[14].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[15] <= u_processing_counter[15].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[16] <= u_processing_counter[16].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[17] <= u_processing_counter[17].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[18] <= u_processing_counter[18].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[19] <= u_processing_counter[19].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[20] <= u_processing_counter[20].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[21] <= u_processing_counter[21].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[22] <= u_processing_counter[22].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[23] <= u_processing_counter[23].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[24] <= u_processing_counter[24].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[25] <= u_processing_counter[25].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[26] <= u_processing_counter[26].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[27] <= u_processing_counter[27].DB_MAX_OUTPUT_PORT_TYPE
sl_rollover <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|e_my_recycle_management|e_modulo_counter:I_3s_gcounter
sl_clock => u_processing_counter[0].CLK
sl_clock => u_processing_counter[1].CLK
sl_clock => u_processing_counter[2].CLK
sl_clock => u_processing_counter[3].CLK
sl_clock => u_processing_counter[4].CLK
sl_clock => u_processing_counter[5].CLK
sl_clock => u_processing_counter[6].CLK
sl_clock => u_processing_counter[7].CLK
sl_clock => u_processing_counter[8].CLK
sl_clock => u_processing_counter[9].CLK
sl_clock => u_processing_counter[10].CLK
sl_clock => u_processing_counter[11].CLK
sl_clock => u_processing_counter[12].CLK
sl_clock => u_processing_counter[13].CLK
sl_clock => u_processing_counter[14].CLK
sl_clock => u_processing_counter[15].CLK
sl_clock => u_processing_counter[16].CLK
sl_clock => u_processing_counter[17].CLK
sl_clock => u_processing_counter[18].CLK
sl_clock => u_processing_counter[19].CLK
sl_clock => u_processing_counter[20].CLK
sl_clock => u_processing_counter[21].CLK
sl_clock => u_processing_counter[22].CLK
sl_clock => u_processing_counter[23].CLK
sl_clock => u_processing_counter[24].CLK
sl_clock => u_processing_counter[25].CLK
sl_clock => u_processing_counter[26].CLK
sl_clock => u_processing_counter[27].CLK
sl_reset_n => u_processing_counter[0].ACLR
sl_reset_n => u_processing_counter[1].ACLR
sl_reset_n => u_processing_counter[2].ACLR
sl_reset_n => u_processing_counter[3].ACLR
sl_reset_n => u_processing_counter[4].ACLR
sl_reset_n => u_processing_counter[5].ACLR
sl_reset_n => u_processing_counter[6].ACLR
sl_reset_n => u_processing_counter[7].ACLR
sl_reset_n => u_processing_counter[8].ACLR
sl_reset_n => u_processing_counter[9].ACLR
sl_reset_n => u_processing_counter[10].ACLR
sl_reset_n => u_processing_counter[11].ACLR
sl_reset_n => u_processing_counter[12].ACLR
sl_reset_n => u_processing_counter[13].ACLR
sl_reset_n => u_processing_counter[14].ACLR
sl_reset_n => u_processing_counter[15].ACLR
sl_reset_n => u_processing_counter[16].ACLR
sl_reset_n => u_processing_counter[17].ACLR
sl_reset_n => u_processing_counter[18].ACLR
sl_reset_n => u_processing_counter[19].ACLR
sl_reset_n => u_processing_counter[20].ACLR
sl_reset_n => u_processing_counter[21].ACLR
sl_reset_n => u_processing_counter[22].ACLR
sl_reset_n => u_processing_counter[23].ACLR
sl_reset_n => u_processing_counter[24].ACLR
sl_reset_n => u_processing_counter[25].ACLR
sl_reset_n => u_processing_counter[26].ACLR
sl_reset_n => u_processing_counter[27].ACLR
sl_enable => u_processing_counter[0].ENA
sl_enable => u_processing_counter[27].ENA
sl_enable => u_processing_counter[26].ENA
sl_enable => u_processing_counter[25].ENA
sl_enable => u_processing_counter[24].ENA
sl_enable => u_processing_counter[23].ENA
sl_enable => u_processing_counter[22].ENA
sl_enable => u_processing_counter[21].ENA
sl_enable => u_processing_counter[20].ENA
sl_enable => u_processing_counter[19].ENA
sl_enable => u_processing_counter[18].ENA
sl_enable => u_processing_counter[17].ENA
sl_enable => u_processing_counter[16].ENA
sl_enable => u_processing_counter[15].ENA
sl_enable => u_processing_counter[14].ENA
sl_enable => u_processing_counter[13].ENA
sl_enable => u_processing_counter[12].ENA
sl_enable => u_processing_counter[11].ENA
sl_enable => u_processing_counter[10].ENA
sl_enable => u_processing_counter[9].ENA
sl_enable => u_processing_counter[8].ENA
sl_enable => u_processing_counter[7].ENA
sl_enable => u_processing_counter[6].ENA
sl_enable => u_processing_counter[5].ENA
sl_enable => u_processing_counter[4].ENA
sl_enable => u_processing_counter[3].ENA
sl_enable => u_processing_counter[2].ENA
sl_enable => u_processing_counter[1].ENA
slv_Q[0] <= u_processing_counter[0].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[1] <= u_processing_counter[1].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[2] <= u_processing_counter[2].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[3] <= u_processing_counter[3].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[4] <= u_processing_counter[4].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[5] <= u_processing_counter[5].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[6] <= u_processing_counter[6].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[7] <= u_processing_counter[7].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[8] <= u_processing_counter[8].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[9] <= u_processing_counter[9].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[10] <= u_processing_counter[10].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[11] <= u_processing_counter[11].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[12] <= u_processing_counter[12].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[13] <= u_processing_counter[13].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[14] <= u_processing_counter[14].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[15] <= u_processing_counter[15].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[16] <= u_processing_counter[16].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[17] <= u_processing_counter[17].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[18] <= u_processing_counter[18].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[19] <= u_processing_counter[19].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[20] <= u_processing_counter[20].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[21] <= u_processing_counter[21].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[22] <= u_processing_counter[22].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[23] <= u_processing_counter[23].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[24] <= u_processing_counter[24].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[25] <= u_processing_counter[25].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[26] <= u_processing_counter[26].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[27] <= u_processing_counter[27].DB_MAX_OUTPUT_PORT_TYPE
sl_rollover <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|e_my_recycle_management|e_modulo_counter:I_5s_gcounter
sl_clock => u_processing_counter[0].CLK
sl_clock => u_processing_counter[1].CLK
sl_clock => u_processing_counter[2].CLK
sl_clock => u_processing_counter[3].CLK
sl_clock => u_processing_counter[4].CLK
sl_clock => u_processing_counter[5].CLK
sl_clock => u_processing_counter[6].CLK
sl_clock => u_processing_counter[7].CLK
sl_clock => u_processing_counter[8].CLK
sl_clock => u_processing_counter[9].CLK
sl_clock => u_processing_counter[10].CLK
sl_clock => u_processing_counter[11].CLK
sl_clock => u_processing_counter[12].CLK
sl_clock => u_processing_counter[13].CLK
sl_clock => u_processing_counter[14].CLK
sl_clock => u_processing_counter[15].CLK
sl_clock => u_processing_counter[16].CLK
sl_clock => u_processing_counter[17].CLK
sl_clock => u_processing_counter[18].CLK
sl_clock => u_processing_counter[19].CLK
sl_clock => u_processing_counter[20].CLK
sl_clock => u_processing_counter[21].CLK
sl_clock => u_processing_counter[22].CLK
sl_clock => u_processing_counter[23].CLK
sl_clock => u_processing_counter[24].CLK
sl_clock => u_processing_counter[25].CLK
sl_clock => u_processing_counter[26].CLK
sl_clock => u_processing_counter[27].CLK
sl_reset_n => u_processing_counter[0].ACLR
sl_reset_n => u_processing_counter[1].ACLR
sl_reset_n => u_processing_counter[2].ACLR
sl_reset_n => u_processing_counter[3].ACLR
sl_reset_n => u_processing_counter[4].ACLR
sl_reset_n => u_processing_counter[5].ACLR
sl_reset_n => u_processing_counter[6].ACLR
sl_reset_n => u_processing_counter[7].ACLR
sl_reset_n => u_processing_counter[8].ACLR
sl_reset_n => u_processing_counter[9].ACLR
sl_reset_n => u_processing_counter[10].ACLR
sl_reset_n => u_processing_counter[11].ACLR
sl_reset_n => u_processing_counter[12].ACLR
sl_reset_n => u_processing_counter[13].ACLR
sl_reset_n => u_processing_counter[14].ACLR
sl_reset_n => u_processing_counter[15].ACLR
sl_reset_n => u_processing_counter[16].ACLR
sl_reset_n => u_processing_counter[17].ACLR
sl_reset_n => u_processing_counter[18].ACLR
sl_reset_n => u_processing_counter[19].ACLR
sl_reset_n => u_processing_counter[20].ACLR
sl_reset_n => u_processing_counter[21].ACLR
sl_reset_n => u_processing_counter[22].ACLR
sl_reset_n => u_processing_counter[23].ACLR
sl_reset_n => u_processing_counter[24].ACLR
sl_reset_n => u_processing_counter[25].ACLR
sl_reset_n => u_processing_counter[26].ACLR
sl_reset_n => u_processing_counter[27].ACLR
sl_enable => u_processing_counter[0].ENA
sl_enable => u_processing_counter[27].ENA
sl_enable => u_processing_counter[26].ENA
sl_enable => u_processing_counter[25].ENA
sl_enable => u_processing_counter[24].ENA
sl_enable => u_processing_counter[23].ENA
sl_enable => u_processing_counter[22].ENA
sl_enable => u_processing_counter[21].ENA
sl_enable => u_processing_counter[20].ENA
sl_enable => u_processing_counter[19].ENA
sl_enable => u_processing_counter[18].ENA
sl_enable => u_processing_counter[17].ENA
sl_enable => u_processing_counter[16].ENA
sl_enable => u_processing_counter[15].ENA
sl_enable => u_processing_counter[14].ENA
sl_enable => u_processing_counter[13].ENA
sl_enable => u_processing_counter[12].ENA
sl_enable => u_processing_counter[11].ENA
sl_enable => u_processing_counter[10].ENA
sl_enable => u_processing_counter[9].ENA
sl_enable => u_processing_counter[8].ENA
sl_enable => u_processing_counter[7].ENA
sl_enable => u_processing_counter[6].ENA
sl_enable => u_processing_counter[5].ENA
sl_enable => u_processing_counter[4].ENA
sl_enable => u_processing_counter[3].ENA
sl_enable => u_processing_counter[2].ENA
sl_enable => u_processing_counter[1].ENA
slv_Q[0] <= u_processing_counter[0].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[1] <= u_processing_counter[1].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[2] <= u_processing_counter[2].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[3] <= u_processing_counter[3].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[4] <= u_processing_counter[4].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[5] <= u_processing_counter[5].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[6] <= u_processing_counter[6].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[7] <= u_processing_counter[7].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[8] <= u_processing_counter[8].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[9] <= u_processing_counter[9].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[10] <= u_processing_counter[10].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[11] <= u_processing_counter[11].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[12] <= u_processing_counter[12].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[13] <= u_processing_counter[13].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[14] <= u_processing_counter[14].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[15] <= u_processing_counter[15].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[16] <= u_processing_counter[16].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[17] <= u_processing_counter[17].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[18] <= u_processing_counter[18].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[19] <= u_processing_counter[19].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[20] <= u_processing_counter[20].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[21] <= u_processing_counter[21].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[22] <= u_processing_counter[22].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[23] <= u_processing_counter[23].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[24] <= u_processing_counter[24].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[25] <= u_processing_counter[25].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[26] <= u_processing_counter[26].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[27] <= u_processing_counter[27].DB_MAX_OUTPUT_PORT_TYPE
sl_rollover <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|e_my_recycle_management|e_modulo_counter:I_3s_bcounter
sl_clock => u_processing_counter[0].CLK
sl_clock => u_processing_counter[1].CLK
sl_clock => u_processing_counter[2].CLK
sl_clock => u_processing_counter[3].CLK
sl_clock => u_processing_counter[4].CLK
sl_clock => u_processing_counter[5].CLK
sl_clock => u_processing_counter[6].CLK
sl_clock => u_processing_counter[7].CLK
sl_clock => u_processing_counter[8].CLK
sl_clock => u_processing_counter[9].CLK
sl_clock => u_processing_counter[10].CLK
sl_clock => u_processing_counter[11].CLK
sl_clock => u_processing_counter[12].CLK
sl_clock => u_processing_counter[13].CLK
sl_clock => u_processing_counter[14].CLK
sl_clock => u_processing_counter[15].CLK
sl_clock => u_processing_counter[16].CLK
sl_clock => u_processing_counter[17].CLK
sl_clock => u_processing_counter[18].CLK
sl_clock => u_processing_counter[19].CLK
sl_clock => u_processing_counter[20].CLK
sl_clock => u_processing_counter[21].CLK
sl_clock => u_processing_counter[22].CLK
sl_clock => u_processing_counter[23].CLK
sl_clock => u_processing_counter[24].CLK
sl_clock => u_processing_counter[25].CLK
sl_clock => u_processing_counter[26].CLK
sl_clock => u_processing_counter[27].CLK
sl_reset_n => u_processing_counter[0].ACLR
sl_reset_n => u_processing_counter[1].ACLR
sl_reset_n => u_processing_counter[2].ACLR
sl_reset_n => u_processing_counter[3].ACLR
sl_reset_n => u_processing_counter[4].ACLR
sl_reset_n => u_processing_counter[5].ACLR
sl_reset_n => u_processing_counter[6].ACLR
sl_reset_n => u_processing_counter[7].ACLR
sl_reset_n => u_processing_counter[8].ACLR
sl_reset_n => u_processing_counter[9].ACLR
sl_reset_n => u_processing_counter[10].ACLR
sl_reset_n => u_processing_counter[11].ACLR
sl_reset_n => u_processing_counter[12].ACLR
sl_reset_n => u_processing_counter[13].ACLR
sl_reset_n => u_processing_counter[14].ACLR
sl_reset_n => u_processing_counter[15].ACLR
sl_reset_n => u_processing_counter[16].ACLR
sl_reset_n => u_processing_counter[17].ACLR
sl_reset_n => u_processing_counter[18].ACLR
sl_reset_n => u_processing_counter[19].ACLR
sl_reset_n => u_processing_counter[20].ACLR
sl_reset_n => u_processing_counter[21].ACLR
sl_reset_n => u_processing_counter[22].ACLR
sl_reset_n => u_processing_counter[23].ACLR
sl_reset_n => u_processing_counter[24].ACLR
sl_reset_n => u_processing_counter[25].ACLR
sl_reset_n => u_processing_counter[26].ACLR
sl_reset_n => u_processing_counter[27].ACLR
sl_enable => u_processing_counter[0].ENA
sl_enable => u_processing_counter[27].ENA
sl_enable => u_processing_counter[26].ENA
sl_enable => u_processing_counter[25].ENA
sl_enable => u_processing_counter[24].ENA
sl_enable => u_processing_counter[23].ENA
sl_enable => u_processing_counter[22].ENA
sl_enable => u_processing_counter[21].ENA
sl_enable => u_processing_counter[20].ENA
sl_enable => u_processing_counter[19].ENA
sl_enable => u_processing_counter[18].ENA
sl_enable => u_processing_counter[17].ENA
sl_enable => u_processing_counter[16].ENA
sl_enable => u_processing_counter[15].ENA
sl_enable => u_processing_counter[14].ENA
sl_enable => u_processing_counter[13].ENA
sl_enable => u_processing_counter[12].ENA
sl_enable => u_processing_counter[11].ENA
sl_enable => u_processing_counter[10].ENA
sl_enable => u_processing_counter[9].ENA
sl_enable => u_processing_counter[8].ENA
sl_enable => u_processing_counter[7].ENA
sl_enable => u_processing_counter[6].ENA
sl_enable => u_processing_counter[5].ENA
sl_enable => u_processing_counter[4].ENA
sl_enable => u_processing_counter[3].ENA
sl_enable => u_processing_counter[2].ENA
sl_enable => u_processing_counter[1].ENA
slv_Q[0] <= u_processing_counter[0].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[1] <= u_processing_counter[1].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[2] <= u_processing_counter[2].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[3] <= u_processing_counter[3].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[4] <= u_processing_counter[4].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[5] <= u_processing_counter[5].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[6] <= u_processing_counter[6].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[7] <= u_processing_counter[7].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[8] <= u_processing_counter[8].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[9] <= u_processing_counter[9].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[10] <= u_processing_counter[10].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[11] <= u_processing_counter[11].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[12] <= u_processing_counter[12].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[13] <= u_processing_counter[13].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[14] <= u_processing_counter[14].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[15] <= u_processing_counter[15].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[16] <= u_processing_counter[16].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[17] <= u_processing_counter[17].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[18] <= u_processing_counter[18].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[19] <= u_processing_counter[19].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[20] <= u_processing_counter[20].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[21] <= u_processing_counter[21].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[22] <= u_processing_counter[22].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[23] <= u_processing_counter[23].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[24] <= u_processing_counter[24].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[25] <= u_processing_counter[25].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[26] <= u_processing_counter[26].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[27] <= u_processing_counter[27].DB_MAX_OUTPUT_PORT_TYPE
sl_rollover <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|e_my_recycle_management|e_modulo_counter:I_5s_bcounter
sl_clock => u_processing_counter[0].CLK
sl_clock => u_processing_counter[1].CLK
sl_clock => u_processing_counter[2].CLK
sl_clock => u_processing_counter[3].CLK
sl_clock => u_processing_counter[4].CLK
sl_clock => u_processing_counter[5].CLK
sl_clock => u_processing_counter[6].CLK
sl_clock => u_processing_counter[7].CLK
sl_clock => u_processing_counter[8].CLK
sl_clock => u_processing_counter[9].CLK
sl_clock => u_processing_counter[10].CLK
sl_clock => u_processing_counter[11].CLK
sl_clock => u_processing_counter[12].CLK
sl_clock => u_processing_counter[13].CLK
sl_clock => u_processing_counter[14].CLK
sl_clock => u_processing_counter[15].CLK
sl_clock => u_processing_counter[16].CLK
sl_clock => u_processing_counter[17].CLK
sl_clock => u_processing_counter[18].CLK
sl_clock => u_processing_counter[19].CLK
sl_clock => u_processing_counter[20].CLK
sl_clock => u_processing_counter[21].CLK
sl_clock => u_processing_counter[22].CLK
sl_clock => u_processing_counter[23].CLK
sl_clock => u_processing_counter[24].CLK
sl_clock => u_processing_counter[25].CLK
sl_clock => u_processing_counter[26].CLK
sl_clock => u_processing_counter[27].CLK
sl_reset_n => u_processing_counter[0].ACLR
sl_reset_n => u_processing_counter[1].ACLR
sl_reset_n => u_processing_counter[2].ACLR
sl_reset_n => u_processing_counter[3].ACLR
sl_reset_n => u_processing_counter[4].ACLR
sl_reset_n => u_processing_counter[5].ACLR
sl_reset_n => u_processing_counter[6].ACLR
sl_reset_n => u_processing_counter[7].ACLR
sl_reset_n => u_processing_counter[8].ACLR
sl_reset_n => u_processing_counter[9].ACLR
sl_reset_n => u_processing_counter[10].ACLR
sl_reset_n => u_processing_counter[11].ACLR
sl_reset_n => u_processing_counter[12].ACLR
sl_reset_n => u_processing_counter[13].ACLR
sl_reset_n => u_processing_counter[14].ACLR
sl_reset_n => u_processing_counter[15].ACLR
sl_reset_n => u_processing_counter[16].ACLR
sl_reset_n => u_processing_counter[17].ACLR
sl_reset_n => u_processing_counter[18].ACLR
sl_reset_n => u_processing_counter[19].ACLR
sl_reset_n => u_processing_counter[20].ACLR
sl_reset_n => u_processing_counter[21].ACLR
sl_reset_n => u_processing_counter[22].ACLR
sl_reset_n => u_processing_counter[23].ACLR
sl_reset_n => u_processing_counter[24].ACLR
sl_reset_n => u_processing_counter[25].ACLR
sl_reset_n => u_processing_counter[26].ACLR
sl_reset_n => u_processing_counter[27].ACLR
sl_enable => u_processing_counter[0].ENA
sl_enable => u_processing_counter[27].ENA
sl_enable => u_processing_counter[26].ENA
sl_enable => u_processing_counter[25].ENA
sl_enable => u_processing_counter[24].ENA
sl_enable => u_processing_counter[23].ENA
sl_enable => u_processing_counter[22].ENA
sl_enable => u_processing_counter[21].ENA
sl_enable => u_processing_counter[20].ENA
sl_enable => u_processing_counter[19].ENA
sl_enable => u_processing_counter[18].ENA
sl_enable => u_processing_counter[17].ENA
sl_enable => u_processing_counter[16].ENA
sl_enable => u_processing_counter[15].ENA
sl_enable => u_processing_counter[14].ENA
sl_enable => u_processing_counter[13].ENA
sl_enable => u_processing_counter[12].ENA
sl_enable => u_processing_counter[11].ENA
sl_enable => u_processing_counter[10].ENA
sl_enable => u_processing_counter[9].ENA
sl_enable => u_processing_counter[8].ENA
sl_enable => u_processing_counter[7].ENA
sl_enable => u_processing_counter[6].ENA
sl_enable => u_processing_counter[5].ENA
sl_enable => u_processing_counter[4].ENA
sl_enable => u_processing_counter[3].ENA
sl_enable => u_processing_counter[2].ENA
sl_enable => u_processing_counter[1].ENA
slv_Q[0] <= u_processing_counter[0].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[1] <= u_processing_counter[1].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[2] <= u_processing_counter[2].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[3] <= u_processing_counter[3].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[4] <= u_processing_counter[4].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[5] <= u_processing_counter[5].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[6] <= u_processing_counter[6].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[7] <= u_processing_counter[7].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[8] <= u_processing_counter[8].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[9] <= u_processing_counter[9].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[10] <= u_processing_counter[10].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[11] <= u_processing_counter[11].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[12] <= u_processing_counter[12].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[13] <= u_processing_counter[13].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[14] <= u_processing_counter[14].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[15] <= u_processing_counter[15].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[16] <= u_processing_counter[16].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[17] <= u_processing_counter[17].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[18] <= u_processing_counter[18].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[19] <= u_processing_counter[19].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[20] <= u_processing_counter[20].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[21] <= u_processing_counter[21].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[22] <= u_processing_counter[22].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[23] <= u_processing_counter[23].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[24] <= u_processing_counter[24].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[25] <= u_processing_counter[25].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[26] <= u_processing_counter[26].DB_MAX_OUTPUT_PORT_TYPE
slv_Q[27] <= u_processing_counter[27].DB_MAX_OUTPUT_PORT_TYPE
sl_rollover <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|e_my_recycle_management|e_2portRAM:I_memory_plastic
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
clock => altsyncram:altsyncram_component.clock0
data_a[0] => altsyncram:altsyncram_component.data_a[0]
data_a[1] => altsyncram:altsyncram_component.data_a[1]
data_a[2] => altsyncram:altsyncram_component.data_a[2]
data_a[3] => altsyncram:altsyncram_component.data_a[3]
data_a[4] => altsyncram:altsyncram_component.data_a[4]
data_a[5] => altsyncram:altsyncram_component.data_a[5]
data_a[6] => altsyncram:altsyncram_component.data_a[6]
data_a[7] => altsyncram:altsyncram_component.data_a[7]
data_b[0] => altsyncram:altsyncram_component.data_b[0]
data_b[1] => altsyncram:altsyncram_component.data_b[1]
data_b[2] => altsyncram:altsyncram_component.data_b[2]
data_b[3] => altsyncram:altsyncram_component.data_b[3]
data_b[4] => altsyncram:altsyncram_component.data_b[4]
data_b[5] => altsyncram:altsyncram_component.data_b[5]
data_b[6] => altsyncram:altsyncram_component.data_b[6]
data_b[7] => altsyncram:altsyncram_component.data_b[7]
wren_a => altsyncram:altsyncram_component.wren_a
wren_b => altsyncram:altsyncram_component.wren_b
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]


|e_my_recycle_management|e_2portRAM:I_memory_plastic|altsyncram:altsyncram_component
wren_a => altsyncram_d814:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_d814:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_d814:auto_generated.data_a[0]
data_a[1] => altsyncram_d814:auto_generated.data_a[1]
data_a[2] => altsyncram_d814:auto_generated.data_a[2]
data_a[3] => altsyncram_d814:auto_generated.data_a[3]
data_a[4] => altsyncram_d814:auto_generated.data_a[4]
data_a[5] => altsyncram_d814:auto_generated.data_a[5]
data_a[6] => altsyncram_d814:auto_generated.data_a[6]
data_a[7] => altsyncram_d814:auto_generated.data_a[7]
data_b[0] => altsyncram_d814:auto_generated.data_b[0]
data_b[1] => altsyncram_d814:auto_generated.data_b[1]
data_b[2] => altsyncram_d814:auto_generated.data_b[2]
data_b[3] => altsyncram_d814:auto_generated.data_b[3]
data_b[4] => altsyncram_d814:auto_generated.data_b[4]
data_b[5] => altsyncram_d814:auto_generated.data_b[5]
data_b[6] => altsyncram_d814:auto_generated.data_b[6]
data_b[7] => altsyncram_d814:auto_generated.data_b[7]
address_a[0] => altsyncram_d814:auto_generated.address_a[0]
address_a[1] => altsyncram_d814:auto_generated.address_a[1]
address_a[2] => altsyncram_d814:auto_generated.address_a[2]
address_a[3] => altsyncram_d814:auto_generated.address_a[3]
address_a[4] => altsyncram_d814:auto_generated.address_a[4]
address_b[0] => altsyncram_d814:auto_generated.address_b[0]
address_b[1] => altsyncram_d814:auto_generated.address_b[1]
address_b[2] => altsyncram_d814:auto_generated.address_b[2]
address_b[3] => altsyncram_d814:auto_generated.address_b[3]
address_b[4] => altsyncram_d814:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d814:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d814:auto_generated.q_a[0]
q_a[1] <= altsyncram_d814:auto_generated.q_a[1]
q_a[2] <= altsyncram_d814:auto_generated.q_a[2]
q_a[3] <= altsyncram_d814:auto_generated.q_a[3]
q_a[4] <= altsyncram_d814:auto_generated.q_a[4]
q_a[5] <= altsyncram_d814:auto_generated.q_a[5]
q_a[6] <= altsyncram_d814:auto_generated.q_a[6]
q_a[7] <= altsyncram_d814:auto_generated.q_a[7]
q_b[0] <= altsyncram_d814:auto_generated.q_b[0]
q_b[1] <= altsyncram_d814:auto_generated.q_b[1]
q_b[2] <= altsyncram_d814:auto_generated.q_b[2]
q_b[3] <= altsyncram_d814:auto_generated.q_b[3]
q_b[4] <= altsyncram_d814:auto_generated.q_b[4]
q_b[5] <= altsyncram_d814:auto_generated.q_b[5]
q_b[6] <= altsyncram_d814:auto_generated.q_b[6]
q_b[7] <= altsyncram_d814:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|e_my_recycle_management|e_2portRAM:I_memory_plastic|altsyncram:altsyncram_component|altsyncram_d814:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE


|e_my_recycle_management|e_2portRAM:I_memory_metal
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
clock => altsyncram:altsyncram_component.clock0
data_a[0] => altsyncram:altsyncram_component.data_a[0]
data_a[1] => altsyncram:altsyncram_component.data_a[1]
data_a[2] => altsyncram:altsyncram_component.data_a[2]
data_a[3] => altsyncram:altsyncram_component.data_a[3]
data_a[4] => altsyncram:altsyncram_component.data_a[4]
data_a[5] => altsyncram:altsyncram_component.data_a[5]
data_a[6] => altsyncram:altsyncram_component.data_a[6]
data_a[7] => altsyncram:altsyncram_component.data_a[7]
data_b[0] => altsyncram:altsyncram_component.data_b[0]
data_b[1] => altsyncram:altsyncram_component.data_b[1]
data_b[2] => altsyncram:altsyncram_component.data_b[2]
data_b[3] => altsyncram:altsyncram_component.data_b[3]
data_b[4] => altsyncram:altsyncram_component.data_b[4]
data_b[5] => altsyncram:altsyncram_component.data_b[5]
data_b[6] => altsyncram:altsyncram_component.data_b[6]
data_b[7] => altsyncram:altsyncram_component.data_b[7]
wren_a => altsyncram:altsyncram_component.wren_a
wren_b => altsyncram:altsyncram_component.wren_b
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]


|e_my_recycle_management|e_2portRAM:I_memory_metal|altsyncram:altsyncram_component
wren_a => altsyncram_d814:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_d814:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_d814:auto_generated.data_a[0]
data_a[1] => altsyncram_d814:auto_generated.data_a[1]
data_a[2] => altsyncram_d814:auto_generated.data_a[2]
data_a[3] => altsyncram_d814:auto_generated.data_a[3]
data_a[4] => altsyncram_d814:auto_generated.data_a[4]
data_a[5] => altsyncram_d814:auto_generated.data_a[5]
data_a[6] => altsyncram_d814:auto_generated.data_a[6]
data_a[7] => altsyncram_d814:auto_generated.data_a[7]
data_b[0] => altsyncram_d814:auto_generated.data_b[0]
data_b[1] => altsyncram_d814:auto_generated.data_b[1]
data_b[2] => altsyncram_d814:auto_generated.data_b[2]
data_b[3] => altsyncram_d814:auto_generated.data_b[3]
data_b[4] => altsyncram_d814:auto_generated.data_b[4]
data_b[5] => altsyncram_d814:auto_generated.data_b[5]
data_b[6] => altsyncram_d814:auto_generated.data_b[6]
data_b[7] => altsyncram_d814:auto_generated.data_b[7]
address_a[0] => altsyncram_d814:auto_generated.address_a[0]
address_a[1] => altsyncram_d814:auto_generated.address_a[1]
address_a[2] => altsyncram_d814:auto_generated.address_a[2]
address_a[3] => altsyncram_d814:auto_generated.address_a[3]
address_a[4] => altsyncram_d814:auto_generated.address_a[4]
address_b[0] => altsyncram_d814:auto_generated.address_b[0]
address_b[1] => altsyncram_d814:auto_generated.address_b[1]
address_b[2] => altsyncram_d814:auto_generated.address_b[2]
address_b[3] => altsyncram_d814:auto_generated.address_b[3]
address_b[4] => altsyncram_d814:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d814:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d814:auto_generated.q_a[0]
q_a[1] <= altsyncram_d814:auto_generated.q_a[1]
q_a[2] <= altsyncram_d814:auto_generated.q_a[2]
q_a[3] <= altsyncram_d814:auto_generated.q_a[3]
q_a[4] <= altsyncram_d814:auto_generated.q_a[4]
q_a[5] <= altsyncram_d814:auto_generated.q_a[5]
q_a[6] <= altsyncram_d814:auto_generated.q_a[6]
q_a[7] <= altsyncram_d814:auto_generated.q_a[7]
q_b[0] <= altsyncram_d814:auto_generated.q_b[0]
q_b[1] <= altsyncram_d814:auto_generated.q_b[1]
q_b[2] <= altsyncram_d814:auto_generated.q_b[2]
q_b[3] <= altsyncram_d814:auto_generated.q_b[3]
q_b[4] <= altsyncram_d814:auto_generated.q_b[4]
q_b[5] <= altsyncram_d814:auto_generated.q_b[5]
q_b[6] <= altsyncram_d814:auto_generated.q_b[6]
q_b[7] <= altsyncram_d814:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|e_my_recycle_management|e_2portRAM:I_memory_metal|altsyncram:altsyncram_component|altsyncram_d814:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE


|e_my_recycle_management|e_2portRAM:I_memory_glass
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
clock => altsyncram:altsyncram_component.clock0
data_a[0] => altsyncram:altsyncram_component.data_a[0]
data_a[1] => altsyncram:altsyncram_component.data_a[1]
data_a[2] => altsyncram:altsyncram_component.data_a[2]
data_a[3] => altsyncram:altsyncram_component.data_a[3]
data_a[4] => altsyncram:altsyncram_component.data_a[4]
data_a[5] => altsyncram:altsyncram_component.data_a[5]
data_a[6] => altsyncram:altsyncram_component.data_a[6]
data_a[7] => altsyncram:altsyncram_component.data_a[7]
data_b[0] => altsyncram:altsyncram_component.data_b[0]
data_b[1] => altsyncram:altsyncram_component.data_b[1]
data_b[2] => altsyncram:altsyncram_component.data_b[2]
data_b[3] => altsyncram:altsyncram_component.data_b[3]
data_b[4] => altsyncram:altsyncram_component.data_b[4]
data_b[5] => altsyncram:altsyncram_component.data_b[5]
data_b[6] => altsyncram:altsyncram_component.data_b[6]
data_b[7] => altsyncram:altsyncram_component.data_b[7]
wren_a => altsyncram:altsyncram_component.wren_a
wren_b => altsyncram:altsyncram_component.wren_b
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]


|e_my_recycle_management|e_2portRAM:I_memory_glass|altsyncram:altsyncram_component
wren_a => altsyncram_d814:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_d814:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_d814:auto_generated.data_a[0]
data_a[1] => altsyncram_d814:auto_generated.data_a[1]
data_a[2] => altsyncram_d814:auto_generated.data_a[2]
data_a[3] => altsyncram_d814:auto_generated.data_a[3]
data_a[4] => altsyncram_d814:auto_generated.data_a[4]
data_a[5] => altsyncram_d814:auto_generated.data_a[5]
data_a[6] => altsyncram_d814:auto_generated.data_a[6]
data_a[7] => altsyncram_d814:auto_generated.data_a[7]
data_b[0] => altsyncram_d814:auto_generated.data_b[0]
data_b[1] => altsyncram_d814:auto_generated.data_b[1]
data_b[2] => altsyncram_d814:auto_generated.data_b[2]
data_b[3] => altsyncram_d814:auto_generated.data_b[3]
data_b[4] => altsyncram_d814:auto_generated.data_b[4]
data_b[5] => altsyncram_d814:auto_generated.data_b[5]
data_b[6] => altsyncram_d814:auto_generated.data_b[6]
data_b[7] => altsyncram_d814:auto_generated.data_b[7]
address_a[0] => altsyncram_d814:auto_generated.address_a[0]
address_a[1] => altsyncram_d814:auto_generated.address_a[1]
address_a[2] => altsyncram_d814:auto_generated.address_a[2]
address_a[3] => altsyncram_d814:auto_generated.address_a[3]
address_a[4] => altsyncram_d814:auto_generated.address_a[4]
address_b[0] => altsyncram_d814:auto_generated.address_b[0]
address_b[1] => altsyncram_d814:auto_generated.address_b[1]
address_b[2] => altsyncram_d814:auto_generated.address_b[2]
address_b[3] => altsyncram_d814:auto_generated.address_b[3]
address_b[4] => altsyncram_d814:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d814:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d814:auto_generated.q_a[0]
q_a[1] <= altsyncram_d814:auto_generated.q_a[1]
q_a[2] <= altsyncram_d814:auto_generated.q_a[2]
q_a[3] <= altsyncram_d814:auto_generated.q_a[3]
q_a[4] <= altsyncram_d814:auto_generated.q_a[4]
q_a[5] <= altsyncram_d814:auto_generated.q_a[5]
q_a[6] <= altsyncram_d814:auto_generated.q_a[6]
q_a[7] <= altsyncram_d814:auto_generated.q_a[7]
q_b[0] <= altsyncram_d814:auto_generated.q_b[0]
q_b[1] <= altsyncram_d814:auto_generated.q_b[1]
q_b[2] <= altsyncram_d814:auto_generated.q_b[2]
q_b[3] <= altsyncram_d814:auto_generated.q_b[3]
q_b[4] <= altsyncram_d814:auto_generated.q_b[4]
q_b[5] <= altsyncram_d814:auto_generated.q_b[5]
q_b[6] <= altsyncram_d814:auto_generated.q_b[6]
q_b[7] <= altsyncram_d814:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|e_my_recycle_management|e_2portRAM:I_memory_glass|altsyncram:altsyncram_component|altsyncram_d814:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE


|e_my_recycle_management|e_2portRAM:I_memory_bio
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
clock => altsyncram:altsyncram_component.clock0
data_a[0] => altsyncram:altsyncram_component.data_a[0]
data_a[1] => altsyncram:altsyncram_component.data_a[1]
data_a[2] => altsyncram:altsyncram_component.data_a[2]
data_a[3] => altsyncram:altsyncram_component.data_a[3]
data_a[4] => altsyncram:altsyncram_component.data_a[4]
data_a[5] => altsyncram:altsyncram_component.data_a[5]
data_a[6] => altsyncram:altsyncram_component.data_a[6]
data_a[7] => altsyncram:altsyncram_component.data_a[7]
data_b[0] => altsyncram:altsyncram_component.data_b[0]
data_b[1] => altsyncram:altsyncram_component.data_b[1]
data_b[2] => altsyncram:altsyncram_component.data_b[2]
data_b[3] => altsyncram:altsyncram_component.data_b[3]
data_b[4] => altsyncram:altsyncram_component.data_b[4]
data_b[5] => altsyncram:altsyncram_component.data_b[5]
data_b[6] => altsyncram:altsyncram_component.data_b[6]
data_b[7] => altsyncram:altsyncram_component.data_b[7]
wren_a => altsyncram:altsyncram_component.wren_a
wren_b => altsyncram:altsyncram_component.wren_b
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]


|e_my_recycle_management|e_2portRAM:I_memory_bio|altsyncram:altsyncram_component
wren_a => altsyncram_d814:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_d814:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_d814:auto_generated.data_a[0]
data_a[1] => altsyncram_d814:auto_generated.data_a[1]
data_a[2] => altsyncram_d814:auto_generated.data_a[2]
data_a[3] => altsyncram_d814:auto_generated.data_a[3]
data_a[4] => altsyncram_d814:auto_generated.data_a[4]
data_a[5] => altsyncram_d814:auto_generated.data_a[5]
data_a[6] => altsyncram_d814:auto_generated.data_a[6]
data_a[7] => altsyncram_d814:auto_generated.data_a[7]
data_b[0] => altsyncram_d814:auto_generated.data_b[0]
data_b[1] => altsyncram_d814:auto_generated.data_b[1]
data_b[2] => altsyncram_d814:auto_generated.data_b[2]
data_b[3] => altsyncram_d814:auto_generated.data_b[3]
data_b[4] => altsyncram_d814:auto_generated.data_b[4]
data_b[5] => altsyncram_d814:auto_generated.data_b[5]
data_b[6] => altsyncram_d814:auto_generated.data_b[6]
data_b[7] => altsyncram_d814:auto_generated.data_b[7]
address_a[0] => altsyncram_d814:auto_generated.address_a[0]
address_a[1] => altsyncram_d814:auto_generated.address_a[1]
address_a[2] => altsyncram_d814:auto_generated.address_a[2]
address_a[3] => altsyncram_d814:auto_generated.address_a[3]
address_a[4] => altsyncram_d814:auto_generated.address_a[4]
address_b[0] => altsyncram_d814:auto_generated.address_b[0]
address_b[1] => altsyncram_d814:auto_generated.address_b[1]
address_b[2] => altsyncram_d814:auto_generated.address_b[2]
address_b[3] => altsyncram_d814:auto_generated.address_b[3]
address_b[4] => altsyncram_d814:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d814:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d814:auto_generated.q_a[0]
q_a[1] <= altsyncram_d814:auto_generated.q_a[1]
q_a[2] <= altsyncram_d814:auto_generated.q_a[2]
q_a[3] <= altsyncram_d814:auto_generated.q_a[3]
q_a[4] <= altsyncram_d814:auto_generated.q_a[4]
q_a[5] <= altsyncram_d814:auto_generated.q_a[5]
q_a[6] <= altsyncram_d814:auto_generated.q_a[6]
q_a[7] <= altsyncram_d814:auto_generated.q_a[7]
q_b[0] <= altsyncram_d814:auto_generated.q_b[0]
q_b[1] <= altsyncram_d814:auto_generated.q_b[1]
q_b[2] <= altsyncram_d814:auto_generated.q_b[2]
q_b[3] <= altsyncram_d814:auto_generated.q_b[3]
q_b[4] <= altsyncram_d814:auto_generated.q_b[4]
q_b[5] <= altsyncram_d814:auto_generated.q_b[5]
q_b[6] <= altsyncram_d814:auto_generated.q_b[6]
q_b[7] <= altsyncram_d814:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|e_my_recycle_management|e_2portRAM:I_memory_bio|altsyncram:altsyncram_component|altsyncram_d814:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE


|e_my_recycle_management|e_regne:I_regn1_pl
slv_R[0] => slv_Q[0]~reg0.DATAIN
slv_R[1] => slv_Q[1]~reg0.DATAIN
slv_R[2] => slv_Q[2]~reg0.DATAIN
slv_R[3] => slv_Q[3]~reg0.DATAIN
slv_R[4] => slv_Q[4]~reg0.DATAIN
slv_R[5] => slv_Q[5]~reg0.DATAIN
slv_R[6] => slv_Q[6]~reg0.DATAIN
slv_R[7] => slv_Q[7]~reg0.DATAIN
sl_Clock => slv_Q[0]~reg0.CLK
sl_Clock => slv_Q[1]~reg0.CLK
sl_Clock => slv_Q[2]~reg0.CLK
sl_Clock => slv_Q[3]~reg0.CLK
sl_Clock => slv_Q[4]~reg0.CLK
sl_Clock => slv_Q[5]~reg0.CLK
sl_Clock => slv_Q[6]~reg0.CLK
sl_Clock => slv_Q[7]~reg0.CLK
sl_Resetn => slv_Q[0]~reg0.ACLR
sl_Resetn => slv_Q[1]~reg0.ACLR
sl_Resetn => slv_Q[2]~reg0.ACLR
sl_Resetn => slv_Q[3]~reg0.ACLR
sl_Resetn => slv_Q[4]~reg0.ACLR
sl_Resetn => slv_Q[5]~reg0.ACLR
sl_Resetn => slv_Q[6]~reg0.ACLR
sl_Resetn => slv_Q[7]~reg0.ACLR
sl_E => slv_Q[7]~reg0.ENA
sl_E => slv_Q[6]~reg0.ENA
sl_E => slv_Q[5]~reg0.ENA
sl_E => slv_Q[4]~reg0.ENA
sl_E => slv_Q[3]~reg0.ENA
sl_E => slv_Q[2]~reg0.ENA
sl_E => slv_Q[1]~reg0.ENA
sl_E => slv_Q[0]~reg0.ENA
slv_Q[0] <= slv_Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slv_Q[1] <= slv_Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slv_Q[2] <= slv_Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slv_Q[3] <= slv_Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slv_Q[4] <= slv_Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slv_Q[5] <= slv_Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slv_Q[6] <= slv_Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slv_Q[7] <= slv_Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|e_my_recycle_management|e_regne:I_regn2_pl
slv_R[0] => slv_Q[0]~reg0.DATAIN
slv_R[1] => slv_Q[1]~reg0.DATAIN
slv_R[2] => slv_Q[2]~reg0.DATAIN
slv_R[3] => slv_Q[3]~reg0.DATAIN
slv_R[4] => slv_Q[4]~reg0.DATAIN
slv_R[5] => slv_Q[5]~reg0.DATAIN
slv_R[6] => slv_Q[6]~reg0.DATAIN
slv_R[7] => slv_Q[7]~reg0.DATAIN
sl_Clock => slv_Q[0]~reg0.CLK
sl_Clock => slv_Q[1]~reg0.CLK
sl_Clock => slv_Q[2]~reg0.CLK
sl_Clock => slv_Q[3]~reg0.CLK
sl_Clock => slv_Q[4]~reg0.CLK
sl_Clock => slv_Q[5]~reg0.CLK
sl_Clock => slv_Q[6]~reg0.CLK
sl_Clock => slv_Q[7]~reg0.CLK
sl_Resetn => slv_Q[0]~reg0.ACLR
sl_Resetn => slv_Q[1]~reg0.ACLR
sl_Resetn => slv_Q[2]~reg0.ACLR
sl_Resetn => slv_Q[3]~reg0.ACLR
sl_Resetn => slv_Q[4]~reg0.ACLR
sl_Resetn => slv_Q[5]~reg0.ACLR
sl_Resetn => slv_Q[6]~reg0.ACLR
sl_Resetn => slv_Q[7]~reg0.ACLR
sl_E => slv_Q[7]~reg0.ENA
sl_E => slv_Q[6]~reg0.ENA
sl_E => slv_Q[5]~reg0.ENA
sl_E => slv_Q[4]~reg0.ENA
sl_E => slv_Q[3]~reg0.ENA
sl_E => slv_Q[2]~reg0.ENA
sl_E => slv_Q[1]~reg0.ENA
sl_E => slv_Q[0]~reg0.ENA
slv_Q[0] <= slv_Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slv_Q[1] <= slv_Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slv_Q[2] <= slv_Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slv_Q[3] <= slv_Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slv_Q[4] <= slv_Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slv_Q[5] <= slv_Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slv_Q[6] <= slv_Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slv_Q[7] <= slv_Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|e_my_recycle_management|e_regne:I_regn1_ml
slv_R[0] => slv_Q[0]~reg0.DATAIN
slv_R[1] => slv_Q[1]~reg0.DATAIN
slv_R[2] => slv_Q[2]~reg0.DATAIN
slv_R[3] => slv_Q[3]~reg0.DATAIN
slv_R[4] => slv_Q[4]~reg0.DATAIN
slv_R[5] => slv_Q[5]~reg0.DATAIN
slv_R[6] => slv_Q[6]~reg0.DATAIN
slv_R[7] => slv_Q[7]~reg0.DATAIN
sl_Clock => slv_Q[0]~reg0.CLK
sl_Clock => slv_Q[1]~reg0.CLK
sl_Clock => slv_Q[2]~reg0.CLK
sl_Clock => slv_Q[3]~reg0.CLK
sl_Clock => slv_Q[4]~reg0.CLK
sl_Clock => slv_Q[5]~reg0.CLK
sl_Clock => slv_Q[6]~reg0.CLK
sl_Clock => slv_Q[7]~reg0.CLK
sl_Resetn => slv_Q[0]~reg0.ACLR
sl_Resetn => slv_Q[1]~reg0.ACLR
sl_Resetn => slv_Q[2]~reg0.ACLR
sl_Resetn => slv_Q[3]~reg0.ACLR
sl_Resetn => slv_Q[4]~reg0.ACLR
sl_Resetn => slv_Q[5]~reg0.ACLR
sl_Resetn => slv_Q[6]~reg0.ACLR
sl_Resetn => slv_Q[7]~reg0.ACLR
sl_E => slv_Q[7]~reg0.ENA
sl_E => slv_Q[6]~reg0.ENA
sl_E => slv_Q[5]~reg0.ENA
sl_E => slv_Q[4]~reg0.ENA
sl_E => slv_Q[3]~reg0.ENA
sl_E => slv_Q[2]~reg0.ENA
sl_E => slv_Q[1]~reg0.ENA
sl_E => slv_Q[0]~reg0.ENA
slv_Q[0] <= slv_Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slv_Q[1] <= slv_Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slv_Q[2] <= slv_Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slv_Q[3] <= slv_Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slv_Q[4] <= slv_Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slv_Q[5] <= slv_Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slv_Q[6] <= slv_Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slv_Q[7] <= slv_Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|e_my_recycle_management|e_regne:I_regn2_ml
slv_R[0] => slv_Q[0]~reg0.DATAIN
slv_R[1] => slv_Q[1]~reg0.DATAIN
slv_R[2] => slv_Q[2]~reg0.DATAIN
slv_R[3] => slv_Q[3]~reg0.DATAIN
slv_R[4] => slv_Q[4]~reg0.DATAIN
slv_R[5] => slv_Q[5]~reg0.DATAIN
slv_R[6] => slv_Q[6]~reg0.DATAIN
slv_R[7] => slv_Q[7]~reg0.DATAIN
sl_Clock => slv_Q[0]~reg0.CLK
sl_Clock => slv_Q[1]~reg0.CLK
sl_Clock => slv_Q[2]~reg0.CLK
sl_Clock => slv_Q[3]~reg0.CLK
sl_Clock => slv_Q[4]~reg0.CLK
sl_Clock => slv_Q[5]~reg0.CLK
sl_Clock => slv_Q[6]~reg0.CLK
sl_Clock => slv_Q[7]~reg0.CLK
sl_Resetn => slv_Q[0]~reg0.ACLR
sl_Resetn => slv_Q[1]~reg0.ACLR
sl_Resetn => slv_Q[2]~reg0.ACLR
sl_Resetn => slv_Q[3]~reg0.ACLR
sl_Resetn => slv_Q[4]~reg0.ACLR
sl_Resetn => slv_Q[5]~reg0.ACLR
sl_Resetn => slv_Q[6]~reg0.ACLR
sl_Resetn => slv_Q[7]~reg0.ACLR
sl_E => slv_Q[7]~reg0.ENA
sl_E => slv_Q[6]~reg0.ENA
sl_E => slv_Q[5]~reg0.ENA
sl_E => slv_Q[4]~reg0.ENA
sl_E => slv_Q[3]~reg0.ENA
sl_E => slv_Q[2]~reg0.ENA
sl_E => slv_Q[1]~reg0.ENA
sl_E => slv_Q[0]~reg0.ENA
slv_Q[0] <= slv_Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slv_Q[1] <= slv_Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slv_Q[2] <= slv_Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slv_Q[3] <= slv_Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slv_Q[4] <= slv_Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slv_Q[5] <= slv_Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slv_Q[6] <= slv_Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slv_Q[7] <= slv_Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|e_my_recycle_management|e_regne:I_regn1_gl
slv_R[0] => slv_Q[0]~reg0.DATAIN
slv_R[1] => slv_Q[1]~reg0.DATAIN
slv_R[2] => slv_Q[2]~reg0.DATAIN
slv_R[3] => slv_Q[3]~reg0.DATAIN
slv_R[4] => slv_Q[4]~reg0.DATAIN
slv_R[5] => slv_Q[5]~reg0.DATAIN
slv_R[6] => slv_Q[6]~reg0.DATAIN
slv_R[7] => slv_Q[7]~reg0.DATAIN
sl_Clock => slv_Q[0]~reg0.CLK
sl_Clock => slv_Q[1]~reg0.CLK
sl_Clock => slv_Q[2]~reg0.CLK
sl_Clock => slv_Q[3]~reg0.CLK
sl_Clock => slv_Q[4]~reg0.CLK
sl_Clock => slv_Q[5]~reg0.CLK
sl_Clock => slv_Q[6]~reg0.CLK
sl_Clock => slv_Q[7]~reg0.CLK
sl_Resetn => slv_Q[0]~reg0.ACLR
sl_Resetn => slv_Q[1]~reg0.ACLR
sl_Resetn => slv_Q[2]~reg0.ACLR
sl_Resetn => slv_Q[3]~reg0.ACLR
sl_Resetn => slv_Q[4]~reg0.ACLR
sl_Resetn => slv_Q[5]~reg0.ACLR
sl_Resetn => slv_Q[6]~reg0.ACLR
sl_Resetn => slv_Q[7]~reg0.ACLR
sl_E => slv_Q[7]~reg0.ENA
sl_E => slv_Q[6]~reg0.ENA
sl_E => slv_Q[5]~reg0.ENA
sl_E => slv_Q[4]~reg0.ENA
sl_E => slv_Q[3]~reg0.ENA
sl_E => slv_Q[2]~reg0.ENA
sl_E => slv_Q[1]~reg0.ENA
sl_E => slv_Q[0]~reg0.ENA
slv_Q[0] <= slv_Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slv_Q[1] <= slv_Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slv_Q[2] <= slv_Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slv_Q[3] <= slv_Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slv_Q[4] <= slv_Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slv_Q[5] <= slv_Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slv_Q[6] <= slv_Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slv_Q[7] <= slv_Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|e_my_recycle_management|e_regne:I_regn2_gl
slv_R[0] => slv_Q[0]~reg0.DATAIN
slv_R[1] => slv_Q[1]~reg0.DATAIN
slv_R[2] => slv_Q[2]~reg0.DATAIN
slv_R[3] => slv_Q[3]~reg0.DATAIN
slv_R[4] => slv_Q[4]~reg0.DATAIN
slv_R[5] => slv_Q[5]~reg0.DATAIN
slv_R[6] => slv_Q[6]~reg0.DATAIN
slv_R[7] => slv_Q[7]~reg0.DATAIN
sl_Clock => slv_Q[0]~reg0.CLK
sl_Clock => slv_Q[1]~reg0.CLK
sl_Clock => slv_Q[2]~reg0.CLK
sl_Clock => slv_Q[3]~reg0.CLK
sl_Clock => slv_Q[4]~reg0.CLK
sl_Clock => slv_Q[5]~reg0.CLK
sl_Clock => slv_Q[6]~reg0.CLK
sl_Clock => slv_Q[7]~reg0.CLK
sl_Resetn => slv_Q[0]~reg0.ACLR
sl_Resetn => slv_Q[1]~reg0.ACLR
sl_Resetn => slv_Q[2]~reg0.ACLR
sl_Resetn => slv_Q[3]~reg0.ACLR
sl_Resetn => slv_Q[4]~reg0.ACLR
sl_Resetn => slv_Q[5]~reg0.ACLR
sl_Resetn => slv_Q[6]~reg0.ACLR
sl_Resetn => slv_Q[7]~reg0.ACLR
sl_E => slv_Q[7]~reg0.ENA
sl_E => slv_Q[6]~reg0.ENA
sl_E => slv_Q[5]~reg0.ENA
sl_E => slv_Q[4]~reg0.ENA
sl_E => slv_Q[3]~reg0.ENA
sl_E => slv_Q[2]~reg0.ENA
sl_E => slv_Q[1]~reg0.ENA
sl_E => slv_Q[0]~reg0.ENA
slv_Q[0] <= slv_Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slv_Q[1] <= slv_Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slv_Q[2] <= slv_Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slv_Q[3] <= slv_Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slv_Q[4] <= slv_Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slv_Q[5] <= slv_Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slv_Q[6] <= slv_Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slv_Q[7] <= slv_Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|e_my_recycle_management|e_regne:I_regn1_bo
slv_R[0] => slv_Q[0]~reg0.DATAIN
slv_R[1] => slv_Q[1]~reg0.DATAIN
slv_R[2] => slv_Q[2]~reg0.DATAIN
slv_R[3] => slv_Q[3]~reg0.DATAIN
slv_R[4] => slv_Q[4]~reg0.DATAIN
slv_R[5] => slv_Q[5]~reg0.DATAIN
slv_R[6] => slv_Q[6]~reg0.DATAIN
slv_R[7] => slv_Q[7]~reg0.DATAIN
sl_Clock => slv_Q[0]~reg0.CLK
sl_Clock => slv_Q[1]~reg0.CLK
sl_Clock => slv_Q[2]~reg0.CLK
sl_Clock => slv_Q[3]~reg0.CLK
sl_Clock => slv_Q[4]~reg0.CLK
sl_Clock => slv_Q[5]~reg0.CLK
sl_Clock => slv_Q[6]~reg0.CLK
sl_Clock => slv_Q[7]~reg0.CLK
sl_Resetn => slv_Q[0]~reg0.ACLR
sl_Resetn => slv_Q[1]~reg0.ACLR
sl_Resetn => slv_Q[2]~reg0.ACLR
sl_Resetn => slv_Q[3]~reg0.ACLR
sl_Resetn => slv_Q[4]~reg0.ACLR
sl_Resetn => slv_Q[5]~reg0.ACLR
sl_Resetn => slv_Q[6]~reg0.ACLR
sl_Resetn => slv_Q[7]~reg0.ACLR
sl_E => slv_Q[7]~reg0.ENA
sl_E => slv_Q[6]~reg0.ENA
sl_E => slv_Q[5]~reg0.ENA
sl_E => slv_Q[4]~reg0.ENA
sl_E => slv_Q[3]~reg0.ENA
sl_E => slv_Q[2]~reg0.ENA
sl_E => slv_Q[1]~reg0.ENA
sl_E => slv_Q[0]~reg0.ENA
slv_Q[0] <= slv_Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slv_Q[1] <= slv_Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slv_Q[2] <= slv_Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slv_Q[3] <= slv_Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slv_Q[4] <= slv_Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slv_Q[5] <= slv_Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slv_Q[6] <= slv_Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slv_Q[7] <= slv_Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|e_my_recycle_management|e_regne:I_regn2_bo
slv_R[0] => slv_Q[0]~reg0.DATAIN
slv_R[1] => slv_Q[1]~reg0.DATAIN
slv_R[2] => slv_Q[2]~reg0.DATAIN
slv_R[3] => slv_Q[3]~reg0.DATAIN
slv_R[4] => slv_Q[4]~reg0.DATAIN
slv_R[5] => slv_Q[5]~reg0.DATAIN
slv_R[6] => slv_Q[6]~reg0.DATAIN
slv_R[7] => slv_Q[7]~reg0.DATAIN
sl_Clock => slv_Q[0]~reg0.CLK
sl_Clock => slv_Q[1]~reg0.CLK
sl_Clock => slv_Q[2]~reg0.CLK
sl_Clock => slv_Q[3]~reg0.CLK
sl_Clock => slv_Q[4]~reg0.CLK
sl_Clock => slv_Q[5]~reg0.CLK
sl_Clock => slv_Q[6]~reg0.CLK
sl_Clock => slv_Q[7]~reg0.CLK
sl_Resetn => slv_Q[0]~reg0.ACLR
sl_Resetn => slv_Q[1]~reg0.ACLR
sl_Resetn => slv_Q[2]~reg0.ACLR
sl_Resetn => slv_Q[3]~reg0.ACLR
sl_Resetn => slv_Q[4]~reg0.ACLR
sl_Resetn => slv_Q[5]~reg0.ACLR
sl_Resetn => slv_Q[6]~reg0.ACLR
sl_Resetn => slv_Q[7]~reg0.ACLR
sl_E => slv_Q[7]~reg0.ENA
sl_E => slv_Q[6]~reg0.ENA
sl_E => slv_Q[5]~reg0.ENA
sl_E => slv_Q[4]~reg0.ENA
sl_E => slv_Q[3]~reg0.ENA
sl_E => slv_Q[2]~reg0.ENA
sl_E => slv_Q[1]~reg0.ENA
sl_E => slv_Q[0]~reg0.ENA
slv_Q[0] <= slv_Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slv_Q[1] <= slv_Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slv_Q[2] <= slv_Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slv_Q[3] <= slv_Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slv_Q[4] <= slv_Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slv_Q[5] <= slv_Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slv_Q[6] <= slv_Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slv_Q[7] <= slv_Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|e_my_recycle_management|e_flipflop:I_flip_flop8_pl_1
sl_R => sl_Q~reg0.DATAIN
sl_Clock => sl_Q~reg0.CLK
sl_Resetn => sl_Q~reg0.ACLR
sl_E => sl_Q~reg0.ENA
sl_Q <= sl_Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|e_my_recycle_management|e_flipflop:I_flip_flop8_pl_2
sl_R => sl_Q~reg0.DATAIN
sl_Clock => sl_Q~reg0.CLK
sl_Resetn => sl_Q~reg0.ACLR
sl_E => sl_Q~reg0.ENA
sl_Q <= sl_Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|e_my_recycle_management|e_flipflop:I_flip_flop8_ml_1
sl_R => sl_Q~reg0.DATAIN
sl_Clock => sl_Q~reg0.CLK
sl_Resetn => sl_Q~reg0.ACLR
sl_E => sl_Q~reg0.ENA
sl_Q <= sl_Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|e_my_recycle_management|e_flipflop:I_flip_flop8_ml_2
sl_R => sl_Q~reg0.DATAIN
sl_Clock => sl_Q~reg0.CLK
sl_Resetn => sl_Q~reg0.ACLR
sl_E => sl_Q~reg0.ENA
sl_Q <= sl_Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|e_my_recycle_management|e_flipflop:I_flip_flop8_gl_1
sl_R => sl_Q~reg0.DATAIN
sl_Clock => sl_Q~reg0.CLK
sl_Resetn => sl_Q~reg0.ACLR
sl_E => sl_Q~reg0.ENA
sl_Q <= sl_Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|e_my_recycle_management|e_flipflop:I_flip_flop8_gl_2
sl_R => sl_Q~reg0.DATAIN
sl_Clock => sl_Q~reg0.CLK
sl_Resetn => sl_Q~reg0.ACLR
sl_E => sl_Q~reg0.ENA
sl_Q <= sl_Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|e_my_recycle_management|e_flipflop:I_flip_flop8_bo_1
sl_R => sl_Q~reg0.DATAIN
sl_Clock => sl_Q~reg0.CLK
sl_Resetn => sl_Q~reg0.ACLR
sl_E => sl_Q~reg0.ENA
sl_Q <= sl_Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|e_my_recycle_management|e_flipflop:I_flip_flop8_bo_2
sl_R => sl_Q~reg0.DATAIN
sl_Clock => sl_Q~reg0.CLK
sl_Resetn => sl_Q~reg0.ACLR
sl_E => sl_Q~reg0.ENA
sl_Q <= sl_Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|e_my_recycle_management|e_hex7seg:I_digit5
slv_hex[0] => Mux0.IN19
slv_hex[0] => Mux1.IN19
slv_hex[0] => Mux2.IN19
slv_hex[0] => Mux3.IN19
slv_hex[0] => Mux4.IN19
slv_hex[0] => Mux5.IN19
slv_hex[0] => Mux6.IN19
slv_hex[1] => Mux0.IN18
slv_hex[1] => Mux1.IN18
slv_hex[1] => Mux2.IN18
slv_hex[1] => Mux3.IN18
slv_hex[1] => Mux4.IN18
slv_hex[1] => Mux5.IN18
slv_hex[1] => Mux6.IN18
slv_hex[2] => Mux0.IN17
slv_hex[2] => Mux1.IN17
slv_hex[2] => Mux2.IN17
slv_hex[2] => Mux3.IN17
slv_hex[2] => Mux4.IN17
slv_hex[2] => Mux5.IN17
slv_hex[2] => Mux6.IN17
slv_hex[3] => Mux0.IN16
slv_hex[3] => Mux1.IN16
slv_hex[3] => Mux2.IN16
slv_hex[3] => Mux3.IN16
slv_hex[3] => Mux4.IN16
slv_hex[3] => Mux5.IN16
slv_hex[3] => Mux6.IN16
slv_display[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
slv_display[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
slv_display[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
slv_display[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
slv_display[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
slv_display[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
slv_display[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|e_my_recycle_management|e_hex7seg:I_digit4
slv_hex[0] => Mux0.IN19
slv_hex[0] => Mux1.IN19
slv_hex[0] => Mux2.IN19
slv_hex[0] => Mux3.IN19
slv_hex[0] => Mux4.IN19
slv_hex[0] => Mux5.IN19
slv_hex[0] => Mux6.IN19
slv_hex[1] => Mux0.IN18
slv_hex[1] => Mux1.IN18
slv_hex[1] => Mux2.IN18
slv_hex[1] => Mux3.IN18
slv_hex[1] => Mux4.IN18
slv_hex[1] => Mux5.IN18
slv_hex[1] => Mux6.IN18
slv_hex[2] => Mux0.IN17
slv_hex[2] => Mux1.IN17
slv_hex[2] => Mux2.IN17
slv_hex[2] => Mux3.IN17
slv_hex[2] => Mux4.IN17
slv_hex[2] => Mux5.IN17
slv_hex[2] => Mux6.IN17
slv_hex[3] => Mux0.IN16
slv_hex[3] => Mux1.IN16
slv_hex[3] => Mux2.IN16
slv_hex[3] => Mux3.IN16
slv_hex[3] => Mux4.IN16
slv_hex[3] => Mux5.IN16
slv_hex[3] => Mux6.IN16
slv_display[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
slv_display[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
slv_display[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
slv_display[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
slv_display[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
slv_display[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
slv_display[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|e_my_recycle_management|e_hex7seg:I_digit3
slv_hex[0] => Mux0.IN19
slv_hex[0] => Mux1.IN19
slv_hex[0] => Mux2.IN19
slv_hex[0] => Mux3.IN19
slv_hex[0] => Mux4.IN19
slv_hex[0] => Mux5.IN19
slv_hex[0] => Mux6.IN19
slv_hex[1] => Mux0.IN18
slv_hex[1] => Mux1.IN18
slv_hex[1] => Mux2.IN18
slv_hex[1] => Mux3.IN18
slv_hex[1] => Mux4.IN18
slv_hex[1] => Mux5.IN18
slv_hex[1] => Mux6.IN18
slv_hex[2] => Mux0.IN17
slv_hex[2] => Mux1.IN17
slv_hex[2] => Mux2.IN17
slv_hex[2] => Mux3.IN17
slv_hex[2] => Mux4.IN17
slv_hex[2] => Mux5.IN17
slv_hex[2] => Mux6.IN17
slv_hex[3] => Mux0.IN16
slv_hex[3] => Mux1.IN16
slv_hex[3] => Mux2.IN16
slv_hex[3] => Mux3.IN16
slv_hex[3] => Mux4.IN16
slv_hex[3] => Mux5.IN16
slv_hex[3] => Mux6.IN16
slv_display[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
slv_display[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
slv_display[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
slv_display[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
slv_display[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
slv_display[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
slv_display[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|e_my_recycle_management|e_hex7seg:I_digit2
slv_hex[0] => Mux0.IN19
slv_hex[0] => Mux1.IN19
slv_hex[0] => Mux2.IN19
slv_hex[0] => Mux3.IN19
slv_hex[0] => Mux4.IN19
slv_hex[0] => Mux5.IN19
slv_hex[0] => Mux6.IN19
slv_hex[1] => Mux0.IN18
slv_hex[1] => Mux1.IN18
slv_hex[1] => Mux2.IN18
slv_hex[1] => Mux3.IN18
slv_hex[1] => Mux4.IN18
slv_hex[1] => Mux5.IN18
slv_hex[1] => Mux6.IN18
slv_hex[2] => Mux0.IN17
slv_hex[2] => Mux1.IN17
slv_hex[2] => Mux2.IN17
slv_hex[2] => Mux3.IN17
slv_hex[2] => Mux4.IN17
slv_hex[2] => Mux5.IN17
slv_hex[2] => Mux6.IN17
slv_hex[3] => Mux0.IN16
slv_hex[3] => Mux1.IN16
slv_hex[3] => Mux2.IN16
slv_hex[3] => Mux3.IN16
slv_hex[3] => Mux4.IN16
slv_hex[3] => Mux5.IN16
slv_hex[3] => Mux6.IN16
slv_display[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
slv_display[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
slv_display[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
slv_display[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
slv_display[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
slv_display[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
slv_display[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|e_my_recycle_management|e_hex7seg:I_digit1
slv_hex[0] => Mux0.IN19
slv_hex[0] => Mux1.IN19
slv_hex[0] => Mux2.IN19
slv_hex[0] => Mux3.IN19
slv_hex[0] => Mux4.IN19
slv_hex[0] => Mux5.IN19
slv_hex[0] => Mux6.IN19
slv_hex[1] => Mux0.IN18
slv_hex[1] => Mux1.IN18
slv_hex[1] => Mux2.IN18
slv_hex[1] => Mux3.IN18
slv_hex[1] => Mux4.IN18
slv_hex[1] => Mux5.IN18
slv_hex[1] => Mux6.IN18
slv_hex[2] => Mux0.IN17
slv_hex[2] => Mux1.IN17
slv_hex[2] => Mux2.IN17
slv_hex[2] => Mux3.IN17
slv_hex[2] => Mux4.IN17
slv_hex[2] => Mux5.IN17
slv_hex[2] => Mux6.IN17
slv_hex[3] => Mux0.IN16
slv_hex[3] => Mux1.IN16
slv_hex[3] => Mux2.IN16
slv_hex[3] => Mux3.IN16
slv_hex[3] => Mux4.IN16
slv_hex[3] => Mux5.IN16
slv_hex[3] => Mux6.IN16
slv_display[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
slv_display[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
slv_display[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
slv_display[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
slv_display[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
slv_display[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
slv_display[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|e_my_recycle_management|e_hex7seg:I_digit0
slv_hex[0] => Mux0.IN19
slv_hex[0] => Mux1.IN19
slv_hex[0] => Mux2.IN19
slv_hex[0] => Mux3.IN19
slv_hex[0] => Mux4.IN19
slv_hex[0] => Mux5.IN19
slv_hex[0] => Mux6.IN19
slv_hex[1] => Mux0.IN18
slv_hex[1] => Mux1.IN18
slv_hex[1] => Mux2.IN18
slv_hex[1] => Mux3.IN18
slv_hex[1] => Mux4.IN18
slv_hex[1] => Mux5.IN18
slv_hex[1] => Mux6.IN18
slv_hex[2] => Mux0.IN17
slv_hex[2] => Mux1.IN17
slv_hex[2] => Mux2.IN17
slv_hex[2] => Mux3.IN17
slv_hex[2] => Mux4.IN17
slv_hex[2] => Mux5.IN17
slv_hex[2] => Mux6.IN17
slv_hex[3] => Mux0.IN16
slv_hex[3] => Mux1.IN16
slv_hex[3] => Mux2.IN16
slv_hex[3] => Mux3.IN16
slv_hex[3] => Mux4.IN16
slv_hex[3] => Mux5.IN16
slv_hex[3] => Mux6.IN16
slv_display[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
slv_display[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
slv_display[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
slv_display[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
slv_display[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
slv_display[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
slv_display[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


