/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az364-895
+ date
Fri Apr 28 18:03:59 UTC 2023
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1682705039
+ CACTUS_STARTTIME=1682705039
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.13.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.13.0
Compile date:      Apr 28 2023 (17:57:25)
Run date:          Apr 28 2023 (18:04:00+0000)
Run host:          fv-az364-895.1pkyza3ch1rutb35pi5oc1atsf.bx.internal.cloudapp.net (pid=100500)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.7.0, API version 0x20500
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az364-895
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7110608KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=a8f740be-1406-5b4f-b85a-ccb36e66d2b7, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/runner-provisioner.service, OSName=Linux, OSRelease=5.15.0-1036-azure, OSVersion="#43-Ubuntu SMP Wed Mar 29 16:11:05 UTC 2023", HostName=fv-az364-895, Architecture=x86_64, hwlocVersion=2.7.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7110608KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=85, CPUModel="Intel(R) Xeon(R) Platinum 8272CL CPU @ 2.60GHz", CPUStepping=7)
    L3Cache L#0: (P#0, size=36608KB, linesize=64, ways=11, Inclusive=0)
      L2Cache L#0: (P#0, size=1024KB, linesize=64, ways=16, Inclusive=0)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#1, size=1024KB, linesize=64, ways=16, Inclusive=0)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 1048576 linesize 64 associativity 16 stride 65536, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 37486592 linesize 64 associativity 11 stride 3407872, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00136192 sec
      iterations=10000000... time=0.0134742 sec
      iterations=100000000... time=0.134326 sec
      iterations=800000000... time=1.07233 sec
      iterations=800000000... time=1.07136 sec
      result: 1654.58 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00297695 sec
      iterations=10000000... time=0.0300555 sec
      iterations=100000000... time=0.299072 sec
      iterations=400000000... time=1.1964 sec
      result: 10.6988 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00184723 sec
      iterations=10000000... time=0.0184475 sec
      iterations=100000000... time=0.184376 sec
      iterations=600000000... time=1.10649 sec
      result: 8.6761 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000134802 sec
      iterations=10000... time=0.00133702 sec
      iterations=100000... time=0.0133844 sec
      iterations=1000000... time=0.133886 sec
      iterations=8000000... time=1.07151 sec
      result: 1.33939 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1000... time=0.00065191 sec
      iterations=10000... time=0.0061837 sec
      iterations=100000... time=0.0618365 sec
      iterations=1000000... time=0.617625 sec
      iterations=2000000... time=1.23515 sec
      result: 6.17576 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=1.3e-06 sec
      iterations=10... time=3.3e-06 sec
      iterations=100... time=3.0501e-05 sec
      iterations=1000... time=0.000303305 sec
      iterations=10000... time=0.00304675 sec
      iterations=100000... time=0.0303592 sec
      iterations=1000000... time=0.30372 sec
      iterations=4000000... time=1.21516 sec
      result: 80.8979 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1... time=1.9101e-05 sec
      iterations=10... time=0.000171802 sec
      iterations=100... time=0.00171003 sec
      iterations=1000... time=0.016906 sec
      iterations=10000... time=0.168891 sec
      iterations=70000... time=1.18298 sec
      result: 46.5351 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=2.9e-06 sec
      iterations=10000... time=2.7e-05 sec
      iterations=100000... time=0.000267705 sec
      iterations=1000000... time=0.00268104 sec
      iterations=10000000... time=0.0267682 sec
      iterations=100000000... time=0.267867 sec
      iterations=400000000... time=1.07171 sec
      result: 0.33491 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1000... time=2.73e-05 sec
      iterations=10000... time=0.000159003 sec
      iterations=100000... time=0.00157472 sec
      iterations=1000000... time=0.0157527 sec
      iterations=10000000... time=0.157181 sec
      iterations=70000000... time=1.10306 sec
      result: 1.96975 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=6e-07 sec
      iterations=10... time=6.101e-06 sec
      iterations=100... time=2.11e-05 sec
      iterations=1000... time=0.000154102 sec
      iterations=10000... time=0.00153982 sec
      iterations=100000... time=0.0153719 sec
      iterations=1000000... time=0.153917 sec
      iterations=7000000... time=1.07746 sec
      result: 159.665 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1... time=2.38e-05 sec
      iterations=10... time=0.000240204 sec
      iterations=100... time=0.00240914 sec
      iterations=1000... time=0.0239933 sec
      iterations=10000... time=0.226127 sec
      iterations=50000... time=0.966941 sec
      iterations=100000... time=1.78672 sec
      result: 44.0155 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.57e-05 sec
      iterations=10... time=0.000224604 sec
      iterations=100... time=0.00228404 sec
      iterations=1000... time=0.0230147 sec
      iterations=10000... time=0.228859 sec
      iterations=50000... time=1.14618 sec
      result: 0.0753809 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*37^3 grid points, 1*810448 bytes):
      iterations=1... time=0.000191203 sec
      iterations=10... time=0.00179323 sec
      iterations=100... time=0.0178056 sec
      iterations=1000... time=0.177849 sec
      iterations=6000... time=1.06543 sec
      result: 0.285255 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*121^3 grid points, 1*28344976 bytes):
      iterations=1... time=0.00418917 sec
      iterations=10... time=0.0429768 sec
      iterations=100... time=0.418683 sec
      iterations=300... time=1.26316 sec
      result: 0.420744 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00147617 sec
      iterations=10000000... time=0.0141065 sec
      iterations=100000000... time=0.13398 sec
      iterations=800000000... time=1.07294 sec
      iterations=800000000... time=1.07856 sec
      result: -284.612 GHz
    CPU floating point performance:
      iterations=1000000... time=0.0030014 sec
      iterations=10000000... time=0.0299685 sec
      iterations=100000000... time=0.299271 sec
      iterations=400000000... time=1.1967 sec
      result: 10.6961 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00188493 sec
      iterations=10000000... time=0.0184241 sec
      iterations=100000000... time=0.184593 sec
      iterations=600000000... time=1.10695 sec
      result: 8.67249 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000134702 sec
      iterations=10000... time=0.00135512 sec
      iterations=100000... time=0.0134035 sec
      iterations=1000000... time=0.134042 sec
      iterations=8000000... time=1.07379 sec
      result: 1.34224 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1000... time=0.00063416 sec
      iterations=10000... time=0.0063335 sec
      iterations=100000... time=0.0628227 sec
      iterations=1000000... time=0.62793 sec
      iterations=2000000... time=1.2659 sec
      result: 6.3295 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=9e-07 sec
      iterations=10... time=3.45e-06 sec
      iterations=100... time=3.2801e-05 sec
      iterations=1000... time=0.000331555 sec
      iterations=10000... time=0.00326995 sec
      iterations=100000... time=0.03119 sec
      iterations=1000000... time=0.304318 sec
      iterations=4000000... time=1.21674 sec
      result: 80.7929 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1... time=1.885e-05 sec
      iterations=10... time=0.000171253 sec
      iterations=100... time=0.00171678 sec
      iterations=1000... time=0.0171498 sec
      iterations=10000... time=0.171181 sec
      iterations=60000... time=1.02736 sec
      result: 45.9293 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.05e-06 sec
      iterations=10000... time=2.725e-05 sec
      iterations=100000... time=0.000268454 sec
      iterations=1000000... time=0.00268804 sec
      iterations=10000000... time=0.0268817 sec
      iterations=100000000... time=0.269421 sec
      iterations=400000000... time=1.07546 sec
      result: 0.33608 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1000... time=3.29505e-05 sec
      iterations=10000... time=0.000167202 sec
      iterations=100000... time=0.00162013 sec
      iterations=1000000... time=0.0162511 sec
      iterations=10000000... time=0.162152 sec
      iterations=70000000... time=1.1375 sec
      result: 2.03124 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=1.15e-06 sec
      iterations=10... time=2.05e-06 sec
      iterations=100... time=1.6651e-05 sec
      iterations=1000... time=0.000163652 sec
      iterations=10000... time=0.00162978 sec
      iterations=100000... time=0.0153672 sec
      iterations=1000000... time=0.152271 sec
      iterations=7000000... time=1.06649 sec
      result: 161.307 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1... time=3.2051e-05 sec
      iterations=10... time=0.000310905 sec
      iterations=100... time=0.00313725 sec
      iterations=1000... time=0.0301562 sec
      iterations=10000... time=0.251126 sec
      iterations=40000... time=0.72723 sec
      iterations=80000... time=1.3496 sec
      result: 46.6171 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=2.95e-06 sec
      iterations=10... time=2.95005e-05 sec
      iterations=100... time=0.000288555 sec
      iterations=1000... time=0.00289675 sec
      iterations=10000... time=0.0277337 sec
      iterations=100000... time=0.277792 sec
      iterations=400000... time=1.11223 sec
      result: 0.262176 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*29^3 grid points, 2*390224 bytes):
      iterations=1... time=2.86005e-05 sec
      iterations=10... time=0.000297055 sec
      iterations=100... time=0.00273264 sec
      iterations=1000... time=0.027486 sec
      iterations=10000... time=0.275211 sec
      iterations=40000... time=1.10604 sec
      result: 0.882026 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*121^3 grid points, 1*28344976 bytes):
      iterations=1... time=0.00108897 sec
      iterations=10... time=0.0101924 sec
      iterations=100... time=0.099547 sec
      iterations=1000... time=0.991614 sec
      iterations=2000... time=1.98941 sec
      result: 1.78099 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Fri Apr 28 18:04:52 UTC 2023
+ echo Done.
Done.
  Elapsed time: 52.8 s
