# Reading pref.tcl
# do XM23_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/romes/OneDrive\ -\ Dalhousie\ University/Desktop/Dal/SYP\ -\ actual\ project/XM23-CPU/FPGA {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:40:25 on Sep 29,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA" C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv 
# -- Compiling module regnum_to_values_to_alu
# ** Warning: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv(4): (vlog-13314) Defaulting port 'gprc' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	regnum_to_values_to_alu
# End time: 22:40:25 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv -work work +incdir+C:/Users/romes/OneDrive\ -\ Dalhousie\ University/Desktop/Dal/SYP\ -\ actual\ project/XM23-CPU/FPGA {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:40:25 on Sep 29,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA" C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv 
# -- Compiling module decode_stage
# ** Warning: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv(90): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	decode_stage
# End time: 22:40:25 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv -work work +incdir+C:/Users/romes/OneDrive\ -\ Dalhousie\ University/Desktop/Dal/SYP\ -\ actual\ project/XM23-CPU/FPGA {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/pipeline_registers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:40:28 on Sep 29,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA" C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/pipeline_registers.sv 
# -- Compiling module pipeline_registers
# 
# Top level modules:
# 	pipeline_registers
# End time: 22:40:28 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/romes/OneDrive\ -\ Dalhousie\ University/Desktop/Dal/SYP\ -\ actual\ project/XM23-CPU/FPGA {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/pipeline_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:40:28 on Sep 29,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA" C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/pipeline_controller.sv 
# -- Compiling module pipeline_controller
# 
# Top level modules:
# 	pipeline_controller
# End time: 22:40:28 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/romes/OneDrive\ -\ Dalhousie\ University/Desktop/Dal/SYP\ -\ actual\ project/XM23-CPU/FPGA {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_XOR.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:40:28 on Sep 29,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA" C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_XOR.sv 
# -- Compiling module alu_XOR
# 
# Top level modules:
# 	alu_XOR
# End time: 22:40:28 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/romes/OneDrive\ -\ Dalhousie\ University/Desktop/Dal/SYP\ -\ actual\ project/XM23-CPU/FPGA {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_SUB.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:40:28 on Sep 29,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA" C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_SUB.sv 
# -- Compiling module alu_SUB
# 
# Top level modules:
# 	alu_SUB
# End time: 22:40:28 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/romes/OneDrive\ -\ Dalhousie\ University/Desktop/Dal/SYP\ -\ actual\ project/XM23-CPU/FPGA {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_OR.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:40:28 on Sep 29,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA" C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_OR.sv 
# -- Compiling module alu_OR
# 
# Top level modules:
# 	alu_OR
# End time: 22:40:28 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/romes/OneDrive\ -\ Dalhousie\ University/Desktop/Dal/SYP\ -\ actual\ project/XM23-CPU/FPGA {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_DADD.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:40:28 on Sep 29,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA" C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_DADD.sv 
# -- Compiling module alu_DADD
# 
# Top level modules:
# 	alu_DADD
# End time: 22:40:28 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/romes/OneDrive\ -\ Dalhousie\ University/Desktop/Dal/SYP\ -\ actual\ project/XM23-CPU/FPGA {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_BIT.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:40:28 on Sep 29,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA" C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_BIT.sv 
# -- Compiling module alu_BIT
# 
# Top level modules:
# 	alu_BIT
# End time: 22:40:28 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/romes/OneDrive\ -\ Dalhousie\ University/Desktop/Dal/SYP\ -\ actual\ project/XM23-CPU/FPGA {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_BIS.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:40:28 on Sep 29,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA" C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_BIS.sv 
# -- Compiling module alu_BIS
# 
# Top level modules:
# 	alu_BIS
# End time: 22:40:28 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/romes/OneDrive\ -\ Dalhousie\ University/Desktop/Dal/SYP\ -\ actual\ project/XM23-CPU/FPGA {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_BIC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:40:28 on Sep 29,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA" C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_BIC.sv 
# -- Compiling module alu_BIC
# 
# Top level modules:
# 	alu_BIC
# End time: 22:40:29 on Sep 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/romes/OneDrive\ -\ Dalhousie\ University/Desktop/Dal/SYP\ -\ actual\ project/XM23-CPU/FPGA {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_AND.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:40:29 on Sep 29,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA" C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_AND.sv 
# -- Compiling module alu_AND
# 
# Top level modules:
# 	alu_AND
# End time: 22:40:29 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/romes/OneDrive\ -\ Dalhousie\ University/Desktop/Dal/SYP\ -\ actual\ project/XM23-CPU/FPGA {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_ADD.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:40:29 on Sep 29,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA" C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_ADD.sv 
# -- Compiling module alu_ADD
# 
# Top level modules:
# 	alu_ADD
# End time: 22:40:29 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/romes/OneDrive\ -\ Dalhousie\ University/Desktop/Dal/SYP\ -\ actual\ project/XM23-CPU/FPGA {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:40:29 on Sep 29,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA" C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 22:40:29 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/romes/OneDrive\ -\ Dalhousie\ University/Desktop/Dal/SYP\ -\ actual\ project/XM23-CPU/FPGA {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:40:29 on Sep 29,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA" C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv 
# -- Compiling module XM23
# 
# Top level modules:
# 	XM23
# End time: 22:40:29 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/romes/OneDrive\ -\ Dalhousie\ University/Desktop/Dal/SYP\ -\ actual\ project/XM23-CPU/FPGA {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_ADDC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:40:29 on Sep 29,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA" C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_ADDC.sv 
# -- Compiling module alu_ADDC
# 
# Top level modules:
# 	alu_ADDC
# End time: 22:40:29 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/romes/OneDrive\ -\ Dalhousie\ University/Desktop/Dal/SYP\ -\ actual\ project/XM23-CPU/FPGA {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_SUBC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:40:29 on Sep 29,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA" C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_SUBC.sv 
# -- Compiling module alu_SUBC
# 
# Top level modules:
# 	alu_SUBC
# End time: 22:40:29 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.XM23
# vsim work.XM23 
# Start time: 22:40:33 on Sep 29,2024
# Loading sv_std.std
# Loading work.XM23
# Loading work.decode_stage
# Loading work.pipeline_registers
# Loading work.pipeline_controller
# Loading work.regnum_to_values_to_alu
# Loading work.alu
# Loading work.alu_AND
# Loading work.alu_OR
# Loading work.alu_XOR
# Loading work.alu_BIT
# Loading work.alu_BIC
# Loading work.alu_BIS
# Loading work.alu_ADD
# Loading work.alu_SUB
# Loading work.alu_ADDC
# Loading work.alu_SUBC
# Loading work.alu_DADD
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pipeline'.  Expected 52, found 29.
#    Time: 0 ps  Iteration: 0  Instance: /XM23/pipeline File: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv Line: 111
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'stall_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'fetch_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'CEX'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'reg_write_enable'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'reg_write_select'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'reg_write_value'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'p_reg'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'WB_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'SLP_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'N_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'Z_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'C_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'V_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'PRPO_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'DEC_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'INC_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'PR_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'F_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'T_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'SA_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'OFF_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'B_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'exec_result_o'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'controller'.  Expected 15, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /XM23/controller File: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv Line: 154
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'stage_3_dep'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'stage_4_dep'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'three_msb'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'thirteen_lsb'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'PC_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'PSW_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'PC_next'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'LBPC'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'LBPSW'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'display_stage'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'led'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (9) for port 'src_i'. The port definition is at: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /XM23/regnum_inst File: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv Line: 167
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (9) for port 'dst_i'. The port definition is at: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /XM23/regnum_inst File: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv Line: 167
add wave -position end  sim:/XM23/clk_in
add wave -position end  sim:/XM23/clk
add wave -position end  sim:/XM23/pipeline/clk
force -freeze sim:/XM23/clk_in 0 0, 1 {50 ps} -r 100
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pipeline'.  Expected 52, found 29.
#    Time: 0 ps  Iteration: 0  Instance: /XM23/pipeline File: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv Line: 111
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'stall_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'fetch_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'CEX'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'reg_write_enable'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'reg_write_select'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'reg_write_value'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'p_reg'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'WB_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'SLP_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'N_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'Z_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'C_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'V_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'PRPO_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'DEC_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'INC_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'PR_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'F_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'T_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'SA_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'OFF_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'B_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'exec_result_o'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'controller'.  Expected 15, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /XM23/controller File: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv Line: 154
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'stage_3_dep'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'stage_4_dep'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'three_msb'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'thirteen_lsb'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'PC_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'PSW_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'PC_next'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'LBPC'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'LBPSW'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'display_stage'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'led'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (9) for port 'src_i'. The port definition is at: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /XM23/regnum_inst File: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv Line: 167
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (9) for port 'dst_i'. The port definition is at: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /XM23/regnum_inst File: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv Line: 167
add wave -position end  sim:/XM23/pipeline/enable_i
add wave -position end  sim:/XM23/pipeline/exec_result_o
add wave -position end  sim:/XM23/alu_result_wire
add wave -position end  sim:/XM23/pipeline/exec_result_o
add wave -position end  sim:/XM23/pipeline/exec_result_i
add wave -position end  sim:/XM23/alu_result_wire
force -freeze sim:/XM23/clk_in 0 0, 1 {50 ps} -r 100
run
run
run
run
run
run
add wave -position end  sim:/XM23/pipeline/exec_result
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pipeline'.  Expected 52, found 29.
#    Time: 0 ps  Iteration: 0  Instance: /XM23/pipeline File: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv Line: 111
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'stall_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'fetch_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'CEX'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'reg_write_enable'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'reg_write_select'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'reg_write_value'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'p_reg'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'WB_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'SLP_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'N_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'Z_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'C_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'V_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'PRPO_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'DEC_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'INC_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'PR_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'F_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'T_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'SA_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'OFF_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'B_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'exec_result_o'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'controller'.  Expected 15, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /XM23/controller File: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv Line: 154
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'stage_3_dep'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'stage_4_dep'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'three_msb'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'thirteen_lsb'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'PC_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'PSW_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'PC_next'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'LBPC'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'LBPSW'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'display_stage'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'led'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (9) for port 'src_i'. The port definition is at: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /XM23/regnum_inst File: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv Line: 167
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (9) for port 'dst_i'. The port definition is at: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /XM23/regnum_inst File: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv Line: 167
force -freeze sim:/XM23/clk_in 0 0, 1 {50 ps} -r 100
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
add wave -position end  sim:/XM23/alu_inst/a
add wave -position end  sim:/XM23/alu_inst/b
add wave -position end  sim:/XM23/alu_inst/enable
add wave -position end  sim:/XM23/alu_inst/carry_in
add wave -position end  sim:/XM23/alu_inst/result
add wave -position end  sim:/XM23/alu_inst/psw_out
add wave -position end  sim:/XM23/alu_inst/psw_msk
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pipeline'.  Expected 52, found 29.
#    Time: 0 ps  Iteration: 0  Instance: /XM23/pipeline File: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv Line: 111
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'stall_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'fetch_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'CEX'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'reg_write_enable'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'reg_write_select'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'reg_write_value'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'p_reg'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'WB_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'SLP_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'N_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'Z_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'C_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'V_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'PRPO_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'DEC_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'INC_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'PR_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'F_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'T_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'SA_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'OFF_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'B_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'exec_result_o'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'controller'.  Expected 15, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /XM23/controller File: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv Line: 154
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'stage_3_dep'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'stage_4_dep'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'three_msb'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'thirteen_lsb'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'PC_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'PSW_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'PC_next'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'LBPC'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'LBPSW'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'display_stage'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'led'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (9) for port 'src_i'. The port definition is at: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /XM23/regnum_inst File: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv Line: 167
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (9) for port 'dst_i'. The port definition is at: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /XM23/regnum_inst File: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv Line: 167
force -freeze sim:/XM23/clk_in 0 0, 1 {50 ps} -r 100
run
# GetModuleFileName: The specified module could not be found.
# 
# 
add wave -position 9  sim:/XM23/regnum_inst/gprc
add wave -position 10  sim:/XM23/regnum_inst/temp_rc
add wave -position 11  sim:/XM23/regnum_inst/src_i
add wave -position 12  sim:/XM23/regnum_inst/dst_i
add wave -position 13  sim:/XM23/regnum_inst/src_val
add wave -position 14  sim:/XM23/regnum_inst/dst_val
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pipeline'.  Expected 52, found 29.
#    Time: 0 ps  Iteration: 0  Instance: /XM23/pipeline File: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv Line: 111
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'stall_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'fetch_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'CEX'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'reg_write_enable'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'reg_write_select'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'reg_write_value'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'p_reg'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'WB_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'SLP_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'N_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'Z_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'C_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'V_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'PRPO_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'DEC_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'INC_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'PR_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'F_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'T_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'SA_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'OFF_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'B_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'exec_result_o'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'controller'.  Expected 15, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /XM23/controller File: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv Line: 154
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'stage_3_dep'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'stage_4_dep'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'three_msb'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'thirteen_lsb'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'PC_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'PSW_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'PC_next'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'LBPC'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'LBPSW'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'display_stage'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'led'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (9) for port 'src_i'. The port definition is at: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /XM23/regnum_inst File: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv Line: 167
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (9) for port 'dst_i'. The port definition is at: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /XM23/regnum_inst File: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv Line: 167
force -freeze sim:/XM23/clk_in 0 0, 1 {50 ps} -r 100
run
# GetModuleFileName: The specified module could not be found.
# 
# 
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pipeline'.  Expected 52, found 29.
#    Time: 0 ps  Iteration: 0  Instance: /XM23/pipeline File: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv Line: 111
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'stall_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'fetch_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'CEX'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'reg_write_enable'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'reg_write_select'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'reg_write_value'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'p_reg'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'WB_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'SLP_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'N_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'Z_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'C_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'V_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'PRPO_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'DEC_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'INC_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'PR_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'F_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'T_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'SA_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'OFF_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'B_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'exec_result_o'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'controller'.  Expected 15, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /XM23/controller File: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv Line: 154
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'stage_3_dep'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'stage_4_dep'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'three_msb'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'thirteen_lsb'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'PC_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'PSW_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'PC_next'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'LBPC'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'LBPSW'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'display_stage'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'led'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (9) for port 'src_i'. The port definition is at: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /XM23/regnum_inst File: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv Line: 167
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (9) for port 'dst_i'. The port definition is at: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /XM23/regnum_inst File: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv Line: 167
force -freeze sim:/XM23/clk_in 0 0, 1 {50 ps} -r 100
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
run
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:52:43 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 22:52:43 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_ADD.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:52:43 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_ADD.sv 
# -- Compiling module alu_ADD
# 
# Top level modules:
# 	alu_ADD
# End time: 22:52:43 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_ADDC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:52:43 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_ADDC.sv 
# -- Compiling module alu_ADDC
# 
# Top level modules:
# 	alu_ADDC
# End time: 22:52:43 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_AND.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:52:43 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_AND.sv 
# -- Compiling module alu_AND
# 
# Top level modules:
# 	alu_AND
# End time: 22:52:43 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_BIC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:52:43 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_BIC.sv 
# -- Compiling module alu_BIC
# 
# Top level modules:
# 	alu_BIC
# End time: 22:52:44 on Sep 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_BIS.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:52:44 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_BIS.sv 
# -- Compiling module alu_BIS
# 
# Top level modules:
# 	alu_BIS
# End time: 22:52:44 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_BIT.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:52:44 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_BIT.sv 
# -- Compiling module alu_BIT
# 
# Top level modules:
# 	alu_BIT
# End time: 22:52:44 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_DADD.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:52:44 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_DADD.sv 
# -- Compiling module alu_DADD
# 
# Top level modules:
# 	alu_DADD
# End time: 22:52:44 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_OR.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:52:44 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_OR.sv 
# -- Compiling module alu_OR
# 
# Top level modules:
# 	alu_OR
# End time: 22:52:44 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_SUB.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:52:44 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_SUB.sv 
# -- Compiling module alu_SUB
# 
# Top level modules:
# 	alu_SUB
# End time: 22:52:44 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_SUBC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:52:44 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_SUBC.sv 
# -- Compiling module alu_SUBC
# 
# Top level modules:
# 	alu_SUBC
# End time: 22:52:44 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_top_level.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:52:44 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_top_level.sv 
# -- Compiling module alu_top_level
# 
# Top level modules:
# 	alu_top_level
# End time: 22:52:44 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_XOR.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:52:44 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_XOR.sv 
# -- Compiling module alu_XOR
# 
# Top level modules:
# 	alu_XOR
# End time: 22:52:44 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:52:44 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv 
# -- Compiling module decode_stage
# ** Warning: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv(90): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	decode_stage
# End time: 22:52:44 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/memory_access.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:52:44 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/memory_access.sv 
# -- Compiling module memory_access
# 
# Top level modules:
# 	memory_access
# End time: 22:52:44 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/pipeline_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:52:44 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/pipeline_controller.sv 
# -- Compiling module pipeline_controller
# 
# Top level modules:
# 	pipeline_controller
# End time: 22:52:44 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/pipeline_registers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:52:44 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/pipeline_registers.sv 
# -- Compiling module pipeline_registers
# 
# Top level modules:
# 	pipeline_registers
# End time: 22:52:45 on Sep 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:52:45 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv 
# -- Compiling module regnum_to_values_to_alu
# ** Warning: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv(4): (vlog-13314) Defaulting port 'gprc' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	regnum_to_values_to_alu
# End time: 22:52:45 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:52:45 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv 
# -- Compiling module XM23
# 
# Top level modules:
# 	XM23
# End time: 22:52:45 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.XM23
# Loading work.decode_stage
# Loading work.pipeline_registers
# Loading work.pipeline_controller
# Loading work.regnum_to_values_to_alu
# Loading work.alu
# Loading work.alu_AND
# Loading work.alu_OR
# Loading work.alu_XOR
# Loading work.alu_BIT
# Loading work.alu_BIC
# Loading work.alu_BIS
# Loading work.alu_ADD
# Loading work.alu_SUB
# Loading work.alu_ADDC
# Loading work.alu_SUBC
# Loading work.alu_DADD
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pipeline'.  Expected 52, found 29.
#    Time: 0 ps  Iteration: 0  Instance: /XM23/pipeline File: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv Line: 111
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'stall_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'fetch_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'CEX'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'reg_write_enable'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'reg_write_select'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'reg_write_value'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'p_reg'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'WB_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'SLP_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'N_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'Z_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'C_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'V_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'PRPO_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'DEC_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'INC_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'PR_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'F_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'T_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'SA_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'OFF_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'B_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'exec_result_o'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'controller'.  Expected 15, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /XM23/controller File: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv Line: 154
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'stage_3_dep'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'stage_4_dep'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'three_msb'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'thirteen_lsb'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'PC_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'PSW_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'PC_next'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'LBPC'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'LBPSW'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'display_stage'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'led'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (9) for port 'src_i'. The port definition is at: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /XM23/regnum_inst File: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv Line: 167
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (9) for port 'dst_i'. The port definition is at: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /XM23/regnum_inst File: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv Line: 167
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pipeline'.  Expected 52, found 29.
#    Time: 0 ps  Iteration: 0  Instance: /XM23/pipeline File: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv Line: 111
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'stall_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'fetch_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'CEX'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'reg_write_enable'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'reg_write_select'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'reg_write_value'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'p_reg'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'WB_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'SLP_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'N_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'Z_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'C_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'V_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'PRPO_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'DEC_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'INC_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'PR_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'F_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'T_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'SA_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'OFF_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'B_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'exec_result_o'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'controller'.  Expected 15, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /XM23/controller File: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv Line: 154
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'stage_3_dep'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'stage_4_dep'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'three_msb'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'thirteen_lsb'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'PC_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'PSW_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'PC_next'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'LBPC'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'LBPSW'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'display_stage'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'led'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (9) for port 'src_i'. The port definition is at: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /XM23/regnum_inst File: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv Line: 167
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (9) for port 'dst_i'. The port definition is at: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /XM23/regnum_inst File: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv Line: 167
noforce sim:/XM23/clk_in
force -freeze sim:/XM23/clk_in 0 0, 1 {50 ps} -r 100
restart
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
run
run
add wave -position 8  sim:/XM23/RC_o_wire
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pipeline'.  Expected 52, found 29.
#    Time: 0 ps  Iteration: 0  Instance: /XM23/pipeline File: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv Line: 111
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'stall_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'fetch_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'CEX'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'reg_write_enable'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'reg_write_select'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'reg_write_value'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'p_reg'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'WB_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'SLP_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'N_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'Z_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'C_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'V_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'PRPO_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'DEC_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'INC_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'PR_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'F_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'T_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'SA_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'OFF_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'B_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'exec_result_o'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'controller'.  Expected 15, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /XM23/controller File: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv Line: 154
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'stage_3_dep'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'stage_4_dep'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'three_msb'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'thirteen_lsb'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'PC_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'PSW_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'PC_next'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'LBPC'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'LBPSW'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'display_stage'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'led'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (9) for port 'src_i'. The port definition is at: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /XM23/regnum_inst File: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv Line: 167
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (9) for port 'dst_i'. The port definition is at: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /XM23/regnum_inst File: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv Line: 167
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
add wave -position 8  sim:/XM23/S_o_wire
add wave -position 10  sim:/XM23/D_o_wire
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pipeline'.  Expected 52, found 29.
#    Time: 0 ps  Iteration: 0  Instance: /XM23/pipeline File: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv Line: 111
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'stall_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'fetch_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'CEX'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'reg_write_enable'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'reg_write_select'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'reg_write_value'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'p_reg'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'WB_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'SLP_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'N_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'Z_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'C_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'V_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'PRPO_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'DEC_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'INC_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'PR_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'F_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'T_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'SA_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'OFF_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'B_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'exec_result_o'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'controller'.  Expected 15, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /XM23/controller File: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv Line: 154
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'stage_3_dep'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'stage_4_dep'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'three_msb'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'thirteen_lsb'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'PC_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'PSW_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'PC_next'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'LBPC'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'LBPSW'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'display_stage'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'led'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (9) for port 'src_i'. The port definition is at: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /XM23/regnum_inst File: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv Line: 167
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (9) for port 'dst_i'. The port definition is at: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /XM23/regnum_inst File: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv Line: 167
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pipeline'.  Expected 52, found 29.
#    Time: 0 ps  Iteration: 0  Instance: /XM23/pipeline File: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv Line: 111
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'stall_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'fetch_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'CEX'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'reg_write_enable'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'reg_write_select'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'reg_write_value'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'p_reg'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'WB_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'SLP_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'N_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'Z_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'C_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'V_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'PRPO_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'DEC_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'INC_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'PR_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'F_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'T_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'SA_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'OFF_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'B_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'exec_result_o'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'controller'.  Expected 15, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /XM23/controller File: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv Line: 154
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'stage_3_dep'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'stage_4_dep'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'three_msb'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'thirteen_lsb'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'PC_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'PSW_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'PC_next'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'LBPC'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'LBPSW'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'display_stage'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'led'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (9) for port 'src_i'. The port definition is at: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /XM23/regnum_inst File: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv Line: 167
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (9) for port 'dst_i'. The port definition is at: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /XM23/regnum_inst File: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv Line: 167
force -freeze sim:/XM23/clk_in 0 0, 1 {50 ps} -r 100
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
run
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:03:06 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:03:06 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_ADD.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:03:06 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_ADD.sv 
# -- Compiling module alu_ADD
# 
# Top level modules:
# 	alu_ADD
# End time: 23:03:06 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_ADDC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:03:06 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_ADDC.sv 
# -- Compiling module alu_ADDC
# 
# Top level modules:
# 	alu_ADDC
# End time: 23:03:06 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_AND.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:03:06 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_AND.sv 
# -- Compiling module alu_AND
# 
# Top level modules:
# 	alu_AND
# End time: 23:03:06 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_BIC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:03:06 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_BIC.sv 
# -- Compiling module alu_BIC
# 
# Top level modules:
# 	alu_BIC
# End time: 23:03:06 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_BIS.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:03:06 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_BIS.sv 
# -- Compiling module alu_BIS
# 
# Top level modules:
# 	alu_BIS
# End time: 23:03:06 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_BIT.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:03:06 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_BIT.sv 
# -- Compiling module alu_BIT
# 
# Top level modules:
# 	alu_BIT
# End time: 23:03:06 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_DADD.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:03:06 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_DADD.sv 
# -- Compiling module alu_DADD
# 
# Top level modules:
# 	alu_DADD
# End time: 23:03:07 on Sep 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_OR.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:03:07 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_OR.sv 
# -- Compiling module alu_OR
# 
# Top level modules:
# 	alu_OR
# End time: 23:03:07 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_SUB.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:03:07 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_SUB.sv 
# -- Compiling module alu_SUB
# 
# Top level modules:
# 	alu_SUB
# End time: 23:03:07 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_SUBC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:03:07 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_SUBC.sv 
# -- Compiling module alu_SUBC
# 
# Top level modules:
# 	alu_SUBC
# End time: 23:03:07 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_top_level.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:03:07 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_top_level.sv 
# -- Compiling module alu_top_level
# 
# Top level modules:
# 	alu_top_level
# End time: 23:03:07 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_XOR.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:03:07 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_XOR.sv 
# -- Compiling module alu_XOR
# 
# Top level modules:
# 	alu_XOR
# End time: 23:03:07 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:03:07 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv 
# -- Compiling module decode_stage
# ** Warning: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv(90): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	decode_stage
# End time: 23:03:07 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/memory_access.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:03:07 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/memory_access.sv 
# -- Compiling module memory_access
# 
# Top level modules:
# 	memory_access
# End time: 23:03:07 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/pipeline_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:03:07 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/pipeline_controller.sv 
# -- Compiling module pipeline_controller
# 
# Top level modules:
# 	pipeline_controller
# End time: 23:03:07 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/pipeline_registers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:03:07 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/pipeline_registers.sv 
# -- Compiling module pipeline_registers
# 
# Top level modules:
# 	pipeline_registers
# End time: 23:03:07 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:03:07 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv 
# -- Compiling module regnum_to_values_to_alu
# ** Warning: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv(4): (vlog-13314) Defaulting port 'gprc' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	regnum_to_values_to_alu
# End time: 23:03:07 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:03:07 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv 
# -- Compiling module XM23
# 
# Top level modules:
# 	XM23
# End time: 23:03:07 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.XM23
# Loading work.decode_stage
# Loading work.pipeline_registers
# Loading work.pipeline_controller
# Loading work.regnum_to_values_to_alu
# Loading work.alu
# Loading work.alu_AND
# Loading work.alu_OR
# Loading work.alu_XOR
# Loading work.alu_BIT
# Loading work.alu_BIC
# Loading work.alu_BIS
# Loading work.alu_ADD
# Loading work.alu_SUB
# Loading work.alu_ADDC
# Loading work.alu_SUBC
# Loading work.alu_DADD
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pipeline'.  Expected 52, found 29.
#    Time: 0 ps  Iteration: 0  Instance: /XM23/pipeline File: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv Line: 111
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'stall_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'fetch_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'CEX'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'reg_write_enable'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'reg_write_select'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'reg_write_value'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'p_reg'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'WB_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'SLP_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'N_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'Z_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'C_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'V_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'PRPO_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'DEC_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'INC_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'PR_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'F_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'T_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'SA_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'OFF_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'B_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'exec_result_o'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'controller'.  Expected 15, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /XM23/controller File: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv Line: 154
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'stage_3_dep'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'stage_4_dep'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'three_msb'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'thirteen_lsb'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'PC_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'PSW_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'PC_next'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'LBPC'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'LBPSW'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'display_stage'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'led'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (9) for port 'src_i'. The port definition is at: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /XM23/regnum_inst File: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv Line: 167
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (9) for port 'dst_i'. The port definition is at: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /XM23/regnum_inst File: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv Line: 167
force -freeze sim:/XM23/clk_in 0 0, 1 {50 ps} -r 100
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
run
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:07:08 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:07:08 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_ADD.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:07:08 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_ADD.sv 
# -- Compiling module alu_ADD
# 
# Top level modules:
# 	alu_ADD
# End time: 23:07:08 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_ADDC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:07:08 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_ADDC.sv 
# -- Compiling module alu_ADDC
# 
# Top level modules:
# 	alu_ADDC
# End time: 23:07:08 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_AND.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:07:08 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_AND.sv 
# -- Compiling module alu_AND
# 
# Top level modules:
# 	alu_AND
# End time: 23:07:08 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_BIC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:07:08 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_BIC.sv 
# -- Compiling module alu_BIC
# 
# Top level modules:
# 	alu_BIC
# End time: 23:07:08 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_BIS.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:07:08 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_BIS.sv 
# -- Compiling module alu_BIS
# 
# Top level modules:
# 	alu_BIS
# End time: 23:07:08 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_BIT.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:07:08 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_BIT.sv 
# -- Compiling module alu_BIT
# 
# Top level modules:
# 	alu_BIT
# End time: 23:07:08 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_DADD.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:07:08 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_DADD.sv 
# -- Compiling module alu_DADD
# 
# Top level modules:
# 	alu_DADD
# End time: 23:07:08 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_OR.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:07:08 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_OR.sv 
# -- Compiling module alu_OR
# 
# Top level modules:
# 	alu_OR
# End time: 23:07:08 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_SUB.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:07:08 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_SUB.sv 
# -- Compiling module alu_SUB
# 
# Top level modules:
# 	alu_SUB
# End time: 23:07:08 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_SUBC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:07:08 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_SUBC.sv 
# -- Compiling module alu_SUBC
# 
# Top level modules:
# 	alu_SUBC
# End time: 23:07:09 on Sep 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_top_level.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:07:09 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_top_level.sv 
# -- Compiling module alu_top_level
# 
# Top level modules:
# 	alu_top_level
# End time: 23:07:09 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_XOR.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:07:09 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_XOR.sv 
# -- Compiling module alu_XOR
# 
# Top level modules:
# 	alu_XOR
# End time: 23:07:09 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:07:09 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv 
# -- Compiling module decode_stage
# ** Warning: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv(90): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	decode_stage
# End time: 23:07:09 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/memory_access.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:07:09 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/memory_access.sv 
# -- Compiling module memory_access
# 
# Top level modules:
# 	memory_access
# End time: 23:07:09 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/pipeline_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:07:09 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/pipeline_controller.sv 
# -- Compiling module pipeline_controller
# 
# Top level modules:
# 	pipeline_controller
# End time: 23:07:09 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/pipeline_registers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:07:09 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/pipeline_registers.sv 
# -- Compiling module pipeline_registers
# 
# Top level modules:
# 	pipeline_registers
# End time: 23:07:09 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:07:09 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv 
# -- Compiling module regnum_to_values_to_alu
# ** Warning: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv(4): (vlog-13314) Defaulting port 'gprc' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv(6): (vlog-13314) Defaulting port 'src_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv(7): (vlog-13314) Defaulting port 'dst_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	regnum_to_values_to_alu
# End time: 23:07:09 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:07:09 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv 
# -- Compiling module XM23
# 
# Top level modules:
# 	XM23
# End time: 23:07:09 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.XM23
# Loading work.decode_stage
# Loading work.pipeline_registers
# Loading work.pipeline_controller
# Loading work.regnum_to_values_to_alu
# Loading work.alu
# Loading work.alu_AND
# Loading work.alu_OR
# Loading work.alu_XOR
# Loading work.alu_BIT
# Loading work.alu_BIC
# Loading work.alu_BIS
# Loading work.alu_ADD
# Loading work.alu_SUB
# Loading work.alu_ADDC
# Loading work.alu_SUBC
# Loading work.alu_DADD
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pipeline'.  Expected 52, found 29.
#    Time: 0 ps  Iteration: 0  Instance: /XM23/pipeline File: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv Line: 111
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'stall_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'fetch_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'CEX'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'reg_write_enable'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'reg_write_select'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'reg_write_value'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'p_reg'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'WB_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'SLP_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'N_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'Z_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'C_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'V_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'PRPO_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'DEC_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'INC_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'PR_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'F_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'T_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'SA_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'OFF_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'B_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'exec_result_o'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'controller'.  Expected 15, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /XM23/controller File: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv Line: 154
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'stage_3_dep'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'stage_4_dep'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'three_msb'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'thirteen_lsb'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'PC_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'PSW_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'PC_next'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'LBPC'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'LBPSW'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'display_stage'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'led'.
force -freeze sim:/XM23/clk_in 0 0, 1 {50 ps} -r 100
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
run
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:09:36 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:09:36 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_ADD.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:09:36 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_ADD.sv 
# -- Compiling module alu_ADD
# 
# Top level modules:
# 	alu_ADD
# End time: 23:09:36 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_ADDC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:09:36 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_ADDC.sv 
# -- Compiling module alu_ADDC
# 
# Top level modules:
# 	alu_ADDC
# End time: 23:09:36 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_AND.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:09:36 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_AND.sv 
# -- Compiling module alu_AND
# 
# Top level modules:
# 	alu_AND
# End time: 23:09:36 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_BIC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:09:36 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_BIC.sv 
# -- Compiling module alu_BIC
# 
# Top level modules:
# 	alu_BIC
# End time: 23:09:36 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_BIS.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:09:36 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_BIS.sv 
# -- Compiling module alu_BIS
# 
# Top level modules:
# 	alu_BIS
# End time: 23:09:36 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_BIT.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:09:36 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_BIT.sv 
# -- Compiling module alu_BIT
# 
# Top level modules:
# 	alu_BIT
# End time: 23:09:36 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_DADD.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:09:36 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_DADD.sv 
# -- Compiling module alu_DADD
# 
# Top level modules:
# 	alu_DADD
# End time: 23:09:36 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_OR.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:09:36 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_OR.sv 
# -- Compiling module alu_OR
# 
# Top level modules:
# 	alu_OR
# End time: 23:09:36 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_SUB.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:09:36 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_SUB.sv 
# -- Compiling module alu_SUB
# 
# Top level modules:
# 	alu_SUB
# End time: 23:09:36 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_SUBC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:09:36 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_SUBC.sv 
# -- Compiling module alu_SUBC
# 
# Top level modules:
# 	alu_SUBC
# End time: 23:09:37 on Sep 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_top_level.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:09:37 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_top_level.sv 
# -- Compiling module alu_top_level
# 
# Top level modules:
# 	alu_top_level
# End time: 23:09:37 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_XOR.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:09:37 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_XOR.sv 
# -- Compiling module alu_XOR
# 
# Top level modules:
# 	alu_XOR
# End time: 23:09:37 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:09:37 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv 
# -- Compiling module decode_stage
# ** Warning: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv(90): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	decode_stage
# End time: 23:09:37 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/memory_access.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:09:37 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/memory_access.sv 
# -- Compiling module memory_access
# 
# Top level modules:
# 	memory_access
# End time: 23:09:37 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/pipeline_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:09:37 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/pipeline_controller.sv 
# -- Compiling module pipeline_controller
# 
# Top level modules:
# 	pipeline_controller
# End time: 23:09:37 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/pipeline_registers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:09:37 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/pipeline_registers.sv 
# -- Compiling module pipeline_registers
# 
# Top level modules:
# 	pipeline_registers
# End time: 23:09:37 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:09:37 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv 
# -- Compiling module regnum_to_values_to_alu
# ** Warning: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv(4): (vlog-13314) Defaulting port 'gprc' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv(6): (vlog-13314) Defaulting port 'src_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv(7): (vlog-13314) Defaulting port 'dst_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	regnum_to_values_to_alu
# End time: 23:09:37 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:09:37 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv 
# -- Compiling module XM23
# 
# Top level modules:
# 	XM23
# End time: 23:09:37 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.XM23
# Loading work.decode_stage
# Loading work.pipeline_registers
# Loading work.pipeline_controller
# Loading work.regnum_to_values_to_alu
# Loading work.alu
# Loading work.alu_AND
# Loading work.alu_OR
# Loading work.alu_XOR
# Loading work.alu_BIT
# Loading work.alu_BIC
# Loading work.alu_BIS
# Loading work.alu_ADD
# Loading work.alu_SUB
# Loading work.alu_ADDC
# Loading work.alu_SUBC
# Loading work.alu_DADD
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pipeline'.  Expected 52, found 29.
#    Time: 0 ps  Iteration: 0  Instance: /XM23/pipeline File: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv Line: 111
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'stall_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'fetch_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'CEX'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'reg_write_enable'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'reg_write_select'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'reg_write_value'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'p_reg'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'WB_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'SLP_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'N_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'Z_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'C_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'V_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'PRPO_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'DEC_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'INC_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'PR_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'F_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'T_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'SA_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'OFF_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'B_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'exec_result_o'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'controller'.  Expected 15, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /XM23/controller File: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv Line: 154
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'stage_3_dep'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'stage_4_dep'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'three_msb'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'thirteen_lsb'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'PC_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'PSW_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'PC_next'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'LBPC'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'LBPSW'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'display_stage'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'led'.
force -freeze sim:/XM23/clk_in 0 0, 1 {50 ps} -r 100
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
run
run
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:11:54 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:11:54 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_ADD.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:11:54 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_ADD.sv 
# -- Compiling module alu_ADD
# 
# Top level modules:
# 	alu_ADD
# End time: 23:11:54 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_ADDC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:11:54 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_ADDC.sv 
# -- Compiling module alu_ADDC
# 
# Top level modules:
# 	alu_ADDC
# End time: 23:11:54 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_AND.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:11:54 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_AND.sv 
# -- Compiling module alu_AND
# 
# Top level modules:
# 	alu_AND
# End time: 23:11:54 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_BIC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:11:54 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_BIC.sv 
# -- Compiling module alu_BIC
# 
# Top level modules:
# 	alu_BIC
# End time: 23:11:54 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_BIS.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:11:55 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_BIS.sv 
# -- Compiling module alu_BIS
# 
# Top level modules:
# 	alu_BIS
# End time: 23:11:55 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_BIT.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:11:55 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_BIT.sv 
# -- Compiling module alu_BIT
# 
# Top level modules:
# 	alu_BIT
# End time: 23:11:55 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_DADD.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:11:55 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_DADD.sv 
# -- Compiling module alu_DADD
# 
# Top level modules:
# 	alu_DADD
# End time: 23:11:55 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_OR.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:11:55 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_OR.sv 
# -- Compiling module alu_OR
# 
# Top level modules:
# 	alu_OR
# End time: 23:11:55 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_SUB.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:11:55 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_SUB.sv 
# -- Compiling module alu_SUB
# 
# Top level modules:
# 	alu_SUB
# End time: 23:11:55 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_SUBC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:11:55 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_SUBC.sv 
# -- Compiling module alu_SUBC
# 
# Top level modules:
# 	alu_SUBC
# End time: 23:11:55 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_top_level.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:11:55 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_top_level.sv 
# -- Compiling module alu_top_level
# 
# Top level modules:
# 	alu_top_level
# End time: 23:11:55 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_XOR.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:11:55 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_XOR.sv 
# -- Compiling module alu_XOR
# 
# Top level modules:
# 	alu_XOR
# End time: 23:11:55 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:11:55 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv 
# -- Compiling module decode_stage
# ** Warning: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv(90): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	decode_stage
# End time: 23:11:55 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/memory_access.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:11:55 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/memory_access.sv 
# -- Compiling module memory_access
# 
# Top level modules:
# 	memory_access
# End time: 23:11:55 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/pipeline_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:11:55 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/pipeline_controller.sv 
# -- Compiling module pipeline_controller
# 
# Top level modules:
# 	pipeline_controller
# End time: 23:11:55 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/pipeline_registers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:11:56 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/pipeline_registers.sv 
# -- Compiling module pipeline_registers
# 
# Top level modules:
# 	pipeline_registers
# End time: 23:11:56 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:11:56 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv 
# -- Compiling module regnum_to_values_to_alu
# ** Warning: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv(4): (vlog-13314) Defaulting port 'gprc' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv(6): (vlog-13314) Defaulting port 'src_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv(7): (vlog-13314) Defaulting port 'dst_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	regnum_to_values_to_alu
# End time: 23:11:56 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:11:56 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv 
# -- Compiling module XM23
# 
# Top level modules:
# 	XM23
# End time: 23:11:56 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.XM23
# Loading work.decode_stage
# Loading work.pipeline_registers
# Loading work.pipeline_controller
# Loading work.regnum_to_values_to_alu
# Loading work.alu
# Loading work.alu_AND
# Loading work.alu_OR
# Loading work.alu_XOR
# Loading work.alu_BIT
# Loading work.alu_BIC
# Loading work.alu_BIS
# Loading work.alu_ADD
# Loading work.alu_SUB
# Loading work.alu_ADDC
# Loading work.alu_SUBC
# Loading work.alu_DADD
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pipeline'.  Expected 52, found 29.
#    Time: 0 ps  Iteration: 0  Instance: /XM23/pipeline File: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv Line: 111
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'stall_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'fetch_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'CEX'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'reg_write_enable'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'reg_write_select'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'reg_write_value'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'p_reg'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'WB_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'SLP_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'N_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'Z_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'C_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'V_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'PRPO_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'DEC_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'INC_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'PR_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'F_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'T_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'SA_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'OFF_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'B_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'exec_result_o'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'controller'.  Expected 15, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /XM23/controller File: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv Line: 154
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'stage_3_dep'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'stage_4_dep'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'three_msb'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'thirteen_lsb'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'PC_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'PSW_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'PC_next'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'LBPC'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'LBPSW'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'display_stage'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'led'.
force -freeze sim:/XM23/clk_in 0 0, 1 {50 ps} -r 100
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:14:08 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:14:08 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_ADD.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:14:08 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_ADD.sv 
# -- Compiling module alu_ADD
# 
# Top level modules:
# 	alu_ADD
# End time: 23:14:08 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_ADDC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:14:08 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_ADDC.sv 
# -- Compiling module alu_ADDC
# 
# Top level modules:
# 	alu_ADDC
# End time: 23:14:08 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_AND.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:14:08 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_AND.sv 
# -- Compiling module alu_AND
# 
# Top level modules:
# 	alu_AND
# End time: 23:14:08 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_BIC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:14:08 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_BIC.sv 
# -- Compiling module alu_BIC
# 
# Top level modules:
# 	alu_BIC
# End time: 23:14:08 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_BIS.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:14:08 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_BIS.sv 
# -- Compiling module alu_BIS
# 
# Top level modules:
# 	alu_BIS
# End time: 23:14:08 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_BIT.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:14:08 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_BIT.sv 
# -- Compiling module alu_BIT
# 
# Top level modules:
# 	alu_BIT
# End time: 23:14:08 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_DADD.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:14:08 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_DADD.sv 
# -- Compiling module alu_DADD
# 
# Top level modules:
# 	alu_DADD
# End time: 23:14:08 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_OR.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:14:08 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_OR.sv 
# -- Compiling module alu_OR
# 
# Top level modules:
# 	alu_OR
# End time: 23:14:09 on Sep 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_SUB.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:14:09 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_SUB.sv 
# -- Compiling module alu_SUB
# 
# Top level modules:
# 	alu_SUB
# End time: 23:14:09 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_SUBC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:14:09 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_SUBC.sv 
# -- Compiling module alu_SUBC
# 
# Top level modules:
# 	alu_SUBC
# End time: 23:14:09 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_top_level.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:14:09 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_top_level.sv 
# -- Compiling module alu_top_level
# 
# Top level modules:
# 	alu_top_level
# End time: 23:14:09 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_XOR.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:14:09 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_XOR.sv 
# -- Compiling module alu_XOR
# 
# Top level modules:
# 	alu_XOR
# End time: 23:14:09 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:14:09 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv 
# -- Compiling module decode_stage
# ** Warning: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv(90): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	decode_stage
# End time: 23:14:09 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/memory_access.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:14:09 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/memory_access.sv 
# -- Compiling module memory_access
# 
# Top level modules:
# 	memory_access
# End time: 23:14:09 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/pipeline_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:14:09 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/pipeline_controller.sv 
# -- Compiling module pipeline_controller
# 
# Top level modules:
# 	pipeline_controller
# End time: 23:14:09 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/pipeline_registers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:14:09 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/pipeline_registers.sv 
# -- Compiling module pipeline_registers
# 
# Top level modules:
# 	pipeline_registers
# End time: 23:14:09 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:14:09 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv 
# -- Compiling module regnum_to_values_to_alu
# ** Warning: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv(4): (vlog-13314) Defaulting port 'gprc' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv(6): (vlog-13314) Defaulting port 'src_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv(7): (vlog-13314) Defaulting port 'dst_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	regnum_to_values_to_alu
# End time: 23:14:09 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:14:09 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv 
# -- Compiling module XM23
# 
# Top level modules:
# 	XM23
# End time: 23:14:09 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.XM23
# Loading work.decode_stage
# Loading work.pipeline_registers
# Loading work.pipeline_controller
# Loading work.regnum_to_values_to_alu
# Loading work.alu
# Loading work.alu_AND
# Loading work.alu_OR
# Loading work.alu_XOR
# Loading work.alu_BIT
# Loading work.alu_BIC
# Loading work.alu_BIS
# Loading work.alu_ADD
# Loading work.alu_SUB
# Loading work.alu_ADDC
# Loading work.alu_SUBC
# Loading work.alu_DADD
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pipeline'.  Expected 52, found 29.
#    Time: 0 ps  Iteration: 0  Instance: /XM23/pipeline File: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv Line: 111
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'stall_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'fetch_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'CEX'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'reg_write_enable'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'reg_write_select'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'reg_write_value'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'p_reg'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'WB_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'SLP_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'N_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'Z_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'C_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'V_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'PRPO_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'DEC_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'INC_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'PR_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'F_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'T_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'SA_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'OFF_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'B_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'exec_result_o'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'controller'.  Expected 15, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /XM23/controller File: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv Line: 154
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'stage_3_dep'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'stage_4_dep'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'three_msb'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'thirteen_lsb'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'PC_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'PSW_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'PC_next'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'LBPC'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'LBPSW'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'display_stage'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'led'.
force -freeze sim:/XM23/clk_in 0 0, 1 {50 ps} -r 100
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:27 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:17:27 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_ADD.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:27 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_ADD.sv 
# -- Compiling module alu_ADD
# 
# Top level modules:
# 	alu_ADD
# End time: 23:17:27 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_ADDC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:27 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_ADDC.sv 
# -- Compiling module alu_ADDC
# 
# Top level modules:
# 	alu_ADDC
# End time: 23:17:27 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_AND.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:27 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_AND.sv 
# -- Compiling module alu_AND
# 
# Top level modules:
# 	alu_AND
# End time: 23:17:27 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_BIC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:27 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_BIC.sv 
# -- Compiling module alu_BIC
# 
# Top level modules:
# 	alu_BIC
# End time: 23:17:27 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_BIS.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:27 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_BIS.sv 
# -- Compiling module alu_BIS
# 
# Top level modules:
# 	alu_BIS
# End time: 23:17:28 on Sep 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_BIT.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:28 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_BIT.sv 
# -- Compiling module alu_BIT
# 
# Top level modules:
# 	alu_BIT
# End time: 23:17:28 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_DADD.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:28 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_DADD.sv 
# -- Compiling module alu_DADD
# 
# Top level modules:
# 	alu_DADD
# End time: 23:17:28 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_OR.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:28 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_OR.sv 
# -- Compiling module alu_OR
# 
# Top level modules:
# 	alu_OR
# End time: 23:17:28 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_SUB.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:28 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_SUB.sv 
# -- Compiling module alu_SUB
# 
# Top level modules:
# 	alu_SUB
# End time: 23:17:28 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_SUBC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:28 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_SUBC.sv 
# -- Compiling module alu_SUBC
# 
# Top level modules:
# 	alu_SUBC
# End time: 23:17:28 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_top_level.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:28 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_top_level.sv 
# -- Compiling module alu_top_level
# 
# Top level modules:
# 	alu_top_level
# End time: 23:17:28 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_XOR.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:28 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_XOR.sv 
# -- Compiling module alu_XOR
# 
# Top level modules:
# 	alu_XOR
# End time: 23:17:28 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:28 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv 
# -- Compiling module decode_stage
# ** Warning: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv(90): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	decode_stage
# End time: 23:17:28 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/memory_access.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:28 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/memory_access.sv 
# -- Compiling module memory_access
# 
# Top level modules:
# 	memory_access
# End time: 23:17:28 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/pipeline_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:28 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/pipeline_controller.sv 
# -- Compiling module pipeline_controller
# 
# Top level modules:
# 	pipeline_controller
# End time: 23:17:29 on Sep 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/pipeline_registers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:29 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/pipeline_registers.sv 
# -- Compiling module pipeline_registers
# 
# Top level modules:
# 	pipeline_registers
# End time: 23:17:29 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:29 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv 
# -- Compiling module regnum_to_values_to_alu
# ** Warning: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv(4): (vlog-13314) Defaulting port 'gprc' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv(6): (vlog-13314) Defaulting port 'src_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv(7): (vlog-13314) Defaulting port 'dst_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	regnum_to_values_to_alu
# End time: 23:17:29 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:29 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv 
# -- Compiling module XM23
# 
# Top level modules:
# 	XM23
# End time: 23:17:29 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.XM23
# Loading work.decode_stage
# Loading work.pipeline_registers
# Loading work.pipeline_controller
# Loading work.regnum_to_values_to_alu
# Loading work.alu
# Loading work.alu_AND
# Loading work.alu_OR
# Loading work.alu_XOR
# Loading work.alu_BIT
# Loading work.alu_BIC
# Loading work.alu_BIS
# Loading work.alu_ADD
# Loading work.alu_SUB
# Loading work.alu_ADDC
# Loading work.alu_SUBC
# Loading work.alu_DADD
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pipeline'.  Expected 52, found 29.
#    Time: 0 ps  Iteration: 0  Instance: /XM23/pipeline File: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv Line: 111
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'stall_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'fetch_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'CEX'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'reg_write_enable'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'reg_write_select'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'reg_write_value'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'p_reg'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'WB_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'SLP_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'N_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'Z_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'C_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'V_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'PRPO_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'DEC_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'INC_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'PR_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'F_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'T_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'SA_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'OFF_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'B_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'exec_result_o'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'controller'.  Expected 15, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /XM23/controller File: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv Line: 154
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'stage_3_dep'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'stage_4_dep'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'three_msb'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'thirteen_lsb'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'PC_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'PSW_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'PC_next'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'LBPC'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'LBPSW'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'display_stage'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'led'.
force -freeze sim:/XM23/clk_in 0 0, 1 {50 ps} -r 100
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:25 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:23:25 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_ADD.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:25 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_ADD.sv 
# -- Compiling module alu_ADD
# 
# Top level modules:
# 	alu_ADD
# End time: 23:23:25 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_ADDC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:25 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_ADDC.sv 
# -- Compiling module alu_ADDC
# 
# Top level modules:
# 	alu_ADDC
# End time: 23:23:25 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_AND.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:25 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_AND.sv 
# -- Compiling module alu_AND
# 
# Top level modules:
# 	alu_AND
# End time: 23:23:25 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_BIC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:25 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_BIC.sv 
# -- Compiling module alu_BIC
# 
# Top level modules:
# 	alu_BIC
# End time: 23:23:25 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_BIS.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:25 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_BIS.sv 
# -- Compiling module alu_BIS
# 
# Top level modules:
# 	alu_BIS
# End time: 23:23:25 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_BIT.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:25 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_BIT.sv 
# -- Compiling module alu_BIT
# 
# Top level modules:
# 	alu_BIT
# End time: 23:23:25 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_DADD.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:25 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_DADD.sv 
# -- Compiling module alu_DADD
# 
# Top level modules:
# 	alu_DADD
# End time: 23:23:26 on Sep 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_OR.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:26 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_OR.sv 
# -- Compiling module alu_OR
# 
# Top level modules:
# 	alu_OR
# End time: 23:23:26 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_SUB.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:26 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_SUB.sv 
# -- Compiling module alu_SUB
# 
# Top level modules:
# 	alu_SUB
# End time: 23:23:26 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_SUBC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:26 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_SUBC.sv 
# -- Compiling module alu_SUBC
# 
# Top level modules:
# 	alu_SUBC
# End time: 23:23:26 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_top_level.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:26 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_top_level.sv 
# -- Compiling module alu_top_level
# 
# Top level modules:
# 	alu_top_level
# End time: 23:23:26 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_XOR.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:26 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/alu_XOR.sv 
# -- Compiling module alu_XOR
# 
# Top level modules:
# 	alu_XOR
# End time: 23:23:26 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:26 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv 
# -- Compiling module decode_stage
# ** Warning: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/decode_stage.sv(90): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	decode_stage
# End time: 23:23:26 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/memory_access.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:26 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/memory_access.sv 
# -- Compiling module memory_access
# 
# Top level modules:
# 	memory_access
# End time: 23:23:26 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/pipeline_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:26 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/pipeline_controller.sv 
# -- Compiling module pipeline_controller
# 
# Top level modules:
# 	pipeline_controller
# End time: 23:23:26 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/pipeline_registers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:26 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/pipeline_registers.sv 
# -- Compiling module pipeline_registers
# 
# Top level modules:
# 	pipeline_registers
# End time: 23:23:26 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:26 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv 
# -- Compiling module regnum_to_values_to_alu
# ** Warning: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv(4): (vlog-13314) Defaulting port 'gprc' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv(6): (vlog-13314) Defaulting port 'src_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/regnum_to_values_to_alu.sv(7): (vlog-13314) Defaulting port 'dst_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	regnum_to_values_to_alu
# End time: 23:23:27 on Sep 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
vlog -reportprogress 300 -work work {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:27 on Sep 29,2024
# vlog -reportprogress 300 -work work C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv 
# -- Compiling module XM23
# 
# Top level modules:
# 	XM23
# End time: 23:23:27 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.XM23
# Loading work.decode_stage
# Loading work.pipeline_registers
# Loading work.pipeline_controller
# Loading work.regnum_to_values_to_alu
# Loading work.alu
# Loading work.alu_AND
# Loading work.alu_OR
# Loading work.alu_XOR
# Loading work.alu_BIT
# Loading work.alu_BIC
# Loading work.alu_BIS
# Loading work.alu_ADD
# Loading work.alu_SUB
# Loading work.alu_ADDC
# Loading work.alu_SUBC
# Loading work.alu_DADD
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pipeline'.  Expected 52, found 30.
#    Time: 0 ps  Iteration: 0  Instance: /XM23/pipeline File: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv Line: 111
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'fetch_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'CEX'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'reg_write_enable'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'reg_write_select'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'reg_write_value'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'p_reg'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'WB_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'SLP_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'N_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'Z_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'C_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'V_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'PRPO_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'DEC_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'INC_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'PR_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'F_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'T_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'SA_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'OFF_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'B_o'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(111): [TFMPC] - Missing connection for port 'exec_result_o'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'controller'.  Expected 13, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /XM23/controller File: C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv Line: 154
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'three_msb'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'thirteen_lsb'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'PC_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'PSW_in'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'PC_next'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'LBPC'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'LBPSW'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'display_stage'.
# ** Warning: (vsim-3722) C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/XM23.sv(154): [TFMPC] - Missing connection for port 'led'.
add wave -position 3  sim:/XM23/controller/stall
force -freeze sim:/XM23/clk_in 0 0, 1 {50 ps} -r 100
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/romes/OneDrive - Dalhousie University/Desktop/Dal/SYP - actual project/XM23-CPU/FPGA/simulation/modelsim/wave.do}
# End time: 23:25:50 on Sep 29,2024, Elapsed time: 0:45:17
# Errors: 0, Warnings: 33
