ISim log file
Running: D:\Dropbox\Codespace\PMIPS\sub1\testbench5_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/Dropbox/Codespace/PMIPS/sub1/testbench5_isim_beh.wdb 
ISim P.68d (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "D:/Dropbox/Codespace/PMIPS/Temp/PMIPSL0.V" Line 136.  For instance comp/hzc/, width 1 of formal port EXMEMRegDst is not equal to width 2 of actual variable EXMEMRegDst. 
WARNING: File "D:/Dropbox/Codespace/PMIPS/Temp/PMIPSL0.V" Line 104.  For instance comp/hzc/, width 1 of formal port IDEXRegDst is not equal to width 2 of actual variable IDEXRegDst. 
WARNING: File "D:/Dropbox/Codespace/PMIPS/Temp/PMIPSL0.V" Line 147.  For instance comp/RegDstMux/, width 1 of formal port select is not equal to width 2 of actual variable MEMWBRegDst. 
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.

IO[display,switch0,switch1]

IMEM[PC,Instr]

DMEM[address, rdata, wdata]

ALU[result]

Signals[clock,reset,time]
Finished circuit initialization process.
IMEM[    x,xxxxxxxxxxxxxxxx] DMEM[    x,    0,    x] ALU[    x] Signals[0,1,0], PCSrc:[x], PCStall:[1], Flush: x, IFID:xxxxxxxxxxxxxxxx, IDEX: xxxxxxxxxxxxxxxx, EXMEM:xxxxxxxxxxxxxxxx, Write:x, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: x, Code:  2, WriteData:     x, WriteRegister: x, Branch:    x
IMEM[    0,0110000100000011] DMEM[    x,    0,    0] ALU[    0] Signals[1,1,1], PCSrc:[0], PCStall:[1], Flush: x, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: x, Code:  2, WriteData:     x, WriteRegister: x, Branch:    0
IMEM[    0,0110000100000011] DMEM[    x,    0,    0] ALU[    0] Signals[0,0,2], PCSrc:[0], PCStall:[0], Flush: x, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: x, Code:  3, WriteData:     x, WriteRegister: x, Branch:    0
IMEM[    2,0110001010100000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,3], PCSrc:[0], PCStall:[0], Flush: x, IFID:0110000100000011, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: x, Code:  3, WriteData:     x, WriteRegister: 0, Branch:    3
IMEM[    2,0110001010100000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,4], PCSrc:[0], PCStall:[0], Flush: x, IFID:0110000100000011, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: x, Code:  3, WriteData:     x, WriteRegister: 0, Branch:    3
IMEM[    4,1101010100100010] DMEM[    0,    0,    0] ALU[    3] Signals[1,0,5], PCSrc:[0], PCStall:[0], Flush: x, IFID:0110001010100000, IDEX: 0110000100000011, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: x, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   32
IMEM[    4,1101010100100010] DMEM[    0,    0,    0] ALU[    3] Signals[0,0,6], PCSrc:[0], PCStall:[0], Flush: x, IFID:0110001010100000, IDEX: 0110000100000011, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: x, Code:  2, WriteData:     0, WriteRegister: 0, Branch:   32
IMEM[    6,1011011000100010] DMEM[    3,    0,    x] ALU[   32] Signals[1,0,7], PCSrc:[0], PCStall:[0], Flush: x, IFID:1101010100100010, IDEX: 0110001010100000, EXMEM:0110000100000011, Write:0, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000000000, Predict Stage: x, Code:  2, WriteData:     0, WriteRegister: 0, Branch:   34
IMEM[    6,1011011000100010] DMEM[    3,    0,    x] ALU[   32] Signals[0,0,8], PCSrc:[0], PCStall:[0], Flush: x, IFID:1101010100100010, IDEX: 0110001010100000, EXMEM:0110000100000011, Write:0, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000000000, Predict Stage: x, Code:  1, WriteData:     0, WriteRegister: 0, Branch:   34
IMEM[    8,0111001000000101] DMEM[   32,    0,    x] ALU[    x] Signals[1,0,9], PCSrc:[0], PCStall:[0], Flush: x, IFID:1011011000100010, IDEX: 1101010100100010, EXMEM:0110001010100000, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: x, Code:  1, WriteData:     3, WriteRegister: 2, Branch:   34
IMEM[    8,0111001000000101] DMEM[   32,    0,    x] ALU[    x] Signals[0,0,10], PCSrc:[0], PCStall:[0], Flush: x, IFID:1011011000100010, IDEX: 1101010100100010, EXMEM:0110001010100000, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: x, Code:  7, WriteData:     3, WriteRegister: 2, Branch:   34
IMEM[   10,1101011000100010] DMEM[    x,    0,    x] ALU[    x] Signals[1,0,11], PCSrc:[0], PCStall:[0], Flush: x, IFID:0111001000000101, IDEX: 1011011000100010, EXMEM:1101010100100010, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: x, Code:  7, WriteData:    32, WriteRegister: 5, Branch:    5
IMEM[   10,1101011000100010] DMEM[    x,    0,    x] ALU[    x] Signals[0,0,12], PCSrc:[0], PCStall:[0], Flush: x, IFID:0111001000000101, IDEX: 1011011000100010, EXMEM:1101010100100010, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: x, Code:  2, WriteData:    32, WriteRegister: 5, Branch:    5
IMEM[   12,1011011000100010] DMEM[    x,    0,    x] ALU[    x] Signals[1,0,13], PCSrc:[0], PCStall:[0], Flush: x, IFID:1101011000100010, IDEX: 0111001000000101, EXMEM:1011011000100010, Write:0, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: x, Code:  2, WriteData:     x, WriteRegister: 2, Branch:   34
IMEM[   12,1011011000100010] DMEM[    x,    0,    x] ALU[    x] Signals[0,0,14], PCSrc:[0], PCStall:[0], Flush: x, IFID:1101011000100010, IDEX: 0111001000000101, EXMEM:1011011000100010, Write:0, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: x, Code:  1, WriteData:     x, WriteRegister: 2, Branch:   34
IMEM[   14,0111001000000010] DMEM[    x,    0,    x] ALU[   66] Signals[1,0,15], PCSrc:[0], PCStall:[0], Flush: x, IFID:1011011000100010, IDEX: 1101011000100010, EXMEM:0111001000000101, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000100000, Predict Stage: x, Code:  1, WriteData:     0, WriteRegister: 4, Branch:   34
IMEM[   14,0111001000000010] DMEM[    x,    0,    x] ALU[   66] Signals[0,0,16], PCSrc:[0], PCStall:[0], Flush: x, IFID:1011011000100010, IDEX: 1101011000100010, EXMEM:0111001000000101, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000100000, Predict Stage: x, Code:  7, WriteData:     0, WriteRegister: 4, Branch:   34
IMEM[   16,0100000001110111] DMEM[   66,    0,    x] ALU[   66] Signals[1,0,17], PCSrc:[0], PCStall:[0], Flush: x, IFID:0111001000000010, IDEX: 1011011000100010, EXMEM:1101011000100010, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000100000, Predict Stage: x, Code:  7, WriteData:     x, WriteRegister: 4, Branch:    2
IMEM[   16,0100000001110111] DMEM[   66,    0,    x] ALU[   66] Signals[0,0,18], PCSrc:[0], PCStall:[0], Flush: x, IFID:0111001000000010, IDEX: 1011011000100010, EXMEM:1101011000100010, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000100000, Predict Stage: x, Code:  2, WriteData:     x, WriteRegister: 4, Branch:    2
IMEM[   18,0110000010000011] DMEM[   66,    x,    0] ALU[    x] Signals[1,0,19], PCSrc:[0], PCStall:[0], Flush: x, IFID:0100000001110111, IDEX: 0111001000000010, EXMEM:1011011000100010, Write:0, DATA:0000000000000000, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: x, Code:  2, WriteData:    66, WriteRegister: 4, Branch:65527
IMEM[   18,0110000010000011] DMEM[   66,    x,    0] ALU[    x] Signals[0,0,20], PCSrc:[0], PCStall:[0], Flush: x, IFID:0100000001110111, IDEX: 0111001000000010, EXMEM:1011011000100010, Write:0, DATA:0000000000000000, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: x, Code: 15, WriteData:    66, WriteRegister: 4, Branch:65527
IMEM[   20,0110000010000011] DMEM[    x,    0,    x] ALU[    0] Signals[1,0,21], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110000010000011, IDEX: 0100000001110111, EXMEM:0111001000000010, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000000000, Predict Stage: 1, Code: 15, WriteData:     x, WriteRegister: 4, Branch:    3
IMEM[   20,0110000010000011] DMEM[    x,    0,    x] ALU[    0] Signals[0,0,22], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110000010000011, IDEX: 0100000001110111, EXMEM:0111001000000010, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000000000, Predict Stage: 1, Code:  7, WriteData:     x, WriteRegister: 4, Branch:    3
IMEM[   22,0110000010000011] DMEM[    0,    0,    0] ALU[    3] Signals[1,0,23], PCSrc:[1], PCStall:[0], Flush: 1, IFID:0110000010000011, IDEX: 0110000010000011, EXMEM:0100000001110111, Write:1, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 2, Code:  7, WriteData:     x, WriteRegister: 4, Branch:    3
IMEM[   22,0110000010000011] DMEM[    0,    0,    0] ALU[    3] Signals[0,0,24], PCSrc:[1], PCStall:[0], Flush: 1, IFID:0110000010000011, IDEX: 0110000010000011, EXMEM:0100000001110111, Write:1, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 2, Code:  2, WriteData:     x, WriteRegister: 4, Branch:    3
IMEM[   26,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,25], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  2, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   26,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,26], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   28,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,27], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   28,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,28], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   30,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,29], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   30,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,30], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   32,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,31], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   32,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,32], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   34,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,33], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   34,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,34], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   36,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,35], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   36,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,36], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   38,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,37], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   38,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,38], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   40,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,39], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   40,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,40], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   42,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,41], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   42,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,42], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   44,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,43], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   44,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,44], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   46,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,45], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   46,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,46], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   48,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,47], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   48,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,48], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   50,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,49], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   50,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,50], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   52,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,51], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   52,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,52], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   54,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,53], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   54,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,54], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   56,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,55], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   56,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,56], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   58,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,57], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   58,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,58], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   60,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,59], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   60,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,60], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   62,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,61], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   62,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,62], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   64,0110000100000011] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,63], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   64,0110000100000011] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,64], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   66,0110001010100000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,65], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110000100000011, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    3
IMEM[   66,0110001010100000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,66], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110000100000011, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    3
IMEM[   68,1101010100100010] DMEM[    0,    0,    0] ALU[    3] Signals[1,0,67], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110001010100000, IDEX: 0110000100000011, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   32
IMEM[   68,1101010100100010] DMEM[    0,    0,    0] ALU[    3] Signals[0,0,68], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110001010100000, IDEX: 0110000100000011, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  2, WriteData:     0, WriteRegister: 0, Branch:   32
IMEM[   70,1011011000100010] DMEM[    3,    0,    3] ALU[   32] Signals[1,0,69], PCSrc:[0], PCStall:[0], Flush: 0, IFID:1101010100100010, IDEX: 0110001010100000, EXMEM:0110000100000011, Write:0, DATA:0000000000000011, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  2, WriteData:     0, WriteRegister: 0, Branch:   34
IMEM[   70,1011011000100010] DMEM[    3,    0,    3] ALU[   32] Signals[0,0,70], PCSrc:[0], PCStall:[0], Flush: 0, IFID:1101010100100010, IDEX: 0110001010100000, EXMEM:0110000100000011, Write:0, DATA:0000000000000011, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  1, WriteData:     0, WriteRegister: 0, Branch:   34
IMEM[   72,0111001000000101] DMEM[   32,    0,   32] ALU[   66] Signals[1,0,71], PCSrc:[0], PCStall:[0], Flush: 0, IFID:1011011000100010, IDEX: 1101010100100010, EXMEM:0110001010100000, Write:1, DATA:0000000000100000, EXMEMALUOUT:0000000000100000, Predict Stage: 0, Code:  1, WriteData:     3, WriteRegister: 2, Branch:   34
IMEM[   72,0111001000000101] DMEM[   32,    0,   32] ALU[   66] Signals[0,0,72], PCSrc:[0], PCStall:[0], Flush: 0, IFID:1011011000100010, IDEX: 1101010100100010, EXMEM:0110001010100000, Write:1, DATA:0000000000100000, EXMEMALUOUT:0000000000100000, Predict Stage: 0, Code:  7, WriteData:     3, WriteRegister: 2, Branch:   34
IMEM[   74,1101011000100010] DMEM[   66,    0,    3] ALU[   66] Signals[1,0,73], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0111001000000101, IDEX: 1011011000100010, EXMEM:1101010100100010, Write:1, DATA:0000000000000011, EXMEMALUOUT:0000000000100000, Predict Stage: 0, Code:  7, WriteData:    32, WriteRegister: 5, Branch:    5
IMEM[   74,1101011000100010] DMEM[   66,    0,    3] ALU[   66] Signals[0,0,74], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0111001000000101, IDEX: 1011011000100010, EXMEM:1101010100100010, Write:1, DATA:0000000000000011, EXMEMALUOUT:0000000000100000, Predict Stage: 0, Code:  2, WriteData:    32, WriteRegister: 5, Branch:    5
IMEM[   76,1011011000100010] DMEM[   66,    3,    x] ALU[    x] Signals[1,0,75], PCSrc:[0], PCStall:[0], Flush: 0, IFID:1101011000100010, IDEX: 0111001000000101, EXMEM:1011011000100010, Write:0, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: 0, Code:  2, WriteData:    66, WriteRegister: 2, Branch:   34
IMEM[   76,1011011000100010] DMEM[   66,    3,    x] ALU[    x] Signals[0,0,76], PCSrc:[0], PCStall:[0], Flush: 0, IFID:1101011000100010, IDEX: 0111001000000101, EXMEM:1011011000100010, Write:0, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: 0, Code:  1, WriteData:    66, WriteRegister: 2, Branch:   34
IMEM[   78,0111001000000010] DMEM[    x,    0,    x] ALU[   66] Signals[1,0,77], PCSrc:[0], PCStall:[0], Flush: 0, IFID:1011011000100010, IDEX: 1101011000100010, EXMEM:0111001000000101, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000100000, Predict Stage: 0, Code:  1, WriteData:     3, WriteRegister: 4, Branch:   34
IMEM[   78,0111001000000010] DMEM[    x,    0,    x] ALU[   66] Signals[0,0,78], PCSrc:[0], PCStall:[0], Flush: 0, IFID:1011011000100010, IDEX: 1101011000100010, EXMEM:0111001000000101, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000100000, Predict Stage: 0, Code:  7, WriteData:     3, WriteRegister: 4, Branch:   34
IMEM[   80,0100000001110111] DMEM[   66,    0,    x] ALU[   66] Signals[1,0,79], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0111001000000010, IDEX: 1011011000100010, EXMEM:1101011000100010, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000100000, Predict Stage: 0, Code:  7, WriteData:     x, WriteRegister: 4, Branch:    2
IMEM[   80,0100000001110111] DMEM[   66,    0,    x] ALU[   66] Signals[0,0,80], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0111001000000010, IDEX: 1011011000100010, EXMEM:1101011000100010, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000100000, Predict Stage: 0, Code:  2, WriteData:     x, WriteRegister: 4, Branch:    2
IMEM[   82,0110000010000011] DMEM[   66,    x,    3] ALU[    x] Signals[1,0,81], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0100000001110111, IDEX: 0111001000000010, EXMEM:1011011000100010, Write:0, DATA:0000000000000011, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: 0, Code:  2, WriteData:    66, WriteRegister: 4, Branch:65527
IMEM[   82,0110000010000011] DMEM[   66,    x,    3] ALU[    x] Signals[0,0,82], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0100000001110111, IDEX: 0111001000000010, EXMEM:1011011000100010, Write:0, DATA:0000000000000011, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: 0, Code: 15, WriteData:    66, WriteRegister: 4, Branch:65527
IMEM[   84,0110000010000011] DMEM[    x,    0,    x] ALU[    0] Signals[1,0,83], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110000010000011, IDEX: 0100000001110111, EXMEM:0111001000000010, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000000000, Predict Stage: 1, Code: 15, WriteData:     x, WriteRegister: 4, Branch:    3
IMEM[   84,0110000010000011] DMEM[    x,    0,    x] ALU[    0] Signals[0,0,84], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110000010000011, IDEX: 0100000001110111, EXMEM:0111001000000010, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000000000, Predict Stage: 1, Code:  7, WriteData:     x, WriteRegister: 4, Branch:    3
IMEM[   86,0110000010000011] DMEM[    0,    0,    0] ALU[    3] Signals[1,0,85], PCSrc:[1], PCStall:[0], Flush: 1, IFID:0110000010000011, IDEX: 0110000010000011, EXMEM:0100000001110111, Write:1, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 2, Code:  7, WriteData:     x, WriteRegister: 4, Branch:    3
Stopped at time : 86 ns : File "D:/Dropbox/Codespace/PMIPS/Temp/testbenchSubproject3.V" Line 61
ISim P.68d (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "D:/Dropbox/Codespace/PMIPS/Temp/PMIPSL0.V" Line 136.  For instance comp/hzc/, width 1 of formal port EXMEMRegDst is not equal to width 2 of actual variable EXMEMRegDst. 
WARNING: File "D:/Dropbox/Codespace/PMIPS/Temp/PMIPSL0.V" Line 104.  For instance comp/hzc/, width 1 of formal port IDEXRegDst is not equal to width 2 of actual variable IDEXRegDst. 
WARNING: File "D:/Dropbox/Codespace/PMIPS/Temp/PMIPSL0.V" Line 147.  For instance comp/RegDstMux/, width 1 of formal port select is not equal to width 2 of actual variable MEMWBRegDst. 
# run 1000 ns
Simulator is doing circuit initialization process.

IO[display,switch0,switch1]

IMEM[PC,Instr]

DMEM[address, rdata, wdata]

ALU[result]

Signals[clock,reset,time]
Finished circuit initialization process.
IMEM[    x,xxxxxxxxxxxxxxxx] DMEM[    x,    0,    x] ALU[    x] Signals[0,1,0], PCSrc:[x], PCStall:[1], Flush: x, IFID:xxxxxxxxxxxxxxxx, IDEX: xxxxxxxxxxxxxxxx, EXMEM:xxxxxxxxxxxxxxxx, Write:x, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: x, Code:  2, WriteData:     x, WriteRegister: x, Branch:    x
IMEM[    0,0110000100000011] DMEM[    x,    0,    0] ALU[    0] Signals[1,1,1], PCSrc:[0], PCStall:[1], Flush: x, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: x, Code:  2, WriteData:     x, WriteRegister: x, Branch:    0
IMEM[    0,0110000100000011] DMEM[    x,    0,    0] ALU[    0] Signals[0,0,2], PCSrc:[0], PCStall:[0], Flush: x, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: x, Code:  3, WriteData:     x, WriteRegister: x, Branch:    0
IMEM[    2,0110001010100000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,3], PCSrc:[0], PCStall:[0], Flush: x, IFID:0110000100000011, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: x, Code:  3, WriteData:     x, WriteRegister: 0, Branch:    0
IMEM[    2,0110001010100000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,4], PCSrc:[0], PCStall:[0], Flush: x, IFID:0110000100000011, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: x, Code:  3, WriteData:     x, WriteRegister: 0, Branch:    0
IMEM[    4,1101010100100010] DMEM[    0,    0,    0] ALU[    3] Signals[1,0,5], PCSrc:[0], PCStall:[0], Flush: x, IFID:0110001010100000, IDEX: 0110000100000011, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: x, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    3
IMEM[    4,1101010100100010] DMEM[    0,    0,    0] ALU[    3] Signals[0,0,6], PCSrc:[0], PCStall:[0], Flush: x, IFID:0110001010100000, IDEX: 0110000100000011, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: x, Code:  2, WriteData:     0, WriteRegister: 0, Branch:    3
IMEM[    6,1011011000100010] DMEM[    3,    0,    x] ALU[   32] Signals[1,0,7], PCSrc:[0], PCStall:[0], Flush: x, IFID:1101010100100010, IDEX: 0110001010100000, EXMEM:0110000100000011, Write:0, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000000000, Predict Stage: x, Code:  2, WriteData:     0, WriteRegister: 0, Branch:   32
IMEM[    6,1011011000100010] DMEM[    3,    0,    x] ALU[   32] Signals[0,0,8], PCSrc:[0], PCStall:[0], Flush: x, IFID:1101010100100010, IDEX: 0110001010100000, EXMEM:0110000100000011, Write:0, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000000000, Predict Stage: x, Code:  1, WriteData:     0, WriteRegister: 0, Branch:   32
IMEM[    8,0111001000000101] DMEM[   32,    0,    x] ALU[    x] Signals[1,0,9], PCSrc:[0], PCStall:[0], Flush: x, IFID:1011011000100010, IDEX: 1101010100100010, EXMEM:0110001010100000, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: x, Code:  1, WriteData:     3, WriteRegister: 2, Branch:   34
IMEM[    8,0111001000000101] DMEM[   32,    0,    x] ALU[    x] Signals[0,0,10], PCSrc:[0], PCStall:[0], Flush: x, IFID:1011011000100010, IDEX: 1101010100100010, EXMEM:0110001010100000, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: x, Code:  7, WriteData:     3, WriteRegister: 2, Branch:   34
IMEM[   10,1101011000100010] DMEM[    x,    0,    x] ALU[    x] Signals[1,0,11], PCSrc:[0], PCStall:[0], Flush: x, IFID:0111001000000101, IDEX: 1011011000100010, EXMEM:1101010100100010, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: x, Code:  7, WriteData:    32, WriteRegister: 5, Branch:   34
IMEM[   10,1101011000100010] DMEM[    x,    0,    x] ALU[    x] Signals[0,0,12], PCSrc:[0], PCStall:[0], Flush: x, IFID:0111001000000101, IDEX: 1011011000100010, EXMEM:1101010100100010, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: x, Code:  2, WriteData:    32, WriteRegister: 5, Branch:   34
IMEM[   12,1011011000100010] DMEM[    x,    0,    x] ALU[    x] Signals[1,0,13], PCSrc:[0], PCStall:[0], Flush: x, IFID:1101011000100010, IDEX: 0111001000000101, EXMEM:1011011000100010, Write:0, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: x, Code:  2, WriteData:     x, WriteRegister: 2, Branch:    5
IMEM[   12,1011011000100010] DMEM[    x,    0,    x] ALU[    x] Signals[0,0,14], PCSrc:[0], PCStall:[0], Flush: x, IFID:1101011000100010, IDEX: 0111001000000101, EXMEM:1011011000100010, Write:0, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: x, Code:  1, WriteData:     x, WriteRegister: 2, Branch:    5
IMEM[   14,0111001000000010] DMEM[    x,    0,    x] ALU[   66] Signals[1,0,15], PCSrc:[0], PCStall:[0], Flush: x, IFID:1011011000100010, IDEX: 1101011000100010, EXMEM:0111001000000101, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000100000, Predict Stage: x, Code:  1, WriteData:     0, WriteRegister: 4, Branch:   34
IMEM[   14,0111001000000010] DMEM[    x,    0,    x] ALU[   66] Signals[0,0,16], PCSrc:[0], PCStall:[0], Flush: x, IFID:1011011000100010, IDEX: 1101011000100010, EXMEM:0111001000000101, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000100000, Predict Stage: x, Code:  7, WriteData:     0, WriteRegister: 4, Branch:   34
IMEM[   16,0100000001110111] DMEM[   66,    0,    x] ALU[   66] Signals[1,0,17], PCSrc:[0], PCStall:[0], Flush: x, IFID:0111001000000010, IDEX: 1011011000100010, EXMEM:1101011000100010, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000100000, Predict Stage: x, Code:  7, WriteData:     x, WriteRegister: 4, Branch:   34
IMEM[   16,0100000001110111] DMEM[   66,    0,    x] ALU[   66] Signals[0,0,18], PCSrc:[0], PCStall:[0], Flush: x, IFID:0111001000000010, IDEX: 1011011000100010, EXMEM:1101011000100010, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000100000, Predict Stage: x, Code:  2, WriteData:     x, WriteRegister: 4, Branch:   34
IMEM[   18,0110000010000011] DMEM[   66,    x,    0] ALU[    x] Signals[1,0,19], PCSrc:[0], PCStall:[0], Flush: x, IFID:0100000001110111, IDEX: 0111001000000010, EXMEM:1011011000100010, Write:0, DATA:0000000000000000, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: x, Code:  2, WriteData:    66, WriteRegister: 4, Branch:    2
IMEM[   18,0110000010000011] DMEM[   66,    x,    0] ALU[    x] Signals[0,0,20], PCSrc:[0], PCStall:[0], Flush: x, IFID:0100000001110111, IDEX: 0111001000000010, EXMEM:1011011000100010, Write:0, DATA:0000000000000000, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: x, Code: 15, WriteData:    66, WriteRegister: 4, Branch:    2
IMEM[   20,0110000010000011] DMEM[    x,    0,    x] ALU[    0] Signals[1,0,21], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110000010000011, IDEX: 0100000001110111, EXMEM:0111001000000010, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000000000, Predict Stage: 1, Code: 15, WriteData:     x, WriteRegister: 4, Branch:65527
IMEM[   20,0110000010000011] DMEM[    x,    0,    x] ALU[    0] Signals[0,0,22], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110000010000011, IDEX: 0100000001110111, EXMEM:0111001000000010, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000000000, Predict Stage: 1, Code:  7, WriteData:     x, WriteRegister: 4, Branch:65527
IMEM[   22,0110000010000011] DMEM[    0,    0,    0] ALU[    3] Signals[1,0,23], PCSrc:[1], PCStall:[0], Flush: 1, IFID:0110000010000011, IDEX: 0110000010000011, EXMEM:0100000001110111, Write:1, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 2, Code:  7, WriteData:     x, WriteRegister: 4, Branch:    3
IMEM[   22,0110000010000011] DMEM[    0,    0,    0] ALU[    3] Signals[0,0,24], PCSrc:[1], PCStall:[0], Flush: 1, IFID:0110000010000011, IDEX: 0110000010000011, EXMEM:0100000001110111, Write:1, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 2, Code:  2, WriteData:     x, WriteRegister: 4, Branch:    3
IMEM[   26,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,25], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  2, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   26,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,26], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   28,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,27], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   28,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,28], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   30,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,29], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   30,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,30], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   32,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,31], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   32,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,32], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   34,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,33], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   34,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,34], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   36,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,35], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   36,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,36], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   38,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,37], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   38,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,38], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   40,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,39], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   40,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,40], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   42,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,41], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   42,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,42], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   44,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,43], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   44,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,44], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   46,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,45], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   46,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,46], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   48,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,47], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   48,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,48], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   50,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,49], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   50,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,50], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   52,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,51], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   52,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,52], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   54,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,53], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   54,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,54], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   56,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,55], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   56,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,56], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   58,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,57], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   58,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,58], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   60,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,59], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   60,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,60], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   62,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,61], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   62,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,62], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   64,0110000100000011] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,63], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   64,0110000100000011] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,64], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   66,0110001010100000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,65], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110000100000011, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   66,0110001010100000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,66], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110000100000011, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   68,1101010100100010] DMEM[    0,    0,    0] ALU[    3] Signals[1,0,67], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110001010100000, IDEX: 0110000100000011, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    3
IMEM[   68,1101010100100010] DMEM[    0,    0,    0] ALU[    3] Signals[0,0,68], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110001010100000, IDEX: 0110000100000011, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  2, WriteData:     0, WriteRegister: 0, Branch:    3
IMEM[   70,1011011000100010] DMEM[    3,    0,    3] ALU[   32] Signals[1,0,69], PCSrc:[0], PCStall:[0], Flush: 0, IFID:1101010100100010, IDEX: 0110001010100000, EXMEM:0110000100000011, Write:0, DATA:0000000000000011, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  2, WriteData:     0, WriteRegister: 0, Branch:   32
IMEM[   70,1011011000100010] DMEM[    3,    0,    3] ALU[   32] Signals[0,0,70], PCSrc:[0], PCStall:[0], Flush: 0, IFID:1101010100100010, IDEX: 0110001010100000, EXMEM:0110000100000011, Write:0, DATA:0000000000000011, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  1, WriteData:     0, WriteRegister: 0, Branch:   32
IMEM[   72,0111001000000101] DMEM[   32,    0,   32] ALU[   66] Signals[1,0,71], PCSrc:[0], PCStall:[0], Flush: 0, IFID:1011011000100010, IDEX: 1101010100100010, EXMEM:0110001010100000, Write:1, DATA:0000000000100000, EXMEMALUOUT:0000000000100000, Predict Stage: 0, Code:  1, WriteData:     3, WriteRegister: 2, Branch:   34
IMEM[   72,0111001000000101] DMEM[   32,    0,   32] ALU[   66] Signals[0,0,72], PCSrc:[0], PCStall:[0], Flush: 0, IFID:1011011000100010, IDEX: 1101010100100010, EXMEM:0110001010100000, Write:1, DATA:0000000000100000, EXMEMALUOUT:0000000000100000, Predict Stage: 0, Code:  7, WriteData:     3, WriteRegister: 2, Branch:   34
IMEM[   74,1101011000100010] DMEM[   66,    0,    3] ALU[   66] Signals[1,0,73], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0111001000000101, IDEX: 1011011000100010, EXMEM:1101010100100010, Write:1, DATA:0000000000000011, EXMEMALUOUT:0000000000100000, Predict Stage: 0, Code:  7, WriteData:    32, WriteRegister: 5, Branch:   34
IMEM[   74,1101011000100010] DMEM[   66,    0,    3] ALU[   66] Signals[0,0,74], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0111001000000101, IDEX: 1011011000100010, EXMEM:1101010100100010, Write:1, DATA:0000000000000011, EXMEMALUOUT:0000000000100000, Predict Stage: 0, Code:  2, WriteData:    32, WriteRegister: 5, Branch:   34
IMEM[   76,1011011000100010] DMEM[   66,    3,    x] ALU[    x] Signals[1,0,75], PCSrc:[0], PCStall:[0], Flush: 0, IFID:1101011000100010, IDEX: 0111001000000101, EXMEM:1011011000100010, Write:0, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: 0, Code:  2, WriteData:    66, WriteRegister: 2, Branch:    5
IMEM[   76,1011011000100010] DMEM[   66,    3,    x] ALU[    x] Signals[0,0,76], PCSrc:[0], PCStall:[0], Flush: 0, IFID:1101011000100010, IDEX: 0111001000000101, EXMEM:1011011000100010, Write:0, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: 0, Code:  1, WriteData:    66, WriteRegister: 2, Branch:    5
IMEM[   78,0111001000000010] DMEM[    x,    0,    x] ALU[   66] Signals[1,0,77], PCSrc:[0], PCStall:[0], Flush: 0, IFID:1011011000100010, IDEX: 1101011000100010, EXMEM:0111001000000101, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000100000, Predict Stage: 0, Code:  1, WriteData:     3, WriteRegister: 4, Branch:   34
IMEM[   78,0111001000000010] DMEM[    x,    0,    x] ALU[   66] Signals[0,0,78], PCSrc:[0], PCStall:[0], Flush: 0, IFID:1011011000100010, IDEX: 1101011000100010, EXMEM:0111001000000101, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000100000, Predict Stage: 0, Code:  7, WriteData:     3, WriteRegister: 4, Branch:   34
IMEM[   80,0100000001110111] DMEM[   66,    0,    x] ALU[   66] Signals[1,0,79], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0111001000000010, IDEX: 1011011000100010, EXMEM:1101011000100010, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000100000, Predict Stage: 0, Code:  7, WriteData:     x, WriteRegister: 4, Branch:   34
IMEM[   80,0100000001110111] DMEM[   66,    0,    x] ALU[   66] Signals[0,0,80], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0111001000000010, IDEX: 1011011000100010, EXMEM:1101011000100010, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000100000, Predict Stage: 0, Code:  2, WriteData:     x, WriteRegister: 4, Branch:   34
IMEM[   82,0110000010000011] DMEM[   66,    x,    3] ALU[    x] Signals[1,0,81], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0100000001110111, IDEX: 0111001000000010, EXMEM:1011011000100010, Write:0, DATA:0000000000000011, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: 0, Code:  2, WriteData:    66, WriteRegister: 4, Branch:    2
IMEM[   82,0110000010000011] DMEM[   66,    x,    3] ALU[    x] Signals[0,0,82], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0100000001110111, IDEX: 0111001000000010, EXMEM:1011011000100010, Write:0, DATA:0000000000000011, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: 0, Code: 15, WriteData:    66, WriteRegister: 4, Branch:    2
IMEM[   84,0110000010000011] DMEM[    x,    0,    x] ALU[    0] Signals[1,0,83], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110000010000011, IDEX: 0100000001110111, EXMEM:0111001000000010, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000000000, Predict Stage: 1, Code: 15, WriteData:     x, WriteRegister: 4, Branch:65527
IMEM[   84,0110000010000011] DMEM[    x,    0,    x] ALU[    0] Signals[0,0,84], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110000010000011, IDEX: 0100000001110111, EXMEM:0111001000000010, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000000000, Predict Stage: 1, Code:  7, WriteData:     x, WriteRegister: 4, Branch:65527
IMEM[   86,0110000010000011] DMEM[    0,    0,    0] ALU[    3] Signals[1,0,85], PCSrc:[1], PCStall:[0], Flush: 1, IFID:0110000010000011, IDEX: 0110000010000011, EXMEM:0100000001110111, Write:1, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 2, Code:  7, WriteData:     x, WriteRegister: 4, Branch:    3
Stopped at time : 86 ns : File "D:/Dropbox/Codespace/PMIPS/Temp/testbenchSubproject3.V" Line 61
ISim P.68d (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "D:/Dropbox/Codespace/PMIPS/Temp/PMIPSL0.V" Line 136.  For instance comp/hzc/, width 1 of formal port EXMEMRegDst is not equal to width 2 of actual variable EXMEMRegDst. 
WARNING: File "D:/Dropbox/Codespace/PMIPS/Temp/PMIPSL0.V" Line 104.  For instance comp/hzc/, width 1 of formal port IDEXRegDst is not equal to width 2 of actual variable IDEXRegDst. 
WARNING: File "D:/Dropbox/Codespace/PMIPS/Temp/PMIPSL0.V" Line 147.  For instance comp/RegDstMux/, width 1 of formal port select is not equal to width 2 of actual variable MEMWBRegDst. 
# run 1000 ns
Simulator is doing circuit initialization process.

IO[display,switch0,switch1]

IMEM[PC,Instr]

DMEM[address, rdata, wdata]

ALU[result]

Signals[clock,reset,time]
Finished circuit initialization process.
IMEM[    x,xxxxxxxxxxxxxxxx] DMEM[    x,    0,    x] ALU[    x] Signals[0,1,0], PCSrc:[x], PCStall:[1], Flush: x, IFID:xxxxxxxxxxxxxxxx, IDEX: xxxxxxxxxxxxxxxx, EXMEM:xxxxxxxxxxxxxxxx, Write:x, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: x, Code:  2, WriteData:     x, WriteRegister: x, Branch:    x
IMEM[    0,0110000100000011] DMEM[    x,    0,    0] ALU[    0] Signals[1,1,1], PCSrc:[0], PCStall:[1], Flush: x, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: x, Code:  2, WriteData:     x, WriteRegister: x, Branch:    x
IMEM[    0,0110000100000011] DMEM[    x,    0,    0] ALU[    0] Signals[0,0,2], PCSrc:[0], PCStall:[0], Flush: x, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: x, Code:  3, WriteData:     x, WriteRegister: x, Branch:    x
IMEM[    2,0110001010100000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,3], PCSrc:[0], PCStall:[0], Flush: x, IFID:0110000100000011, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: x, Code:  3, WriteData:     x, WriteRegister: 0, Branch:    0
IMEM[    2,0110001010100000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,4], PCSrc:[0], PCStall:[0], Flush: x, IFID:0110000100000011, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: x, Code:  3, WriteData:     x, WriteRegister: 0, Branch:    0
IMEM[    4,1101010100100010] DMEM[    0,    0,    0] ALU[    3] Signals[1,0,5], PCSrc:[0], PCStall:[0], Flush: x, IFID:0110001010100000, IDEX: 0110000100000011, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: x, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    2
IMEM[    4,1101010100100010] DMEM[    0,    0,    0] ALU[    3] Signals[0,0,6], PCSrc:[0], PCStall:[0], Flush: x, IFID:0110001010100000, IDEX: 0110000100000011, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: x, Code:  2, WriteData:     0, WriteRegister: 0, Branch:    2
IMEM[    6,1011011000100010] DMEM[    3,    0,    x] ALU[   32] Signals[1,0,7], PCSrc:[0], PCStall:[0], Flush: x, IFID:1101010100100010, IDEX: 0110001010100000, EXMEM:0110000100000011, Write:0, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000000000, Predict Stage: x, Code:  2, WriteData:     0, WriteRegister: 0, Branch:    4
IMEM[    6,1011011000100010] DMEM[    3,    0,    x] ALU[   32] Signals[0,0,8], PCSrc:[0], PCStall:[0], Flush: x, IFID:1101010100100010, IDEX: 0110001010100000, EXMEM:0110000100000011, Write:0, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000000000, Predict Stage: x, Code:  1, WriteData:     0, WriteRegister: 0, Branch:    4
IMEM[    8,0111001000000101] DMEM[   32,    0,    x] ALU[    x] Signals[1,0,9], PCSrc:[0], PCStall:[0], Flush: x, IFID:1011011000100010, IDEX: 1101010100100010, EXMEM:0110001010100000, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: x, Code:  1, WriteData:     3, WriteRegister: 2, Branch:    6
IMEM[    8,0111001000000101] DMEM[   32,    0,    x] ALU[    x] Signals[0,0,10], PCSrc:[0], PCStall:[0], Flush: x, IFID:1011011000100010, IDEX: 1101010100100010, EXMEM:0110001010100000, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: x, Code:  7, WriteData:     3, WriteRegister: 2, Branch:    6
IMEM[   10,1101011000100010] DMEM[    x,    0,    x] ALU[    x] Signals[1,0,11], PCSrc:[0], PCStall:[0], Flush: x, IFID:0111001000000101, IDEX: 1011011000100010, EXMEM:1101010100100010, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: x, Code:  7, WriteData:    32, WriteRegister: 5, Branch:    8
IMEM[   10,1101011000100010] DMEM[    x,    0,    x] ALU[    x] Signals[0,0,12], PCSrc:[0], PCStall:[0], Flush: x, IFID:0111001000000101, IDEX: 1011011000100010, EXMEM:1101010100100010, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: x, Code:  2, WriteData:    32, WriteRegister: 5, Branch:    8
IMEM[   12,1011011000100010] DMEM[    x,    0,    x] ALU[    x] Signals[1,0,13], PCSrc:[0], PCStall:[0], Flush: x, IFID:1101011000100010, IDEX: 0111001000000101, EXMEM:1011011000100010, Write:0, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: x, Code:  2, WriteData:     x, WriteRegister: 2, Branch:   10
IMEM[   12,1011011000100010] DMEM[    x,    0,    x] ALU[    x] Signals[0,0,14], PCSrc:[0], PCStall:[0], Flush: x, IFID:1101011000100010, IDEX: 0111001000000101, EXMEM:1011011000100010, Write:0, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: x, Code:  1, WriteData:     x, WriteRegister: 2, Branch:   10
IMEM[   14,0111001000000010] DMEM[    x,    0,    x] ALU[   66] Signals[1,0,15], PCSrc:[0], PCStall:[0], Flush: x, IFID:1011011000100010, IDEX: 1101011000100010, EXMEM:0111001000000101, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000100000, Predict Stage: x, Code:  1, WriteData:     0, WriteRegister: 4, Branch:   12
IMEM[   14,0111001000000010] DMEM[    x,    0,    x] ALU[   66] Signals[0,0,16], PCSrc:[0], PCStall:[0], Flush: x, IFID:1011011000100010, IDEX: 1101011000100010, EXMEM:0111001000000101, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000100000, Predict Stage: x, Code:  7, WriteData:     0, WriteRegister: 4, Branch:   12
IMEM[   16,0100000001110111] DMEM[   66,    0,    x] ALU[   66] Signals[1,0,17], PCSrc:[0], PCStall:[0], Flush: x, IFID:0111001000000010, IDEX: 1011011000100010, EXMEM:1101011000100010, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000100000, Predict Stage: x, Code:  7, WriteData:     x, WriteRegister: 4, Branch:   14
IMEM[   16,0100000001110111] DMEM[   66,    0,    x] ALU[   66] Signals[0,0,18], PCSrc:[0], PCStall:[0], Flush: x, IFID:0111001000000010, IDEX: 1011011000100010, EXMEM:1101011000100010, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000100000, Predict Stage: x, Code:  2, WriteData:     x, WriteRegister: 4, Branch:   14
IMEM[   18,0110000010000011] DMEM[   66,    x,    0] ALU[    x] Signals[1,0,19], PCSrc:[0], PCStall:[0], Flush: x, IFID:0100000001110111, IDEX: 0111001000000010, EXMEM:1011011000100010, Write:0, DATA:0000000000000000, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: x, Code:  2, WriteData:    66, WriteRegister: 4, Branch:   16
IMEM[   18,0110000010000011] DMEM[   66,    x,    0] ALU[    x] Signals[0,0,20], PCSrc:[0], PCStall:[0], Flush: x, IFID:0100000001110111, IDEX: 0111001000000010, EXMEM:1011011000100010, Write:0, DATA:0000000000000000, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: x, Code: 15, WriteData:    66, WriteRegister: 4, Branch:   16
IMEM[   20,0110000010000011] DMEM[    x,    0,    x] ALU[    0] Signals[1,0,21], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110000010000011, IDEX: 0100000001110111, EXMEM:0111001000000010, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000000000, Predict Stage: 1, Code: 15, WriteData:     x, WriteRegister: 4, Branch:   18
IMEM[   20,0110000010000011] DMEM[    x,    0,    x] ALU[    0] Signals[0,0,22], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110000010000011, IDEX: 0100000001110111, EXMEM:0111001000000010, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000000000, Predict Stage: 1, Code:  7, WriteData:     x, WriteRegister: 4, Branch:   18
IMEM[   22,0110000010000011] DMEM[    0,    0,    0] ALU[    3] Signals[1,0,23], PCSrc:[1], PCStall:[0], Flush: 1, IFID:0110000010000011, IDEX: 0110000010000011, EXMEM:0100000001110111, Write:1, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 2, Code:  7, WriteData:     x, WriteRegister: 4, Branch:   20
IMEM[   22,0110000010000011] DMEM[    0,    0,    0] ALU[    3] Signals[0,0,24], PCSrc:[1], PCStall:[0], Flush: 1, IFID:0110000010000011, IDEX: 0110000010000011, EXMEM:0100000001110111, Write:1, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 2, Code:  2, WriteData:     x, WriteRegister: 4, Branch:   20
IMEM[   26,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,25], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  2, WriteData:     0, WriteRegister: 0, Branch:   20
IMEM[   26,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,26], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   20
IMEM[   28,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,27], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   24
IMEM[   28,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,28], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   24
IMEM[   30,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,29], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   28
IMEM[   30,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,30], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   28
IMEM[   32,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,31], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   30
IMEM[   32,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,32], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   30
IMEM[   34,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,33], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   32
IMEM[   34,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,34], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   32
IMEM[   36,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,35], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   34
IMEM[   36,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,36], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   34
IMEM[   38,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,37], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   36
IMEM[   38,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,38], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   36
IMEM[   40,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,39], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   38
IMEM[   40,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,40], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   38
IMEM[   42,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,41], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   40
IMEM[   42,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,42], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   40
IMEM[   44,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,43], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   42
IMEM[   44,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,44], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   42
IMEM[   46,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,45], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   44
IMEM[   46,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,46], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   44
IMEM[   48,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,47], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   46
IMEM[   48,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,48], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   46
IMEM[   50,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,49], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   48
IMEM[   50,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,50], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   48
IMEM[   52,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,51], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   50
IMEM[   52,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,52], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   50
IMEM[   54,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,53], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   52
IMEM[   54,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,54], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   52
IMEM[   56,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,55], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   54
IMEM[   56,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,56], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   54
IMEM[   58,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,57], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   56
IMEM[   58,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,58], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   56
IMEM[   60,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,59], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   58
IMEM[   60,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,60], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   58
IMEM[   62,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,61], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   60
IMEM[   62,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,62], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   60
IMEM[   64,0110000100000011] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,63], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   62
IMEM[   64,0110000100000011] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,64], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   62
IMEM[   66,0110001010100000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,65], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110000100000011, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   64
IMEM[   66,0110001010100000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,66], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110000100000011, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   64
IMEM[   68,1101010100100010] DMEM[    0,    0,    0] ALU[    3] Signals[1,0,67], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110001010100000, IDEX: 0110000100000011, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   66
IMEM[   68,1101010100100010] DMEM[    0,    0,    0] ALU[    3] Signals[0,0,68], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110001010100000, IDEX: 0110000100000011, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  2, WriteData:     0, WriteRegister: 0, Branch:   66
IMEM[   70,1011011000100010] DMEM[    3,    0,    3] ALU[   32] Signals[1,0,69], PCSrc:[0], PCStall:[0], Flush: 0, IFID:1101010100100010, IDEX: 0110001010100000, EXMEM:0110000100000011, Write:0, DATA:0000000000000011, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  2, WriteData:     0, WriteRegister: 0, Branch:   68
IMEM[   70,1011011000100010] DMEM[    3,    0,    3] ALU[   32] Signals[0,0,70], PCSrc:[0], PCStall:[0], Flush: 0, IFID:1101010100100010, IDEX: 0110001010100000, EXMEM:0110000100000011, Write:0, DATA:0000000000000011, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  1, WriteData:     0, WriteRegister: 0, Branch:   68
IMEM[   72,0111001000000101] DMEM[   32,    0,   32] ALU[   66] Signals[1,0,71], PCSrc:[0], PCStall:[0], Flush: 0, IFID:1011011000100010, IDEX: 1101010100100010, EXMEM:0110001010100000, Write:1, DATA:0000000000100000, EXMEMALUOUT:0000000000100000, Predict Stage: 0, Code:  1, WriteData:     3, WriteRegister: 2, Branch:   70
IMEM[   72,0111001000000101] DMEM[   32,    0,   32] ALU[   66] Signals[0,0,72], PCSrc:[0], PCStall:[0], Flush: 0, IFID:1011011000100010, IDEX: 1101010100100010, EXMEM:0110001010100000, Write:1, DATA:0000000000100000, EXMEMALUOUT:0000000000100000, Predict Stage: 0, Code:  7, WriteData:     3, WriteRegister: 2, Branch:   70
IMEM[   74,1101011000100010] DMEM[   66,    0,    3] ALU[   66] Signals[1,0,73], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0111001000000101, IDEX: 1011011000100010, EXMEM:1101010100100010, Write:1, DATA:0000000000000011, EXMEMALUOUT:0000000000100000, Predict Stage: 0, Code:  7, WriteData:    32, WriteRegister: 5, Branch:   72
IMEM[   74,1101011000100010] DMEM[   66,    0,    3] ALU[   66] Signals[0,0,74], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0111001000000101, IDEX: 1011011000100010, EXMEM:1101010100100010, Write:1, DATA:0000000000000011, EXMEMALUOUT:0000000000100000, Predict Stage: 0, Code:  2, WriteData:    32, WriteRegister: 5, Branch:   72
IMEM[   76,1011011000100010] DMEM[   66,    3,    x] ALU[    x] Signals[1,0,75], PCSrc:[0], PCStall:[0], Flush: 0, IFID:1101011000100010, IDEX: 0111001000000101, EXMEM:1011011000100010, Write:0, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: 0, Code:  2, WriteData:    66, WriteRegister: 2, Branch:   74
IMEM[   76,1011011000100010] DMEM[   66,    3,    x] ALU[    x] Signals[0,0,76], PCSrc:[0], PCStall:[0], Flush: 0, IFID:1101011000100010, IDEX: 0111001000000101, EXMEM:1011011000100010, Write:0, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: 0, Code:  1, WriteData:    66, WriteRegister: 2, Branch:   74
IMEM[   78,0111001000000010] DMEM[    x,    0,    x] ALU[   66] Signals[1,0,77], PCSrc:[0], PCStall:[0], Flush: 0, IFID:1011011000100010, IDEX: 1101011000100010, EXMEM:0111001000000101, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000100000, Predict Stage: 0, Code:  1, WriteData:     3, WriteRegister: 4, Branch:   76
IMEM[   78,0111001000000010] DMEM[    x,    0,    x] ALU[   66] Signals[0,0,78], PCSrc:[0], PCStall:[0], Flush: 0, IFID:1011011000100010, IDEX: 1101011000100010, EXMEM:0111001000000101, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000100000, Predict Stage: 0, Code:  7, WriteData:     3, WriteRegister: 4, Branch:   76
IMEM[   80,0100000001110111] DMEM[   66,    0,    x] ALU[   66] Signals[1,0,79], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0111001000000010, IDEX: 1011011000100010, EXMEM:1101011000100010, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000100000, Predict Stage: 0, Code:  7, WriteData:     x, WriteRegister: 4, Branch:   78
IMEM[   80,0100000001110111] DMEM[   66,    0,    x] ALU[   66] Signals[0,0,80], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0111001000000010, IDEX: 1011011000100010, EXMEM:1101011000100010, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000100000, Predict Stage: 0, Code:  2, WriteData:     x, WriteRegister: 4, Branch:   78
IMEM[   82,0110000010000011] DMEM[   66,    x,    3] ALU[    x] Signals[1,0,81], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0100000001110111, IDEX: 0111001000000010, EXMEM:1011011000100010, Write:0, DATA:0000000000000011, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: 0, Code:  2, WriteData:    66, WriteRegister: 4, Branch:   80
IMEM[   82,0110000010000011] DMEM[   66,    x,    3] ALU[    x] Signals[0,0,82], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0100000001110111, IDEX: 0111001000000010, EXMEM:1011011000100010, Write:0, DATA:0000000000000011, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: 0, Code: 15, WriteData:    66, WriteRegister: 4, Branch:   80
IMEM[   84,0110000010000011] DMEM[    x,    0,    x] ALU[    0] Signals[1,0,83], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110000010000011, IDEX: 0100000001110111, EXMEM:0111001000000010, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000000000, Predict Stage: 1, Code: 15, WriteData:     x, WriteRegister: 4, Branch:   82
IMEM[   84,0110000010000011] DMEM[    x,    0,    x] ALU[    0] Signals[0,0,84], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110000010000011, IDEX: 0100000001110111, EXMEM:0111001000000010, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000000000, Predict Stage: 1, Code:  7, WriteData:     x, WriteRegister: 4, Branch:   82
IMEM[   86,0110000010000011] DMEM[    0,    0,    0] ALU[    3] Signals[1,0,85], PCSrc:[1], PCStall:[0], Flush: 1, IFID:0110000010000011, IDEX: 0110000010000011, EXMEM:0100000001110111, Write:1, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 2, Code:  7, WriteData:     x, WriteRegister: 4, Branch:   84
Stopped at time : 86 ns : File "D:/Dropbox/Codespace/PMIPS/Temp/testbenchSubproject3.V" Line 61
ISim P.68d (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "D:/Dropbox/Codespace/PMIPS/Temp/PMIPSL0.V" Line 136.  For instance comp/hzc/, width 1 of formal port EXMEMRegDst is not equal to width 2 of actual variable EXMEMRegDst. 
WARNING: File "D:/Dropbox/Codespace/PMIPS/Temp/PMIPSL0.V" Line 104.  For instance comp/hzc/, width 1 of formal port IDEXRegDst is not equal to width 2 of actual variable IDEXRegDst. 
WARNING: File "D:/Dropbox/Codespace/PMIPS/Temp/PMIPSL0.V" Line 147.  For instance comp/RegDstMux/, width 1 of formal port select is not equal to width 2 of actual variable MEMWBRegDst. 
# run 1000 ns
Simulator is doing circuit initialization process.

IO[display,switch0,switch1]

IMEM[PC,Instr]

DMEM[address, rdata, wdata]

ALU[result]

Signals[clock,reset,time]
Finished circuit initialization process.
IMEM[    x,xxxxxxxxxxxxxxxx] DMEM[    x,    0,    x] ALU[    x] Signals[0,1,0], PCSrc:[x], PCStall:[1], Flush: x, IFID:xxxxxxxxxxxxxxxx, IDEX: xxxxxxxxxxxxxxxx, EXMEM:xxxxxxxxxxxxxxxx, Write:x, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: x, Code:  2, WriteData:     x, WriteRegister: x, Branch:    x
IMEM[    0,0110000100000011] DMEM[    x,    0,    0] ALU[    0] Signals[1,1,1], PCSrc:[0], PCStall:[1], Flush: x, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: x, Code:  2, WriteData:     x, WriteRegister: x, Branch:    x
IMEM[    0,0110000100000011] DMEM[    x,    0,    0] ALU[    0] Signals[0,0,2], PCSrc:[0], PCStall:[0], Flush: x, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: x, Code:  3, WriteData:     x, WriteRegister: x, Branch:    x
IMEM[    2,0110001010100000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,3], PCSrc:[0], PCStall:[0], Flush: x, IFID:0110000100000011, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: x, Code:  3, WriteData:     x, WriteRegister: 0, Branch:    0
IMEM[    2,0110001010100000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,4], PCSrc:[0], PCStall:[0], Flush: x, IFID:0110000100000011, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: x, Code:  3, WriteData:     x, WriteRegister: 0, Branch:    0
IMEM[    4,1101010100100010] DMEM[    0,    0,    0] ALU[    3] Signals[1,0,5], PCSrc:[0], PCStall:[0], Flush: x, IFID:0110001010100000, IDEX: 0110000100000011, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: x, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    8
IMEM[    4,1101010100100010] DMEM[    0,    0,    0] ALU[    3] Signals[0,0,6], PCSrc:[0], PCStall:[0], Flush: x, IFID:0110001010100000, IDEX: 0110000100000011, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: x, Code:  2, WriteData:     0, WriteRegister: 0, Branch:    8
IMEM[    6,1011011000100010] DMEM[    3,    0,    x] ALU[   32] Signals[1,0,7], PCSrc:[0], PCStall:[0], Flush: x, IFID:1101010100100010, IDEX: 0110001010100000, EXMEM:0110000100000011, Write:0, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000000000, Predict Stage: x, Code:  2, WriteData:     0, WriteRegister: 0, Branch:   68
IMEM[    6,1011011000100010] DMEM[    3,    0,    x] ALU[   32] Signals[0,0,8], PCSrc:[0], PCStall:[0], Flush: x, IFID:1101010100100010, IDEX: 0110001010100000, EXMEM:0110000100000011, Write:0, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000000000, Predict Stage: x, Code:  1, WriteData:     0, WriteRegister: 0, Branch:   68
IMEM[    8,0111001000000101] DMEM[   32,    0,    x] ALU[    x] Signals[1,0,9], PCSrc:[0], PCStall:[0], Flush: x, IFID:1011011000100010, IDEX: 1101010100100010, EXMEM:0110001010100000, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: x, Code:  1, WriteData:     3, WriteRegister: 2, Branch:   74
IMEM[    8,0111001000000101] DMEM[   32,    0,    x] ALU[    x] Signals[0,0,10], PCSrc:[0], PCStall:[0], Flush: x, IFID:1011011000100010, IDEX: 1101010100100010, EXMEM:0110001010100000, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: x, Code:  7, WriteData:     3, WriteRegister: 2, Branch:   74
IMEM[   10,1101011000100010] DMEM[    x,    0,    x] ALU[    x] Signals[1,0,11], PCSrc:[0], PCStall:[0], Flush: x, IFID:0111001000000101, IDEX: 1011011000100010, EXMEM:1101010100100010, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: x, Code:  7, WriteData:    32, WriteRegister: 5, Branch:   76
IMEM[   10,1101011000100010] DMEM[    x,    0,    x] ALU[    x] Signals[0,0,12], PCSrc:[0], PCStall:[0], Flush: x, IFID:0111001000000101, IDEX: 1011011000100010, EXMEM:1101010100100010, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: x, Code:  2, WriteData:    32, WriteRegister: 5, Branch:   76
IMEM[   12,1011011000100010] DMEM[    x,    0,    x] ALU[    x] Signals[1,0,13], PCSrc:[0], PCStall:[0], Flush: x, IFID:1101011000100010, IDEX: 0111001000000101, EXMEM:1011011000100010, Write:0, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: x, Code:  2, WriteData:     x, WriteRegister: 2, Branch:   20
IMEM[   12,1011011000100010] DMEM[    x,    0,    x] ALU[    x] Signals[0,0,14], PCSrc:[0], PCStall:[0], Flush: x, IFID:1101011000100010, IDEX: 0111001000000101, EXMEM:1011011000100010, Write:0, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: x, Code:  1, WriteData:     x, WriteRegister: 2, Branch:   20
IMEM[   14,0111001000000010] DMEM[    x,    0,    x] ALU[   66] Signals[1,0,15], PCSrc:[0], PCStall:[0], Flush: x, IFID:1011011000100010, IDEX: 1101011000100010, EXMEM:0111001000000101, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000100000, Predict Stage: x, Code:  1, WriteData:     0, WriteRegister: 4, Branch:   80
IMEM[   14,0111001000000010] DMEM[    x,    0,    x] ALU[   66] Signals[0,0,16], PCSrc:[0], PCStall:[0], Flush: x, IFID:1011011000100010, IDEX: 1101011000100010, EXMEM:0111001000000101, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000100000, Predict Stage: x, Code:  7, WriteData:     0, WriteRegister: 4, Branch:   80
IMEM[   16,0100000001110111] DMEM[   66,    0,    x] ALU[   66] Signals[1,0,17], PCSrc:[0], PCStall:[0], Flush: x, IFID:0111001000000010, IDEX: 1011011000100010, EXMEM:1101011000100010, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000100000, Predict Stage: x, Code:  7, WriteData:     x, WriteRegister: 4, Branch:   82
IMEM[   16,0100000001110111] DMEM[   66,    0,    x] ALU[   66] Signals[0,0,18], PCSrc:[0], PCStall:[0], Flush: x, IFID:0111001000000010, IDEX: 1011011000100010, EXMEM:1101011000100010, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000100000, Predict Stage: x, Code:  2, WriteData:     x, WriteRegister: 4, Branch:   82
IMEM[   18,0110000010000011] DMEM[   66,    x,    0] ALU[    x] Signals[1,0,19], PCSrc:[0], PCStall:[0], Flush: x, IFID:0100000001110111, IDEX: 0111001000000010, EXMEM:1011011000100010, Write:0, DATA:0000000000000000, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: x, Code:  2, WriteData:    66, WriteRegister: 4, Branch:   20
IMEM[   18,0110000010000011] DMEM[   66,    x,    0] ALU[    x] Signals[0,0,20], PCSrc:[0], PCStall:[0], Flush: x, IFID:0100000001110111, IDEX: 0111001000000010, EXMEM:1011011000100010, Write:0, DATA:0000000000000000, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: x, Code: 15, WriteData:    66, WriteRegister: 4, Branch:   20
IMEM[   20,0110000010000011] DMEM[    x,    0,    x] ALU[    0] Signals[1,0,21], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110000010000011, IDEX: 0100000001110111, EXMEM:0111001000000010, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000000000, Predict Stage: 1, Code: 15, WriteData:     x, WriteRegister: 4, Branch:    0
IMEM[   20,0110000010000011] DMEM[    x,    0,    x] ALU[    0] Signals[0,0,22], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110000010000011, IDEX: 0100000001110111, EXMEM:0111001000000010, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000000000, Predict Stage: 1, Code:  7, WriteData:     x, WriteRegister: 4, Branch:    0
IMEM[   22,0110000010000011] DMEM[    0,    0,    0] ALU[    3] Signals[1,0,23], PCSrc:[1], PCStall:[0], Flush: 1, IFID:0110000010000011, IDEX: 0110000010000011, EXMEM:0100000001110111, Write:1, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 2, Code:  7, WriteData:     x, WriteRegister: 4, Branch:   26
IMEM[   22,0110000010000011] DMEM[    0,    0,    0] ALU[    3] Signals[0,0,24], PCSrc:[1], PCStall:[0], Flush: 1, IFID:0110000010000011, IDEX: 0110000010000011, EXMEM:0100000001110111, Write:1, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 2, Code:  2, WriteData:     x, WriteRegister: 4, Branch:   26
IMEM[   26,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,25], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  2, WriteData:     0, WriteRegister: 0, Branch:   20
IMEM[   26,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,26], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   20
IMEM[   28,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,27], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   24
IMEM[   28,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,28], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   24
IMEM[   30,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,29], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   28
IMEM[   30,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,30], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   28
IMEM[   32,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,31], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   30
IMEM[   32,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,32], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   30
IMEM[   34,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,33], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   32
IMEM[   34,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,34], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   32
IMEM[   36,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,35], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   34
IMEM[   36,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,36], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   34
IMEM[   38,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,37], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   36
IMEM[   38,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,38], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   36
IMEM[   40,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,39], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   38
IMEM[   40,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,40], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   38
IMEM[   42,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,41], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   40
IMEM[   42,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,42], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   40
IMEM[   44,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,43], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   42
IMEM[   44,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,44], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   42
IMEM[   46,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,45], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   44
IMEM[   46,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,46], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   44
IMEM[   48,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,47], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   46
IMEM[   48,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,48], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   46
IMEM[   50,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,49], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   48
IMEM[   50,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,50], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   48
IMEM[   52,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,51], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   50
IMEM[   52,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,52], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   50
IMEM[   54,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,53], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   52
IMEM[   54,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,54], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   52
IMEM[   56,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,55], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   54
IMEM[   56,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,56], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   54
IMEM[   58,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,57], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   56
IMEM[   58,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,58], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   56
IMEM[   60,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,59], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   58
IMEM[   60,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,60], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   58
IMEM[   62,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,61], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   60
IMEM[   62,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,62], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   60
IMEM[   64,0110000100000011] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,63], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   62
IMEM[   64,0110000100000011] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,64], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   62
IMEM[   66,0110001010100000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,65], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110000100000011, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   64
IMEM[   66,0110001010100000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,66], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110000100000011, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   64
IMEM[   68,1101010100100010] DMEM[    0,    0,    0] ALU[    3] Signals[1,0,67], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110001010100000, IDEX: 0110000100000011, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   72
IMEM[   68,1101010100100010] DMEM[    0,    0,    0] ALU[    3] Signals[0,0,68], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110001010100000, IDEX: 0110000100000011, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  2, WriteData:     0, WriteRegister: 0, Branch:   72
IMEM[   70,1011011000100010] DMEM[    3,    0,    3] ALU[   32] Signals[1,0,69], PCSrc:[0], PCStall:[0], Flush: 0, IFID:1101010100100010, IDEX: 0110001010100000, EXMEM:0110000100000011, Write:0, DATA:0000000000000011, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  2, WriteData:     0, WriteRegister: 0, Branch:  132
IMEM[   70,1011011000100010] DMEM[    3,    0,    3] ALU[   32] Signals[0,0,70], PCSrc:[0], PCStall:[0], Flush: 0, IFID:1101010100100010, IDEX: 0110001010100000, EXMEM:0110000100000011, Write:0, DATA:0000000000000011, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  1, WriteData:     0, WriteRegister: 0, Branch:  132
IMEM[   72,0111001000000101] DMEM[   32,    0,   32] ALU[   66] Signals[1,0,71], PCSrc:[0], PCStall:[0], Flush: 0, IFID:1011011000100010, IDEX: 1101010100100010, EXMEM:0110001010100000, Write:1, DATA:0000000000100000, EXMEMALUOUT:0000000000100000, Predict Stage: 0, Code:  1, WriteData:     3, WriteRegister: 2, Branch:  138
IMEM[   72,0111001000000101] DMEM[   32,    0,   32] ALU[   66] Signals[0,0,72], PCSrc:[0], PCStall:[0], Flush: 0, IFID:1011011000100010, IDEX: 1101010100100010, EXMEM:0110001010100000, Write:1, DATA:0000000000100000, EXMEMALUOUT:0000000000100000, Predict Stage: 0, Code:  7, WriteData:     3, WriteRegister: 2, Branch:  138
IMEM[   74,1101011000100010] DMEM[   66,    0,    3] ALU[   66] Signals[1,0,73], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0111001000000101, IDEX: 1011011000100010, EXMEM:1101010100100010, Write:1, DATA:0000000000000011, EXMEMALUOUT:0000000000100000, Predict Stage: 0, Code:  7, WriteData:    32, WriteRegister: 5, Branch:  140
IMEM[   74,1101011000100010] DMEM[   66,    0,    3] ALU[   66] Signals[0,0,74], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0111001000000101, IDEX: 1011011000100010, EXMEM:1101010100100010, Write:1, DATA:0000000000000011, EXMEMALUOUT:0000000000100000, Predict Stage: 0, Code:  2, WriteData:    32, WriteRegister: 5, Branch:  140
IMEM[   76,1011011000100010] DMEM[   66,    3,    x] ALU[    x] Signals[1,0,75], PCSrc:[0], PCStall:[0], Flush: 0, IFID:1101011000100010, IDEX: 0111001000000101, EXMEM:1011011000100010, Write:0, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: 0, Code:  2, WriteData:    66, WriteRegister: 2, Branch:   84
IMEM[   76,1011011000100010] DMEM[   66,    3,    x] ALU[    x] Signals[0,0,76], PCSrc:[0], PCStall:[0], Flush: 0, IFID:1101011000100010, IDEX: 0111001000000101, EXMEM:1011011000100010, Write:0, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: 0, Code:  1, WriteData:    66, WriteRegister: 2, Branch:   84
IMEM[   78,0111001000000010] DMEM[    x,    0,    x] ALU[   66] Signals[1,0,77], PCSrc:[0], PCStall:[0], Flush: 0, IFID:1011011000100010, IDEX: 1101011000100010, EXMEM:0111001000000101, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000100000, Predict Stage: 0, Code:  1, WriteData:     3, WriteRegister: 4, Branch:  144
IMEM[   78,0111001000000010] DMEM[    x,    0,    x] ALU[   66] Signals[0,0,78], PCSrc:[0], PCStall:[0], Flush: 0, IFID:1011011000100010, IDEX: 1101011000100010, EXMEM:0111001000000101, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000100000, Predict Stage: 0, Code:  7, WriteData:     3, WriteRegister: 4, Branch:  144
IMEM[   80,0100000001110111] DMEM[   66,    0,    x] ALU[   66] Signals[1,0,79], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0111001000000010, IDEX: 1011011000100010, EXMEM:1101011000100010, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000100000, Predict Stage: 0, Code:  7, WriteData:     x, WriteRegister: 4, Branch:  146
IMEM[   80,0100000001110111] DMEM[   66,    0,    x] ALU[   66] Signals[0,0,80], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0111001000000010, IDEX: 1011011000100010, EXMEM:1101011000100010, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000100000, Predict Stage: 0, Code:  2, WriteData:     x, WriteRegister: 4, Branch:  146
IMEM[   82,0110000010000011] DMEM[   66,    x,    3] ALU[    x] Signals[1,0,81], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0100000001110111, IDEX: 0111001000000010, EXMEM:1011011000100010, Write:0, DATA:0000000000000011, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: 0, Code:  2, WriteData:    66, WriteRegister: 4, Branch:   84
IMEM[   82,0110000010000011] DMEM[   66,    x,    3] ALU[    x] Signals[0,0,82], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0100000001110111, IDEX: 0111001000000010, EXMEM:1011011000100010, Write:0, DATA:0000000000000011, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: 0, Code: 15, WriteData:    66, WriteRegister: 4, Branch:   84
IMEM[   84,0110000010000011] DMEM[    x,    0,    x] ALU[    0] Signals[1,0,83], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110000010000011, IDEX: 0100000001110111, EXMEM:0111001000000010, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000000000, Predict Stage: 1, Code: 15, WriteData:     x, WriteRegister: 4, Branch:   64
IMEM[   84,0110000010000011] DMEM[    x,    0,    x] ALU[    0] Signals[0,0,84], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110000010000011, IDEX: 0100000001110111, EXMEM:0111001000000010, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000000000, Predict Stage: 1, Code:  7, WriteData:     x, WriteRegister: 4, Branch:   64
IMEM[   86,0110000010000011] DMEM[    0,    0,    0] ALU[    3] Signals[1,0,85], PCSrc:[1], PCStall:[0], Flush: 1, IFID:0110000010000011, IDEX: 0110000010000011, EXMEM:0100000001110111, Write:1, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 2, Code:  7, WriteData:     x, WriteRegister: 4, Branch:   90
Stopped at time : 86 ns : File "D:/Dropbox/Codespace/PMIPS/Temp/testbenchSubproject3.V" Line 61
ISim P.68d (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "D:/Dropbox/Codespace/PMIPS/Temp/PMIPSL0.V" Line 137.  For instance comp/hzc/, width 1 of formal port EXMEMRegDst is not equal to width 2 of actual variable EXMEMRegDst. 
WARNING: File "D:/Dropbox/Codespace/PMIPS/Temp/PMIPSL0.V" Line 105.  For instance comp/hzc/, width 1 of formal port IDEXRegDst is not equal to width 2 of actual variable IDEXRegDst. 
WARNING: File "D:/Dropbox/Codespace/PMIPS/Temp/PMIPSL0.V" Line 148.  For instance comp/RegDstMux/, width 1 of formal port select is not equal to width 2 of actual variable MEMWBRegDst. 
# run 1000 ns
Simulator is doing circuit initialization process.

IO[display,switch0,switch1]

IMEM[PC,Instr]

DMEM[address, rdata, wdata]

ALU[result]

Signals[clock,reset,time]
Finished circuit initialization process.
IMEM[    x,xxxxxxxxxxxxxxxx] DMEM[    x,    0,    x] ALU[    x] Signals[0,1,0], PCSrc:[x], PCStall:[1], Flush: x, IFID:xxxxxxxxxxxxxxxx, IDEX: xxxxxxxxxxxxxxxx, EXMEM:xxxxxxxxxxxxxxxx, Write:x, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: x, Code:  2, WriteData:     x, WriteRegister: x, Branch:    X
IMEM[    0,0110000100000011] DMEM[    x,    0,    0] ALU[    0] Signals[1,1,1], PCSrc:[0], PCStall:[1], Flush: x, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: x, Code:  2, WriteData:     x, WriteRegister: x, Branch:    0
IMEM[    0,0110000100000011] DMEM[    x,    0,    0] ALU[    0] Signals[0,0,2], PCSrc:[0], PCStall:[0], Flush: x, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: x, Code:  3, WriteData:     x, WriteRegister: x, Branch:    0
IMEM[    2,0110001010100000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,3], PCSrc:[0], PCStall:[0], Flush: x, IFID:0110000100000011, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: x, Code:  3, WriteData:     x, WriteRegister: 0, Branch:    0
IMEM[    2,0110001010100000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,4], PCSrc:[0], PCStall:[0], Flush: x, IFID:0110000100000011, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: x, Code:  3, WriteData:     x, WriteRegister: 0, Branch:    0
IMEM[    4,1101010100100010] DMEM[    0,    0,    0] ALU[    3] Signals[1,0,5], PCSrc:[0], PCStall:[0], Flush: x, IFID:0110001010100000, IDEX: 0110000100000011, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: x, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    6
IMEM[    4,1101010100100010] DMEM[    0,    0,    0] ALU[    3] Signals[0,0,6], PCSrc:[0], PCStall:[0], Flush: x, IFID:0110001010100000, IDEX: 0110000100000011, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: x, Code:  2, WriteData:     0, WriteRegister: 0, Branch:    6
IMEM[    6,1011011000100010] DMEM[    3,    0,    x] ALU[   32] Signals[1,0,7], PCSrc:[0], PCStall:[0], Flush: x, IFID:1101010100100010, IDEX: 0110001010100000, EXMEM:0110000100000011, Write:0, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000000000, Predict Stage: x, Code:  2, WriteData:     0, WriteRegister: 0, Branch:   64
IMEM[    6,1011011000100010] DMEM[    3,    0,    x] ALU[   32] Signals[0,0,8], PCSrc:[0], PCStall:[0], Flush: x, IFID:1101010100100010, IDEX: 0110001010100000, EXMEM:0110000100000011, Write:0, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000000000, Predict Stage: x, Code:  1, WriteData:     0, WriteRegister: 0, Branch:   64
IMEM[    8,0111001000000101] DMEM[   32,    0,    x] ALU[    x] Signals[1,0,9], PCSrc:[0], PCStall:[0], Flush: x, IFID:1011011000100010, IDEX: 1101010100100010, EXMEM:0110001010100000, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: x, Code:  1, WriteData:     3, WriteRegister: 2, Branch:   68
IMEM[    8,0111001000000101] DMEM[   32,    0,    x] ALU[    x] Signals[0,0,10], PCSrc:[0], PCStall:[0], Flush: x, IFID:1011011000100010, IDEX: 1101010100100010, EXMEM:0110001010100000, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: x, Code:  7, WriteData:     3, WriteRegister: 2, Branch:   68
IMEM[   10,1101011000100010] DMEM[    x,    0,    x] ALU[    x] Signals[1,0,11], PCSrc:[0], PCStall:[0], Flush: x, IFID:0111001000000101, IDEX: 1011011000100010, EXMEM:1101010100100010, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: x, Code:  7, WriteData:    32, WriteRegister: 5, Branch:   68
IMEM[   10,1101011000100010] DMEM[    x,    0,    x] ALU[    x] Signals[0,0,12], PCSrc:[0], PCStall:[0], Flush: x, IFID:0111001000000101, IDEX: 1011011000100010, EXMEM:1101010100100010, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: x, Code:  2, WriteData:    32, WriteRegister: 5, Branch:   68
IMEM[   12,1011011000100010] DMEM[    x,    0,    x] ALU[    x] Signals[1,0,13], PCSrc:[0], PCStall:[0], Flush: x, IFID:1101011000100010, IDEX: 0111001000000101, EXMEM:1011011000100010, Write:0, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: x, Code:  2, WriteData:     x, WriteRegister: 2, Branch:   10
IMEM[   12,1011011000100010] DMEM[    x,    0,    x] ALU[    x] Signals[0,0,14], PCSrc:[0], PCStall:[0], Flush: x, IFID:1101011000100010, IDEX: 0111001000000101, EXMEM:1011011000100010, Write:0, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: x, Code:  1, WriteData:     x, WriteRegister: 2, Branch:   10
IMEM[   14,0111001000000010] DMEM[    x,    0,    x] ALU[   66] Signals[1,0,15], PCSrc:[0], PCStall:[0], Flush: x, IFID:1011011000100010, IDEX: 1101011000100010, EXMEM:0111001000000101, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000100000, Predict Stage: x, Code:  1, WriteData:     0, WriteRegister: 4, Branch:   68
IMEM[   14,0111001000000010] DMEM[    x,    0,    x] ALU[   66] Signals[0,0,16], PCSrc:[0], PCStall:[0], Flush: x, IFID:1011011000100010, IDEX: 1101011000100010, EXMEM:0111001000000101, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000100000, Predict Stage: x, Code:  7, WriteData:     0, WriteRegister: 4, Branch:   68
IMEM[   16,0100000001110111] DMEM[   66,    0,    x] ALU[   66] Signals[1,0,17], PCSrc:[0], PCStall:[0], Flush: x, IFID:0111001000000010, IDEX: 1011011000100010, EXMEM:1101011000100010, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000100000, Predict Stage: x, Code:  7, WriteData:     x, WriteRegister: 4, Branch:   68
IMEM[   16,0100000001110111] DMEM[   66,    0,    x] ALU[   66] Signals[0,0,18], PCSrc:[0], PCStall:[0], Flush: x, IFID:0111001000000010, IDEX: 1011011000100010, EXMEM:1101011000100010, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000100000, Predict Stage: x, Code:  2, WriteData:     x, WriteRegister: 4, Branch:   68
IMEM[   18,0110000010000011] DMEM[   66,    x,    0] ALU[    x] Signals[1,0,19], PCSrc:[0], PCStall:[0], Flush: x, IFID:0100000001110111, IDEX: 0111001000000010, EXMEM:1011011000100010, Write:0, DATA:0000000000000000, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: x, Code:  2, WriteData:    66, WriteRegister: 4, Branch:    4
IMEM[   18,0110000010000011] DMEM[   66,    x,    0] ALU[    x] Signals[0,0,20], PCSrc:[0], PCStall:[0], Flush: x, IFID:0100000001110111, IDEX: 0111001000000010, EXMEM:1011011000100010, Write:0, DATA:0000000000000000, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: x, Code: 15, WriteData:    66, WriteRegister: 4, Branch:    4
IMEM[   20,0110000010000011] DMEM[    x,    0,    x] ALU[    0] Signals[1,0,21], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110000010000011, IDEX: 0100000001110111, EXMEM:0111001000000010, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000000000, Predict Stage: 1, Code: 15, WriteData:     x, WriteRegister: 4, Branch:65518
IMEM[   20,0110000010000011] DMEM[    x,    0,    x] ALU[    0] Signals[0,0,22], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110000010000011, IDEX: 0100000001110111, EXMEM:0111001000000010, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000000000, Predict Stage: 1, Code:  7, WriteData:     x, WriteRegister: 4, Branch:65518
IMEM[   22,0110000010000011] DMEM[    0,    0,    0] ALU[    3] Signals[1,0,23], PCSrc:[1], PCStall:[0], Flush: 1, IFID:0110000010000011, IDEX: 0110000010000011, EXMEM:0100000001110111, Write:1, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 2, Code:  7, WriteData:     x, WriteRegister: 4, Branch:    6
IMEM[   22,0110000010000011] DMEM[    0,    0,    0] ALU[    3] Signals[0,0,24], PCSrc:[1], PCStall:[0], Flush: 1, IFID:0110000010000011, IDEX: 0110000010000011, EXMEM:0100000001110111, Write:1, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 2, Code:  2, WriteData:     x, WriteRegister: 4, Branch:    6
IMEM[   26,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,25], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  2, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   26,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,26], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   28,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,27], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   28,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,28], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   30,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,29], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   30,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,30], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   32,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,31], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   32,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,32], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   34,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,33], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   34,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,34], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   36,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,35], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   36,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,36], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   38,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,37], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   38,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,38], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   40,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,39], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   40,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,40], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   42,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,41], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   42,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,42], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   44,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,43], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   44,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,44], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   46,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,45], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   46,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,46], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   48,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,47], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   48,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,48], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   50,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,49], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   50,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,50], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   52,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,51], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   52,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,52], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   54,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,53], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   54,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,54], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   56,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,55], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   56,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,56], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   58,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,57], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   58,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,58], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   60,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,59], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   60,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,60], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   62,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,61], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   62,0000000000000000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,62], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   64,0110000100000011] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,63], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   64,0110000100000011] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,64], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   66,0110001010100000] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,65], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110000100000011, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   66,0110001010100000] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,66], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110000100000011, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    0
IMEM[   68,1101010100100010] DMEM[    0,    0,    0] ALU[    3] Signals[1,0,67], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110001010100000, IDEX: 0110000100000011, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    6
IMEM[   68,1101010100100010] DMEM[    0,    0,    0] ALU[    3] Signals[0,0,68], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110001010100000, IDEX: 0110000100000011, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  2, WriteData:     0, WriteRegister: 0, Branch:    6
IMEM[   70,1011011000100010] DMEM[    3,    0,    3] ALU[   32] Signals[1,0,69], PCSrc:[0], PCStall:[0], Flush: 0, IFID:1101010100100010, IDEX: 0110001010100000, EXMEM:0110000100000011, Write:0, DATA:0000000000000011, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  2, WriteData:     0, WriteRegister: 0, Branch:   64
IMEM[   70,1011011000100010] DMEM[    3,    0,    3] ALU[   32] Signals[0,0,70], PCSrc:[0], PCStall:[0], Flush: 0, IFID:1101010100100010, IDEX: 0110001010100000, EXMEM:0110000100000011, Write:0, DATA:0000000000000011, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  1, WriteData:     0, WriteRegister: 0, Branch:   64
IMEM[   72,0111001000000101] DMEM[   32,    0,   32] ALU[   66] Signals[1,0,71], PCSrc:[0], PCStall:[0], Flush: 0, IFID:1011011000100010, IDEX: 1101010100100010, EXMEM:0110001010100000, Write:1, DATA:0000000000100000, EXMEMALUOUT:0000000000100000, Predict Stage: 0, Code:  1, WriteData:     3, WriteRegister: 2, Branch:   68
IMEM[   72,0111001000000101] DMEM[   32,    0,   32] ALU[   66] Signals[0,0,72], PCSrc:[0], PCStall:[0], Flush: 0, IFID:1011011000100010, IDEX: 1101010100100010, EXMEM:0110001010100000, Write:1, DATA:0000000000100000, EXMEMALUOUT:0000000000100000, Predict Stage: 0, Code:  7, WriteData:     3, WriteRegister: 2, Branch:   68
IMEM[   74,1101011000100010] DMEM[   66,    0,    3] ALU[   66] Signals[1,0,73], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0111001000000101, IDEX: 1011011000100010, EXMEM:1101010100100010, Write:1, DATA:0000000000000011, EXMEMALUOUT:0000000000100000, Predict Stage: 0, Code:  7, WriteData:    32, WriteRegister: 5, Branch:   68
IMEM[   74,1101011000100010] DMEM[   66,    0,    3] ALU[   66] Signals[0,0,74], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0111001000000101, IDEX: 1011011000100010, EXMEM:1101010100100010, Write:1, DATA:0000000000000011, EXMEMALUOUT:0000000000100000, Predict Stage: 0, Code:  2, WriteData:    32, WriteRegister: 5, Branch:   68
IMEM[   76,1011011000100010] DMEM[   66,    3,    x] ALU[    x] Signals[1,0,75], PCSrc:[0], PCStall:[0], Flush: 0, IFID:1101011000100010, IDEX: 0111001000000101, EXMEM:1011011000100010, Write:0, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: 0, Code:  2, WriteData:    66, WriteRegister: 2, Branch:   10
IMEM[   76,1011011000100010] DMEM[   66,    3,    x] ALU[    x] Signals[0,0,76], PCSrc:[0], PCStall:[0], Flush: 0, IFID:1101011000100010, IDEX: 0111001000000101, EXMEM:1011011000100010, Write:0, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: 0, Code:  1, WriteData:    66, WriteRegister: 2, Branch:   10
IMEM[   78,0111001000000010] DMEM[    x,    0,    x] ALU[   66] Signals[1,0,77], PCSrc:[0], PCStall:[0], Flush: 0, IFID:1011011000100010, IDEX: 1101011000100010, EXMEM:0111001000000101, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000100000, Predict Stage: 0, Code:  1, WriteData:     3, WriteRegister: 4, Branch:   68
IMEM[   78,0111001000000010] DMEM[    x,    0,    x] ALU[   66] Signals[0,0,78], PCSrc:[0], PCStall:[0], Flush: 0, IFID:1011011000100010, IDEX: 1101011000100010, EXMEM:0111001000000101, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000100000, Predict Stage: 0, Code:  7, WriteData:     3, WriteRegister: 4, Branch:   68
IMEM[   80,0100000001110111] DMEM[   66,    0,    x] ALU[   66] Signals[1,0,79], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0111001000000010, IDEX: 1011011000100010, EXMEM:1101011000100010, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000100000, Predict Stage: 0, Code:  7, WriteData:     x, WriteRegister: 4, Branch:   68
IMEM[   80,0100000001110111] DMEM[   66,    0,    x] ALU[   66] Signals[0,0,80], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0111001000000010, IDEX: 1011011000100010, EXMEM:1101011000100010, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000100000, Predict Stage: 0, Code:  2, WriteData:     x, WriteRegister: 4, Branch:   68
IMEM[   82,0110000010000011] DMEM[   66,    x,    3] ALU[    x] Signals[1,0,81], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0100000001110111, IDEX: 0111001000000010, EXMEM:1011011000100010, Write:0, DATA:0000000000000011, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: 0, Code:  2, WriteData:    66, WriteRegister: 4, Branch:    4
IMEM[   82,0110000010000011] DMEM[   66,    x,    3] ALU[    x] Signals[0,0,82], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0100000001110111, IDEX: 0111001000000010, EXMEM:1011011000100010, Write:0, DATA:0000000000000011, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: 0, Code: 15, WriteData:    66, WriteRegister: 4, Branch:    4
IMEM[   84,0110000010000011] DMEM[    x,    0,    x] ALU[    0] Signals[1,0,83], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110000010000011, IDEX: 0100000001110111, EXMEM:0111001000000010, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000000000, Predict Stage: 1, Code: 15, WriteData:     x, WriteRegister: 4, Branch:65518
IMEM[   84,0110000010000011] DMEM[    x,    0,    x] ALU[    0] Signals[0,0,84], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110000010000011, IDEX: 0100000001110111, EXMEM:0111001000000010, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000000000, Predict Stage: 1, Code:  7, WriteData:     x, WriteRegister: 4, Branch:65518
IMEM[   86,0110000010000011] DMEM[    0,    0,    0] ALU[    3] Signals[1,0,85], PCSrc:[1], PCStall:[0], Flush: 1, IFID:0110000010000011, IDEX: 0110000010000011, EXMEM:0100000001110111, Write:1, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 2, Code:  7, WriteData:     x, WriteRegister: 4, Branch:    6
Stopped at time : 86 ns : File "D:/Dropbox/Codespace/PMIPS/Temp/testbenchSubproject3.V" Line 61
