                   SYNTHESIS REPORT
====================Information====================
commit date: Wed_Dec_29_06:22:04_2021_-0800
top_name: ysyx_210746
foundry: SMIC (110nm)
corner: MAX
track: 8T
voltage channel: LVT40
====================ERROR & WARNING====================
Errors
1. Error:  /home/CICD/asic_data/ysyx3_test/cpu/ysyx_210746.v:401: net symbol mem_inst_data has already been defined. (VER-262)
2. Error:  /home/CICD/asic_data/ysyx3_test/cpu/ysyx_210746.v:443: net symbol csr_wr_data has already been defined. (VER-262)
3. Error:  /home/CICD/asic_data/ysyx3_test/cpu/ysyx_210746.v:487: net symbol wb_rd_w_ena has already been defined. (VER-262)
4. Error:  /home/CICD/asic_data/ysyx3_test/cpu/ysyx_210746.v:488: net symbol wb_rd_w_addr has already been defined. (VER-262)
5. Error:  /home/CICD/asic_data/ysyx3_test/cpu/ysyx_210746.v:490: net symbol wb_inst_data has already been defined. (VER-262)
6. Error:  /home/CICD/asic_data/ysyx3_test/cpu/ysyx_210746.v:491: net symbol wb_imm has already been defined. (VER-262)
7. Error:  /home/CICD/asic_data/ysyx3_test/cpu/ysyx_210746.v:1022: net symbol dmem_ld_en has already been defined. (VER-262)
8. Error:  /home/CICD/asic_data/ysyx3_test/cpu/ysyx_210746.v:1023: net symbol dmem_sd_en has already been defined. (VER-262)
9. Error:  /home/CICD/asic_data/ysyx3_test/cpu/ysyx_210746.v:1198: The register symbol 'cmt_pc' has already been defined. (VER-954)
10. Error:  /home/CICD/asic_data/ysyx3_test/cpu/ysyx_210746.v:1199: The register symbol 'intr_pc' has already been defined. (VER-954)
11. Error:  /home/CICD/asic_data/ysyx3_test/cpu/ysyx_210746.v:1200: The register symbol 'cmt_valid' has already been defined. (VER-954)
12. Error: Cannot find the design 'ysyx_210746' in the library 'WORK'. (LBR-0)
13. Error: Can't find design 'ysyx_210746'. (UID-109)
14. Error: Current design is not defined. (UID-4)
15. Error: Current design is not defined. (UID-4)
16. Error: Current design is not defined. (UID-4)
17. Error: Current design is not defined. (UID-4)
18. Error: Current design is not defined. (UID-4)
19. Error: can't read "INPUT_REG": no such variable
20. Error: Can't find designs matching '*'. (UID-109)
21. Error: Value for list 'design_list' must have 1 elements. (CMD-036)
22. Error: Current design is not defined. (UID-4)
23. Error: Current design is not defined. (UID-4)
24. Error: Current design is not defined. (UID-4)
25. Error: can't read "clk_name_tmp": no such variable
26. Error: Current design is not defined. (UID-4)
27. Error: Can't find clocks matching '*CLK_clock'. (UID-109)
28. Error: Value for list '-group' must have 1 elements. (CMD-036)
29. Error: Current design is not defined. (UID-4)
30. Error: Can't find clocks matching '*'. (UID-109)
31. Error: Current design is not defined. (UID-4)
32. Error: Can't find clocks matching '*'. (UID-109)
33. Error: Current design is not defined. (UID-4)
34. Error: Value for list 'port_list' must have 1 elements. (CMD-036)
35. Error: Current design is not defined. (UID-4)
36. Error: Value for list 'port_list' must have 1 elements. (CMD-036)
37. Error: Current design is not defined. (UID-4)
38. Error: Value for list 'objects' must have 1 elements. (CMD-036)
39. Error: Current design is not defined. (UID-4)
40. Error: Value for list 'objects' must have 1 elements. (CMD-036)
41. Error: Current design is not defined. (UID-4)
42. Error: Current design is not defined. (UID-4)
43. Error: Current design is not defined. (UID-4)
44. Error: Value for list '-from' must have 1 elements. (CMD-036)
45. Error: Current design is not defined. (UID-4)
46. Error: Value for list '-to' must have 1 elements. (CMD-036)
47. Error: Current design is not defined. (UID-4)
48. Error: Current design is not defined. (UID-4)
49. Error: Value for list '-from' must have 1 elements. (CMD-036)
50. Error: Value for list '-to' must have 1 elements. (CMD-036)
51. Error: Current design is not defined. (UID-4)
52. Error: Value for list '<object_list>' must have 1 elements. (CMD-036)
53. Error: Current design is not defined. (UID-4)
54. Error: Current design is not defined. (UID-4)
55. Error: Current design is not defined. (UID-4)
56. Error: Current design is not defined. (UID-4)
57. Error: No files or designs were specified. (UID-22)
58. Error: No files or designs were specified. (UID-22)
59. Error: gzip: ../../netlist/ysyx_210746_Wed_Dec_29_06:22:04_2021_-0800.syn.v: No such file or directory
60. Error: For pattern '*', couldn't compile regular expression pattern: quantifier operand invalid. (UID-446)
61. Error: Current design is not defined. (UID-4)
62. Error: Can't find objects matching '*'. (UID-109)
63. Error: divide by zero
Warnings
1. Warning:  /home/CICD/asic_data/ysyx3_test/cpu/ysyx_210746.v:2495: The value 0000_00000_0200_ffff is too large for the numeric data type being used (VER-1)
2. Warning:  /home/CICD/asic_data/ysyx3_test/cpu/ysyx_210746.v:2495: The value 0000_00000_0200_0000 is too large for the numeric data type being used (VER-1)
3. Warning:  /home/CICD/asic_data/ysyx3_test/cpu/ysyx_210746.v:2496: The value 0000_00000_0200_ffff is too large for the numeric data type being used (VER-1)
4. Warning:  /home/CICD/asic_data/ysyx3_test/cpu/ysyx_210746.v:2496: The value 0000_00000_0200_0000 is too large for the numeric data type being used (VER-1)
****** Message Summary: 63 Error(s), 4 Warning(s) ******
#========================================================================
# Area
#========================================================================
total  std  mem  ipio  sub_harden
0.0    0.0  0.0  0.0   0.0 
#========================================================================
# Cell Count
#========================================================================
total  std  mem  ipio  sub_harden
0      0    0    0     0 
f=100MHz PASS!!!
======================AREA REPORT======================
Error: Current design is not defined. (UID-4)
=====================TIMING REPORT====================
Error: Current design is not defined. (UID-4)
=====================CHECK DESIGN REPORT====================
Error: Current design is not defined. (UID-4)
0
