------------------------------------------------------------
Timing Analyzer Summary
------------------------------------------------------------

Type  : Slow 1100mV 100C Model Setup 'top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 1.574
TNS   : 0.000

Type  : Slow 1100mV 100C Model Setup 'FPGA_CLK1_50'
Slack : 7.506
TNS   : 0.000

Type  : Slow 1100mV 100C Model Setup 'altera_reserved_tck'
Slack : 9.588
TNS   : 0.000

Type  : Slow 1100mV 100C Model Hold 'altera_reserved_tck'
Slack : 0.148
TNS   : 0.000

Type  : Slow 1100mV 100C Model Hold 'top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.164
TNS   : 0.000

Type  : Slow 1100mV 100C Model Hold 'FPGA_CLK1_50'
Slack : 0.266
TNS   : 0.000

Type  : Slow 1100mV 100C Model Recovery 'top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 3.040
TNS   : 0.000

Type  : Slow 1100mV 100C Model Recovery 'FPGA_CLK1_50'
Slack : 12.809
TNS   : 0.000

Type  : Slow 1100mV 100C Model Recovery 'altera_reserved_tck'
Slack : 17.987
TNS   : 0.000

Type  : Slow 1100mV 100C Model Removal 'top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.562
TNS   : 0.000

Type  : Slow 1100mV 100C Model Removal 'FPGA_CLK1_50'
Slack : 0.587
TNS   : 0.000

Type  : Slow 1100mV 100C Model Removal 'altera_reserved_tck'
Slack : 1.116
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk'
Slack : 0.523
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.540
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'FPGA_CLK1_50'
Slack : 8.824
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 18.604
TNS   : 0.000

Type  : Slow 1100mV -40C Model Setup 'top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 1.573
TNS   : 0.000

Type  : Slow 1100mV -40C Model Setup 'FPGA_CLK1_50'
Slack : 7.918
TNS   : 0.000

Type  : Slow 1100mV -40C Model Setup 'altera_reserved_tck'
Slack : 9.721
TNS   : 0.000

Type  : Slow 1100mV -40C Model Hold 'altera_reserved_tck'
Slack : 0.137
TNS   : 0.000

Type  : Slow 1100mV -40C Model Hold 'top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.216
TNS   : 0.000

Type  : Slow 1100mV -40C Model Hold 'FPGA_CLK1_50'
Slack : 0.254
TNS   : 0.000

Type  : Slow 1100mV -40C Model Recovery 'top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 3.130
TNS   : 0.000

Type  : Slow 1100mV -40C Model Recovery 'FPGA_CLK1_50'
Slack : 13.089
TNS   : 0.000

Type  : Slow 1100mV -40C Model Recovery 'altera_reserved_tck'
Slack : 18.138
TNS   : 0.000

Type  : Slow 1100mV -40C Model Removal 'FPGA_CLK1_50'
Slack : 0.485
TNS   : 0.000

Type  : Slow 1100mV -40C Model Removal 'top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.590
TNS   : 0.000

Type  : Slow 1100mV -40C Model Removal 'altera_reserved_tck'
Slack : 1.043
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk'
Slack : 0.525
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.546
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'FPGA_CLK1_50'
Slack : 8.787
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 18.625
TNS   : 0.000

Type  : Fast 1100mV 100C Model Setup 'top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 2.113
TNS   : 0.000

Type  : Fast 1100mV 100C Model Setup 'altera_reserved_tck'
Slack : 12.295
TNS   : 0.000

Type  : Fast 1100mV 100C Model Setup 'FPGA_CLK1_50'
Slack : 12.399
TNS   : 0.000

Type  : Fast 1100mV 100C Model Hold 'altera_reserved_tck'
Slack : 0.030
TNS   : 0.000

Type  : Fast 1100mV 100C Model Hold 'top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.083
TNS   : 0.000

Type  : Fast 1100mV 100C Model Hold 'FPGA_CLK1_50'
Slack : 0.143
TNS   : 0.000

Type  : Fast 1100mV 100C Model Recovery 'top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 3.731
TNS   : 0.000

Type  : Fast 1100mV 100C Model Recovery 'FPGA_CLK1_50'
Slack : 15.685
TNS   : 0.000

Type  : Fast 1100mV 100C Model Recovery 'altera_reserved_tck'
Slack : 19.537
TNS   : 0.000

Type  : Fast 1100mV 100C Model Removal 'FPGA_CLK1_50'
Slack : 0.384
TNS   : 0.000

Type  : Fast 1100mV 100C Model Removal 'altera_reserved_tck'
Slack : 0.491
TNS   : 0.000

Type  : Fast 1100mV 100C Model Removal 'top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.497
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk'
Slack : 0.883
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.891
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'FPGA_CLK1_50'
Slack : 8.493
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 18.578
TNS   : 0.000

Type  : Fast 1100mV -40C Model Setup 'top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 2.113
TNS   : 0.000

Type  : Fast 1100mV -40C Model Setup 'altera_reserved_tck'
Slack : 12.676
TNS   : 0.000

Type  : Fast 1100mV -40C Model Setup 'FPGA_CLK1_50'
Slack : 13.952
TNS   : 0.000

Type  : Fast 1100mV -40C Model Hold 'altera_reserved_tck'
Slack : 0.007
TNS   : 0.000

Type  : Fast 1100mV -40C Model Hold 'top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.076
TNS   : 0.000

Type  : Fast 1100mV -40C Model Hold 'FPGA_CLK1_50'
Slack : 0.123
TNS   : 0.000

Type  : Fast 1100mV -40C Model Recovery 'top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 3.843
TNS   : 0.000

Type  : Fast 1100mV -40C Model Recovery 'FPGA_CLK1_50'
Slack : 16.390
TNS   : 0.000

Type  : Fast 1100mV -40C Model Recovery 'altera_reserved_tck'
Slack : 19.691
TNS   : 0.000

Type  : Fast 1100mV -40C Model Removal 'FPGA_CLK1_50'
Slack : 0.215
TNS   : 0.000

Type  : Fast 1100mV -40C Model Removal 'altera_reserved_tck'
Slack : 0.396
TNS   : 0.000

Type  : Fast 1100mV -40C Model Removal 'top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.463
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk'
Slack : 0.887
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.895
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'FPGA_CLK1_50'
Slack : 8.421
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 18.626
TNS   : 0.000

------------------------------------------------------------
Info: see the "DDR report" for DDR timing results
------------------------------------------------------------
------------------------------------------------------------
