#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Jun 15 04:41:57 2025
# Process ID: 13188
# Current directory: C:/embeding_system/project_2_final/project_1.runs/system_gcdip_0_0_synth_1
# Command line: vivado.exe -log system_gcdip_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_gcdip_0_0.tcl
# Log file: C:/embeding_system/project_2_final/project_1.runs/system_gcdip_0_0_synth_1/system_gcdip_0_0.vds
# Journal file: C:/embeding_system/project_2_final/project_1.runs/system_gcdip_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source system_gcdip_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/embeding_system/project_2_final/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top system_gcdip_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16728
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1177.012 ; gain = 50.566
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_gcdip_0_0' [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ip/system_gcdip_0_0/synth/system_gcdip_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'gcdip_v1_0' [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/60d3/hdl/gcdip_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gcdip_v1_0_S00_AXI' [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/60d3/hdl/gcdip_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/60d3/hdl/gcdip_v1_0_S00_AXI.v:372]
INFO: [Synth 8-638] synthesizing module 'gcdip' [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/60d3/src/gcdip.vhd:27]
INFO: [Synth 8-3491] module 'fsm' declared at 'c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/60d3/src/FSM.vhd:8' bound to instance 'TOFSM' of component 'fsm' [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/60d3/src/gcdip.vhd:76]
INFO: [Synth 8-638] synthesizing module 'fsm' [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/60d3/src/FSM.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'fsm' (1#1) [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/60d3/src/FSM.vhd:15]
INFO: [Synth 8-3491] module 'mux' declared at 'c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/60d3/src/mux.vhd:8' bound to instance 'X_MUX' of component 'mux' [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/60d3/src/gcdip.vhd:88]
INFO: [Synth 8-638] synthesizing module 'mux' [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/60d3/src/mux.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'mux' (2#1) [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/60d3/src/mux.vhd:15]
INFO: [Synth 8-3491] module 'mux' declared at 'c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/60d3/src/mux.vhd:8' bound to instance 'Y_MUX' of component 'mux' [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/60d3/src/gcdip.vhd:95]
INFO: [Synth 8-3491] module 'regis' declared at 'c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/60d3/src/register.vhd:8' bound to instance 'X_REG' of component 'regis' [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/60d3/src/gcdip.vhd:102]
INFO: [Synth 8-638] synthesizing module 'regis' [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/60d3/src/register.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'regis' (3#1) [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/60d3/src/register.vhd:15]
INFO: [Synth 8-3491] module 'regis' declared at 'c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/60d3/src/register.vhd:8' bound to instance 'Y_REG' of component 'regis' [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/60d3/src/gcdip.vhd:109]
INFO: [Synth 8-3491] module 'comparator' declared at 'c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/60d3/src/comparator.vhd:8' bound to instance 'U_COMP' of component 'comparator' [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/60d3/src/gcdip.vhd:116]
INFO: [Synth 8-638] synthesizing module 'comparator' [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/60d3/src/comparator.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'comparator' (4#1) [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/60d3/src/comparator.vhd:15]
INFO: [Synth 8-3491] module 'subtractor' declared at 'c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/60d3/src/subtractor.vhd:8' bound to instance 'X_SUB' of component 'subtractor' [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/60d3/src/gcdip.vhd:122]
INFO: [Synth 8-638] synthesizing module 'subtractor' [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/60d3/src/subtractor.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'subtractor' (5#1) [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/60d3/src/subtractor.vhd:16]
INFO: [Synth 8-3491] module 'regis' declared at 'c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/60d3/src/register.vhd:8' bound to instance 'OUT_REG' of component 'regis' [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/60d3/src/gcdip.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'gcdip' (6#1) [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/60d3/src/gcdip.vhd:27]
INFO: [Synth 8-6155] done synthesizing module 'gcdip_v1_0_S00_AXI' (7#1) [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/60d3/hdl/gcdip_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'gcdip_v1_0' (8#1) [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/60d3/hdl/gcdip_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'system_gcdip_0_0' (9#1) [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ip/system_gcdip_0_0/synth/system_gcdip_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1235.883 ; gain = 109.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1235.883 ; gain = 109.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1235.883 ; gain = 109.438
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1235.883 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1342.234 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1342.250 ; gain = 0.016
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1342.250 ; gain = 215.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1342.250 ; gain = 215.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1342.250 ; gain = 215.805
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cState_reg' in module 'fsm'
WARNING: [Synth 8-327] inferring latch for variable 'enable_reg' [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/60d3/src/FSM.vhd:40]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nState_reg' [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/60d3/src/FSM.vhd:26]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_nState_reg' [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/60d3/src/FSM.vhd:26]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
                      s0 |                              001 |                              001
                      s1 |                              010 |                              010
                      s2 |                              011 |                              011
                      s3 |                              100 |                              100
                      s4 |                              101 |                              101
                      s5 |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cState_reg' using encoding 'sequential' in module 'fsm'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nState_reg' [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/60d3/src/FSM.vhd:26]
WARNING: [Synth 8-327] inferring latch for variable 'xsel_reg' [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/60d3/src/FSM.vhd:41]
WARNING: [Synth 8-327] inferring latch for variable 'ysel_reg' [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/60d3/src/FSM.vhd:42]
WARNING: [Synth 8-327] inferring latch for variable 'xld_reg' [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/60d3/src/FSM.vhd:43]
WARNING: [Synth 8-327] inferring latch for variable 'yld_reg' [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/60d3/src/FSM.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1342.250 ; gain = 215.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 3     
	   4 Input   32 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 9     
	   7 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 9     
	   2 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1342.250 ; gain = 215.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1342.250 ; gain = 215.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1342.250 ; gain = 215.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1344.574 ; gain = 218.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1350.836 ; gain = 224.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1350.836 ; gain = 224.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1350.836 ; gain = 224.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1350.836 ; gain = 224.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1350.836 ; gain = 224.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1350.836 ; gain = 224.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     6|
|2     |LUT1   |     2|
|3     |LUT2   |    12|
|4     |LUT3   |     9|
|5     |LUT4   |    59|
|6     |LUT5   |    34|
|7     |LUT6   |    13|
|8     |MUXF7  |     1|
|9     |FDCE   |    27|
|10    |FDRE   |   164|
|11    |FDSE   |     1|
|12    |LD     |     8|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1350.836 ; gain = 224.391
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 1350.836 ; gain = 118.023
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1350.836 ; gain = 224.391
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1362.930 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1365.938 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LD => LDCE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 1365.938 ; gain = 239.492
INFO: [Common 17-1381] The checkpoint 'C:/embeding_system/project_2_final/project_1.runs/system_gcdip_0_0_synth_1/system_gcdip_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_gcdip_0_0, cache-ID = a8de661c9fa09a91
INFO: [Coretcl 2-1174] Renamed 9 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/embeding_system/project_2_final/project_1.runs/system_gcdip_0_0_synth_1/system_gcdip_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_gcdip_0_0_utilization_synth.rpt -pb system_gcdip_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun 15 04:42:56 2025...
