Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Thu Oct  3 22:32:23 2024
| Host         : sgk running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file decoder_timing_summary_routed.rpt -pb decoder_timing_summary_routed.pb -rpx decoder_timing_summary_routed.rpx -warn_on_violation
| Design       : decoder
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S[0]
                            (input port)
  Destination:            seg_cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.586ns  (logic 5.167ns (48.806%)  route 5.419ns (51.194%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  S[0] (IN)
                         net (fo=0)                   0.000     0.000    S[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  S_IBUF[0]_inst/O
                         net (fo=7, routed)           2.725     4.172    S_IBUF[0]
    SLICE_X43Y57         LUT4 (Prop_lut4_I3_O)        0.124     4.296 r  seg_cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.694     6.990    seg_cat_OBUF[4]
    M17                  OBUF (Prop_obuf_I_O)         3.596    10.586 r  seg_cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.586    seg_cat[4]
    M17                                                               r  seg_cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S[2]
                            (input port)
  Destination:            seg_cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.931ns  (logic 5.324ns (53.612%)  route 4.607ns (46.388%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  S[2] (IN)
                         net (fo=0)                   0.000     0.000    S[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  S_IBUF[2]_inst/O
                         net (fo=7, routed)           2.590     4.041    S_IBUF[2]
    SLICE_X43Y57         LUT4 (Prop_lut4_I1_O)        0.152     4.193 r  seg_cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.016     6.210    seg_cat_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         3.721     9.931 r  seg_cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.931    seg_cat[3]
    J15                                                               r  seg_cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S[0]
                            (input port)
  Destination:            seg_cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.924ns  (logic 5.325ns (53.657%)  route 4.599ns (46.343%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  S[0] (IN)
                         net (fo=0)                   0.000     0.000    S[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  S_IBUF[0]_inst/O
                         net (fo=7, routed)           2.725     4.172    S_IBUF[0]
    SLICE_X43Y57         LUT4 (Prop_lut4_I2_O)        0.154     4.326 r  seg_cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.874     6.200    seg_cat_OBUF[5]
    J16                  OBUF (Prop_obuf_I_O)         3.724     9.924 r  seg_cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.924    seg_cat[5]
    J16                                                               r  seg_cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S[2]
                            (input port)
  Destination:            seg_cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.810ns  (logic 5.109ns (52.072%)  route 4.702ns (47.928%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  S[2] (IN)
                         net (fo=0)                   0.000     0.000    S[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  S_IBUF[2]_inst/O
                         net (fo=7, routed)           2.590     4.041    S_IBUF[2]
    SLICE_X43Y57         LUT4 (Prop_lut4_I3_O)        0.124     4.165 r  seg_cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.112     6.277    seg_cat_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         3.534     9.810 r  seg_cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.810    seg_cat[2]
    J18                                                               r  seg_cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S[2]
                            (input port)
  Destination:            seg_cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.765ns  (logic 5.366ns (54.952%)  route 4.399ns (45.048%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  S[2] (IN)
                         net (fo=0)                   0.000     0.000    S[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  S_IBUF[2]_inst/O
                         net (fo=7, routed)           2.591     4.042    S_IBUF[2]
    SLICE_X43Y57         LUT4 (Prop_lut4_I1_O)        0.152     4.194 r  seg_cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.808     6.002    seg_cat_OBUF[0]
    K14                  OBUF (Prop_obuf_I_O)         3.763     9.765 r  seg_cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.765    seg_cat[0]
    K14                                                               r  seg_cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S[2]
                            (input port)
  Destination:            seg_cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.701ns  (logic 5.105ns (52.626%)  route 4.596ns (47.374%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  S[2] (IN)
                         net (fo=0)                   0.000     0.000    S[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  S_IBUF[2]_inst/O
                         net (fo=7, routed)           2.392     3.843    S_IBUF[2]
    SLICE_X43Y57         LUT4 (Prop_lut4_I2_O)        0.124     3.967 r  seg_cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.203     6.171    seg_cat_OBUF[6]
    H18                  OBUF (Prop_obuf_I_O)         3.530     9.701 r  seg_cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.701    seg_cat[6]
    H18                                                               r  seg_cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S[2]
                            (input port)
  Destination:            seg_cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.537ns  (logic 5.090ns (53.379%)  route 4.446ns (46.621%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  S[2] (IN)
                         net (fo=0)                   0.000     0.000    S[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  S_IBUF[2]_inst/O
                         net (fo=7, routed)           2.591     4.042    S_IBUF[2]
    SLICE_X43Y57         LUT4 (Prop_lut4_I1_O)        0.124     4.166 r  seg_cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.855     6.021    seg_cat_OBUF[1]
    H15                  OBUF (Prop_obuf_I_O)         3.516     9.537 r  seg_cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.537    seg_cat[1]
    H15                                                               r  seg_cat[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S[3]
                            (input port)
  Destination:            seg_cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.333ns  (logic 1.504ns (64.441%)  route 0.830ns (35.559%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  S[3] (IN)
                         net (fo=0)                   0.000     0.000    S[3]
    N16                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  S_IBUF[3]_inst/O
                         net (fo=7, routed)           0.413     0.655    S_IBUF[3]
    SLICE_X43Y57         LUT4 (Prop_lut4_I0_O)        0.045     0.700 r  seg_cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.417     1.117    seg_cat_OBUF[1]
    H15                  OBUF (Prop_obuf_I_O)         1.217     2.333 r  seg_cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.333    seg_cat[1]
    H15                                                               r  seg_cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S[3]
                            (input port)
  Destination:            seg_cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.395ns  (logic 1.572ns (65.660%)  route 0.822ns (34.341%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  S[3] (IN)
                         net (fo=0)                   0.000     0.000    S[3]
    N16                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  S_IBUF[3]_inst/O
                         net (fo=7, routed)           0.361     0.603    S_IBUF[3]
    SLICE_X43Y57         LUT4 (Prop_lut4_I0_O)        0.049     0.652 r  seg_cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.461     1.113    seg_cat_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         1.281     2.395 r  seg_cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.395    seg_cat[3]
    J15                                                               r  seg_cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S[3]
                            (input port)
  Destination:            seg_cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.396ns  (logic 1.522ns (63.500%)  route 0.875ns (36.500%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  S[3] (IN)
                         net (fo=0)                   0.000     0.000    S[3]
    N16                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  S_IBUF[3]_inst/O
                         net (fo=7, routed)           0.361     0.603    S_IBUF[3]
    SLICE_X43Y57         LUT4 (Prop_lut4_I0_O)        0.045     0.648 r  seg_cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.514     1.162    seg_cat_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         1.234     2.396 r  seg_cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.396    seg_cat[2]
    J18                                                               r  seg_cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S[3]
                            (input port)
  Destination:            seg_cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.423ns  (logic 1.612ns (66.510%)  route 0.812ns (33.490%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  S[3] (IN)
                         net (fo=0)                   0.000     0.000    S[3]
    N16                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  S_IBUF[3]_inst/O
                         net (fo=7, routed)           0.413     0.655    S_IBUF[3]
    SLICE_X43Y57         LUT4 (Prop_lut4_I0_O)        0.046     0.701 r  seg_cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.399     1.100    seg_cat_OBUF[0]
    K14                  OBUF (Prop_obuf_I_O)         1.324     2.423 r  seg_cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.423    seg_cat[0]
    K14                                                               r  seg_cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S[3]
                            (input port)
  Destination:            seg_cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.495ns  (logic 1.573ns (63.050%)  route 0.922ns (36.950%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  S[3] (IN)
                         net (fo=0)                   0.000     0.000    S[3]
    N16                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  S_IBUF[3]_inst/O
                         net (fo=7, routed)           0.500     0.742    S_IBUF[3]
    SLICE_X43Y57         LUT4 (Prop_lut4_I0_O)        0.044     0.786 r  seg_cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.422     1.208    seg_cat_OBUF[5]
    J16                  OBUF (Prop_obuf_I_O)         1.287     2.495 r  seg_cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.495    seg_cat[5]
    J16                                                               r  seg_cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S[3]
                            (input port)
  Destination:            seg_cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.574ns  (logic 1.518ns (58.971%)  route 1.056ns (41.029%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  S[3] (IN)
                         net (fo=0)                   0.000     0.000    S[3]
    N16                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  S_IBUF[3]_inst/O
                         net (fo=7, routed)           0.501     0.743    S_IBUF[3]
    SLICE_X43Y57         LUT4 (Prop_lut4_I0_O)        0.045     0.788 r  seg_cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.555     1.343    seg_cat_OBUF[6]
    H18                  OBUF (Prop_obuf_I_O)         1.231     2.574 r  seg_cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.574    seg_cat[6]
    H18                                                               r  seg_cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S[3]
                            (input port)
  Destination:            seg_cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.853ns  (logic 1.583ns (55.484%)  route 1.270ns (44.516%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  S[3] (IN)
                         net (fo=0)                   0.000     0.000    S[3]
    N16                  IBUF (Prop_ibuf_I_O)         0.242     0.242 f  S_IBUF[3]_inst/O
                         net (fo=7, routed)           0.500     0.742    S_IBUF[3]
    SLICE_X43Y57         LUT4 (Prop_lut4_I0_O)        0.045     0.787 r  seg_cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.770     1.557    seg_cat_OBUF[4]
    M17                  OBUF (Prop_obuf_I_O)         1.296     2.853 r  seg_cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.853    seg_cat[4]
    M17                                                               r  seg_cat[4] (OUT)
  -------------------------------------------------------------------    -------------------





