// Seed: 319202341
module module_0 (
    output uwire id_0,
    output tri1 id_1,
    input wor id_2,
    input tri0 id_3,
    input wor id_4,
    output uwire id_5,
    input uwire id_6,
    input wire id_7,
    input wor id_8,
    output supply0 id_9,
    input wand id_10,
    output tri0 id_11,
    input wor id_12,
    input tri0 id_13,
    input uwire id_14,
    output tri id_15,
    input tri0 id_16,
    input wand id_17
);
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd69,
    parameter id_6 = 32'd36
) (
    input uwire id_0[id_6 : id_4],
    input tri1 id_1
    , id_14 = -1'b0,
    output tri0 id_2,
    input tri1 id_3,
    input supply1 _id_4,
    input wor id_5,
    input wand _id_6,
    input supply1 id_7,
    input wire id_8,
    input wand id_9,
    output logic id_10,
    output tri0 id_11,
    input tri0 id_12
);
  always_ff id_10 <= 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_8,
      id_3,
      id_5,
      id_11,
      id_3,
      id_7,
      id_1,
      id_11,
      id_0,
      id_2,
      id_3,
      id_7,
      id_0,
      id_11,
      id_3,
      id_8
  );
endmodule
