********
* MAX427 FAMILY MACROMODELS
* -------------------------
** FEATURES:
* 15uV MAX Offset Voltage 
* 60MHz Gain-Bandwidth Product (MAX437)
* 117dB Min CMRR
* Low Noise Performance: 4.5nV/rt.Hz MAX (20Hz)
*                        3.8nV/rt.Hz MAX (1KHz)
* Available in 8-Pin DIP/SO
*
* PART NUMBER    DESCRIPTION
* ___________    ___________________________________
* MAX427         Low-noise, 2.5nV/rt.Hz, 8MHz GBP        
* MAX437         Low-noise, 60MHz GBP, Av=5
*
************
*SYM=ADOPAMP
*SRC=MAX427;MAX427;Opamps;Maxim;
*   =>      REFER TO MAX427 DATA SHEET       <=
*
* connections:        non-inverting input
*                     |   inverting input
*                     |   |   positive power-supply
*                     |   |   |   negative power-supply
*                     |   |   |   |   output
*                     |   |   |   |   |
* NODE CONNECTIONS:   1   2   99  50  97
*
.SUBCKT MAX427 1 2 99 50 97
*INPUT STAGE**
*
IOS 2 1 40N
I1 4 50 2.2MA
GIN 2 1 2 1 1.4E-10
CIN 1 2 1.5PF
G16 0 1 106 0 .87E-3
G19 0 2 109 0 .87E-3
*VCCS NOISE INPUT CURRENTS*
G1 5 99 5 99 42.6E-3
G2 6 99 6 99 42.6E-3
EOS 1 3 POLY(1) 98 30 5U 1
*               ^       OFFSET VOLTAGE
EN 3 9 POLY(1) 103 0 0 1
Q1 5 2 4 QX
Q2 6 9 4 QX
Dsub 50 99 DX       
C4 5 6 1.42E-10
*
**NOISE GENERATORS*
*
*VOLTAGE NOISE GENERATOR*
VN1 101 0 2V
VN2 0 102 2V 
DN1 101 103 D1
DN2 103 102 D1
.MODEL D1 D(KF=.1E-15 RS=703)
*CURRENT NOISE GENERATOR + IN*
VN3 104 0 2V
VN4 0 105 2V
DN3 104 106 D2
DN4 106 105 D2
*CURRENT NOISE GENERATOR - IN*
VN5 107 0 2V
VN6 0 108 2V
DN5 107 109 D2
DN6 109 108 D2
.MODEL D2 D(KF=60E-16 RS=18)
*
*SECOND STAGE*
*
*OUTPUT VOLTAGE LIMITING*
V2 99 11 1.93
D1 12 11 DX
D2 10 12 DX
V3 10 50 1.93
*LEVEL TRANSLATION *
EH 99 98 99 50 0.5
*GAIN, 1ST POLE*
G3 98 12 5 6 0.0395
*1ST POLE .4HZ,AVOL 20E6
G4 12 98 12 98 1.9747E-9
C3 98 12 7.857E-10
*
*FREQUENCY SHAPING STAGES*
*
*POLE STAGE*
G5 98 15 12 98 1E-3 
G6 98 15 98 15 1E-3
D13 50 15 DX
*R5 98 15 1E3
C5 98 15 2.45E-12
*DELAY STAGE*
ED 16 98 15 98 1
RD1 16 17 2.0
RD2 17 18 2.0
RD3 18 19 2.0
CD1 17 98 1.8PF
CD2 18 98 1.8PF
CD3 19 98 1.8PF
*COMMON-MODE STAGE*
G11 98 30 4 98 316E-12
G13 30 98 30 98 1E-3
D11 50 30 DX
*
*OUTPUT STAGE*
F6 99 50 VA7 1
F5 99 38 VA8 1
D9 40 38 DX
D10 38 99 DX
VA7 99 40 0
*
G12 98 32 19 98 1E-3
R15 98 32 1E3
D3 32 36 DX
D4 37 32 DX
V5 35 37 1.6v
V4 36 35 1.6V
R16 34 35 70
E1 99 33 99 32 1
VA8 33 34 0V
L 35 97 200P
*
* MODELS USED *
.MODEL DX D(IS=1E-15)
.MODEL QX NPN(BF=110E3)
*BF relates to 10nA Ib.
.ENDS
************
*SYM=ADOPAMP
*SRC=MAX437;MAX437;Opamps;Maxim;
*
* connections:          non-inverting input
*                       |       inverting input
*                       |       |       positive power-supply
*                       |       |       |       negative power-supply
*                       |       |       |       |       output
*                       |       |       |       |       |
* OUTPUT CONNECTS:      1       2       99      50      97
*
*
.SUBCKT MAX437 1 2 99 50 97
*INPUT STAGE**
*
IOS 2 1 40N
I1 4 50 2.2MA
GIN 2 1 2 1 50E-9
CIN 1 2 3PF
G16 0 1 106 0 .87E-3
G19 0 2 109 0 .87E-3
*VCCS NOISE INPUT CURRENTS*
G1 5 99 5 99 42.6E-3
G2 6 99 6 99 42.6E-3
EOS 1 3 POLY(1) 98 30 5U 1
*               ^       OFFSET VOLTAGE
EN 3 9 POLY(1) 103 0 0 1
Q1 5 2 4 QX
Q2 6 9 4 QX
Dsub 50 99 DX       
C4 5 6 .6E-10
*
**NOISE GENERATORS*
*
*VOLTAGE NOISE GENERATOR*
VN1 101 0 2V
VN2 0 102 2V 
DN1 101 103 D1
DN2 103 102 D1
.MODEL D1 D(KF=.1E-15 RS=703)
*CURRENT NOISE GENERATOR + IN*
VN3 104 0 2V
VN4 0 105 2V
DN3 104 106 D2
DN4 106 105 D2
*CURRENT NOISE GENERATOR - IN*
VN5 107 0 2V
VN6 0 108 2V
DN5 107 109 D2
DN6 109 108 D2
.MODEL D2 D(KF=60E-16 RS=18)
*
*SECOND STAGE*
*
*OUTPUT VOLTAGE LIMITING*
V2 99 11 1.93
D1 12 11 DX
D2 10 12 DX
V3 10 50 1.93
*LEVEL TRANSLATION *
EH 99 98 99 50 0.5
*GAIN, 1ST POLE*
G3 98 12 5 6 0.0395
*1ST POLE 2.4HZ,AVOL 20E6
G4 12 98 12 98 1.9747E-9
*C3 98 12 7.857E-10
C3 98 12 1.3E-10
*
*FREQUENCY SHAPING STAGES*
*
*POLE STAGE*
G5 98 15 12 98 1E-3 
G6 98 15 98 15 1E-3
D13 50 15 DX
*R5 98 15 1E3
C5 98 15 1.45E-12
*DELAY STAGE*
ED 16 98 15 98 1
RD1 16 17 2.0
RD2 17 18 2.0
RD3 18 19 2.0
CD1 17 98 1.8PF
CD2 18 98 1.8PF
CD3 19 98 1.8PF
*COMMON-MODE STAGE*
G11 98 30 4 98 316E-12
G13 30 98 30 98 1E-3
D11 50 30 DX
*
*OUTPUT STAGE*
F6 99 50 VA7 1
F5 99 38 VA8 1
D9 40 38 DX
D10 38 99 DX
VA7 99 40 0
*
G12 98 32 19 98 1E-3
R15 98 32 1E3
D3 32 36 DX
D4 37 32 DX
V5 35 37 1.6v
V4 36 35 1.6V
R16 34 35 70
E1 99 33 99 32 1
VA8 33 34 0V
L 35 97 200P
*
* MODELS USED *
.MODEL DX D(IS=1E-15)
.MODEL QX NPN(BF=110E3)
*BF relates to 10nA Ib.
.ENDS
************
* MAX435 FAMILY MACROMODELS
* -------------------------
** FEATURES:
* 275MHz BW, 800V/uS SR, 300uV VOS (MAX435) 
* 200MHZ BW, 850V/uS SR, 300uV VOS (MAX436)
* True Differential High-Impedance Inputs
* No Feedback
* Low Noise, 7nV/rt.Hz at 1KHz
* Available in 14-Pin DIP/SO
*
* PART NUMBER    DESCRIPTION
* ___________    ___________________________________
* MAX435         275MHz BW, 800V/uS SR, 300uV VOS        
* MAX436         200MHz BW, 850V/uS SR, 300uV VOS
*
* NOTE THAT THE -3dB BANDWIDTH HAS BEEN OPTIMIZED FOR Zt=200OHMS,
* ZL+/-=25OHMS ACCORDINGLY. SIMULATIONS THAT VARY FROM THESE
* OPERATING POINTS MAY RESULT IN ERROR IN THE TRANSFER RESPONSE. 
* THIS SHOULD NOT EFFECT APPLICATION CONDITIONS WHERE THE
* BANDWIDTH IS LIMITED BY EXTERNAL COMPONENTS.  FOR MORE
* INFORMATION CONTACT THE MAXIM APPLICATIONS GROUP.
*
************
*SYM=MAX435
*SRC=MAX435;MAX435;Opamps;Maxim;
*
.SUBCKT MAX435 9 29 14 34 99 50 16 36 51 
* SUBCIRCUIT CONNECTIONS +VIN -VIN -Z +Z +V -V +IOUT -IOUT  RSET
F10 99 16 POLY(1) VSET .003 6.383 -188.9
*POLY SOURCE FOR SETTING QUIESCENT CURRENTS VIA RSET.
F11 99 14 POLY(1) VSET  7.5E-4  1.596 -47.23
Q1 99 9 8 Q
Q2 12 8 14 QPNP
F1 8 50 VSENSE1 0.5
F2 16 50 VSENSE1 4
VSENSE1 12 50 0V
CBW1 16 50 23P
*OUTPUT CLAMPING
D1 40 99 DX
D2 50 41 DX
V1 40 16 2.26V
V2 16 41 2.26V
** 2nd Half of Circuit
F30 99 36 POLY(1) VSET 0.003 6.383 -188.9    
F31 99 34 POLY(1) VSET  7.5E-4  1.596 -47.23
Q21 99 29 28 Q
Q22 32 28 34 QPNP
F21 28 50 VSENSE21 0.5
F22 36 50 VSENSE21 4
VSENSE21 32 50 0V
CBW2 36 50 23P
*OUTPUT CLAMPING
D21 60 99 DX
D22 50 61 DX
V21 60 36 2.26V
V22 36 61 2.26V
**
VSET 0 51 -3.7V
.MODEL QPNP PNP (Bf=10E5)
.MODEL QNPN NPN (Bf=10E5)
.MODEL Q   NPN (Bf=15E5)
.MODEL DX D(IS=1E-15)
.ENDS
**************
*SYM=MAX436
*SRC=MAX436;MAX436;Opamps;Maxim;
*
.SUBCKT MAX436 9 29 14 34 99 50 16 51 
* SUBCIRCUIT CONNECTIONS +VIN -VIN -Z +Z +V -V +IOUT  RSET
F10 99 16 POLY(1) VSET .003 6.383 -188.9
*POLY SOURCE FOR SETTING QUIESCENT CURRENTS VIA RSET.
F11 99 14 POLY(1) VSET  7.5E-4  1.596 -47.23
Q1 99 9 8 Q
Q2 12 8 14 QPNP
F1 8 50 VSENSE1 0.5
F2 16 50 VSENSE1 8
VSENSE1 12 50 0V
CBW1 16 50 23P
*OUTPUT CLAMPING
D1 40 99 DX
D2 50 41 DX
V1 40 16 2.26V
V2 16 41 2.26V
* 2nd Half of Circuit
F30 99 16 POLY(1) VSET 0.003 6.383 -188.9    
F31 99 34 POLY(1) VSET  7.5E-4  1.596 -47.23
Q21 99 29 28 Q
Q22 32 28 34 QPNP
F21 28 50 VSENSE21 0.5
VSENSE21 32 50 0V
**
VSET 0 51 -3.7V
.MODEL QPNP PNP (Bf=10E5)
.MODEL QNPN NPN (Bf=10E5)
.MODEL Q   NPN (Bf=15E5)
.MODEL DX D(IS=1E-15)
.ENDS
**************
* MAX473 FAMILY MACROMODELS
* -------------------------
** FEATURES:
* 15V/uS Min Slew Rate 
* +3V Single-Supply Operation
* Guaranteed 10MHz Unity-Gain Bandwidth
* Input Voltage Range Includes Negative Rail
* Rail-to-Rail output Swing (to within +/-50mV)
* Available in 8-Pin DIP/SO/uMAX (Single MAX473)
*              8-Pin DIP/SO (Dual MAX474)
*             14-Pin DIP/SO (Quad MAX475)
*
* PART NUMBER    DESCRIPTION
* ___________    ___________________________________
* MAX473         Single, unity-gain-stable,15V/uS SR        
* MAX474         Dual, rail-to-rail output swing
* MAX475         Quad, unity-gain-stable, 10MHz GBP
*
**************
*SYM=ADOPAMP
*SRC=MAX473;MAX473;Opamps;Maxim;
*
* connections:        non-inverting input
*                     |   inverting input
*                     |   |   positive power-supply
*                     |   |   |   negative power-supply
*                     |   |   |   |   output
*                     |   |   |   |   |
* NODE CONNECTIONS:   1   2   99  50  97
*
.SUBCKT MAX473 1 2 99 50 97
*INPUT STAGE*
IOS 2 1 20N
I1 99 4 2E-3
RIN1 2 104 .5E9
RIN2 104 1 .5E9
R1 5 50  134.96
R2 6 50  134.96
EOS 1 9 POLY(1) 98 30  .7M 1
*               ^       OFFSET VOLTAGE, NODE 30 FROM COM. MODE STAGE.
Q1 5 2 109 QX
Q2 6 9 110 QX
RDEG1 110 4 134.96
RDEG2 109 4 134.96
* Second Pole 
C4 5 6 8.8E-12
*SECOND STAGE*
IS 99 50 .1E-3
*  SETS IS ^
*DELAY STAGE*
ED 16 98 12 98 1
RD1 16 17 17
RD2 17 18 17
RD3 18 19 17
RD4 19 20 17
CD1 17 98 17PF
CD2 18 98 17PF
CD3 19 98 17PF
CD4 20 98 17PF
*OUTPUT VOLTAGE LIMITING*
V2 99 11 .78
D1 12 11 DX
D2 10 12 DX
V3 10 50 .78
EH 99 98 99 50 0.5
*GAIN, 1ST POLE**
G3 98 12 5 6 .0074
R4 12 98 7E6
*C3 98 12 1.11E-10 
C3 98 12 .74E-10
*COMMON-MODE STAGE*
G11 98 30 104 98 3.1623E-8
R13 30 98 1E3
*
*OUTPUT STAGE*
F6 99 50 VA7 1
F5 99 38 VA8 1
D9 40 38 DX
D10 38 99 DX
VA7 99 40 0
*
G12 98 32 20 98 .1E-3
*         ^ NODE WHERE OUTPUT STAGE TAKES CONTROL VOLT.
R15 98 32 10E3
D3 32 36 DX
D4 37 32 DX
V5 35 37 .3V
V4 36 35 .3V
R16 34 35 40
*R16 OPEN-LOOP OUTPUT IMP.
E1 99 33 99 32 1
VA8 33 34 0V
L 35 96 0.0002U
RL2 96 97 2
* RL2 IMPROVES CONVERGENCE
RL 35 97 .1MEG
*
* MODELS USED *
.MODEL DX D(IS=1E-15)
.MODEL QX PNP(BF=12500)
.ENDS
**************
*SYM=ADOPAMP
*SRC=MAX474;MAX474;Opamps;Maxim;
*
* connections:        non-inverting input
*                     |   inverting input
*                     |   |   positive power-supply
*                     |   |   |   negative power-supply
*                     |   |   |   |   output
*                     |   |   |   |   |
* NODE CONNECTIONS:   1   2   99  50  97
*
.SUBCKT MAX474 1 2 99 50 97
*INPUT STAGE*
IOS 2 1 20N
I1 99 4 2E-3
RIN1 2 104 .5E9
RIN2 104 1 .5E9
R1 5 50  134.96
R2 6 50  134.96
EOS 1 9 POLY(1) 98 30  .7M 1
*               ^       OFFSET VOLTAGE, NODE 30 FROM COM. MODE STAGE.
Q1 5 2 109 QX
Q2 6 9 110 QX
RDEG1 110 4 134.96
RDEG2 109 4 134.96
* Second Pole 
C4 5 6 8.8E-12
*SECOND STAGE*
IS 99 50 .1E-3
*  SETS IS ^
*DELAY STAGE*
ED 16 98 12 98 1
RD1 16 17 17
RD2 17 18 17
RD3 18 19 17
RD4 19 20 17
CD1 17 98 17PF
CD2 18 98 17PF
CD3 19 98 17PF
CD4 20 98 17PF
*OUTPUT VOLTAGE LIMITING*
V2 99 11 .78
D1 12 11 DX
D2 10 12 DX
V3 10 50 .78
EH 99 98 99 50 0.5
*GAIN, 1ST POLE**
G3 98 12 5 6 .0074
R4 12 98 7E6
*C3 98 12 1.11E-10 
C3 98 12 .74E-10
*COMMON-MODE STAGE*
G11 98 30 104 98 3.1623E-8
R13 30 98 1E3
*
*OUTPUT STAGE*
F6 99 50 VA7 1
F5 99 38 VA8 1
D9 40 38 DX
D10 38 99 DX
VA7 99 40 0
*
G12 98 32 20 98 .1E-3
*         ^ NODE WHERE OUTPUT STAGE TAKES CONTROL VOLT.
R15 98 32 10E3
D3 32 36 DX
D4 37 32 DX
V5 35 37 .3V
V4 36 35 .3V
R16 34 35 40
*R16 OPEN-LOOP OUTPUT IMP.
E1 99 33 99 32 1
VA8 33 34 0V
L 35 96 0.0002U
RL2 96 97 2
* RL2 IMPROVES CONVERGENCE
RL 35 97 .1MEG
*
* MODELS USED *
.MODEL DX D(IS=1E-15)
.MODEL QX PNP(BF=12500)
.ENDS
**************
*SYM=ADOPAMP
*SRC=MAX475;MAX475;Opamps;Maxim;
*
* connections:        non-inverting input
*                     |   inverting input
*                     |   |   positive power-supply
*                     |   |   |   negative power-supply
*                     |   |   |   |   output
*                     |   |   |   |   |
* NODE CONNECTIONS:   1   2   99  50  97
*
.SUBCKT MAX475 1 2 99 50 97
*INPUT STAGE*
IOS 2 1 20N
I1 99 4 2E-3
RIN1 2 104 .5E9
RIN2 104 1 .5E9
R1 5 50  134.96
R2 6 50  134.96
EOS 1 9 POLY(1) 98 30  .7M 1
*               ^       OFFSET VOLTAGE, NODE 30 FROM COM. MODE STAGE.
Q1 5 2 109 QX
Q2 6 9 110 QX
RDEG1 110 4 134.96
RDEG2 109 4 134.96
* Second Pole 
C4 5 6 8.8E-12
*SECOND STAGE*
IS 99 50 .1E-3
*  SETS IS ^
*DELAY STAGE*
ED 16 98 12 98 1
RD1 16 17 17
RD2 17 18 17
RD3 18 19 17
RD4 19 20 17
CD1 17 98 17PF
CD2 18 98 17PF
CD3 19 98 17PF
CD4 20 98 17PF
*OUTPUT VOLTAGE LIMITING*
V2 99 11 .78
D1 12 11 DX
D2 10 12 DX
V3 10 50 .78
EH 99 98 99 50 0.5
*GAIN, 1ST POLE**
G3 98 12 5 6 .0074
R4 12 98 7E6
*C3 98 12 1.11E-10 
C3 98 12 .74E-10
*COMMON-MODE STAGE*
G11 98 30 104 98 3.1623E-8
R13 30 98 1E3
*
*OUTPUT STAGE*
F6 99 50 VA7 1
F5 99 38 VA8 1
D9 40 38 DX
D10 38 99 DX
VA7 99 40 0
*
G12 98 32 20 98 .1E-3
*         ^ NODE WHERE OUTPUT STAGE TAKES CONTROL VOLT.
R15 98 32 10E3
D3 32 36 DX
D4 37 32 DX
V5 35 37 .3V
V4 36 35 .3V
R16 34 35 40
*R16 OPEN-LOOP OUTPUT IMP.
E1 99 33 99 32 1
VA8 33 34 0V
L 35 96 0.0002U
RL2 96 97 2
* RL2 IMPROVES CONVERGENCE
RL 35 97 .1MEG
*
* MODELS USED *
.MODEL DX D(IS=1E-15)
.MODEL QX PNP(BF=12500)
.ENDS
**************
* MAX478 FAMILY MACROMODELS
* -------------------------
** FEATURES:
* 17uA MAX Supply Current 
* 70uV MAX Offset Voltage
* 250pA MAX Input Offset Current
* Input Voltage Range Includes Ground
* Available in 8-Pin DIP/SO (Dual MAX478)
*             14-Pin DIP/SO (Quad MAX479)
*
* SUBCIRCUIT    PART NUMBER    DESCRIPTION
* __________    ___________    ___________________________________
* MAX47815      MAX478         Dual, Micropower Op Amps, 15V Supply        
* MAX4785       MAX478         Dual, Micropower Op Amps, 5V Supply
* MAX4783       MAX478         Dual, Micropower Op Amps, 3V Supply
* MAX47915      MAX479         Quad, Micropower Op Amps, 15V Supply
* MAX4795       MAX479         Quad, Micropower Op Amps, 5V Supply
* MAX4793       MAX479         Quad, Micropower Op Amps, 3V Supply
*
**************
*SYM=ADOPAMP
*SRC=MAX47815;MAX47815;Opamps;Maxim;
*
* connections:        non-inverting input
*                     |   inverting input
*                     |   |   positive power-supply
*                     |   |   |   negative power-supply
*                     |   |   |   |   output
*                     |   |   |   |   |
* NODE CONNECTIONS:   1   2   99  50  97
*
.SUBCKT MAX47815 1 2 99 50 97
*INPUT STAGE*
IOS 2 1 .05N
I1 99 4 17E-6
RIN1 104 2 .5E9
RIN2 104 1 .5E9
R1 5 50  3041
R2 6 50 3041
EOS 1 9 POLY(1) 98 30  30U 1
*               ^       OFFSET VOLTAGE, NODE 30 FROM COM. MODE STAGE.
Q1 5 2 4 QX
Q2 6 9 4 QX
* Second Pole 
C4 5 6 2.7E-11
*SECOND STAGE*
IS 99 50 -1E-6
*  SETS IS ^   supply current -16uA, 15Vsupply.
*DELAY STAGE*
ED 16 98 12 98 1
RD1 16 17 300 
RD2 17 18 300
RD3 18 19 300
RD4 19 20 300
CD1 17 98 300PF
CD2 18 98 300PF
CD3 19 98 300PF
CD4 20 98 300PF
*
*OUTPUT VOLTAGE LIMITING*
V2 99 11 1.4
D1 12 11 DX
D2 10 12 DX
V3 10 50 1.4
* OUTPUT LEVEL +-14.2V.
*LEVEL TRANSLATION *
EH 99 98 99 50 0.5
*GAIN, 1ST POLE*
G3 98 12 5 6 3.34E-4
R4 12 98 7.49E9
C3 98 12 4.25E-10
*COMMON-MODE STAGE*
G11 98 30 104 98 7.1E-9
R13 30 98 1E3
*
*OUTPUT STAGE*
F6 99 50 VA7 1
F5 99 38 VA8 1
D9 40 38 DX
D10 38 99 DX
VA7 99 40 0
*
G12 98 32 20 98 .1E-3
*         ^ NODE WHERE OUTPUT STAGE TAKES CONTROL VOLT.
R15 98 32 10E3
D3 32 36 DX
D4 37 32 DX
V5 35 37 .3V
V4 36 35 .3V
R16 34 35 75
E1 99 33 99 32 1
VA8 33 34 0V
L 35 96 1U
RL2 96 97 5
* RL2 IMPROVES CONVERGENCE
RL 35 97 10MEG
*
* MODELS USED *
.MODEL DX D(IS=1E-15)
.MODEL QX PNP(BF=3167)
.ENDS
**************
*SYM=ADOPAMP
*SRC=MAX4785;MAX4785;Opamps;Maxim;
*
*   =>        "5" DENOTES +/-5V SUPPLY VOLTAGE   <=
*
* connections:        non-inverting input
*                     |   inverting input
*                     |   |   positive power-supply
*                     |   |   |   negative power-supply
*                     |   |   |   |   output
*                     |   |   |   |   |
* NODE CONNECTIONS:   1   2   99  50  97
*
.SUBCKT MAX4785 1 2 99 50 97
*INPUT STAGE*
IOS 2 1 .05N
I1 99 4 17E-6
RIN1 2 104 .5E9
RIN2 1 104 .5E9
R1 5 50  3041
R2 6 50 3041
EOS 1 9 POLY(1) 98 30  30U 1
*               ^       OFFSET VOLTAGE, NODE 30 FROM COM. MODE STAGE.
Q1 5 2 4 QX
Q2 6 9 4 QX
* Second Pole 
C4 5 6 6.54E-11
*SECOND STAGE*
IS 99 50 -5E-6
*  SETS IS ^
*DELAY STAGE*
ED 16 98 12 98 1
RD1 16 17 500
RD2 17 18 500
RD3 18 19 500
RD4 19 20 500
CD1 17 98 500PF
CD2 18 98 500PF
CD3 19 98 500PF
CD4 20 98 500PF
*OUTPUT VOLTAGE LIMITING*
V2 99 11 1.20
D1 12 11 DX
D2 10 12 DX
V3 10 50 0.57
*V3 10 50 -.3
*LEVEL TRANSLATION *
EH 99 98 99 50 0.5
*GAIN, 1ST POLE*
G3 98 12 5 6 2.14E-4
R4 12 98 3.27E9
C3 98 12 6.8E-10
*COMMON-MODE STAGE*
G11 98 30 104 98 7.1E-9
R13 30 98 1E3
*
*OUTPUT STAGE*
F6 99 50 VA7 1
F5 99 38 VA8 1
D9 40 38 DX
D10 38 99 DX
VA7 99 40 0
*
G12 98 32 20 98 .1E-3
*         ^ NODE WHERE OUTPUT STAGE TAKES CONTROL VOLT.
R15 98 32 10E3
D3 32 36 DX
D4 37 32 DX
V5 35 37 .3V
V4 36 35 .3V
R16 34 35 75
E1 99 33 99 32 1
VA8 33 34 0V
L 35 96 0.5U
RL2 96 97 5
* RL2 IMPROVES CONVERGENCE
RL 35 97 10MEG
*
* MODELS USED *
.MODEL DX D(IS=1E-15)
.MODEL QX PNP(BF=3167)
.ENDS
**************
*SYM=ADOPAMP
*SRC=MAX4783;MAX4783;Opamps;Maxim;
*
*   =>        "3" DENOTES +/-3V SUPPLY VOLTAGE   <=
*
* connections:        non-inverting input
*                     |   inverting input
*                     |   |   positive power-supply
*                     |   |   |   negative power-supply
*                     |   |   |   |   output
*                     |   |   |   |   |
* NODE CONNECTIONS:   1   2   99  50  97
*
.SUBCKT MAX4783 1 2 99 50 97
*INPUT STAGE*
IOS 2 1 .05N
I1 99 4 17E-6
RIN1 2 104 .5E9
RIN2 104 1 .5E9
R1 5 50  3041
R2 6 50 3041
EOS 1 9 POLY(1) 98 30  30U 1
*               ^       OFFSET VOLTAGE, NODE 30 FROM COM. MODE STAGE.
Q1 5 2 4 QX
Q2 6 9 4 QX
* Second Pole 
C4 5 6 2.38E-11
*SECOND STAGE*
IS 99 50 -5E-6
*  SETS IS ^
*DELAY STAGE*
ED 16 98 12 98 1
RD1 16 17 500
RD2 17 18 500
RD3 18 19 500
RD4 19 20 500
CD1 17 98 500PF
CD2 18 98 500PF
CD3 19 98 500PF
CD4 20 98 500PF
*OUTPUT VOLTAGE LIMITING*
V2 99 11 1.20
D1 12 11 DX
D2 10 12 DX
V3 10 50 0.558
*LEVEL TRANSLATION *
EH 99 98 99 50 0.5
*GAIN, 1ST POLE*
G3 98 12 5 6 2.14E-4
R4 12 98 2.81E9
C3 98 12 6.8E-10
*COMMON-MODE STAGE*
G11 98 30 104 98 7.1E-9
R13 30 98 1E3
*
*OUTPUT STAGE*
F6 99 50 VA7 1
F5 99 38 VA8 1
D9 40 38 DX
D10 38 99 DX
VA7 99 40 0
*
G12 98 32 20 98 .1E-3
*         ^ NODE WHERE OUTPUT STAGE TAKES CONTROL VOLT.
R15 98 32 10E3
D3 32 36 DX
D4 37 32 DX
V5 35 37 .3V
V4 36 35 .3V
R16 34 35 75
E1 99 33 99 32 1
VA8 33 34 0V
L 35 96 0.5U
RL2 96 97 5
* RL2 IMPROVES CONVERGENCE
RL 35 97 10MEG
*
* MODELS USED *
.MODEL DX D(IS=1E-15)
.MODEL QX PNP(BF=3167)
.ENDS
**************
*SYM=ADOPAMP
*SRC=MAX47915;MAX47915;Opamps;Maxim;
*
*   =>        "15" DENOTES +/-15V SUPPLY VOLTAGE   <=
*
* connections:        non-inverting input
*                     |   inverting input
*                     |   |   positive power-supply
*                     |   |   |   negative power-supply
*                     |   |   |   |   output
*                     |   |   |   |   |
* NODE CONNECTIONS:   1   2   99  50  97
*
.SUBCKT MAX47915 1 2 99 50 97
*INPUT STAGE*
IOS 2 1 .05N
I1 99 4 17E-6
RIN1 104 2 .5E9
RIN2 104 1 .5E9
R1 5 50  3041
R2 6 50 3041
EOS 1 9 POLY(1) 98 30  30U 1
*               ^       OFFSET VOLTAGE, NODE 30 FROM COM. MODE STAGE.
Q1 5 2 4 QX
Q2 6 9 4 QX
* Second Pole 
C4 5 6 2.7E-11
*SECOND STAGE*
IS 99 50 -1E-6
*  SETS IS ^   supply current -16uA, 15Vsupply.
*DELAY STAGE*
ED 16 98 12 98 1
RD1 16 17 300
RD2 17 18 300
RD3 18 19 300
RD4 19 20 300
CD1 17 98 300PF
CD2 18 98 300PF
CD3 19 98 300PF
CD4 20 98 300PF
*OUTPUT VOLTAGE LIMITING*
V2 99 11 1.4
D1 12 11 DX
D2 10 12 DX
V3 10 50 1.4
* OUTPUT LEVEL +-14.2V.
*LEVEL TRANSLATION *
EH 99 98 99 50 0.5
*GAIN, 1ST POLE*
G3 98 12 5 6 3.34E-4
R4 12 98 7.49E9
C3 98 12 4.25E-10
*COMMON-MODE STAGE*
G11 98 30 104 98 7.1E-9
R13 30 98 1E3
*
*OUTPUT STAGE*
F6 99 50 VA7 1
F5 99 38 VA8 1
D9 40 38 DX
D10 38 99 DX
VA7 99 40 0
*
G12 98 32 20 98 .1E-3
*         ^ NODE WHERE OUTPUT STAGE TAKES CONTROL VOLT.
R15 98 32 10E3
D3 32 36 DX
D4 37 32 DX
V5 35 37 .3V
V4 36 35 .3V
R16 34 35 75
E1 99 33 99 32 1
VA8 33 34 0V
L 35 96 1U
RL2 96 97 5
* RL2 IMPROVES CONVERGENCE
RL 35 97 10MEG
*
* MODELS USED *
.MODEL DX D(IS=1E-15)
.MODEL QX PNP(BF=3167)
.ENDS
**************
*SYM=ADOPAMP
*SRC=MAX4795;MAX4795;Opamps;Maxim;
*
*   =>        "5" DENOTES +/-5V SUPPLY VOLTAGE   <=
*
* connections:        non-inverting input
*                     |   inverting input
*                     |   |   positive power-supply
*                     |   |   |   negative power-supply
*                     |   |   |   |   output
*                     |   |   |   |   |
* NODE CONNECTIONS:   1   2   99  50  97
*
.SUBCKT MAX4795 1 2 99 50 97
*INPUT STAGE*
IOS 2 1 .05N
I1 99 4 17E-6
RIN1 2 104 .5E9
RIN2 1 104 .5E9
R1 5 50  3041
R2 6 50 3041
EOS 1 9 POLY(1) 98 30  30U 1
*               ^       OFFSET VOLTAGE, NODE 30 FROM COM. MODE STAGE.
Q1 5 2 4 QX
Q2 6 9 4 QX
* Second Pole 
C4 5 6 6.54E-11
*SECOND STAGE*
IS 99 50 -5E-6
*  SETS IS ^
*DELAY STAGE*
ED 16 98 12 98 1
RD1 16 17 500
RD2 17 18 500
RD3 18 19 500
RD4 19 20 500
CD1 17 98 500PF
CD2 18 98 500PF
CD3 19 98 500PF
CD4 20 98 500PF
*OUTPUT VOLTAGE LIMITING*
V2 99 11 1.20
D1 12 11 DX
D2 10 12 DX
V3 10 50 0.57
*V3 10 50 -.3
*LEVEL TRANSLATION *
EH 99 98 99 50 0.5
*GAIN, 1ST POLE*
G3 98 12 5 6 2.14E-4
R4 12 98 3.27E9
C3 98 12 6.8E-10
*COMMON-MODE STAGE*
G11 98 30 104 98 7.1E-9
R13 30 98 1E3
*
*OUTPUT STAGE*
F6 99 50 VA7 1
F5 99 38 VA8 1
D9 40 38 DX
D10 38 99 DX
VA7 99 40 0
*
G12 98 32 20 98 .1E-3
*         ^ NODE WHERE OUTPUT STAGE TAKES CONTROL VOLT.
R15 98 32 10E3
D3 32 36 DX
D4 37 32 DX
V5 35 37 .3V
V4 36 35 .3V
R16 34 35 75
E1 99 33 99 32 1
VA8 33 34 0V
L 35 96 0.5U
RL2 96 97 5
* RL2 IMPROVES CONVERGENCE
RL 35 97 10MEG
*
* MODELS USED *
.MODEL DX D(IS=1E-15)
.MODEL QX PNP(BF=3167)
.ENDS
**************
*SYM=ADOPAMP
*SRC=MAX4793;MAX4793;Opamps;Maxim;
*
*   =>        "3" DENOTES +/-3V SUPPLY VOLTAGE   <=
*
* connections:        non-inverting input
*                     |   inverting input
*                     |   |   positive power-supply
*                     |   |   |   negative power-supply
*                     |   |   |   |   output
*                     |   |   |   |   |
* NODE CONNECTIONS:   1   2   99  50  97
*
.SUBCKT MAX4793 1 2 99 50 97
*INPUT STAGE*
IOS 2 1 .05N
I1 99 4 17E-6
RIN1 2 104 .5E9
RIN2 104 1 .5E9
R1 5 50  3041
R2 6 50 3041
EOS 1 9 POLY(1) 98 30  30U 1
*               ^       OFFSET VOLTAGE, NODE 30 FROM COM. MODE STAGE.
Q1 5 2 4 QX
Q2 6 9 4 QX
* Second Pole 
C4 5 6 2.38E-11
*SECOND STAGE*
IS 99 50 -5E-6
*  SETS IS ^
*DELAY STAGE*
ED 16 98 12 98 1
RD1 16 17 500
RD2 17 18 500
RD3 18 19 500
RD4 19 20 500
CD1 17 98 500PF
CD2 18 98 500PF
CD3 19 98 500PF
CD4 20 98 500PF
*OUTPUT VOLTAGE LIMITING*
V2 99 11 1.20
D1 12 11 DX
D2 10 12 DX
V3 10 50 0.558
*LEVEL TRANSLATION *
EH 99 98 99 50 0.5
*GAIN, 1ST POLE*
G3 98 12 5 6 2.14E-4
R4 12 98 2.81E9
C3 98 12 6.8E-10
*COMMON-MODE STAGE*
G11 98 30 104 98 7.1E-9
R13 30 98 1E3
*
*OUTPUT STAGE*
F6 99 50 VA7 1
F5 99 38 VA8 1
D9 40 38 DX
D10 38 99 DX
VA7 99 40 0
*
G12 98 32 20 98 .1E-3
*         ^ NODE WHERE OUTPUT STAGE TAKES CONTROL VOLT.
R15 98 32 10E3
D3 32 36 DX
D4 37 32 DX
V5 35 37 .3V
V4 36 35 .3V
R16 34 35 75
E1 99 33 99 32 1
VA8 33 34 0V
L 35 96 0.5U
RL2 96 97 5
* RL2 IMPROVES CONVERGENCE
RL 35 97 10MEG
*
* MODELS USED *
.MODEL DX D(IS=1E-15)
.MODEL QX PNP(BF=3167)
.ENDS
**************
* MAX492 FAMILY MACROMODELS
* -------------------------
** FEATURES:
* Low-Voltage Single-Supply Operation (+2.7V to +6V) 
* Rail-to-Rail Output Swing 
* 500kHz Gain-Bandwidth Product
* Unity-Gain Stable
* 200uV Offset Voltage
* High Voltage Gain (108dB)
* Available in 8-Pin DIP/SO/uMAX (Single MAX495)
*              8-Pin DIP/SO (Dual MAX492)
*             14-Pin DIP/SO (Quad MAX494)
*
* PART NUMBER    DESCRIPTION
* ___________    ___________________________________
* MAX492         Dual, unity-gain-stable, 500kHz GBP        
* MAX494         Quad, 150uA IDD, 500kHz GBP
* MAX495         Single, 2.7V to 6V supply, 150uA IDD
*
*
**************
*SYM=ADOPAMP
*SRC=MAX492;MAX492;Opamps;Maxim;
*
* connections:        non-inverting input
*                     |   inverting input
*                     |   |   positive power-supply
*                     |   |   |   negative power-supply
*                     |   |   |   |   output
*                     |   |   |   |   |
* NODE CONNECTIONS:  111 112  99  50  97
*
*
.SUBCKT MAX492 111 112 99 50 97
*
*INPUT STAGE*
RCM1 111 1 5000
V12 99 113 .140
D11 1 113 DX
D12 114 1 DX
V13 114 50 .140
**
V14 99 115 .140
D13 2 115 DX
D14 116 2 DX
V15 50 116 .140
**
RCM2 112 2 5000
*IOS 2 1 5N
I1 4 50 75E-6
RIN1 1 104 1E9
RIN2 2 104 1E9
R1 5 99 689.3
R2 6 99 689.3
EOS 1 9 POLY(1) 98 30 200U 1
*               ^       OFFSET VOLTAGE, NODE 30 FROM COM. MODE STAGE.
Q1 5 2 103 QX
Q2 6 9 104 QX
REE1 104 4 1
REE2 103 4 1
* Second Pole 
C4 5 6 68PF
*SECOND STAGE*
*IS 99 50 .5m
*  SETS IS ^
*OUTPUT VOLTAGE LIMITING*
V2 99 11 .70
D1 12 11 DX
D2 10 12 DX
V3 10 50 .70
*LEVEL TRANSLATION *
EH 99 98 99 50 0.5
*GAIN, 1ST POLE*
G3 98 12 5 6 0.0012
R4 12 98 1.6936E8
C3 98 12 3.75E-10
*
*COMMON-MODE STAGE*
G11 98 30 104 98 1E-8
R13 30 98 1E3
*
*OUTPUT STAGE*
F6 99 50 VA7 1
F5 99 38 VA8 1
D9 40 38 DX
D10 38 99 DX
VA7 99 40 0
*
G12 98 32 12 98 1E-3
R15 98 32 1E3
D3 32 36 DX
D4 37 32 DX
V5 35 37 3.5V
V4 36 35 3.5V
R16 34 35 30
E1 99 33 99 32 1
VA8 33 34 0V
L 35 96 .1U
R17 96 97 .01
*
* MODELS USED *
.MODEL DX D(IS=1E-15)
.MODEL QX NPN(BF=6.25E4)
.ENDS
**************
*SYM=ADOPAMP
*SRC=MAX494;MAX494;Opamps;Maxim;
*
* connections:        non-inverting input
*                     |   inverting input
*                     |   |   positive power-supply
*                     |   |   |   negative power-supply
*                     |   |   |   |   output
*                     |   |   |   |   |
* NODE CONNECTIONS:  111 112  99  50  97
*
*
.SUBCKT MAX494 111 112 99 50 97
*
*INPUT STAGE*
RCM1 111 1 5000
V12 99 113 .140
D11 1 113 DX
D12 114 1 DX
V13 114 50 .140
**
V14 99 115 .140
D13 2 115 DX
D14 116 2 DX
V15 50 116 .140
**
RCM2 112 2 5000
*IOS 2 1 5N
I1 4 50 75E-6
RIN1 1 104 1E9
RIN2 2 104 1E9
R1 5 99 689.3
R2 6 99 689.3
EOS 1 9 POLY(1) 98 30 200U 1
*               ^       OFFSET VOLTAGE, NODE 30 FROM COM. MODE STAGE.
Q1 5 2 103 QX
Q2 6 9 104 QX
REE1 104 4 1
REE2 103 4 1
* Second Pole 
C4 5 6 68PF
*SECOND STAGE*
*IS 99 50 .5m
*  SETS IS ^
*OUTPUT VOLTAGE LIMITING*
V2 99 11 .70
D1 12 11 DX
D2 10 12 DX
V3 10 50 .70
*LEVEL TRANSLATION *
EH 99 98 99 50 0.5
*GAIN, 1ST POLE*
G3 98 12 5 6 0.0012
R4 12 98 1.6936E8
C3 98 12 3.75E-10
*
*COMMON-MODE STAGE*
G11 98 30 104 98 1E-8
R13 30 98 1E3
*
*OUTPUT STAGE*
F6 99 50 VA7 1
F5 99 38 VA8 1
D9 40 38 DX
D10 38 99 DX
VA7 99 40 0
*
G12 98 32 12 98 1E-3
R15 98 32 1E3
D3 32 36 DX
D4 37 32 DX
V5 35 37 3.5V
V4 36 35 3.5V
R16 34 35 30
E1 99 33 99 32 1
VA8 33 34 0V
L 35 96 .1U
R17 96 97 .01
*
* MODELS USED *
.MODEL DX D(IS=1E-15)
.MODEL QX NPN(BF=6.25E4)
.ENDS
**************
*SYM=ADOPAMP
*SRC=MAX495;MAX495;Opamps;Maxim;
*
* connections:        non-inverting input
*                     |   inverting input
*                     |   |   positive power-supply
*                     |   |   |   negative power-supply
*                     |   |   |   |   output
*                     |   |   |   |   |
* NODE CONNECTIONS:  111 112  99  50  97
*
*
.SUBCKT MAX495 111 112 99 50 97
*
*INPUT STAGE*
RCM1 111 1 5000
V12 99 113 .140
D11 1 113 DX
D12 114 1 DX
V13 114 50 .140
**
V14 99 115 .140
D13 2 115 DX
D14 116 2 DX
V15 50 116 .140
**
RCM2 112 2 5000
*IOS 2 1 5N
I1 4 50 75E-6
RIN1 1 104 1E9
RIN2 2 104 1E9
R1 5 99 689.3
R2 6 99 689.3
EOS 1 9 POLY(1) 98 30 200U 1
*               ^       OFFSET VOLTAGE, NODE 30 FROM COM. MODE STAGE.
Q1 5 2 103 QX
Q2 6 9 104 QX
REE1 104 4 1
REE2 103 4 1
* Second Pole 
C4 5 6 68PF
*SECOND STAGE*
*IS 99 50 .5m
*  SETS IS ^
*OUTPUT VOLTAGE LIMITING*
V2 99 11 .70
D1 12 11 DX
D2 10 12 DX
V3 10 50 .70
*LEVEL TRANSLATION *
EH 99 98 99 50 0.5
*GAIN, 1ST POLE*
G3 98 12 5 6 0.0012
R4 12 98 1.6936E8
C3 98 12 3.75E-10
*
*COMMON-MODE STAGE*
G11 98 30 104 98 1E-8
R13 30 98 1E3
*
*OUTPUT STAGE*
F6 99 50 VA7 1
F5 99 38 VA8 1
D9 40 38 DX
D10 38 99 DX
VA7 99 40 0
*
G12 98 32 12 98 1E-3
R15 98 32 1E3
D3 32 36 DX
D4 37 32 DX
V5 35 37 3.5V
V4 36 35 3.5V
R16 34 35 30
E1 99 33 99 32 1
VA8 33 34 0V
L 35 96 .1U
R17 96 97 .01
*
* MODELS USED *
.MODEL DX D(IS=1E-15)
.MODEL QX NPN(BF=6.25E4)
.ENDS
**************
* MAX921 FAMILY MACROMODELS
* -------------------------
* FEATURES:
* Ultra-Low 4uA Quiescent Current
* 12uS Propagation Delay (10mV Overdrive)
* Input Voltage Range Includes Negative Supply
* Internal 1.182V Reference
* Adjustable Hysteresis 
* Available in 8-Pin DIP/SO/uMAX (Single MAX921)
*
* PART NUMBER    DESCRIPTION
* ___________    ___________________________________
* MAX921         Single, adj HYST, 12uS delay
*
**************
*SYM=MAXCOMP
*SRC=MAX921;MAX921;Opamps;Maxim;
*
* connections:   +IN
*                | -IN
*                | | V+ 
*                | | | V-
*                | | | | HYST
*                | | | | |  REF
*                | | | | |  |   OUT
*                | | | | |  |   |
.SUBCKT MAX921   1 2 3 4 49 235 97
*
f101    3  9 v1 1
iee100   7  400 dc 100.0E-6
q101    9  20  7 qin
q2    8  21  7 qin
q3    9  8  399 qmo
q4    8  8  399 qmi
VMB 400 4 0V
VPB 399 3 0V
*M1 23 24 400 3 PMOS
*M2 25 26 400 3 PMOS
*I1 399 23 30U
*I2 399 25 30U
RIN1 2 23 2K
RIN2 1 25 2K
*
DCM2 70 3 DP
DCM1 4 24 DP
VCM1 70 24 1.3V
DCM3 4 26 DP
VCM2 71 26 1.3V
DCM4 71 3 DP
*
IPSUP 0 3 2.5523948MA
INSUP 0 4 -2.5523948MA
*
EHYST 23 20 POLY(1) 0 60 0 1
VS2 21 25 0V
*.MODEL qin NPN(Is=800.0E-18 Bf=2.000E3)
.MODEL qin NPN(Is=800.0E-18 Bf=5.000E6)
.MODEL qmi PNP(Is=800.0E-18 Bf=1002)
.MODEL qmo PNP(Is=800.0E-18 Bf=1000 Cjc=1E-15 Tr=6.662E-6)
.MODEL PMOS PMOS 
*(VTO=-1.7 KP=1.8E-3)
e1   10  4  3  9  2
v1   10 11 dc 0
q5    5 11  44 qoc
vshift 44 4 0v
R55 3 5 10K
DP5 5 3 DP
DP6 4 5 DP
* Hysterisis section
RINH 49 50 200
I50 50 0 0.02NA
D50 50 200 DX 
EREFER 200 0 235 4 1
D51 4 50 DX
GH 0 51 97 0 1E-6
RH1 3 51 1E9
RH2 4 51 1E9
DP1 51 52 DP
DP2 53 51 DP
VP1 52 0 1V
VP2 53 0 -1V
*
GHYST 55 0 50 0 1E-6
GREF 0 55 235 4 1E-6 
RREF 55 0 1E6
DP10 55 56 DP
DP20 57 55 DP
VP10 56 0 50MV
VP20 57 0 0MV
*LOGIC OUTPUT, NODE 60 ALTERS THE POLARITY, SO 55 SHOULD ALWAYS BE POS.
GMULT 60 0 POLY(2) 51 0 55 0 0 0  0 0 1E-6
RMULT 60 0 1E6
*
*EH 3 98 3 4 0.5
VVIRTUAL 98 0 0V
F5 3 38 VA8 1
D9 40 38 DX
D10 38 3 DX
VA7 3 40 0
F6 3  4 VA7 1
G12 98 32 5 0 7.04E-3
R15 98 32 142
D3 36 41 DX
D4 42 37 DX
V5 34 36 -.63
V4 37 34 -.65
*V4,V5 SET ISC
R16 41 35 7
R17 42 35 145
E11 3 33 3 32 1
VA8 33 34 0V
L 35 97 10NH
*
.MODEL qoc NPN(Is=800.0E-18 Bf=2.069E3 Cjc=1E-15 Tf=25.53E-9 Tr=6.983E-6)
dp    4  3 DX
rp    3  4 2.041E3
.MODEL DX  D(Is=800.0E-18)
.MODEL DP D(N=0.001)
*
*
* MAX921-924 VOLTAGE REF. 
*
VREF 301 4 1.1832V
VSHORT 235 302 0V
RIN200 301 302 1MEG
F226 3 4 VA227 1
F225 3 238 VA228 1
D229 240 238 DX
D230 238 3 DX
VA227 3 240 0
*
G232 0 232 301 302 1E-3
R235 0 232 1E6
C235 0 232 6800PF
D223 232 236 DX2
D224 237 232 DX2
V225 235 237 1.8mV
V224 236 235 .9mV
R236 234 235 60
E221 3 233 3 232 1
VA228 233 234 0V
*
* MODELS USED =*
.MODEL DX2 D(IS=1E-15 n=0.001) 
*.MODEL DX D(IS=1E-15) 
.ENDS     
**************
* MAX922 FAMILY MACROMODELS
* -------------------------
* FEATURES:
* Ultra-Low 4uA Quiescent Current
* 12uS Propagation Delay (10mV Overdrive)
* Input Voltage Range Includes Negative Supply
* Available in 8-Pin DIP/SO/uMAX (Dual MAX922)
*
* PART NUMBER    DESCRIPTION
* ___________    ___________________________________
* MAX922         Dual Ultra Low-Power Comparators
*
**************
*SYM=ADOPAMP
*SRC=MAX922;MAX922;Opamps;Maxim;
*
* connections:   +IN
*                | -IN
*                | | V+ 
*                | | | V-
*                | | | | OUT
*                | | | | |
.SUBCKT MAX922   1 2 3 4 97
*
f101    3  9 v1 1
iee100   7  400 dc 100.0E-6
q101    9  20  7 qin
q2    8  21  7 qin
q3    9  8  399 qmo
q4    8  8  399 qmi
VMB 400 4 0V
VPB 399 3 0V
*
RIN1 2 23 2K
RIN2 1 25 2K
*
DCM2 70 3 DP
DCM1 4 24 DP
VCM1 70 24 1.3V
DCM3 4 26 DP
VCM2 71 26 1.3V
DCM4 71 3 DP
*
IPSUP 0 3 2.5523948MA
INSUP 0 4 -2.5523948MA
*
VNOHYST 23 20 0V
*EHYST 23 20 POLY(1) 0 60 0 1
VS2 21 25 0V
*.MODEL qin NPN(Is=800.0E-18 Bf=2.000E3)
.MODEL qin NPN(Is=800.0E-18 Bf=5.000E6)
.MODEL qmi PNP(Is=800.0E-18 Bf=1002)
.MODEL qmo PNP(Is=800.0E-18 Bf=1000 Cjc=1E-15 Tr=6.662E-6)
.MODEL PMOS PMOS 
*(VTO=-1.7 KP=1.8E-3)
e1   10  4  3  9  2
v1   10 11 dc 0
q5    5 11  44 qoc
vshift 44 4 0v
R55 3 5 10K
DP5 5 3 DP
DP6 4 5 DP
*
*EH 3 98 3 4 0.5
VVIRTUAL 98 0 0V
F5 3 38 VA8 1
D9 40 38 DX
D10 38 3 DX
VA7 3 40 0
F6 3  4 VA7 1
G12 98 32 5 0 7.04E-3
R15 98 32 142
D3 36 41 DX
D4 42 37 DX
V5 34 36 -.63
V4 37 34 -.65
*V4,V5 SET ISC
R16 41 35 7
R17 42 35 145
E11 3 33 3 32 1
VA8 33 34 0V
L 35 97 10NH
*
.MODEL qoc NPN(Is=800.0E-18 Bf=2.069E3 Cjc=1E-15 Tf=25.53E-9 Tr=6.983E-6)
dp    4  3 DX
rp    3  4 2.041E3
.MODEL DX  D(Is=800.0E-18)
.MODEL DP D(N=0.001)
*
* MODELS USED =*
.MODEL DX2 D(IS=1E-15 n=0.001) 
*.MODEL DX D(IS=1E-15) 
.ENDS     
**************
* MAX923 FAMILY MACROMODELS
* -------------------------
* FEATURES:
* Ultra-Low 4uA Quiescent Current
* 12uS Propagation Delay (10mV Overdrive)
* Input Voltage Range Includes Negative Supply
* Internal 1.182V Reference
* Adjustable Hysteresis 
* Available in 8-Pin DIP/SO/uMAX (Dual MAX923)
*
* PART NUMBER    DESCRIPTION
* ___________    ___________________________________
* MAX923         Dual, adj HYST, 12uS delay, 1.182V REF
*
**************
*SYM=MAXCOMP2
*SRC=MAX923;MAX923;Opamps;Maxim;
*
* connections:   +INA
*                |      -INB     
*                |     |      -V +V  HYST
*                |     |      |  |   |   REF
*                |     |      |  |   |   |    OUT1
*                |     |      |  |   |   |    |   OUT2
.SUBCKT MAX923   1     102    3  4   49  235  97  197
*
VE1 2 101  0V
VE2 2 235 0V
f101    3  9 v1 1
iee100   7  400 dc 100.0E-6
q101    9  20  7 qin
q2    8  21  7 qin
q3    9  8  399 qmo
q4    8  8  399 qmi
VMB 400 0 0V
VPB 399 3 0V
*
RIN1 2 23 20K
RIN2 1 25 20K
*
DCM2 70 3 DP
DCM1 4 24 DP
VCM1 70 24 1.3V
DCM3 4 26 DP
VCM2 71 26 1.3V
DCM4 71 3 DP
*
IPSUP 0 3 2.5523948MA
IMSUP 0 4 -2.552948MA
*
EHYST 23 20 POLY(1) 0  0 1
VS2 21 25 0V
.MODEL qin NPN(Is=800.0E-18 Bf=5E6)
.MODEL qmi PNP(Is=800.0E-18 Bf=1002)
.MODEL qmo PNP(Is=800.0E-18 Bf=1000 Cjc=1E-15 Tr=6.662E-6)
.MODEL PMOS PMOS 
*(VTO=-1.7 KP=1.8E-3)
e1   10  4  3  9  1
v1   10 11 dc 0
q5    5 11  44 qoc
VSHIFT  44 400 0V
R55 399 5 10K
DP5 5 3 DP
DP6 4 5 DP
* Hysterisis section
RINH 49 50 200
I50 50 0 0.02NA
D50 50 200 DX 
EREFER 200 0 235 4 1
D51 4 50 DX
GH 0 51 97 0 1E-6
RH1 3 51 1E9
RH2 4 51 1E9
DP1 51 52 DP
DP2 53 51 DP
VP1 52 0 1V
VP2 53 0 -1V
*
GHYST 55 0 50 0 1E-6
GREF 0 55 235 4 1E-6 
RREF 55 0 1E6
DP10 55 56 DP
DP20 57 55 DP
VP10 56 0 50MV
VP20 57 0 0MV
*LOGIC OUTPUT, NODE 60 ALTERS THE POLARITY, SO 55 SHOULD ALWAYS BE POS.
GMULT 60 0 POLY(2) 51 0 55 0 0 0  0 0 1E-6
RMULT 60 0 1E6
*
*EH 3 98 3 4 0.5
VVIRTUAL 98 0 0V
F5 3 38 VA8 1
D9 40 38 DX
D10 38 3 DX
VA7 3 40 0
F6 3  4 VA7 1
G12 98 32 5 0 7.04E-3
R15 98 32 142
D3 36 41 DX
D4 42 37 DX
V5 34 36 -.63
V4 37 34 -.65
*V4,V5 SET ISC
R16 41 35 7
R17 42 35 145
E11 3 33 3 32 1
VA8 33 34 0V
L 35 97 10NH
*
.MODEL qoc NPN(Is=800.0E-18 Bf=2.069E3 Cjc=1E-15 Tf=25.53E-9 Tr=6.983E-6)
dp    4  3 DX
rp    3  4 2.041E3
.MODEL DX  D(Is=800.0E-18)
.MODEL DP D(N=0.001)
*
*
* MAX921-924 VOLTAGE REF. 
*
VREF 301 4 1.1832V
VSHORT 235 302 0V
RIN200 301 302 1MEG
F226 3 4 VA227 1
F225 3 238 VA228 1
D229 240 238 DX
D230 238 3 DX
VA227 3 240 0
*
G232 0 232 301 302 1E-3
R235 0 232 1E6
C235 0 232 6800PF
D223 232 236 DX2
D224 237 232 DX2
V225 235 237 1.8mV
V224 236 235 .9mV
R236 234 235 60
E221 3 233 3 232 1
VA228 233 234 0V
*
* MODELS USED =*
.MODEL DX2 D(IS=1E-15 n=0.001) 
*.MODEL DX D(IS=1E-15) 
*
* SECOND COMPARATOR
* 
f201    3  109 v101 1
iee200   107  500 dc 100.0E-6
q201    109  120  107 qin
q102    108  121  107 qin
q103    109  108  499 qmo
q104    108 108  499 qmi
VMB100 500 0 0V
VPB100 499 3 0V
*
RIN101 102 123 20K
RIN102 101 125 20K
*
DCM102 170 3 DP
DCM101 4 124 DP
VCM101 170 124 1.3V
DCM103 4 126 DP
VCM102 171 126 1.3V
DCM104 171 3 DP
*
IPSUP100 0 3 2.5523948MA
IMSUP100 0 4 -2.5523948MA
*
EHYST100 123 120 POLY(1) 0 60 0 1
VS102 121 125 0V
*
e101   110  4  3  109  1
v101   110 111 dc 0
q105    105 111  144 qoc
VSHIFT100  144 500 0V
R155 499 105 10K
DP105 105 3 DP
DP106 4 105 DP
* Hysterisis section
GH100 0 151 197 0 1E-6
RH101 3 51 1E9
RH102 4 51 1E9
DP101 151 152 DP
DP102 153 151 DP
VP100 152 0 1V
VP102 153 0 -1V
*
GHYST100 155 0 50 0 1E-6
GREF100 0 155 235 4 1E-6 
*NODE 235 STAYS SAME FOR BOTH AMPLIFIERS.
RREF100 155 0 1E6
DP110 155 156 DP
DP120 157 155 DP
VP110 156 0 50MV
VP120 157 0 0MV
*LOGIC OUTPUT, NODE 60 ALTERS THE POLARITY, SO 55 SHOULD ALWAYS BE POS.
GMULT100 160 0 POLY(2) 151 0 155 0 0 0  0 0 1E-6
RMULT100 160 0 1E6
*
VVIRTUAL100 198 0 0V
F105 3 138 VA108 1
D109 140 138 DX
D110 138 3 DX
VA107 3 140 0
F106 3  4 VA107 1
G112 198 132 105 0 7.04E-3
R115 198 132 142
D103 136 141 DX
D104 142 137 DX
V105 134 136 -.63
V104 137 134 -.65
*V104,V105 SET ISC
R116 141 135 107
R117 142 135 245
E111 3 133 3 132 1
VA108 133 134 0V
L100 135 197 10NH
*
dp100    4  3 DX
rp100    3  4 2.041E3
.ENDS     
**************
* MAX924 FAMILY MACROMODELS
* -------------------------
* FEATURES:
* Ultra-Low Quiescent Current
* 12uS Propagation Delay (10mV Overdrive)
* Input Voltage Range Includes Negative Supply
* Internal 1.182V Reference
* Available in 16-Pin DIP/SO/uMAX (Quad MAX924)
*
* PART NUMBER    DESCRIPTION
* ___________    ___________________________________
* MAX924         Quad, 12uS delay, int 1.182V REF
*
**************
*SYM=ADOPAMP
*SRC=MAX924;MAX924;Opamps;Maxim;
*
* connections:   +IN
*                | -IN
*                | | V+ 
*                | | | V-
*                | | | | OUT
*                | | | | |
.SUBCKT MAX924   1 2 3 4 97
*
f101    3  9 v1 1
iee100   7  400 dc 100.0E-6
q101    9  20  7 qin
q2    8  21  7 qin
q3    9  8  399 qmo
q4    8  8  399 qmi
VMB 400 4 0V
VPB 399 3 0V
*
RIN1 2 23 2K
RIN2 1 25 2K
*
DCM2 70 3 DP
DCM1 4 24 DP
VCM1 70 24 1.3V
DCM3 4 26 DP
VCM2 71 26 1.3V
DCM4 71 3 DP
*
IPSUP 0 3 2.5523948MA
INSUP 0 4 -2.5523948MA
*
VNOHYST 23 20 0V
*EHYST 23 20 POLY(1) 0 60 0 1
VS2 21 25 0V
*.MODEL qin NPN(Is=800.0E-18 Bf=2.000E3)
.MODEL qin NPN(Is=800.0E-18 Bf=5.000E6)
.MODEL qmi PNP(Is=800.0E-18 Bf=1002)
.MODEL qmo PNP(Is=800.0E-18 Bf=1000 Cjc=1E-15 Tr=6.662E-6)
.MODEL PMOS PMOS 
*(VTO=-1.7 KP=1.8E-3)
e1   10  4  3  9  2
v1   10 11 dc 0
q5    5 11  44 qoc
vshift 44 4 0v
R55 3 5 10K
DP5 5 3 DP
DP6 4 5 DP
*
*EH 3 98 3 4 0.5
VVIRTUAL 98 0 0V
F5 3 38 VA8 1
D9 40 38 DX
D10 38 3 DX
VA7 3 40 0
F6 3  4 VA7 1
G12 98 32 5 0 7.04E-3
R15 98 32 142
D3 36 41 DX
D4 42 37 DX
V5 34 36 -.63
V4 37 34 -.65
*V4,V5 SET ISC
R16 41 35 7
R17 42 35 145
E11 3 33 3 32 1
VA8 33 34 0V
L 35 97 10NH
*
.MODEL qoc NPN(Is=800.0E-18 Bf=2.069E3 Cjc=1E-15 Tf=25.53E-9 Tr=6.983E-6)
dp    4  3 DX
rp    3  4 2.041E3
.MODEL DX  D(Is=800.0E-18)
.MODEL DP D(N=0.001)
*
* MODELS USED =*
.MODEL DX2 D(IS=1E-15 n=0.001) 
*.MODEL DX D(IS=1E-15) 
.ENDS     
**************
*SYM=MAXREF
*SRC=REF;REF;Opamps;Maxim;
*
* connections:   
*                V+ 
*                | V-
*                | |  OUT
*                | |   | 
.SUBCKT REF      3 4   235 
*
VREF 301 4 1.1832V
VSHORT 235 302 0V
RIN200 301 302 1MEG
F226 3 4 VA227 1
F225 3 238 VA228 1
D229 240 238 DX
D230 238 3 DX
VA227 3 240 0
G232 0 232 301 302 1E-3
R235 0 232 1E6
C235 0 232 6800PF
D223 232 236 DX2
D224 237 232 DX2
V225 235 237 1.8mV
V224 236 235 .9mV
R236 234 235 60
E221 3 233 3 232 1
VA228 233 234 0V
*
** MODELS USED **
.MODEL DX2 D(IS=1E-15 n=0.001) 
.MODEL DX D(IS=1E-15) 
.ENDS     
**************
* MAX941 FAMILY MACROMODELS
* -------------------------
* FEATURES:
* Optimized for +3V and +5V Operation
* Fast, 80nS Propagation Delay (5mV overdrive)
* Rail-to-Rail Input Voltage Range
* Internal Hysteresis for Clean Switching
* Outputs Swing 200mV of Power Rails
* Available in 8-Pin DIP/SO/uMAX (Single MAX941)
*              8-Pin DIP/SO (Dual MAX942)
*             14-Pin DIP/SO (Quad MAX944)
*
* PART NUMBER    DESCRIPTION
* ___________    ___________________________________
* MAX941         Single, int HYST, 80nS delay        
* MAX942         Dual, int HYST, 80nS delay
* MAX944         Quad, int HYST, 80nS
*
**************
*SYM=ADOPAMP
*SRC=MAX941;MAX941;Opamps;Maxim;
*
* Note: The internal LATCH is not modeled for this MAX941
* macromodel. Work is in progress to include this LATCH 
* in the future SPICE disk releases. 
*
* connections:        non-inverting input, +IN
*                     |   inverting input, -IN
*                     |   |   positive power-supply, V+
*                     |   |   |   negative power-supply, V-
*                     |   |   |   |   output, OUT
*                     |   |   |   |   |
* NODE CONNECTIONS:   1   2   3   4   97
*
.SUBCKT MAX941   1 2 3 4 97
*
f101    3  9 v1 1
iee100   7  400 dc 100.0E-6
q101    9  20  7 qin
q2    8  21  7 qin
q3    9  8  399 qmo
q4    8  8  399 qmi
VMB 400 4 0V
VPB 399 3 0V
*
VIN1 2 23 .95
VIN2 1 25 .95
*
DCM2 70 3 DP
DCM1 4 24 DP
VCM1 70 24 -.2V
DCM3 4 26 DP
VCM2 71 26 -.2V
DCM4 71 3 DP
*
IPSUP 3 0 330UA
INSUP 0 4 330UA
*
EHYST 23 20 POLY(1) 0 60 0 1
VS2 21 25 0V
.MODEL qin NPN(Is=800.0E-18 Bf=333.3)
.MODEL qmi PNP(Is=800.0E-18 Bf=1002)
.MODEL qmo PNP(Is=800.0E-18 Bf=1000 Cjc=1E-15 Tr=49.68E-9)
.MODEL PMOS PMOS 
*(VTO=-1.7 KP=1.8E-3)
e1   10  4  3  9  2
v1   10 11 dc 0
q5    5 11  44 qoc
vshift 44 4 0v
R55 3 5 10K
DP5 5 3 DP
DP6 4 5 DP
* Hysterisis section
GH 0 51 97 101 1E-6
ECM 101 0 3 4 0.5
RCM 101 0 10MEG
*COMPARATOR POINT FOR CREATING LOGIC OUTPUT, +-1, hi,lo.
RH1 3 51 1E11
RH2 4 51 1E11
DP1 51 52 DP
DP2 53 51 DP
VP1 52 0 1V
VP2 53 0 -1V
*
IHYST 55 0 -1E-9
*GENERATES 1MV OF HYST.
RREF 55 0 1E6
*LOGIC OUTPUT, NODE 60 ALTERS THE POLARITY, SO 55 SHOULD ALWAYS BE POS.
GMULT 60 0 POLY(2) 51 0 55 0 0 0  0 0 1E-6
RMULT 60 0 1E6
*
*EH 3 98 3 4 0.5
VVIRTUAL 98 0 0V
F5 3 38 VA8 1
D9 40 38 DX
D10 38 3 DX
VA7 3 40 0
F6 3  4 VA7 1
G12 98 32 5 0 7.04E-3
R15 98 32 140
D3 36 41 DP
D4 42 37 DP
V4 37 34 .12
V5 34 36 .12
*V4,V5 SET ISC, V4 VOL, V5 VOH.
R16 41 35 30
R17 42 35 30
E11 3 33 3 32 1
VA8 33 34 0V
L 35 97 10NH
*
.MODEL qoc NPN(Is=800.0E-18 Bf=10.35E3 Cjc=1E-15 Tf=314.2E-12 Tr=33.14E-9)
dp    4  3 DX
.MODEL DX  D(Is=800.0E-18)
.MODEL DP D(N=0.001)
*
* MODELS USED =*
.MODEL DX2 D(IS=1E-15 n=0.001) 
*.MODEL DX D(IS=1E-15) 
.ENDS     
**************
*SYM=ADOPAMP
*SRC=MAX942;MAX942;Opamps;Maxim;
*
* connections:        non-inverting input, +IN
*                     |   inverting input, -IN
*                     |   |   positive power-supply, V+
*                     |   |   |   negative power-supply, V-
*                     |   |   |   |   output, OUT
*                     |   |   |   |   |
* NODE CONNECTIONS:   1   2   3   4   97
*
.SUBCKT MAX942   1 2 3 4 97
*
f101    3  9 v1 1
iee100   7  400 dc 100.0E-6
q101    9  20  7 qin
q2    8  21  7 qin
q3    9  8  399 qmo
q4    8  8  399 qmi
VMB 400 4 0V
VPB 399 3 0V
*
VIN1 2 23 .95
VIN2 1 25 .95
*
DCM2 70 3 DP
DCM1 4 24 DP
VCM1 70 24 -.2V
DCM3 4 26 DP
VCM2 71 26 -.2V
DCM4 71 3 DP
*
IPSUP 3 0 330UA
INSUP 0 4 330UA
*
EHYST 23 20 POLY(1) 0 60 0 1
VS2 21 25 0V
.MODEL qin NPN(Is=800.0E-18 Bf=333.3)
.MODEL qmi PNP(Is=800.0E-18 Bf=1002)
.MODEL qmo PNP(Is=800.0E-18 Bf=1000 Cjc=1E-15 Tr=49.68E-9)
.MODEL PMOS PMOS 
*(VTO=-1.7 KP=1.8E-3)
e1   10  4  3  9  2
v1   10 11 dc 0
q5    5 11  44 qoc
vshift 44 4 0v
R55 3 5 10K
DP5 5 3 DP
DP6 4 5 DP
* Hysterisis section
GH 0 51 97 101 1E-6
ECM 101 0 3 4 0.5
RCM 101 0 10MEG
*COMPARATOR POINT FOR CREATING LOGIC OUTPUT, +-1, hi,lo.
RH1 3 51 1E11
RH2 4 51 1E11
DP1 51 52 DP
DP2 53 51 DP
VP1 52 0 1V
VP2 53 0 -1V
*
IHYST 55 0 -1E-9
*GENERATES 1MV OF HYST.
RREF 55 0 1E6
*LOGIC OUTPUT, NODE 60 ALTERS THE POLARITY, SO 55 SHOULD ALWAYS BE POS.
GMULT 60 0 POLY(2) 51 0 55 0 0 0  0 0 1E-6
RMULT 60 0 1E6
*
*EH 3 98 3 4 0.5
VVIRTUAL 98 0 0V
F5 3 38 VA8 1
D9 40 38 DX
D10 38 3 DX
VA7 3 40 0
F6 3  4 VA7 1
G12 98 32 5 0 7.04E-3
R15 98 32 140
D3 36 41 DP
D4 42 37 DP
V4 37 34 .12
V5 34 36 .12
*V4,V5 SET ISC, V4 VOL, V5 VOH.
R16 41 35 30
R17 42 35 30
E11 3 33 3 32 1
VA8 33 34 0V
L 35 97 10NH
*
.MODEL qoc NPN(Is=800.0E-18 Bf=10.35E3 Cjc=1E-15 Tf=314.2E-12 Tr=33.14E-9)
dp    4  3 DX
.MODEL DX  D(Is=800.0E-18)
.MODEL DP D(N=0.001)
*
* MODELS USED =*
.MODEL DX2 D(IS=1E-15 n=0.001) 
*.MODEL DX D(IS=1E-15) 
.ENDS     
**************
*SYM=ADOPAMP
*SRC=MAX944;MAX944;Opamps;Maxim;
*
* connections:        non-inverting input, +IN
*                     |   inverting input, -IN
*                     |   |   positive power-supply, V+
*                     |   |   |   negative power-supply, V-
*                     |   |   |   |   output, OUT
*                     |   |   |   |   |
* NODE CONNECTIONS:   1   2   3   4   97
*
.SUBCKT MAX944   1 2 3 4 97
*
f101    3  9 v1 1
iee100   7  400 dc 100.0E-6
q101    9  20  7 qin
q2    8  21  7 qin
q3    9  8  399 qmo
q4    8  8  399 qmi
VMB 400 4 0V
VPB 399 3 0V
*
VIN1 2 23 .95
VIN2 1 25 .95
*
DCM2 70 3 DP
DCM1 4 24 DP
VCM1 70 24 -.2V
DCM3 4 26 DP
VCM2 71 26 -.2V
DCM4 71 3 DP
*
IPSUP 3 0 330UA
INSUP 0 4 330UA
*
EHYST 23 20 POLY(1) 0 60 0 1
VS2 21 25 0V
.MODEL qin NPN(Is=800.0E-18 Bf=333.3)
.MODEL qmi PNP(Is=800.0E-18 Bf=1002)
.MODEL qmo PNP(Is=800.0E-18 Bf=1000 Cjc=1E-15 Tr=49.68E-9)
.MODEL PMOS PMOS 
*(VTO=-1.7 KP=1.8E-3)
e1   10  4  3  9  2
v1   10 11 dc 0
q5    5 11  44 qoc
vshift 44 4 0v
R55 3 5 10K
DP5 5 3 DP
DP6 4 5 DP
* Hysterisis section
GH 0 51 97 101 1E-6
ECM 101 0 3 4 0.5
RCM 101 0 10MEG
*COMPARATOR POINT FOR CREATING LOGIC OUTPUT, +-1, hi,lo.
RH1 3 51 1E11
RH2 4 51 1E11
DP1 51 52 DP
DP2 53 51 DP
VP1 52 0 1V
VP2 53 0 -1V
*
IHYST 55 0 -1E-9
*GENERATES 1MV OF HYST.
RREF 55 0 1E6
*LOGIC OUTPUT, NODE 60 ALTERS THE POLARITY, SO 55 SHOULD ALWAYS BE POS.
GMULT 60 0 POLY(2) 51 0 55 0 0 0  0 0 1E-6
RMULT 60 0 1E6
*
*EH 3 98 3 4 0.5
VVIRTUAL 98 0 0V
F5 3 38 VA8 1
D9 40 38 DX
D10 38 3 DX
VA7 3 40 0
F6 3  4 VA7 1
G12 98 32 5 0 7.04E-3
R15 98 32 140
D3 36 41 DP
D4 42 37 DP
V4 37 34 .12
V5 34 36 .12
*V4,V5 SET ISC, V4 VOL, V5 VOH.
R16 41 35 30
R17 42 35 30
E11 3 33 3 32 1
VA8 33 34 0V
L 35 97 10NH
*
.MODEL qoc NPN(Is=800.0E-18 Bf=10.35E3 Cjc=1E-15 Tf=314.2E-12 Tr=33.14E-9)
dp    4  3 DX
.MODEL DX  D(Is=800.0E-18)
.MODEL DP D(N=0.001)
*
* MODELS USED =*
.MODEL DX2 D(IS=1E-15 n=0.001) 
*.MODEL DX D(IS=1E-15) 
.ENDS     
*********