#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x940640 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x9407d0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x938c80 .functor NOT 1, L_0x970dd0, C4<0>, C4<0>, C4<0>;
L_0x970b30 .functor XOR 1, L_0x9709d0, L_0x970a90, C4<0>, C4<0>;
L_0x970cc0 .functor XOR 1, L_0x970b30, L_0x970bf0, C4<0>, C4<0>;
v0x96de90_0 .net *"_ivl_10", 0 0, L_0x970bf0;  1 drivers
v0x96df90_0 .net *"_ivl_12", 0 0, L_0x970cc0;  1 drivers
v0x96e070_0 .net *"_ivl_2", 0 0, L_0x970930;  1 drivers
v0x96e130_0 .net *"_ivl_4", 0 0, L_0x9709d0;  1 drivers
v0x96e210_0 .net *"_ivl_6", 0 0, L_0x970a90;  1 drivers
v0x96e340_0 .net *"_ivl_8", 0 0, L_0x970b30;  1 drivers
v0x96e420_0 .var "clk", 0 0;
v0x96e4c0_0 .net "f_dut", 0 0, L_0x970620;  1 drivers
v0x96e560_0 .net "f_ref", 0 0, L_0x96f640;  1 drivers
v0x96e600_0 .var/2u "stats1", 159 0;
v0x96e6a0_0 .var/2u "strobe", 0 0;
v0x96e740_0 .net "tb_match", 0 0, L_0x970dd0;  1 drivers
v0x96e800_0 .net "tb_mismatch", 0 0, L_0x938c80;  1 drivers
v0x96e8c0_0 .net "wavedrom_enable", 0 0, v0x96c450_0;  1 drivers
v0x96e960_0 .net "wavedrom_title", 511 0, v0x96c510_0;  1 drivers
v0x96ea30_0 .net "x1", 0 0, v0x96c5d0_0;  1 drivers
v0x96ead0_0 .net "x2", 0 0, v0x96c670_0;  1 drivers
v0x96ec80_0 .net "x3", 0 0, v0x96c760_0;  1 drivers
L_0x970930 .concat [ 1 0 0 0], L_0x96f640;
L_0x9709d0 .concat [ 1 0 0 0], L_0x96f640;
L_0x970a90 .concat [ 1 0 0 0], L_0x970620;
L_0x970bf0 .concat [ 1 0 0 0], L_0x96f640;
L_0x970dd0 .cmp/eeq 1, L_0x970930, L_0x970cc0;
S_0x940960 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x9407d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x92ce70 .functor NOT 1, v0x96c760_0, C4<0>, C4<0>, C4<0>;
L_0x941080 .functor AND 1, L_0x92ce70, v0x96c670_0, C4<1>, C4<1>;
L_0x938cf0 .functor NOT 1, v0x96c5d0_0, C4<0>, C4<0>, C4<0>;
L_0x96ef20 .functor AND 1, L_0x941080, L_0x938cf0, C4<1>, C4<1>;
L_0x96eff0 .functor NOT 1, v0x96c760_0, C4<0>, C4<0>, C4<0>;
L_0x96f060 .functor AND 1, L_0x96eff0, v0x96c670_0, C4<1>, C4<1>;
L_0x96f110 .functor AND 1, L_0x96f060, v0x96c5d0_0, C4<1>, C4<1>;
L_0x96f1d0 .functor OR 1, L_0x96ef20, L_0x96f110, C4<0>, C4<0>;
L_0x96f330 .functor NOT 1, v0x96c670_0, C4<0>, C4<0>, C4<0>;
L_0x96f3a0 .functor AND 1, v0x96c760_0, L_0x96f330, C4<1>, C4<1>;
L_0x96f4c0 .functor AND 1, L_0x96f3a0, v0x96c5d0_0, C4<1>, C4<1>;
L_0x96f530 .functor OR 1, L_0x96f1d0, L_0x96f4c0, C4<0>, C4<0>;
L_0x96f6b0 .functor AND 1, v0x96c760_0, v0x96c670_0, C4<1>, C4<1>;
L_0x96f720 .functor AND 1, L_0x96f6b0, v0x96c5d0_0, C4<1>, C4<1>;
L_0x96f640 .functor OR 1, L_0x96f530, L_0x96f720, C4<0>, C4<0>;
v0x938ef0_0 .net *"_ivl_0", 0 0, L_0x92ce70;  1 drivers
v0x938f90_0 .net *"_ivl_10", 0 0, L_0x96f060;  1 drivers
v0x92cee0_0 .net *"_ivl_12", 0 0, L_0x96f110;  1 drivers
v0x96adb0_0 .net *"_ivl_14", 0 0, L_0x96f1d0;  1 drivers
v0x96ae90_0 .net *"_ivl_16", 0 0, L_0x96f330;  1 drivers
v0x96afc0_0 .net *"_ivl_18", 0 0, L_0x96f3a0;  1 drivers
v0x96b0a0_0 .net *"_ivl_2", 0 0, L_0x941080;  1 drivers
v0x96b180_0 .net *"_ivl_20", 0 0, L_0x96f4c0;  1 drivers
v0x96b260_0 .net *"_ivl_22", 0 0, L_0x96f530;  1 drivers
v0x96b3d0_0 .net *"_ivl_24", 0 0, L_0x96f6b0;  1 drivers
v0x96b4b0_0 .net *"_ivl_26", 0 0, L_0x96f720;  1 drivers
v0x96b590_0 .net *"_ivl_4", 0 0, L_0x938cf0;  1 drivers
v0x96b670_0 .net *"_ivl_6", 0 0, L_0x96ef20;  1 drivers
v0x96b750_0 .net *"_ivl_8", 0 0, L_0x96eff0;  1 drivers
v0x96b830_0 .net "f", 0 0, L_0x96f640;  alias, 1 drivers
v0x96b8f0_0 .net "x1", 0 0, v0x96c5d0_0;  alias, 1 drivers
v0x96b9b0_0 .net "x2", 0 0, v0x96c670_0;  alias, 1 drivers
v0x96ba70_0 .net "x3", 0 0, v0x96c760_0;  alias, 1 drivers
S_0x96bbb0 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x9407d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x96c390_0 .net "clk", 0 0, v0x96e420_0;  1 drivers
v0x96c450_0 .var "wavedrom_enable", 0 0;
v0x96c510_0 .var "wavedrom_title", 511 0;
v0x96c5d0_0 .var "x1", 0 0;
v0x96c670_0 .var "x2", 0 0;
v0x96c760_0 .var "x3", 0 0;
E_0x93b520/0 .event negedge, v0x96c390_0;
E_0x93b520/1 .event posedge, v0x96c390_0;
E_0x93b520 .event/or E_0x93b520/0, E_0x93b520/1;
E_0x93b2b0 .event negedge, v0x96c390_0;
E_0x9269f0 .event posedge, v0x96c390_0;
S_0x96be90 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x96bbb0;
 .timescale -12 -12;
v0x96c090_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x96c190 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x96bbb0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x96c860 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x9407d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x96f950 .functor NOT 1, v0x96c760_0, C4<0>, C4<0>, C4<0>;
L_0x96fad0 .functor AND 1, L_0x96f950, v0x96c670_0, C4<1>, C4<1>;
L_0x96fcc0 .functor NOT 1, v0x96c5d0_0, C4<0>, C4<0>, C4<0>;
L_0x96fe40 .functor AND 1, L_0x96fad0, L_0x96fcc0, C4<1>, C4<1>;
L_0x96ff80 .functor NOT 1, v0x96c760_0, C4<0>, C4<0>, C4<0>;
L_0x96fff0 .functor AND 1, L_0x96ff80, v0x96c670_0, C4<1>, C4<1>;
L_0x9700f0 .functor AND 1, L_0x96fff0, v0x96c5d0_0, C4<1>, C4<1>;
L_0x9701b0 .functor OR 1, L_0x96fe40, L_0x9700f0, C4<0>, C4<0>;
L_0x970310 .functor NOT 1, v0x96c670_0, C4<0>, C4<0>, C4<0>;
L_0x970380 .functor AND 1, v0x96c760_0, L_0x970310, C4<1>, C4<1>;
L_0x9704a0 .functor AND 1, L_0x970380, v0x96c5d0_0, C4<1>, C4<1>;
L_0x970510 .functor OR 1, L_0x9701b0, L_0x9704a0, C4<0>, C4<0>;
L_0x970690 .functor AND 1, v0x96c760_0, v0x96c670_0, C4<1>, C4<1>;
L_0x970700 .functor AND 1, L_0x970690, v0x96c5d0_0, C4<1>, C4<1>;
L_0x970620 .functor OR 1, L_0x970510, L_0x970700, C4<0>, C4<0>;
v0x96ca70_0 .net *"_ivl_0", 0 0, L_0x96f950;  1 drivers
v0x96cb50_0 .net *"_ivl_10", 0 0, L_0x96fff0;  1 drivers
v0x96cc30_0 .net *"_ivl_12", 0 0, L_0x9700f0;  1 drivers
v0x96cd20_0 .net *"_ivl_14", 0 0, L_0x9701b0;  1 drivers
v0x96ce00_0 .net *"_ivl_16", 0 0, L_0x970310;  1 drivers
v0x96cf30_0 .net *"_ivl_18", 0 0, L_0x970380;  1 drivers
v0x96d010_0 .net *"_ivl_2", 0 0, L_0x96fad0;  1 drivers
v0x96d0f0_0 .net *"_ivl_20", 0 0, L_0x9704a0;  1 drivers
v0x96d1d0_0 .net *"_ivl_22", 0 0, L_0x970510;  1 drivers
v0x96d340_0 .net *"_ivl_24", 0 0, L_0x970690;  1 drivers
v0x96d420_0 .net *"_ivl_26", 0 0, L_0x970700;  1 drivers
v0x96d500_0 .net *"_ivl_4", 0 0, L_0x96fcc0;  1 drivers
v0x96d5e0_0 .net *"_ivl_6", 0 0, L_0x96fe40;  1 drivers
v0x96d6c0_0 .net *"_ivl_8", 0 0, L_0x96ff80;  1 drivers
v0x96d7a0_0 .net "f", 0 0, L_0x970620;  alias, 1 drivers
v0x96d860_0 .net "x1", 0 0, v0x96c5d0_0;  alias, 1 drivers
v0x96d900_0 .net "x2", 0 0, v0x96c670_0;  alias, 1 drivers
v0x96db00_0 .net "x3", 0 0, v0x96c760_0;  alias, 1 drivers
S_0x96dc70 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x9407d0;
 .timescale -12 -12;
E_0x93b770 .event anyedge, v0x96e6a0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x96e6a0_0;
    %nor/r;
    %assign/vec4 v0x96e6a0_0, 0;
    %wait E_0x93b770;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x96bbb0;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x96c5d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x96c670_0, 0;
    %assign/vec4 v0x96c760_0, 0;
    %wait E_0x93b2b0;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x9269f0;
    %load/vec4 v0x96c760_0;
    %load/vec4 v0x96c670_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x96c5d0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x96c5d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x96c670_0, 0;
    %assign/vec4 v0x96c760_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x93b2b0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x96c190;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x93b520;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x96c5d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x96c670_0, 0;
    %assign/vec4 v0x96c760_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x9407d0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x96e420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x96e6a0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x9407d0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x96e420_0;
    %inv;
    %store/vec4 v0x96e420_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x9407d0;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x96c390_0, v0x96e800_0, v0x96ec80_0, v0x96ead0_0, v0x96ea30_0, v0x96e560_0, v0x96e4c0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x9407d0;
T_7 ;
    %load/vec4 v0x96e600_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x96e600_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x96e600_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x96e600_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x96e600_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x96e600_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x96e600_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x9407d0;
T_8 ;
    %wait E_0x93b520;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x96e600_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x96e600_0, 4, 32;
    %load/vec4 v0x96e740_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x96e600_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x96e600_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x96e600_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x96e600_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x96e560_0;
    %load/vec4 v0x96e560_0;
    %load/vec4 v0x96e4c0_0;
    %xor;
    %load/vec4 v0x96e560_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x96e600_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x96e600_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x96e600_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x96e600_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/machine/truthtable1/iter0/response41/top_module.sv";
