// Seed: 2569791315
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  input wire id_15;
  output tri1 id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  assign module_1.id_3 = 0;
  input wire id_1;
  assign id_9  = id_15;
  assign id_14 = -1;
  wire id_17;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    input tri id_2,
    input wor id_3,
    output supply0 id_4,
    input supply1 id_5,
    input wand id_6,
    input supply1 id_7,
    output uwire id_8,
    inout uwire id_9,
    input wor id_10,
    output wor id_11,
    input uwire id_12,
    output uwire id_13,
    input uwire id_14,
    input supply0 id_15,
    input tri id_16,
    output tri id_17,
    input supply0 id_18,
    input supply1 id_19
);
  wire [-1 : -1] id_21;
  module_0 modCall_1 (
      id_21,
      id_21,
      id_21,
      id_21,
      id_21,
      id_21,
      id_21,
      id_21,
      id_21,
      id_21,
      id_21,
      id_21,
      id_21,
      id_21,
      id_21,
      id_21
  );
  assign id_13 = 1;
endmodule
