
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//addftinfo_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400ef0 <.init>:
  400ef0:	stp	x29, x30, [sp, #-16]!
  400ef4:	mov	x29, sp
  400ef8:	bl	401200 <printf@plt+0x60>
  400efc:	ldp	x29, x30, [sp], #16
  400f00:	ret

Disassembly of section .plt:

0000000000400f10 <_Znam@plt-0x20>:
  400f10:	stp	x16, x30, [sp, #-16]!
  400f14:	adrp	x16, 416000 <printf@plt+0x14e60>
  400f18:	ldr	x17, [x16, #4088]
  400f1c:	add	x16, x16, #0xff8
  400f20:	br	x17
  400f24:	nop
  400f28:	nop
  400f2c:	nop

0000000000400f30 <_Znam@plt>:
  400f30:	adrp	x16, 417000 <printf@plt+0x15e60>
  400f34:	ldr	x17, [x16]
  400f38:	add	x16, x16, #0x0
  400f3c:	br	x17

0000000000400f40 <fputs@plt>:
  400f40:	adrp	x16, 417000 <printf@plt+0x15e60>
  400f44:	ldr	x17, [x16, #8]
  400f48:	add	x16, x16, #0x8
  400f4c:	br	x17

0000000000400f50 <memcpy@plt>:
  400f50:	adrp	x16, 417000 <printf@plt+0x15e60>
  400f54:	ldr	x17, [x16, #16]
  400f58:	add	x16, x16, #0x10
  400f5c:	br	x17

0000000000400f60 <isalnum@plt>:
  400f60:	adrp	x16, 417000 <printf@plt+0x15e60>
  400f64:	ldr	x17, [x16, #24]
  400f68:	add	x16, x16, #0x18
  400f6c:	br	x17

0000000000400f70 <strlen@plt>:
  400f70:	adrp	x16, 417000 <printf@plt+0x15e60>
  400f74:	ldr	x17, [x16, #32]
  400f78:	add	x16, x16, #0x20
  400f7c:	br	x17

0000000000400f80 <fprintf@plt>:
  400f80:	adrp	x16, 417000 <printf@plt+0x15e60>
  400f84:	ldr	x17, [x16, #40]
  400f88:	add	x16, x16, #0x28
  400f8c:	br	x17

0000000000400f90 <putc@plt>:
  400f90:	adrp	x16, 417000 <printf@plt+0x15e60>
  400f94:	ldr	x17, [x16, #48]
  400f98:	add	x16, x16, #0x30
  400f9c:	br	x17

0000000000400fa0 <islower@plt>:
  400fa0:	adrp	x16, 417000 <printf@plt+0x15e60>
  400fa4:	ldr	x17, [x16, #56]
  400fa8:	add	x16, x16, #0x38
  400fac:	br	x17

0000000000400fb0 <isspace@plt>:
  400fb0:	adrp	x16, 417000 <printf@plt+0x15e60>
  400fb4:	ldr	x17, [x16, #64]
  400fb8:	add	x16, x16, #0x40
  400fbc:	br	x17

0000000000400fc0 <memcmp@plt>:
  400fc0:	adrp	x16, 417000 <printf@plt+0x15e60>
  400fc4:	ldr	x17, [x16, #72]
  400fc8:	add	x16, x16, #0x48
  400fcc:	br	x17

0000000000400fd0 <strtol@plt>:
  400fd0:	adrp	x16, 417000 <printf@plt+0x15e60>
  400fd4:	ldr	x17, [x16, #80]
  400fd8:	add	x16, x16, #0x50
  400fdc:	br	x17

0000000000400fe0 <strchr@plt>:
  400fe0:	adrp	x16, 417000 <printf@plt+0x15e60>
  400fe4:	ldr	x17, [x16, #88]
  400fe8:	add	x16, x16, #0x58
  400fec:	br	x17

0000000000400ff0 <strerror@plt>:
  400ff0:	adrp	x16, 417000 <printf@plt+0x15e60>
  400ff4:	ldr	x17, [x16, #96]
  400ff8:	add	x16, x16, #0x60
  400ffc:	br	x17

0000000000401000 <sprintf@plt>:
  401000:	adrp	x16, 417000 <printf@plt+0x15e60>
  401004:	ldr	x17, [x16, #104]
  401008:	add	x16, x16, #0x68
  40100c:	br	x17

0000000000401010 <isxdigit@plt>:
  401010:	adrp	x16, 417000 <printf@plt+0x15e60>
  401014:	ldr	x17, [x16, #112]
  401018:	add	x16, x16, #0x70
  40101c:	br	x17

0000000000401020 <__libc_start_main@plt>:
  401020:	adrp	x16, 417000 <printf@plt+0x15e60>
  401024:	ldr	x17, [x16, #120]
  401028:	add	x16, x16, #0x78
  40102c:	br	x17

0000000000401030 <memchr@plt>:
  401030:	adrp	x16, 417000 <printf@plt+0x15e60>
  401034:	ldr	x17, [x16, #128]
  401038:	add	x16, x16, #0x80
  40103c:	br	x17

0000000000401040 <isgraph@plt>:
  401040:	adrp	x16, 417000 <printf@plt+0x15e60>
  401044:	ldr	x17, [x16, #136]
  401048:	add	x16, x16, #0x88
  40104c:	br	x17

0000000000401050 <getc@plt>:
  401050:	adrp	x16, 417000 <printf@plt+0x15e60>
  401054:	ldr	x17, [x16, #144]
  401058:	add	x16, x16, #0x90
  40105c:	br	x17

0000000000401060 <strncmp@plt>:
  401060:	adrp	x16, 417000 <printf@plt+0x15e60>
  401064:	ldr	x17, [x16, #152]
  401068:	add	x16, x16, #0x98
  40106c:	br	x17

0000000000401070 <isprint@plt>:
  401070:	adrp	x16, 417000 <printf@plt+0x15e60>
  401074:	ldr	x17, [x16, #160]
  401078:	add	x16, x16, #0xa0
  40107c:	br	x17

0000000000401080 <isupper@plt>:
  401080:	adrp	x16, 417000 <printf@plt+0x15e60>
  401084:	ldr	x17, [x16, #168]
  401088:	add	x16, x16, #0xa8
  40108c:	br	x17

0000000000401090 <fputc@plt>:
  401090:	adrp	x16, 417000 <printf@plt+0x15e60>
  401094:	ldr	x17, [x16, #176]
  401098:	add	x16, x16, #0xb0
  40109c:	br	x17

00000000004010a0 <__isoc99_sscanf@plt>:
  4010a0:	adrp	x16, 417000 <printf@plt+0x15e60>
  4010a4:	ldr	x17, [x16, #184]
  4010a8:	add	x16, x16, #0xb8
  4010ac:	br	x17

00000000004010b0 <fflush@plt>:
  4010b0:	adrp	x16, 417000 <printf@plt+0x15e60>
  4010b4:	ldr	x17, [x16, #192]
  4010b8:	add	x16, x16, #0xc0
  4010bc:	br	x17

00000000004010c0 <isalpha@plt>:
  4010c0:	adrp	x16, 417000 <printf@plt+0x15e60>
  4010c4:	ldr	x17, [x16, #200]
  4010c8:	add	x16, x16, #0xc8
  4010cc:	br	x17

00000000004010d0 <_ZdaPv@plt>:
  4010d0:	adrp	x16, 417000 <printf@plt+0x15e60>
  4010d4:	ldr	x17, [x16, #208]
  4010d8:	add	x16, x16, #0xd0
  4010dc:	br	x17

00000000004010e0 <__errno_location@plt>:
  4010e0:	adrp	x16, 417000 <printf@plt+0x15e60>
  4010e4:	ldr	x17, [x16, #216]
  4010e8:	add	x16, x16, #0xd8
  4010ec:	br	x17

00000000004010f0 <fopen@plt>:
  4010f0:	adrp	x16, 417000 <printf@plt+0x15e60>
  4010f4:	ldr	x17, [x16, #224]
  4010f8:	add	x16, x16, #0xe0
  4010fc:	br	x17

0000000000401100 <strcmp@plt>:
  401100:	adrp	x16, 417000 <printf@plt+0x15e60>
  401104:	ldr	x17, [x16, #232]
  401108:	add	x16, x16, #0xe8
  40110c:	br	x17

0000000000401110 <malloc@plt>:
  401110:	adrp	x16, 417000 <printf@plt+0x15e60>
  401114:	ldr	x17, [x16, #240]
  401118:	add	x16, x16, #0xf0
  40111c:	br	x17

0000000000401120 <ispunct@plt>:
  401120:	adrp	x16, 417000 <printf@plt+0x15e60>
  401124:	ldr	x17, [x16, #248]
  401128:	add	x16, x16, #0xf8
  40112c:	br	x17

0000000000401130 <iscntrl@plt>:
  401130:	adrp	x16, 417000 <printf@plt+0x15e60>
  401134:	ldr	x17, [x16, #256]
  401138:	add	x16, x16, #0x100
  40113c:	br	x17

0000000000401140 <abort@plt>:
  401140:	adrp	x16, 417000 <printf@plt+0x15e60>
  401144:	ldr	x17, [x16, #264]
  401148:	add	x16, x16, #0x108
  40114c:	br	x17

0000000000401150 <__gxx_personality_v0@plt>:
  401150:	adrp	x16, 417000 <printf@plt+0x15e60>
  401154:	ldr	x17, [x16, #272]
  401158:	add	x16, x16, #0x110
  40115c:	br	x17

0000000000401160 <exit@plt>:
  401160:	adrp	x16, 417000 <printf@plt+0x15e60>
  401164:	ldr	x17, [x16, #280]
  401168:	add	x16, x16, #0x118
  40116c:	br	x17

0000000000401170 <fwrite@plt>:
  401170:	adrp	x16, 417000 <printf@plt+0x15e60>
  401174:	ldr	x17, [x16, #288]
  401178:	add	x16, x16, #0x120
  40117c:	br	x17

0000000000401180 <_Unwind_Resume@plt>:
  401180:	adrp	x16, 417000 <printf@plt+0x15e60>
  401184:	ldr	x17, [x16, #296]
  401188:	add	x16, x16, #0x128
  40118c:	br	x17

0000000000401190 <__gmon_start__@plt>:
  401190:	adrp	x16, 417000 <printf@plt+0x15e60>
  401194:	ldr	x17, [x16, #304]
  401198:	add	x16, x16, #0x130
  40119c:	br	x17

00000000004011a0 <printf@plt>:
  4011a0:	adrp	x16, 417000 <printf@plt+0x15e60>
  4011a4:	ldr	x17, [x16, #312]
  4011a8:	add	x16, x16, #0x138
  4011ac:	br	x17

Disassembly of section .text:

00000000004011b0 <.text>:
  4011b0:	mov	x29, #0x0                   	// #0
  4011b4:	mov	x30, #0x0                   	// #0
  4011b8:	mov	x5, x0
  4011bc:	ldr	x1, [sp]
  4011c0:	add	x2, sp, #0x8
  4011c4:	mov	x6, sp
  4011c8:	movz	x0, #0x0, lsl #48
  4011cc:	movk	x0, #0x0, lsl #32
  4011d0:	movk	x0, #0x40, lsl #16
  4011d4:	movk	x0, #0x1378
  4011d8:	movz	x3, #0x0, lsl #48
  4011dc:	movk	x3, #0x0, lsl #32
  4011e0:	movk	x3, #0x40, lsl #16
  4011e4:	movk	x3, #0x5800
  4011e8:	movz	x4, #0x0, lsl #48
  4011ec:	movk	x4, #0x0, lsl #32
  4011f0:	movk	x4, #0x40, lsl #16
  4011f4:	movk	x4, #0x5880
  4011f8:	bl	401020 <__libc_start_main@plt>
  4011fc:	bl	401140 <abort@plt>
  401200:	adrp	x0, 416000 <printf@plt+0x14e60>
  401204:	ldr	x0, [x0, #4064]
  401208:	cbz	x0, 401210 <printf@plt+0x70>
  40120c:	b	401190 <__gmon_start__@plt>
  401210:	ret
  401214:	stp	x29, x30, [sp, #-32]!
  401218:	mov	x29, sp
  40121c:	adrp	x0, 417000 <printf@plt+0x15e60>
  401220:	add	x0, x0, #0x1f0
  401224:	str	x0, [sp, #24]
  401228:	ldr	x0, [sp, #24]
  40122c:	str	x0, [sp, #24]
  401230:	ldr	x1, [sp, #24]
  401234:	adrp	x0, 417000 <printf@plt+0x15e60>
  401238:	add	x0, x0, #0x1f0
  40123c:	cmp	x1, x0
  401240:	b.eq	40127c <printf@plt+0xdc>  // b.none
  401244:	adrp	x0, 405000 <printf@plt+0x3e60>
  401248:	add	x0, x0, #0x8a0
  40124c:	ldr	x0, [x0]
  401250:	str	x0, [sp, #16]
  401254:	ldr	x0, [sp, #16]
  401258:	str	x0, [sp, #16]
  40125c:	ldr	x0, [sp, #16]
  401260:	cmp	x0, #0x0
  401264:	b.eq	401280 <printf@plt+0xe0>  // b.none
  401268:	ldr	x1, [sp, #16]
  40126c:	adrp	x0, 417000 <printf@plt+0x15e60>
  401270:	add	x0, x0, #0x1f0
  401274:	blr	x1
  401278:	b	401280 <printf@plt+0xe0>
  40127c:	nop
  401280:	ldp	x29, x30, [sp], #32
  401284:	ret
  401288:	stp	x29, x30, [sp, #-48]!
  40128c:	mov	x29, sp
  401290:	adrp	x0, 417000 <printf@plt+0x15e60>
  401294:	add	x0, x0, #0x1f0
  401298:	str	x0, [sp, #40]
  40129c:	ldr	x0, [sp, #40]
  4012a0:	str	x0, [sp, #40]
  4012a4:	ldr	x1, [sp, #40]
  4012a8:	adrp	x0, 417000 <printf@plt+0x15e60>
  4012ac:	add	x0, x0, #0x1f0
  4012b0:	sub	x0, x1, x0
  4012b4:	asr	x0, x0, #3
  4012b8:	lsr	x1, x0, #63
  4012bc:	add	x0, x1, x0
  4012c0:	asr	x0, x0, #1
  4012c4:	str	x0, [sp, #32]
  4012c8:	ldr	x0, [sp, #32]
  4012cc:	cmp	x0, #0x0
  4012d0:	b.eq	401310 <printf@plt+0x170>  // b.none
  4012d4:	adrp	x0, 405000 <printf@plt+0x3e60>
  4012d8:	add	x0, x0, #0x8a8
  4012dc:	ldr	x0, [x0]
  4012e0:	str	x0, [sp, #24]
  4012e4:	ldr	x0, [sp, #24]
  4012e8:	str	x0, [sp, #24]
  4012ec:	ldr	x0, [sp, #24]
  4012f0:	cmp	x0, #0x0
  4012f4:	b.eq	401314 <printf@plt+0x174>  // b.none
  4012f8:	ldr	x2, [sp, #24]
  4012fc:	ldr	x1, [sp, #32]
  401300:	adrp	x0, 417000 <printf@plt+0x15e60>
  401304:	add	x0, x0, #0x1f0
  401308:	blr	x2
  40130c:	b	401314 <printf@plt+0x174>
  401310:	nop
  401314:	ldp	x29, x30, [sp], #48
  401318:	ret
  40131c:	stp	x29, x30, [sp, #-16]!
  401320:	mov	x29, sp
  401324:	adrp	x0, 417000 <printf@plt+0x15e60>
  401328:	add	x0, x0, #0x200
  40132c:	ldrb	w0, [x0]
  401330:	and	x0, x0, #0xff
  401334:	cmp	x0, #0x0
  401338:	b.ne	401354 <printf@plt+0x1b4>  // b.any
  40133c:	bl	401214 <printf@plt+0x74>
  401340:	adrp	x0, 417000 <printf@plt+0x15e60>
  401344:	add	x0, x0, #0x200
  401348:	mov	w1, #0x1                   	// #1
  40134c:	strb	w1, [x0]
  401350:	b	401358 <printf@plt+0x1b8>
  401354:	nop
  401358:	ldp	x29, x30, [sp], #16
  40135c:	ret
  401360:	stp	x29, x30, [sp, #-16]!
  401364:	mov	x29, sp
  401368:	bl	401288 <printf@plt+0xe8>
  40136c:	nop
  401370:	ldp	x29, x30, [sp], #16
  401374:	ret
  401378:	stp	x29, x30, [sp, #-176]!
  40137c:	mov	x29, sp
  401380:	str	w0, [sp, #28]
  401384:	str	x1, [sp, #16]
  401388:	ldr	x0, [sp, #16]
  40138c:	ldr	x1, [x0]
  401390:	adrp	x0, 417000 <printf@plt+0x15e60>
  401394:	add	x0, x0, #0xd78
  401398:	str	x1, [x0]
  40139c:	mov	w0, #0x1                   	// #1
  4013a0:	str	w0, [sp, #172]
  4013a4:	ldr	w1, [sp, #172]
  4013a8:	ldr	w0, [sp, #28]
  4013ac:	cmp	w1, w0
  4013b0:	b.ge	401464 <printf@plt+0x2c4>  // b.tcont
  4013b4:	ldrsw	x0, [sp, #172]
  4013b8:	lsl	x0, x0, #3
  4013bc:	ldr	x1, [sp, #16]
  4013c0:	add	x0, x1, x0
  4013c4:	ldr	x2, [x0]
  4013c8:	adrp	x0, 405000 <printf@plt+0x3e60>
  4013cc:	add	x1, x0, #0x958
  4013d0:	mov	x0, x2
  4013d4:	bl	401100 <strcmp@plt>
  4013d8:	cmp	w0, #0x0
  4013dc:	b.eq	40140c <printf@plt+0x26c>  // b.none
  4013e0:	ldrsw	x0, [sp, #172]
  4013e4:	lsl	x0, x0, #3
  4013e8:	ldr	x1, [sp, #16]
  4013ec:	add	x0, x1, x0
  4013f0:	ldr	x2, [x0]
  4013f4:	adrp	x0, 405000 <printf@plt+0x3e60>
  4013f8:	add	x1, x0, #0x960
  4013fc:	mov	x0, x2
  401400:	bl	401100 <strcmp@plt>
  401404:	cmp	w0, #0x0
  401408:	b.ne	401410 <printf@plt+0x270>  // b.any
  40140c:	bl	401938 <printf@plt+0x798>
  401410:	ldrsw	x0, [sp, #172]
  401414:	lsl	x0, x0, #3
  401418:	ldr	x1, [sp, #16]
  40141c:	add	x0, x1, x0
  401420:	ldr	x2, [x0]
  401424:	adrp	x0, 405000 <printf@plt+0x3e60>
  401428:	add	x1, x0, #0x970
  40142c:	mov	x0, x2
  401430:	bl	401100 <strcmp@plt>
  401434:	cmp	w0, #0x0
  401438:	b.ne	401454 <printf@plt+0x2b4>  // b.any
  40143c:	adrp	x0, 417000 <printf@plt+0x15e60>
  401440:	add	x0, x0, #0x1f0
  401444:	ldr	x0, [x0]
  401448:	bl	4018e0 <printf@plt+0x740>
  40144c:	mov	w0, #0x0                   	// #0
  401450:	bl	401160 <exit@plt>
  401454:	ldr	w0, [sp, #172]
  401458:	add	w0, w0, #0x1
  40145c:	str	w0, [sp, #172]
  401460:	b	4013a4 <printf@plt+0x204>
  401464:	ldr	w0, [sp, #28]
  401468:	cmp	w0, #0x3
  40146c:	b.gt	401474 <printf@plt+0x2d4>
  401470:	bl	401918 <printf@plt+0x778>
  401474:	ldrsw	x0, [sp, #28]
  401478:	lsl	x0, x0, #3
  40147c:	sub	x0, x0, #0x18
  401480:	ldr	x1, [sp, #16]
  401484:	add	x0, x1, x0
  401488:	ldr	x3, [x0]
  40148c:	add	x0, sp, #0x4c
  401490:	mov	x2, x0
  401494:	adrp	x0, 405000 <printf@plt+0x3e60>
  401498:	add	x1, x0, #0x978
  40149c:	mov	x0, x3
  4014a0:	bl	4010a0 <__isoc99_sscanf@plt>
  4014a4:	cmp	w0, #0x1
  4014a8:	cset	w0, ne  // ne = any
  4014ac:	and	w0, w0, #0xff
  4014b0:	cmp	w0, #0x0
  4014b4:	b.eq	4014bc <printf@plt+0x31c>  // b.none
  4014b8:	bl	401918 <printf@plt+0x778>
  4014bc:	ldr	w0, [sp, #76]
  4014c0:	cmp	w0, #0x0
  4014c4:	b.gt	4014ec <printf@plt+0x34c>
  4014c8:	adrp	x0, 417000 <printf@plt+0x15e60>
  4014cc:	add	x3, x0, #0xd20
  4014d0:	adrp	x0, 417000 <printf@plt+0x15e60>
  4014d4:	add	x2, x0, #0xd20
  4014d8:	adrp	x0, 417000 <printf@plt+0x15e60>
  4014dc:	add	x1, x0, #0xd20
  4014e0:	adrp	x0, 405000 <printf@plt+0x3e60>
  4014e4:	add	x0, x0, #0x980
  4014e8:	bl	40424c <printf@plt+0x30ac>
  4014ec:	ldrsw	x0, [sp, #28]
  4014f0:	lsl	x0, x0, #3
  4014f4:	sub	x0, x0, #0x10
  4014f8:	ldr	x1, [sp, #16]
  4014fc:	add	x0, x1, x0
  401500:	ldr	x3, [x0]
  401504:	add	x0, sp, #0x48
  401508:	mov	x2, x0
  40150c:	adrp	x0, 405000 <printf@plt+0x3e60>
  401510:	add	x1, x0, #0x978
  401514:	mov	x0, x3
  401518:	bl	4010a0 <__isoc99_sscanf@plt>
  40151c:	cmp	w0, #0x1
  401520:	cset	w0, ne  // ne = any
  401524:	and	w0, w0, #0xff
  401528:	cmp	w0, #0x0
  40152c:	b.eq	401534 <printf@plt+0x394>  // b.none
  401530:	bl	401918 <printf@plt+0x778>
  401534:	ldr	w0, [sp, #72]
  401538:	cmp	w0, #0x0
  40153c:	b.gt	401564 <printf@plt+0x3c4>
  401540:	adrp	x0, 417000 <printf@plt+0x15e60>
  401544:	add	x3, x0, #0xd20
  401548:	adrp	x0, 417000 <printf@plt+0x15e60>
  40154c:	add	x2, x0, #0xd20
  401550:	adrp	x0, 417000 <printf@plt+0x15e60>
  401554:	add	x1, x0, #0xd20
  401558:	adrp	x0, 405000 <printf@plt+0x3e60>
  40155c:	add	x0, x0, #0x998
  401560:	bl	40424c <printf@plt+0x30ac>
  401564:	ldrsw	x0, [sp, #28]
  401568:	lsl	x0, x0, #3
  40156c:	sub	x0, x0, #0x8
  401570:	ldr	x1, [sp, #16]
  401574:	add	x0, x1, x0
  401578:	ldr	x0, [x0]
  40157c:	str	x0, [sp, #152]
  401580:	ldr	x0, [sp, #152]
  401584:	ldrb	w0, [x0]
  401588:	cmp	w0, #0x0
  40158c:	b.eq	4015b4 <printf@plt+0x414>  // b.none
  401590:	mov	w1, #0x0                   	// #0
  401594:	ldr	x0, [sp, #152]
  401598:	bl	400fe0 <strchr@plt>
  40159c:	sub	x0, x0, #0x1
  4015a0:	ldrb	w0, [x0]
  4015a4:	cmp	w0, #0x49
  4015a8:	b.ne	4015b4 <printf@plt+0x414>  // b.any
  4015ac:	mov	w0, #0x1                   	// #1
  4015b0:	b	4015b8 <printf@plt+0x418>
  4015b4:	mov	w0, #0x0                   	// #0
  4015b8:	str	w0, [sp, #32]
  4015bc:	ldr	w1, [sp, #76]
  4015c0:	ldr	w0, [sp, #72]
  4015c4:	mul	w0, w1, w0
  4015c8:	mov	w1, #0x8e39                	// #36409
  4015cc:	movk	w1, #0x38e3, lsl #16
  4015d0:	smull	x1, w0, w1
  4015d4:	lsr	x1, x1, #32
  4015d8:	asr	w1, w1, #4
  4015dc:	asr	w0, w0, #31
  4015e0:	sub	w0, w1, w0
  4015e4:	str	w0, [sp, #36]
  4015e8:	mov	w0, #0x1c0                 	// #448
  4015ec:	str	w0, [sp, #40]
  4015f0:	mov	w0, #0x2a4                 	// #676
  4015f4:	str	w0, [sp, #44]
  4015f8:	mov	w0, #0x2aa                 	// #682
  4015fc:	str	w0, [sp, #52]
  401600:	mov	w0, #0x2a4                 	// #676
  401604:	str	w0, [sp, #56]
  401608:	mov	w0, #0x296                 	// #662
  40160c:	str	w0, [sp, #48]
  401610:	mov	w0, #0x8f                  	// #143
  401614:	str	w0, [sp, #60]
  401618:	mov	w0, #0xd9                  	// #217
  40161c:	str	w0, [sp, #64]
  401620:	mov	w0, #0xb1                  	// #177
  401624:	str	w0, [sp, #68]
  401628:	mov	w0, #0x1                   	// #1
  40162c:	str	w0, [sp, #172]
  401630:	ldr	w1, [sp, #172]
  401634:	ldr	w0, [sp, #28]
  401638:	cmp	w1, w0
  40163c:	b.ge	401838 <printf@plt+0x698>  // b.tcont
  401640:	ldrsw	x0, [sp, #172]
  401644:	lsl	x0, x0, #3
  401648:	ldr	x1, [sp, #16]
  40164c:	add	x0, x1, x0
  401650:	ldr	x0, [x0]
  401654:	ldrb	w0, [x0]
  401658:	cmp	w0, #0x2d
  40165c:	b.ne	401838 <printf@plt+0x698>  // b.any
  401660:	ldrsw	x0, [sp, #172]
  401664:	lsl	x0, x0, #3
  401668:	ldr	x1, [sp, #16]
  40166c:	add	x0, x1, x0
  401670:	ldr	x0, [x0]
  401674:	add	x0, x0, #0x1
  401678:	ldrb	w0, [x0]
  40167c:	cmp	w0, #0x2d
  401680:	b.ne	4016b8 <printf@plt+0x518>  // b.any
  401684:	ldrsw	x0, [sp, #172]
  401688:	lsl	x0, x0, #3
  40168c:	ldr	x1, [sp, #16]
  401690:	add	x0, x1, x0
  401694:	ldr	x0, [x0]
  401698:	add	x0, x0, #0x2
  40169c:	ldrb	w0, [x0]
  4016a0:	cmp	w0, #0x0
  4016a4:	b.ne	4016b8 <printf@plt+0x518>  // b.any
  4016a8:	ldr	w0, [sp, #172]
  4016ac:	add	w0, w0, #0x1
  4016b0:	str	w0, [sp, #172]
  4016b4:	b	401838 <printf@plt+0x698>
  4016b8:	ldr	w0, [sp, #172]
  4016bc:	add	w0, w0, #0x1
  4016c0:	ldr	w1, [sp, #28]
  4016c4:	cmp	w1, w0
  4016c8:	b.gt	4016d0 <printf@plt+0x530>
  4016cc:	bl	401918 <printf@plt+0x778>
  4016d0:	str	xzr, [sp, #160]
  4016d4:	ldr	x0, [sp, #160]
  4016d8:	cmp	x0, #0x7
  4016dc:	b.ls	401720 <printf@plt+0x580>  // b.plast
  4016e0:	ldrsw	x0, [sp, #172]
  4016e4:	lsl	x0, x0, #3
  4016e8:	ldr	x1, [sp, #16]
  4016ec:	add	x0, x1, x0
  4016f0:	ldr	x0, [x0]
  4016f4:	add	x1, x0, #0x1
  4016f8:	add	x0, sp, #0x50
  4016fc:	bl	403a44 <printf@plt+0x28a4>
  401700:	add	x1, sp, #0x50
  401704:	adrp	x0, 417000 <printf@plt+0x15e60>
  401708:	add	x3, x0, #0xd20
  40170c:	adrp	x0, 417000 <printf@plt+0x15e60>
  401710:	add	x2, x0, #0xd20
  401714:	adrp	x0, 405000 <printf@plt+0x3e60>
  401718:	add	x0, x0, #0x9b0
  40171c:	bl	40424c <printf@plt+0x30ac>
  401720:	adrp	x0, 417000 <printf@plt+0x15e60>
  401724:	add	x1, x0, #0x150
  401728:	ldr	x0, [sp, #160]
  40172c:	lsl	x0, x0, #4
  401730:	add	x0, x1, x0
  401734:	ldr	x2, [x0]
  401738:	ldrsw	x0, [sp, #172]
  40173c:	lsl	x0, x0, #3
  401740:	ldr	x1, [sp, #16]
  401744:	add	x0, x1, x0
  401748:	ldr	x0, [x0]
  40174c:	add	x0, x0, #0x1
  401750:	mov	x1, x0
  401754:	mov	x0, x2
  401758:	bl	401100 <strcmp@plt>
  40175c:	cmp	w0, #0x0
  401760:	b.eq	401774 <printf@plt+0x5d4>  // b.none
  401764:	ldr	x0, [sp, #160]
  401768:	add	x0, x0, #0x1
  40176c:	str	x0, [sp, #160]
  401770:	b	4016d4 <printf@plt+0x534>
  401774:	nop
  401778:	ldrsw	x0, [sp, #172]
  40177c:	add	x0, x0, #0x1
  401780:	lsl	x0, x0, #3
  401784:	ldr	x1, [sp, #16]
  401788:	add	x0, x1, x0
  40178c:	ldr	x3, [x0]
  401790:	adrp	x0, 417000 <printf@plt+0x15e60>
  401794:	add	x1, x0, #0x150
  401798:	ldr	x0, [sp, #160]
  40179c:	lsl	x0, x0, #4
  4017a0:	add	x0, x1, x0
  4017a4:	ldr	x0, [x0, #8]
  4017a8:	mov	x1, x0
  4017ac:	add	x0, sp, #0x20
  4017b0:	add	x0, x0, x1
  4017b4:	mov	x2, x0
  4017b8:	adrp	x0, 405000 <printf@plt+0x3e60>
  4017bc:	add	x1, x0, #0x978
  4017c0:	mov	x0, x3
  4017c4:	bl	4010a0 <__isoc99_sscanf@plt>
  4017c8:	cmp	w0, #0x1
  4017cc:	cset	w0, ne  // ne = any
  4017d0:	and	w0, w0, #0xff
  4017d4:	cmp	w0, #0x0
  4017d8:	b.eq	40181c <printf@plt+0x67c>  // b.none
  4017dc:	ldrsw	x0, [sp, #172]
  4017e0:	add	x0, x0, #0x1
  4017e4:	lsl	x0, x0, #3
  4017e8:	ldr	x1, [sp, #16]
  4017ec:	add	x0, x1, x0
  4017f0:	ldr	x1, [x0]
  4017f4:	add	x0, sp, #0x60
  4017f8:	bl	403a44 <printf@plt+0x28a4>
  4017fc:	add	x1, sp, #0x60
  401800:	adrp	x0, 417000 <printf@plt+0x15e60>
  401804:	add	x3, x0, #0xd20
  401808:	adrp	x0, 417000 <printf@plt+0x15e60>
  40180c:	add	x2, x0, #0xd20
  401810:	adrp	x0, 405000 <printf@plt+0x3e60>
  401814:	add	x0, x0, #0x9d0
  401818:	bl	40424c <printf@plt+0x30ac>
  40181c:	ldr	w0, [sp, #172]
  401820:	add	w0, w0, #0x1
  401824:	str	w0, [sp, #172]
  401828:	ldr	w0, [sp, #172]
  40182c:	add	w0, w0, #0x1
  401830:	str	w0, [sp, #172]
  401834:	b	401630 <printf@plt+0x490>
  401838:	ldr	w1, [sp, #28]
  40183c:	ldr	w0, [sp, #172]
  401840:	sub	w0, w1, w0
  401844:	cmp	w0, #0x3
  401848:	b.eq	401850 <printf@plt+0x6b0>  // b.none
  40184c:	bl	401918 <printf@plt+0x778>
  401850:	bl	4010e0 <__errno_location@plt>
  401854:	str	wzr, [x0]
  401858:	adrp	x0, 405000 <printf@plt+0x3e60>
  40185c:	add	x1, x0, #0x9e8
  401860:	ldr	x0, [sp, #152]
  401864:	bl	4010f0 <fopen@plt>
  401868:	str	x0, [sp, #144]
  40186c:	ldr	x0, [sp, #144]
  401870:	cmp	x0, #0x0
  401874:	b.ne	4018b8 <printf@plt+0x718>  // b.any
  401878:	add	x0, sp, #0x70
  40187c:	ldr	x1, [sp, #152]
  401880:	bl	403a44 <printf@plt+0x28a4>
  401884:	bl	4010e0 <__errno_location@plt>
  401888:	ldr	w0, [x0]
  40188c:	bl	400ff0 <strerror@plt>
  401890:	mov	x1, x0
  401894:	add	x0, sp, #0x80
  401898:	bl	403a44 <printf@plt+0x28a4>
  40189c:	add	x2, sp, #0x80
  4018a0:	add	x1, sp, #0x70
  4018a4:	adrp	x0, 417000 <printf@plt+0x15e60>
  4018a8:	add	x3, x0, #0xd20
  4018ac:	adrp	x0, 405000 <printf@plt+0x3e60>
  4018b0:	add	x0, x0, #0x9f0
  4018b4:	bl	40424c <printf@plt+0x30ac>
  4018b8:	adrp	x0, 417000 <printf@plt+0x15e60>
  4018bc:	add	x0, x0, #0x1f0
  4018c0:	ldr	x1, [x0]
  4018c4:	add	x0, sp, #0x20
  4018c8:	mov	x2, x1
  4018cc:	ldr	x1, [sp, #144]
  4018d0:	bl	4019e4 <printf@plt+0x844>
  4018d4:	mov	w0, #0x0                   	// #0
  4018d8:	ldp	x29, x30, [sp], #176
  4018dc:	ret
  4018e0:	stp	x29, x30, [sp, #-32]!
  4018e4:	mov	x29, sp
  4018e8:	str	x0, [sp, #24]
  4018ec:	adrp	x0, 417000 <printf@plt+0x15e60>
  4018f0:	add	x0, x0, #0xd78
  4018f4:	ldr	x0, [x0]
  4018f8:	mov	x2, x0
  4018fc:	adrp	x0, 405000 <printf@plt+0x3e60>
  401900:	add	x1, x0, #0xa08
  401904:	ldr	x0, [sp, #24]
  401908:	bl	400f80 <fprintf@plt>
  40190c:	nop
  401910:	ldp	x29, x30, [sp], #32
  401914:	ret
  401918:	stp	x29, x30, [sp, #-16]!
  40191c:	mov	x29, sp
  401920:	adrp	x0, 417000 <printf@plt+0x15e60>
  401924:	add	x0, x0, #0x1f8
  401928:	ldr	x0, [x0]
  40192c:	bl	4018e0 <printf@plt+0x740>
  401930:	mov	w0, #0x1                   	// #1
  401934:	bl	401160 <exit@plt>
  401938:	stp	x29, x30, [sp, #-16]!
  40193c:	mov	x29, sp
  401940:	adrp	x0, 417000 <printf@plt+0x15e60>
  401944:	add	x0, x0, #0x1e8
  401948:	ldr	x0, [x0]
  40194c:	mov	x1, x0
  401950:	adrp	x0, 405000 <printf@plt+0x3e60>
  401954:	add	x0, x0, #0xa48
  401958:	bl	4011a0 <printf@plt>
  40195c:	mov	w0, #0x0                   	// #0
  401960:	bl	401160 <exit@plt>
  401964:	stp	x29, x30, [sp, #-48]!
  401968:	mov	x29, sp
  40196c:	str	x0, [sp, #24]
  401970:	str	x1, [sp, #16]
  401974:	ldr	x0, [sp, #16]
  401978:	bl	40542c <printf@plt+0x428c>
  40197c:	ldr	x0, [sp, #24]
  401980:	bl	401050 <getc@plt>
  401984:	str	w0, [sp, #44]
  401988:	ldr	w0, [sp, #44]
  40198c:	cmn	w0, #0x1
  401990:	cset	w0, ne  // ne = any
  401994:	and	w0, w0, #0xff
  401998:	cmp	w0, #0x0
  40199c:	b.eq	4019c8 <printf@plt+0x828>  // b.none
  4019a0:	ldr	w0, [sp, #44]
  4019a4:	and	w0, w0, #0xff
  4019a8:	mov	w1, w0
  4019ac:	ldr	x0, [sp, #16]
  4019b0:	bl	401f04 <printf@plt+0xd64>
  4019b4:	ldr	w0, [sp, #44]
  4019b8:	cmp	w0, #0xa
  4019bc:	b.eq	4019c4 <printf@plt+0x824>  // b.none
  4019c0:	b	40197c <printf@plt+0x7dc>
  4019c4:	nop
  4019c8:	ldr	x0, [sp, #16]
  4019cc:	bl	401ed4 <printf@plt+0xd34>
  4019d0:	cmp	w0, #0x0
  4019d4:	cset	w0, gt
  4019d8:	and	w0, w0, #0xff
  4019dc:	ldp	x29, x30, [sp], #48
  4019e0:	ret
  4019e4:	stp	x29, x30, [sp, #-160]!
  4019e8:	mov	x29, sp
  4019ec:	str	x19, [sp, #16]
  4019f0:	str	x0, [sp, #56]
  4019f4:	str	x1, [sp, #48]
  4019f8:	str	x2, [sp, #40]
  4019fc:	add	x0, sp, #0x80
  401a00:	bl	404770 <printf@plt+0x35d0>
  401a04:	add	x0, sp, #0x80
  401a08:	mov	x1, x0
  401a0c:	ldr	x0, [sp, #48]
  401a10:	bl	401964 <printf@plt+0x7c4>
  401a14:	cmp	w0, #0x0
  401a18:	cset	w0, ne  // ne = any
  401a1c:	and	w0, w0, #0xff
  401a20:	cmp	w0, #0x0
  401a24:	b.eq	401a8c <printf@plt+0x8ec>  // b.none
  401a28:	add	x0, sp, #0x80
  401a2c:	ldr	x1, [sp, #40]
  401a30:	bl	405740 <printf@plt+0x45a0>
  401a34:	add	x0, sp, #0x80
  401a38:	bl	401ed4 <printf@plt+0xd34>
  401a3c:	cmp	w0, #0x7
  401a40:	b.le	401a78 <printf@plt+0x8d8>
  401a44:	add	x0, sp, #0x80
  401a48:	mov	w1, #0x0                   	// #0
  401a4c:	bl	401e68 <printf@plt+0xcc8>
  401a50:	mov	x3, x0
  401a54:	mov	x2, #0x7                   	// #7
  401a58:	adrp	x0, 405000 <printf@plt+0x3e60>
  401a5c:	add	x1, x0, #0xa70
  401a60:	mov	x0, x3
  401a64:	bl	401060 <strncmp@plt>
  401a68:	cmp	w0, #0x0
  401a6c:	b.eq	401a78 <printf@plt+0x8d8>  // b.none
  401a70:	mov	w0, #0x1                   	// #1
  401a74:	b	401a7c <printf@plt+0x8dc>
  401a78:	mov	w0, #0x0                   	// #0
  401a7c:	cmp	w0, #0x0
  401a80:	b.ne	401a88 <printf@plt+0x8e8>  // b.any
  401a84:	b	401a04 <printf@plt+0x864>
  401a88:	nop
  401a8c:	add	x0, sp, #0x80
  401a90:	mov	x1, x0
  401a94:	ldr	x0, [sp, #48]
  401a98:	bl	401964 <printf@plt+0x7c4>
  401a9c:	cmp	w0, #0x0
  401aa0:	cset	w0, ne  // ne = any
  401aa4:	and	w0, w0, #0xff
  401aa8:	cmp	w0, #0x0
  401aac:	b.eq	401d94 <printf@plt+0xbf4>  // b.none
  401ab0:	add	x0, sp, #0x80
  401ab4:	mov	w1, #0x0                   	// #0
  401ab8:	bl	401f04 <printf@plt+0xd64>
  401abc:	add	x0, sp, #0x70
  401ac0:	bl	404770 <printf@plt+0x35d0>
  401ac4:	add	x0, sp, #0x80
  401ac8:	bl	401eec <printf@plt+0xd4c>
  401acc:	str	x0, [sp, #152]
  401ad0:	ldr	x0, [sp, #152]
  401ad4:	ldrb	w0, [x0]
  401ad8:	mov	w1, w0
  401adc:	adrp	x0, 417000 <printf@plt+0x15e60>
  401ae0:	add	x0, x0, #0x710
  401ae4:	bl	401f6c <printf@plt+0xdcc>
  401ae8:	cmp	w0, #0x0
  401aec:	cset	w0, ne  // ne = any
  401af0:	and	w0, w0, #0xff
  401af4:	cmp	w0, #0x0
  401af8:	b.eq	401b0c <printf@plt+0x96c>  // b.none
  401afc:	ldr	x0, [sp, #152]
  401b00:	add	x0, x0, #0x1
  401b04:	str	x0, [sp, #152]
  401b08:	b	401ad0 <printf@plt+0x930>
  401b0c:	ldr	x0, [sp, #152]
  401b10:	ldrb	w0, [x0]
  401b14:	cmp	w0, #0x0
  401b18:	b.eq	401b44 <printf@plt+0x9a4>  // b.none
  401b1c:	ldr	x0, [sp, #152]
  401b20:	ldrb	w0, [x0]
  401b24:	mov	w1, w0
  401b28:	adrp	x0, 417000 <printf@plt+0x15e60>
  401b2c:	add	x0, x0, #0x710
  401b30:	bl	401f6c <printf@plt+0xdcc>
  401b34:	cmp	w0, #0x0
  401b38:	b.ne	401b44 <printf@plt+0x9a4>  // b.any
  401b3c:	mov	w0, #0x1                   	// #1
  401b40:	b	401b48 <printf@plt+0x9a8>
  401b44:	mov	w0, #0x0                   	// #0
  401b48:	cmp	w0, #0x0
  401b4c:	b.eq	401b6c <printf@plt+0x9cc>  // b.none
  401b50:	ldr	x0, [sp, #152]
  401b54:	add	x1, x0, #0x1
  401b58:	str	x1, [sp, #152]
  401b5c:	ldrb	w1, [x0]
  401b60:	add	x0, sp, #0x70
  401b64:	bl	401f04 <printf@plt+0xd64>
  401b68:	b	401b0c <printf@plt+0x96c>
  401b6c:	ldr	x0, [sp, #152]
  401b70:	ldrb	w0, [x0]
  401b74:	mov	w1, w0
  401b78:	adrp	x0, 417000 <printf@plt+0x15e60>
  401b7c:	add	x0, x0, #0x710
  401b80:	bl	401f6c <printf@plt+0xdcc>
  401b84:	cmp	w0, #0x0
  401b88:	cset	w0, ne  // ne = any
  401b8c:	and	w0, w0, #0xff
  401b90:	cmp	w0, #0x0
  401b94:	b.eq	401ba8 <printf@plt+0xa08>  // b.none
  401b98:	ldr	x0, [sp, #152]
  401b9c:	add	x0, x0, #0x1
  401ba0:	str	x0, [sp, #152]
  401ba4:	b	401b6c <printf@plt+0x9cc>
  401ba8:	add	x0, sp, #0x80
  401bac:	bl	401eec <printf@plt+0xd4c>
  401bb0:	str	x0, [sp, #144]
  401bb4:	ldr	x1, [sp, #144]
  401bb8:	ldr	x0, [sp, #152]
  401bbc:	cmp	x1, x0
  401bc0:	b.cs	401be4 <printf@plt+0xa44>  // b.hs, b.nlast
  401bc4:	ldr	x0, [sp, #144]
  401bc8:	ldrb	w0, [x0]
  401bcc:	ldr	x1, [sp, #40]
  401bd0:	bl	400f90 <putc@plt>
  401bd4:	ldr	x0, [sp, #144]
  401bd8:	add	x0, x0, #0x1
  401bdc:	str	x0, [sp, #144]
  401be0:	b	401bb4 <printf@plt+0xa14>
  401be4:	add	x0, sp, #0x68
  401be8:	mov	w2, #0xa                   	// #10
  401bec:	mov	x1, x0
  401bf0:	ldr	x0, [sp, #152]
  401bf4:	bl	400fd0 <strtol@plt>
  401bf8:	str	w0, [sp, #72]
  401bfc:	ldr	x0, [sp, #104]
  401c00:	ldr	x1, [sp, #152]
  401c04:	cmp	x1, x0
  401c08:	b.eq	401d7c <printf@plt+0xbdc>  // b.none
  401c0c:	ldr	w0, [sp, #72]
  401c10:	mov	w1, w0
  401c14:	adrp	x0, 405000 <printf@plt+0x3e60>
  401c18:	add	x0, x0, #0x978
  401c1c:	bl	4011a0 <printf@plt>
  401c20:	ldr	x0, [sp, #104]
  401c24:	str	x0, [sp, #152]
  401c28:	add	x0, sp, #0x68
  401c2c:	mov	w2, #0xa                   	// #10
  401c30:	mov	x1, x0
  401c34:	ldr	x0, [sp, #152]
  401c38:	bl	400fd0 <strtol@plt>
  401c3c:	str	w0, [sp, #76]
  401c40:	ldr	x0, [sp, #104]
  401c44:	ldr	x1, [sp, #152]
  401c48:	cmp	x1, x0
  401c4c:	b.eq	401d7c <printf@plt+0xbdc>  // b.none
  401c50:	add	x0, sp, #0x70
  401c54:	mov	w1, #0x0                   	// #0
  401c58:	bl	401f04 <printf@plt+0xd64>
  401c5c:	add	x0, sp, #0x70
  401c60:	bl	401eec <printf@plt+0xd4c>
  401c64:	mov	x3, x0
  401c68:	add	x0, sp, #0x48
  401c6c:	mov	x2, x0
  401c70:	ldr	x1, [sp, #56]
  401c74:	mov	x0, x3
  401c78:	bl	401f90 <printf@plt+0xdf0>
  401c7c:	ldr	w0, [sp, #96]
  401c80:	cmp	w0, #0x0
  401c84:	b.ne	401d48 <printf@plt+0xba8>  // b.any
  401c88:	ldr	w0, [sp, #92]
  401c8c:	cmp	w0, #0x0
  401c90:	b.ne	401d18 <printf@plt+0xb78>  // b.any
  401c94:	ldr	w0, [sp, #88]
  401c98:	cmp	w0, #0x0
  401c9c:	b.ne	401cf0 <printf@plt+0xb50>  // b.any
  401ca0:	ldr	w0, [sp, #84]
  401ca4:	cmp	w0, #0x0
  401ca8:	b.ne	401cd0 <printf@plt+0xb30>  // b.any
  401cac:	ldr	w0, [sp, #80]
  401cb0:	cmp	w0, #0x0
  401cb4:	b.eq	401d7c <printf@plt+0xbdc>  // b.none
  401cb8:	ldr	w0, [sp, #80]
  401cbc:	mov	w1, w0
  401cc0:	adrp	x0, 405000 <printf@plt+0x3e60>
  401cc4:	add	x0, x0, #0xa78
  401cc8:	bl	4011a0 <printf@plt>
  401ccc:	b	401d7c <printf@plt+0xbdc>
  401cd0:	ldr	w0, [sp, #80]
  401cd4:	ldr	w1, [sp, #84]
  401cd8:	mov	w2, w1
  401cdc:	mov	w1, w0
  401ce0:	adrp	x0, 405000 <printf@plt+0x3e60>
  401ce4:	add	x0, x0, #0xa80
  401ce8:	bl	4011a0 <printf@plt>
  401cec:	b	401d7c <printf@plt+0xbdc>
  401cf0:	ldr	w0, [sp, #80]
  401cf4:	ldr	w1, [sp, #84]
  401cf8:	ldr	w2, [sp, #88]
  401cfc:	mov	w3, w2
  401d00:	mov	w2, w1
  401d04:	mov	w1, w0
  401d08:	adrp	x0, 405000 <printf@plt+0x3e60>
  401d0c:	add	x0, x0, #0xa88
  401d10:	bl	4011a0 <printf@plt>
  401d14:	b	401d7c <printf@plt+0xbdc>
  401d18:	ldr	w0, [sp, #80]
  401d1c:	ldr	w1, [sp, #84]
  401d20:	ldr	w2, [sp, #88]
  401d24:	ldr	w3, [sp, #92]
  401d28:	mov	w4, w3
  401d2c:	mov	w3, w2
  401d30:	mov	w2, w1
  401d34:	mov	w1, w0
  401d38:	adrp	x0, 405000 <printf@plt+0x3e60>
  401d3c:	add	x0, x0, #0xa98
  401d40:	bl	4011a0 <printf@plt>
  401d44:	b	401d7c <printf@plt+0xbdc>
  401d48:	ldr	w0, [sp, #80]
  401d4c:	ldr	w1, [sp, #84]
  401d50:	ldr	w2, [sp, #88]
  401d54:	ldr	w3, [sp, #92]
  401d58:	ldr	w4, [sp, #96]
  401d5c:	mov	w5, w4
  401d60:	mov	w4, w3
  401d64:	mov	w3, w2
  401d68:	mov	w2, w1
  401d6c:	mov	w1, w0
  401d70:	adrp	x0, 405000 <printf@plt+0x3e60>
  401d74:	add	x0, x0, #0xaa8
  401d78:	bl	4011a0 <printf@plt>
  401d7c:	ldr	x1, [sp, #40]
  401d80:	ldr	x0, [sp, #152]
  401d84:	bl	400f40 <fputs@plt>
  401d88:	add	x0, sp, #0x70
  401d8c:	bl	4049cc <printf@plt+0x382c>
  401d90:	b	401a8c <printf@plt+0x8ec>
  401d94:	add	x0, sp, #0x80
  401d98:	bl	4049cc <printf@plt+0x382c>
  401d9c:	b	401dc4 <printf@plt+0xc24>
  401da0:	mov	x19, x0
  401da4:	add	x0, sp, #0x70
  401da8:	bl	4049cc <printf@plt+0x382c>
  401dac:	b	401db4 <printf@plt+0xc14>
  401db0:	mov	x19, x0
  401db4:	add	x0, sp, #0x80
  401db8:	bl	4049cc <printf@plt+0x382c>
  401dbc:	mov	x0, x19
  401dc0:	bl	401180 <_Unwind_Resume@plt>
  401dc4:	ldr	x19, [sp, #16]
  401dc8:	ldp	x29, x30, [sp], #160
  401dcc:	ret
  401dd0:	stp	x29, x30, [sp, #-32]!
  401dd4:	mov	x29, sp
  401dd8:	str	w0, [sp, #28]
  401ddc:	str	w1, [sp, #24]
  401de0:	ldr	w0, [sp, #28]
  401de4:	cmp	w0, #0x1
  401de8:	b.ne	401e08 <printf@plt+0xc68>  // b.any
  401dec:	ldr	w1, [sp, #24]
  401df0:	mov	w0, #0xffff                	// #65535
  401df4:	cmp	w1, w0
  401df8:	b.ne	401e08 <printf@plt+0xc68>  // b.any
  401dfc:	adrp	x0, 417000 <printf@plt+0x15e60>
  401e00:	add	x0, x0, #0x208
  401e04:	bl	40360c <printf@plt+0x246c>
  401e08:	nop
  401e0c:	ldp	x29, x30, [sp], #32
  401e10:	ret
  401e14:	stp	x29, x30, [sp, #-16]!
  401e18:	mov	x29, sp
  401e1c:	mov	w1, #0xffff                	// #65535
  401e20:	mov	w0, #0x1                   	// #1
  401e24:	bl	401dd0 <printf@plt+0xc30>
  401e28:	ldp	x29, x30, [sp], #16
  401e2c:	ret
  401e30:	stp	x29, x30, [sp, #-32]!
  401e34:	mov	x29, sp
  401e38:	str	w0, [sp, #28]
  401e3c:	str	w1, [sp, #24]
  401e40:	str	x2, [sp, #16]
  401e44:	ldr	w0, [sp, #28]
  401e48:	cmp	w0, #0x0
  401e4c:	b.ne	401e5c <printf@plt+0xcbc>  // b.any
  401e50:	ldr	x1, [sp, #16]
  401e54:	ldr	w0, [sp, #24]
  401e58:	bl	4033f4 <printf@plt+0x2254>
  401e5c:	nop
  401e60:	ldp	x29, x30, [sp], #32
  401e64:	ret
  401e68:	stp	x29, x30, [sp, #-32]!
  401e6c:	mov	x29, sp
  401e70:	str	x0, [sp, #24]
  401e74:	str	w1, [sp, #20]
  401e78:	ldr	w0, [sp, #20]
  401e7c:	cmp	w0, #0x0
  401e80:	b.lt	401ea0 <printf@plt+0xd00>  // b.tstop
  401e84:	ldr	x0, [sp, #24]
  401e88:	ldr	w0, [x0, #8]
  401e8c:	ldr	w1, [sp, #20]
  401e90:	cmp	w1, w0
  401e94:	b.ge	401ea0 <printf@plt+0xd00>  // b.tcont
  401e98:	mov	w0, #0x1                   	// #1
  401e9c:	b	401ea4 <printf@plt+0xd04>
  401ea0:	mov	w0, #0x0                   	// #0
  401ea4:	mov	w3, w0
  401ea8:	adrp	x0, 405000 <printf@plt+0x3e60>
  401eac:	add	x2, x0, #0x8b8
  401eb0:	mov	w1, #0x62                  	// #98
  401eb4:	mov	w0, w3
  401eb8:	bl	401e30 <printf@plt+0xc90>
  401ebc:	ldr	x0, [sp, #24]
  401ec0:	ldr	x1, [x0]
  401ec4:	ldrsw	x0, [sp, #20]
  401ec8:	add	x0, x1, x0
  401ecc:	ldp	x29, x30, [sp], #32
  401ed0:	ret
  401ed4:	sub	sp, sp, #0x10
  401ed8:	str	x0, [sp, #8]
  401edc:	ldr	x0, [sp, #8]
  401ee0:	ldr	w0, [x0, #8]
  401ee4:	add	sp, sp, #0x10
  401ee8:	ret
  401eec:	sub	sp, sp, #0x10
  401ef0:	str	x0, [sp, #8]
  401ef4:	ldr	x0, [sp, #8]
  401ef8:	ldr	x0, [x0]
  401efc:	add	sp, sp, #0x10
  401f00:	ret
  401f04:	stp	x29, x30, [sp, #-32]!
  401f08:	mov	x29, sp
  401f0c:	str	x0, [sp, #24]
  401f10:	strb	w1, [sp, #23]
  401f14:	ldr	x0, [sp, #24]
  401f18:	ldr	w1, [x0, #8]
  401f1c:	ldr	x0, [sp, #24]
  401f20:	ldr	w0, [x0, #12]
  401f24:	cmp	w1, w0
  401f28:	b.lt	401f34 <printf@plt+0xd94>  // b.tstop
  401f2c:	ldr	x0, [sp, #24]
  401f30:	bl	404c68 <printf@plt+0x3ac8>
  401f34:	ldr	x0, [sp, #24]
  401f38:	ldr	x1, [x0]
  401f3c:	ldr	x0, [sp, #24]
  401f40:	ldr	w0, [x0, #8]
  401f44:	add	w3, w0, #0x1
  401f48:	ldr	x2, [sp, #24]
  401f4c:	str	w3, [x2, #8]
  401f50:	sxtw	x0, w0
  401f54:	add	x0, x1, x0
  401f58:	ldrb	w1, [sp, #23]
  401f5c:	strb	w1, [x0]
  401f60:	ldr	x0, [sp, #24]
  401f64:	ldp	x29, x30, [sp], #32
  401f68:	ret
  401f6c:	sub	sp, sp, #0x10
  401f70:	str	x0, [sp, #8]
  401f74:	strb	w1, [sp, #7]
  401f78:	ldrb	w0, [sp, #7]
  401f7c:	ldr	x1, [sp, #8]
  401f80:	sxtw	x0, w0
  401f84:	ldrb	w0, [x1, x0]
  401f88:	add	sp, sp, #0x10
  401f8c:	ret
  401f90:	sub	sp, sp, #0x30
  401f94:	str	x0, [sp, #24]
  401f98:	str	x1, [sp, #16]
  401f9c:	str	x2, [sp, #8]
  401fa0:	ldr	x0, [sp, #8]
  401fa4:	add	x0, x0, #0x8
  401fa8:	str	x0, [sp, #40]
  401fac:	ldr	x0, [sp, #8]
  401fb0:	add	x0, x0, #0xc
  401fb4:	str	x0, [sp, #32]
  401fb8:	ldr	x0, [sp, #8]
  401fbc:	str	wzr, [x0, #16]
  401fc0:	ldr	x0, [sp, #8]
  401fc4:	str	wzr, [x0, #20]
  401fc8:	ldr	x0, [sp, #8]
  401fcc:	str	wzr, [x0, #24]
  401fd0:	ldr	x0, [sp, #40]
  401fd4:	str	wzr, [x0]
  401fd8:	ldr	x0, [sp, #32]
  401fdc:	str	wzr, [x0]
  401fe0:	ldr	x0, [sp, #24]
  401fe4:	ldrb	w0, [x0]
  401fe8:	cmp	w0, #0x0
  401fec:	b.eq	402f74 <printf@plt+0x1dd4>  // b.none
  401ff0:	ldr	x0, [sp, #24]
  401ff4:	add	x0, x0, #0x1
  401ff8:	ldrb	w0, [x0]
  401ffc:	cmp	w0, #0x0
  402000:	b.eq	402018 <printf@plt+0xe78>  // b.none
  402004:	ldr	x0, [sp, #24]
  402008:	add	x0, x0, #0x2
  40200c:	ldrb	w0, [x0]
  402010:	cmp	w0, #0x0
  402014:	b.ne	402f74 <printf@plt+0x1dd4>  // b.any
  402018:	ldr	x0, [sp, #24]
  40201c:	ldrb	w0, [x0]
  402020:	lsl	w0, w0, #8
  402024:	ldr	x1, [sp, #24]
  402028:	add	x1, x1, #0x1
  40202c:	ldrb	w1, [x1]
  402030:	orr	w0, w0, w1
  402034:	mov	w1, #0x7e3d                	// #32317
  402038:	cmp	w0, w1
  40203c:	b.eq	403368 <printf@plt+0x21c8>  // b.none
  402040:	mov	w1, #0x7e3d                	// #32317
  402044:	cmp	w0, w1
  402048:	b.gt	402f78 <printf@plt+0x1dd8>
  40204c:	mov	w1, #0x7e00                	// #32256
  402050:	cmp	w0, w1
  402054:	b.eq	403218 <printf@plt+0x2078>  // b.none
  402058:	mov	w1, #0x7e00                	// #32256
  40205c:	cmp	w0, w1
  402060:	b.gt	402f78 <printf@plt+0x1dd8>
  402064:	mov	w1, #0x7d00                	// #32000
  402068:	cmp	w0, w1
  40206c:	b.eq	4030e0 <printf@plt+0x1f40>  // b.none
  402070:	mov	w1, #0x7d00                	// #32000
  402074:	cmp	w0, w1
  402078:	b.gt	402f78 <printf@plt+0x1dd8>
  40207c:	mov	w1, #0x7c00                	// #31744
  402080:	cmp	w0, w1
  402084:	b.eq	4032a0 <printf@plt+0x2100>  // b.none
  402088:	mov	w1, #0x7c00                	// #31744
  40208c:	cmp	w0, w1
  402090:	b.gt	402f78 <printf@plt+0x1dd8>
  402094:	mov	w1, #0x7b00                	// #31488
  402098:	cmp	w0, w1
  40209c:	b.eq	4030e0 <printf@plt+0x1f40>  // b.none
  4020a0:	mov	w1, #0x7b00                	// #31488
  4020a4:	cmp	w0, w1
  4020a8:	b.gt	402f78 <printf@plt+0x1dd8>
  4020ac:	mov	w1, #0x7a00                	// #31232
  4020b0:	cmp	w0, w1
  4020b4:	b.eq	40300c <printf@plt+0x1e6c>  // b.none
  4020b8:	mov	w1, #0x7a00                	// #31232
  4020bc:	cmp	w0, w1
  4020c0:	b.gt	402f78 <printf@plt+0x1dd8>
  4020c4:	mov	w1, #0x7900                	// #30976
  4020c8:	cmp	w0, w1
  4020cc:	b.eq	40305c <printf@plt+0x1ebc>  // b.none
  4020d0:	mov	w1, #0x7900                	// #30976
  4020d4:	cmp	w0, w1
  4020d8:	b.gt	402f78 <printf@plt+0x1dd8>
  4020dc:	mov	w1, #0x7800                	// #30720
  4020e0:	cmp	w0, w1
  4020e4:	b.eq	40300c <printf@plt+0x1e6c>  // b.none
  4020e8:	mov	w1, #0x7800                	// #30720
  4020ec:	cmp	w0, w1
  4020f0:	b.gt	402f78 <printf@plt+0x1dd8>
  4020f4:	mov	w1, #0x7700                	// #30464
  4020f8:	cmp	w0, w1
  4020fc:	b.eq	40300c <printf@plt+0x1e6c>  // b.none
  402100:	mov	w1, #0x7700                	// #30464
  402104:	cmp	w0, w1
  402108:	b.gt	402f78 <printf@plt+0x1dd8>
  40210c:	mov	w1, #0x7600                	// #30208
  402110:	cmp	w0, w1
  402114:	b.eq	40300c <printf@plt+0x1e6c>  // b.none
  402118:	mov	w1, #0x7600                	// #30208
  40211c:	cmp	w0, w1
  402120:	b.gt	402f78 <printf@plt+0x1dd8>
  402124:	mov	w1, #0x756c                	// #30060
  402128:	cmp	w0, w1
  40212c:	b.eq	4032b4 <printf@plt+0x2114>  // b.none
  402130:	mov	w1, #0x756c                	// #30060
  402134:	cmp	w0, w1
  402138:	b.gt	402f78 <printf@plt+0x1dd8>
  40213c:	mov	w1, #0x7561                	// #30049
  402140:	cmp	w0, w1
  402144:	b.eq	403368 <printf@plt+0x21c8>  // b.none
  402148:	mov	w1, #0x7561                	// #30049
  40214c:	cmp	w0, w1
  402150:	b.gt	402f78 <printf@plt+0x1dd8>
  402154:	mov	w1, #0x7500                	// #29952
  402158:	cmp	w0, w1
  40215c:	b.eq	40300c <printf@plt+0x1e6c>  // b.none
  402160:	mov	w1, #0x7500                	// #29952
  402164:	cmp	w0, w1
  402168:	b.gt	402f78 <printf@plt+0x1dd8>
  40216c:	mov	w1, #0x7473                	// #29811
  402170:	cmp	w0, w1
  402174:	b.eq	4031cc <printf@plt+0x202c>  // b.none
  402178:	mov	w1, #0x7473                	// #29811
  40217c:	cmp	w0, w1
  402180:	b.gt	402f78 <printf@plt+0x1dd8>
  402184:	mov	w1, #0x7400                	// #29696
  402188:	cmp	w0, w1
  40218c:	b.eq	403048 <printf@plt+0x1ea8>  // b.none
  402190:	mov	w1, #0x7400                	// #29696
  402194:	cmp	w0, w1
  402198:	b.gt	402f78 <printf@plt+0x1dd8>
  40219c:	mov	w1, #0x7372                	// #29554
  4021a0:	cmp	w0, w1
  4021a4:	b.eq	403310 <printf@plt+0x2170>  // b.none
  4021a8:	mov	w1, #0x7372                	// #29554
  4021ac:	cmp	w0, w1
  4021b0:	b.gt	402f78 <printf@plt+0x1dd8>
  4021b4:	mov	w1, #0x7371                	// #29553
  4021b8:	cmp	w0, w1
  4021bc:	b.gt	402f78 <printf@plt+0x1dd8>
  4021c0:	mov	w1, #0x7370                	// #29552
  4021c4:	cmp	w0, w1
  4021c8:	b.ge	403368 <printf@plt+0x21c8>  // b.tcont
  4021cc:	mov	w1, #0x736c                	// #29548
  4021d0:	cmp	w0, w1
  4021d4:	b.eq	403368 <printf@plt+0x21c8>  // b.none
  4021d8:	mov	w1, #0x736c                	// #29548
  4021dc:	cmp	w0, w1
  4021e0:	b.gt	402f78 <printf@plt+0x1dd8>
  4021e4:	mov	w1, #0x7363                	// #29539
  4021e8:	cmp	w0, w1
  4021ec:	b.gt	402f78 <printf@plt+0x1dd8>
  4021f0:	mov	w1, #0x7362                	// #29538
  4021f4:	cmp	w0, w1
  4021f8:	b.ge	403368 <printf@plt+0x21c8>  // b.tcont
  4021fc:	mov	w1, #0x7300                	// #29440
  402200:	cmp	w0, w1
  402204:	b.eq	40300c <printf@plt+0x1e6c>  // b.none
  402208:	mov	w1, #0x7300                	// #29440
  40220c:	cmp	w0, w1
  402210:	b.gt	402f78 <printf@plt+0x1dd8>
  402214:	mov	w1, #0x7275                	// #29301
  402218:	cmp	w0, w1
  40221c:	b.eq	4033d4 <printf@plt+0x2234>  // b.none
  402220:	mov	w1, #0x7275                	// #29301
  402224:	cmp	w0, w1
  402228:	b.gt	402f78 <printf@plt+0x1dd8>
  40222c:	mov	w1, #0x7274                	// #29300
  402230:	cmp	w0, w1
  402234:	b.eq	40337c <printf@plt+0x21dc>  // b.none
  402238:	mov	w1, #0x7274                	// #29300
  40223c:	cmp	w0, w1
  402240:	b.gt	402f78 <printf@plt+0x1dd8>
  402244:	mov	w1, #0x726e                	// #29294
  402248:	cmp	w0, w1
  40224c:	b.eq	4032dc <printf@plt+0x213c>  // b.none
  402250:	mov	w1, #0x726e                	// #29294
  402254:	cmp	w0, w1
  402258:	b.gt	402f78 <printf@plt+0x1dd8>
  40225c:	mov	w1, #0x726b                	// #29291
  402260:	cmp	w0, w1
  402264:	b.eq	40337c <printf@plt+0x21dc>  // b.none
  402268:	mov	w1, #0x726b                	// #29291
  40226c:	cmp	w0, w1
  402270:	b.gt	402f78 <printf@plt+0x1dd8>
  402274:	mov	w1, #0x7268                	// #29288
  402278:	cmp	w0, w1
  40227c:	b.gt	402f78 <printf@plt+0x1dd8>
  402280:	mov	w1, #0x7267                	// #29287
  402284:	cmp	w0, w1
  402288:	b.ge	403368 <printf@plt+0x21c8>  // b.tcont
  40228c:	mov	w1, #0x7266                	// #29286
  402290:	cmp	w0, w1
  402294:	b.eq	40337c <printf@plt+0x21dc>  // b.none
  402298:	mov	w1, #0x7266                	// #29286
  40229c:	cmp	w0, w1
  4022a0:	b.gt	402f78 <printf@plt+0x1dd8>
  4022a4:	mov	w1, #0x7263                	// #29283
  4022a8:	cmp	w0, w1
  4022ac:	b.gt	402f78 <printf@plt+0x1dd8>
  4022b0:	mov	w1, #0x7262                	// #29282
  4022b4:	cmp	w0, w1
  4022b8:	b.ge	40337c <printf@plt+0x21dc>  // b.tcont
  4022bc:	mov	w1, #0x7200                	// #29184
  4022c0:	cmp	w0, w1
  4022c4:	b.eq	40300c <printf@plt+0x1e6c>  // b.none
  4022c8:	mov	w1, #0x7200                	// #29184
  4022cc:	cmp	w0, w1
  4022d0:	b.gt	402f78 <printf@plt+0x1dd8>
  4022d4:	mov	w1, #0x7100                	// #28928
  4022d8:	cmp	w0, w1
  4022dc:	b.eq	40305c <printf@plt+0x1ebc>  // b.none
  4022e0:	mov	w1, #0x7100                	// #28928
  4022e4:	cmp	w0, w1
  4022e8:	b.gt	402f78 <printf@plt+0x1dd8>
  4022ec:	mov	w1, #0x7074                	// #28788
  4022f0:	cmp	w0, w1
  4022f4:	b.gt	402f78 <printf@plt+0x1dd8>
  4022f8:	mov	w1, #0x7064                	// #28772
  4022fc:	cmp	w0, w1
  402300:	b.ge	402e20 <printf@plt+0x1c80>  // b.tcont
  402304:	cmp	w0, #0x7, lsl #12
  402308:	b.eq	40305c <printf@plt+0x1ebc>  // b.none
  40230c:	cmp	w0, #0x7, lsl #12
  402310:	b.gt	402f78 <printf@plt+0x1dd8>
  402314:	mov	w1, #0x6f72                	// #28530
  402318:	cmp	w0, w1
  40231c:	b.eq	403368 <printf@plt+0x21c8>  // b.none
  402320:	mov	w1, #0x6f72                	// #28530
  402324:	cmp	w0, w1
  402328:	b.gt	402f78 <printf@plt+0x1dd8>
  40232c:	mov	w1, #0x6f00                	// #28416
  402330:	cmp	w0, w1
  402334:	b.eq	40300c <printf@plt+0x1e6c>  // b.none
  402338:	mov	w1, #0x6f00                	// #28416
  40233c:	cmp	w0, w1
  402340:	b.gt	402f78 <printf@plt+0x1dd8>
  402344:	mov	w1, #0x6e6f                	// #28271
  402348:	cmp	w0, w1
  40234c:	b.eq	403368 <printf@plt+0x21c8>  // b.none
  402350:	mov	w1, #0x6e6f                	// #28271
  402354:	cmp	w0, w1
  402358:	b.gt	402f78 <printf@plt+0x1dd8>
  40235c:	mov	w1, #0x6e00                	// #28160
  402360:	cmp	w0, w1
  402364:	b.eq	40300c <printf@plt+0x1e6c>  // b.none
  402368:	mov	w1, #0x6e00                	// #28160
  40236c:	cmp	w0, w1
  402370:	b.gt	402f78 <printf@plt+0x1dd8>
  402374:	mov	w1, #0x6d75                	// #28021
  402378:	cmp	w0, w1
  40237c:	b.eq	403368 <printf@plt+0x21c8>  // b.none
  402380:	mov	w1, #0x6d75                	// #28021
  402384:	cmp	w0, w1
  402388:	b.gt	402f78 <printf@plt+0x1dd8>
  40238c:	mov	w1, #0x6d6f                	// #28015
  402390:	cmp	w0, w1
  402394:	b.eq	403368 <printf@plt+0x21c8>  // b.none
  402398:	mov	w1, #0x6d6f                	// #28015
  40239c:	cmp	w0, w1
  4023a0:	b.gt	402f78 <printf@plt+0x1dd8>
  4023a4:	mov	w1, #0x6d69                	// #28009
  4023a8:	cmp	w0, w1
  4023ac:	b.eq	403240 <printf@plt+0x20a0>  // b.none
  4023b0:	mov	w1, #0x6d69                	// #28009
  4023b4:	cmp	w0, w1
  4023b8:	b.gt	402f78 <printf@plt+0x1dd8>
  4023bc:	mov	w1, #0x6d00                	// #27904
  4023c0:	cmp	w0, w1
  4023c4:	b.eq	40300c <printf@plt+0x1e6c>  // b.none
  4023c8:	mov	w1, #0x6d00                	// #27904
  4023cc:	cmp	w0, w1
  4023d0:	b.gt	402f78 <printf@plt+0x1dd8>
  4023d4:	mov	w1, #0x6c74                	// #27764
  4023d8:	cmp	w0, w1
  4023dc:	b.gt	402f78 <printf@plt+0x1dd8>
  4023e0:	mov	w1, #0x6c62                	// #27746
  4023e4:	cmp	w0, w1
  4023e8:	b.ge	402e58 <printf@plt+0x1cb8>  // b.tcont
  4023ec:	mov	w1, #0x6c00                	// #27648
  4023f0:	cmp	w0, w1
  4023f4:	b.eq	403034 <printf@plt+0x1e94>  // b.none
  4023f8:	mov	w1, #0x6c00                	// #27648
  4023fc:	cmp	w0, w1
  402400:	b.gt	402f78 <printf@plt+0x1dd8>
  402404:	mov	w1, #0x6b00                	// #27392
  402408:	cmp	w0, w1
  40240c:	b.eq	403034 <printf@plt+0x1e94>  // b.none
  402410:	mov	w1, #0x6b00                	// #27392
  402414:	cmp	w0, w1
  402418:	b.gt	402f78 <printf@plt+0x1dd8>
  40241c:	mov	w1, #0x6a00                	// #27136
  402420:	cmp	w0, w1
  402424:	b.eq	403080 <printf@plt+0x1ee0>  // b.none
  402428:	mov	w1, #0x6a00                	// #27136
  40242c:	cmp	w0, w1
  402430:	b.gt	402f78 <printf@plt+0x1dd8>
  402434:	mov	w1, #0x6973                	// #26995
  402438:	cmp	w0, w1
  40243c:	b.eq	403104 <printf@plt+0x1f64>  // b.none
  402440:	mov	w1, #0x6973                	// #26995
  402444:	cmp	w0, w1
  402448:	b.gt	402f78 <printf@plt+0x1dd8>
  40244c:	mov	w1, #0x6970                	// #26992
  402450:	cmp	w0, w1
  402454:	b.eq	403368 <printf@plt+0x21c8>  // b.none
  402458:	mov	w1, #0x6970                	// #26992
  40245c:	cmp	w0, w1
  402460:	b.gt	402f78 <printf@plt+0x1dd8>
  402464:	mov	w1, #0x6966                	// #26982
  402468:	cmp	w0, w1
  40246c:	b.eq	403368 <printf@plt+0x21c8>  // b.none
  402470:	mov	w1, #0x6966                	// #26982
  402474:	cmp	w0, w1
  402478:	b.gt	402f78 <printf@plt+0x1dd8>
  40247c:	mov	w1, #0x6962                	// #26978
  402480:	cmp	w0, w1
  402484:	b.eq	403368 <printf@plt+0x21c8>  // b.none
  402488:	mov	w1, #0x6962                	// #26978
  40248c:	cmp	w0, w1
  402490:	b.gt	402f78 <printf@plt+0x1dd8>
  402494:	mov	w1, #0x6900                	// #26880
  402498:	cmp	w0, w1
  40249c:	b.eq	403020 <printf@plt+0x1e80>  // b.none
  4024a0:	mov	w1, #0x6900                	// #26880
  4024a4:	cmp	w0, w1
  4024a8:	b.gt	402f78 <printf@plt+0x1dd8>
  4024ac:	mov	w1, #0x6879                	// #26745
  4024b0:	cmp	w0, w1
  4024b4:	b.eq	403240 <printf@plt+0x20a0>  // b.none
  4024b8:	mov	w1, #0x6879                	// #26745
  4024bc:	cmp	w0, w1
  4024c0:	b.gt	402f78 <printf@plt+0x1dd8>
  4024c4:	mov	w1, #0x6800                	// #26624
  4024c8:	cmp	w0, w1
  4024cc:	b.eq	403034 <printf@plt+0x1e94>  // b.none
  4024d0:	mov	w1, #0x6800                	// #26624
  4024d4:	cmp	w0, w1
  4024d8:	b.gt	402f78 <printf@plt+0x1dd8>
  4024dc:	mov	w1, #0x6772                	// #26482
  4024e0:	cmp	w0, w1
  4024e4:	b.eq	403368 <printf@plt+0x21c8>  // b.none
  4024e8:	mov	w1, #0x6772                	// #26482
  4024ec:	cmp	w0, w1
  4024f0:	b.gt	402f78 <printf@plt+0x1dd8>
  4024f4:	mov	w1, #0x6761                	// #26465
  4024f8:	cmp	w0, w1
  4024fc:	b.eq	403218 <printf@plt+0x2078>  // b.none
  402500:	mov	w1, #0x6761                	// #26465
  402504:	cmp	w0, w1
  402508:	b.gt	402f78 <printf@plt+0x1dd8>
  40250c:	mov	w1, #0x6700                	// #26368
  402510:	cmp	w0, w1
  402514:	b.eq	40305c <printf@plt+0x1ebc>  // b.none
  402518:	mov	w1, #0x6700                	// #26368
  40251c:	cmp	w0, w1
  402520:	b.gt	402f78 <printf@plt+0x1dd8>
  402524:	mov	w1, #0x666d                	// #26221
  402528:	cmp	w0, w1
  40252c:	b.eq	403368 <printf@plt+0x21c8>  // b.none
  402530:	mov	w1, #0x666d                	// #26221
  402534:	cmp	w0, w1
  402538:	b.gt	402f78 <printf@plt+0x1dd8>
  40253c:	mov	w1, #0x666c                	// #26220
  402540:	cmp	w0, w1
  402544:	b.eq	403034 <printf@plt+0x1e94>  // b.none
  402548:	mov	w1, #0x666c                	// #26220
  40254c:	cmp	w0, w1
  402550:	b.gt	402f78 <printf@plt+0x1dd8>
  402554:	mov	w1, #0x6669                	// #26217
  402558:	cmp	w0, w1
  40255c:	b.eq	403034 <printf@plt+0x1e94>  // b.none
  402560:	mov	w1, #0x6669                	// #26217
  402564:	cmp	w0, w1
  402568:	b.gt	402f78 <printf@plt+0x1dd8>
  40256c:	mov	w1, #0x6666                	// #26214
  402570:	cmp	w0, w1
  402574:	b.eq	403034 <printf@plt+0x1e94>  // b.none
  402578:	mov	w1, #0x6666                	// #26214
  40257c:	cmp	w0, w1
  402580:	b.gt	402f78 <printf@plt+0x1dd8>
  402584:	mov	w1, #0x6600                	// #26112
  402588:	cmp	w0, w1
  40258c:	b.eq	402fd8 <printf@plt+0x1e38>  // b.none
  402590:	mov	w1, #0x6600                	// #26112
  402594:	cmp	w0, w1
  402598:	b.gt	402f78 <printf@plt+0x1dd8>
  40259c:	mov	w1, #0x6573                	// #25971
  4025a0:	cmp	w0, w1
  4025a4:	b.eq	403368 <printf@plt+0x21c8>  // b.none
  4025a8:	mov	w1, #0x6573                	// #25971
  4025ac:	cmp	w0, w1
  4025b0:	b.gt	402f78 <printf@plt+0x1dd8>
  4025b4:	mov	w1, #0x6571                	// #25969
  4025b8:	cmp	w0, w1
  4025bc:	b.eq	40328c <printf@plt+0x20ec>  // b.none
  4025c0:	mov	w1, #0x6571                	// #25969
  4025c4:	cmp	w0, w1
  4025c8:	b.gt	402f78 <printf@plt+0x1dd8>
  4025cc:	mov	w1, #0x656d                	// #25965
  4025d0:	cmp	w0, w1
  4025d4:	b.eq	403240 <printf@plt+0x20a0>  // b.none
  4025d8:	mov	w1, #0x656d                	// #25965
  4025dc:	cmp	w0, w1
  4025e0:	b.gt	402f78 <printf@plt+0x1dd8>
  4025e4:	mov	w1, #0x6500                	// #25856
  4025e8:	cmp	w0, w1
  4025ec:	b.eq	40300c <printf@plt+0x1e6c>  // b.none
  4025f0:	mov	w1, #0x6500                	// #25856
  4025f4:	cmp	w0, w1
  4025f8:	b.gt	402f78 <printf@plt+0x1dd8>
  4025fc:	mov	w1, #0x6469                	// #25705
  402600:	cmp	w0, w1
  402604:	b.gt	402f78 <printf@plt+0x1dd8>
  402608:	mov	w1, #0x6461                	// #25697
  40260c:	cmp	w0, w1
  402610:	b.ge	402ea8 <printf@plt+0x1d08>  // b.tcont
  402614:	mov	w1, #0x6400                	// #25600
  402618:	cmp	w0, w1
  40261c:	b.eq	403034 <printf@plt+0x1e94>  // b.none
  402620:	mov	w1, #0x6400                	// #25600
  402624:	cmp	w0, w1
  402628:	b.gt	402f78 <printf@plt+0x1dd8>
  40262c:	mov	w1, #0x6375                	// #25461
  402630:	cmp	w0, w1
  402634:	b.gt	402f78 <printf@plt+0x1dd8>
  402638:	mov	w1, #0x6361                	// #25441
  40263c:	cmp	w0, w1
  402640:	b.ge	402edc <printf@plt+0x1d3c>  // b.tcont
  402644:	mov	w1, #0x6300                	// #25344
  402648:	cmp	w0, w1
  40264c:	b.eq	40300c <printf@plt+0x1e6c>  // b.none
  402650:	mov	w1, #0x6300                	// #25344
  402654:	cmp	w0, w1
  402658:	b.gt	402f78 <printf@plt+0x1dd8>
  40265c:	mov	w1, #0x6276                	// #25206
  402660:	cmp	w0, w1
  402664:	b.eq	40337c <printf@plt+0x21dc>  // b.none
  402668:	mov	w1, #0x6276                	// #25206
  40266c:	cmp	w0, w1
  402670:	b.gt	402f78 <printf@plt+0x1dd8>
  402674:	mov	w1, #0x6275                	// #25205
  402678:	cmp	w0, w1
  40267c:	b.eq	403368 <printf@plt+0x21c8>  // b.none
  402680:	mov	w1, #0x6275                	// #25205
  402684:	cmp	w0, w1
  402688:	b.gt	402f78 <printf@plt+0x1dd8>
  40268c:	mov	w1, #0x6272                	// #25202
  402690:	cmp	w0, w1
  402694:	b.eq	403368 <printf@plt+0x21c8>  // b.none
  402698:	mov	w1, #0x6272                	// #25202
  40269c:	cmp	w0, w1
  4026a0:	b.gt	402f78 <printf@plt+0x1dd8>
  4026a4:	mov	w1, #0x6200                	// #25088
  4026a8:	cmp	w0, w1
  4026ac:	b.eq	403034 <printf@plt+0x1e94>  // b.none
  4026b0:	mov	w1, #0x6200                	// #25088
  4026b4:	cmp	w0, w1
  4026b8:	b.gt	402f78 <printf@plt+0x1dd8>
  4026bc:	mov	w1, #0x6170                	// #24944
  4026c0:	cmp	w0, w1
  4026c4:	b.eq	403368 <printf@plt+0x21c8>  // b.none
  4026c8:	mov	w1, #0x6170                	// #24944
  4026cc:	cmp	w0, w1
  4026d0:	b.gt	402f78 <printf@plt+0x1dd8>
  4026d4:	mov	w1, #0x6161                	// #24929
  4026d8:	cmp	w0, w1
  4026dc:	b.eq	403218 <printf@plt+0x2078>  // b.none
  4026e0:	mov	w1, #0x6161                	// #24929
  4026e4:	cmp	w0, w1
  4026e8:	b.gt	402f78 <printf@plt+0x1dd8>
  4026ec:	mov	w1, #0x6100                	// #24832
  4026f0:	cmp	w0, w1
  4026f4:	b.eq	40300c <printf@plt+0x1e6c>  // b.none
  4026f8:	mov	w1, #0x6100                	// #24832
  4026fc:	cmp	w0, w1
  402700:	b.gt	402f78 <printf@plt+0x1dd8>
  402704:	cmp	w0, #0x6, lsl #12
  402708:	b.eq	403204 <printf@plt+0x2064>  // b.none
  40270c:	cmp	w0, #0x6, lsl #12
  402710:	b.gt	402f78 <printf@plt+0x1dd8>
  402714:	mov	w1, #0x5f00                	// #24320
  402718:	cmp	w0, w1
  40271c:	b.eq	4032b4 <printf@plt+0x2114>  // b.none
  402720:	mov	w1, #0x5f00                	// #24320
  402724:	cmp	w0, w1
  402728:	b.gt	402f78 <printf@plt+0x1dd8>
  40272c:	mov	w1, #0x5e00                	// #24064
  402730:	cmp	w0, w1
  402734:	b.eq	403218 <printf@plt+0x2078>  // b.none
  402738:	mov	w1, #0x5e00                	// #24064
  40273c:	cmp	w0, w1
  402740:	b.gt	402f78 <printf@plt+0x1dd8>
  402744:	mov	w1, #0x5d00                	// #23808
  402748:	cmp	w0, w1
  40274c:	b.eq	4030e0 <printf@plt+0x1f40>  // b.none
  402750:	mov	w1, #0x5d00                	// #23808
  402754:	cmp	w0, w1
  402758:	b.gt	402f78 <printf@plt+0x1dd8>
  40275c:	mov	w1, #0x5c7c                	// #23676
  402760:	cmp	w0, w1
  402764:	b.eq	4033dc <printf@plt+0x223c>  // b.none
  402768:	mov	w1, #0x5c7c                	// #23676
  40276c:	cmp	w0, w1
  402770:	b.gt	402f78 <printf@plt+0x1dd8>
  402774:	mov	w1, #0x5c5f                	// #23647
  402778:	cmp	w0, w1
  40277c:	b.eq	4032b4 <printf@plt+0x2114>  // b.none
  402780:	mov	w1, #0x5c5f                	// #23647
  402784:	cmp	w0, w1
  402788:	b.gt	402f78 <printf@plt+0x1dd8>
  40278c:	mov	w1, #0x5c5e                	// #23646
  402790:	cmp	w0, w1
  402794:	b.eq	4033dc <printf@plt+0x223c>  // b.none
  402798:	mov	w1, #0x5c5e                	// #23646
  40279c:	cmp	w0, w1
  4027a0:	b.gt	402f78 <printf@plt+0x1dd8>
  4027a4:	mov	w1, #0x5c26                	// #23590
  4027a8:	cmp	w0, w1
  4027ac:	b.eq	4033dc <printf@plt+0x223c>  // b.none
  4027b0:	mov	w1, #0x5c26                	// #23590
  4027b4:	cmp	w0, w1
  4027b8:	b.gt	402f78 <printf@plt+0x1dd8>
  4027bc:	mov	w1, #0x5c00                	// #23552
  4027c0:	cmp	w0, w1
  4027c4:	b.eq	4032a0 <printf@plt+0x2100>  // b.none
  4027c8:	mov	w1, #0x5c00                	// #23552
  4027cc:	cmp	w0, w1
  4027d0:	b.gt	402f78 <printf@plt+0x1dd8>
  4027d4:	mov	w1, #0x5b00                	// #23296
  4027d8:	cmp	w0, w1
  4027dc:	b.eq	4030e0 <printf@plt+0x1f40>  // b.none
  4027e0:	mov	w1, #0x5b00                	// #23296
  4027e4:	cmp	w0, w1
  4027e8:	b.gt	402f78 <printf@plt+0x1dd8>
  4027ec:	mov	w1, #0x5a00                	// #23040
  4027f0:	cmp	w0, w1
  4027f4:	b.eq	4030a4 <printf@plt+0x1f04>  // b.none
  4027f8:	mov	w1, #0x5a00                	// #23040
  4027fc:	cmp	w0, w1
  402800:	b.gt	402f78 <printf@plt+0x1dd8>
  402804:	mov	w1, #0x5900                	// #22784
  402808:	cmp	w0, w1
  40280c:	b.eq	4030a4 <printf@plt+0x1f04>  // b.none
  402810:	mov	w1, #0x5900                	// #22784
  402814:	cmp	w0, w1
  402818:	b.gt	402f78 <printf@plt+0x1dd8>
  40281c:	mov	w1, #0x5800                	// #22528
  402820:	cmp	w0, w1
  402824:	b.eq	4030a4 <printf@plt+0x1f04>  // b.none
  402828:	mov	w1, #0x5800                	// #22528
  40282c:	cmp	w0, w1
  402830:	b.gt	402f78 <printf@plt+0x1dd8>
  402834:	mov	w1, #0x5700                	// #22272
  402838:	cmp	w0, w1
  40283c:	b.eq	4030a4 <printf@plt+0x1f04>  // b.none
  402840:	mov	w1, #0x5700                	// #22272
  402844:	cmp	w0, w1
  402848:	b.gt	402f78 <printf@plt+0x1dd8>
  40284c:	mov	w1, #0x5600                	// #22016
  402850:	cmp	w0, w1
  402854:	b.eq	4030a4 <printf@plt+0x1f04>  // b.none
  402858:	mov	w1, #0x5600                	// #22016
  40285c:	cmp	w0, w1
  402860:	b.gt	402f78 <printf@plt+0x1dd8>
  402864:	mov	w1, #0x5500                	// #21760
  402868:	cmp	w0, w1
  40286c:	b.eq	4030a4 <printf@plt+0x1f04>  // b.none
  402870:	mov	w1, #0x5500                	// #21760
  402874:	cmp	w0, w1
  402878:	b.gt	402f78 <printf@plt+0x1dd8>
  40287c:	mov	w1, #0x5400                	// #21504
  402880:	cmp	w0, w1
  402884:	b.eq	4030a4 <printf@plt+0x1f04>  // b.none
  402888:	mov	w1, #0x5400                	// #21504
  40288c:	cmp	w0, w1
  402890:	b.gt	402f78 <printf@plt+0x1dd8>
  402894:	mov	w1, #0x5300                	// #21248
  402898:	cmp	w0, w1
  40289c:	b.eq	4030a4 <printf@plt+0x1f04>  // b.none
  4028a0:	mov	w1, #0x5300                	// #21248
  4028a4:	cmp	w0, w1
  4028a8:	b.gt	402f78 <printf@plt+0x1dd8>
  4028ac:	mov	w1, #0x5200                	// #20992
  4028b0:	cmp	w0, w1
  4028b4:	b.eq	4030a4 <printf@plt+0x1f04>  // b.none
  4028b8:	mov	w1, #0x5200                	// #20992
  4028bc:	cmp	w0, w1
  4028c0:	b.gt	402f78 <printf@plt+0x1dd8>
  4028c4:	mov	w1, #0x5100                	// #20736
  4028c8:	cmp	w0, w1
  4028cc:	b.eq	4030a4 <printf@plt+0x1f04>  // b.none
  4028d0:	mov	w1, #0x5100                	// #20736
  4028d4:	cmp	w0, w1
  4028d8:	b.gt	402f78 <printf@plt+0x1dd8>
  4028dc:	cmp	w0, #0x5, lsl #12
  4028e0:	b.eq	4030a4 <printf@plt+0x1f04>  // b.none
  4028e4:	cmp	w0, #0x5, lsl #12
  4028e8:	b.gt	402f78 <printf@plt+0x1dd8>
  4028ec:	mov	w1, #0x4f00                	// #20224
  4028f0:	cmp	w0, w1
  4028f4:	b.eq	4030a4 <printf@plt+0x1f04>  // b.none
  4028f8:	mov	w1, #0x4f00                	// #20224
  4028fc:	cmp	w0, w1
  402900:	b.gt	402f78 <printf@plt+0x1dd8>
  402904:	mov	w1, #0x4e00                	// #19968
  402908:	cmp	w0, w1
  40290c:	b.eq	4030a4 <printf@plt+0x1f04>  // b.none
  402910:	mov	w1, #0x4e00                	// #19968
  402914:	cmp	w0, w1
  402918:	b.gt	402f78 <printf@plt+0x1dd8>
  40291c:	mov	w1, #0x4d00                	// #19712
  402920:	cmp	w0, w1
  402924:	b.eq	4030a4 <printf@plt+0x1f04>  // b.none
  402928:	mov	w1, #0x4d00                	// #19712
  40292c:	cmp	w0, w1
  402930:	b.gt	402f78 <printf@plt+0x1dd8>
  402934:	mov	w1, #0x4c00                	// #19456
  402938:	cmp	w0, w1
  40293c:	b.eq	4030a4 <printf@plt+0x1f04>  // b.none
  402940:	mov	w1, #0x4c00                	// #19456
  402944:	cmp	w0, w1
  402948:	b.gt	402f78 <printf@plt+0x1dd8>
  40294c:	mov	w1, #0x4b00                	// #19200
  402950:	cmp	w0, w1
  402954:	b.eq	4030a4 <printf@plt+0x1f04>  // b.none
  402958:	mov	w1, #0x4b00                	// #19200
  40295c:	cmp	w0, w1
  402960:	b.gt	402f78 <printf@plt+0x1dd8>
  402964:	mov	w1, #0x4a00                	// #18944
  402968:	cmp	w0, w1
  40296c:	b.eq	4030a4 <printf@plt+0x1f04>  // b.none
  402970:	mov	w1, #0x4a00                	// #18944
  402974:	cmp	w0, w1
  402978:	b.gt	402f78 <printf@plt+0x1dd8>
  40297c:	mov	w1, #0x4900                	// #18688
  402980:	cmp	w0, w1
  402984:	b.eq	4030a4 <printf@plt+0x1f04>  // b.none
  402988:	mov	w1, #0x4900                	// #18688
  40298c:	cmp	w0, w1
  402990:	b.gt	402f78 <printf@plt+0x1dd8>
  402994:	mov	w1, #0x4800                	// #18432
  402998:	cmp	w0, w1
  40299c:	b.eq	4030a4 <printf@plt+0x1f04>  // b.none
  4029a0:	mov	w1, #0x4800                	// #18432
  4029a4:	cmp	w0, w1
  4029a8:	b.gt	402f78 <printf@plt+0x1dd8>
  4029ac:	mov	w1, #0x4700                	// #18176
  4029b0:	cmp	w0, w1
  4029b4:	b.eq	4030a4 <printf@plt+0x1f04>  // b.none
  4029b8:	mov	w1, #0x4700                	// #18176
  4029bc:	cmp	w0, w1
  4029c0:	b.gt	402f78 <printf@plt+0x1dd8>
  4029c4:	mov	w1, #0x466c                	// #18028
  4029c8:	cmp	w0, w1
  4029cc:	b.eq	403034 <printf@plt+0x1e94>  // b.none
  4029d0:	mov	w1, #0x466c                	// #18028
  4029d4:	cmp	w0, w1
  4029d8:	b.gt	402f78 <printf@plt+0x1dd8>
  4029dc:	mov	w1, #0x4669                	// #18025
  4029e0:	cmp	w0, w1
  4029e4:	b.eq	403034 <printf@plt+0x1e94>  // b.none
  4029e8:	mov	w1, #0x4669                	// #18025
  4029ec:	cmp	w0, w1
  4029f0:	b.gt	402f78 <printf@plt+0x1dd8>
  4029f4:	mov	w1, #0x4600                	// #17920
  4029f8:	cmp	w0, w1
  4029fc:	b.eq	4030a4 <printf@plt+0x1f04>  // b.none
  402a00:	mov	w1, #0x4600                	// #17920
  402a04:	cmp	w0, w1
  402a08:	b.gt	402f78 <printf@plt+0x1dd8>
  402a0c:	mov	w1, #0x4500                	// #17664
  402a10:	cmp	w0, w1
  402a14:	b.eq	4030a4 <printf@plt+0x1f04>  // b.none
  402a18:	mov	w1, #0x4500                	// #17664
  402a1c:	cmp	w0, w1
  402a20:	b.gt	402f78 <printf@plt+0x1dd8>
  402a24:	mov	w1, #0x4400                	// #17408
  402a28:	cmp	w0, w1
  402a2c:	b.eq	4030a4 <printf@plt+0x1f04>  // b.none
  402a30:	mov	w1, #0x4400                	// #17408
  402a34:	cmp	w0, w1
  402a38:	b.gt	402f78 <printf@plt+0x1dd8>
  402a3c:	mov	w1, #0x4300                	// #17152
  402a40:	cmp	w0, w1
  402a44:	b.eq	4030a4 <printf@plt+0x1f04>  // b.none
  402a48:	mov	w1, #0x4300                	// #17152
  402a4c:	cmp	w0, w1
  402a50:	b.gt	402f78 <printf@plt+0x1dd8>
  402a54:	mov	w1, #0x4200                	// #16896
  402a58:	cmp	w0, w1
  402a5c:	b.eq	4030a4 <printf@plt+0x1f04>  // b.none
  402a60:	mov	w1, #0x4200                	// #16896
  402a64:	cmp	w0, w1
  402a68:	b.gt	402f78 <printf@plt+0x1dd8>
  402a6c:	mov	w1, #0x4100                	// #16640
  402a70:	cmp	w0, w1
  402a74:	b.eq	4030a4 <printf@plt+0x1f04>  // b.none
  402a78:	mov	w1, #0x4100                	// #16640
  402a7c:	cmp	w0, w1
  402a80:	b.gt	402f78 <printf@plt+0x1dd8>
  402a84:	cmp	w0, #0x4, lsl #12
  402a88:	b.eq	4032a0 <printf@plt+0x2100>  // b.none
  402a8c:	cmp	w0, #0x4, lsl #12
  402a90:	b.gt	402f78 <printf@plt+0x1dd8>
  402a94:	mov	w1, #0x3f00                	// #16128
  402a98:	cmp	w0, w1
  402a9c:	b.eq	4031f0 <printf@plt+0x2050>  // b.none
  402aa0:	mov	w1, #0x3f00                	// #16128
  402aa4:	cmp	w0, w1
  402aa8:	b.gt	402f78 <printf@plt+0x1dd8>
  402aac:	mov	w1, #0x3e3d                	// #15933
  402ab0:	cmp	w0, w1
  402ab4:	b.eq	4032a0 <printf@plt+0x2100>  // b.none
  402ab8:	mov	w1, #0x3e3d                	// #15933
  402abc:	cmp	w0, w1
  402ac0:	b.gt	402f78 <printf@plt+0x1dd8>
  402ac4:	mov	w1, #0x3e00                	// #15872
  402ac8:	cmp	w0, w1
  402acc:	b.eq	4032a0 <printf@plt+0x2100>  // b.none
  402ad0:	mov	w1, #0x3e00                	// #15872
  402ad4:	cmp	w0, w1
  402ad8:	b.gt	402f78 <printf@plt+0x1dd8>
  402adc:	mov	w1, #0x3d3d                	// #15677
  402ae0:	cmp	w0, w1
  402ae4:	b.eq	403368 <printf@plt+0x21c8>  // b.none
  402ae8:	mov	w1, #0x3d3d                	// #15677
  402aec:	cmp	w0, w1
  402af0:	b.gt	402f78 <printf@plt+0x1dd8>
  402af4:	mov	w1, #0x3d00                	// #15616
  402af8:	cmp	w0, w1
  402afc:	b.eq	40328c <printf@plt+0x20ec>  // b.none
  402b00:	mov	w1, #0x3d00                	// #15616
  402b04:	cmp	w0, w1
  402b08:	b.gt	402f78 <printf@plt+0x1dd8>
  402b0c:	mov	w1, #0x3c3d                	// #15421
  402b10:	cmp	w0, w1
  402b14:	b.eq	4032a0 <printf@plt+0x2100>  // b.none
  402b18:	mov	w1, #0x3c3d                	// #15421
  402b1c:	cmp	w0, w1
  402b20:	b.gt	402f78 <printf@plt+0x1dd8>
  402b24:	mov	w1, #0x3c2d                	// #15405
  402b28:	cmp	w0, w1
  402b2c:	b.eq	403368 <printf@plt+0x21c8>  // b.none
  402b30:	mov	w1, #0x3c2d                	// #15405
  402b34:	cmp	w0, w1
  402b38:	b.gt	402f78 <printf@plt+0x1dd8>
  402b3c:	mov	w1, #0x3c00                	// #15360
  402b40:	cmp	w0, w1
  402b44:	b.eq	4032a0 <printf@plt+0x2100>  // b.none
  402b48:	mov	w1, #0x3c00                	// #15360
  402b4c:	cmp	w0, w1
  402b50:	b.gt	402f78 <printf@plt+0x1dd8>
  402b54:	mov	w1, #0x3b00                	// #15104
  402b58:	cmp	w0, w1
  402b5c:	b.eq	403268 <printf@plt+0x20c8>  // b.none
  402b60:	mov	w1, #0x3b00                	// #15104
  402b64:	cmp	w0, w1
  402b68:	b.gt	402f78 <printf@plt+0x1dd8>
  402b6c:	mov	w1, #0x3a00                	// #14848
  402b70:	cmp	w0, w1
  402b74:	b.eq	403254 <printf@plt+0x20b4>  // b.none
  402b78:	mov	w1, #0x3a00                	// #14848
  402b7c:	cmp	w0, w1
  402b80:	b.gt	402f78 <printf@plt+0x1dd8>
  402b84:	mov	w1, #0x3900                	// #14592
  402b88:	cmp	w0, w1
  402b8c:	b.eq	4030cc <printf@plt+0x1f2c>  // b.none
  402b90:	mov	w1, #0x3900                	// #14592
  402b94:	cmp	w0, w1
  402b98:	b.gt	402f78 <printf@plt+0x1dd8>
  402b9c:	mov	w1, #0x3800                	// #14336
  402ba0:	cmp	w0, w1
  402ba4:	b.eq	4030cc <printf@plt+0x1f2c>  // b.none
  402ba8:	mov	w1, #0x3800                	// #14336
  402bac:	cmp	w0, w1
  402bb0:	b.gt	402f78 <printf@plt+0x1dd8>
  402bb4:	mov	w1, #0x3700                	// #14080
  402bb8:	cmp	w0, w1
  402bbc:	b.eq	4030cc <printf@plt+0x1f2c>  // b.none
  402bc0:	mov	w1, #0x3700                	// #14080
  402bc4:	cmp	w0, w1
  402bc8:	b.gt	402f78 <printf@plt+0x1dd8>
  402bcc:	mov	w1, #0x3600                	// #13824
  402bd0:	cmp	w0, w1
  402bd4:	b.eq	4030cc <printf@plt+0x1f2c>  // b.none
  402bd8:	mov	w1, #0x3600                	// #13824
  402bdc:	cmp	w0, w1
  402be0:	b.gt	402f78 <printf@plt+0x1dd8>
  402be4:	mov	w1, #0x3500                	// #13568
  402be8:	cmp	w0, w1
  402bec:	b.eq	4030cc <printf@plt+0x1f2c>  // b.none
  402bf0:	mov	w1, #0x3500                	// #13568
  402bf4:	cmp	w0, w1
  402bf8:	b.gt	402f78 <printf@plt+0x1dd8>
  402bfc:	mov	w1, #0x3400                	// #13312
  402c00:	cmp	w0, w1
  402c04:	b.eq	4030cc <printf@plt+0x1f2c>  // b.none
  402c08:	mov	w1, #0x3400                	// #13312
  402c0c:	cmp	w0, w1
  402c10:	b.gt	402f78 <printf@plt+0x1dd8>
  402c14:	mov	w1, #0x3334                	// #13108
  402c18:	cmp	w0, w1
  402c1c:	b.eq	4030cc <printf@plt+0x1f2c>  // b.none
  402c20:	mov	w1, #0x3334                	// #13108
  402c24:	cmp	w0, w1
  402c28:	b.gt	402f78 <printf@plt+0x1dd8>
  402c2c:	mov	w1, #0x3300                	// #13056
  402c30:	cmp	w0, w1
  402c34:	b.eq	4030cc <printf@plt+0x1f2c>  // b.none
  402c38:	mov	w1, #0x3300                	// #13056
  402c3c:	cmp	w0, w1
  402c40:	b.gt	402f78 <printf@plt+0x1dd8>
  402c44:	mov	w1, #0x3200                	// #12800
  402c48:	cmp	w0, w1
  402c4c:	b.eq	4030cc <printf@plt+0x1f2c>  // b.none
  402c50:	mov	w1, #0x3200                	// #12800
  402c54:	cmp	w0, w1
  402c58:	b.gt	402f78 <printf@plt+0x1dd8>
  402c5c:	mov	w1, #0x3134                	// #12596
  402c60:	cmp	w0, w1
  402c64:	b.gt	402f78 <printf@plt+0x1dd8>
  402c68:	mov	w1, #0x3100                	// #12544
  402c6c:	cmp	w0, w1
  402c70:	b.ge	402f14 <printf@plt+0x1d74>  // b.tcont
  402c74:	cmp	w0, #0x3, lsl #12
  402c78:	b.eq	4030cc <printf@plt+0x1f2c>  // b.none
  402c7c:	cmp	w0, #0x3, lsl #12
  402c80:	b.gt	402f78 <printf@plt+0x1dd8>
  402c84:	mov	w1, #0x2f00                	// #12032
  402c88:	cmp	w0, w1
  402c8c:	b.eq	4032a0 <printf@plt+0x2100>  // b.none
  402c90:	mov	w1, #0x2f00                	// #12032
  402c94:	cmp	w0, w1
  402c98:	b.gt	402f78 <printf@plt+0x1dd8>
  402c9c:	mov	w1, #0x2e00                	// #11776
  402ca0:	cmp	w0, w1
  402ca4:	b.eq	4033d4 <printf@plt+0x2234>  // b.none
  402ca8:	mov	w1, #0x2e00                	// #11776
  402cac:	cmp	w0, w1
  402cb0:	b.gt	402f78 <printf@plt+0x1dd8>
  402cb4:	mov	w1, #0x2d3e                	// #11582
  402cb8:	cmp	w0, w1
  402cbc:	b.eq	403368 <printf@plt+0x21c8>  // b.none
  402cc0:	mov	w1, #0x2d3e                	// #11582
  402cc4:	cmp	w0, w1
  402cc8:	b.gt	402f78 <printf@plt+0x1dd8>
  402ccc:	mov	w1, #0x2d00                	// #11520
  402cd0:	cmp	w0, w1
  402cd4:	b.eq	403240 <printf@plt+0x20a0>  // b.none
  402cd8:	mov	w1, #0x2d00                	// #11520
  402cdc:	cmp	w0, w1
  402ce0:	b.gt	402f78 <printf@plt+0x1dd8>
  402ce4:	mov	w1, #0x2c00                	// #11264
  402ce8:	cmp	w0, w1
  402cec:	b.eq	40322c <printf@plt+0x208c>  // b.none
  402cf0:	mov	w1, #0x2c00                	// #11264
  402cf4:	cmp	w0, w1
  402cf8:	b.gt	402f78 <printf@plt+0x1dd8>
  402cfc:	mov	w1, #0x2b2d                	// #11053
  402d00:	cmp	w0, w1
  402d04:	b.gt	402f78 <printf@plt+0x1dd8>
  402d08:	mov	w1, #0x2a41                	// #10817
  402d0c:	cmp	w0, w1
  402d10:	b.ge	402f4c <printf@plt+0x1dac>  // b.tcont
  402d14:	mov	w1, #0x2a2a                	// #10794
  402d18:	cmp	w0, w1
  402d1c:	b.eq	403368 <printf@plt+0x21c8>  // b.none
  402d20:	mov	w1, #0x2a2a                	// #10794
  402d24:	cmp	w0, w1
  402d28:	b.gt	402f78 <printf@plt+0x1dd8>
  402d2c:	mov	w1, #0x2a00                	// #10752
  402d30:	cmp	w0, w1
  402d34:	b.eq	4031f0 <printf@plt+0x2050>  // b.none
  402d38:	mov	w1, #0x2a00                	// #10752
  402d3c:	cmp	w0, w1
  402d40:	b.gt	402f78 <printf@plt+0x1dd8>
  402d44:	mov	w1, #0x2900                	// #10496
  402d48:	cmp	w0, w1
  402d4c:	b.eq	4030e0 <printf@plt+0x1f40>  // b.none
  402d50:	mov	w1, #0x2900                	// #10496
  402d54:	cmp	w0, w1
  402d58:	b.gt	402f78 <printf@plt+0x1dd8>
  402d5c:	mov	w1, #0x2800                	// #10240
  402d60:	cmp	w0, w1
  402d64:	b.eq	4030e0 <printf@plt+0x1f40>  // b.none
  402d68:	mov	w1, #0x2800                	// #10240
  402d6c:	cmp	w0, w1
  402d70:	b.gt	402f78 <printf@plt+0x1dd8>
  402d74:	mov	w1, #0x2700                	// #9984
  402d78:	cmp	w0, w1
  402d7c:	b.eq	403204 <printf@plt+0x2064>  // b.none
  402d80:	mov	w1, #0x2700                	// #9984
  402d84:	cmp	w0, w1
  402d88:	b.gt	402f78 <printf@plt+0x1dd8>
  402d8c:	mov	w1, #0x2600                	// #9728
  402d90:	cmp	w0, w1
  402d94:	b.eq	4031f0 <printf@plt+0x2050>  // b.none
  402d98:	mov	w1, #0x2600                	// #9728
  402d9c:	cmp	w0, w1
  402da0:	b.gt	402f78 <printf@plt+0x1dd8>
  402da4:	mov	w1, #0x2500                	// #9472
  402da8:	cmp	w0, w1
  402dac:	b.eq	4031f0 <printf@plt+0x2050>  // b.none
  402db0:	mov	w1, #0x2500                	// #9472
  402db4:	cmp	w0, w1
  402db8:	b.gt	402f78 <printf@plt+0x1dd8>
  402dbc:	mov	w1, #0x2400                	// #9216
  402dc0:	cmp	w0, w1
  402dc4:	b.eq	4031f0 <printf@plt+0x2050>  // b.none
  402dc8:	mov	w1, #0x2400                	// #9216
  402dcc:	cmp	w0, w1
  402dd0:	b.gt	402f78 <printf@plt+0x1dd8>
  402dd4:	mov	w1, #0x2300                	// #8960
  402dd8:	cmp	w0, w1
  402ddc:	b.eq	4031f0 <printf@plt+0x2050>  // b.none
  402de0:	mov	w1, #0x2300                	// #8960
  402de4:	cmp	w0, w1
  402de8:	b.gt	402f78 <printf@plt+0x1dd8>
  402dec:	mov	w1, #0x2200                	// #8704
  402df0:	cmp	w0, w1
  402df4:	b.eq	4031f0 <printf@plt+0x2050>  // b.none
  402df8:	mov	w1, #0x2200                	// #8704
  402dfc:	cmp	w0, w1
  402e00:	b.gt	402f78 <printf@plt+0x1dd8>
  402e04:	mov	w1, #0x2100                	// #8448
  402e08:	cmp	w0, w1
  402e0c:	b.eq	4031f0 <printf@plt+0x2050>  // b.none
  402e10:	mov	w1, #0x213d                	// #8509
  402e14:	cmp	w0, w1
  402e18:	b.eq	403368 <printf@plt+0x21c8>  // b.none
  402e1c:	b	402f78 <printf@plt+0x1dd8>
  402e20:	mov	w1, w0
  402e24:	mov	w0, #0xffff8f9c            	// #-28772
  402e28:	add	w0, w1, w0
  402e2c:	mov	x1, #0x1                   	// #1
  402e30:	lsl	x1, x1, x0
  402e34:	mov	x0, #0x101                 	// #257
  402e38:	movk	x0, #0x1, lsl #16
  402e3c:	and	x0, x1, x0
  402e40:	cmp	x0, #0x0
  402e44:	cset	w0, ne  // ne = any
  402e48:	and	w0, w0, #0xff
  402e4c:	cmp	w0, #0x0
  402e50:	b.ne	403368 <printf@plt+0x21c8>  // b.any
  402e54:	b	402f78 <printf@plt+0x1dd8>
  402e58:	mov	w1, w0
  402e5c:	mov	w0, #0xffff939e            	// #-27746
  402e60:	add	w0, w1, w0
  402e64:	mov	x1, #0x1                   	// #1
  402e68:	lsl	x0, x1, x0
  402e6c:	mov	x1, #0x213                 	// #531
  402e70:	movk	x1, #0x4, lsl #16
  402e74:	and	x1, x0, x1
  402e78:	cmp	x1, #0x0
  402e7c:	cset	w1, ne  // ne = any
  402e80:	and	w1, w1, #0xff
  402e84:	cmp	w1, #0x0
  402e88:	b.ne	40337c <printf@plt+0x21dc>  // b.any
  402e8c:	and	x0, x0, #0x40
  402e90:	cmp	x0, #0x0
  402e94:	cset	w0, ne  // ne = any
  402e98:	and	w0, w0, #0xff
  402e9c:	cmp	w0, #0x0
  402ea0:	b.ne	403368 <printf@plt+0x21c8>  // b.any
  402ea4:	b	402f78 <printf@plt+0x1dd8>
  402ea8:	mov	w1, w0
  402eac:	mov	w0, #0xffff9b9f            	// #-25697
  402eb0:	add	w0, w1, w0
  402eb4:	mov	x1, #0x1                   	// #1
  402eb8:	lsl	x1, x1, x0
  402ebc:	mov	x0, #0x159                 	// #345
  402ec0:	and	x0, x1, x0
  402ec4:	cmp	x0, #0x0
  402ec8:	cset	w0, ne  // ne = any
  402ecc:	and	w0, w0, #0xff
  402ed0:	cmp	w0, #0x0
  402ed4:	b.ne	403368 <printf@plt+0x21c8>  // b.any
  402ed8:	b	402f78 <printf@plt+0x1dd8>
  402edc:	mov	w1, w0
  402ee0:	mov	w0, #0xffff9c9f            	// #-25441
  402ee4:	add	w0, w1, w0
  402ee8:	mov	x1, #0x1                   	// #1
  402eec:	lsl	x1, x1, x0
  402ef0:	mov	x0, #0x4101                	// #16641
  402ef4:	movk	x0, #0x18, lsl #16
  402ef8:	and	x0, x1, x0
  402efc:	cmp	x0, #0x0
  402f00:	cset	w0, ne  // ne = any
  402f04:	and	w0, w0, #0xff
  402f08:	cmp	w0, #0x0
  402f0c:	b.ne	403368 <printf@plt+0x21c8>  // b.any
  402f10:	b	402f78 <printf@plt+0x1dd8>
  402f14:	mov	w1, w0
  402f18:	mov	w0, #0xffffcf00            	// #-12544
  402f1c:	add	w0, w1, w0
  402f20:	mov	x1, #0x1                   	// #1
  402f24:	lsl	x1, x1, x0
  402f28:	mov	x0, #0x1                   	// #1
  402f2c:	movk	x0, #0x14, lsl #48
  402f30:	and	x0, x1, x0
  402f34:	cmp	x0, #0x0
  402f38:	cset	w0, ne  // ne = any
  402f3c:	and	w0, w0, #0xff
  402f40:	cmp	w0, #0x0
  402f44:	b.ne	4030cc <printf@plt+0x1f2c>  // b.any
  402f48:	b	402f78 <printf@plt+0x1dd8>
  402f4c:	mov	w1, #0xffffd5bf            	// #-10817
  402f50:	add	w0, w0, w1
  402f54:	cmp	w0, #0xec
  402f58:	b.hi	402f78 <printf@plt+0x1dd8>  // b.pmore
  402f5c:	adrp	x1, 405000 <printf@plt+0x3e60>
  402f60:	add	x1, x1, #0xab8
  402f64:	ldr	w0, [x1, w0, uxtw #2]
  402f68:	adr	x1, 402f74 <printf@plt+0x1dd4>
  402f6c:	add	x0, x1, w0, sxtw #2
  402f70:	br	x0
  402f74:	nop
  402f78:	ldr	x0, [sp, #8]
  402f7c:	ldr	w0, [x0, #4]
  402f80:	and	w0, w0, #0x1
  402f84:	cmp	w0, #0x0
  402f88:	b.eq	402f9c <printf@plt+0x1dfc>  // b.none
  402f8c:	ldr	x0, [sp, #16]
  402f90:	ldr	w1, [x0, #32]
  402f94:	ldr	x0, [sp, #32]
  402f98:	str	w1, [x0]
  402f9c:	ldr	x0, [sp, #8]
  402fa0:	ldr	w0, [x0, #4]
  402fa4:	and	w0, w0, #0x2
  402fa8:	cmp	w0, #0x0
  402fac:	b.eq	402fc4 <printf@plt+0x1e24>  // b.none
  402fb0:	ldr	x0, [sp, #16]
  402fb4:	ldr	w1, [x0, #20]
  402fb8:	ldr	x0, [sp, #40]
  402fbc:	str	w1, [x0]
  402fc0:	b	4033e8 <printf@plt+0x2248>
  402fc4:	ldr	x0, [sp, #16]
  402fc8:	ldr	w1, [x0, #8]
  402fcc:	ldr	x0, [sp, #40]
  402fd0:	str	w1, [x0]
  402fd4:	b	4033e8 <printf@plt+0x2248>
  402fd8:	ldr	x0, [sp, #16]
  402fdc:	ldr	w1, [x0, #20]
  402fe0:	ldr	x0, [sp, #40]
  402fe4:	str	w1, [x0]
  402fe8:	ldr	x0, [sp, #16]
  402fec:	ldr	w0, [x0]
  402ff0:	cmp	w0, #0x0
  402ff4:	b.eq	4033e4 <printf@plt+0x2244>  // b.none
  402ff8:	ldr	x0, [sp, #16]
  402ffc:	ldr	w1, [x0, #32]
  403000:	ldr	x0, [sp, #32]
  403004:	str	w1, [x0]
  403008:	b	4033e4 <printf@plt+0x2244>
  40300c:	ldr	x0, [sp, #16]
  403010:	ldr	w1, [x0, #8]
  403014:	ldr	x0, [sp, #40]
  403018:	str	w1, [x0]
  40301c:	b	4033e8 <printf@plt+0x2248>
  403020:	ldr	x0, [sp, #16]
  403024:	ldr	w1, [x0, #8]
  403028:	ldr	x0, [sp, #40]
  40302c:	str	w1, [x0]
  403030:	b	4033e8 <printf@plt+0x2248>
  403034:	ldr	x0, [sp, #16]
  403038:	ldr	w1, [x0, #20]
  40303c:	ldr	x0, [sp, #40]
  403040:	str	w1, [x0]
  403044:	b	4033e8 <printf@plt+0x2248>
  403048:	ldr	x0, [sp, #16]
  40304c:	ldr	w1, [x0, #20]
  403050:	ldr	x0, [sp, #40]
  403054:	str	w1, [x0]
  403058:	b	4033e8 <printf@plt+0x2248>
  40305c:	ldr	x0, [sp, #16]
  403060:	ldr	w1, [x0, #8]
  403064:	ldr	x0, [sp, #40]
  403068:	str	w1, [x0]
  40306c:	ldr	x0, [sp, #16]
  403070:	ldr	w1, [x0, #32]
  403074:	ldr	x0, [sp, #32]
  403078:	str	w1, [x0]
  40307c:	b	4033e8 <printf@plt+0x2248>
  403080:	ldr	x0, [sp, #16]
  403084:	ldr	w1, [x0, #8]
  403088:	ldr	x0, [sp, #40]
  40308c:	str	w1, [x0]
  403090:	ldr	x0, [sp, #16]
  403094:	ldr	w1, [x0, #32]
  403098:	ldr	x0, [sp, #32]
  40309c:	str	w1, [x0]
  4030a0:	b	4033e8 <printf@plt+0x2248>
  4030a4:	ldr	x0, [sp, #16]
  4030a8:	ldr	w1, [x0, #16]
  4030ac:	ldr	x0, [sp, #40]
  4030b0:	str	w1, [x0]
  4030b4:	b	4033e8 <printf@plt+0x2248>
  4030b8:	ldr	x0, [sp, #16]
  4030bc:	ldr	w1, [x0, #16]
  4030c0:	ldr	x0, [sp, #40]
  4030c4:	str	w1, [x0]
  4030c8:	b	4033e8 <printf@plt+0x2248>
  4030cc:	ldr	x0, [sp, #16]
  4030d0:	ldr	w1, [x0, #12]
  4030d4:	ldr	x0, [sp, #40]
  4030d8:	str	w1, [x0]
  4030dc:	b	4033e8 <printf@plt+0x2248>
  4030e0:	ldr	x0, [sp, #16]
  4030e4:	ldr	w1, [x0, #24]
  4030e8:	ldr	x0, [sp, #40]
  4030ec:	str	w1, [x0]
  4030f0:	ldr	x0, [sp, #16]
  4030f4:	ldr	w1, [x0, #36]
  4030f8:	ldr	x0, [sp, #32]
  4030fc:	str	w1, [x0]
  403100:	b	4033e8 <printf@plt+0x2248>
  403104:	ldr	x0, [sp, #16]
  403108:	ldr	w1, [x0, #4]
  40310c:	mov	w0, w1
  403110:	lsl	w0, w0, #1
  403114:	add	w0, w0, w1
  403118:	add	w1, w0, #0x3
  40311c:	cmp	w0, #0x0
  403120:	csel	w0, w1, w0, lt  // lt = tstop
  403124:	asr	w0, w0, #2
  403128:	mov	w1, w0
  40312c:	ldr	x0, [sp, #40]
  403130:	str	w1, [x0]
  403134:	ldr	x0, [sp, #16]
  403138:	ldr	w0, [x0, #4]
  40313c:	add	w1, w0, #0x3
  403140:	cmp	w0, #0x0
  403144:	csel	w0, w1, w0, lt  // lt = tstop
  403148:	asr	w0, w0, #2
  40314c:	mov	w1, w0
  403150:	ldr	x0, [sp, #32]
  403154:	str	w1, [x0]
  403158:	b	4033e8 <printf@plt+0x2248>
  40315c:	ldr	x0, [sp, #16]
  403160:	ldr	w1, [x0, #8]
  403164:	ldr	x0, [sp, #40]
  403168:	str	w1, [x0]
  40316c:	b	4033e8 <printf@plt+0x2248>
  403170:	ldr	x0, [sp, #16]
  403174:	ldr	w1, [x0, #20]
  403178:	ldr	x0, [sp, #40]
  40317c:	str	w1, [x0]
  403180:	b	4033e8 <printf@plt+0x2248>
  403184:	ldr	x0, [sp, #16]
  403188:	ldr	w1, [x0, #8]
  40318c:	ldr	x0, [sp, #40]
  403190:	str	w1, [x0]
  403194:	ldr	x0, [sp, #16]
  403198:	ldr	w1, [x0, #32]
  40319c:	ldr	x0, [sp, #32]
  4031a0:	str	w1, [x0]
  4031a4:	b	4033e8 <printf@plt+0x2248>
  4031a8:	ldr	x0, [sp, #16]
  4031ac:	ldr	w1, [x0, #20]
  4031b0:	ldr	x0, [sp, #40]
  4031b4:	str	w1, [x0]
  4031b8:	ldr	x0, [sp, #16]
  4031bc:	ldr	w1, [x0, #32]
  4031c0:	ldr	x0, [sp, #32]
  4031c4:	str	w1, [x0]
  4031c8:	b	4033e8 <printf@plt+0x2248>
  4031cc:	ldr	x0, [sp, #16]
  4031d0:	ldr	w1, [x0, #8]
  4031d4:	ldr	x0, [sp, #40]
  4031d8:	str	w1, [x0]
  4031dc:	ldr	x0, [sp, #16]
  4031e0:	ldr	w1, [x0, #32]
  4031e4:	ldr	x0, [sp, #32]
  4031e8:	str	w1, [x0]
  4031ec:	b	4033e8 <printf@plt+0x2248>
  4031f0:	ldr	x0, [sp, #16]
  4031f4:	ldr	w1, [x0, #20]
  4031f8:	ldr	x0, [sp, #40]
  4031fc:	str	w1, [x0]
  403200:	b	4033e8 <printf@plt+0x2248>
  403204:	ldr	x0, [sp, #16]
  403208:	ldr	w1, [x0, #20]
  40320c:	ldr	x0, [sp, #40]
  403210:	str	w1, [x0]
  403214:	b	4033e8 <printf@plt+0x2248>
  403218:	ldr	x0, [sp, #16]
  40321c:	ldr	w1, [x0, #20]
  403220:	ldr	x0, [sp, #40]
  403224:	str	w1, [x0]
  403228:	b	4033e8 <printf@plt+0x2248>
  40322c:	ldr	x0, [sp, #16]
  403230:	ldr	w1, [x0, #28]
  403234:	ldr	x0, [sp, #32]
  403238:	str	w1, [x0]
  40323c:	b	4033e8 <printf@plt+0x2248>
  403240:	ldr	x0, [sp, #16]
  403244:	ldr	w1, [x0, #8]
  403248:	ldr	x0, [sp, #40]
  40324c:	str	w1, [x0]
  403250:	b	4033e8 <printf@plt+0x2248>
  403254:	ldr	x0, [sp, #16]
  403258:	ldr	w1, [x0, #8]
  40325c:	ldr	x0, [sp, #40]
  403260:	str	w1, [x0]
  403264:	b	4033e8 <printf@plt+0x2248>
  403268:	ldr	x0, [sp, #16]
  40326c:	ldr	w1, [x0, #8]
  403270:	ldr	x0, [sp, #40]
  403274:	str	w1, [x0]
  403278:	ldr	x0, [sp, #16]
  40327c:	ldr	w1, [x0, #28]
  403280:	ldr	x0, [sp, #32]
  403284:	str	w1, [x0]
  403288:	b	4033e8 <printf@plt+0x2248>
  40328c:	ldr	x0, [sp, #16]
  403290:	ldr	w1, [x0, #8]
  403294:	ldr	x0, [sp, #40]
  403298:	str	w1, [x0]
  40329c:	b	4033e8 <printf@plt+0x2248>
  4032a0:	ldr	x0, [sp, #16]
  4032a4:	ldr	w1, [x0, #20]
  4032a8:	ldr	x0, [sp, #40]
  4032ac:	str	w1, [x0]
  4032b0:	b	4033e8 <printf@plt+0x2248>
  4032b4:	ldr	x0, [sp, #16]
  4032b8:	ldr	w0, [x0, #4]
  4032bc:	add	w1, w0, #0x3
  4032c0:	cmp	w0, #0x0
  4032c4:	csel	w0, w1, w0, lt  // lt = tstop
  4032c8:	asr	w0, w0, #2
  4032cc:	mov	w1, w0
  4032d0:	ldr	x0, [sp, #32]
  4032d4:	str	w1, [x0]
  4032d8:	b	4033e8 <printf@plt+0x2248>
  4032dc:	ldr	x0, [sp, #16]
  4032e0:	ldr	w1, [x0, #4]
  4032e4:	mov	w0, w1
  4032e8:	lsl	w0, w0, #1
  4032ec:	add	w0, w0, w1
  4032f0:	add	w1, w0, #0x3
  4032f4:	cmp	w0, #0x0
  4032f8:	csel	w0, w1, w0, lt  // lt = tstop
  4032fc:	asr	w0, w0, #2
  403300:	mov	w1, w0
  403304:	ldr	x0, [sp, #40]
  403308:	str	w1, [x0]
  40330c:	b	4033e8 <printf@plt+0x2248>
  403310:	ldr	x0, [sp, #16]
  403314:	ldr	w1, [x0, #4]
  403318:	mov	w0, w1
  40331c:	lsl	w0, w0, #1
  403320:	add	w0, w0, w1
  403324:	add	w1, w0, #0x3
  403328:	cmp	w0, #0x0
  40332c:	csel	w0, w1, w0, lt  // lt = tstop
  403330:	asr	w0, w0, #2
  403334:	mov	w1, w0
  403338:	ldr	x0, [sp, #40]
  40333c:	str	w1, [x0]
  403340:	ldr	x0, [sp, #16]
  403344:	ldr	w0, [x0, #4]
  403348:	add	w1, w0, #0x3
  40334c:	cmp	w0, #0x0
  403350:	csel	w0, w1, w0, lt  // lt = tstop
  403354:	asr	w0, w0, #2
  403358:	mov	w1, w0
  40335c:	ldr	x0, [sp, #32]
  403360:	str	w1, [x0]
  403364:	b	4033e8 <printf@plt+0x2248>
  403368:	ldr	x0, [sp, #16]
  40336c:	ldr	w1, [x0, #20]
  403370:	ldr	x0, [sp, #40]
  403374:	str	w1, [x0]
  403378:	b	4033e8 <printf@plt+0x2248>
  40337c:	ldr	x0, [sp, #16]
  403380:	ldr	w1, [x0, #4]
  403384:	mov	w0, w1
  403388:	lsl	w0, w0, #1
  40338c:	add	w0, w0, w1
  403390:	add	w1, w0, #0x3
  403394:	cmp	w0, #0x0
  403398:	csel	w0, w1, w0, lt  // lt = tstop
  40339c:	asr	w0, w0, #2
  4033a0:	mov	w1, w0
  4033a4:	ldr	x0, [sp, #40]
  4033a8:	str	w1, [x0]
  4033ac:	ldr	x0, [sp, #16]
  4033b0:	ldr	w0, [x0, #4]
  4033b4:	add	w1, w0, #0x3
  4033b8:	cmp	w0, #0x0
  4033bc:	csel	w0, w1, w0, lt  // lt = tstop
  4033c0:	asr	w0, w0, #2
  4033c4:	mov	w1, w0
  4033c8:	ldr	x0, [sp, #32]
  4033cc:	str	w1, [x0]
  4033d0:	b	4033e8 <printf@plt+0x2248>
  4033d4:	nop
  4033d8:	b	4033e8 <printf@plt+0x2248>
  4033dc:	nop
  4033e0:	b	4033e8 <printf@plt+0x2248>
  4033e4:	nop
  4033e8:	nop
  4033ec:	add	sp, sp, #0x30
  4033f0:	ret
  4033f4:	stp	x29, x30, [sp, #-32]!
  4033f8:	mov	x29, sp
  4033fc:	str	w0, [sp, #28]
  403400:	str	x1, [sp, #16]
  403404:	adrp	x0, 417000 <printf@plt+0x15e60>
  403408:	add	x0, x0, #0xd78
  40340c:	ldr	x0, [x0]
  403410:	cmp	x0, #0x0
  403414:	b.eq	403444 <printf@plt+0x22a4>  // b.none
  403418:	adrp	x0, 417000 <printf@plt+0x15e60>
  40341c:	add	x0, x0, #0x1f8
  403420:	ldr	x3, [x0]
  403424:	adrp	x0, 417000 <printf@plt+0x15e60>
  403428:	add	x0, x0, #0xd78
  40342c:	ldr	x0, [x0]
  403430:	mov	x2, x0
  403434:	adrp	x0, 405000 <printf@plt+0x3e60>
  403438:	add	x1, x0, #0xe70
  40343c:	mov	x0, x3
  403440:	bl	400f80 <fprintf@plt>
  403444:	adrp	x0, 417000 <printf@plt+0x15e60>
  403448:	add	x0, x0, #0x1f8
  40344c:	ldr	x4, [x0]
  403450:	ldr	x3, [sp, #16]
  403454:	ldr	w2, [sp, #28]
  403458:	adrp	x0, 405000 <printf@plt+0x3e60>
  40345c:	add	x1, x0, #0xe78
  403460:	mov	x0, x4
  403464:	bl	400f80 <fprintf@plt>
  403468:	adrp	x0, 417000 <printf@plt+0x15e60>
  40346c:	add	x0, x0, #0x1f8
  403470:	ldr	x0, [x0]
  403474:	bl	4010b0 <fflush@plt>
  403478:	bl	401140 <abort@plt>
  40347c:	sub	sp, sp, #0x20
  403480:	str	x0, [sp, #8]
  403484:	ldr	x0, [sp, #8]
  403488:	str	x0, [sp, #16]
  40348c:	str	wzr, [sp, #28]
  403490:	ldr	w0, [sp, #28]
  403494:	cmp	w0, #0xff
  403498:	b.gt	4034bc <printf@plt+0x231c>
  40349c:	ldrsw	x0, [sp, #28]
  4034a0:	ldr	x1, [sp, #16]
  4034a4:	add	x0, x1, x0
  4034a8:	strb	wzr, [x0]
  4034ac:	ldr	w0, [sp, #28]
  4034b0:	add	w0, w0, #0x1
  4034b4:	str	w0, [sp, #28]
  4034b8:	b	403490 <printf@plt+0x22f0>
  4034bc:	nop
  4034c0:	add	sp, sp, #0x20
  4034c4:	ret
  4034c8:	stp	x29, x30, [sp, #-32]!
  4034cc:	mov	x29, sp
  4034d0:	str	x0, [sp, #24]
  4034d4:	ldr	x0, [sp, #24]
  4034d8:	bl	40347c <printf@plt+0x22dc>
  4034dc:	nop
  4034e0:	ldp	x29, x30, [sp], #32
  4034e4:	ret
  4034e8:	stp	x29, x30, [sp, #-32]!
  4034ec:	mov	x29, sp
  4034f0:	str	x0, [sp, #24]
  4034f4:	str	x1, [sp, #16]
  4034f8:	ldr	x0, [sp, #24]
  4034fc:	bl	40347c <printf@plt+0x22dc>
  403500:	ldr	x0, [sp, #16]
  403504:	ldrb	w0, [x0]
  403508:	cmp	w0, #0x0
  40350c:	b.eq	403534 <printf@plt+0x2394>  // b.none
  403510:	ldr	x0, [sp, #16]
  403514:	add	x1, x0, #0x1
  403518:	str	x1, [sp, #16]
  40351c:	ldrb	w0, [x0]
  403520:	ldr	x1, [sp, #24]
  403524:	sxtw	x0, w0
  403528:	mov	w2, #0x1                   	// #1
  40352c:	strb	w2, [x1, x0]
  403530:	b	403500 <printf@plt+0x2360>
  403534:	nop
  403538:	ldp	x29, x30, [sp], #32
  40353c:	ret
  403540:	stp	x29, x30, [sp, #-32]!
  403544:	mov	x29, sp
  403548:	str	x0, [sp, #24]
  40354c:	str	x1, [sp, #16]
  403550:	ldr	x0, [sp, #24]
  403554:	bl	40347c <printf@plt+0x22dc>
  403558:	ldr	x0, [sp, #16]
  40355c:	ldrb	w0, [x0]
  403560:	cmp	w0, #0x0
  403564:	b.eq	40358c <printf@plt+0x23ec>  // b.none
  403568:	ldr	x0, [sp, #16]
  40356c:	add	x1, x0, #0x1
  403570:	str	x1, [sp, #16]
  403574:	ldrb	w0, [x0]
  403578:	ldr	x1, [sp, #24]
  40357c:	sxtw	x0, w0
  403580:	mov	w2, #0x1                   	// #1
  403584:	strb	w2, [x1, x0]
  403588:	b	403558 <printf@plt+0x23b8>
  40358c:	nop
  403590:	ldp	x29, x30, [sp], #32
  403594:	ret
  403598:	sub	sp, sp, #0x10
  40359c:	str	x0, [sp, #8]
  4035a0:	str	w1, [sp, #4]
  4035a4:	nop
  4035a8:	add	sp, sp, #0x10
  4035ac:	ret
  4035b0:	sub	sp, sp, #0x20
  4035b4:	str	x0, [sp, #8]
  4035b8:	str	x1, [sp]
  4035bc:	str	wzr, [sp, #28]
  4035c0:	ldr	w0, [sp, #28]
  4035c4:	cmp	w0, #0xff
  4035c8:	b.gt	403600 <printf@plt+0x2460>
  4035cc:	ldr	x1, [sp]
  4035d0:	ldrsw	x0, [sp, #28]
  4035d4:	ldrb	w0, [x1, x0]
  4035d8:	cmp	w0, #0x0
  4035dc:	b.eq	4035f0 <printf@plt+0x2450>  // b.none
  4035e0:	ldr	x1, [sp, #8]
  4035e4:	ldrsw	x0, [sp, #28]
  4035e8:	mov	w2, #0x1                   	// #1
  4035ec:	strb	w2, [x1, x0]
  4035f0:	ldr	w0, [sp, #28]
  4035f4:	add	w0, w0, #0x1
  4035f8:	str	w0, [sp, #28]
  4035fc:	b	4035c0 <printf@plt+0x2420>
  403600:	ldr	x0, [sp, #8]
  403604:	add	sp, sp, #0x20
  403608:	ret
  40360c:	stp	x29, x30, [sp, #-48]!
  403610:	mov	x29, sp
  403614:	str	x0, [sp, #24]
  403618:	adrp	x0, 417000 <printf@plt+0x15e60>
  40361c:	add	x0, x0, #0xd10
  403620:	ldr	w0, [x0]
  403624:	cmp	w0, #0x0
  403628:	b.ne	403928 <printf@plt+0x2788>  // b.any
  40362c:	adrp	x0, 417000 <printf@plt+0x15e60>
  403630:	add	x0, x0, #0xd10
  403634:	mov	w1, #0x1                   	// #1
  403638:	str	w1, [x0]
  40363c:	str	wzr, [sp, #44]
  403640:	ldr	w0, [sp, #44]
  403644:	cmp	w0, #0xff
  403648:	b.gt	40392c <printf@plt+0x278c>
  40364c:	ldr	w0, [sp, #44]
  403650:	and	w0, w0, #0xffffff80
  403654:	cmp	w0, #0x0
  403658:	b.ne	403674 <printf@plt+0x24d4>  // b.any
  40365c:	ldr	w0, [sp, #44]
  403660:	bl	4010c0 <isalpha@plt>
  403664:	cmp	w0, #0x0
  403668:	b.eq	403674 <printf@plt+0x24d4>  // b.none
  40366c:	mov	w0, #0x1                   	// #1
  403670:	b	403678 <printf@plt+0x24d8>
  403674:	mov	w0, #0x0                   	// #0
  403678:	mov	w2, w0
  40367c:	adrp	x0, 417000 <printf@plt+0x15e60>
  403680:	add	x1, x0, #0x210
  403684:	ldrsw	x0, [sp, #44]
  403688:	strb	w2, [x1, x0]
  40368c:	ldr	w0, [sp, #44]
  403690:	and	w0, w0, #0xffffff80
  403694:	cmp	w0, #0x0
  403698:	b.ne	4036b4 <printf@plt+0x2514>  // b.any
  40369c:	ldr	w0, [sp, #44]
  4036a0:	bl	401080 <isupper@plt>
  4036a4:	cmp	w0, #0x0
  4036a8:	b.eq	4036b4 <printf@plt+0x2514>  // b.none
  4036ac:	mov	w0, #0x1                   	// #1
  4036b0:	b	4036b8 <printf@plt+0x2518>
  4036b4:	mov	w0, #0x0                   	// #0
  4036b8:	mov	w2, w0
  4036bc:	adrp	x0, 417000 <printf@plt+0x15e60>
  4036c0:	add	x1, x0, #0x310
  4036c4:	ldrsw	x0, [sp, #44]
  4036c8:	strb	w2, [x1, x0]
  4036cc:	ldr	w0, [sp, #44]
  4036d0:	and	w0, w0, #0xffffff80
  4036d4:	cmp	w0, #0x0
  4036d8:	b.ne	4036f4 <printf@plt+0x2554>  // b.any
  4036dc:	ldr	w0, [sp, #44]
  4036e0:	bl	400fa0 <islower@plt>
  4036e4:	cmp	w0, #0x0
  4036e8:	b.eq	4036f4 <printf@plt+0x2554>  // b.none
  4036ec:	mov	w0, #0x1                   	// #1
  4036f0:	b	4036f8 <printf@plt+0x2558>
  4036f4:	mov	w0, #0x0                   	// #0
  4036f8:	mov	w2, w0
  4036fc:	adrp	x0, 417000 <printf@plt+0x15e60>
  403700:	add	x1, x0, #0x410
  403704:	ldrsw	x0, [sp, #44]
  403708:	strb	w2, [x1, x0]
  40370c:	ldr	w0, [sp, #44]
  403710:	and	w0, w0, #0xffffff80
  403714:	cmp	w0, #0x0
  403718:	b.ne	403740 <printf@plt+0x25a0>  // b.any
  40371c:	ldr	w0, [sp, #44]
  403720:	sub	w0, w0, #0x30
  403724:	cmp	w0, #0x9
  403728:	cset	w0, ls  // ls = plast
  40372c:	and	w0, w0, #0xff
  403730:	cmp	w0, #0x0
  403734:	b.eq	403740 <printf@plt+0x25a0>  // b.none
  403738:	mov	w0, #0x1                   	// #1
  40373c:	b	403744 <printf@plt+0x25a4>
  403740:	mov	w0, #0x0                   	// #0
  403744:	mov	w2, w0
  403748:	adrp	x0, 417000 <printf@plt+0x15e60>
  40374c:	add	x1, x0, #0x510
  403750:	ldrsw	x0, [sp, #44]
  403754:	strb	w2, [x1, x0]
  403758:	ldr	w0, [sp, #44]
  40375c:	and	w0, w0, #0xffffff80
  403760:	cmp	w0, #0x0
  403764:	b.ne	403780 <printf@plt+0x25e0>  // b.any
  403768:	ldr	w0, [sp, #44]
  40376c:	bl	401010 <isxdigit@plt>
  403770:	cmp	w0, #0x0
  403774:	b.eq	403780 <printf@plt+0x25e0>  // b.none
  403778:	mov	w0, #0x1                   	// #1
  40377c:	b	403784 <printf@plt+0x25e4>
  403780:	mov	w0, #0x0                   	// #0
  403784:	mov	w2, w0
  403788:	adrp	x0, 417000 <printf@plt+0x15e60>
  40378c:	add	x1, x0, #0x610
  403790:	ldrsw	x0, [sp, #44]
  403794:	strb	w2, [x1, x0]
  403798:	ldr	w0, [sp, #44]
  40379c:	and	w0, w0, #0xffffff80
  4037a0:	cmp	w0, #0x0
  4037a4:	b.ne	4037c0 <printf@plt+0x2620>  // b.any
  4037a8:	ldr	w0, [sp, #44]
  4037ac:	bl	400fb0 <isspace@plt>
  4037b0:	cmp	w0, #0x0
  4037b4:	b.eq	4037c0 <printf@plt+0x2620>  // b.none
  4037b8:	mov	w0, #0x1                   	// #1
  4037bc:	b	4037c4 <printf@plt+0x2624>
  4037c0:	mov	w0, #0x0                   	// #0
  4037c4:	mov	w2, w0
  4037c8:	adrp	x0, 417000 <printf@plt+0x15e60>
  4037cc:	add	x1, x0, #0x710
  4037d0:	ldrsw	x0, [sp, #44]
  4037d4:	strb	w2, [x1, x0]
  4037d8:	ldr	w0, [sp, #44]
  4037dc:	and	w0, w0, #0xffffff80
  4037e0:	cmp	w0, #0x0
  4037e4:	b.ne	403800 <printf@plt+0x2660>  // b.any
  4037e8:	ldr	w0, [sp, #44]
  4037ec:	bl	401120 <ispunct@plt>
  4037f0:	cmp	w0, #0x0
  4037f4:	b.eq	403800 <printf@plt+0x2660>  // b.none
  4037f8:	mov	w0, #0x1                   	// #1
  4037fc:	b	403804 <printf@plt+0x2664>
  403800:	mov	w0, #0x0                   	// #0
  403804:	mov	w2, w0
  403808:	adrp	x0, 417000 <printf@plt+0x15e60>
  40380c:	add	x1, x0, #0x810
  403810:	ldrsw	x0, [sp, #44]
  403814:	strb	w2, [x1, x0]
  403818:	ldr	w0, [sp, #44]
  40381c:	and	w0, w0, #0xffffff80
  403820:	cmp	w0, #0x0
  403824:	b.ne	403840 <printf@plt+0x26a0>  // b.any
  403828:	ldr	w0, [sp, #44]
  40382c:	bl	400f60 <isalnum@plt>
  403830:	cmp	w0, #0x0
  403834:	b.eq	403840 <printf@plt+0x26a0>  // b.none
  403838:	mov	w0, #0x1                   	// #1
  40383c:	b	403844 <printf@plt+0x26a4>
  403840:	mov	w0, #0x0                   	// #0
  403844:	mov	w2, w0
  403848:	adrp	x0, 417000 <printf@plt+0x15e60>
  40384c:	add	x1, x0, #0x910
  403850:	ldrsw	x0, [sp, #44]
  403854:	strb	w2, [x1, x0]
  403858:	ldr	w0, [sp, #44]
  40385c:	and	w0, w0, #0xffffff80
  403860:	cmp	w0, #0x0
  403864:	b.ne	403880 <printf@plt+0x26e0>  // b.any
  403868:	ldr	w0, [sp, #44]
  40386c:	bl	401070 <isprint@plt>
  403870:	cmp	w0, #0x0
  403874:	b.eq	403880 <printf@plt+0x26e0>  // b.none
  403878:	mov	w0, #0x1                   	// #1
  40387c:	b	403884 <printf@plt+0x26e4>
  403880:	mov	w0, #0x0                   	// #0
  403884:	mov	w2, w0
  403888:	adrp	x0, 417000 <printf@plt+0x15e60>
  40388c:	add	x1, x0, #0xa10
  403890:	ldrsw	x0, [sp, #44]
  403894:	strb	w2, [x1, x0]
  403898:	ldr	w0, [sp, #44]
  40389c:	and	w0, w0, #0xffffff80
  4038a0:	cmp	w0, #0x0
  4038a4:	b.ne	4038c0 <printf@plt+0x2720>  // b.any
  4038a8:	ldr	w0, [sp, #44]
  4038ac:	bl	401040 <isgraph@plt>
  4038b0:	cmp	w0, #0x0
  4038b4:	b.eq	4038c0 <printf@plt+0x2720>  // b.none
  4038b8:	mov	w0, #0x1                   	// #1
  4038bc:	b	4038c4 <printf@plt+0x2724>
  4038c0:	mov	w0, #0x0                   	// #0
  4038c4:	mov	w2, w0
  4038c8:	adrp	x0, 417000 <printf@plt+0x15e60>
  4038cc:	add	x1, x0, #0xb10
  4038d0:	ldrsw	x0, [sp, #44]
  4038d4:	strb	w2, [x1, x0]
  4038d8:	ldr	w0, [sp, #44]
  4038dc:	and	w0, w0, #0xffffff80
  4038e0:	cmp	w0, #0x0
  4038e4:	b.ne	403900 <printf@plt+0x2760>  // b.any
  4038e8:	ldr	w0, [sp, #44]
  4038ec:	bl	401130 <iscntrl@plt>
  4038f0:	cmp	w0, #0x0
  4038f4:	b.eq	403900 <printf@plt+0x2760>  // b.none
  4038f8:	mov	w0, #0x1                   	// #1
  4038fc:	b	403904 <printf@plt+0x2764>
  403900:	mov	w0, #0x0                   	// #0
  403904:	mov	w2, w0
  403908:	adrp	x0, 417000 <printf@plt+0x15e60>
  40390c:	add	x1, x0, #0xc10
  403910:	ldrsw	x0, [sp, #44]
  403914:	strb	w2, [x1, x0]
  403918:	ldr	w0, [sp, #44]
  40391c:	add	w0, w0, #0x1
  403920:	str	w0, [sp, #44]
  403924:	b	403640 <printf@plt+0x24a0>
  403928:	nop
  40392c:	ldp	x29, x30, [sp], #48
  403930:	ret
  403934:	stp	x29, x30, [sp, #-32]!
  403938:	mov	x29, sp
  40393c:	str	w0, [sp, #28]
  403940:	str	w1, [sp, #24]
  403944:	ldr	w0, [sp, #28]
  403948:	cmp	w0, #0x1
  40394c:	b.ne	403a1c <printf@plt+0x287c>  // b.any
  403950:	ldr	w1, [sp, #24]
  403954:	mov	w0, #0xffff                	// #65535
  403958:	cmp	w1, w0
  40395c:	b.ne	403a1c <printf@plt+0x287c>  // b.any
  403960:	adrp	x0, 417000 <printf@plt+0x15e60>
  403964:	add	x0, x0, #0xd18
  403968:	bl	40360c <printf@plt+0x246c>
  40396c:	mov	w1, #0x0                   	// #0
  403970:	adrp	x0, 417000 <printf@plt+0x15e60>
  403974:	add	x0, x0, #0x210
  403978:	bl	403598 <printf@plt+0x23f8>
  40397c:	mov	w1, #0x0                   	// #0
  403980:	adrp	x0, 417000 <printf@plt+0x15e60>
  403984:	add	x0, x0, #0x310
  403988:	bl	403598 <printf@plt+0x23f8>
  40398c:	mov	w1, #0x0                   	// #0
  403990:	adrp	x0, 417000 <printf@plt+0x15e60>
  403994:	add	x0, x0, #0x410
  403998:	bl	403598 <printf@plt+0x23f8>
  40399c:	mov	w1, #0x0                   	// #0
  4039a0:	adrp	x0, 417000 <printf@plt+0x15e60>
  4039a4:	add	x0, x0, #0x510
  4039a8:	bl	403598 <printf@plt+0x23f8>
  4039ac:	mov	w1, #0x0                   	// #0
  4039b0:	adrp	x0, 417000 <printf@plt+0x15e60>
  4039b4:	add	x0, x0, #0x610
  4039b8:	bl	403598 <printf@plt+0x23f8>
  4039bc:	mov	w1, #0x0                   	// #0
  4039c0:	adrp	x0, 417000 <printf@plt+0x15e60>
  4039c4:	add	x0, x0, #0x710
  4039c8:	bl	403598 <printf@plt+0x23f8>
  4039cc:	mov	w1, #0x0                   	// #0
  4039d0:	adrp	x0, 417000 <printf@plt+0x15e60>
  4039d4:	add	x0, x0, #0x810
  4039d8:	bl	403598 <printf@plt+0x23f8>
  4039dc:	mov	w1, #0x0                   	// #0
  4039e0:	adrp	x0, 417000 <printf@plt+0x15e60>
  4039e4:	add	x0, x0, #0x910
  4039e8:	bl	403598 <printf@plt+0x23f8>
  4039ec:	mov	w1, #0x0                   	// #0
  4039f0:	adrp	x0, 417000 <printf@plt+0x15e60>
  4039f4:	add	x0, x0, #0xa10
  4039f8:	bl	403598 <printf@plt+0x23f8>
  4039fc:	mov	w1, #0x0                   	// #0
  403a00:	adrp	x0, 417000 <printf@plt+0x15e60>
  403a04:	add	x0, x0, #0xb10
  403a08:	bl	403598 <printf@plt+0x23f8>
  403a0c:	mov	w1, #0x0                   	// #0
  403a10:	adrp	x0, 417000 <printf@plt+0x15e60>
  403a14:	add	x0, x0, #0xc10
  403a18:	bl	403598 <printf@plt+0x23f8>
  403a1c:	nop
  403a20:	ldp	x29, x30, [sp], #32
  403a24:	ret
  403a28:	stp	x29, x30, [sp, #-16]!
  403a2c:	mov	x29, sp
  403a30:	mov	w1, #0xffff                	// #65535
  403a34:	mov	w0, #0x1                   	// #1
  403a38:	bl	403934 <printf@plt+0x2794>
  403a3c:	ldp	x29, x30, [sp], #16
  403a40:	ret
  403a44:	sub	sp, sp, #0x10
  403a48:	str	x0, [sp, #8]
  403a4c:	str	x1, [sp]
  403a50:	ldr	x0, [sp, #8]
  403a54:	mov	w1, #0x1                   	// #1
  403a58:	str	w1, [x0]
  403a5c:	ldr	x0, [sp]
  403a60:	cmp	x0, #0x0
  403a64:	b.eq	403a70 <printf@plt+0x28d0>  // b.none
  403a68:	ldr	x0, [sp]
  403a6c:	b	403a78 <printf@plt+0x28d8>
  403a70:	adrp	x0, 405000 <printf@plt+0x3e60>
  403a74:	add	x0, x0, #0xeb0
  403a78:	ldr	x1, [sp, #8]
  403a7c:	str	x0, [x1, #8]
  403a80:	nop
  403a84:	add	sp, sp, #0x10
  403a88:	ret
  403a8c:	sub	sp, sp, #0x10
  403a90:	str	x0, [sp, #8]
  403a94:	ldr	x0, [sp, #8]
  403a98:	str	wzr, [x0]
  403a9c:	nop
  403aa0:	add	sp, sp, #0x10
  403aa4:	ret
  403aa8:	sub	sp, sp, #0x10
  403aac:	str	x0, [sp, #8]
  403ab0:	str	w1, [sp, #4]
  403ab4:	ldr	x0, [sp, #8]
  403ab8:	mov	w1, #0x3                   	// #3
  403abc:	str	w1, [x0]
  403ac0:	ldr	x0, [sp, #8]
  403ac4:	ldr	w1, [sp, #4]
  403ac8:	str	w1, [x0, #8]
  403acc:	nop
  403ad0:	add	sp, sp, #0x10
  403ad4:	ret
  403ad8:	sub	sp, sp, #0x10
  403adc:	str	x0, [sp, #8]
  403ae0:	str	w1, [sp, #4]
  403ae4:	ldr	x0, [sp, #8]
  403ae8:	mov	w1, #0x4                   	// #4
  403aec:	str	w1, [x0]
  403af0:	ldr	x0, [sp, #8]
  403af4:	ldr	w1, [sp, #4]
  403af8:	str	w1, [x0, #8]
  403afc:	nop
  403b00:	add	sp, sp, #0x10
  403b04:	ret
  403b08:	sub	sp, sp, #0x10
  403b0c:	str	x0, [sp, #8]
  403b10:	strb	w1, [sp, #7]
  403b14:	ldr	x0, [sp, #8]
  403b18:	mov	w1, #0x2                   	// #2
  403b1c:	str	w1, [x0]
  403b20:	ldr	x0, [sp, #8]
  403b24:	ldrb	w1, [sp, #7]
  403b28:	strb	w1, [x0, #8]
  403b2c:	nop
  403b30:	add	sp, sp, #0x10
  403b34:	ret
  403b38:	sub	sp, sp, #0x10
  403b3c:	str	x0, [sp, #8]
  403b40:	strb	w1, [sp, #7]
  403b44:	ldr	x0, [sp, #8]
  403b48:	mov	w1, #0x2                   	// #2
  403b4c:	str	w1, [x0]
  403b50:	ldr	x0, [sp, #8]
  403b54:	ldrb	w1, [sp, #7]
  403b58:	strb	w1, [x0, #8]
  403b5c:	nop
  403b60:	add	sp, sp, #0x10
  403b64:	ret
  403b68:	sub	sp, sp, #0x10
  403b6c:	str	x0, [sp, #8]
  403b70:	str	d0, [sp]
  403b74:	ldr	x0, [sp, #8]
  403b78:	mov	w1, #0x5                   	// #5
  403b7c:	str	w1, [x0]
  403b80:	ldr	x0, [sp, #8]
  403b84:	ldr	d0, [sp]
  403b88:	str	d0, [x0, #8]
  403b8c:	nop
  403b90:	add	sp, sp, #0x10
  403b94:	ret
  403b98:	sub	sp, sp, #0x10
  403b9c:	str	x0, [sp, #8]
  403ba0:	ldr	x0, [sp, #8]
  403ba4:	ldr	w0, [x0]
  403ba8:	cmp	w0, #0x0
  403bac:	cset	w0, eq  // eq = none
  403bb0:	and	w0, w0, #0xff
  403bb4:	add	sp, sp, #0x10
  403bb8:	ret
  403bbc:	stp	x29, x30, [sp, #-32]!
  403bc0:	mov	x29, sp
  403bc4:	str	x0, [sp, #24]
  403bc8:	ldr	x0, [sp, #24]
  403bcc:	ldr	w0, [x0]
  403bd0:	cmp	w0, #0x5
  403bd4:	b.eq	403cc8 <printf@plt+0x2b28>  // b.none
  403bd8:	cmp	w0, #0x5
  403bdc:	b.gt	403cf4 <printf@plt+0x2b54>
  403be0:	cmp	w0, #0x4
  403be4:	b.eq	403c50 <printf@plt+0x2ab0>  // b.none
  403be8:	cmp	w0, #0x4
  403bec:	b.gt	403cf4 <printf@plt+0x2b54>
  403bf0:	cmp	w0, #0x3
  403bf4:	b.eq	403c24 <printf@plt+0x2a84>  // b.none
  403bf8:	cmp	w0, #0x3
  403bfc:	b.gt	403cf4 <printf@plt+0x2b54>
  403c00:	cmp	w0, #0x2
  403c04:	b.eq	403c7c <printf@plt+0x2adc>  // b.none
  403c08:	cmp	w0, #0x2
  403c0c:	b.gt	403cf4 <printf@plt+0x2b54>
  403c10:	cmp	w0, #0x0
  403c14:	b.eq	403cf0 <printf@plt+0x2b50>  // b.none
  403c18:	cmp	w0, #0x1
  403c1c:	b.eq	403ca4 <printf@plt+0x2b04>  // b.none
  403c20:	b	403cf4 <printf@plt+0x2b54>
  403c24:	ldr	x0, [sp, #24]
  403c28:	ldr	w0, [x0, #8]
  403c2c:	bl	404388 <printf@plt+0x31e8>
  403c30:	mov	x2, x0
  403c34:	adrp	x0, 417000 <printf@plt+0x15e60>
  403c38:	add	x0, x0, #0x1f8
  403c3c:	ldr	x0, [x0]
  403c40:	mov	x1, x0
  403c44:	mov	x0, x2
  403c48:	bl	400f40 <fputs@plt>
  403c4c:	b	403cf4 <printf@plt+0x2b54>
  403c50:	ldr	x0, [sp, #24]
  403c54:	ldr	w0, [x0, #8]
  403c58:	bl	4044e0 <printf@plt+0x3340>
  403c5c:	mov	x2, x0
  403c60:	adrp	x0, 417000 <printf@plt+0x15e60>
  403c64:	add	x0, x0, #0x1f8
  403c68:	ldr	x0, [x0]
  403c6c:	mov	x1, x0
  403c70:	mov	x0, x2
  403c74:	bl	400f40 <fputs@plt>
  403c78:	b	403cf4 <printf@plt+0x2b54>
  403c7c:	ldr	x0, [sp, #24]
  403c80:	ldrb	w0, [x0, #8]
  403c84:	mov	w2, w0
  403c88:	adrp	x0, 417000 <printf@plt+0x15e60>
  403c8c:	add	x0, x0, #0x1f8
  403c90:	ldr	x0, [x0]
  403c94:	mov	x1, x0
  403c98:	mov	w0, w2
  403c9c:	bl	400f90 <putc@plt>
  403ca0:	b	403cf4 <printf@plt+0x2b54>
  403ca4:	ldr	x0, [sp, #24]
  403ca8:	ldr	x2, [x0, #8]
  403cac:	adrp	x0, 417000 <printf@plt+0x15e60>
  403cb0:	add	x0, x0, #0x1f8
  403cb4:	ldr	x0, [x0]
  403cb8:	mov	x1, x0
  403cbc:	mov	x0, x2
  403cc0:	bl	400f40 <fputs@plt>
  403cc4:	b	403cf4 <printf@plt+0x2b54>
  403cc8:	adrp	x0, 417000 <printf@plt+0x15e60>
  403ccc:	add	x0, x0, #0x1f8
  403cd0:	ldr	x2, [x0]
  403cd4:	ldr	x0, [sp, #24]
  403cd8:	ldr	d0, [x0, #8]
  403cdc:	adrp	x0, 405000 <printf@plt+0x3e60>
  403ce0:	add	x1, x0, #0xeb8
  403ce4:	mov	x0, x2
  403ce8:	bl	400f80 <fprintf@plt>
  403cec:	b	403cf4 <printf@plt+0x2b54>
  403cf0:	nop
  403cf4:	nop
  403cf8:	ldp	x29, x30, [sp], #32
  403cfc:	ret
  403d00:	stp	x29, x30, [sp, #-64]!
  403d04:	mov	x29, sp
  403d08:	str	x0, [sp, #40]
  403d0c:	str	x1, [sp, #32]
  403d10:	str	x2, [sp, #24]
  403d14:	str	x3, [sp, #16]
  403d18:	ldr	x0, [sp, #40]
  403d1c:	cmp	x0, #0x0
  403d20:	cset	w0, ne  // ne = any
  403d24:	and	w0, w0, #0xff
  403d28:	mov	w3, w0
  403d2c:	adrp	x0, 405000 <printf@plt+0x3e60>
  403d30:	add	x2, x0, #0xec0
  403d34:	mov	w1, #0x62                  	// #98
  403d38:	mov	w0, w3
  403d3c:	bl	401e30 <printf@plt+0xc90>
  403d40:	ldr	x0, [sp, #40]
  403d44:	add	x1, x0, #0x1
  403d48:	str	x1, [sp, #40]
  403d4c:	ldrb	w0, [x0]
  403d50:	strb	w0, [sp, #63]
  403d54:	ldrb	w0, [sp, #63]
  403d58:	cmp	w0, #0x0
  403d5c:	cset	w0, ne  // ne = any
  403d60:	and	w0, w0, #0xff
  403d64:	cmp	w0, #0x0
  403d68:	b.eq	403ec0 <printf@plt+0x2d20>  // b.none
  403d6c:	ldrb	w0, [sp, #63]
  403d70:	cmp	w0, #0x25
  403d74:	b.ne	403ea0 <printf@plt+0x2d00>  // b.any
  403d78:	ldr	x0, [sp, #40]
  403d7c:	add	x1, x0, #0x1
  403d80:	str	x1, [sp, #40]
  403d84:	ldrb	w0, [x0]
  403d88:	strb	w0, [sp, #63]
  403d8c:	ldrb	w0, [sp, #63]
  403d90:	cmp	w0, #0x33
  403d94:	b.eq	403e50 <printf@plt+0x2cb0>  // b.none
  403d98:	cmp	w0, #0x33
  403d9c:	b.gt	403e88 <printf@plt+0x2ce8>
  403da0:	cmp	w0, #0x32
  403da4:	b.eq	403e18 <printf@plt+0x2c78>  // b.none
  403da8:	cmp	w0, #0x32
  403dac:	b.gt	403e88 <printf@plt+0x2ce8>
  403db0:	cmp	w0, #0x25
  403db4:	b.eq	403dc4 <printf@plt+0x2c24>  // b.none
  403db8:	cmp	w0, #0x31
  403dbc:	b.eq	403de0 <printf@plt+0x2c40>  // b.none
  403dc0:	b	403e88 <printf@plt+0x2ce8>
  403dc4:	adrp	x0, 417000 <printf@plt+0x15e60>
  403dc8:	add	x0, x0, #0x1f8
  403dcc:	ldr	x0, [x0]
  403dd0:	mov	x1, x0
  403dd4:	mov	w0, #0x25                  	// #37
  403dd8:	bl	401090 <fputc@plt>
  403ddc:	b	403ebc <printf@plt+0x2d1c>
  403de0:	ldr	x0, [sp, #32]
  403de4:	bl	403b98 <printf@plt+0x29f8>
  403de8:	cmp	w0, #0x0
  403dec:	cset	w0, eq  // eq = none
  403df0:	and	w0, w0, #0xff
  403df4:	mov	w3, w0
  403df8:	adrp	x0, 405000 <printf@plt+0x3e60>
  403dfc:	add	x2, x0, #0xec0
  403e00:	mov	w1, #0x6c                  	// #108
  403e04:	mov	w0, w3
  403e08:	bl	401e30 <printf@plt+0xc90>
  403e0c:	ldr	x0, [sp, #32]
  403e10:	bl	403bbc <printf@plt+0x2a1c>
  403e14:	b	403ebc <printf@plt+0x2d1c>
  403e18:	ldr	x0, [sp, #24]
  403e1c:	bl	403b98 <printf@plt+0x29f8>
  403e20:	cmp	w0, #0x0
  403e24:	cset	w0, eq  // eq = none
  403e28:	and	w0, w0, #0xff
  403e2c:	mov	w3, w0
  403e30:	adrp	x0, 405000 <printf@plt+0x3e60>
  403e34:	add	x2, x0, #0xec0
  403e38:	mov	w1, #0x70                  	// #112
  403e3c:	mov	w0, w3
  403e40:	bl	401e30 <printf@plt+0xc90>
  403e44:	ldr	x0, [sp, #24]
  403e48:	bl	403bbc <printf@plt+0x2a1c>
  403e4c:	b	403ebc <printf@plt+0x2d1c>
  403e50:	ldr	x0, [sp, #16]
  403e54:	bl	403b98 <printf@plt+0x29f8>
  403e58:	cmp	w0, #0x0
  403e5c:	cset	w0, eq  // eq = none
  403e60:	and	w0, w0, #0xff
  403e64:	mov	w3, w0
  403e68:	adrp	x0, 405000 <printf@plt+0x3e60>
  403e6c:	add	x2, x0, #0xec0
  403e70:	mov	w1, #0x74                  	// #116
  403e74:	mov	w0, w3
  403e78:	bl	401e30 <printf@plt+0xc90>
  403e7c:	ldr	x0, [sp, #16]
  403e80:	bl	403bbc <printf@plt+0x2a1c>
  403e84:	b	403ebc <printf@plt+0x2d1c>
  403e88:	adrp	x0, 405000 <printf@plt+0x3e60>
  403e8c:	add	x2, x0, #0xec0
  403e90:	mov	w1, #0x78                  	// #120
  403e94:	mov	w0, #0x0                   	// #0
  403e98:	bl	401e30 <printf@plt+0xc90>
  403e9c:	b	403d40 <printf@plt+0x2ba0>
  403ea0:	ldrb	w2, [sp, #63]
  403ea4:	adrp	x0, 417000 <printf@plt+0x15e60>
  403ea8:	add	x0, x0, #0x1f8
  403eac:	ldr	x0, [x0]
  403eb0:	mov	x1, x0
  403eb4:	mov	w0, w2
  403eb8:	bl	400f90 <putc@plt>
  403ebc:	b	403d40 <printf@plt+0x2ba0>
  403ec0:	nop
  403ec4:	ldp	x29, x30, [sp], #64
  403ec8:	ret
  403ecc:	stp	x29, x30, [sp, #-32]!
  403ed0:	mov	x29, sp
  403ed4:	str	w0, [sp, #28]
  403ed8:	str	w1, [sp, #24]
  403edc:	ldr	w0, [sp, #28]
  403ee0:	cmp	w0, #0x1
  403ee4:	b.ne	403f04 <printf@plt+0x2d64>  // b.any
  403ee8:	ldr	w1, [sp, #24]
  403eec:	mov	w0, #0xffff                	// #65535
  403ef0:	cmp	w1, w0
  403ef4:	b.ne	403f04 <printf@plt+0x2d64>  // b.any
  403ef8:	adrp	x0, 417000 <printf@plt+0x15e60>
  403efc:	add	x0, x0, #0xd20
  403f00:	bl	403a8c <printf@plt+0x28ec>
  403f04:	nop
  403f08:	ldp	x29, x30, [sp], #32
  403f0c:	ret
  403f10:	stp	x29, x30, [sp, #-16]!
  403f14:	mov	x29, sp
  403f18:	mov	w1, #0xffff                	// #65535
  403f1c:	mov	w0, #0x1                   	// #1
  403f20:	bl	403ecc <printf@plt+0x2d2c>
  403f24:	ldp	x29, x30, [sp], #16
  403f28:	ret
  403f2c:	stp	x29, x30, [sp, #-96]!
  403f30:	mov	x29, sp
  403f34:	str	x0, [sp, #72]
  403f38:	str	x1, [sp, #64]
  403f3c:	str	w2, [sp, #60]
  403f40:	str	w3, [sp, #56]
  403f44:	str	x4, [sp, #48]
  403f48:	str	x5, [sp, #40]
  403f4c:	str	x6, [sp, #32]
  403f50:	str	x7, [sp, #24]
  403f54:	str	wzr, [sp, #92]
  403f58:	adrp	x0, 417000 <printf@plt+0x15e60>
  403f5c:	add	x0, x0, #0xd78
  403f60:	ldr	x0, [x0]
  403f64:	cmp	x0, #0x0
  403f68:	b.eq	403fa0 <printf@plt+0x2e00>  // b.none
  403f6c:	adrp	x0, 417000 <printf@plt+0x15e60>
  403f70:	add	x0, x0, #0x1f8
  403f74:	ldr	x3, [x0]
  403f78:	adrp	x0, 417000 <printf@plt+0x15e60>
  403f7c:	add	x0, x0, #0xd78
  403f80:	ldr	x0, [x0]
  403f84:	mov	x2, x0
  403f88:	adrp	x0, 405000 <printf@plt+0x3e60>
  403f8c:	add	x1, x0, #0xee0
  403f90:	mov	x0, x3
  403f94:	bl	400f80 <fprintf@plt>
  403f98:	mov	w0, #0x1                   	// #1
  403f9c:	str	w0, [sp, #92]
  403fa0:	ldr	w0, [sp, #60]
  403fa4:	cmp	w0, #0x0
  403fa8:	b.lt	404040 <printf@plt+0x2ea0>  // b.tstop
  403fac:	ldr	x0, [sp, #72]
  403fb0:	cmp	x0, #0x0
  403fb4:	b.eq	404040 <printf@plt+0x2ea0>  // b.none
  403fb8:	adrp	x0, 405000 <printf@plt+0x3e60>
  403fbc:	add	x1, x0, #0xee8
  403fc0:	ldr	x0, [sp, #72]
  403fc4:	bl	401100 <strcmp@plt>
  403fc8:	cmp	w0, #0x0
  403fcc:	b.ne	403fdc <printf@plt+0x2e3c>  // b.any
  403fd0:	adrp	x0, 405000 <printf@plt+0x3e60>
  403fd4:	add	x0, x0, #0xef0
  403fd8:	str	x0, [sp, #72]
  403fdc:	ldr	x0, [sp, #64]
  403fe0:	cmp	x0, #0x0
  403fe4:	b.eq	404014 <printf@plt+0x2e74>  // b.none
  403fe8:	adrp	x0, 417000 <printf@plt+0x15e60>
  403fec:	add	x0, x0, #0x1f8
  403ff0:	ldr	x5, [x0]
  403ff4:	ldr	w4, [sp, #60]
  403ff8:	ldr	x3, [sp, #64]
  403ffc:	ldr	x2, [sp, #72]
  404000:	adrp	x0, 405000 <printf@plt+0x3e60>
  404004:	add	x1, x0, #0xf08
  404008:	mov	x0, x5
  40400c:	bl	400f80 <fprintf@plt>
  404010:	b	404038 <printf@plt+0x2e98>
  404014:	adrp	x0, 417000 <printf@plt+0x15e60>
  404018:	add	x0, x0, #0x1f8
  40401c:	ldr	x4, [x0]
  404020:	ldr	w3, [sp, #60]
  404024:	ldr	x2, [sp, #72]
  404028:	adrp	x0, 405000 <printf@plt+0x3e60>
  40402c:	add	x1, x0, #0xf18
  404030:	mov	x0, x4
  404034:	bl	400f80 <fprintf@plt>
  404038:	mov	w0, #0x1                   	// #1
  40403c:	str	w0, [sp, #92]
  404040:	ldr	w0, [sp, #92]
  404044:	cmp	w0, #0x0
  404048:	b.eq	404068 <printf@plt+0x2ec8>  // b.none
  40404c:	adrp	x0, 417000 <printf@plt+0x15e60>
  404050:	add	x0, x0, #0x1f8
  404054:	ldr	x0, [x0]
  404058:	mov	x1, x0
  40405c:	mov	w0, #0x20                  	// #32
  404060:	bl	401090 <fputc@plt>
  404064:	str	wzr, [sp, #92]
  404068:	ldr	w0, [sp, #56]
  40406c:	cmp	w0, #0x2
  404070:	b.eq	40408c <printf@plt+0x2eec>  // b.none
  404074:	cmp	w0, #0x2
  404078:	b.gt	4040ec <printf@plt+0x2f4c>
  40407c:	cmp	w0, #0x0
  404080:	b.eq	4040bc <printf@plt+0x2f1c>  // b.none
  404084:	cmp	w0, #0x1
  404088:	b	4040ec <printf@plt+0x2f4c>
  40408c:	adrp	x0, 417000 <printf@plt+0x15e60>
  404090:	add	x0, x0, #0x1f8
  404094:	ldr	x0, [x0]
  404098:	mov	x3, x0
  40409c:	mov	x2, #0xc                   	// #12
  4040a0:	mov	x1, #0x1                   	// #1
  4040a4:	adrp	x0, 405000 <printf@plt+0x3e60>
  4040a8:	add	x0, x0, #0xf20
  4040ac:	bl	401170 <fwrite@plt>
  4040b0:	mov	w0, #0x1                   	// #1
  4040b4:	str	w0, [sp, #92]
  4040b8:	b	4040ec <printf@plt+0x2f4c>
  4040bc:	adrp	x0, 417000 <printf@plt+0x15e60>
  4040c0:	add	x0, x0, #0x1f8
  4040c4:	ldr	x0, [x0]
  4040c8:	mov	x3, x0
  4040cc:	mov	x2, #0x8                   	// #8
  4040d0:	mov	x1, #0x1                   	// #1
  4040d4:	adrp	x0, 405000 <printf@plt+0x3e60>
  4040d8:	add	x0, x0, #0xf30
  4040dc:	bl	401170 <fwrite@plt>
  4040e0:	mov	w0, #0x1                   	// #1
  4040e4:	str	w0, [sp, #92]
  4040e8:	nop
  4040ec:	ldr	w0, [sp, #92]
  4040f0:	cmp	w0, #0x0
  4040f4:	b.eq	404110 <printf@plt+0x2f70>  // b.none
  4040f8:	adrp	x0, 417000 <printf@plt+0x15e60>
  4040fc:	add	x0, x0, #0x1f8
  404100:	ldr	x0, [x0]
  404104:	mov	x1, x0
  404108:	mov	w0, #0x20                  	// #32
  40410c:	bl	401090 <fputc@plt>
  404110:	ldr	x3, [sp, #24]
  404114:	ldr	x2, [sp, #32]
  404118:	ldr	x1, [sp, #40]
  40411c:	ldr	x0, [sp, #48]
  404120:	bl	403d00 <printf@plt+0x2b60>
  404124:	adrp	x0, 417000 <printf@plt+0x15e60>
  404128:	add	x0, x0, #0x1f8
  40412c:	ldr	x0, [x0]
  404130:	mov	x1, x0
  404134:	mov	w0, #0xa                   	// #10
  404138:	bl	401090 <fputc@plt>
  40413c:	adrp	x0, 417000 <printf@plt+0x15e60>
  404140:	add	x0, x0, #0x1f8
  404144:	ldr	x0, [x0]
  404148:	bl	4010b0 <fflush@plt>
  40414c:	ldr	w0, [sp, #56]
  404150:	cmp	w0, #0x2
  404154:	b.ne	40415c <printf@plt+0x2fbc>  // b.any
  404158:	bl	404378 <printf@plt+0x31d8>
  40415c:	nop
  404160:	ldp	x29, x30, [sp], #96
  404164:	ret
  404168:	stp	x29, x30, [sp, #-64]!
  40416c:	mov	x29, sp
  404170:	str	w0, [sp, #60]
  404174:	str	x1, [sp, #48]
  404178:	str	x2, [sp, #40]
  40417c:	str	x3, [sp, #32]
  404180:	str	x4, [sp, #24]
  404184:	adrp	x0, 417000 <printf@plt+0x15e60>
  404188:	add	x0, x0, #0xd30
  40418c:	ldr	x8, [x0]
  404190:	adrp	x0, 417000 <printf@plt+0x15e60>
  404194:	add	x0, x0, #0xd38
  404198:	ldr	x1, [x0]
  40419c:	adrp	x0, 417000 <printf@plt+0x15e60>
  4041a0:	add	x0, x0, #0xd70
  4041a4:	ldr	w0, [x0]
  4041a8:	ldr	x7, [sp, #24]
  4041ac:	ldr	x6, [sp, #32]
  4041b0:	ldr	x5, [sp, #40]
  4041b4:	ldr	x4, [sp, #48]
  4041b8:	ldr	w3, [sp, #60]
  4041bc:	mov	w2, w0
  4041c0:	mov	x0, x8
  4041c4:	bl	403f2c <printf@plt+0x2d8c>
  4041c8:	nop
  4041cc:	ldp	x29, x30, [sp], #64
  4041d0:	ret
  4041d4:	stp	x29, x30, [sp, #-48]!
  4041d8:	mov	x29, sp
  4041dc:	str	x0, [sp, #40]
  4041e0:	str	x1, [sp, #32]
  4041e4:	str	x2, [sp, #24]
  4041e8:	str	x3, [sp, #16]
  4041ec:	ldr	x4, [sp, #16]
  4041f0:	ldr	x3, [sp, #24]
  4041f4:	ldr	x2, [sp, #32]
  4041f8:	ldr	x1, [sp, #40]
  4041fc:	mov	w0, #0x1                   	// #1
  404200:	bl	404168 <printf@plt+0x2fc8>
  404204:	nop
  404208:	ldp	x29, x30, [sp], #48
  40420c:	ret
  404210:	stp	x29, x30, [sp, #-48]!
  404214:	mov	x29, sp
  404218:	str	x0, [sp, #40]
  40421c:	str	x1, [sp, #32]
  404220:	str	x2, [sp, #24]
  404224:	str	x3, [sp, #16]
  404228:	ldr	x4, [sp, #16]
  40422c:	ldr	x3, [sp, #24]
  404230:	ldr	x2, [sp, #32]
  404234:	ldr	x1, [sp, #40]
  404238:	mov	w0, #0x0                   	// #0
  40423c:	bl	404168 <printf@plt+0x2fc8>
  404240:	nop
  404244:	ldp	x29, x30, [sp], #48
  404248:	ret
  40424c:	stp	x29, x30, [sp, #-48]!
  404250:	mov	x29, sp
  404254:	str	x0, [sp, #40]
  404258:	str	x1, [sp, #32]
  40425c:	str	x2, [sp, #24]
  404260:	str	x3, [sp, #16]
  404264:	ldr	x4, [sp, #16]
  404268:	ldr	x3, [sp, #24]
  40426c:	ldr	x2, [sp, #32]
  404270:	ldr	x1, [sp, #40]
  404274:	mov	w0, #0x2                   	// #2
  404278:	bl	404168 <printf@plt+0x2fc8>
  40427c:	nop
  404280:	ldp	x29, x30, [sp], #48
  404284:	ret
  404288:	stp	x29, x30, [sp, #-64]!
  40428c:	mov	x29, sp
  404290:	str	x0, [sp, #56]
  404294:	str	w1, [sp, #52]
  404298:	str	x2, [sp, #40]
  40429c:	str	x3, [sp, #32]
  4042a0:	str	x4, [sp, #24]
  4042a4:	str	x5, [sp, #16]
  4042a8:	ldr	x7, [sp, #16]
  4042ac:	ldr	x6, [sp, #24]
  4042b0:	ldr	x5, [sp, #32]
  4042b4:	ldr	x4, [sp, #40]
  4042b8:	mov	w3, #0x1                   	// #1
  4042bc:	ldr	w2, [sp, #52]
  4042c0:	mov	x1, #0x0                   	// #0
  4042c4:	ldr	x0, [sp, #56]
  4042c8:	bl	403f2c <printf@plt+0x2d8c>
  4042cc:	nop
  4042d0:	ldp	x29, x30, [sp], #64
  4042d4:	ret
  4042d8:	stp	x29, x30, [sp, #-64]!
  4042dc:	mov	x29, sp
  4042e0:	str	x0, [sp, #56]
  4042e4:	str	w1, [sp, #52]
  4042e8:	str	x2, [sp, #40]
  4042ec:	str	x3, [sp, #32]
  4042f0:	str	x4, [sp, #24]
  4042f4:	str	x5, [sp, #16]
  4042f8:	ldr	x7, [sp, #16]
  4042fc:	ldr	x6, [sp, #24]
  404300:	ldr	x5, [sp, #32]
  404304:	ldr	x4, [sp, #40]
  404308:	mov	w3, #0x0                   	// #0
  40430c:	ldr	w2, [sp, #52]
  404310:	mov	x1, #0x0                   	// #0
  404314:	ldr	x0, [sp, #56]
  404318:	bl	403f2c <printf@plt+0x2d8c>
  40431c:	nop
  404320:	ldp	x29, x30, [sp], #64
  404324:	ret
  404328:	stp	x29, x30, [sp, #-64]!
  40432c:	mov	x29, sp
  404330:	str	x0, [sp, #56]
  404334:	str	w1, [sp, #52]
  404338:	str	x2, [sp, #40]
  40433c:	str	x3, [sp, #32]
  404340:	str	x4, [sp, #24]
  404344:	str	x5, [sp, #16]
  404348:	ldr	x7, [sp, #16]
  40434c:	ldr	x6, [sp, #24]
  404350:	ldr	x5, [sp, #32]
  404354:	ldr	x4, [sp, #40]
  404358:	mov	w3, #0x2                   	// #2
  40435c:	ldr	w2, [sp, #52]
  404360:	mov	x1, #0x0                   	// #0
  404364:	ldr	x0, [sp, #56]
  404368:	bl	403f2c <printf@plt+0x2d8c>
  40436c:	nop
  404370:	ldp	x29, x30, [sp], #64
  404374:	ret
  404378:	stp	x29, x30, [sp, #-16]!
  40437c:	mov	x29, sp
  404380:	mov	w0, #0x3                   	// #3
  404384:	bl	401160 <exit@plt>
  404388:	sub	sp, sp, #0x20
  40438c:	str	w0, [sp, #12]
  404390:	adrp	x0, 417000 <printf@plt+0x15e60>
  404394:	add	x0, x0, #0xd54
  404398:	str	x0, [sp, #24]
  40439c:	ldr	w0, [sp, #12]
  4043a0:	cmp	w0, #0x0
  4043a4:	b.lt	404434 <printf@plt+0x3294>  // b.tstop
  4043a8:	ldr	w1, [sp, #12]
  4043ac:	mov	w0, #0x6667                	// #26215
  4043b0:	movk	w0, #0x6666, lsl #16
  4043b4:	smull	x0, w1, w0
  4043b8:	lsr	x0, x0, #32
  4043bc:	asr	w2, w0, #2
  4043c0:	asr	w0, w1, #31
  4043c4:	sub	w2, w2, w0
  4043c8:	mov	w0, w2
  4043cc:	lsl	w0, w0, #2
  4043d0:	add	w0, w0, w2
  4043d4:	lsl	w0, w0, #1
  4043d8:	sub	w2, w1, w0
  4043dc:	and	w0, w2, #0xff
  4043e0:	ldr	x1, [sp, #24]
  4043e4:	sub	x1, x1, #0x1
  4043e8:	str	x1, [sp, #24]
  4043ec:	add	w0, w0, #0x30
  4043f0:	and	w1, w0, #0xff
  4043f4:	ldr	x0, [sp, #24]
  4043f8:	strb	w1, [x0]
  4043fc:	ldr	w0, [sp, #12]
  404400:	mov	w1, #0x6667                	// #26215
  404404:	movk	w1, #0x6666, lsl #16
  404408:	smull	x1, w0, w1
  40440c:	lsr	x1, x1, #32
  404410:	asr	w1, w1, #2
  404414:	asr	w0, w0, #31
  404418:	sub	w0, w1, w0
  40441c:	str	w0, [sp, #12]
  404420:	ldr	w0, [sp, #12]
  404424:	cmp	w0, #0x0
  404428:	b.ne	4043a8 <printf@plt+0x3208>  // b.any
  40442c:	ldr	x0, [sp, #24]
  404430:	b	4044d8 <printf@plt+0x3338>
  404434:	ldr	w1, [sp, #12]
  404438:	mov	w0, #0x6667                	// #26215
  40443c:	movk	w0, #0x6666, lsl #16
  404440:	smull	x0, w1, w0
  404444:	lsr	x0, x0, #32
  404448:	asr	w2, w0, #2
  40444c:	asr	w0, w1, #31
  404450:	sub	w2, w2, w0
  404454:	mov	w0, w2
  404458:	lsl	w0, w0, #2
  40445c:	add	w0, w0, w2
  404460:	lsl	w0, w0, #1
  404464:	sub	w2, w1, w0
  404468:	and	w0, w2, #0xff
  40446c:	ldr	x1, [sp, #24]
  404470:	sub	x1, x1, #0x1
  404474:	str	x1, [sp, #24]
  404478:	mov	w1, #0x30                  	// #48
  40447c:	sub	w0, w1, w0
  404480:	and	w1, w0, #0xff
  404484:	ldr	x0, [sp, #24]
  404488:	strb	w1, [x0]
  40448c:	ldr	w0, [sp, #12]
  404490:	mov	w1, #0x6667                	// #26215
  404494:	movk	w1, #0x6666, lsl #16
  404498:	smull	x1, w0, w1
  40449c:	lsr	x1, x1, #32
  4044a0:	asr	w1, w1, #2
  4044a4:	asr	w0, w0, #31
  4044a8:	sub	w0, w1, w0
  4044ac:	str	w0, [sp, #12]
  4044b0:	ldr	w0, [sp, #12]
  4044b4:	cmp	w0, #0x0
  4044b8:	b.ne	404434 <printf@plt+0x3294>  // b.any
  4044bc:	ldr	x0, [sp, #24]
  4044c0:	sub	x0, x0, #0x1
  4044c4:	str	x0, [sp, #24]
  4044c8:	ldr	x0, [sp, #24]
  4044cc:	mov	w1, #0x2d                  	// #45
  4044d0:	strb	w1, [x0]
  4044d4:	ldr	x0, [sp, #24]
  4044d8:	add	sp, sp, #0x20
  4044dc:	ret
  4044e0:	sub	sp, sp, #0x20
  4044e4:	str	w0, [sp, #12]
  4044e8:	adrp	x0, 417000 <printf@plt+0x15e60>
  4044ec:	add	x0, x0, #0xd6c
  4044f0:	str	x0, [sp, #24]
  4044f4:	ldr	w2, [sp, #12]
  4044f8:	mov	w0, #0xcccd                	// #52429
  4044fc:	movk	w0, #0xcccc, lsl #16
  404500:	umull	x0, w2, w0
  404504:	lsr	x0, x0, #32
  404508:	lsr	w1, w0, #3
  40450c:	mov	w0, w1
  404510:	lsl	w0, w0, #2
  404514:	add	w0, w0, w1
  404518:	lsl	w0, w0, #1
  40451c:	sub	w1, w2, w0
  404520:	and	w0, w1, #0xff
  404524:	ldr	x1, [sp, #24]
  404528:	sub	x1, x1, #0x1
  40452c:	str	x1, [sp, #24]
  404530:	add	w0, w0, #0x30
  404534:	and	w1, w0, #0xff
  404538:	ldr	x0, [sp, #24]
  40453c:	strb	w1, [x0]
  404540:	ldr	w1, [sp, #12]
  404544:	mov	w0, #0xcccd                	// #52429
  404548:	movk	w0, #0xcccc, lsl #16
  40454c:	umull	x0, w1, w0
  404550:	lsr	x0, x0, #32
  404554:	lsr	w0, w0, #3
  404558:	str	w0, [sp, #12]
  40455c:	ldr	w0, [sp, #12]
  404560:	cmp	w0, #0x0
  404564:	b.ne	4044f4 <printf@plt+0x3354>  // b.any
  404568:	ldr	x0, [sp, #24]
  40456c:	add	sp, sp, #0x20
  404570:	ret
  404574:	stp	x29, x30, [sp, #-32]!
  404578:	mov	x29, sp
  40457c:	str	w0, [sp, #28]
  404580:	str	x1, [sp, #16]
  404584:	ldr	w0, [sp, #28]
  404588:	cmp	w0, #0x0
  40458c:	b.ne	4045a0 <printf@plt+0x3400>  // b.any
  404590:	ldr	x0, [sp, #16]
  404594:	str	wzr, [x0]
  404598:	mov	x0, #0x0                   	// #0
  40459c:	b	4045c0 <printf@plt+0x3420>
  4045a0:	ldr	w0, [sp, #28]
  4045a4:	lsl	w1, w0, #1
  4045a8:	ldr	x0, [sp, #16]
  4045ac:	str	w1, [x0]
  4045b0:	ldr	x0, [sp, #16]
  4045b4:	ldr	w0, [x0]
  4045b8:	sxtw	x0, w0
  4045bc:	bl	400f30 <_Znam@plt>
  4045c0:	ldp	x29, x30, [sp], #32
  4045c4:	ret
  4045c8:	stp	x29, x30, [sp, #-32]!
  4045cc:	mov	x29, sp
  4045d0:	str	x0, [sp, #24]
  4045d4:	str	w1, [sp, #20]
  4045d8:	ldr	x0, [sp, #24]
  4045dc:	cmp	x0, #0x0
  4045e0:	b.eq	4045ec <printf@plt+0x344c>  // b.none
  4045e4:	ldr	x0, [sp, #24]
  4045e8:	bl	4010d0 <_ZdaPv@plt>
  4045ec:	nop
  4045f0:	ldp	x29, x30, [sp], #32
  4045f4:	ret
  4045f8:	stp	x29, x30, [sp, #-48]!
  4045fc:	mov	x29, sp
  404600:	str	x0, [sp, #40]
  404604:	str	w1, [sp, #36]
  404608:	str	w2, [sp, #32]
  40460c:	str	x3, [sp, #24]
  404610:	ldr	w1, [sp, #36]
  404614:	ldr	w0, [sp, #32]
  404618:	cmp	w1, w0
  40461c:	b.lt	404634 <printf@plt+0x3494>  // b.tstop
  404620:	ldr	x0, [sp, #24]
  404624:	ldr	w1, [sp, #36]
  404628:	str	w1, [x0]
  40462c:	ldr	x0, [sp, #40]
  404630:	b	404684 <printf@plt+0x34e4>
  404634:	ldr	x0, [sp, #40]
  404638:	cmp	x0, #0x0
  40463c:	b.eq	404648 <printf@plt+0x34a8>  // b.none
  404640:	ldr	x0, [sp, #40]
  404644:	bl	4010d0 <_ZdaPv@plt>
  404648:	ldr	w0, [sp, #32]
  40464c:	cmp	w0, #0x0
  404650:	b.ne	404664 <printf@plt+0x34c4>  // b.any
  404654:	ldr	x0, [sp, #24]
  404658:	str	wzr, [x0]
  40465c:	mov	x0, #0x0                   	// #0
  404660:	b	404684 <printf@plt+0x34e4>
  404664:	ldr	w0, [sp, #32]
  404668:	lsl	w1, w0, #1
  40466c:	ldr	x0, [sp, #24]
  404670:	str	w1, [x0]
  404674:	ldr	x0, [sp, #24]
  404678:	ldr	w0, [x0]
  40467c:	sxtw	x0, w0
  404680:	bl	400f30 <_Znam@plt>
  404684:	ldp	x29, x30, [sp], #48
  404688:	ret
  40468c:	stp	x29, x30, [sp, #-64]!
  404690:	mov	x29, sp
  404694:	str	x0, [sp, #40]
  404698:	str	w1, [sp, #36]
  40469c:	str	w2, [sp, #32]
  4046a0:	str	w3, [sp, #28]
  4046a4:	str	x4, [sp, #16]
  4046a8:	ldr	w1, [sp, #36]
  4046ac:	ldr	w0, [sp, #28]
  4046b0:	cmp	w1, w0
  4046b4:	b.lt	4046cc <printf@plt+0x352c>  // b.tstop
  4046b8:	ldr	x0, [sp, #16]
  4046bc:	ldr	w1, [sp, #36]
  4046c0:	str	w1, [x0]
  4046c4:	ldr	x0, [sp, #40]
  4046c8:	b	404768 <printf@plt+0x35c8>
  4046cc:	ldr	w0, [sp, #28]
  4046d0:	cmp	w0, #0x0
  4046d4:	b.ne	4046fc <printf@plt+0x355c>  // b.any
  4046d8:	ldr	x0, [sp, #40]
  4046dc:	cmp	x0, #0x0
  4046e0:	b.eq	4046ec <printf@plt+0x354c>  // b.none
  4046e4:	ldr	x0, [sp, #40]
  4046e8:	bl	4010d0 <_ZdaPv@plt>
  4046ec:	ldr	x0, [sp, #16]
  4046f0:	str	wzr, [x0]
  4046f4:	mov	x0, #0x0                   	// #0
  4046f8:	b	404768 <printf@plt+0x35c8>
  4046fc:	ldr	w0, [sp, #28]
  404700:	lsl	w1, w0, #1
  404704:	ldr	x0, [sp, #16]
  404708:	str	w1, [x0]
  40470c:	ldr	x0, [sp, #16]
  404710:	ldr	w0, [x0]
  404714:	sxtw	x0, w0
  404718:	bl	400f30 <_Znam@plt>
  40471c:	str	x0, [sp, #56]
  404720:	ldr	w1, [sp, #32]
  404724:	ldr	w0, [sp, #28]
  404728:	cmp	w1, w0
  40472c:	b.ge	404750 <printf@plt+0x35b0>  // b.tcont
  404730:	ldr	w0, [sp, #32]
  404734:	cmp	w0, #0x0
  404738:	b.eq	404750 <printf@plt+0x35b0>  // b.none
  40473c:	ldrsw	x0, [sp, #32]
  404740:	mov	x2, x0
  404744:	ldr	x1, [sp, #40]
  404748:	ldr	x0, [sp, #56]
  40474c:	bl	400f50 <memcpy@plt>
  404750:	ldr	x0, [sp, #40]
  404754:	cmp	x0, #0x0
  404758:	b.eq	404764 <printf@plt+0x35c4>  // b.none
  40475c:	ldr	x0, [sp, #40]
  404760:	bl	4010d0 <_ZdaPv@plt>
  404764:	ldr	x0, [sp, #56]
  404768:	ldp	x29, x30, [sp], #64
  40476c:	ret
  404770:	sub	sp, sp, #0x10
  404774:	str	x0, [sp, #8]
  404778:	ldr	x0, [sp, #8]
  40477c:	str	xzr, [x0]
  404780:	ldr	x0, [sp, #8]
  404784:	str	wzr, [x0, #8]
  404788:	ldr	x0, [sp, #8]
  40478c:	str	wzr, [x0, #12]
  404790:	nop
  404794:	add	sp, sp, #0x10
  404798:	ret
  40479c:	stp	x29, x30, [sp, #-48]!
  4047a0:	mov	x29, sp
  4047a4:	str	x0, [sp, #40]
  4047a8:	str	x1, [sp, #32]
  4047ac:	str	w2, [sp, #28]
  4047b0:	ldr	x0, [sp, #40]
  4047b4:	ldr	w1, [sp, #28]
  4047b8:	str	w1, [x0, #8]
  4047bc:	ldr	w0, [sp, #28]
  4047c0:	mvn	w0, w0
  4047c4:	lsr	w0, w0, #31
  4047c8:	and	w0, w0, #0xff
  4047cc:	mov	w3, w0
  4047d0:	adrp	x0, 405000 <printf@plt+0x3e60>
  4047d4:	add	x2, x0, #0xf48
  4047d8:	mov	w1, #0x57                  	// #87
  4047dc:	mov	w0, w3
  4047e0:	bl	401e30 <printf@plt+0xc90>
  4047e4:	ldr	x0, [sp, #40]
  4047e8:	add	x0, x0, #0xc
  4047ec:	mov	x1, x0
  4047f0:	ldr	w0, [sp, #28]
  4047f4:	bl	404574 <printf@plt+0x33d4>
  4047f8:	mov	x1, x0
  4047fc:	ldr	x0, [sp, #40]
  404800:	str	x1, [x0]
  404804:	ldr	w0, [sp, #28]
  404808:	cmp	w0, #0x0
  40480c:	b.eq	404828 <printf@plt+0x3688>  // b.none
  404810:	ldr	x0, [sp, #40]
  404814:	ldr	x0, [x0]
  404818:	ldrsw	x1, [sp, #28]
  40481c:	mov	x2, x1
  404820:	ldr	x1, [sp, #32]
  404824:	bl	400f50 <memcpy@plt>
  404828:	nop
  40482c:	ldp	x29, x30, [sp], #48
  404830:	ret
  404834:	stp	x29, x30, [sp, #-32]!
  404838:	mov	x29, sp
  40483c:	str	x0, [sp, #24]
  404840:	str	x1, [sp, #16]
  404844:	ldr	x0, [sp, #16]
  404848:	cmp	x0, #0x0
  40484c:	b.ne	40486c <printf@plt+0x36cc>  // b.any
  404850:	ldr	x0, [sp, #24]
  404854:	str	wzr, [x0, #8]
  404858:	ldr	x0, [sp, #24]
  40485c:	str	xzr, [x0]
  404860:	ldr	x0, [sp, #24]
  404864:	str	wzr, [x0, #12]
  404868:	b	4048dc <printf@plt+0x373c>
  40486c:	ldr	x0, [sp, #16]
  404870:	bl	400f70 <strlen@plt>
  404874:	mov	w1, w0
  404878:	ldr	x0, [sp, #24]
  40487c:	str	w1, [x0, #8]
  404880:	ldr	x0, [sp, #24]
  404884:	ldr	w2, [x0, #8]
  404888:	ldr	x0, [sp, #24]
  40488c:	add	x0, x0, #0xc
  404890:	mov	x1, x0
  404894:	mov	w0, w2
  404898:	bl	404574 <printf@plt+0x33d4>
  40489c:	mov	x1, x0
  4048a0:	ldr	x0, [sp, #24]
  4048a4:	str	x1, [x0]
  4048a8:	ldr	x0, [sp, #24]
  4048ac:	ldr	w0, [x0, #8]
  4048b0:	cmp	w0, #0x0
  4048b4:	b.eq	4048dc <printf@plt+0x373c>  // b.none
  4048b8:	ldr	x0, [sp, #24]
  4048bc:	ldr	x3, [x0]
  4048c0:	ldr	x0, [sp, #24]
  4048c4:	ldr	w0, [x0, #8]
  4048c8:	sxtw	x0, w0
  4048cc:	mov	x2, x0
  4048d0:	ldr	x1, [sp, #16]
  4048d4:	mov	x0, x3
  4048d8:	bl	400f50 <memcpy@plt>
  4048dc:	nop
  4048e0:	ldp	x29, x30, [sp], #32
  4048e4:	ret
  4048e8:	stp	x29, x30, [sp, #-32]!
  4048ec:	mov	x29, sp
  4048f0:	str	x0, [sp, #24]
  4048f4:	strb	w1, [sp, #23]
  4048f8:	ldr	x0, [sp, #24]
  4048fc:	mov	w1, #0x1                   	// #1
  404900:	str	w1, [x0, #8]
  404904:	ldr	x0, [sp, #24]
  404908:	add	x0, x0, #0xc
  40490c:	mov	x1, x0
  404910:	mov	w0, #0x1                   	// #1
  404914:	bl	404574 <printf@plt+0x33d4>
  404918:	mov	x1, x0
  40491c:	ldr	x0, [sp, #24]
  404920:	str	x1, [x0]
  404924:	ldr	x0, [sp, #24]
  404928:	ldr	x0, [x0]
  40492c:	ldrb	w1, [sp, #23]
  404930:	strb	w1, [x0]
  404934:	nop
  404938:	ldp	x29, x30, [sp], #32
  40493c:	ret
  404940:	stp	x29, x30, [sp, #-32]!
  404944:	mov	x29, sp
  404948:	str	x0, [sp, #24]
  40494c:	str	x1, [sp, #16]
  404950:	ldr	x0, [sp, #16]
  404954:	ldr	w1, [x0, #8]
  404958:	ldr	x0, [sp, #24]
  40495c:	str	w1, [x0, #8]
  404960:	ldr	x0, [sp, #24]
  404964:	ldr	w2, [x0, #8]
  404968:	ldr	x0, [sp, #24]
  40496c:	add	x0, x0, #0xc
  404970:	mov	x1, x0
  404974:	mov	w0, w2
  404978:	bl	404574 <printf@plt+0x33d4>
  40497c:	mov	x1, x0
  404980:	ldr	x0, [sp, #24]
  404984:	str	x1, [x0]
  404988:	ldr	x0, [sp, #24]
  40498c:	ldr	w0, [x0, #8]
  404990:	cmp	w0, #0x0
  404994:	b.eq	4049c0 <printf@plt+0x3820>  // b.none
  404998:	ldr	x0, [sp, #24]
  40499c:	ldr	x3, [x0]
  4049a0:	ldr	x0, [sp, #16]
  4049a4:	ldr	x1, [x0]
  4049a8:	ldr	x0, [sp, #24]
  4049ac:	ldr	w0, [x0, #8]
  4049b0:	sxtw	x0, w0
  4049b4:	mov	x2, x0
  4049b8:	mov	x0, x3
  4049bc:	bl	400f50 <memcpy@plt>
  4049c0:	nop
  4049c4:	ldp	x29, x30, [sp], #32
  4049c8:	ret
  4049cc:	stp	x29, x30, [sp, #-32]!
  4049d0:	mov	x29, sp
  4049d4:	str	x0, [sp, #24]
  4049d8:	ldr	x0, [sp, #24]
  4049dc:	ldr	x2, [x0]
  4049e0:	ldr	x0, [sp, #24]
  4049e4:	ldr	w0, [x0, #12]
  4049e8:	mov	w1, w0
  4049ec:	mov	x0, x2
  4049f0:	bl	4045c8 <printf@plt+0x3428>
  4049f4:	nop
  4049f8:	ldp	x29, x30, [sp], #32
  4049fc:	ret
  404a00:	stp	x29, x30, [sp, #-32]!
  404a04:	mov	x29, sp
  404a08:	str	x0, [sp, #24]
  404a0c:	str	x1, [sp, #16]
  404a10:	ldr	x0, [sp, #24]
  404a14:	ldr	x4, [x0]
  404a18:	ldr	x0, [sp, #24]
  404a1c:	ldr	w1, [x0, #12]
  404a20:	ldr	x0, [sp, #16]
  404a24:	ldr	w2, [x0, #8]
  404a28:	ldr	x0, [sp, #24]
  404a2c:	add	x0, x0, #0xc
  404a30:	mov	x3, x0
  404a34:	mov	x0, x4
  404a38:	bl	4045f8 <printf@plt+0x3458>
  404a3c:	mov	x1, x0
  404a40:	ldr	x0, [sp, #24]
  404a44:	str	x1, [x0]
  404a48:	ldr	x0, [sp, #16]
  404a4c:	ldr	w1, [x0, #8]
  404a50:	ldr	x0, [sp, #24]
  404a54:	str	w1, [x0, #8]
  404a58:	ldr	x0, [sp, #24]
  404a5c:	ldr	w0, [x0, #8]
  404a60:	cmp	w0, #0x0
  404a64:	b.eq	404a90 <printf@plt+0x38f0>  // b.none
  404a68:	ldr	x0, [sp, #24]
  404a6c:	ldr	x3, [x0]
  404a70:	ldr	x0, [sp, #16]
  404a74:	ldr	x1, [x0]
  404a78:	ldr	x0, [sp, #24]
  404a7c:	ldr	w0, [x0, #8]
  404a80:	sxtw	x0, w0
  404a84:	mov	x2, x0
  404a88:	mov	x0, x3
  404a8c:	bl	400f50 <memcpy@plt>
  404a90:	ldr	x0, [sp, #24]
  404a94:	ldp	x29, x30, [sp], #32
  404a98:	ret
  404a9c:	stp	x29, x30, [sp, #-48]!
  404aa0:	mov	x29, sp
  404aa4:	str	x0, [sp, #24]
  404aa8:	str	x1, [sp, #16]
  404aac:	ldr	x0, [sp, #16]
  404ab0:	cmp	x0, #0x0
  404ab4:	b.ne	404af0 <printf@plt+0x3950>  // b.any
  404ab8:	ldr	x0, [sp, #24]
  404abc:	ldr	x2, [x0]
  404ac0:	ldr	x0, [sp, #24]
  404ac4:	ldr	w0, [x0, #8]
  404ac8:	mov	w1, w0
  404acc:	mov	x0, x2
  404ad0:	bl	4045c8 <printf@plt+0x3428>
  404ad4:	ldr	x0, [sp, #24]
  404ad8:	str	wzr, [x0, #8]
  404adc:	ldr	x0, [sp, #24]
  404ae0:	str	xzr, [x0]
  404ae4:	ldr	x0, [sp, #24]
  404ae8:	str	wzr, [x0, #12]
  404aec:	b	404b70 <printf@plt+0x39d0>
  404af0:	ldr	x0, [sp, #16]
  404af4:	bl	400f70 <strlen@plt>
  404af8:	str	w0, [sp, #44]
  404afc:	ldr	x0, [sp, #24]
  404b00:	ldr	x4, [x0]
  404b04:	ldr	x0, [sp, #24]
  404b08:	ldr	w1, [x0, #12]
  404b0c:	ldr	x0, [sp, #24]
  404b10:	add	x0, x0, #0xc
  404b14:	mov	x3, x0
  404b18:	ldr	w2, [sp, #44]
  404b1c:	mov	x0, x4
  404b20:	bl	4045f8 <printf@plt+0x3458>
  404b24:	mov	x1, x0
  404b28:	ldr	x0, [sp, #24]
  404b2c:	str	x1, [x0]
  404b30:	ldr	x0, [sp, #24]
  404b34:	ldr	w1, [sp, #44]
  404b38:	str	w1, [x0, #8]
  404b3c:	ldr	x0, [sp, #24]
  404b40:	ldr	w0, [x0, #8]
  404b44:	cmp	w0, #0x0
  404b48:	b.eq	404b70 <printf@plt+0x39d0>  // b.none
  404b4c:	ldr	x0, [sp, #24]
  404b50:	ldr	x3, [x0]
  404b54:	ldr	x0, [sp, #24]
  404b58:	ldr	w0, [x0, #8]
  404b5c:	sxtw	x0, w0
  404b60:	mov	x2, x0
  404b64:	ldr	x1, [sp, #16]
  404b68:	mov	x0, x3
  404b6c:	bl	400f50 <memcpy@plt>
  404b70:	ldr	x0, [sp, #24]
  404b74:	ldp	x29, x30, [sp], #48
  404b78:	ret
  404b7c:	stp	x29, x30, [sp, #-32]!
  404b80:	mov	x29, sp
  404b84:	str	x0, [sp, #24]
  404b88:	strb	w1, [sp, #23]
  404b8c:	ldr	x0, [sp, #24]
  404b90:	ldr	x4, [x0]
  404b94:	ldr	x0, [sp, #24]
  404b98:	ldr	w1, [x0, #12]
  404b9c:	ldr	x0, [sp, #24]
  404ba0:	add	x0, x0, #0xc
  404ba4:	mov	x3, x0
  404ba8:	mov	w2, #0x1                   	// #1
  404bac:	mov	x0, x4
  404bb0:	bl	4045f8 <printf@plt+0x3458>
  404bb4:	mov	x1, x0
  404bb8:	ldr	x0, [sp, #24]
  404bbc:	str	x1, [x0]
  404bc0:	ldr	x0, [sp, #24]
  404bc4:	mov	w1, #0x1                   	// #1
  404bc8:	str	w1, [x0, #8]
  404bcc:	ldr	x0, [sp, #24]
  404bd0:	ldr	x0, [x0]
  404bd4:	ldrb	w1, [sp, #23]
  404bd8:	strb	w1, [x0]
  404bdc:	ldr	x0, [sp, #24]
  404be0:	ldp	x29, x30, [sp], #32
  404be4:	ret
  404be8:	stp	x29, x30, [sp, #-32]!
  404bec:	mov	x29, sp
  404bf0:	str	x0, [sp, #24]
  404bf4:	str	x1, [sp, #16]
  404bf8:	ldr	x0, [sp, #24]
  404bfc:	ldr	x2, [x0]
  404c00:	ldr	x0, [sp, #24]
  404c04:	ldr	w0, [x0, #12]
  404c08:	mov	w1, w0
  404c0c:	mov	x0, x2
  404c10:	bl	4045c8 <printf@plt+0x3428>
  404c14:	ldr	x0, [sp, #16]
  404c18:	ldr	x1, [x0]
  404c1c:	ldr	x0, [sp, #24]
  404c20:	str	x1, [x0]
  404c24:	ldr	x0, [sp, #16]
  404c28:	ldr	w1, [x0, #8]
  404c2c:	ldr	x0, [sp, #24]
  404c30:	str	w1, [x0, #8]
  404c34:	ldr	x0, [sp, #16]
  404c38:	ldr	w1, [x0, #12]
  404c3c:	ldr	x0, [sp, #24]
  404c40:	str	w1, [x0, #12]
  404c44:	ldr	x0, [sp, #16]
  404c48:	str	xzr, [x0]
  404c4c:	ldr	x0, [sp, #16]
  404c50:	str	wzr, [x0, #8]
  404c54:	ldr	x0, [sp, #16]
  404c58:	str	wzr, [x0, #12]
  404c5c:	nop
  404c60:	ldp	x29, x30, [sp], #32
  404c64:	ret
  404c68:	stp	x29, x30, [sp, #-32]!
  404c6c:	mov	x29, sp
  404c70:	str	x0, [sp, #24]
  404c74:	ldr	x0, [sp, #24]
  404c78:	ldr	x5, [x0]
  404c7c:	ldr	x0, [sp, #24]
  404c80:	ldr	w1, [x0, #12]
  404c84:	ldr	x0, [sp, #24]
  404c88:	ldr	w2, [x0, #8]
  404c8c:	ldr	x0, [sp, #24]
  404c90:	ldr	w0, [x0, #8]
  404c94:	add	w3, w0, #0x1
  404c98:	ldr	x0, [sp, #24]
  404c9c:	add	x0, x0, #0xc
  404ca0:	mov	x4, x0
  404ca4:	mov	x0, x5
  404ca8:	bl	40468c <printf@plt+0x34ec>
  404cac:	mov	x1, x0
  404cb0:	ldr	x0, [sp, #24]
  404cb4:	str	x1, [x0]
  404cb8:	nop
  404cbc:	ldp	x29, x30, [sp], #32
  404cc0:	ret
  404cc4:	stp	x29, x30, [sp, #-48]!
  404cc8:	mov	x29, sp
  404ccc:	str	x0, [sp, #24]
  404cd0:	str	x1, [sp, #16]
  404cd4:	ldr	x0, [sp, #16]
  404cd8:	cmp	x0, #0x0
  404cdc:	b.eq	404d84 <printf@plt+0x3be4>  // b.none
  404ce0:	ldr	x0, [sp, #16]
  404ce4:	bl	400f70 <strlen@plt>
  404ce8:	str	w0, [sp, #44]
  404cec:	ldr	x0, [sp, #24]
  404cf0:	ldr	w0, [x0, #8]
  404cf4:	ldr	w1, [sp, #44]
  404cf8:	add	w0, w1, w0
  404cfc:	str	w0, [sp, #40]
  404d00:	ldr	x0, [sp, #24]
  404d04:	ldr	w0, [x0, #12]
  404d08:	ldr	w1, [sp, #40]
  404d0c:	cmp	w1, w0
  404d10:	b.le	404d50 <printf@plt+0x3bb0>
  404d14:	ldr	x0, [sp, #24]
  404d18:	ldr	x5, [x0]
  404d1c:	ldr	x0, [sp, #24]
  404d20:	ldr	w1, [x0, #12]
  404d24:	ldr	x0, [sp, #24]
  404d28:	ldr	w2, [x0, #8]
  404d2c:	ldr	x0, [sp, #24]
  404d30:	add	x0, x0, #0xc
  404d34:	mov	x4, x0
  404d38:	ldr	w3, [sp, #40]
  404d3c:	mov	x0, x5
  404d40:	bl	40468c <printf@plt+0x34ec>
  404d44:	mov	x1, x0
  404d48:	ldr	x0, [sp, #24]
  404d4c:	str	x1, [x0]
  404d50:	ldr	x0, [sp, #24]
  404d54:	ldr	x1, [x0]
  404d58:	ldr	x0, [sp, #24]
  404d5c:	ldr	w0, [x0, #8]
  404d60:	sxtw	x0, w0
  404d64:	add	x0, x1, x0
  404d68:	ldrsw	x1, [sp, #44]
  404d6c:	mov	x2, x1
  404d70:	ldr	x1, [sp, #16]
  404d74:	bl	400f50 <memcpy@plt>
  404d78:	ldr	x0, [sp, #24]
  404d7c:	ldr	w1, [sp, #40]
  404d80:	str	w1, [x0, #8]
  404d84:	ldr	x0, [sp, #24]
  404d88:	ldp	x29, x30, [sp], #48
  404d8c:	ret
  404d90:	stp	x29, x30, [sp, #-48]!
  404d94:	mov	x29, sp
  404d98:	str	x0, [sp, #24]
  404d9c:	str	x1, [sp, #16]
  404da0:	ldr	x0, [sp, #16]
  404da4:	ldr	w0, [x0, #8]
  404da8:	cmp	w0, #0x0
  404dac:	b.eq	404e5c <printf@plt+0x3cbc>  // b.none
  404db0:	ldr	x0, [sp, #24]
  404db4:	ldr	w1, [x0, #8]
  404db8:	ldr	x0, [sp, #16]
  404dbc:	ldr	w0, [x0, #8]
  404dc0:	add	w0, w1, w0
  404dc4:	str	w0, [sp, #44]
  404dc8:	ldr	x0, [sp, #24]
  404dcc:	ldr	w0, [x0, #12]
  404dd0:	ldr	w1, [sp, #44]
  404dd4:	cmp	w1, w0
  404dd8:	b.le	404e18 <printf@plt+0x3c78>
  404ddc:	ldr	x0, [sp, #24]
  404de0:	ldr	x5, [x0]
  404de4:	ldr	x0, [sp, #24]
  404de8:	ldr	w1, [x0, #12]
  404dec:	ldr	x0, [sp, #24]
  404df0:	ldr	w2, [x0, #8]
  404df4:	ldr	x0, [sp, #24]
  404df8:	add	x0, x0, #0xc
  404dfc:	mov	x4, x0
  404e00:	ldr	w3, [sp, #44]
  404e04:	mov	x0, x5
  404e08:	bl	40468c <printf@plt+0x34ec>
  404e0c:	mov	x1, x0
  404e10:	ldr	x0, [sp, #24]
  404e14:	str	x1, [x0]
  404e18:	ldr	x0, [sp, #24]
  404e1c:	ldr	x1, [x0]
  404e20:	ldr	x0, [sp, #24]
  404e24:	ldr	w0, [x0, #8]
  404e28:	sxtw	x0, w0
  404e2c:	add	x3, x1, x0
  404e30:	ldr	x0, [sp, #16]
  404e34:	ldr	x1, [x0]
  404e38:	ldr	x0, [sp, #16]
  404e3c:	ldr	w0, [x0, #8]
  404e40:	sxtw	x0, w0
  404e44:	mov	x2, x0
  404e48:	mov	x0, x3
  404e4c:	bl	400f50 <memcpy@plt>
  404e50:	ldr	x0, [sp, #24]
  404e54:	ldr	w1, [sp, #44]
  404e58:	str	w1, [x0, #8]
  404e5c:	ldr	x0, [sp, #24]
  404e60:	ldp	x29, x30, [sp], #48
  404e64:	ret
  404e68:	stp	x29, x30, [sp, #-64]!
  404e6c:	mov	x29, sp
  404e70:	str	x0, [sp, #40]
  404e74:	str	x1, [sp, #32]
  404e78:	str	w2, [sp, #28]
  404e7c:	ldr	w0, [sp, #28]
  404e80:	cmp	w0, #0x0
  404e84:	b.le	404f20 <printf@plt+0x3d80>
  404e88:	ldr	x0, [sp, #40]
  404e8c:	ldr	w0, [x0, #8]
  404e90:	ldr	w1, [sp, #28]
  404e94:	add	w0, w1, w0
  404e98:	str	w0, [sp, #60]
  404e9c:	ldr	x0, [sp, #40]
  404ea0:	ldr	w0, [x0, #12]
  404ea4:	ldr	w1, [sp, #60]
  404ea8:	cmp	w1, w0
  404eac:	b.le	404eec <printf@plt+0x3d4c>
  404eb0:	ldr	x0, [sp, #40]
  404eb4:	ldr	x5, [x0]
  404eb8:	ldr	x0, [sp, #40]
  404ebc:	ldr	w1, [x0, #12]
  404ec0:	ldr	x0, [sp, #40]
  404ec4:	ldr	w2, [x0, #8]
  404ec8:	ldr	x0, [sp, #40]
  404ecc:	add	x0, x0, #0xc
  404ed0:	mov	x4, x0
  404ed4:	ldr	w3, [sp, #60]
  404ed8:	mov	x0, x5
  404edc:	bl	40468c <printf@plt+0x34ec>
  404ee0:	mov	x1, x0
  404ee4:	ldr	x0, [sp, #40]
  404ee8:	str	x1, [x0]
  404eec:	ldr	x0, [sp, #40]
  404ef0:	ldr	x1, [x0]
  404ef4:	ldr	x0, [sp, #40]
  404ef8:	ldr	w0, [x0, #8]
  404efc:	sxtw	x0, w0
  404f00:	add	x0, x1, x0
  404f04:	ldrsw	x1, [sp, #28]
  404f08:	mov	x2, x1
  404f0c:	ldr	x1, [sp, #32]
  404f10:	bl	400f50 <memcpy@plt>
  404f14:	ldr	x0, [sp, #40]
  404f18:	ldr	w1, [sp, #60]
  404f1c:	str	w1, [x0, #8]
  404f20:	nop
  404f24:	ldp	x29, x30, [sp], #64
  404f28:	ret
  404f2c:	stp	x29, x30, [sp, #-48]!
  404f30:	mov	x29, sp
  404f34:	str	x0, [sp, #40]
  404f38:	str	x1, [sp, #32]
  404f3c:	str	w2, [sp, #28]
  404f40:	str	x3, [sp, #16]
  404f44:	str	w4, [sp, #24]
  404f48:	ldr	w0, [sp, #28]
  404f4c:	cmp	w0, #0x0
  404f50:	b.lt	404f68 <printf@plt+0x3dc8>  // b.tstop
  404f54:	ldr	w0, [sp, #24]
  404f58:	cmp	w0, #0x0
  404f5c:	b.lt	404f68 <printf@plt+0x3dc8>  // b.tstop
  404f60:	mov	w0, #0x1                   	// #1
  404f64:	b	404f6c <printf@plt+0x3dcc>
  404f68:	mov	w0, #0x0                   	// #0
  404f6c:	mov	w3, w0
  404f70:	adrp	x0, 405000 <printf@plt+0x3e60>
  404f74:	add	x2, x0, #0xf48
  404f78:	mov	w1, #0xd7                  	// #215
  404f7c:	mov	w0, w3
  404f80:	bl	401e30 <printf@plt+0xc90>
  404f84:	ldr	w1, [sp, #28]
  404f88:	ldr	w0, [sp, #24]
  404f8c:	add	w1, w1, w0
  404f90:	ldr	x0, [sp, #40]
  404f94:	str	w1, [x0, #8]
  404f98:	ldr	x0, [sp, #40]
  404f9c:	ldr	w0, [x0, #8]
  404fa0:	cmp	w0, #0x0
  404fa4:	b.ne	404fbc <printf@plt+0x3e1c>  // b.any
  404fa8:	ldr	x0, [sp, #40]
  404fac:	str	wzr, [x0, #12]
  404fb0:	ldr	x0, [sp, #40]
  404fb4:	str	xzr, [x0]
  404fb8:	b	405050 <printf@plt+0x3eb0>
  404fbc:	ldr	x0, [sp, #40]
  404fc0:	ldr	w2, [x0, #8]
  404fc4:	ldr	x0, [sp, #40]
  404fc8:	add	x0, x0, #0xc
  404fcc:	mov	x1, x0
  404fd0:	mov	w0, w2
  404fd4:	bl	404574 <printf@plt+0x33d4>
  404fd8:	mov	x1, x0
  404fdc:	ldr	x0, [sp, #40]
  404fe0:	str	x1, [x0]
  404fe4:	ldr	w0, [sp, #28]
  404fe8:	cmp	w0, #0x0
  404fec:	b.ne	40500c <printf@plt+0x3e6c>  // b.any
  404ff0:	ldr	x0, [sp, #40]
  404ff4:	ldr	x0, [x0]
  404ff8:	ldrsw	x1, [sp, #24]
  404ffc:	mov	x2, x1
  405000:	ldr	x1, [sp, #16]
  405004:	bl	400f50 <memcpy@plt>
  405008:	b	405050 <printf@plt+0x3eb0>
  40500c:	ldr	x0, [sp, #40]
  405010:	ldr	x0, [x0]
  405014:	ldrsw	x1, [sp, #28]
  405018:	mov	x2, x1
  40501c:	ldr	x1, [sp, #32]
  405020:	bl	400f50 <memcpy@plt>
  405024:	ldr	w0, [sp, #24]
  405028:	cmp	w0, #0x0
  40502c:	b.eq	405050 <printf@plt+0x3eb0>  // b.none
  405030:	ldr	x0, [sp, #40]
  405034:	ldr	x1, [x0]
  405038:	ldrsw	x0, [sp, #28]
  40503c:	add	x0, x1, x0
  405040:	ldrsw	x1, [sp, #24]
  405044:	mov	x2, x1
  405048:	ldr	x1, [sp, #16]
  40504c:	bl	400f50 <memcpy@plt>
  405050:	nop
  405054:	ldp	x29, x30, [sp], #48
  405058:	ret
  40505c:	stp	x29, x30, [sp, #-32]!
  405060:	mov	x29, sp
  405064:	str	x0, [sp, #24]
  405068:	str	x1, [sp, #16]
  40506c:	ldr	x0, [sp, #24]
  405070:	ldr	w1, [x0, #8]
  405074:	ldr	x0, [sp, #16]
  405078:	ldr	w0, [x0, #8]
  40507c:	cmp	w1, w0
  405080:	b.gt	4050d4 <printf@plt+0x3f34>
  405084:	ldr	x0, [sp, #24]
  405088:	ldr	w0, [x0, #8]
  40508c:	cmp	w0, #0x0
  405090:	b.eq	4050c4 <printf@plt+0x3f24>  // b.none
  405094:	ldr	x0, [sp, #24]
  405098:	ldr	x3, [x0]
  40509c:	ldr	x0, [sp, #16]
  4050a0:	ldr	x1, [x0]
  4050a4:	ldr	x0, [sp, #24]
  4050a8:	ldr	w0, [x0, #8]
  4050ac:	sxtw	x0, w0
  4050b0:	mov	x2, x0
  4050b4:	mov	x0, x3
  4050b8:	bl	400fc0 <memcmp@plt>
  4050bc:	cmp	w0, #0x0
  4050c0:	b.gt	4050cc <printf@plt+0x3f2c>
  4050c4:	mov	w0, #0x1                   	// #1
  4050c8:	b	4050d0 <printf@plt+0x3f30>
  4050cc:	mov	w0, #0x0                   	// #0
  4050d0:	b	405120 <printf@plt+0x3f80>
  4050d4:	ldr	x0, [sp, #16]
  4050d8:	ldr	w0, [x0, #8]
  4050dc:	cmp	w0, #0x0
  4050e0:	b.eq	40511c <printf@plt+0x3f7c>  // b.none
  4050e4:	ldr	x0, [sp, #24]
  4050e8:	ldr	x3, [x0]
  4050ec:	ldr	x0, [sp, #16]
  4050f0:	ldr	x1, [x0]
  4050f4:	ldr	x0, [sp, #16]
  4050f8:	ldr	w0, [x0, #8]
  4050fc:	sxtw	x0, w0
  405100:	mov	x2, x0
  405104:	mov	x0, x3
  405108:	bl	400fc0 <memcmp@plt>
  40510c:	cmp	w0, #0x0
  405110:	b.ge	40511c <printf@plt+0x3f7c>  // b.tcont
  405114:	mov	w0, #0x1                   	// #1
  405118:	b	405120 <printf@plt+0x3f80>
  40511c:	mov	w0, #0x0                   	// #0
  405120:	ldp	x29, x30, [sp], #32
  405124:	ret
  405128:	stp	x29, x30, [sp, #-32]!
  40512c:	mov	x29, sp
  405130:	str	x0, [sp, #24]
  405134:	str	x1, [sp, #16]
  405138:	ldr	x0, [sp, #24]
  40513c:	ldr	w1, [x0, #8]
  405140:	ldr	x0, [sp, #16]
  405144:	ldr	w0, [x0, #8]
  405148:	cmp	w1, w0
  40514c:	b.ge	4051a0 <printf@plt+0x4000>  // b.tcont
  405150:	ldr	x0, [sp, #24]
  405154:	ldr	w0, [x0, #8]
  405158:	cmp	w0, #0x0
  40515c:	b.eq	405190 <printf@plt+0x3ff0>  // b.none
  405160:	ldr	x0, [sp, #24]
  405164:	ldr	x3, [x0]
  405168:	ldr	x0, [sp, #16]
  40516c:	ldr	x1, [x0]
  405170:	ldr	x0, [sp, #24]
  405174:	ldr	w0, [x0, #8]
  405178:	sxtw	x0, w0
  40517c:	mov	x2, x0
  405180:	mov	x0, x3
  405184:	bl	400fc0 <memcmp@plt>
  405188:	cmp	w0, #0x0
  40518c:	b.gt	405198 <printf@plt+0x3ff8>
  405190:	mov	w0, #0x1                   	// #1
  405194:	b	40519c <printf@plt+0x3ffc>
  405198:	mov	w0, #0x0                   	// #0
  40519c:	b	4051ec <printf@plt+0x404c>
  4051a0:	ldr	x0, [sp, #16]
  4051a4:	ldr	w0, [x0, #8]
  4051a8:	cmp	w0, #0x0
  4051ac:	b.eq	4051e8 <printf@plt+0x4048>  // b.none
  4051b0:	ldr	x0, [sp, #24]
  4051b4:	ldr	x3, [x0]
  4051b8:	ldr	x0, [sp, #16]
  4051bc:	ldr	x1, [x0]
  4051c0:	ldr	x0, [sp, #16]
  4051c4:	ldr	w0, [x0, #8]
  4051c8:	sxtw	x0, w0
  4051cc:	mov	x2, x0
  4051d0:	mov	x0, x3
  4051d4:	bl	400fc0 <memcmp@plt>
  4051d8:	cmp	w0, #0x0
  4051dc:	b.ge	4051e8 <printf@plt+0x4048>  // b.tcont
  4051e0:	mov	w0, #0x1                   	// #1
  4051e4:	b	4051ec <printf@plt+0x404c>
  4051e8:	mov	w0, #0x0                   	// #0
  4051ec:	ldp	x29, x30, [sp], #32
  4051f0:	ret
  4051f4:	stp	x29, x30, [sp, #-32]!
  4051f8:	mov	x29, sp
  4051fc:	str	x0, [sp, #24]
  405200:	str	x1, [sp, #16]
  405204:	ldr	x0, [sp, #24]
  405208:	ldr	w1, [x0, #8]
  40520c:	ldr	x0, [sp, #16]
  405210:	ldr	w0, [x0, #8]
  405214:	cmp	w1, w0
  405218:	b.lt	40526c <printf@plt+0x40cc>  // b.tstop
  40521c:	ldr	x0, [sp, #16]
  405220:	ldr	w0, [x0, #8]
  405224:	cmp	w0, #0x0
  405228:	b.eq	40525c <printf@plt+0x40bc>  // b.none
  40522c:	ldr	x0, [sp, #24]
  405230:	ldr	x3, [x0]
  405234:	ldr	x0, [sp, #16]
  405238:	ldr	x1, [x0]
  40523c:	ldr	x0, [sp, #16]
  405240:	ldr	w0, [x0, #8]
  405244:	sxtw	x0, w0
  405248:	mov	x2, x0
  40524c:	mov	x0, x3
  405250:	bl	400fc0 <memcmp@plt>
  405254:	cmp	w0, #0x0
  405258:	b.lt	405264 <printf@plt+0x40c4>  // b.tstop
  40525c:	mov	w0, #0x1                   	// #1
  405260:	b	405268 <printf@plt+0x40c8>
  405264:	mov	w0, #0x0                   	// #0
  405268:	b	4052b8 <printf@plt+0x4118>
  40526c:	ldr	x0, [sp, #24]
  405270:	ldr	w0, [x0, #8]
  405274:	cmp	w0, #0x0
  405278:	b.eq	4052b4 <printf@plt+0x4114>  // b.none
  40527c:	ldr	x0, [sp, #24]
  405280:	ldr	x3, [x0]
  405284:	ldr	x0, [sp, #16]
  405288:	ldr	x1, [x0]
  40528c:	ldr	x0, [sp, #24]
  405290:	ldr	w0, [x0, #8]
  405294:	sxtw	x0, w0
  405298:	mov	x2, x0
  40529c:	mov	x0, x3
  4052a0:	bl	400fc0 <memcmp@plt>
  4052a4:	cmp	w0, #0x0
  4052a8:	b.le	4052b4 <printf@plt+0x4114>
  4052ac:	mov	w0, #0x1                   	// #1
  4052b0:	b	4052b8 <printf@plt+0x4118>
  4052b4:	mov	w0, #0x0                   	// #0
  4052b8:	ldp	x29, x30, [sp], #32
  4052bc:	ret
  4052c0:	stp	x29, x30, [sp, #-32]!
  4052c4:	mov	x29, sp
  4052c8:	str	x0, [sp, #24]
  4052cc:	str	x1, [sp, #16]
  4052d0:	ldr	x0, [sp, #24]
  4052d4:	ldr	w1, [x0, #8]
  4052d8:	ldr	x0, [sp, #16]
  4052dc:	ldr	w0, [x0, #8]
  4052e0:	cmp	w1, w0
  4052e4:	b.le	405338 <printf@plt+0x4198>
  4052e8:	ldr	x0, [sp, #16]
  4052ec:	ldr	w0, [x0, #8]
  4052f0:	cmp	w0, #0x0
  4052f4:	b.eq	405328 <printf@plt+0x4188>  // b.none
  4052f8:	ldr	x0, [sp, #24]
  4052fc:	ldr	x3, [x0]
  405300:	ldr	x0, [sp, #16]
  405304:	ldr	x1, [x0]
  405308:	ldr	x0, [sp, #16]
  40530c:	ldr	w0, [x0, #8]
  405310:	sxtw	x0, w0
  405314:	mov	x2, x0
  405318:	mov	x0, x3
  40531c:	bl	400fc0 <memcmp@plt>
  405320:	cmp	w0, #0x0
  405324:	b.lt	405330 <printf@plt+0x4190>  // b.tstop
  405328:	mov	w0, #0x1                   	// #1
  40532c:	b	405334 <printf@plt+0x4194>
  405330:	mov	w0, #0x0                   	// #0
  405334:	b	405384 <printf@plt+0x41e4>
  405338:	ldr	x0, [sp, #24]
  40533c:	ldr	w0, [x0, #8]
  405340:	cmp	w0, #0x0
  405344:	b.eq	405380 <printf@plt+0x41e0>  // b.none
  405348:	ldr	x0, [sp, #24]
  40534c:	ldr	x3, [x0]
  405350:	ldr	x0, [sp, #16]
  405354:	ldr	x1, [x0]
  405358:	ldr	x0, [sp, #24]
  40535c:	ldr	w0, [x0, #8]
  405360:	sxtw	x0, w0
  405364:	mov	x2, x0
  405368:	mov	x0, x3
  40536c:	bl	400fc0 <memcmp@plt>
  405370:	cmp	w0, #0x0
  405374:	b.le	405380 <printf@plt+0x41e0>
  405378:	mov	w0, #0x1                   	// #1
  40537c:	b	405384 <printf@plt+0x41e4>
  405380:	mov	w0, #0x0                   	// #0
  405384:	ldp	x29, x30, [sp], #32
  405388:	ret
  40538c:	stp	x29, x30, [sp, #-32]!
  405390:	mov	x29, sp
  405394:	str	x0, [sp, #24]
  405398:	str	w1, [sp, #20]
  40539c:	ldr	w0, [sp, #20]
  4053a0:	mvn	w0, w0
  4053a4:	lsr	w0, w0, #31
  4053a8:	and	w0, w0, #0xff
  4053ac:	mov	w3, w0
  4053b0:	adrp	x0, 405000 <printf@plt+0x3e60>
  4053b4:	add	x2, x0, #0xf48
  4053b8:	mov	w1, #0x107                 	// #263
  4053bc:	mov	w0, w3
  4053c0:	bl	401e30 <printf@plt+0xc90>
  4053c4:	ldr	x0, [sp, #24]
  4053c8:	ldr	w0, [x0, #12]
  4053cc:	ldr	w1, [sp, #20]
  4053d0:	cmp	w1, w0
  4053d4:	b.le	405414 <printf@plt+0x4274>
  4053d8:	ldr	x0, [sp, #24]
  4053dc:	ldr	x5, [x0]
  4053e0:	ldr	x0, [sp, #24]
  4053e4:	ldr	w1, [x0, #12]
  4053e8:	ldr	x0, [sp, #24]
  4053ec:	ldr	w2, [x0, #8]
  4053f0:	ldr	x0, [sp, #24]
  4053f4:	add	x0, x0, #0xc
  4053f8:	mov	x4, x0
  4053fc:	ldr	w3, [sp, #20]
  405400:	mov	x0, x5
  405404:	bl	40468c <printf@plt+0x34ec>
  405408:	mov	x1, x0
  40540c:	ldr	x0, [sp, #24]
  405410:	str	x1, [x0]
  405414:	ldr	x0, [sp, #24]
  405418:	ldr	w1, [sp, #20]
  40541c:	str	w1, [x0, #8]
  405420:	nop
  405424:	ldp	x29, x30, [sp], #32
  405428:	ret
  40542c:	sub	sp, sp, #0x10
  405430:	str	x0, [sp, #8]
  405434:	ldr	x0, [sp, #8]
  405438:	str	wzr, [x0, #8]
  40543c:	nop
  405440:	add	sp, sp, #0x10
  405444:	ret
  405448:	stp	x29, x30, [sp, #-48]!
  40544c:	mov	x29, sp
  405450:	str	x0, [sp, #24]
  405454:	strb	w1, [sp, #23]
  405458:	ldr	x0, [sp, #24]
  40545c:	ldr	x0, [x0]
  405460:	cmp	x0, #0x0
  405464:	b.eq	405490 <printf@plt+0x42f0>  // b.none
  405468:	ldr	x0, [sp, #24]
  40546c:	ldr	x3, [x0]
  405470:	ldrb	w1, [sp, #23]
  405474:	ldr	x0, [sp, #24]
  405478:	ldr	w0, [x0, #8]
  40547c:	sxtw	x0, w0
  405480:	mov	x2, x0
  405484:	mov	x0, x3
  405488:	bl	401030 <memchr@plt>
  40548c:	b	405494 <printf@plt+0x42f4>
  405490:	mov	x0, #0x0                   	// #0
  405494:	str	x0, [sp, #40]
  405498:	ldr	x0, [sp, #40]
  40549c:	cmp	x0, #0x0
  4054a0:	b.eq	4054b8 <printf@plt+0x4318>  // b.none
  4054a4:	ldr	x0, [sp, #24]
  4054a8:	ldr	x0, [x0]
  4054ac:	ldr	x1, [sp, #40]
  4054b0:	sub	x0, x1, x0
  4054b4:	b	4054bc <printf@plt+0x431c>
  4054b8:	mov	w0, #0xffffffff            	// #-1
  4054bc:	ldp	x29, x30, [sp], #48
  4054c0:	ret
  4054c4:	stp	x29, x30, [sp, #-80]!
  4054c8:	mov	x29, sp
  4054cc:	str	x0, [sp, #24]
  4054d0:	ldr	x0, [sp, #24]
  4054d4:	ldr	x0, [x0]
  4054d8:	str	x0, [sp, #56]
  4054dc:	ldr	x0, [sp, #24]
  4054e0:	ldr	w0, [x0, #8]
  4054e4:	str	w0, [sp, #52]
  4054e8:	str	wzr, [sp, #76]
  4054ec:	str	wzr, [sp, #72]
  4054f0:	ldr	w1, [sp, #72]
  4054f4:	ldr	w0, [sp, #52]
  4054f8:	cmp	w1, w0
  4054fc:	b.ge	405534 <printf@plt+0x4394>  // b.tcont
  405500:	ldrsw	x0, [sp, #72]
  405504:	ldr	x1, [sp, #56]
  405508:	add	x0, x1, x0
  40550c:	ldrb	w0, [x0]
  405510:	cmp	w0, #0x0
  405514:	b.ne	405524 <printf@plt+0x4384>  // b.any
  405518:	ldr	w0, [sp, #76]
  40551c:	add	w0, w0, #0x1
  405520:	str	w0, [sp, #76]
  405524:	ldr	w0, [sp, #72]
  405528:	add	w0, w0, #0x1
  40552c:	str	w0, [sp, #72]
  405530:	b	4054f0 <printf@plt+0x4350>
  405534:	ldr	w0, [sp, #52]
  405538:	add	w1, w0, #0x1
  40553c:	ldr	w0, [sp, #76]
  405540:	sub	w0, w1, w0
  405544:	sxtw	x0, w0
  405548:	bl	401110 <malloc@plt>
  40554c:	str	x0, [sp, #40]
  405550:	ldr	x0, [sp, #40]
  405554:	str	x0, [sp, #64]
  405558:	str	wzr, [sp, #72]
  40555c:	ldr	w1, [sp, #72]
  405560:	ldr	w0, [sp, #52]
  405564:	cmp	w1, w0
  405568:	b.ge	4055b4 <printf@plt+0x4414>  // b.tcont
  40556c:	ldrsw	x0, [sp, #72]
  405570:	ldr	x1, [sp, #56]
  405574:	add	x0, x1, x0
  405578:	ldrb	w0, [x0]
  40557c:	cmp	w0, #0x0
  405580:	b.eq	4055a4 <printf@plt+0x4404>  // b.none
  405584:	ldrsw	x0, [sp, #72]
  405588:	ldr	x1, [sp, #56]
  40558c:	add	x1, x1, x0
  405590:	ldr	x0, [sp, #64]
  405594:	add	x2, x0, #0x1
  405598:	str	x2, [sp, #64]
  40559c:	ldrb	w1, [x1]
  4055a0:	strb	w1, [x0]
  4055a4:	ldr	w0, [sp, #72]
  4055a8:	add	w0, w0, #0x1
  4055ac:	str	w0, [sp, #72]
  4055b0:	b	40555c <printf@plt+0x43bc>
  4055b4:	ldr	x0, [sp, #64]
  4055b8:	strb	wzr, [x0]
  4055bc:	ldr	x0, [sp, #40]
  4055c0:	ldp	x29, x30, [sp], #80
  4055c4:	ret
  4055c8:	stp	x29, x30, [sp, #-64]!
  4055cc:	mov	x29, sp
  4055d0:	str	x0, [sp, #24]
  4055d4:	ldr	x0, [sp, #24]
  4055d8:	ldr	w0, [x0, #8]
  4055dc:	sub	w0, w0, #0x1
  4055e0:	str	w0, [sp, #60]
  4055e4:	ldr	w0, [sp, #60]
  4055e8:	cmp	w0, #0x0
  4055ec:	b.lt	40561c <printf@plt+0x447c>  // b.tstop
  4055f0:	ldr	x0, [sp, #24]
  4055f4:	ldr	x1, [x0]
  4055f8:	ldrsw	x0, [sp, #60]
  4055fc:	add	x0, x1, x0
  405600:	ldrb	w0, [x0]
  405604:	cmp	w0, #0x20
  405608:	b.ne	40561c <printf@plt+0x447c>  // b.any
  40560c:	ldr	w0, [sp, #60]
  405610:	sub	w0, w0, #0x1
  405614:	str	w0, [sp, #60]
  405618:	b	4055e4 <printf@plt+0x4444>
  40561c:	ldr	x0, [sp, #24]
  405620:	ldr	x0, [x0]
  405624:	str	x0, [sp, #48]
  405628:	ldr	w0, [sp, #60]
  40562c:	cmp	w0, #0x0
  405630:	b.le	405660 <printf@plt+0x44c0>
  405634:	ldr	x0, [sp, #48]
  405638:	ldrb	w0, [x0]
  40563c:	cmp	w0, #0x20
  405640:	b.ne	405660 <printf@plt+0x44c0>  // b.any
  405644:	ldr	x0, [sp, #48]
  405648:	add	x0, x0, #0x1
  40564c:	str	x0, [sp, #48]
  405650:	ldr	w0, [sp, #60]
  405654:	sub	w0, w0, #0x1
  405658:	str	w0, [sp, #60]
  40565c:	b	405634 <printf@plt+0x4494>
  405660:	ldr	x0, [sp, #24]
  405664:	ldr	w0, [x0, #8]
  405668:	sub	w0, w0, #0x1
  40566c:	ldr	w1, [sp, #60]
  405670:	cmp	w1, w0
  405674:	b.eq	405734 <printf@plt+0x4594>  // b.none
  405678:	ldr	w0, [sp, #60]
  40567c:	cmp	w0, #0x0
  405680:	b.lt	4056f0 <printf@plt+0x4550>  // b.tstop
  405684:	ldr	w0, [sp, #60]
  405688:	add	w1, w0, #0x1
  40568c:	ldr	x0, [sp, #24]
  405690:	str	w1, [x0, #8]
  405694:	ldr	x0, [sp, #24]
  405698:	ldr	w0, [x0, #12]
  40569c:	sxtw	x0, w0
  4056a0:	bl	400f30 <_Znam@plt>
  4056a4:	str	x0, [sp, #40]
  4056a8:	ldr	x0, [sp, #24]
  4056ac:	ldr	w0, [x0, #8]
  4056b0:	sxtw	x0, w0
  4056b4:	mov	x2, x0
  4056b8:	ldr	x1, [sp, #48]
  4056bc:	ldr	x0, [sp, #40]
  4056c0:	bl	400f50 <memcpy@plt>
  4056c4:	ldr	x0, [sp, #24]
  4056c8:	ldr	x0, [x0]
  4056cc:	cmp	x0, #0x0
  4056d0:	b.eq	4056e0 <printf@plt+0x4540>  // b.none
  4056d4:	ldr	x0, [sp, #24]
  4056d8:	ldr	x0, [x0]
  4056dc:	bl	4010d0 <_ZdaPv@plt>
  4056e0:	ldr	x0, [sp, #24]
  4056e4:	ldr	x1, [sp, #40]
  4056e8:	str	x1, [x0]
  4056ec:	b	405734 <printf@plt+0x4594>
  4056f0:	ldr	x0, [sp, #24]
  4056f4:	str	wzr, [x0, #8]
  4056f8:	ldr	x0, [sp, #24]
  4056fc:	ldr	x0, [x0]
  405700:	cmp	x0, #0x0
  405704:	b.eq	405734 <printf@plt+0x4594>  // b.none
  405708:	ldr	x0, [sp, #24]
  40570c:	ldr	x0, [x0]
  405710:	cmp	x0, #0x0
  405714:	b.eq	405724 <printf@plt+0x4584>  // b.none
  405718:	ldr	x0, [sp, #24]
  40571c:	ldr	x0, [x0]
  405720:	bl	4010d0 <_ZdaPv@plt>
  405724:	ldr	x0, [sp, #24]
  405728:	str	xzr, [x0]
  40572c:	ldr	x0, [sp, #24]
  405730:	str	wzr, [x0, #12]
  405734:	nop
  405738:	ldp	x29, x30, [sp], #64
  40573c:	ret
  405740:	stp	x29, x30, [sp, #-48]!
  405744:	mov	x29, sp
  405748:	str	x0, [sp, #24]
  40574c:	str	x1, [sp, #16]
  405750:	ldr	x0, [sp, #24]
  405754:	bl	401ed4 <printf@plt+0xd34>
  405758:	str	w0, [sp, #40]
  40575c:	ldr	x0, [sp, #24]
  405760:	bl	401eec <printf@plt+0xd4c>
  405764:	str	x0, [sp, #32]
  405768:	str	wzr, [sp, #44]
  40576c:	ldr	w1, [sp, #44]
  405770:	ldr	w0, [sp, #40]
  405774:	cmp	w1, w0
  405778:	b.ge	4057a4 <printf@plt+0x4604>  // b.tcont
  40577c:	ldrsw	x0, [sp, #44]
  405780:	ldr	x1, [sp, #32]
  405784:	add	x0, x1, x0
  405788:	ldrb	w0, [x0]
  40578c:	ldr	x1, [sp, #16]
  405790:	bl	400f90 <putc@plt>
  405794:	ldr	w0, [sp, #44]
  405798:	add	w0, w0, #0x1
  40579c:	str	w0, [sp, #44]
  4057a0:	b	40576c <printf@plt+0x45cc>
  4057a4:	nop
  4057a8:	ldp	x29, x30, [sp], #48
  4057ac:	ret
  4057b0:	stp	x29, x30, [sp, #-48]!
  4057b4:	mov	x29, sp
  4057b8:	str	x19, [sp, #16]
  4057bc:	mov	x19, x8
  4057c0:	str	w0, [sp, #44]
  4057c4:	ldr	w2, [sp, #44]
  4057c8:	adrp	x0, 405000 <printf@plt+0x3e60>
  4057cc:	add	x1, x0, #0xf68
  4057d0:	adrp	x0, 417000 <printf@plt+0x15e60>
  4057d4:	add	x0, x0, #0xd80
  4057d8:	bl	401000 <sprintf@plt>
  4057dc:	adrp	x0, 417000 <printf@plt+0x15e60>
  4057e0:	add	x1, x0, #0xd80
  4057e4:	mov	x0, x19
  4057e8:	bl	404834 <printf@plt+0x3694>
  4057ec:	mov	x0, x19
  4057f0:	ldr	x19, [sp, #16]
  4057f4:	ldp	x29, x30, [sp], #48
  4057f8:	ret
  4057fc:	nop
  405800:	stp	x29, x30, [sp, #-64]!
  405804:	mov	x29, sp
  405808:	stp	x19, x20, [sp, #16]
  40580c:	adrp	x20, 416000 <printf@plt+0x14e60>
  405810:	add	x20, x20, #0xdc0
  405814:	stp	x21, x22, [sp, #32]
  405818:	adrp	x21, 416000 <printf@plt+0x14e60>
  40581c:	add	x21, x21, #0xda0
  405820:	sub	x20, x20, x21
  405824:	mov	w22, w0
  405828:	stp	x23, x24, [sp, #48]
  40582c:	mov	x23, x1
  405830:	mov	x24, x2
  405834:	bl	400ef0 <_Znam@plt-0x40>
  405838:	cmp	xzr, x20, asr #3
  40583c:	b.eq	405868 <printf@plt+0x46c8>  // b.none
  405840:	asr	x20, x20, #3
  405844:	mov	x19, #0x0                   	// #0
  405848:	ldr	x3, [x21, x19, lsl #3]
  40584c:	mov	x2, x24
  405850:	add	x19, x19, #0x1
  405854:	mov	x1, x23
  405858:	mov	w0, w22
  40585c:	blr	x3
  405860:	cmp	x20, x19
  405864:	b.ne	405848 <printf@plt+0x46a8>  // b.any
  405868:	ldp	x19, x20, [sp, #16]
  40586c:	ldp	x21, x22, [sp, #32]
  405870:	ldp	x23, x24, [sp, #48]
  405874:	ldp	x29, x30, [sp], #64
  405878:	ret
  40587c:	nop
  405880:	ret

Disassembly of section .fini:

0000000000405884 <.fini>:
  405884:	stp	x29, x30, [sp, #-16]!
  405888:	mov	x29, sp
  40588c:	ldp	x29, x30, [sp], #16
  405890:	ret
