<profile>

<section name = "Vitis HLS Report for 'Block_split28_proc'" level="0">
<item name = "Date">Sat Dec  9 20:27:42 2023
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">final_project</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.67 ns, 4.867 ns, 1.80 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">70, 70, 0.467 us, 0.467 us, 70, 70, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 420, -</column>
<column name="Register">-, -, 168, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="HP0_blk_n_AW">9, 2, 1, 2</column>
<column name="HP0_blk_n_B">9, 2, 1, 2</column>
<column name="HP0_blk_n_W">9, 2, 1, 2</column>
<column name="ap_NS_fsm">366, 72, 1, 72</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="compress_size_0_blk_n">9, 2, 1, 2</column>
<column name="lzw_size_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="HP0_addr_reg_101">64, 0, 64, 0</column>
<column name="ap_CS_fsm">71, 0, 71, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="compress_size_0_read_reg_96">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Block_.split28_proc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Block_.split28_proc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Block_.split28_proc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Block_.split28_proc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Block_.split28_proc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Block_.split28_proc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Block_.split28_proc, return value</column>
<column name="compress_size_0_dout">in, 32, ap_fifo, compress_size_0, pointer</column>
<column name="compress_size_0_empty_n">in, 1, ap_fifo, compress_size_0, pointer</column>
<column name="compress_size_0_read">out, 1, ap_fifo, compress_size_0, pointer</column>
<column name="lzw_size_dout">in, 64, ap_fifo, lzw_size, pointer</column>
<column name="lzw_size_empty_n">in, 1, ap_fifo, lzw_size, pointer</column>
<column name="lzw_size_read">out, 1, ap_fifo, lzw_size, pointer</column>
<column name="m_axi_HP0_AWVALID">out, 1, m_axi, HP0, pointer</column>
<column name="m_axi_HP0_AWREADY">in, 1, m_axi, HP0, pointer</column>
<column name="m_axi_HP0_AWADDR">out, 64, m_axi, HP0, pointer</column>
<column name="m_axi_HP0_AWID">out, 1, m_axi, HP0, pointer</column>
<column name="m_axi_HP0_AWLEN">out, 32, m_axi, HP0, pointer</column>
<column name="m_axi_HP0_AWSIZE">out, 3, m_axi, HP0, pointer</column>
<column name="m_axi_HP0_AWBURST">out, 2, m_axi, HP0, pointer</column>
<column name="m_axi_HP0_AWLOCK">out, 2, m_axi, HP0, pointer</column>
<column name="m_axi_HP0_AWCACHE">out, 4, m_axi, HP0, pointer</column>
<column name="m_axi_HP0_AWPROT">out, 3, m_axi, HP0, pointer</column>
<column name="m_axi_HP0_AWQOS">out, 4, m_axi, HP0, pointer</column>
<column name="m_axi_HP0_AWREGION">out, 4, m_axi, HP0, pointer</column>
<column name="m_axi_HP0_AWUSER">out, 1, m_axi, HP0, pointer</column>
<column name="m_axi_HP0_WVALID">out, 1, m_axi, HP0, pointer</column>
<column name="m_axi_HP0_WREADY">in, 1, m_axi, HP0, pointer</column>
<column name="m_axi_HP0_WDATA">out, 32, m_axi, HP0, pointer</column>
<column name="m_axi_HP0_WSTRB">out, 4, m_axi, HP0, pointer</column>
<column name="m_axi_HP0_WLAST">out, 1, m_axi, HP0, pointer</column>
<column name="m_axi_HP0_WID">out, 1, m_axi, HP0, pointer</column>
<column name="m_axi_HP0_WUSER">out, 1, m_axi, HP0, pointer</column>
<column name="m_axi_HP0_ARVALID">out, 1, m_axi, HP0, pointer</column>
<column name="m_axi_HP0_ARREADY">in, 1, m_axi, HP0, pointer</column>
<column name="m_axi_HP0_ARADDR">out, 64, m_axi, HP0, pointer</column>
<column name="m_axi_HP0_ARID">out, 1, m_axi, HP0, pointer</column>
<column name="m_axi_HP0_ARLEN">out, 32, m_axi, HP0, pointer</column>
<column name="m_axi_HP0_ARSIZE">out, 3, m_axi, HP0, pointer</column>
<column name="m_axi_HP0_ARBURST">out, 2, m_axi, HP0, pointer</column>
<column name="m_axi_HP0_ARLOCK">out, 2, m_axi, HP0, pointer</column>
<column name="m_axi_HP0_ARCACHE">out, 4, m_axi, HP0, pointer</column>
<column name="m_axi_HP0_ARPROT">out, 3, m_axi, HP0, pointer</column>
<column name="m_axi_HP0_ARQOS">out, 4, m_axi, HP0, pointer</column>
<column name="m_axi_HP0_ARREGION">out, 4, m_axi, HP0, pointer</column>
<column name="m_axi_HP0_ARUSER">out, 1, m_axi, HP0, pointer</column>
<column name="m_axi_HP0_RVALID">in, 1, m_axi, HP0, pointer</column>
<column name="m_axi_HP0_RREADY">out, 1, m_axi, HP0, pointer</column>
<column name="m_axi_HP0_RDATA">in, 32, m_axi, HP0, pointer</column>
<column name="m_axi_HP0_RLAST">in, 1, m_axi, HP0, pointer</column>
<column name="m_axi_HP0_RID">in, 1, m_axi, HP0, pointer</column>
<column name="m_axi_HP0_RUSER">in, 1, m_axi, HP0, pointer</column>
<column name="m_axi_HP0_RRESP">in, 2, m_axi, HP0, pointer</column>
<column name="m_axi_HP0_BVALID">in, 1, m_axi, HP0, pointer</column>
<column name="m_axi_HP0_BREADY">out, 1, m_axi, HP0, pointer</column>
<column name="m_axi_HP0_BRESP">in, 2, m_axi, HP0, pointer</column>
<column name="m_axi_HP0_BID">in, 1, m_axi, HP0, pointer</column>
<column name="m_axi_HP0_BUSER">in, 1, m_axi, HP0, pointer</column>
</table>
</item>
</section>
</profile>
