iceland_start_smc	,	F_8
UCODE_ID_RLC_G_MASK	,	V_86
UCODE_ID_CP_ME_MASK	,	V_83
smu_load	,	V_114
iceland_send_msg_to_smc_with_parameter	,	F_22
iceland_send_msg_to_smc_with_parameter_without_waiting	,	F_23
AMDGPU_UCODE_ID_CP_PFP	,	V_68
upper_32_bits	,	F_31
byte_count	,	V_13
meta_data_addr_low	,	V_102
"Failed to get firmware entry for SDMA1\n"	,	L_13
iceland_stop_smc_clock	,	F_13
AMDGPU_UCODE_ID_CP_ME	,	V_70
amdgpu_ucode_print_smc_hdr	,	F_25
WREG32_SMC	,	F_10
ixFIRMWARE_FLAGS	,	V_56
UCODE_ID_CP_CE	,	V_65
version	,	V_97
ucode_start_addr	,	V_49
"Failed to send previous message\n"	,	L_1
iceland_smu_start	,	F_35
PPSMC_MSG_DRV_DRAM_ADDR_LO	,	V_117
AUTO_INCREMENT_IND_0	,	V_10
iceland_start_smc_clock	,	F_14
adev	,	V_2
uint8_t	,	T_2
GFP_KERNEL	,	V_127
"Failed to get firmware entry for PFP\n"	,	L_8
"ucode type is out of range!\n"	,	L_5
iceland_convert_fw_type	,	F_28
SMU_DRAMData_TOC	,	V_109
RREG32	,	F_3
result	,	V_17
ixSMC_SYSCON_MISC_CNTL	,	V_55
UCODE_ID_CP_MEC_MASK	,	V_84
RREG32_SMC	,	F_9
extra_shift	,	V_18
ucode_size	,	V_41
smc_address	,	V_3
UCODE_ID_CP_MEC_JT2	,	V_74
UCODE_ID_CP_MEC_JT1	,	V_72
image_size	,	V_122
"Failed to get firmware entry for RLC\n"	,	L_6
uint32_t	,	T_1
i	,	V_30
fw_to_load	,	V_111
iceland_copy_bytes_to_smc	,	F_5
SMC_SYSCON_CLOCK_CNTL_0	,	V_27
data_size_byte	,	V_103
amdgpu_bo_unreserve	,	F_43
"Failed to get firmware entry for SDMA0\n"	,	L_12
amdgpu_bo_reserve	,	F_40
num_entries	,	V_112
mmSMC_MESSAGE_0	,	V_36
image_addr_high	,	V_99
ucode_version	,	V_47
amdgpu_firmware_info	,	V_90
iceland_send_msg_to_smc_without_waiting	,	F_21
amdgpu_bo	,	V_123
priv	,	V_108
ixSMC_SYSCON_RESET_CNTL	,	V_23
iceland_is_smc_ram_running	,	F_15
ret	,	V_126
mc_addr	,	V_96
AMDGPU_GEM_CREATE_CPU_ACCESS_REQUIRED	,	V_132
ixRCU_UC_EVENTS	,	V_52
spin_unlock_irqrestore	,	F_7
AMDGPU_GEM_DOMAIN_VRAM	,	V_131
FIRMWARE_FLAGS	,	V_57
iceland_smu_upload_firmware_image	,	F_24
DRM_ERROR	,	F_20
amdgpu_bo_pin	,	F_42
UCODE_ID_CP_PFP	,	V_67
smumgr_funcs	,	V_133
private	,	V_106
fw_buf	,	V_135
WREG32	,	F_2
gpu_addr	,	V_94
AMDGPU_UCODE_ID_RLC_G	,	V_77
mmSMC_IND_ACCESS_CNTL	,	V_8
iceland_smumgr_funcs	,	V_134
fw	,	V_44
smc_start_address	,	V_11
mmSMC_IND_DATA_0	,	V_22
smc_idx_lock	,	V_20
kzalloc	,	F_37
le32_to_cpu	,	F_26
"Failed to reserve the TOC buffer\n"	,	L_17
iceland_set_smc_sram_address	,	F_1
"Failed to get firmware entry for MEC_JT1\n"	,	L_11
mmSMC_IND_INDEX_0	,	V_7
AMDGPU_UCODE_ID_MAXIMUM	,	V_78
"check firmware loading failed\n"	,	L_15
PPSMC_Msg	,	T_3
iceland_program_jump_on_start	,	F_12
UCODE_ID_CP_CE_MASK	,	V_81
ixSOFT_REGISTERS_TABLE_27	,	V_121
SMC_RESP_0	,	V_33
AMDGPU_UCODE_ID_CP_CE	,	V_66
RCU_UC_EVENTS	,	V_53
hdr	,	V_40
ICELAND_SMC_SIZE	,	V_51
iceland_smu_start_smc	,	F_27
mmSMC_MSG_ARG_0	,	V_38
iceland_smu_init	,	F_36
iceland_smu_request_load_fw	,	F_33
header_addr_high	,	V_116
ENOMEM	,	V_128
gfx_firmware_header_v1_0	,	V_93
uint64_t	,	T_4
"Failed to map the TOC buffer\n"	,	L_19
iceland_smu_fini	,	F_45
id	,	V_89
wait_smu_response	,	F_17
val	,	V_5
data_size	,	V_95
header_addr_low	,	V_118
num_register_entries	,	V_104
boot_seq_done	,	V_54
fw_flags	,	V_129
SMU_Entry	,	V_87
UCODE_ID_SDMA0	,	V_61
toc_buf_ptr	,	V_125
PAGE_SIZE	,	V_130
UCODE_ID_SDMA1	,	V_63
iceland_reset_smc	,	F_11
ck_disable	,	V_28
usec_timeout	,	V_31
kfree	,	F_46
flags	,	V_19
iceland_smu_private_data	,	V_105
toc	,	V_110
smc_firmware_header_v1_0	,	V_39
out	,	V_21
mmSMC_RESP_0	,	V_32
ucode_array_offset_bytes	,	V_50
ixSMC_PC_C	,	V_29
amdgpu_bo_kmap	,	F_44
UCODE_ID_CP_MEC	,	V_71
smu	,	V_107
UCODE_ID_RLC_G	,	V_76
UCODE_ID_SDMA0_MASK	,	V_79
firmware	,	V_92
REG_GET_FIELD	,	F_16
"Failed to get firmware entry for ME\n"	,	L_9
UCODE_ID_CP_ME	,	V_69
AMDGPU_UCODE_ID_CP_MEC2	,	V_75
orig_data	,	V_16
AMDGPU_UCODE_ID_CP_MEC1	,	V_73
structure_version	,	V_113
meta_data_addr_high	,	V_101
EINVAL	,	V_6
"Failed to pin the TOC buffer\n"	,	L_18
udelay	,	F_18
PPSMC_MSG_LoadUcodes	,	V_119
ucode	,	V_91
msg	,	V_35
iceland_send_msg_to_smc	,	F_19
data	,	V_15
AMDGPU_UCODE_ID_SDMA0	,	V_62
iceland_smu_get_mask_for_fw_type	,	F_29
lower_32_bits	,	F_32
SMC_IND_ACCESS_CNTL	,	V_9
amdgpu_bo_create	,	F_39
limit	,	V_4
AMDGPU_UCODE_ID_SDMA1	,	V_64
SMC_SYSCON_RESET_CNTL	,	V_24
REG_SET_FIELD	,	F_4
fw_mask	,	V_120
toc_buf	,	V_124
image_addr_low	,	V_100
"SMC ucode is not 4 bytes aligned\n"	,	L_3
entry	,	V_88
uint16_t	,	V_98
spin_lock_irqsave	,	F_6
PPSMC_MSG_DRV_DRAM_ADDR_HI	,	V_115
"Fail to request SMU load ucode\n"	,	L_14
amdgpu_ucode_fini_bo	,	F_47
header	,	V_45
"Failed to send message\n"	,	L_2
iceland_smu_check_fw_load_finish	,	F_34
"SMC address is beyond the SMC RAM area\n"	,	L_4
amdgpu_ucode_init_bo	,	F_38
ucode_start_address	,	V_42
SMC_RESP	,	V_34
AMDGPU_UCODE_ID	,	V_59
fw_type	,	V_60
amdgpu_bo_unref	,	F_41
parameter	,	V_37
INTERRUPTS_ENABLED	,	V_58
"Failed to get firmware entry for MEC\n"	,	L_10
addr	,	V_14
amdgpu_device	,	V_1
UCODE_ID_CP_MEC_JT1_MASK	,	V_85
iceland_smu_populate_single_firmware_entry	,	F_30
src	,	V_12
UCODE_ID_CP_PFP_MASK	,	V_82
ucode_size_bytes	,	V_48
"Failed to allocate memory for TOC buffer\n"	,	L_16
UCODE_ID_SDMA1_MASK	,	V_80
ixSMC_SYSCON_CLOCK_CNTL_0	,	V_26
rst_reg	,	V_25
pm	,	V_43
fw_version	,	V_46
"Failed to get firmware entry for CE\n"	,	L_7
