<html><body><samp><pre>
<!@TC:1463622779>
#Build: Synplify Pro I-2014.03LC , Build 063R, May 27 2014
#install: C:\ispLEVER_Classic2_0\synpbase
#OS: Windows 7 6.2
#Hostname: ALBERTORIOS-PC

#Implementation: lcdram

<a name=compilerReport1>$ Start of Compile</a>
#Wed May 18 20:52:59 2016

Synopsys VHDL Compiler, version comp201403rcp1, Build 060R, built May 27 2014
@N: : <!@TM:1463622779> | Running in 64-bit mode 
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\ispLEVER_Classic2_0\synpbase\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1463622779> | Setting time resolution to ns
@N: : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\config00.vhd:6:7:6:15:@N::@XP_MSG">config00.vhd(6)</a><!@TM:1463622779> | Top entity is set to config00.
File C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\packagelcdram00.vhd changed - recompiling
VHDL syntax check successful!
File C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\packagelcdram00.vhd changed - recompiling
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\config00.vhd:6:7:6:15:@N:CD630:@XP_MSG">config00.vhd(6)</a><!@TM:1463622779> | Synthesizing work.config00.config0 
Post processing for work.config00.config0
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\config00.vhd:21:5:21:9:@W:CL111:@XP_MSG">config00.vhd(21)</a><!@TM:1463622779> | All reachable assignments to outWordc(6) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\config00.vhd:21:5:21:9:@W:CL117:@XP_MSG">config00.vhd(21)</a><!@TM:1463622779> | Latch generated from process for signal outWordc(7 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\config00.vhd:21:5:21:9:@W:CL117:@XP_MSG">config00.vhd(21)</a><!@TM:1463622779> | Latch generated from process for signal outFlagc; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\config00.vhd:21:5:21:9:@W:CL111:@XP_MSG">config00.vhd(21)</a><!@TM:1463622779> | All reachable assignments to RWc assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\config00.vhd:21:5:21:9:@W:CL111:@XP_MSG">config00.vhd(21)</a><!@TM:1463622779> | All reachable assignments to RSc assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\config00.vhd:21:5:21:9:@W:CL117:@XP_MSG">config00.vhd(21)</a><!@TM:1463622779> | Latch generated from process for signal ENc; possible missing assignment in an if or case statement.</font>
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 18 20:52:59 2016

###########################################################]
Synopsys Netlist Linker, version comp201403rcp1, Build 060R, built May 27 2014
@N: : <!@TM:1463622780> | Running in 64-bit mode 
File C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\synwork\config00_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 18 20:53:00 2016

###########################################################]
Map & Optimize Report

<a name=mapperReport2>Synopsys CPLD Technology Mapper, Version maplat, Build 923R, Built May  6 2014</a>
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03LC 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1463622780> | Running in 64-bit mode. 
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\config00.vhd:21:5:21:9:@W:MT462:@XP_MSG">config00.vhd(21)</a><!@TM:1463622780> | Net un1_inflagc_3 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\config00.vhd:21:5:21:9:@W:MT462:@XP_MSG">config00.vhd(21)</a><!@TM:1463622780> | Net N_8_i appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\config00.vhd:21:5:21:9:@W:MT462:@XP_MSG">config00.vhd(21)</a><!@TM:1463622780> | Net un1_inflagc_9_0 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\config00.vhd:21:5:21:9:@W:MT462:@XP_MSG">config00.vhd(21)</a><!@TM:1463622780> | Net N_6_i appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\config00.vhd:21:5:21:9:@W:MT462:@XP_MSG">config00.vhd(21)</a><!@TM:1463622780> | Net un1_inflagc_2 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\config00.vhd:21:5:21:9:@W:MT462:@XP_MSG">config00.vhd(21)</a><!@TM:1463622780> | Net un1_inflagc_7_0 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\config00.vhd:21:5:21:9:@W:MT462:@XP_MSG">config00.vhd(21)</a><!@TM:1463622780> | Net un1_inflagc_8_0 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\config00.vhd:21:5:21:9:@W:MT462:@XP_MSG">config00.vhd(21)</a><!@TM:1463622780> | Net un1_inflagc_1 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\config00.vhd:21:5:21:9:@W:MT462:@XP_MSG">config00.vhd(21)</a><!@TM:1463622780> | Net un1_inflagc_6 appears to be an unidentified clock source. Assuming default frequency. </font>
---------------------------------------
<a name=resourceUsage3>Resource Usage Report</a>

Simple gate primitives:
IBUF            8 uses
OBUF            12 uses
AND2            67 uses
INV             44 uses
DLATRH          9 uses


@N:<a href="@N:FC100:@XP_HELP">FC100</a> : <!@TM:1463622780> | Timing Report not generated for this device, please use place and route tools for timing analysis. 
I-2014.03LC 
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 38MB peak: 103MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 18 20:53:00 2016

###########################################################]

</pre></samp></body></html>
