
---------- Begin Simulation Statistics ----------
final_tick                                13981333500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 255365                       # Simulator instruction rate (inst/s)
host_mem_usage                                4423540                       # Number of bytes of host memory used
host_op_rate                                   432495                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    46.58                       # Real time elapsed on the host
host_tick_rate                              300143479                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11895440                       # Number of instructions simulated
sim_ops                                      20146554                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.013981                       # Number of seconds simulated
sim_ticks                                 13981333500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               88                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             27                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              27                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     88                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           17                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     16927931                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              2.796267                       # CPI: cycles per instruction
system.cpu0.discardedOps                      2872140                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    4157455                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2416                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    2003216                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         1713                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                        5035849                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.357620                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2443289                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          199                       # TLB misses on write requests
system.cpu0.numCycles                        27962667                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              31838      0.19%      0.19% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               11081465     65.46%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   988      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::MemRead               3833806     22.65%     88.34% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1911134     11.29%     99.63% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                16927931                       # Class of committed instruction
system.cpu0.tickCycles                       22926818                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   43                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     68                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    1895440                       # Number of instructions committed
system.cpu1.committedOps                      3218623                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             14.752553                       # CPI: cycles per instruction
system.cpu1.discardedOps                       901180                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                     345602                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2032                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1223434                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         4357                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       22918360                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.067785                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                     621867                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          180                       # TLB misses on write requests
system.cpu1.numCycles                        27962579                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               2098      0.07%      0.07% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                1787846     55.55%     55.61% # Class of committed instruction
system.cpu1.op_class_0::IntMult                   641      0.02%     55.63% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1317      0.04%     55.67% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  189      0.01%     55.68% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     55.68% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                   96      0.00%     55.68% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     55.68% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     55.68% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     55.68% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     55.68% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     55.68% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   916      0.03%     55.71% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     55.71% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   943      0.03%     55.74% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     55.74% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1230      0.04%     55.78% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  843      0.03%     55.80% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     55.80% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     55.80% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 388      0.01%     55.82% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     55.82% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     55.82% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     55.82% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     55.82% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     55.82% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     55.82% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     55.82% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     55.82% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     55.82% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     55.82% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     55.82% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     55.82% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     55.82% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     55.82% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     55.82% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     55.82% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     55.82% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     55.82% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     55.82% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     55.82% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     55.82% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     55.82% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     55.82% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     55.82% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     55.82% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     55.82% # Class of committed instruction
system.cpu1.op_class_0::MemRead                199681      6.20%     62.02% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               133412      4.15%     66.16% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead             1610      0.05%     66.21% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         1087413     33.79%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 3218623                       # Class of committed instruction
system.cpu1.tickCycles                        5044219                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   30                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       159475                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        319992                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       404090                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          301                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       808245                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            301                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              14223                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       145967                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13508                       # Transaction distribution
system.membus.trans_dist::ReadExReq            146294                       # Transaction distribution
system.membus.trans_dist::ReadExResp           146293                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         14223                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       480508                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       480508                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 480508                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     19614912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     19614912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                19614912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160517                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  160517    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              160517                       # Request fanout histogram
system.membus.reqLayer4.occupancy           975205000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               7.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          848707250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  13981333500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      2429384                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2429384                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2429384                       # number of overall hits
system.cpu0.icache.overall_hits::total        2429384                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        13858                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         13858                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        13858                       # number of overall misses
system.cpu0.icache.overall_misses::total        13858                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    313860000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    313860000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    313860000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    313860000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2443242                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2443242                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2443242                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2443242                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.005672                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005672                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.005672                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005672                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22648.289797                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22648.289797                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22648.289797                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22648.289797                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        13842                       # number of writebacks
system.cpu0.icache.writebacks::total            13842                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        13858                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        13858                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        13858                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        13858                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    300002000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    300002000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    300002000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    300002000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.005672                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005672                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.005672                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005672                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 21648.289797                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 21648.289797                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 21648.289797                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 21648.289797                       # average overall mshr miss latency
system.cpu0.icache.replacements                 13842                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2429384                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2429384                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        13858                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        13858                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    313860000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    313860000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2443242                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2443242                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.005672                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005672                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22648.289797                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22648.289797                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        13858                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        13858                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    300002000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    300002000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.005672                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005672                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 21648.289797                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 21648.289797                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13981333500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999030                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2443242                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            13858                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           176.305527                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999030                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999939                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999939                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         19559794                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        19559794                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13981333500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13981333500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13981333500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13981333500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13981333500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13981333500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      5861264                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         5861264                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      5861647                       # number of overall hits
system.cpu0.dcache.overall_hits::total        5861647                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       226673                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        226673                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       233681                       # number of overall misses
system.cpu0.dcache.overall_misses::total       233681                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   4078858486                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4078858486                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   4078858486                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4078858486                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      6087937                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      6087937                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      6095328                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      6095328                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.037233                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.037233                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.038338                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.038338                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 17994.461122                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 17994.461122                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 17454.814409                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 17454.814409                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         4107                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               93                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    44.161290                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        61383                       # number of writebacks
system.cpu0.dcache.writebacks::total            61383                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data         9041                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         9041                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data         9041                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         9041                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       217632                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       217632                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       221375                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       221375                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   3612161500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3612161500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   3928317500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3928317500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.035748                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.035748                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.036319                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.036319                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16597.566075                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16597.566075                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17745.081875                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17745.081875                       # average overall mshr miss latency
system.cpu0.dcache.replacements                221359                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      3983025                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        3983025                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       163223                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       163223                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   2417278000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2417278000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      4146248                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      4146248                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.039366                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.039366                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 14809.665305                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 14809.665305                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          592                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          592                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       162631                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       162631                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   2227605000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2227605000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.039224                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.039224                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 13697.296333                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13697.296333                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1878239                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1878239                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        63450                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        63450                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1661580486                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1661580486                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.032678                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032678                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 26187.241702                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 26187.241702                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8449                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8449                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        55001                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        55001                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1384556500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1384556500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.028326                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.028326                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25173.296849                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25173.296849                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data          383                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          383                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         7008                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         7008                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.948180                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.948180                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data    316156000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    316156000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 84465.936415                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 84465.936415                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13981333500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.998946                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6083022                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           221375                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            27.478360                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.998946                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999934                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999934                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         48983999                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        48983999                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13981333500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  13981333500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13981333500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       612946                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          612946                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       612946                       # number of overall hits
system.cpu1.icache.overall_hits::total         612946                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         8878                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8878                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         8878                       # number of overall misses
system.cpu1.icache.overall_misses::total         8878                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    254421000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    254421000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    254421000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    254421000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       621824                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       621824                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       621824                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       621824                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.014277                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.014277                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.014277                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.014277                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 28657.467898                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 28657.467898                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 28657.467898                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 28657.467898                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         8862                       # number of writebacks
system.cpu1.icache.writebacks::total             8862                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         8878                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         8878                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         8878                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         8878                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    245543000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    245543000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    245543000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    245543000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.014277                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.014277                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.014277                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.014277                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 27657.467898                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 27657.467898                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 27657.467898                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 27657.467898                       # average overall mshr miss latency
system.cpu1.icache.replacements                  8862                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       612946                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         612946                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         8878                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8878                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    254421000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    254421000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       621824                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       621824                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.014277                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.014277                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 28657.467898                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 28657.467898                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         8878                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         8878                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    245543000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    245543000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.014277                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.014277                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 27657.467898                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 27657.467898                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13981333500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.998997                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             621824                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             8878                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            70.041000                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.998997                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999937                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999937                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          4983470                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         4983470                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13981333500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13981333500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13981333500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13981333500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13981333500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13981333500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1260128                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1260128                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1260128                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1260128                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       301630                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        301630                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       301630                       # number of overall misses
system.cpu1.dcache.overall_misses::total       301630                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  23522511500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  23522511500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  23522511500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  23522511500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1561758                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1561758                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1561758                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1561758                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.193135                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.193135                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.193135                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.193135                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 77984.655041                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 77984.655041                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 77984.655041                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 77984.655041                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       145568                       # number of writebacks
system.cpu1.dcache.writebacks::total           145568                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       141586                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       141586                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       141586                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       141586                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       160044                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       160044                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       160044                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       160044                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  11917334500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  11917334500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  11917334500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  11917334500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.102477                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.102477                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.102477                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.102477                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 74462.863338                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 74462.863338                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 74462.863338                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 74462.863338                       # average overall mshr miss latency
system.cpu1.dcache.replacements                160027                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       326660                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         326660                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        16408                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16408                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    444540500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    444540500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       343068                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       343068                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.047827                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.047827                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 27092.911994                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27092.911994                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          305                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          305                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        16103                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        16103                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    414552000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    414552000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.046938                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.046938                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 25743.774452                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 25743.774452                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       933468                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        933468                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       285222                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       285222                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  23077971000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  23077971000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1218690                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1218690                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.234040                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.234040                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 80912.310411                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 80912.310411                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       141281                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       141281                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       143941                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       143941                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  11502782500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  11502782500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.118111                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.118111                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 79913.176232                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 79913.176232                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13981333500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999061                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1420171                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           160043                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.873684                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           188500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999061                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999941                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999941                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         12654107                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        12654107                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13981333500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  13981333500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13981333500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               12036                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              206525                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                6982                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               18095                       # number of demand (read+write) hits
system.l2.demand_hits::total                   243638                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              12036                       # number of overall hits
system.l2.overall_hits::.cpu0.data             206525                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               6982                       # number of overall hits
system.l2.overall_hits::.cpu1.data              18095                       # number of overall hits
system.l2.overall_hits::total                  243638                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1822                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             14850                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1896                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            141949                       # number of demand (read+write) misses
system.l2.demand_misses::total                 160517                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1822                       # number of overall misses
system.l2.overall_misses::.cpu0.data            14850                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1896                       # number of overall misses
system.l2.overall_misses::.cpu1.data           141949                       # number of overall misses
system.l2.overall_misses::total                160517                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    147999000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   1277931000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    154115000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  11417464500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      12997509500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    147999000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   1277931000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    154115000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  11417464500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     12997509500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           13858                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          221375                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            8878                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          160044                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               404155                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          13858                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         221375                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           8878                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         160044                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              404155                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.131476                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.067081                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.213562                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.886937                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.397167                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.131476                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.067081                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.213562                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.886937                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.397167                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81228.869374                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 86055.959596                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 81284.282700                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 80433.567690                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80972.791044                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81228.869374                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 86055.959596                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 81284.282700                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 80433.567690                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80972.791044                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              145967                       # number of writebacks
system.l2.writebacks::total                    145967                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1822                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        14850                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1896                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       141949                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            160517                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1822                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        14850                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1896                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       141949                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           160517                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    129779000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   1129431000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    135155000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   9997984500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11392349500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    129779000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   1129431000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    135155000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   9997984500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11392349500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.131476                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.067081                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.213562                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.886937                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.397167                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.131476                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.067081                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.213562                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.886937                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.397167                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71228.869374                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 76055.959596                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 71284.282700                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 70433.638138                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70972.853343                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71228.869374                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 76055.959596                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 71284.282700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 70433.638138                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70972.853343                       # average overall mshr miss latency
system.l2.replacements                         159696                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       206951                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           206951                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       206951                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       206951                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        22704                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            22704                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        22704                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        22704                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           80                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            80                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            47561                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             5087                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 52648                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           7440                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         138854                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              146294                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    656002500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  11164522500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11820525000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        55001                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       143941                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            198942                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.135270                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.964659                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.735360                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 88172.379032                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 80404.759676                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80799.793566                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         7440                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       138854                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         146294                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    581602500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   9775992500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10357595000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.135270                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.964659                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.735360                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 78172.379032                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 70404.831694                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70799.861922                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         12036                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          6982                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              19018                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1822                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1896                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3718                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    147999000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    154115000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    302114000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        13858                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         8878                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          22736                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.131476                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.213562                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.163529                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81228.869374                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 81284.282700                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81257.127488                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1822                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1896                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3718                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    129779000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    135155000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    264934000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.131476                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.213562                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.163529                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71228.869374                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 71284.282700                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71257.127488                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       158964                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        13008                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            171972                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         7410                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         3095                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           10505                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    621928500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    252942000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    874870500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       166374                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        16103                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        182477                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.044538                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.192200                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.057569                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 83930.971660                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 81726.009693                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83281.342218                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         7410                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         3095                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        10505                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    547828500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    221992000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    769820500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.044538                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.192200                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.057569                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 73930.971660                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 71726.009693                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73281.342218                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  13981333500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1021.988899                       # Cycle average of tags in use
system.l2.tags.total_refs                      808163                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    160720                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.028391                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.426705                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       90.095684                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      670.910811                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        4.513268                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      251.042431                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005300                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.087984                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.655186                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.004407                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.245159                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998036                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          247                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          301                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          180                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          182                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6626672                       # Number of tag accesses
system.l2.tags.data_accesses                  6626672                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13981333500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        116608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data        950400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        121344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       9084736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10273088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       116608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       121344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        237952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9341888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9341888                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1822                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          14850                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1896                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         141949                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              160517                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       145967                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             145967                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          8340263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         67976349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          8679000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        649776075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             734771687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      8340263                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      8679000                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         17019264                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      668168598                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            668168598                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      668168598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         8340263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        67976349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         8679000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       649776075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1402940285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    145957.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1822.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     14839.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1896.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    141869.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000344450750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9097                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9097                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              458898                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             137094                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      160517                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     145967                       # Number of write requests accepted
system.mem_ctrls.readBursts                    160517                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   145967                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     91                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    10                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10359                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9300                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.88                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1763650750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  802130000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4771638250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10993.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29743.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   143299                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  134016                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.82                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                160517                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               145967                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  150509                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8654                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     997                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        29042                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    675.102817                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   465.559796                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   405.747455                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3951     13.60%     13.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3866     13.31%     26.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1543      5.31%     32.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1095      3.77%     36.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1302      4.48%     40.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          776      2.67%     43.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          701      2.41%     45.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          781      2.69%     48.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15027     51.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        29042                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9097                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.634275                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.791875                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     16.129479                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           8940     98.27%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            76      0.84%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            41      0.45%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           22      0.24%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            5      0.05%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            5      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            3      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-991            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9097                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9097                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.041992                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.039053                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.323507                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8931     98.18%     98.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               15      0.16%     98.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               94      1.03%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               52      0.57%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9097                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10267264                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5824                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9339776                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10273088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9341888                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       734.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       668.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    734.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    668.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   13981285500                       # Total gap between requests
system.mem_ctrls.avgGap                      45618.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       116608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data       949696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       121344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      9079616                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9339776                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 8340263.108665565029                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 67925995.757128596306                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 8679000.468732113019                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 649409872.098394632339                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 668017539.242590785027                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1822                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        14850                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1896                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       141949                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       145967                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     55086500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    517931750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     57419750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   4141200250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 345010891750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30234.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     34877.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     30284.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     29173.86                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2363622.54                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            108092460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             57444915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           578539920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          381587220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1103278800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5072852370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1096956480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         8398752165                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        600.711811                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2785155000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    466700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10729478500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             99288840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             52769475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           566901720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          380188260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1103278800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4930593480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1216753440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         8349774015                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        597.208701                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3100525750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    466700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10414107750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  13981333500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            205213                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       352918                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        22704                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          188164                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           198942                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          198941                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         22736                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       182477                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        41558                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       664109                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        26618                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       480114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1212399                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1772800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     18096512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1135360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     19559104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               40563776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          159696                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9341888                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           563851                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000536                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.023137                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 563549     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    302      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             563851                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          633777500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         240621384                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          13335463                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         332105912                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          20803467                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  13981333500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
