module wideexpr_00120(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = 5'b10000;
  assign y1 = (($unsigned((ctrl[5]?(ctrl[3]?2'sb11:(ctrl[4]?2'sb10:s1)):+((u4)<<<(s6)))))<<(u1))>>($signed(+(!(s7))));
  assign y2 = $signed((+((5'b11010)-(($signed(1'sb0))&(4'b1001))))>>(({3{4'b1111}})|($unsigned(4'sb0100))));
  assign y3 = +(({3{$signed(s0)}})==(((ctrl[0]?&((5'sb11110)==(+((ctrl[3]?4'sb0111:s7)))):{((ctrl[3]?(u7)>>(s0):$unsigned(3'b111)))&((-(u1))+((ctrl[0]?u7:4'sb0010))),s5}))+(3'b010)));
  assign y4 = 5'sb11001;
  assign y5 = +((ctrl[3]?(+($signed(s0)))<<<((ctrl[4]?(|(u0))>>>(^(({$signed(s6),(u6)|(s5)})|(+($signed(s0))))):$unsigned(s0))):s7));
  assign y6 = 2'sb10;
  assign y7 = 5'sb00110;
endmodule
