v 20010722
A 1875 800 1000 11 79 3 0 0 0 -1 -1
P 3150 1000 2838 1000 1
{
T 2900 1050 5 8 1 1 0 0
pin5=1
T 2900 850 5 8 0 1 0 0
type=out
}
P 500 400 800 400 1
{
T 500 450 5 8 1 1 0 0
pin1=2
T 500 250 5 8 0 1 0 0
type=in
}
P 500 800 975 800 1
{
T 500 850 5 8 1 1 0 0
pin2=3
T 500 650 5 8 0 1 0 0
type=in
}
P 500 1200 975 1200 1
{
T 500 1250 5 8 1 1 0 0
pin3=4
T 500 1050 5 8 0 1 0 0
type=in
}
P 500 1600 800 1600 1
{
T 500 1650 5 8 1 1 0 0
pin4=5
T 500 1450 5 8 0 1 0 0
type=in
}
A 0 1000 1000 0 53 3 0 0 0 -1 -1
A 0 1000 1000 307 53 3 0 0 0 -1 -1
A 1875 1200 1000 270 79 3 0 0 0 -1 -1
L 600 1800 1900 1800 3 0 0 0 -1 -1
L 600 200 1900 200 3 0 0 0 -1 -1
T 3600 0 5 10 0 0 0 0
net=VDD:14
T 3600 200 5 10 0 0 0 0
net=VSS:7
T 600 0 3 10 1 1 0 0
device=4072
T 700 1900 2 10 1 1 0 0
uref=U?
T 3600 600 5 10 0 0 0 0
numslots=2
T 3600 800 5 10 0 0 0 0
slot1=2,3,4,5,1
T 3600 1000 5 10 0 0 0 0
slot2=9,10,11,12,13
T 3600 400 5 10 0 0 0 0
slot=1
