Timing Analyzer report for top
Sun Oct 12 11:24:00 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1000mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1000mV 85C Model Setup Summary
  8. Slow 1000mV 85C Model Hold Summary
  9. Slow 1000mV 85C Model Recovery Summary
 10. Slow 1000mV 85C Model Removal Summary
 11. Slow 1000mV 85C Model Minimum Pulse Width Summary
 12. Slow 1000mV 85C Model Setup: 'FPGA_CLK1_50'
 13. Slow 1000mV 85C Model Hold: 'FPGA_CLK1_50'
 14. Slow 1000mV 85C Model Metastability Summary
 15. Slow 1000mV 0C Model Fmax Summary
 16. Slow 1000mV 0C Model Setup Summary
 17. Slow 1000mV 0C Model Hold Summary
 18. Slow 1000mV 0C Model Recovery Summary
 19. Slow 1000mV 0C Model Removal Summary
 20. Slow 1000mV 0C Model Minimum Pulse Width Summary
 21. Slow 1000mV 0C Model Setup: 'FPGA_CLK1_50'
 22. Slow 1000mV 0C Model Hold: 'FPGA_CLK1_50'
 23. Slow 1000mV 0C Model Metastability Summary
 24. Fast 1000mV 0C Model Setup Summary
 25. Fast 1000mV 0C Model Hold Summary
 26. Fast 1000mV 0C Model Recovery Summary
 27. Fast 1000mV 0C Model Removal Summary
 28. Fast 1000mV 0C Model Minimum Pulse Width Summary
 29. Fast 1000mV 0C Model Setup: 'FPGA_CLK1_50'
 30. Fast 1000mV 0C Model Hold: 'FPGA_CLK1_50'
 31. Fast 1000mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1000mv 0c Model)
 36. Signal Integrity Metrics (Slow 1000mv 85c Model)
 37. Signal Integrity Metrics (Fast 1000mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Output Ports
 45. Unconstrained Output Ports
 46. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; top                                                     ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE6E22C8L                                            ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 32          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.07        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.4%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                     ;
+--------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+
; Clock Name   ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets          ;
+--------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+
; FPGA_CLK1_50 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FPGA_CLK1_50 } ;
+--------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+


+----------------------------------------------------+
; Slow 1000mV 85C Model Fmax Summary                 ;
+------------+-----------------+--------------+------+
; Fmax       ; Restricted Fmax ; Clock Name   ; Note ;
+------------+-----------------+--------------+------+
; 228.57 MHz ; 228.57 MHz      ; FPGA_CLK1_50 ;      ;
+------------+-----------------+--------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------+
; Slow 1000mV 85C Model Setup Summary   ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; FPGA_CLK1_50 ; -3.375 ; -63.125       ;
+--------------+--------+---------------+


+--------------------------------------+
; Slow 1000mV 85C Model Hold Summary   ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.512 ; 0.000         ;
+--------------+-------+---------------+


------------------------------------------
; Slow 1000mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1000mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1000mV 85C Model Minimum Pulse Width Summary ;
+--------------+--------+---------------------------+
; Clock        ; Slack  ; End Point TNS             ;
+--------------+--------+---------------------------+
; FPGA_CLK1_50 ; -3.000 ; -50.601                   ;
+--------------+--------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1000mV 85C Model Setup: 'FPGA_CLK1_50'                                                                                                                ;
+--------+-------------------------------------+--------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+--------------------------------------+--------------+--------------+--------------+------------+------------+
; -3.375 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.573     ; 3.807      ;
; -3.281 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.087     ; 4.199      ;
; -3.156 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.573     ; 3.588      ;
; -3.106 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[24]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.379      ; 4.490      ;
; -3.069 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.087     ; 3.987      ;
; -3.059 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.087     ; 3.977      ;
; -3.018 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[24]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.107     ; 3.916      ;
; -3.010 ; clock_generator:tim_1Hz|counter[7]  ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.087     ; 3.928      ;
; -3.008 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[24]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.379      ; 4.392      ;
; -2.999 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[19]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.107     ; 3.897      ;
; -2.999 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[21]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.107     ; 3.897      ;
; -2.999 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[22]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.107     ; 3.897      ;
; -2.998 ; clock_generator:tim_1Hz|counter[14] ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.573     ; 3.430      ;
; -2.992 ; clock_generator:tim_1Hz|counter[12] ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.573     ; 3.424      ;
; -2.990 ; clock_generator:tim_1Hz|counter[5]  ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.087     ; 3.908      ;
; -2.943 ; clock_generator:tim_1Hz|counter[12] ; clock_generator:tim_1Hz|counter[24]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.107     ; 3.841      ;
; -2.941 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[24]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.379      ; 4.325      ;
; -2.919 ; clock_generator:tim_1Hz|counter[21] ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.573     ; 3.351      ;
; -2.909 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[6]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.107     ; 3.807      ;
; -2.909 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.107     ; 3.807      ;
; -2.905 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[19]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.379      ; 4.289      ;
; -2.905 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[21]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.379      ; 4.289      ;
; -2.905 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[22]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.379      ; 4.289      ;
; -2.897 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[20]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.107     ; 3.795      ;
; -2.896 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.107     ; 3.794      ;
; -2.895 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.107     ; 3.793      ;
; -2.856 ; clock_generator:tim_1Hz|counter[10] ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.087     ; 3.774      ;
; -2.855 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[24]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.379      ; 4.239      ;
; -2.849 ; clock_generator:tim_1Hz|counter[9]  ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.087     ; 3.767      ;
; -2.836 ; clock_generator:tim_1Hz|counter[19] ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.573     ; 3.268      ;
; -2.815 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[6]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.379      ; 4.199      ;
; -2.815 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.379      ; 4.199      ;
; -2.803 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[20]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.379      ; 4.187      ;
; -2.802 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.379      ; 4.186      ;
; -2.801 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.379      ; 4.185      ;
; -2.796 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[24]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.107     ; 3.694      ;
; -2.790 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[22]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.379      ; 4.174      ;
; -2.788 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[20]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.379      ; 4.172      ;
; -2.786 ; clock_generator:tim_1Hz|counter[5]  ; clock_generator:tim_1Hz|counter[24]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.379      ; 4.170      ;
; -2.785 ; clock_generator:tim_1Hz|counter[13] ; clock_generator:tim_1Hz|counter[24]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.107     ; 3.683      ;
; -2.780 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[19]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.107     ; 3.678      ;
; -2.780 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[21]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.107     ; 3.678      ;
; -2.780 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[22]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.107     ; 3.678      ;
; -2.693 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[19]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.379      ; 4.077      ;
; -2.693 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[21]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.379      ; 4.077      ;
; -2.693 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[22]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.379      ; 4.077      ;
; -2.690 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[6]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.107     ; 3.588      ;
; -2.690 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.107     ; 3.588      ;
; -2.688 ; clock_generator:tim_1Hz|counter[4]  ; clock_generator:tim_1Hz|counter[24]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.379      ; 4.072      ;
; -2.683 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[19]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.379      ; 4.067      ;
; -2.683 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[21]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.379      ; 4.067      ;
; -2.683 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[22]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.379      ; 4.067      ;
; -2.678 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[20]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.107     ; 3.576      ;
; -2.677 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.107     ; 3.575      ;
; -2.676 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.107     ; 3.574      ;
; -2.674 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[12]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.379      ; 4.058      ;
; -2.671 ; clock_generator:tim_1Hz|counter[24] ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.573     ; 3.103      ;
; -2.654 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[16]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.379      ; 4.038      ;
; -2.652 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.087     ; 3.570      ;
; -2.651 ; clock_generator:tim_1Hz|counter[13] ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.573     ; 3.083      ;
; -2.650 ; clock_generator:tim_1Hz|counter[4]  ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.087     ; 3.568      ;
; -2.640 ; clock_generator:tim_1Hz|counter[22] ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.573     ; 3.072      ;
; -2.638 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.379      ; 4.022      ;
; -2.638 ; clock_generator:tim_1Hz|counter[16] ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.573     ; 3.070      ;
; -2.628 ; clock_generator:tim_1Hz|counter[7]  ; clock_generator:tim_1Hz|counter[19]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.379      ; 4.012      ;
; -2.628 ; clock_generator:tim_1Hz|counter[7]  ; clock_generator:tim_1Hz|counter[21]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.379      ; 4.012      ;
; -2.628 ; clock_generator:tim_1Hz|counter[7]  ; clock_generator:tim_1Hz|counter[22]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.379      ; 4.012      ;
; -2.627 ; clock_generator:tim_1Hz|counter[12] ; clock_generator:tim_1Hz|counter[22]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.107     ; 3.525      ;
; -2.626 ; clock_generator:tim_1Hz|counter[7]  ; clock_generator:tim_1Hz|counter[24]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.379      ; 4.010      ;
; -2.625 ; clock_generator:tim_1Hz|counter[12] ; clock_generator:tim_1Hz|counter[20]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.107     ; 3.523      ;
; -2.623 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[20]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.379      ; 4.007      ;
; -2.622 ; clock_generator:tim_1Hz|counter[14] ; clock_generator:tim_1Hz|counter[19]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.107     ; 3.520      ;
; -2.622 ; clock_generator:tim_1Hz|counter[14] ; clock_generator:tim_1Hz|counter[21]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.107     ; 3.520      ;
; -2.622 ; clock_generator:tim_1Hz|counter[14] ; clock_generator:tim_1Hz|counter[22]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.107     ; 3.520      ;
; -2.616 ; clock_generator:tim_1Hz|counter[12] ; clock_generator:tim_1Hz|counter[19]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.107     ; 3.514      ;
; -2.616 ; clock_generator:tim_1Hz|counter[12] ; clock_generator:tim_1Hz|counter[21]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.107     ; 3.514      ;
; -2.613 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[21]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.379      ; 3.997      ;
; -2.608 ; clock_generator:tim_1Hz|counter[5]  ; clock_generator:tim_1Hz|counter[19]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.379      ; 3.992      ;
; -2.608 ; clock_generator:tim_1Hz|counter[5]  ; clock_generator:tim_1Hz|counter[21]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.379      ; 3.992      ;
; -2.608 ; clock_generator:tim_1Hz|counter[5]  ; clock_generator:tim_1Hz|counter[22]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.379      ; 3.992      ;
; -2.603 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[6]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.379      ; 3.987      ;
; -2.603 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.379      ; 3.987      ;
; -2.593 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[6]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.379      ; 3.977      ;
; -2.593 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.379      ; 3.977      ;
; -2.590 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.379      ; 3.974      ;
; -2.589 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.379      ; 3.973      ;
; -2.586 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[12]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.107     ; 3.484      ;
; -2.581 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[20]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.379      ; 3.965      ;
; -2.580 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.379      ; 3.964      ;
; -2.579 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.379      ; 3.963      ;
; -2.576 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[12]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.379      ; 3.960      ;
; -2.566 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[16]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.107     ; 3.464      ;
; -2.563 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|clock_signal ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.107     ; 3.461      ;
; -2.562 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[13]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.107     ; 3.460      ;
; -2.559 ; clock_generator:tim_1Hz|counter[14] ; clock_generator:tim_1Hz|counter[24]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.107     ; 3.457      ;
; -2.556 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[16]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.379      ; 3.940      ;
; -2.544 ; clock_generator:tim_1Hz|counter[7]  ; clock_generator:tim_1Hz|counter[6]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.379      ; 3.928      ;
; -2.544 ; clock_generator:tim_1Hz|counter[7]  ; clock_generator:tim_1Hz|counter[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.379      ; 3.928      ;
; -2.543 ; clock_generator:tim_1Hz|counter[21] ; clock_generator:tim_1Hz|counter[19]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.107     ; 3.441      ;
; -2.543 ; clock_generator:tim_1Hz|counter[21] ; clock_generator:tim_1Hz|counter[21]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.107     ; 3.441      ;
+--------+-------------------------------------+--------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1000mV 85C Model Hold: 'FPGA_CLK1_50'                                                                                                                 ;
+-------+--------------------------------------+--------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.512 ; clock_generator:tim_1Hz|clock_signal ; clock_generator:tim_1Hz|clock_signal ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.107      ; 0.863      ;
; 0.525 ; clock_generator:tim_1Hz|counter[25]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.107      ; 0.876      ;
; 0.768 ; clock_generator:tim_1Hz|counter[23]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.107      ; 1.119      ;
; 0.784 ; clock_generator:tim_1Hz|counter[3]   ; clock_generator:tim_1Hz|counter[3]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.115      ;
; 0.786 ; clock_generator:tim_1Hz|counter[8]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.117      ;
; 0.786 ; clock_generator:tim_1Hz|counter[10]  ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.117      ;
; 0.786 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.117      ;
; 0.787 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.118      ;
; 0.787 ; clock_generator:tim_1Hz|counter[9]   ; clock_generator:tim_1Hz|counter[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.118      ;
; 0.787 ; clock_generator:tim_1Hz|counter[7]   ; clock_generator:tim_1Hz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.118      ;
; 0.787 ; clock_generator:tim_1Hz|counter[5]   ; clock_generator:tim_1Hz|counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.118      ;
; 0.787 ; clock_generator:tim_1Hz|counter[1]   ; clock_generator:tim_1Hz|counter[1]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.118      ;
; 0.788 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[17]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.119      ;
; 0.790 ; clock_generator:tim_1Hz|counter[4]   ; clock_generator:tim_1Hz|counter[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.121      ;
; 1.164 ; clock_generator:tim_1Hz|counter[19]  ; clock_generator:tim_1Hz|counter[19]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.107      ; 1.515      ;
; 1.164 ; clock_generator:tim_1Hz|counter[22]  ; clock_generator:tim_1Hz|counter[22]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.107      ; 1.515      ;
; 1.166 ; clock_generator:tim_1Hz|counter[21]  ; clock_generator:tim_1Hz|counter[21]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.107      ; 1.517      ;
; 1.167 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.573      ; 1.984      ;
; 1.179 ; clock_generator:tim_1Hz|counter[22]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.107      ; 1.530      ;
; 1.196 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[3]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.527      ;
; 1.196 ; clock_generator:tim_1Hz|counter[8]   ; clock_generator:tim_1Hz|counter[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.527      ;
; 1.200 ; clock_generator:tim_1Hz|counter[4]   ; clock_generator:tim_1Hz|counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.531      ;
; 1.200 ; clock_generator:tim_1Hz|counter[0]   ; clock_generator:tim_1Hz|counter[1]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.531      ;
; 1.201 ; clock_generator:tim_1Hz|counter[3]   ; clock_generator:tim_1Hz|counter[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.532      ;
; 1.202 ; clock_generator:tim_1Hz|counter[7]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.533      ;
; 1.202 ; clock_generator:tim_1Hz|counter[9]   ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.533      ;
; 1.202 ; clock_generator:tim_1Hz|counter[1]   ; clock_generator:tim_1Hz|counter[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.533      ;
; 1.208 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.539      ;
; 1.208 ; clock_generator:tim_1Hz|counter[8]   ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.539      ;
; 1.212 ; clock_generator:tim_1Hz|counter[0]   ; clock_generator:tim_1Hz|counter[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.543      ;
; 1.256 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[19]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.573      ; 2.073      ;
; 1.274 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.573      ; 2.091      ;
; 1.320 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.573      ; 2.137      ;
; 1.321 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.573      ; 2.138      ;
; 1.325 ; clock_generator:tim_1Hz|counter[23]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.107      ; 1.676      ;
; 1.327 ; clock_generator:tim_1Hz|counter[21]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.107      ; 1.678      ;
; 1.333 ; clock_generator:tim_1Hz|counter[22]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.107      ; 1.684      ;
; 1.342 ; clock_generator:tim_1Hz|counter[24]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.107      ; 1.693      ;
; 1.343 ; clock_generator:tim_1Hz|counter[3]   ; clock_generator:tim_1Hz|counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.674      ;
; 1.344 ; clock_generator:tim_1Hz|counter[5]   ; clock_generator:tim_1Hz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.675      ;
; 1.344 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[17]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.675      ;
; 1.344 ; clock_generator:tim_1Hz|counter[1]   ; clock_generator:tim_1Hz|counter[3]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.675      ;
; 1.344 ; clock_generator:tim_1Hz|counter[7]   ; clock_generator:tim_1Hz|counter[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.675      ;
; 1.350 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.681      ;
; 1.354 ; clock_generator:tim_1Hz|counter[4]   ; clock_generator:tim_1Hz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.685      ;
; 1.354 ; clock_generator:tim_1Hz|counter[0]   ; clock_generator:tim_1Hz|counter[3]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.685      ;
; 1.356 ; clock_generator:tim_1Hz|counter[5]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.687      ;
; 1.356 ; clock_generator:tim_1Hz|counter[1]   ; clock_generator:tim_1Hz|counter[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.687      ;
; 1.356 ; clock_generator:tim_1Hz|counter[7]   ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.687      ;
; 1.366 ; clock_generator:tim_1Hz|counter[4]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.697      ;
; 1.366 ; clock_generator:tim_1Hz|counter[0]   ; clock_generator:tim_1Hz|counter[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.697      ;
; 1.398 ; clock_generator:tim_1Hz|counter[5]   ; clock_generator:tim_1Hz|counter[6]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.573      ; 2.215      ;
; 1.399 ; clock_generator:tim_1Hz|counter[10]  ; clock_generator:tim_1Hz|counter[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.573      ; 2.216      ;
; 1.408 ; clock_generator:tim_1Hz|counter[4]   ; clock_generator:tim_1Hz|counter[6]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.573      ; 2.225      ;
; 1.409 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[21]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.573      ; 2.226      ;
; 1.409 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[19]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.573      ; 2.226      ;
; 1.410 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[16]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.573      ; 2.227      ;
; 1.418 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[16]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.573      ; 2.235      ;
; 1.418 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[20]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.573      ; 2.235      ;
; 1.420 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[22]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.573      ; 2.237      ;
; 1.422 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[12]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.573      ; 2.239      ;
; 1.426 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[13]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.573      ; 2.243      ;
; 1.427 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|clock_signal ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.573      ; 2.244      ;
; 1.427 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.573      ; 2.244      ;
; 1.432 ; clock_generator:tim_1Hz|counter[10]  ; clock_generator:tim_1Hz|counter[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.573      ; 2.249      ;
; 1.454 ; clock_generator:tim_1Hz|counter[11]  ; clock_generator:tim_1Hz|counter[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.107      ; 1.805      ;
; 1.455 ; clock_generator:tim_1Hz|counter[6]   ; clock_generator:tim_1Hz|counter[6]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.107      ; 1.806      ;
; 1.474 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.573      ; 2.291      ;
; 1.477 ; clock_generator:tim_1Hz|counter[24]  ; clock_generator:tim_1Hz|counter[24]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.107      ; 1.828      ;
; 1.481 ; clock_generator:tim_1Hz|counter[19]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.107      ; 1.832      ;
; 1.481 ; clock_generator:tim_1Hz|counter[21]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.107      ; 1.832      ;
; 1.497 ; clock_generator:tim_1Hz|counter[3]   ; clock_generator:tim_1Hz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.828      ;
; 1.498 ; clock_generator:tim_1Hz|counter[5]   ; clock_generator:tim_1Hz|counter[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.829      ;
; 1.498 ; clock_generator:tim_1Hz|counter[1]   ; clock_generator:tim_1Hz|counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.829      ;
; 1.498 ; clock_generator:tim_1Hz|counter[20]  ; clock_generator:tim_1Hz|counter[20]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.107      ; 1.849      ;
; 1.504 ; clock_generator:tim_1Hz|counter[10]  ; clock_generator:tim_1Hz|counter[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.835      ;
; 1.504 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.835      ;
; 1.508 ; clock_generator:tim_1Hz|counter[14]  ; clock_generator:tim_1Hz|counter[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.107      ; 1.859      ;
; 1.508 ; clock_generator:tim_1Hz|counter[4]   ; clock_generator:tim_1Hz|counter[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.839      ;
; 1.508 ; clock_generator:tim_1Hz|counter[0]   ; clock_generator:tim_1Hz|counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.839      ;
; 1.509 ; clock_generator:tim_1Hz|counter[18]  ; clock_generator:tim_1Hz|counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.107      ; 1.860      ;
; 1.509 ; clock_generator:tim_1Hz|counter[3]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.840      ;
; 1.510 ; clock_generator:tim_1Hz|counter[5]   ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.841      ;
; 1.514 ; clock_generator:tim_1Hz|counter[0]   ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.845      ;
; 1.515 ; clock_generator:tim_1Hz|counter[20]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.107      ; 1.866      ;
; 1.516 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.847      ;
; 1.520 ; clock_generator:tim_1Hz|counter[4]   ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.087      ; 1.851      ;
; 1.547 ; clock_generator:tim_1Hz|counter[9]   ; clock_generator:tim_1Hz|counter[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.573      ; 2.364      ;
; 1.551 ; clock_generator:tim_1Hz|counter[3]   ; clock_generator:tim_1Hz|counter[6]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.573      ; 2.368      ;
; 1.553 ; clock_generator:tim_1Hz|counter[8]   ; clock_generator:tim_1Hz|counter[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.573      ; 2.370      ;
; 1.558 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[6]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.573      ; 2.375      ;
; 1.562 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[21]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.573      ; 2.379      ;
; 1.571 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[20]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.573      ; 2.388      ;
; 1.573 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[22]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.573      ; 2.390      ;
; 1.580 ; clock_generator:tim_1Hz|counter[21]  ; clock_generator:tim_1Hz|counter[22]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.107      ; 1.931      ;
; 1.580 ; clock_generator:tim_1Hz|counter[9]   ; clock_generator:tim_1Hz|counter[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.573      ; 2.397      ;
; 1.580 ; clock_generator:tim_1Hz|counter[10]  ; clock_generator:tim_1Hz|counter[13]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.573      ; 2.397      ;
; 1.586 ; clock_generator:tim_1Hz|counter[8]   ; clock_generator:tim_1Hz|counter[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.573      ; 2.403      ;
; 1.632 ; clock_generator:tim_1Hz|counter[13]  ; clock_generator:tim_1Hz|counter[13]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.107      ; 1.983      ;
; 1.634 ; clock_generator:tim_1Hz|counter[10]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.573      ; 2.451      ;
+-------+--------------------------------------+--------------------------------------+--------------+--------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1000mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------+
; Slow 1000mV 0C Model Fmax Summary                  ;
+------------+-----------------+--------------+------+
; Fmax       ; Restricted Fmax ; Clock Name   ; Note ;
+------------+-----------------+--------------+------+
; 237.81 MHz ; 237.81 MHz      ; FPGA_CLK1_50 ;      ;
+------------+-----------------+--------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------+
; Slow 1000mV 0C Model Setup Summary    ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; FPGA_CLK1_50 ; -3.205 ; -60.037       ;
+--------------+--------+---------------+


+--------------------------------------+
; Slow 1000mV 0C Model Hold Summary    ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.495 ; 0.000         ;
+--------------+-------+---------------+


-----------------------------------------
; Slow 1000mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1000mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1000mV 0C Model Minimum Pulse Width Summary ;
+--------------+--------+--------------------------+
; Clock        ; Slack  ; End Point TNS            ;
+--------------+--------+--------------------------+
; FPGA_CLK1_50 ; -3.000 ; -50.601                  ;
+--------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1000mV 0C Model Setup: 'FPGA_CLK1_50'                                                                                                                 ;
+--------+-------------------------------------+--------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+--------------------------------------+--------------+--------------+--------------+------------+------------+
; -3.205 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.546     ; 3.671      ;
; -3.100 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.083     ; 4.029      ;
; -2.987 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.546     ; 3.453      ;
; -2.941 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[24]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.361      ; 4.314      ;
; -2.892 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.083     ; 3.821      ;
; -2.888 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.083     ; 3.817      ;
; -2.869 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[19]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.102     ; 3.779      ;
; -2.869 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[21]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.102     ; 3.779      ;
; -2.869 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[22]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.102     ; 3.779      ;
; -2.862 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[24]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.102     ; 3.772      ;
; -2.857 ; clock_generator:tim_1Hz|counter[7]  ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.083     ; 3.786      ;
; -2.853 ; clock_generator:tim_1Hz|counter[14] ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.546     ; 3.319      ;
; -2.846 ; clock_generator:tim_1Hz|counter[12] ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.546     ; 3.312      ;
; -2.845 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[24]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.361      ; 4.218      ;
; -2.842 ; clock_generator:tim_1Hz|counter[5]  ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.083     ; 3.771      ;
; -2.788 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[24]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.361      ; 4.161      ;
; -2.778 ; clock_generator:tim_1Hz|counter[12] ; clock_generator:tim_1Hz|counter[24]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.102     ; 3.688      ;
; -2.775 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.102     ; 3.685      ;
; -2.775 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[20]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.102     ; 3.685      ;
; -2.774 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.102     ; 3.684      ;
; -2.774 ; clock_generator:tim_1Hz|counter[21] ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.546     ; 3.240      ;
; -2.764 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[19]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.361      ; 4.137      ;
; -2.764 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[21]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.361      ; 4.137      ;
; -2.764 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[22]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.361      ; 4.137      ;
; -2.762 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[6]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.102     ; 3.672      ;
; -2.761 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.102     ; 3.671      ;
; -2.709 ; clock_generator:tim_1Hz|counter[10] ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.083     ; 3.638      ;
; -2.706 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[24]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.361      ; 4.079      ;
; -2.705 ; clock_generator:tim_1Hz|counter[9]  ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.083     ; 3.634      ;
; -2.692 ; clock_generator:tim_1Hz|counter[19] ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.546     ; 3.158      ;
; -2.670 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.361      ; 4.043      ;
; -2.670 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[20]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.361      ; 4.043      ;
; -2.669 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.361      ; 4.042      ;
; -2.658 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[24]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.102     ; 3.568      ;
; -2.657 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[6]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.361      ; 4.030      ;
; -2.656 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.361      ; 4.029      ;
; -2.651 ; clock_generator:tim_1Hz|counter[13] ; clock_generator:tim_1Hz|counter[24]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.102     ; 3.561      ;
; -2.651 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[19]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.102     ; 3.561      ;
; -2.651 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[21]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.102     ; 3.561      ;
; -2.651 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[22]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.102     ; 3.561      ;
; -2.642 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[22]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.361      ; 4.015      ;
; -2.641 ; clock_generator:tim_1Hz|counter[5]  ; clock_generator:tim_1Hz|counter[24]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.361      ; 4.014      ;
; -2.641 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[20]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.361      ; 4.014      ;
; -2.557 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.102     ; 3.467      ;
; -2.557 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[20]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.102     ; 3.467      ;
; -2.556 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.102     ; 3.466      ;
; -2.554 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[19]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.361      ; 3.927      ;
; -2.554 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[21]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.361      ; 3.927      ;
; -2.554 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[22]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.361      ; 3.927      ;
; -2.552 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[19]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.361      ; 3.925      ;
; -2.552 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[21]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.361      ; 3.925      ;
; -2.552 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[22]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.361      ; 3.925      ;
; -2.545 ; clock_generator:tim_1Hz|counter[4]  ; clock_generator:tim_1Hz|counter[24]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.361      ; 3.918      ;
; -2.544 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[6]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.102     ; 3.454      ;
; -2.543 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.102     ; 3.453      ;
; -2.540 ; clock_generator:tim_1Hz|counter[24] ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.546     ; 3.006      ;
; -2.536 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[12]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.361      ; 3.909      ;
; -2.521 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.083     ; 3.450      ;
; -2.521 ; clock_generator:tim_1Hz|counter[22] ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.546     ; 2.987      ;
; -2.520 ; clock_generator:tim_1Hz|counter[4]  ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.083     ; 3.449      ;
; -2.517 ; clock_generator:tim_1Hz|counter[14] ; clock_generator:tim_1Hz|counter[19]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.102     ; 3.427      ;
; -2.517 ; clock_generator:tim_1Hz|counter[14] ; clock_generator:tim_1Hz|counter[21]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.102     ; 3.427      ;
; -2.517 ; clock_generator:tim_1Hz|counter[14] ; clock_generator:tim_1Hz|counter[22]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.102     ; 3.427      ;
; -2.515 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[16]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.361      ; 3.888      ;
; -2.514 ; clock_generator:tim_1Hz|counter[13] ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.546     ; 2.980      ;
; -2.511 ; clock_generator:tim_1Hz|counter[16] ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.546     ; 2.977      ;
; -2.510 ; clock_generator:tim_1Hz|counter[12] ; clock_generator:tim_1Hz|counter[19]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.102     ; 3.420      ;
; -2.510 ; clock_generator:tim_1Hz|counter[12] ; clock_generator:tim_1Hz|counter[21]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.102     ; 3.420      ;
; -2.510 ; clock_generator:tim_1Hz|counter[12] ; clock_generator:tim_1Hz|counter[22]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.102     ; 3.420      ;
; -2.503 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.361      ; 3.876      ;
; -2.501 ; clock_generator:tim_1Hz|counter[7]  ; clock_generator:tim_1Hz|counter[19]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.361      ; 3.874      ;
; -2.501 ; clock_generator:tim_1Hz|counter[7]  ; clock_generator:tim_1Hz|counter[21]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.361      ; 3.874      ;
; -2.501 ; clock_generator:tim_1Hz|counter[7]  ; clock_generator:tim_1Hz|counter[22]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.361      ; 3.874      ;
; -2.491 ; clock_generator:tim_1Hz|counter[7]  ; clock_generator:tim_1Hz|counter[24]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.361      ; 3.864      ;
; -2.488 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[20]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.361      ; 3.861      ;
; -2.486 ; clock_generator:tim_1Hz|counter[5]  ; clock_generator:tim_1Hz|counter[19]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.361      ; 3.859      ;
; -2.486 ; clock_generator:tim_1Hz|counter[5]  ; clock_generator:tim_1Hz|counter[21]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.361      ; 3.859      ;
; -2.486 ; clock_generator:tim_1Hz|counter[5]  ; clock_generator:tim_1Hz|counter[22]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.361      ; 3.859      ;
; -2.478 ; clock_generator:tim_1Hz|counter[12] ; clock_generator:tim_1Hz|counter[20]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.102     ; 3.388      ;
; -2.462 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[21]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.361      ; 3.835      ;
; -2.460 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.361      ; 3.833      ;
; -2.459 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.361      ; 3.832      ;
; -2.458 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.361      ; 3.831      ;
; -2.458 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[20]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.361      ; 3.831      ;
; -2.457 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.361      ; 3.830      ;
; -2.457 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[12]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.102     ; 3.367      ;
; -2.455 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|clock_signal ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.102     ; 3.365      ;
; -2.453 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[13]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.102     ; 3.363      ;
; -2.449 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[6]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.361      ; 3.822      ;
; -2.448 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.361      ; 3.821      ;
; -2.445 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[6]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.361      ; 3.818      ;
; -2.444 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.361      ; 3.817      ;
; -2.442 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[16]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.102     ; 3.352      ;
; -2.440 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[12]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.361      ; 3.813      ;
; -2.438 ; clock_generator:tim_1Hz|counter[21] ; clock_generator:tim_1Hz|counter[19]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.102     ; 3.348      ;
; -2.438 ; clock_generator:tim_1Hz|counter[21] ; clock_generator:tim_1Hz|counter[21]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.102     ; 3.348      ;
; -2.438 ; clock_generator:tim_1Hz|counter[21] ; clock_generator:tim_1Hz|counter[22]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.102     ; 3.348      ;
; -2.430 ; clock_generator:tim_1Hz|counter[14] ; clock_generator:tim_1Hz|counter[24]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.102     ; 3.340      ;
; -2.423 ; clock_generator:tim_1Hz|counter[14] ; clock_generator:tim_1Hz|counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.102     ; 3.333      ;
; -2.423 ; clock_generator:tim_1Hz|counter[14] ; clock_generator:tim_1Hz|counter[20]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.102     ; 3.333      ;
+--------+-------------------------------------+--------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1000mV 0C Model Hold: 'FPGA_CLK1_50'                                                                                                                  ;
+-------+--------------------------------------+--------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.495 ; clock_generator:tim_1Hz|clock_signal ; clock_generator:tim_1Hz|clock_signal ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.102      ; 0.852      ;
; 0.504 ; clock_generator:tim_1Hz|counter[25]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.102      ; 0.861      ;
; 0.745 ; clock_generator:tim_1Hz|counter[23]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.102      ; 1.102      ;
; 0.760 ; clock_generator:tim_1Hz|counter[3]   ; clock_generator:tim_1Hz|counter[3]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.098      ;
; 0.761 ; clock_generator:tim_1Hz|counter[8]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.099      ;
; 0.761 ; clock_generator:tim_1Hz|counter[10]  ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.099      ;
; 0.761 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.099      ;
; 0.763 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.101      ;
; 0.763 ; clock_generator:tim_1Hz|counter[9]   ; clock_generator:tim_1Hz|counter[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.101      ;
; 0.763 ; clock_generator:tim_1Hz|counter[7]   ; clock_generator:tim_1Hz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.101      ;
; 0.763 ; clock_generator:tim_1Hz|counter[5]   ; clock_generator:tim_1Hz|counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.101      ;
; 0.763 ; clock_generator:tim_1Hz|counter[1]   ; clock_generator:tim_1Hz|counter[1]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.101      ;
; 0.764 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[17]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.102      ;
; 0.767 ; clock_generator:tim_1Hz|counter[4]   ; clock_generator:tim_1Hz|counter[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.105      ;
; 1.124 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.546      ; 1.925      ;
; 1.127 ; clock_generator:tim_1Hz|counter[19]  ; clock_generator:tim_1Hz|counter[19]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.102      ; 1.484      ;
; 1.127 ; clock_generator:tim_1Hz|counter[22]  ; clock_generator:tim_1Hz|counter[22]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.102      ; 1.484      ;
; 1.128 ; clock_generator:tim_1Hz|counter[21]  ; clock_generator:tim_1Hz|counter[21]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.102      ; 1.485      ;
; 1.136 ; clock_generator:tim_1Hz|counter[22]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.102      ; 1.493      ;
; 1.151 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[3]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.489      ;
; 1.151 ; clock_generator:tim_1Hz|counter[8]   ; clock_generator:tim_1Hz|counter[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.489      ;
; 1.157 ; clock_generator:tim_1Hz|counter[4]   ; clock_generator:tim_1Hz|counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.495      ;
; 1.158 ; clock_generator:tim_1Hz|counter[0]   ; clock_generator:tim_1Hz|counter[1]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.496      ;
; 1.175 ; clock_generator:tim_1Hz|counter[3]   ; clock_generator:tim_1Hz|counter[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.513      ;
; 1.178 ; clock_generator:tim_1Hz|counter[8]   ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.516      ;
; 1.178 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.516      ;
; 1.181 ; clock_generator:tim_1Hz|counter[7]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.519      ;
; 1.181 ; clock_generator:tim_1Hz|counter[1]   ; clock_generator:tim_1Hz|counter[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.519      ;
; 1.181 ; clock_generator:tim_1Hz|counter[9]   ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.519      ;
; 1.185 ; clock_generator:tim_1Hz|counter[0]   ; clock_generator:tim_1Hz|counter[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.523      ;
; 1.218 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[19]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.546      ; 2.019      ;
; 1.255 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.546      ; 2.056      ;
; 1.267 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.546      ; 2.068      ;
; 1.268 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.546      ; 2.069      ;
; 1.280 ; clock_generator:tim_1Hz|counter[23]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.102      ; 1.637      ;
; 1.280 ; clock_generator:tim_1Hz|counter[22]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.102      ; 1.637      ;
; 1.282 ; clock_generator:tim_1Hz|counter[21]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.102      ; 1.639      ;
; 1.288 ; clock_generator:tim_1Hz|counter[24]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.102      ; 1.645      ;
; 1.292 ; clock_generator:tim_1Hz|counter[3]   ; clock_generator:tim_1Hz|counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.630      ;
; 1.295 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.633      ;
; 1.298 ; clock_generator:tim_1Hz|counter[5]   ; clock_generator:tim_1Hz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.636      ;
; 1.298 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[17]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.636      ;
; 1.298 ; clock_generator:tim_1Hz|counter[1]   ; clock_generator:tim_1Hz|counter[3]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.636      ;
; 1.298 ; clock_generator:tim_1Hz|counter[7]   ; clock_generator:tim_1Hz|counter[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.636      ;
; 1.301 ; clock_generator:tim_1Hz|counter[4]   ; clock_generator:tim_1Hz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.639      ;
; 1.302 ; clock_generator:tim_1Hz|counter[0]   ; clock_generator:tim_1Hz|counter[3]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.640      ;
; 1.325 ; clock_generator:tim_1Hz|counter[7]   ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.663      ;
; 1.325 ; clock_generator:tim_1Hz|counter[1]   ; clock_generator:tim_1Hz|counter[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.663      ;
; 1.325 ; clock_generator:tim_1Hz|counter[5]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.663      ;
; 1.328 ; clock_generator:tim_1Hz|counter[4]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.666      ;
; 1.329 ; clock_generator:tim_1Hz|counter[0]   ; clock_generator:tim_1Hz|counter[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.667      ;
; 1.355 ; clock_generator:tim_1Hz|counter[10]  ; clock_generator:tim_1Hz|counter[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.546      ; 2.156      ;
; 1.361 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[21]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.546      ; 2.162      ;
; 1.361 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[19]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.546      ; 2.162      ;
; 1.373 ; clock_generator:tim_1Hz|counter[5]   ; clock_generator:tim_1Hz|counter[6]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.546      ; 2.174      ;
; 1.374 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[16]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.546      ; 2.175      ;
; 1.376 ; clock_generator:tim_1Hz|counter[4]   ; clock_generator:tim_1Hz|counter[6]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.546      ; 2.177      ;
; 1.377 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[12]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.546      ; 2.178      ;
; 1.381 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[13]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.546      ; 2.182      ;
; 1.382 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|clock_signal ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.546      ; 2.183      ;
; 1.387 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[20]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.546      ; 2.188      ;
; 1.388 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[22]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.546      ; 2.189      ;
; 1.389 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[16]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.546      ; 2.190      ;
; 1.394 ; clock_generator:tim_1Hz|counter[10]  ; clock_generator:tim_1Hz|counter[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.546      ; 2.195      ;
; 1.398 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.546      ; 2.199      ;
; 1.403 ; clock_generator:tim_1Hz|counter[11]  ; clock_generator:tim_1Hz|counter[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.102      ; 1.760      ;
; 1.407 ; clock_generator:tim_1Hz|counter[6]   ; clock_generator:tim_1Hz|counter[6]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.102      ; 1.764      ;
; 1.411 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.546      ; 2.212      ;
; 1.421 ; clock_generator:tim_1Hz|counter[19]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.102      ; 1.778      ;
; 1.422 ; clock_generator:tim_1Hz|counter[24]  ; clock_generator:tim_1Hz|counter[24]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.102      ; 1.779      ;
; 1.426 ; clock_generator:tim_1Hz|counter[21]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.102      ; 1.783      ;
; 1.436 ; clock_generator:tim_1Hz|counter[3]   ; clock_generator:tim_1Hz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.774      ;
; 1.439 ; clock_generator:tim_1Hz|counter[10]  ; clock_generator:tim_1Hz|counter[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.777      ;
; 1.439 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.777      ;
; 1.441 ; clock_generator:tim_1Hz|counter[20]  ; clock_generator:tim_1Hz|counter[20]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.102      ; 1.798      ;
; 1.442 ; clock_generator:tim_1Hz|counter[1]   ; clock_generator:tim_1Hz|counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.780      ;
; 1.442 ; clock_generator:tim_1Hz|counter[5]   ; clock_generator:tim_1Hz|counter[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.780      ;
; 1.445 ; clock_generator:tim_1Hz|counter[4]   ; clock_generator:tim_1Hz|counter[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.783      ;
; 1.446 ; clock_generator:tim_1Hz|counter[0]   ; clock_generator:tim_1Hz|counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.784      ;
; 1.451 ; clock_generator:tim_1Hz|counter[20]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.102      ; 1.808      ;
; 1.454 ; clock_generator:tim_1Hz|counter[14]  ; clock_generator:tim_1Hz|counter[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.102      ; 1.811      ;
; 1.455 ; clock_generator:tim_1Hz|counter[18]  ; clock_generator:tim_1Hz|counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.102      ; 1.812      ;
; 1.460 ; clock_generator:tim_1Hz|counter[0]   ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.798      ;
; 1.463 ; clock_generator:tim_1Hz|counter[3]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.801      ;
; 1.466 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.804      ;
; 1.469 ; clock_generator:tim_1Hz|counter[5]   ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.807      ;
; 1.472 ; clock_generator:tim_1Hz|counter[4]   ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 1.810      ;
; 1.499 ; clock_generator:tim_1Hz|counter[8]   ; clock_generator:tim_1Hz|counter[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.546      ; 2.300      ;
; 1.502 ; clock_generator:tim_1Hz|counter[9]   ; clock_generator:tim_1Hz|counter[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.546      ; 2.303      ;
; 1.504 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[21]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.546      ; 2.305      ;
; 1.511 ; clock_generator:tim_1Hz|counter[3]   ; clock_generator:tim_1Hz|counter[6]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.546      ; 2.312      ;
; 1.514 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[6]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.546      ; 2.315      ;
; 1.530 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[20]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.546      ; 2.331      ;
; 1.531 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[22]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.546      ; 2.332      ;
; 1.531 ; clock_generator:tim_1Hz|counter[10]  ; clock_generator:tim_1Hz|counter[13]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.546      ; 2.332      ;
; 1.538 ; clock_generator:tim_1Hz|counter[8]   ; clock_generator:tim_1Hz|counter[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.546      ; 2.339      ;
; 1.541 ; clock_generator:tim_1Hz|counter[9]   ; clock_generator:tim_1Hz|counter[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.546      ; 2.342      ;
; 1.546 ; clock_generator:tim_1Hz|counter[21]  ; clock_generator:tim_1Hz|counter[22]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.102      ; 1.903      ;
; 1.552 ; clock_generator:tim_1Hz|counter[10]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.546      ; 2.353      ;
; 1.565 ; clock_generator:tim_1Hz|counter[19]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.102      ; 1.922      ;
+-------+--------------------------------------+--------------------------------------+--------------+--------------+--------------+------------+------------+


----------------------------------------------
; Slow 1000mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------+
; Fast 1000mV 0C Model Setup Summary    ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; FPGA_CLK1_50 ; -1.488 ; -23.719       ;
+--------------+--------+---------------+


+--------------------------------------+
; Fast 1000mV 0C Model Hold Summary    ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.274 ; 0.000         ;
+--------------+-------+---------------+


-----------------------------------------
; Fast 1000mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1000mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1000mV 0C Model Minimum Pulse Width Summary ;
+--------------+--------+--------------------------+
; Clock        ; Slack  ; End Point TNS            ;
+--------------+--------+--------------------------+
; FPGA_CLK1_50 ; -3.000 ; -50.601                  ;
+--------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1000mV 0C Model Setup: 'FPGA_CLK1_50'                                                                                                                 ;
+--------+-------------------------------------+--------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+--------------------------------------+--------------+--------------+--------------+------------+------------+
; -1.488 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.319     ; 2.162      ;
; -1.413 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.050     ; 2.356      ;
; -1.374 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.319     ; 2.048      ;
; -1.311 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[24]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.207      ; 2.511      ;
; -1.300 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.050     ; 2.243      ;
; -1.284 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.050     ; 2.227      ;
; -1.273 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[21]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.061     ; 2.205      ;
; -1.273 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[22]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.061     ; 2.205      ;
; -1.272 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[19]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.061     ; 2.204      ;
; -1.257 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[24]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.207      ; 2.457      ;
; -1.254 ; clock_generator:tim_1Hz|counter[14] ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.319     ; 1.928      ;
; -1.254 ; clock_generator:tim_1Hz|counter[12] ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.319     ; 1.928      ;
; -1.253 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[24]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.062     ; 2.184      ;
; -1.248 ; clock_generator:tim_1Hz|counter[7]  ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.050     ; 2.191      ;
; -1.236 ; clock_generator:tim_1Hz|counter[5]  ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.050     ; 2.179      ;
; -1.230 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[6]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.061     ; 2.162      ;
; -1.229 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.061     ; 2.161      ;
; -1.227 ; clock_generator:tim_1Hz|counter[12] ; clock_generator:tim_1Hz|counter[24]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.062     ; 2.158      ;
; -1.220 ; clock_generator:tim_1Hz|counter[21] ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.319     ; 1.894      ;
; -1.215 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[24]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.207      ; 2.415      ;
; -1.213 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.062     ; 2.144      ;
; -1.213 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[20]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.062     ; 2.144      ;
; -1.212 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.062     ; 2.143      ;
; -1.198 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[21]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.208      ; 2.399      ;
; -1.198 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[22]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.208      ; 2.399      ;
; -1.197 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[19]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.208      ; 2.398      ;
; -1.166 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[24]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.207      ; 2.366      ;
; -1.163 ; clock_generator:tim_1Hz|counter[19] ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.319     ; 1.837      ;
; -1.159 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[21]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.061     ; 2.091      ;
; -1.159 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[22]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.061     ; 2.091      ;
; -1.158 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[19]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.061     ; 2.090      ;
; -1.155 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[6]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.208      ; 2.356      ;
; -1.154 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.208      ; 2.355      ;
; -1.141 ; clock_generator:tim_1Hz|counter[9]  ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.050     ; 2.084      ;
; -1.138 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.207      ; 2.338      ;
; -1.138 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[20]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.207      ; 2.338      ;
; -1.137 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.207      ; 2.337      ;
; -1.135 ; clock_generator:tim_1Hz|counter[10] ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.050     ; 2.078      ;
; -1.127 ; clock_generator:tim_1Hz|counter[5]  ; clock_generator:tim_1Hz|counter[24]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.207      ; 2.327      ;
; -1.124 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[20]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.207      ; 2.324      ;
; -1.124 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[24]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.062     ; 2.055      ;
; -1.124 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[22]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.208      ; 2.325      ;
; -1.122 ; clock_generator:tim_1Hz|counter[13] ; clock_generator:tim_1Hz|counter[24]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.062     ; 2.053      ;
; -1.116 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[6]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.061     ; 2.048      ;
; -1.115 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.061     ; 2.047      ;
; -1.099 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.062     ; 2.030      ;
; -1.099 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[20]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.062     ; 2.030      ;
; -1.098 ; clock_generator:tim_1Hz|counter[11] ; clock_generator:tim_1Hz|counter[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.062     ; 2.029      ;
; -1.085 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[21]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.208      ; 2.286      ;
; -1.085 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[22]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.208      ; 2.286      ;
; -1.084 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[19]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.208      ; 2.285      ;
; -1.075 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[12]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.207      ; 2.275      ;
; -1.073 ; clock_generator:tim_1Hz|counter[4]  ; clock_generator:tim_1Hz|counter[24]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.207      ; 2.273      ;
; -1.070 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.050     ; 2.013      ;
; -1.069 ; clock_generator:tim_1Hz|counter[24] ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.319     ; 1.743      ;
; -1.069 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[21]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.208      ; 2.270      ;
; -1.069 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[22]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.208      ; 2.270      ;
; -1.068 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[19]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.208      ; 2.269      ;
; -1.062 ; clock_generator:tim_1Hz|counter[13] ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.319     ; 1.736      ;
; -1.057 ; clock_generator:tim_1Hz|counter[22] ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.319     ; 1.731      ;
; -1.050 ; clock_generator:tim_1Hz|counter[16] ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.319     ; 1.724      ;
; -1.048 ; clock_generator:tim_1Hz|counter[4]  ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.050     ; 1.991      ;
; -1.047 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[16]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.207      ; 2.247      ;
; -1.043 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.207      ; 2.243      ;
; -1.042 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[6]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.208      ; 2.243      ;
; -1.041 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.208      ; 2.242      ;
; -1.040 ; clock_generator:tim_1Hz|counter[1]  ; clock_generator:tim_1Hz|counter[21]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.208      ; 2.241      ;
; -1.040 ; clock_generator:tim_1Hz|counter[12] ; clock_generator:tim_1Hz|counter[20]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.062     ; 1.971      ;
; -1.040 ; clock_generator:tim_1Hz|counter[12] ; clock_generator:tim_1Hz|counter[22]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.061     ; 1.972      ;
; -1.039 ; clock_generator:tim_1Hz|counter[14] ; clock_generator:tim_1Hz|counter[21]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.061     ; 1.971      ;
; -1.039 ; clock_generator:tim_1Hz|counter[14] ; clock_generator:tim_1Hz|counter[22]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.061     ; 1.971      ;
; -1.039 ; clock_generator:tim_1Hz|counter[12] ; clock_generator:tim_1Hz|counter[21]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.061     ; 1.971      ;
; -1.038 ; clock_generator:tim_1Hz|counter[14] ; clock_generator:tim_1Hz|counter[19]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.061     ; 1.970      ;
; -1.038 ; clock_generator:tim_1Hz|counter[12] ; clock_generator:tim_1Hz|counter[19]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.061     ; 1.970      ;
; -1.035 ; clock_generator:tim_1Hz|counter[7]  ; clock_generator:tim_1Hz|counter[24]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.207      ; 2.235      ;
; -1.033 ; clock_generator:tim_1Hz|counter[7]  ; clock_generator:tim_1Hz|counter[21]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.208      ; 2.234      ;
; -1.033 ; clock_generator:tim_1Hz|counter[7]  ; clock_generator:tim_1Hz|counter[22]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.208      ; 2.234      ;
; -1.032 ; clock_generator:tim_1Hz|counter[7]  ; clock_generator:tim_1Hz|counter[19]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.208      ; 2.233      ;
; -1.028 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[20]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.207      ; 2.228      ;
; -1.026 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[6]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.208      ; 2.227      ;
; -1.025 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.208      ; 2.226      ;
; -1.025 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.207      ; 2.225      ;
; -1.024 ; clock_generator:tim_1Hz|counter[3]  ; clock_generator:tim_1Hz|counter[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.207      ; 2.224      ;
; -1.021 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|clock_signal ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.062     ; 1.952      ;
; -1.021 ; clock_generator:tim_1Hz|counter[5]  ; clock_generator:tim_1Hz|counter[21]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.208      ; 2.222      ;
; -1.021 ; clock_generator:tim_1Hz|counter[5]  ; clock_generator:tim_1Hz|counter[22]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.208      ; 2.222      ;
; -1.021 ; clock_generator:tim_1Hz|counter[0]  ; clock_generator:tim_1Hz|counter[12]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.207      ; 2.221      ;
; -1.020 ; clock_generator:tim_1Hz|counter[5]  ; clock_generator:tim_1Hz|counter[19]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.208      ; 2.221      ;
; -1.017 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[13]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.062     ; 1.948      ;
; -1.017 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[12]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.062     ; 1.948      ;
; -1.009 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.207      ; 2.209      ;
; -1.009 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[20]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.207      ; 2.209      ;
; -1.008 ; clock_generator:tim_1Hz|counter[6]  ; clock_generator:tim_1Hz|counter[16]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.062     ; 1.939      ;
; -1.008 ; clock_generator:tim_1Hz|counter[2]  ; clock_generator:tim_1Hz|counter[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; 0.207      ; 2.208      ;
; -1.005 ; clock_generator:tim_1Hz|counter[21] ; clock_generator:tim_1Hz|counter[21]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.061     ; 1.937      ;
; -1.005 ; clock_generator:tim_1Hz|counter[21] ; clock_generator:tim_1Hz|counter[22]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.061     ; 1.937      ;
; -1.004 ; clock_generator:tim_1Hz|counter[21] ; clock_generator:tim_1Hz|counter[19]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.061     ; 1.936      ;
; -0.997 ; clock_generator:tim_1Hz|counter[14] ; clock_generator:tim_1Hz|counter[24]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.062     ; 1.928      ;
; -0.996 ; clock_generator:tim_1Hz|counter[14] ; clock_generator:tim_1Hz|counter[6]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.061     ; 1.928      ;
; -0.996 ; clock_generator:tim_1Hz|counter[12] ; clock_generator:tim_1Hz|counter[6]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1.000        ; -0.061     ; 1.928      ;
+--------+-------------------------------------+--------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1000mV 0C Model Hold: 'FPGA_CLK1_50'                                                                                                                  ;
+-------+--------------------------------------+--------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.274 ; clock_generator:tim_1Hz|clock_signal ; clock_generator:tim_1Hz|clock_signal ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.463      ;
; 0.286 ; clock_generator:tim_1Hz|counter[25]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.474      ;
; 0.419 ; clock_generator:tim_1Hz|counter[23]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.607      ;
; 0.427 ; clock_generator:tim_1Hz|counter[3]   ; clock_generator:tim_1Hz|counter[3]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.604      ;
; 0.428 ; clock_generator:tim_1Hz|counter[10]  ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.605      ;
; 0.428 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.605      ;
; 0.429 ; clock_generator:tim_1Hz|counter[8]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.606      ;
; 0.429 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.606      ;
; 0.429 ; clock_generator:tim_1Hz|counter[9]   ; clock_generator:tim_1Hz|counter[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.606      ;
; 0.429 ; clock_generator:tim_1Hz|counter[7]   ; clock_generator:tim_1Hz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.606      ;
; 0.429 ; clock_generator:tim_1Hz|counter[5]   ; clock_generator:tim_1Hz|counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.606      ;
; 0.429 ; clock_generator:tim_1Hz|counter[1]   ; clock_generator:tim_1Hz|counter[1]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.606      ;
; 0.430 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[17]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.607      ;
; 0.430 ; clock_generator:tim_1Hz|counter[4]   ; clock_generator:tim_1Hz|counter[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.607      ;
; 0.633 ; clock_generator:tim_1Hz|counter[22]  ; clock_generator:tim_1Hz|counter[22]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.821      ;
; 0.634 ; clock_generator:tim_1Hz|counter[19]  ; clock_generator:tim_1Hz|counter[19]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.822      ;
; 0.634 ; clock_generator:tim_1Hz|counter[21]  ; clock_generator:tim_1Hz|counter[21]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.822      ;
; 0.644 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.319      ; 1.090      ;
; 0.647 ; clock_generator:tim_1Hz|counter[22]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.835      ;
; 0.654 ; clock_generator:tim_1Hz|counter[3]   ; clock_generator:tim_1Hz|counter[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.831      ;
; 0.655 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[3]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.832      ;
; 0.655 ; clock_generator:tim_1Hz|counter[9]   ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.832      ;
; 0.655 ; clock_generator:tim_1Hz|counter[1]   ; clock_generator:tim_1Hz|counter[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.832      ;
; 0.655 ; clock_generator:tim_1Hz|counter[7]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.832      ;
; 0.656 ; clock_generator:tim_1Hz|counter[8]   ; clock_generator:tim_1Hz|counter[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.833      ;
; 0.658 ; clock_generator:tim_1Hz|counter[4]   ; clock_generator:tim_1Hz|counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.835      ;
; 0.658 ; clock_generator:tim_1Hz|counter[0]   ; clock_generator:tim_1Hz|counter[1]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.835      ;
; 0.662 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.839      ;
; 0.663 ; clock_generator:tim_1Hz|counter[8]   ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.840      ;
; 0.665 ; clock_generator:tim_1Hz|counter[0]   ; clock_generator:tim_1Hz|counter[2]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.842      ;
; 0.682 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[19]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.319      ; 1.128      ;
; 0.684 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.319      ; 1.130      ;
; 0.726 ; clock_generator:tim_1Hz|counter[23]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.914      ;
; 0.728 ; clock_generator:tim_1Hz|counter[21]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.916      ;
; 0.731 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.319      ; 1.177      ;
; 0.732 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.319      ; 1.178      ;
; 0.733 ; clock_generator:tim_1Hz|counter[24]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.922      ;
; 0.735 ; clock_generator:tim_1Hz|counter[3]   ; clock_generator:tim_1Hz|counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.912      ;
; 0.735 ; clock_generator:tim_1Hz|counter[22]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.923      ;
; 0.736 ; clock_generator:tim_1Hz|counter[5]   ; clock_generator:tim_1Hz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.913      ;
; 0.736 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[17]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.913      ;
; 0.736 ; clock_generator:tim_1Hz|counter[1]   ; clock_generator:tim_1Hz|counter[3]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.913      ;
; 0.736 ; clock_generator:tim_1Hz|counter[7]   ; clock_generator:tim_1Hz|counter[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.913      ;
; 0.743 ; clock_generator:tim_1Hz|counter[5]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.920      ;
; 0.743 ; clock_generator:tim_1Hz|counter[1]   ; clock_generator:tim_1Hz|counter[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.920      ;
; 0.743 ; clock_generator:tim_1Hz|counter[7]   ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.920      ;
; 0.743 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.920      ;
; 0.746 ; clock_generator:tim_1Hz|counter[4]   ; clock_generator:tim_1Hz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.923      ;
; 0.746 ; clock_generator:tim_1Hz|counter[0]   ; clock_generator:tim_1Hz|counter[3]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.923      ;
; 0.753 ; clock_generator:tim_1Hz|counter[4]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.930      ;
; 0.753 ; clock_generator:tim_1Hz|counter[0]   ; clock_generator:tim_1Hz|counter[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 0.930      ;
; 0.760 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[16]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.319      ; 1.206      ;
; 0.763 ; clock_generator:tim_1Hz|counter[5]   ; clock_generator:tim_1Hz|counter[6]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.319      ; 1.209      ;
; 0.764 ; clock_generator:tim_1Hz|counter[10]  ; clock_generator:tim_1Hz|counter[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.319      ; 1.210      ;
; 0.768 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[20]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.319      ; 1.214      ;
; 0.769 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[21]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.319      ; 1.215      ;
; 0.769 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[19]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.319      ; 1.215      ;
; 0.771 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.319      ; 1.217      ;
; 0.773 ; clock_generator:tim_1Hz|counter[4]   ; clock_generator:tim_1Hz|counter[6]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.319      ; 1.219      ;
; 0.776 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[22]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.319      ; 1.222      ;
; 0.778 ; clock_generator:tim_1Hz|counter[10]  ; clock_generator:tim_1Hz|counter[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.319      ; 1.224      ;
; 0.790 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[16]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.319      ; 1.236      ;
; 0.794 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[12]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.319      ; 1.240      ;
; 0.797 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|counter[13]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.319      ; 1.243      ;
; 0.797 ; clock_generator:tim_1Hz|counter[17]  ; clock_generator:tim_1Hz|clock_signal ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.319      ; 1.243      ;
; 0.798 ; clock_generator:tim_1Hz|counter[24]  ; clock_generator:tim_1Hz|counter[24]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.987      ;
; 0.800 ; clock_generator:tim_1Hz|counter[6]   ; clock_generator:tim_1Hz|counter[6]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.988      ;
; 0.800 ; clock_generator:tim_1Hz|counter[11]  ; clock_generator:tim_1Hz|counter[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.988      ;
; 0.806 ; clock_generator:tim_1Hz|counter[20]  ; clock_generator:tim_1Hz|counter[20]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.995      ;
; 0.810 ; clock_generator:tim_1Hz|counter[18]  ; clock_generator:tim_1Hz|counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.999      ;
; 0.810 ; clock_generator:tim_1Hz|counter[14]  ; clock_generator:tim_1Hz|counter[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.999      ;
; 0.816 ; clock_generator:tim_1Hz|counter[19]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 1.004      ;
; 0.816 ; clock_generator:tim_1Hz|counter[21]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 1.004      ;
; 0.819 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[25]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.319      ; 1.265      ;
; 0.823 ; clock_generator:tim_1Hz|counter[3]   ; clock_generator:tim_1Hz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 1.000      ;
; 0.824 ; clock_generator:tim_1Hz|counter[5]   ; clock_generator:tim_1Hz|counter[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 1.001      ;
; 0.824 ; clock_generator:tim_1Hz|counter[1]   ; clock_generator:tim_1Hz|counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 1.001      ;
; 0.828 ; clock_generator:tim_1Hz|counter[20]  ; clock_generator:tim_1Hz|counter[23]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.017      ;
; 0.830 ; clock_generator:tim_1Hz|counter[3]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 1.007      ;
; 0.831 ; clock_generator:tim_1Hz|counter[0]   ; clock_generator:tim_1Hz|counter[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 1.008      ;
; 0.831 ; clock_generator:tim_1Hz|counter[10]  ; clock_generator:tim_1Hz|counter[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 1.008      ;
; 0.831 ; clock_generator:tim_1Hz|counter[5]   ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 1.008      ;
; 0.831 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 1.008      ;
; 0.834 ; clock_generator:tim_1Hz|counter[4]   ; clock_generator:tim_1Hz|counter[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 1.011      ;
; 0.834 ; clock_generator:tim_1Hz|counter[0]   ; clock_generator:tim_1Hz|counter[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 1.011      ;
; 0.838 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 1.015      ;
; 0.841 ; clock_generator:tim_1Hz|counter[4]   ; clock_generator:tim_1Hz|counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 1.018      ;
; 0.845 ; clock_generator:tim_1Hz|counter[9]   ; clock_generator:tim_1Hz|counter[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.319      ; 1.291      ;
; 0.850 ; clock_generator:tim_1Hz|counter[3]   ; clock_generator:tim_1Hz|counter[6]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.319      ; 1.296      ;
; 0.853 ; clock_generator:tim_1Hz|counter[8]   ; clock_generator:tim_1Hz|counter[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.319      ; 1.299      ;
; 0.854 ; clock_generator:tim_1Hz|counter[10]  ; clock_generator:tim_1Hz|counter[13]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.319      ; 1.300      ;
; 0.855 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[20]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.319      ; 1.301      ;
; 0.856 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[21]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.319      ; 1.302      ;
; 0.858 ; clock_generator:tim_1Hz|counter[2]   ; clock_generator:tim_1Hz|counter[6]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.319      ; 1.304      ;
; 0.859 ; clock_generator:tim_1Hz|counter[9]   ; clock_generator:tim_1Hz|counter[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.319      ; 1.305      ;
; 0.860 ; clock_generator:tim_1Hz|counter[21]  ; clock_generator:tim_1Hz|counter[22]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 1.048      ;
; 0.863 ; clock_generator:tim_1Hz|counter[15]  ; clock_generator:tim_1Hz|counter[22]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.319      ; 1.309      ;
; 0.867 ; clock_generator:tim_1Hz|counter[8]   ; clock_generator:tim_1Hz|counter[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.319      ; 1.313      ;
; 0.881 ; clock_generator:tim_1Hz|counter[13]  ; clock_generator:tim_1Hz|counter[13]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.070      ;
; 0.886 ; clock_generator:tim_1Hz|counter[16]  ; clock_generator:tim_1Hz|counter[16]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.075      ;
+-------+--------------------------------------+--------------------------------------+--------------+--------------+--------------+------------+------------+


----------------------------------------------
; Fast 1000mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.375  ; 0.274 ; N/A      ; N/A     ; -3.000              ;
;  FPGA_CLK1_50    ; -3.375  ; 0.274 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -63.125 ; 0.0   ; 0.0      ; 0.0     ; -50.601             ;
;  FPGA_CLK1_50    ; -63.125 ; 0.000 ; N/A      ; N/A     ; -50.601             ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; FPGA_CLK1_50            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1000mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.4e-09 V                    ; 2.39 V              ; -0.016 V            ; 0.2 V                                ; 0.034 V                              ; 2.94e-10 s                  ; 3.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.4e-09 V                   ; 2.39 V             ; -0.016 V           ; 0.2 V                               ; 0.034 V                             ; 2.94e-10 s                 ; 3.43e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.4e-09 V                    ; 2.39 V              ; -0.016 V            ; 0.2 V                                ; 0.034 V                              ; 2.94e-10 s                  ; 3.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.4e-09 V                   ; 2.39 V             ; -0.016 V           ; 0.2 V                               ; 0.034 V                             ; 2.94e-10 s                 ; 3.43e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.4e-09 V                    ; 2.39 V              ; -0.016 V            ; 0.2 V                                ; 0.034 V                              ; 2.94e-10 s                  ; 3.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.4e-09 V                   ; 2.39 V             ; -0.016 V           ; 0.2 V                               ; 0.034 V                             ; 2.94e-10 s                 ; 3.43e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.4e-09 V                    ; 2.33 V              ; -0.00629 V          ; 0.186 V                              ; 0.099 V                              ; 2.82e-09 s                  ; 2.55e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.4e-09 V                   ; 2.33 V             ; -0.00629 V         ; 0.186 V                             ; 0.099 V                             ; 2.82e-09 s                 ; 2.55e-09 s                 ; No                        ; Yes                       ;
; LED[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.4e-09 V                    ; 2.38 V              ; -0.0186 V           ; 0.169 V                              ; 0.039 V                              ; 4.83e-10 s                  ; 4.69e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.4e-09 V                   ; 2.38 V             ; -0.0186 V          ; 0.169 V                             ; 0.039 V                             ; 4.83e-10 s                 ; 4.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-09 V                   ; 2.38 V              ; -0.041 V            ; 0.148 V                              ; 0.093 V                              ; 2.82e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-09 V                  ; 2.38 V             ; -0.041 V           ; 0.148 V                             ; 0.093 V                             ; 2.82e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.58e-09 V                   ; 2.38 V              ; -0.0197 V           ; 0.141 V                              ; 0.044 V                              ; 4.69e-10 s                  ; 6.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.58e-09 V                  ; 2.38 V             ; -0.0197 V          ; 0.141 V                             ; 0.044 V                             ; 4.69e-10 s                 ; 6.07e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1000mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.0231 V           ; 0.097 V                              ; 0.037 V                              ; 4.41e-10 s                  ; 4.16e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.0231 V          ; 0.097 V                             ; 0.037 V                             ; 4.41e-10 s                 ; 4.16e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.0231 V           ; 0.097 V                              ; 0.037 V                              ; 4.41e-10 s                  ; 4.16e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.0231 V          ; 0.097 V                             ; 0.037 V                             ; 4.41e-10 s                 ; 4.16e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.0231 V           ; 0.097 V                              ; 0.037 V                              ; 4.41e-10 s                  ; 4.16e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.0231 V          ; 0.097 V                             ; 0.037 V                             ; 4.41e-10 s                 ; 4.16e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.0038 V           ; 0.163 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.15e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.0038 V          ; 0.163 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.15e-09 s                 ; Yes                       ; Yes                       ;
; LED[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.0197 V           ; 0.101 V                              ; 0.101 V                              ; 6.39e-10 s                  ; 6.08e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.0197 V          ; 0.101 V                             ; 0.101 V                             ; 6.39e-10 s                 ; 6.08e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0252 V           ; 0.074 V                              ; 0.045 V                              ; 4e-10 s                     ; 3.57e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0252 V          ; 0.074 V                             ; 0.045 V                             ; 4e-10 s                    ; 3.57e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.0165 V           ; 0.2 V                                ; 0.105 V                              ; 5.32e-10 s                  ; 7.76e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.0165 V          ; 0.2 V                               ; 0.105 V                             ; 5.32e-10 s                 ; 7.76e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1000mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.72e-08 V                   ; 2.72 V              ; -0.0376 V           ; 0.161 V                              ; 0.048 V                              ; 2.72e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.72e-08 V                  ; 2.72 V             ; -0.0376 V          ; 0.161 V                             ; 0.048 V                             ; 2.72e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.72e-08 V                   ; 2.72 V              ; -0.0376 V           ; 0.161 V                              ; 0.048 V                              ; 2.72e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.72e-08 V                  ; 2.72 V             ; -0.0376 V          ; 0.161 V                             ; 0.048 V                             ; 2.72e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.72e-08 V                   ; 2.72 V              ; -0.0376 V           ; 0.161 V                              ; 0.048 V                              ; 2.72e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.72e-08 V                  ; 2.72 V             ; -0.0376 V          ; 0.161 V                             ; 0.048 V                             ; 2.72e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.72e-08 V                   ; 2.64 V              ; -0.0115 V           ; 0.202 V                              ; 0.118 V                              ; 2.37e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.72e-08 V                  ; 2.64 V             ; -0.0115 V          ; 0.202 V                             ; 0.118 V                             ; 2.37e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LED[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.72e-08 V                   ; 2.71 V              ; -0.0204 V           ; 0.145 V                              ; 0.065 V                              ; 4.51e-10 s                  ; 4.12e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.72e-08 V                  ; 2.71 V             ; -0.0204 V          ; 0.145 V                             ; 0.065 V                             ; 4.51e-10 s                 ; 4.12e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.21e-08 V                   ; 2.74 V              ; -0.0824 V           ; 0.159 V                              ; 0.115 V                              ; 2.7e-10 s                   ; 2.18e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.21e-08 V                  ; 2.74 V             ; -0.0824 V          ; 0.159 V                             ; 0.115 V                             ; 2.7e-10 s                  ; 2.18e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.55e-08 V                   ; 2.7 V               ; -0.0204 V           ; 0.273 V                              ; 0.058 V                              ; 3.2e-10 s                   ; 5.11e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.55e-08 V                  ; 2.7 V              ; -0.0204 V          ; 0.273 V                             ; 0.058 V                             ; 3.2e-10 s                  ; 5.11e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------+
; Setup Transfers                                                         ;
+--------------+--------------+----------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+----------+----------+----------+----------+
; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 716      ; 0        ; 0        ; 0        ;
+--------------+--------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------+
; Hold Transfers                                                          ;
+--------------+--------------+----------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+----------+----------+----------+----------+
; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 716      ; 0        ; 0        ; 0        ;
+--------------+--------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+--------------------------------------------------+
; Clock Status Summary                             ;
+--------------+--------------+------+-------------+
; Target       ; Clock        ; Type ; Status      ;
+--------------+--------------+------+-------------+
; FPGA_CLK1_50 ; FPGA_CLK1_50 ; Base ; Constrained ;
+--------------+--------------+------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LED[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LED[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Sun Oct 12 11:23:59 2025
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 32 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name FPGA_CLK1_50 FPGA_CLK1_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1000mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.375
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.375             -63.125 FPGA_CLK1_50 
Info (332146): Worst-case hold slack is 0.512
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.512               0.000 FPGA_CLK1_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -50.601 FPGA_CLK1_50 
Info: Analyzing Slow 1000mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.205
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.205             -60.037 FPGA_CLK1_50 
Info (332146): Worst-case hold slack is 0.495
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.495               0.000 FPGA_CLK1_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -50.601 FPGA_CLK1_50 
Info: Analyzing Fast 1000mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.488
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.488             -23.719 FPGA_CLK1_50 
Info (332146): Worst-case hold slack is 0.274
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.274               0.000 FPGA_CLK1_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -50.601 FPGA_CLK1_50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4891 megabytes
    Info: Processing ended: Sun Oct 12 11:24:00 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


