Protel Design System Design Rule Check
PCB File : D:\gitRepos\BusAnalizer\layout\busanalizer\busanaliz.PcbDoc
Date     : 2/1/2021
Time     : 1:33:41 PM


Violations Detected : 0
Waived Violations : 0
Time Elapsed        : 00:00:00