{
  "track_reged_mode" : 1,
  "num_row" : 4,
  "cfg_addr_width_Unit" : 8,
  "cfg_data_width" : 32,
  "cfg_addr_width" : 32,
  "data_width" : 16,
  "num_track" : 5,
  "diag_iopin_connect" : true,
  "num_colum" : 4,
  "interconnect_output_ports" : 2,
  "top_module" : "CGRA",
  "mem_depth" : 512,
  "cfg_blk_offset" : 2,
  "mem_width" : 512,
  "connect_flexibility" : {
    "num_otrack_per_opin" : 2,
    "num_itrack_per_ipin" : 2,
    "num_ipin_per_opin" : 4
  },
  "PEinputnum" : [ 2, 3 ]
}