#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Mar 24 10:20:55 2023
# Process ID: 19956
# Current directory: C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17344 C:\Users\nokia\Desktop\Projects_ASDI\Capitolo_8_Esercizio_Libero\12_sign_test_system\12_sign_test_system.xpr
# Log file: C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/vivado.log
# Journal file: C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system\vivado.jou
# Running On: Yoga_7i, OS: Windows, CPU Frequency: 3110 MHz, CPU Physical cores: 12, Host memory: 16890 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system'
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/vivado-boards-master/new/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/vivado-boards-master/new/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/vivado-boards-master/new/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/vivado-boards-master/new/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/vivado-boards-master/new/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/vivado-boards-master/new/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/vivado-boards-master/new/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/vivado-boards-master/new/board_files/eclypse-z7/A.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/vivado-boards-master/new/board_files/eclypse-z7/B.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/vivado-boards-master/new/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/vivado-boards-master/new/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/vivado-boards-master/new/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/vivado-boards-master/new/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/vivado-boards-master/new/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/vivado-boards-master/new/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/vivado-boards-master/new/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/vivado-boards-master/new/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/vivado-boards-master/new/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/vivado-boards-master/new/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1222.246 ; gain = 0.000
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: System
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1851.547 ; gain = 385.469
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'System' [C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/System.vhd:12]
INFO: [Synth 8-3491] module 'Unita_Operativa_A' declared at 'C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/Unita_Operativa_A.vhd:5' bound to instance 'UO_A' of component 'Unita_Operativa_A' [C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/System.vhd:79]
INFO: [Synth 8-638] synthesizing module 'Unita_Operativa_A' [C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/Unita_Operativa_A.vhd:16]
INFO: [Synth 8-3491] module 'ROM_in' declared at 'C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/ROM_in.vhd:5' bound to instance 'ROM_A1' of component 'ROM_in' [C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/Unita_Operativa_A.vhd:57]
INFO: [Synth 8-638] synthesizing module 'ROM_in' [C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/ROM_in.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'ROM_in' (0#1) [C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/ROM_in.vhd:15]
INFO: [Synth 8-3491] module 'ROM_in' declared at 'C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/ROM_in.vhd:5' bound to instance 'ROM_A2' of component 'ROM_in' [C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/Unita_Operativa_A.vhd:66]
INFO: [Synth 8-3491] module 'contatore' declared at 'C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/contatore.vhd:5' bound to instance 'counter' of component 'contatore' [C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/Unita_Operativa_A.vhd:75]
INFO: [Synth 8-638] synthesizing module 'contatore' [C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/contatore.vhd:15]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/contatore.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'contatore' (0#1) [C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/contatore.vhd:15]
INFO: [Synth 8-3491] module 'RippleCarryAdder' declared at 'C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/RippleCarryAdder.vhd:4' bound to instance 'adder' of component 'RippleCarryAdder' [C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/Unita_Operativa_A.vhd:85]
INFO: [Synth 8-638] synthesizing module 'RippleCarryAdder' [C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/RippleCarryAdder.vhd:16]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/FullAdder.vhd:4' bound to instance 'F0' of component 'FullAdder' [C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/RippleCarryAdder.vhd:31]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/FullAdder.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (0#1) [C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/FullAdder.vhd:13]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/FullAdder.vhd:4' bound to instance 'F1' of component 'FullAdder' [C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/RippleCarryAdder.vhd:36]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/FullAdder.vhd:4' bound to instance 'F2' of component 'FullAdder' [C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/RippleCarryAdder.vhd:37]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/FullAdder.vhd:4' bound to instance 'F3' of component 'FullAdder' [C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/RippleCarryAdder.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'RippleCarryAdder' (0#1) [C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/RippleCarryAdder.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'Unita_Operativa_A' (0#1) [C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/Unita_Operativa_A.vhd:16]
INFO: [Synth 8-3491] module 'Unita_Controllo_A' declared at 'C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/Unita_Controllo_A.vhd:4' bound to instance 'UC_A' of component 'Unita_Controllo_A' [C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/System.vhd:89]
INFO: [Synth 8-638] synthesizing module 'Unita_Controllo_A' [C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/Unita_Controllo_A.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'Unita_Controllo_A' (0#1) [C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/Unita_Controllo_A.vhd:17]
INFO: [Synth 8-3491] module 'Unita_Operativa_B' declared at 'C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/Unita_Operativa_B.vhd:4' bound to instance 'UO_B' of component 'Unita_Operativa_B' [C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/System.vhd:102]
INFO: [Synth 8-638] synthesizing module 'Unita_Operativa_B' [C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/Unita_Operativa_B.vhd:16]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/memory.vhd:5' bound to instance 'MEM1' of component 'memory' [C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/Unita_Operativa_B.vhd:84]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/memory.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'memory' (0#1) [C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/memory.vhd:15]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/memory.vhd:5' bound to instance 'MEM2' of component 'memory' [C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/Unita_Operativa_B.vhd:93]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/Reg.vhd:4' bound to instance 'sum_register' of component 'Reg' [C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/Unita_Operativa_B.vhd:102]
INFO: [Synth 8-638] synthesizing module 'Reg' [C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/Reg.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Reg' (0#1) [C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/Reg.vhd:14]
INFO: [Synth 8-3491] module 'contatore' declared at 'C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/contatore.vhd:5' bound to instance 'counter1' of component 'contatore' [C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/Unita_Operativa_B.vhd:111]
INFO: [Synth 8-3491] module 'contatore' declared at 'C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/contatore.vhd:5' bound to instance 'counter2' of component 'contatore' [C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/Unita_Operativa_B.vhd:120]
INFO: [Synth 8-3491] module 'Demux1_2' declared at 'C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/Demux1_2.vhd:4' bound to instance 'demux_count' of component 'Demux1_2' [C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/Unita_Operativa_B.vhd:129]
INFO: [Synth 8-638] synthesizing module 'Demux1_2' [C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/Demux1_2.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Demux1_2' (0#1) [C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/Demux1_2.vhd:12]
INFO: [Synth 8-3491] module 'Demux1_2' declared at 'C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/Demux1_2.vhd:4' bound to instance 'demux_mem' of component 'Demux1_2' [C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/Unita_Operativa_B.vhd:137]
INFO: [Synth 8-3491] module 'CompB' declared at 'C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/CompB.vhd:5' bound to instance 'comp' of component 'CompB' [C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/Unita_Operativa_B.vhd:145]
INFO: [Synth 8-638] synthesizing module 'CompB' [C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/CompB.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'CompB' (0#1) [C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/CompB.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Unita_Operativa_B' (0#1) [C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/Unita_Operativa_B.vhd:16]
INFO: [Synth 8-3491] module 'Unita_Controllo_B' declared at 'C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/Unita_Controllo_B.vhd:5' bound to instance 'UC_B' of component 'Unita_Controllo_B' [C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/System.vhd:114]
INFO: [Synth 8-638] synthesizing module 'Unita_Controllo_B' [C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/Unita_Controllo_B.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Unita_Controllo_B' (0#1) [C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/Unita_Controllo_B.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'System' (0#1) [C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/System.vhd:12]
WARNING: [Synth 8-6014] Unused sequential element en_comp_reg was removed.  [C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/Unita_Controllo_B.vhd:31]
WARNING: [Synth 8-7129] Port reset in module Unita_Controllo_B is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable in module CompB is either unconnected or has no load
WARNING: [Synth 8-7129] Port clock in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port write in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[2] in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port value_in[0] in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port value_in[1] in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port value_in[2] in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port value_in[3] in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port value_in[4] in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module Unita_Controllo_A is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1969.418 ; gain = 503.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1969.418 ; gain = 503.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1969.418 ; gain = 503.340
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1969.418 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2007.074 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 2113.137 ; gain = 647.059
49 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 2113.137 ; gain = 886.355
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 24 12:05:10 2023...
