// Seed: 539443859
module module_0 (
    input wand id_0,
    input supply0 id_1,
    output supply1 id_2,
    input wire id_3,
    output supply0 id_4,
    output tri1 id_5,
    output uwire id_6,
    output tri0 id_7
);
  assign id_2 = id_0;
endmodule
module module_1 (
    output uwire id_0,
    output wand id_1,
    input wand id_2,
    output tri0 id_3,
    input supply1 id_4,
    input wand id_5,
    input wand id_6,
    input supply0 id_7,
    input tri id_8,
    input tri0 id_9
    , id_14,
    input wire id_10,
    input wor id_11,
    output wor id_12
);
  assign id_3 = id_5;
  wire id_15;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_12,
      id_4,
      id_1,
      id_0,
      id_0,
      id_12
  );
  assign modCall_1.id_5 = 0;
  logic [1 : -1] id_16;
endmodule
