-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
-- Date        : Thu Sep  8 13:46:31 2022
-- Host        : DESKTOP-TFS74FU running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ system_audio_formatter_0_0_sim_netlist.vhdl
-- Design      : system_audio_formatter_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_formatter_v1_0_7_mm2s_command_gen is
  port (
    mm2s_cmd_valid : out STD_LOGIC;
    period_interrupt_reg_0 : out STD_LOGIC;
    \bytes_reg[9]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    src_in : out STD_LOGIC_VECTOR ( 21 downto 0 );
    \bytes_transferred_reg[9]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \CAPTURE_MM2S.period_size_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INTERLEAVED.current_address_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \periods_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \INTERLEAVED.period_count_reg[7]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \INTERLEAVED.period_count_reg[0]_0\ : out STD_LOGIC;
    transfer_count_read2 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    bytes_transferred0 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    start_dma : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    period_interrupt_reg_1 : in STD_LOGIC;
    \bytes_reg[15]_0\ : in STD_LOGIC;
    \bytes_transferred_reg[3]_0\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bytes_reg[9]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \periods_reg[7]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \transfer_count_read_reg[5]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \transfer_count_read_reg[9]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bytes_transferred_reg[15]_0\ : in STD_LOGIC;
    \bytes_transferred_reg[5]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bytes_transferred_reg[9]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \INTERLEAVED.byte_count_reg[6]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \INTERLEAVED.byte_count_reg[10]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \INTERLEAVED.byte_count_reg[10]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \transfer_count_read1_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \periods_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bytes_transferred0_inferred__0/i__carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bytes_transferred_reg[15]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    prog_empty : in STD_LOGIC;
    mm2s_cmd_ready : in STD_LOGIC;
    \INTERLEAVED.byte_count_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \INTERLEAVED.current_address_reg[63]_1\ : in STD_LOGIC;
    reset_gen : in STD_LOGIC;
    \INTERLEAVED.current_address_reg[63]_2\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \INTERLEAVED.byte_count_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \INTERLEAVED.current_address_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bytes_reg[13]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \transfer_count_read_reg[13]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bytes_transferred_reg[13]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i__carry_i_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \INTERLEAVED.current_address_reg[5]_i_2_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \INTERLEAVED.current_address_reg[9]_i_2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \INTERLEAVED.current_address_reg[5]_i_2_1\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_formatter_v1_0_7_mm2s_command_gen;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_formatter_v1_0_7_mm2s_command_gen is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \INTERLEAVED.byte_count[15]_i_2_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.byte_count[15]_i_4_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.byte_count[15]_i_5_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.byte_count[15]_i_6_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.byte_count[15]_i_7_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.cmd_valid_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[0]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[10]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[11]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[12]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[13]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[14]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[15]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[16]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[17]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[18]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[19]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[1]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[20]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[21]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[22]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[23]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[24]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[25]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[26]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[27]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[28]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[29]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[2]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[30]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[31]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[32]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[33]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[34]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[35]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[36]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[37]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[38]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[39]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[3]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[40]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[41]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[42]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[43]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[44]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[45]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[46]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[47]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[48]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[49]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[4]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[50]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[51]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[52]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[53]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[54]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[55]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[56]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[57]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[58]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[59]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[5]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[5]_i_3_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[5]_i_5_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[60]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[61]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[62]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[63]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[63]_i_2_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[6]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[7]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[8]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[9]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[9]_i_3_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[9]_i_4_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address[9]_i_5_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address_reg[13]_i_2_n_1\ : STD_LOGIC;
  signal \INTERLEAVED.current_address_reg[13]_i_2_n_2\ : STD_LOGIC;
  signal \INTERLEAVED.current_address_reg[13]_i_2_n_3\ : STD_LOGIC;
  signal \INTERLEAVED.current_address_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address_reg[17]_i_2_n_1\ : STD_LOGIC;
  signal \INTERLEAVED.current_address_reg[17]_i_2_n_2\ : STD_LOGIC;
  signal \INTERLEAVED.current_address_reg[17]_i_2_n_3\ : STD_LOGIC;
  signal \INTERLEAVED.current_address_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address_reg[21]_i_2_n_1\ : STD_LOGIC;
  signal \INTERLEAVED.current_address_reg[21]_i_2_n_2\ : STD_LOGIC;
  signal \INTERLEAVED.current_address_reg[21]_i_2_n_3\ : STD_LOGIC;
  signal \INTERLEAVED.current_address_reg[25]_i_2_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address_reg[25]_i_2_n_1\ : STD_LOGIC;
  signal \INTERLEAVED.current_address_reg[25]_i_2_n_2\ : STD_LOGIC;
  signal \INTERLEAVED.current_address_reg[25]_i_2_n_3\ : STD_LOGIC;
  signal \INTERLEAVED.current_address_reg[29]_i_2_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address_reg[29]_i_2_n_1\ : STD_LOGIC;
  signal \INTERLEAVED.current_address_reg[29]_i_2_n_2\ : STD_LOGIC;
  signal \INTERLEAVED.current_address_reg[29]_i_2_n_3\ : STD_LOGIC;
  signal \INTERLEAVED.current_address_reg[33]_i_2_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address_reg[33]_i_2_n_1\ : STD_LOGIC;
  signal \INTERLEAVED.current_address_reg[33]_i_2_n_2\ : STD_LOGIC;
  signal \INTERLEAVED.current_address_reg[33]_i_2_n_3\ : STD_LOGIC;
  signal \INTERLEAVED.current_address_reg[37]_i_2_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address_reg[37]_i_2_n_1\ : STD_LOGIC;
  signal \INTERLEAVED.current_address_reg[37]_i_2_n_2\ : STD_LOGIC;
  signal \INTERLEAVED.current_address_reg[37]_i_2_n_3\ : STD_LOGIC;
  signal \INTERLEAVED.current_address_reg[41]_i_2_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address_reg[41]_i_2_n_1\ : STD_LOGIC;
  signal \INTERLEAVED.current_address_reg[41]_i_2_n_2\ : STD_LOGIC;
  signal \INTERLEAVED.current_address_reg[41]_i_2_n_3\ : STD_LOGIC;
  signal \INTERLEAVED.current_address_reg[45]_i_2_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address_reg[45]_i_2_n_1\ : STD_LOGIC;
  signal \INTERLEAVED.current_address_reg[45]_i_2_n_2\ : STD_LOGIC;
  signal \INTERLEAVED.current_address_reg[45]_i_2_n_3\ : STD_LOGIC;
  signal \INTERLEAVED.current_address_reg[49]_i_2_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address_reg[49]_i_2_n_1\ : STD_LOGIC;
  signal \INTERLEAVED.current_address_reg[49]_i_2_n_2\ : STD_LOGIC;
  signal \INTERLEAVED.current_address_reg[49]_i_2_n_3\ : STD_LOGIC;
  signal \INTERLEAVED.current_address_reg[53]_i_2_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address_reg[53]_i_2_n_1\ : STD_LOGIC;
  signal \INTERLEAVED.current_address_reg[53]_i_2_n_2\ : STD_LOGIC;
  signal \INTERLEAVED.current_address_reg[53]_i_2_n_3\ : STD_LOGIC;
  signal \INTERLEAVED.current_address_reg[57]_i_2_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address_reg[57]_i_2_n_1\ : STD_LOGIC;
  signal \INTERLEAVED.current_address_reg[57]_i_2_n_2\ : STD_LOGIC;
  signal \INTERLEAVED.current_address_reg[57]_i_2_n_3\ : STD_LOGIC;
  signal \INTERLEAVED.current_address_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address_reg[5]_i_2_n_1\ : STD_LOGIC;
  signal \INTERLEAVED.current_address_reg[5]_i_2_n_2\ : STD_LOGIC;
  signal \INTERLEAVED.current_address_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \INTERLEAVED.current_address_reg[61]_i_2_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address_reg[61]_i_2_n_1\ : STD_LOGIC;
  signal \INTERLEAVED.current_address_reg[61]_i_2_n_2\ : STD_LOGIC;
  signal \INTERLEAVED.current_address_reg[61]_i_2_n_3\ : STD_LOGIC;
  signal \^interleaved.current_address_reg[63]_0\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \INTERLEAVED.current_address_reg[63]_i_3_n_3\ : STD_LOGIC;
  signal \INTERLEAVED.current_address_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.current_address_reg[9]_i_2_n_1\ : STD_LOGIC;
  signal \INTERLEAVED.current_address_reg[9]_i_2_n_2\ : STD_LOGIC;
  signal \INTERLEAVED.current_address_reg[9]_i_2_n_3\ : STD_LOGIC;
  signal \INTERLEAVED.period_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.period_count[0]_i_2_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.period_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.period_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.period_count[3]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.period_count[4]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.period_count[5]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.period_count[6]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.period_count[7]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.period_count[7]_i_2_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.period_count[7]_i_3_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.period_count[7]_i_5_n_0\ : STD_LOGIC;
  signal \^interleaved.period_count_reg[0]_0\ : STD_LOGIC;
  signal \^interleaved.period_count_reg[7]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \INTERLEAVED.start_command_generation_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.start_command_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.start_command_reg_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal byte_count : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal byte_count0 : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal \byte_count0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \byte_count0_carry__0_n_0\ : STD_LOGIC;
  signal \byte_count0_carry__0_n_1\ : STD_LOGIC;
  signal \byte_count0_carry__0_n_2\ : STD_LOGIC;
  signal \byte_count0_carry__0_n_3\ : STD_LOGIC;
  signal \byte_count0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \byte_count0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \byte_count0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \byte_count0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \byte_count0_carry__1_n_0\ : STD_LOGIC;
  signal \byte_count0_carry__1_n_1\ : STD_LOGIC;
  signal \byte_count0_carry__1_n_2\ : STD_LOGIC;
  signal \byte_count0_carry__1_n_3\ : STD_LOGIC;
  signal \byte_count0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal byte_count0_carry_n_0 : STD_LOGIC;
  signal byte_count0_carry_n_1 : STD_LOGIC;
  signal byte_count0_carry_n_2 : STD_LOGIC;
  signal byte_count0_carry_n_3 : STD_LOGIC;
  signal bytes_reg : STD_LOGIC_VECTOR ( 15 downto 10 );
  signal \bytes_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \bytes_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \bytes_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \bytes_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \bytes_reg[10]_i_1_n_4\ : STD_LOGIC;
  signal \bytes_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \bytes_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \bytes_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \bytes_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \bytes_reg[14]_i_1_n_6\ : STD_LOGIC;
  signal \bytes_reg[14]_i_1_n_7\ : STD_LOGIC;
  signal \^bytes_reg[9]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \bytes_transferred0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \bytes_transferred0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \bytes_transferred0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \bytes_transferred0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \bytes_transferred0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal bytes_transferred_reg : STD_LOGIC_VECTOR ( 15 downto 10 );
  signal \bytes_transferred_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \bytes_transferred_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \bytes_transferred_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \bytes_transferred_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \bytes_transferred_reg[10]_i_1_n_4\ : STD_LOGIC;
  signal \bytes_transferred_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \bytes_transferred_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \bytes_transferred_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \bytes_transferred_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \bytes_transferred_reg[14]_i_1_n_6\ : STD_LOGIC;
  signal \bytes_transferred_reg[14]_i_1_n_7\ : STD_LOGIC;
  signal \^bytes_transferred_reg[9]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \i__carry__0_i_3_n_3\ : STD_LOGIC;
  signal \i__carry_i_10_n_0\ : STD_LOGIC;
  signal \i__carry_i_11_n_0\ : STD_LOGIC;
  signal \i__carry_i_13_n_0\ : STD_LOGIC;
  signal \i__carry_i_5_n_0\ : STD_LOGIC;
  signal \i__carry_i_5_n_1\ : STD_LOGIC;
  signal \i__carry_i_5_n_2\ : STD_LOGIC;
  signal \i__carry_i_5_n_3\ : STD_LOGIC;
  signal \i__carry_i_6_n_0\ : STD_LOGIC;
  signal \i__carry_i_6_n_1\ : STD_LOGIC;
  signal \i__carry_i_6_n_2\ : STD_LOGIC;
  signal \i__carry_i_6_n_3\ : STD_LOGIC;
  signal \i__carry_i_7_n_0\ : STD_LOGIC;
  signal \i__carry_i_7_n_1\ : STD_LOGIC;
  signal \i__carry_i_7_n_2\ : STD_LOGIC;
  signal \i__carry_i_7_n_3\ : STD_LOGIC;
  signal \i__carry_i_8_n_0\ : STD_LOGIC;
  signal \i__carry_i_9_n_0\ : STD_LOGIC;
  signal \^mm2s_cmd_valid\ : STD_LOGIC;
  signal next_address0 : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \periods[7]_i_2_n_0\ : STD_LOGIC;
  signal \periods[7]_i_6_n_0\ : STD_LOGIC;
  signal \^periods_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^src_in\ : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal start_command_generation : STD_LOGIC;
  signal start_dma_r : STD_LOGIC;
  signal \transfer_count_read1_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \transfer_count_read1_carry__0_n_3\ : STD_LOGIC;
  signal transfer_count_read1_carry_i_10_n_0 : STD_LOGIC;
  signal transfer_count_read1_carry_i_11_n_0 : STD_LOGIC;
  signal transfer_count_read1_carry_i_13_n_0 : STD_LOGIC;
  signal transfer_count_read1_carry_i_5_n_0 : STD_LOGIC;
  signal transfer_count_read1_carry_i_5_n_1 : STD_LOGIC;
  signal transfer_count_read1_carry_i_5_n_2 : STD_LOGIC;
  signal transfer_count_read1_carry_i_5_n_3 : STD_LOGIC;
  signal transfer_count_read1_carry_i_6_n_0 : STD_LOGIC;
  signal transfer_count_read1_carry_i_6_n_1 : STD_LOGIC;
  signal transfer_count_read1_carry_i_6_n_2 : STD_LOGIC;
  signal transfer_count_read1_carry_i_6_n_3 : STD_LOGIC;
  signal transfer_count_read1_carry_i_7_n_0 : STD_LOGIC;
  signal transfer_count_read1_carry_i_7_n_1 : STD_LOGIC;
  signal transfer_count_read1_carry_i_7_n_2 : STD_LOGIC;
  signal transfer_count_read1_carry_i_7_n_3 : STD_LOGIC;
  signal transfer_count_read1_carry_i_8_n_0 : STD_LOGIC;
  signal transfer_count_read1_carry_i_9_n_0 : STD_LOGIC;
  signal transfer_count_read1_carry_n_0 : STD_LOGIC;
  signal transfer_count_read1_carry_n_1 : STD_LOGIC;
  signal transfer_count_read1_carry_n_2 : STD_LOGIC;
  signal transfer_count_read1_carry_n_3 : STD_LOGIC;
  signal \transfer_count_read_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \transfer_count_read_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \transfer_count_read_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \transfer_count_read_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \transfer_count_read_reg[10]_i_1_n_4\ : STD_LOGIC;
  signal \transfer_count_read_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \transfer_count_read_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \transfer_count_read_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \transfer_count_read_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \transfer_count_read_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \transfer_count_read_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \transfer_count_read_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \transfer_count_read_reg[14]_i_1_n_4\ : STD_LOGIC;
  signal \transfer_count_read_reg[14]_i_1_n_5\ : STD_LOGIC;
  signal \transfer_count_read_reg[14]_i_1_n_6\ : STD_LOGIC;
  signal \transfer_count_read_reg[14]_i_1_n_7\ : STD_LOGIC;
  signal \transfer_count_read_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \transfer_count_read_reg[18]_i_1_n_1\ : STD_LOGIC;
  signal \transfer_count_read_reg[18]_i_1_n_2\ : STD_LOGIC;
  signal \transfer_count_read_reg[18]_i_1_n_3\ : STD_LOGIC;
  signal \transfer_count_read_reg[18]_i_1_n_4\ : STD_LOGIC;
  signal \transfer_count_read_reg[18]_i_1_n_5\ : STD_LOGIC;
  signal \transfer_count_read_reg[18]_i_1_n_6\ : STD_LOGIC;
  signal \transfer_count_read_reg[18]_i_1_n_7\ : STD_LOGIC;
  signal \transfer_count_read_reg[22]_i_1_n_2\ : STD_LOGIC;
  signal \transfer_count_read_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \transfer_count_read_reg[22]_i_1_n_5\ : STD_LOGIC;
  signal \transfer_count_read_reg[22]_i_1_n_6\ : STD_LOGIC;
  signal \transfer_count_read_reg[22]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_INTERLEAVED.current_address_reg[63]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_INTERLEAVED.current_address_reg[63]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_byte_count0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_byte_count0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bytes_reg[14]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bytes_reg[14]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bytes_transferred0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bytes_transferred0_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bytes_transferred0_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bytes_transferred_reg[14]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bytes_transferred_reg[14]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_i__carry__0_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i__carry__0_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_i__carry_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_transfer_count_read1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_transfer_count_read1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_transfer_count_read1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_transfer_count_read1_carry__0_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_transfer_count_read1_carry__0_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_transfer_count_read1_carry_i_7_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_transfer_count_read_reg[22]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_transfer_count_read_reg[22]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INTERLEAVED.cmd_valid_i_1\ : label is "soft_lutpair100";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \INTERLEAVED.current_address_reg[13]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \INTERLEAVED.current_address_reg[17]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \INTERLEAVED.current_address_reg[21]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \INTERLEAVED.current_address_reg[25]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \INTERLEAVED.current_address_reg[29]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \INTERLEAVED.current_address_reg[33]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \INTERLEAVED.current_address_reg[37]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \INTERLEAVED.current_address_reg[41]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \INTERLEAVED.current_address_reg[45]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \INTERLEAVED.current_address_reg[49]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \INTERLEAVED.current_address_reg[53]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \INTERLEAVED.current_address_reg[57]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \INTERLEAVED.current_address_reg[5]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \INTERLEAVED.current_address_reg[61]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \INTERLEAVED.current_address_reg[63]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \INTERLEAVED.current_address_reg[9]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \INTERLEAVED.period_count[0]_i_2\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \INTERLEAVED.period_count[1]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \INTERLEAVED.period_count[2]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \INTERLEAVED.period_count[3]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \INTERLEAVED.period_count[4]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \INTERLEAVED.period_count[6]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \INTERLEAVED.period_count[7]_i_3\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \INTERLEAVED.start_command_generation_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \INTERLEAVED.start_command_i_1\ : label is "soft_lutpair101";
  attribute ADDER_THRESHOLD of byte_count0_carry : label is 35;
  attribute ADDER_THRESHOLD of \byte_count0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \byte_count0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \byte_count0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \bytes_reg[10]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \bytes_reg[14]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \bytes_transferred_reg[10]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \bytes_transferred_reg[14]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i__carry__0_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \i__carry_i_5\ : label is 35;
  attribute ADDER_THRESHOLD of \i__carry_i_6\ : label is 35;
  attribute ADDER_THRESHOLD of \i__carry_i_7\ : label is 35;
  attribute SOFT_HLUTNM of \periods[1]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \periods[2]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \periods[3]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \periods[4]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \periods[6]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \periods[7]_i_3\ : label is "soft_lutpair104";
  attribute ADDER_THRESHOLD of \transfer_count_read1_carry__0_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of transfer_count_read1_carry_i_5 : label is 35;
  attribute ADDER_THRESHOLD of transfer_count_read1_carry_i_6 : label is 35;
  attribute ADDER_THRESHOLD of transfer_count_read1_carry_i_7 : label is 35;
  attribute ADDER_THRESHOLD of \transfer_count_read_reg[10]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \transfer_count_read_reg[14]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \transfer_count_read_reg[18]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \transfer_count_read_reg[22]_i_1\ : label is 11;
begin
  CO(0) <= \^co\(0);
  \INTERLEAVED.current_address_reg[63]_0\(63 downto 0) <= \^interleaved.current_address_reg[63]_0\(63 downto 0);
  \INTERLEAVED.period_count_reg[0]_0\ <= \^interleaved.period_count_reg[0]_0\;
  \INTERLEAVED.period_count_reg[7]_0\(6 downto 0) <= \^interleaved.period_count_reg[7]_0\(6 downto 0);
  Q(6 downto 0) <= \^q\(6 downto 0);
  \bytes_reg[9]_0\(6 downto 0) <= \^bytes_reg[9]_0\(6 downto 0);
  \bytes_transferred_reg[9]_0\(6 downto 0) <= \^bytes_transferred_reg[9]_0\(6 downto 0);
  mm2s_cmd_valid <= \^mm2s_cmd_valid\;
  \periods_reg[7]_0\(7 downto 0) <= \^periods_reg[7]_0\(7 downto 0);
  src_in(21 downto 0) <= \^src_in\(21 downto 0);
\INTERLEAVED.byte_count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => byte_count(0),
      I1 => start_dma_r,
      I2 => start_command_generation,
      I3 => \INTERLEAVED.byte_count_reg[15]_0\(0),
      O => p_2_in(0)
    );
\INTERLEAVED.byte_count[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => byte_count0(10),
      I1 => start_dma_r,
      I2 => start_command_generation,
      I3 => \INTERLEAVED.byte_count_reg[15]_0\(10),
      O => p_2_in(10)
    );
\INTERLEAVED.byte_count[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => byte_count0(11),
      I1 => start_dma_r,
      I2 => start_command_generation,
      I3 => \INTERLEAVED.byte_count_reg[15]_0\(11),
      O => p_2_in(11)
    );
\INTERLEAVED.byte_count[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => byte_count0(12),
      I1 => start_dma_r,
      I2 => start_command_generation,
      I3 => \INTERLEAVED.byte_count_reg[15]_0\(12),
      O => p_2_in(12)
    );
\INTERLEAVED.byte_count[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => byte_count0(13),
      I1 => start_dma_r,
      I2 => start_command_generation,
      I3 => \INTERLEAVED.byte_count_reg[15]_0\(13),
      O => p_2_in(13)
    );
\INTERLEAVED.byte_count[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => byte_count0(14),
      I1 => start_dma_r,
      I2 => start_command_generation,
      I3 => \INTERLEAVED.byte_count_reg[15]_0\(14),
      O => p_2_in(14)
    );
\INTERLEAVED.byte_count[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDDDDDDD"
    )
        port map (
      I0 => start_dma_r,
      I1 => start_command_generation,
      I2 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I3 => mm2s_cmd_ready,
      I4 => \^mm2s_cmd_valid\,
      O => \INTERLEAVED.byte_count[15]_i_2_n_0\
    );
\INTERLEAVED.byte_count[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => byte_count0(15),
      I1 => start_dma_r,
      I2 => start_command_generation,
      I3 => \INTERLEAVED.byte_count_reg[15]_0\(15),
      O => p_2_in(15)
    );
\INTERLEAVED.byte_count[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \INTERLEAVED.byte_count[15]_i_5_n_0\,
      I1 => byte_count(1),
      I2 => byte_count(0),
      I3 => \^q\(0),
      I4 => byte_count(2),
      I5 => \INTERLEAVED.byte_count[15]_i_6_n_0\,
      O => \INTERLEAVED.byte_count[15]_i_4_n_0\
    );
\INTERLEAVED.byte_count[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      O => \INTERLEAVED.byte_count[15]_i_5_n_0\
    );
\INTERLEAVED.byte_count[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => byte_count(12),
      I1 => byte_count(13),
      I2 => byte_count(14),
      I3 => byte_count(15),
      I4 => \INTERLEAVED.byte_count[15]_i_7_n_0\,
      O => \INTERLEAVED.byte_count[15]_i_6_n_0\
    );
\INTERLEAVED.byte_count[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => byte_count(11),
      I1 => byte_count(10),
      I2 => \^q\(6),
      I3 => \^q\(5),
      O => \INTERLEAVED.byte_count[15]_i_7_n_0\
    );
\INTERLEAVED.byte_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => byte_count(1),
      I1 => start_dma_r,
      I2 => start_command_generation,
      I3 => \INTERLEAVED.byte_count_reg[15]_0\(1),
      O => p_2_in(1)
    );
\INTERLEAVED.byte_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => byte_count(2),
      I1 => start_dma_r,
      I2 => start_command_generation,
      I3 => \INTERLEAVED.byte_count_reg[15]_0\(2),
      O => p_2_in(2)
    );
\INTERLEAVED.byte_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => byte_count0(3),
      I1 => start_dma_r,
      I2 => start_command_generation,
      I3 => \INTERLEAVED.byte_count_reg[15]_0\(3),
      O => p_2_in(3)
    );
\INTERLEAVED.byte_count[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => byte_count0(4),
      I1 => start_dma_r,
      I2 => start_command_generation,
      I3 => \INTERLEAVED.byte_count_reg[15]_0\(4),
      O => p_2_in(4)
    );
\INTERLEAVED.byte_count[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => byte_count0(5),
      I1 => start_dma_r,
      I2 => start_command_generation,
      I3 => \INTERLEAVED.byte_count_reg[15]_0\(5),
      O => p_2_in(5)
    );
\INTERLEAVED.byte_count[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => byte_count0(6),
      I1 => start_dma_r,
      I2 => start_command_generation,
      I3 => \INTERLEAVED.byte_count_reg[15]_0\(6),
      O => p_2_in(6)
    );
\INTERLEAVED.byte_count[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => byte_count0(7),
      I1 => start_dma_r,
      I2 => start_command_generation,
      I3 => \INTERLEAVED.byte_count_reg[15]_0\(7),
      O => p_2_in(7)
    );
\INTERLEAVED.byte_count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => byte_count0(8),
      I1 => start_dma_r,
      I2 => start_command_generation,
      I3 => \INTERLEAVED.byte_count_reg[15]_0\(8),
      O => p_2_in(8)
    );
\INTERLEAVED.byte_count[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => byte_count0(9),
      I1 => start_dma_r,
      I2 => start_command_generation,
      I3 => \INTERLEAVED.byte_count_reg[15]_0\(9),
      O => p_2_in(9)
    );
\INTERLEAVED.byte_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.byte_count[15]_i_2_n_0\,
      D => p_2_in(0),
      Q => byte_count(0),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.byte_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.byte_count[15]_i_2_n_0\,
      D => p_2_in(10),
      Q => byte_count(10),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.byte_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.byte_count[15]_i_2_n_0\,
      D => p_2_in(11),
      Q => byte_count(11),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.byte_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.byte_count[15]_i_2_n_0\,
      D => p_2_in(12),
      Q => byte_count(12),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.byte_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.byte_count[15]_i_2_n_0\,
      D => p_2_in(13),
      Q => byte_count(13),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.byte_count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.byte_count[15]_i_2_n_0\,
      D => p_2_in(14),
      Q => byte_count(14),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.byte_count_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.byte_count[15]_i_2_n_0\,
      D => p_2_in(15),
      Q => byte_count(15),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.byte_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.byte_count[15]_i_2_n_0\,
      D => p_2_in(1),
      Q => byte_count(1),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.byte_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.byte_count[15]_i_2_n_0\,
      D => p_2_in(2),
      Q => byte_count(2),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.byte_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.byte_count[15]_i_2_n_0\,
      D => p_2_in(3),
      Q => \^q\(0),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.byte_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.byte_count[15]_i_2_n_0\,
      D => p_2_in(4),
      Q => \^q\(1),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.byte_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.byte_count[15]_i_2_n_0\,
      D => p_2_in(5),
      Q => \^q\(2),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.byte_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.byte_count[15]_i_2_n_0\,
      D => p_2_in(6),
      Q => \^q\(3),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.byte_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.byte_count[15]_i_2_n_0\,
      D => p_2_in(7),
      Q => \^q\(4),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.byte_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.byte_count[15]_i_2_n_0\,
      D => p_2_in(8),
      Q => \^q\(5),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.byte_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.byte_count[15]_i_2_n_0\,
      D => p_2_in(9),
      Q => \^q\(6),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.cmd_valid_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EE4C"
    )
        port map (
      I0 => start_dma_r,
      I1 => \^mm2s_cmd_valid\,
      I2 => mm2s_cmd_ready,
      I3 => start_command_generation,
      I4 => \INTERLEAVED.byte_count_reg[0]_0\(0),
      O => \INTERLEAVED.cmd_valid_i_1_n_0\
    );
\INTERLEAVED.cmd_valid_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \INTERLEAVED.cmd_valid_i_1_n_0\,
      Q => \^mm2s_cmd_valid\,
      R => '0'
    );
\INTERLEAVED.current_address[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => \^interleaved.current_address_reg[63]_0\(0),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(0),
      O => \INTERLEAVED.current_address[0]_i_1_n_0\
    );
\INTERLEAVED.current_address[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(10),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(10),
      O => \INTERLEAVED.current_address[10]_i_1_n_0\
    );
\INTERLEAVED.current_address[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(11),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(11),
      O => \INTERLEAVED.current_address[11]_i_1_n_0\
    );
\INTERLEAVED.current_address[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(12),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(12),
      O => \INTERLEAVED.current_address[12]_i_1_n_0\
    );
\INTERLEAVED.current_address[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(13),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(13),
      O => \INTERLEAVED.current_address[13]_i_1_n_0\
    );
\INTERLEAVED.current_address[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(14),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(14),
      O => \INTERLEAVED.current_address[14]_i_1_n_0\
    );
\INTERLEAVED.current_address[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(15),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(15),
      O => \INTERLEAVED.current_address[15]_i_1_n_0\
    );
\INTERLEAVED.current_address[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(16),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(16),
      O => \INTERLEAVED.current_address[16]_i_1_n_0\
    );
\INTERLEAVED.current_address[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(17),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(17),
      O => \INTERLEAVED.current_address[17]_i_1_n_0\
    );
\INTERLEAVED.current_address[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(18),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(18),
      O => \INTERLEAVED.current_address[18]_i_1_n_0\
    );
\INTERLEAVED.current_address[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(19),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(19),
      O => \INTERLEAVED.current_address[19]_i_1_n_0\
    );
\INTERLEAVED.current_address[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => \^interleaved.current_address_reg[63]_0\(1),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(1),
      O => \INTERLEAVED.current_address[1]_i_1_n_0\
    );
\INTERLEAVED.current_address[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(20),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(20),
      O => \INTERLEAVED.current_address[20]_i_1_n_0\
    );
\INTERLEAVED.current_address[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(21),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(21),
      O => \INTERLEAVED.current_address[21]_i_1_n_0\
    );
\INTERLEAVED.current_address[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(22),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(22),
      O => \INTERLEAVED.current_address[22]_i_1_n_0\
    );
\INTERLEAVED.current_address[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(23),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(23),
      O => \INTERLEAVED.current_address[23]_i_1_n_0\
    );
\INTERLEAVED.current_address[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(24),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(24),
      O => \INTERLEAVED.current_address[24]_i_1_n_0\
    );
\INTERLEAVED.current_address[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(25),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(25),
      O => \INTERLEAVED.current_address[25]_i_1_n_0\
    );
\INTERLEAVED.current_address[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(26),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(26),
      O => \INTERLEAVED.current_address[26]_i_1_n_0\
    );
\INTERLEAVED.current_address[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(27),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(27),
      O => \INTERLEAVED.current_address[27]_i_1_n_0\
    );
\INTERLEAVED.current_address[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(28),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(28),
      O => \INTERLEAVED.current_address[28]_i_1_n_0\
    );
\INTERLEAVED.current_address[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(29),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(29),
      O => \INTERLEAVED.current_address[29]_i_1_n_0\
    );
\INTERLEAVED.current_address[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(2),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(2),
      O => \INTERLEAVED.current_address[2]_i_1_n_0\
    );
\INTERLEAVED.current_address[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(30),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(30),
      O => \INTERLEAVED.current_address[30]_i_1_n_0\
    );
\INTERLEAVED.current_address[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(31),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(31),
      O => \INTERLEAVED.current_address[31]_i_1_n_0\
    );
\INTERLEAVED.current_address[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(32),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(32),
      O => \INTERLEAVED.current_address[32]_i_1_n_0\
    );
\INTERLEAVED.current_address[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(33),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(33),
      O => \INTERLEAVED.current_address[33]_i_1_n_0\
    );
\INTERLEAVED.current_address[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(34),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(34),
      O => \INTERLEAVED.current_address[34]_i_1_n_0\
    );
\INTERLEAVED.current_address[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(35),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(35),
      O => \INTERLEAVED.current_address[35]_i_1_n_0\
    );
\INTERLEAVED.current_address[36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(36),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(36),
      O => \INTERLEAVED.current_address[36]_i_1_n_0\
    );
\INTERLEAVED.current_address[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(37),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(37),
      O => \INTERLEAVED.current_address[37]_i_1_n_0\
    );
\INTERLEAVED.current_address[38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(38),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(38),
      O => \INTERLEAVED.current_address[38]_i_1_n_0\
    );
\INTERLEAVED.current_address[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(39),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(39),
      O => \INTERLEAVED.current_address[39]_i_1_n_0\
    );
\INTERLEAVED.current_address[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(3),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(3),
      O => \INTERLEAVED.current_address[3]_i_1_n_0\
    );
\INTERLEAVED.current_address[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(40),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(40),
      O => \INTERLEAVED.current_address[40]_i_1_n_0\
    );
\INTERLEAVED.current_address[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(41),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(41),
      O => \INTERLEAVED.current_address[41]_i_1_n_0\
    );
\INTERLEAVED.current_address[42]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(42),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(42),
      O => \INTERLEAVED.current_address[42]_i_1_n_0\
    );
\INTERLEAVED.current_address[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(43),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(43),
      O => \INTERLEAVED.current_address[43]_i_1_n_0\
    );
\INTERLEAVED.current_address[44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(44),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(44),
      O => \INTERLEAVED.current_address[44]_i_1_n_0\
    );
\INTERLEAVED.current_address[45]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(45),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(45),
      O => \INTERLEAVED.current_address[45]_i_1_n_0\
    );
\INTERLEAVED.current_address[46]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(46),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(46),
      O => \INTERLEAVED.current_address[46]_i_1_n_0\
    );
\INTERLEAVED.current_address[47]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(47),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(47),
      O => \INTERLEAVED.current_address[47]_i_1_n_0\
    );
\INTERLEAVED.current_address[48]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(48),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(48),
      O => \INTERLEAVED.current_address[48]_i_1_n_0\
    );
\INTERLEAVED.current_address[49]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(49),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(49),
      O => \INTERLEAVED.current_address[49]_i_1_n_0\
    );
\INTERLEAVED.current_address[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(4),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(4),
      O => \INTERLEAVED.current_address[4]_i_1_n_0\
    );
\INTERLEAVED.current_address[50]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(50),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(50),
      O => \INTERLEAVED.current_address[50]_i_1_n_0\
    );
\INTERLEAVED.current_address[51]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(51),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(51),
      O => \INTERLEAVED.current_address[51]_i_1_n_0\
    );
\INTERLEAVED.current_address[52]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(52),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(52),
      O => \INTERLEAVED.current_address[52]_i_1_n_0\
    );
\INTERLEAVED.current_address[53]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(53),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(53),
      O => \INTERLEAVED.current_address[53]_i_1_n_0\
    );
\INTERLEAVED.current_address[54]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(54),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(54),
      O => \INTERLEAVED.current_address[54]_i_1_n_0\
    );
\INTERLEAVED.current_address[55]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(55),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(55),
      O => \INTERLEAVED.current_address[55]_i_1_n_0\
    );
\INTERLEAVED.current_address[56]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(56),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(56),
      O => \INTERLEAVED.current_address[56]_i_1_n_0\
    );
\INTERLEAVED.current_address[57]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(57),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(57),
      O => \INTERLEAVED.current_address[57]_i_1_n_0\
    );
\INTERLEAVED.current_address[58]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(58),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(58),
      O => \INTERLEAVED.current_address[58]_i_1_n_0\
    );
\INTERLEAVED.current_address[59]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(59),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(59),
      O => \INTERLEAVED.current_address[59]_i_1_n_0\
    );
\INTERLEAVED.current_address[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(5),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(5),
      O => \INTERLEAVED.current_address[5]_i_1_n_0\
    );
\INTERLEAVED.current_address[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"559566A659996AAA"
    )
        port map (
      I0 => \^interleaved.current_address_reg[63]_0\(5),
      I1 => \INTERLEAVED.current_address_reg[5]_i_2_1\,
      I2 => \INTERLEAVED.current_address_reg[5]_i_2_0\(0),
      I3 => \INTERLEAVED.current_address_reg[9]_i_2_0\(1),
      I4 => \INTERLEAVED.current_address_reg[9]_i_2_0\(0),
      I5 => \INTERLEAVED.current_address_reg[9]_i_2_0\(2),
      O => \INTERLEAVED.current_address[5]_i_3_n_0\
    );
\INTERLEAVED.current_address[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA9AAAA"
    )
        port map (
      I0 => \^interleaved.current_address_reg[63]_0\(3),
      I1 => \INTERLEAVED.current_address_reg[5]_i_2_0\(1),
      I2 => \INTERLEAVED.current_address_reg[5]_i_2_0\(2),
      I3 => \INTERLEAVED.current_address_reg[5]_i_2_0\(0),
      I4 => \INTERLEAVED.current_address_reg[9]_i_2_0\(0),
      O => \INTERLEAVED.current_address[5]_i_5_n_0\
    );
\INTERLEAVED.current_address[60]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(60),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(60),
      O => \INTERLEAVED.current_address[60]_i_1_n_0\
    );
\INTERLEAVED.current_address[61]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(61),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(61),
      O => \INTERLEAVED.current_address[61]_i_1_n_0\
    );
\INTERLEAVED.current_address[62]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(62),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(62),
      O => \INTERLEAVED.current_address[62]_i_1_n_0\
    );
\INTERLEAVED.current_address[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => start_command_generation,
      I1 => mm2s_cmd_ready,
      I2 => \^mm2s_cmd_valid\,
      I3 => start_dma_r,
      O => \INTERLEAVED.current_address[63]_i_1_n_0\
    );
\INTERLEAVED.current_address[63]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(63),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(63),
      O => \INTERLEAVED.current_address[63]_i_2_n_0\
    );
\INTERLEAVED.current_address[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(6),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(6),
      O => \INTERLEAVED.current_address[6]_i_1_n_0\
    );
\INTERLEAVED.current_address[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(7),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(7),
      O => \INTERLEAVED.current_address[7]_i_1_n_0\
    );
\INTERLEAVED.current_address[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(8),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(8),
      O => \INTERLEAVED.current_address[8]_i_1_n_0\
    );
\INTERLEAVED.current_address[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => next_address0(9),
      I1 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I2 => \INTERLEAVED.current_address_reg[63]_1\,
      I3 => start_dma_r,
      I4 => \INTERLEAVED.current_address_reg[63]_2\(9),
      O => \INTERLEAVED.current_address[9]_i_1_n_0\
    );
\INTERLEAVED.current_address[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56AA"
    )
        port map (
      I0 => \^interleaved.current_address_reg[63]_0\(8),
      I1 => \INTERLEAVED.current_address_reg[5]_i_2_0\(2),
      I2 => \INTERLEAVED.current_address_reg[5]_i_2_0\(1),
      I3 => \INTERLEAVED.current_address_reg[9]_i_2_0\(3),
      O => \INTERLEAVED.current_address[9]_i_3_n_0\
    );
\INTERLEAVED.current_address[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55565656A9AAAAAA"
    )
        port map (
      I0 => \^interleaved.current_address_reg[63]_0\(7),
      I1 => \INTERLEAVED.current_address_reg[5]_i_2_0\(2),
      I2 => \INTERLEAVED.current_address_reg[5]_i_2_0\(1),
      I3 => \INTERLEAVED.current_address_reg[5]_i_2_0\(0),
      I4 => \INTERLEAVED.current_address_reg[9]_i_2_0\(3),
      I5 => \INTERLEAVED.current_address_reg[9]_i_2_0\(2),
      O => \INTERLEAVED.current_address[9]_i_4_n_0\
    );
\INTERLEAVED.current_address[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"559566A659996AAA"
    )
        port map (
      I0 => \^interleaved.current_address_reg[63]_0\(6),
      I1 => \INTERLEAVED.current_address_reg[5]_i_2_1\,
      I2 => \INTERLEAVED.current_address_reg[5]_i_2_0\(0),
      I3 => \INTERLEAVED.current_address_reg[9]_i_2_0\(2),
      I4 => \INTERLEAVED.current_address_reg[9]_i_2_0\(1),
      I5 => \INTERLEAVED.current_address_reg[9]_i_2_0\(3),
      O => \INTERLEAVED.current_address[9]_i_5_n_0\
    );
\INTERLEAVED.current_address_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[0]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(0),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[10]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(10),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[11]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(11),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[12]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(12),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[13]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(13),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \INTERLEAVED.current_address_reg[9]_i_2_n_0\,
      CO(3) => \INTERLEAVED.current_address_reg[13]_i_2_n_0\,
      CO(2) => \INTERLEAVED.current_address_reg[13]_i_2_n_1\,
      CO(1) => \INTERLEAVED.current_address_reg[13]_i_2_n_2\,
      CO(0) => \INTERLEAVED.current_address_reg[13]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => next_address0(13 downto 10),
      S(3 downto 0) => \^interleaved.current_address_reg[63]_0\(13 downto 10)
    );
\INTERLEAVED.current_address_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[14]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(14),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[15]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(15),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[16]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(16),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[17]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(17),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[17]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \INTERLEAVED.current_address_reg[13]_i_2_n_0\,
      CO(3) => \INTERLEAVED.current_address_reg[17]_i_2_n_0\,
      CO(2) => \INTERLEAVED.current_address_reg[17]_i_2_n_1\,
      CO(1) => \INTERLEAVED.current_address_reg[17]_i_2_n_2\,
      CO(0) => \INTERLEAVED.current_address_reg[17]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => next_address0(17 downto 14),
      S(3 downto 0) => \^interleaved.current_address_reg[63]_0\(17 downto 14)
    );
\INTERLEAVED.current_address_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[18]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(18),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[19]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(19),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[1]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(1),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[20]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(20),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[21]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(21),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[21]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \INTERLEAVED.current_address_reg[17]_i_2_n_0\,
      CO(3) => \INTERLEAVED.current_address_reg[21]_i_2_n_0\,
      CO(2) => \INTERLEAVED.current_address_reg[21]_i_2_n_1\,
      CO(1) => \INTERLEAVED.current_address_reg[21]_i_2_n_2\,
      CO(0) => \INTERLEAVED.current_address_reg[21]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => next_address0(21 downto 18),
      S(3 downto 0) => \^interleaved.current_address_reg[63]_0\(21 downto 18)
    );
\INTERLEAVED.current_address_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[22]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(22),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[23]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(23),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[24]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(24),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[25]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(25),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[25]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \INTERLEAVED.current_address_reg[21]_i_2_n_0\,
      CO(3) => \INTERLEAVED.current_address_reg[25]_i_2_n_0\,
      CO(2) => \INTERLEAVED.current_address_reg[25]_i_2_n_1\,
      CO(1) => \INTERLEAVED.current_address_reg[25]_i_2_n_2\,
      CO(0) => \INTERLEAVED.current_address_reg[25]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => next_address0(25 downto 22),
      S(3 downto 0) => \^interleaved.current_address_reg[63]_0\(25 downto 22)
    );
\INTERLEAVED.current_address_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[26]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(26),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[27]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(27),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[28]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(28),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[29]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(29),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[29]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \INTERLEAVED.current_address_reg[25]_i_2_n_0\,
      CO(3) => \INTERLEAVED.current_address_reg[29]_i_2_n_0\,
      CO(2) => \INTERLEAVED.current_address_reg[29]_i_2_n_1\,
      CO(1) => \INTERLEAVED.current_address_reg[29]_i_2_n_2\,
      CO(0) => \INTERLEAVED.current_address_reg[29]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => next_address0(29 downto 26),
      S(3 downto 0) => \^interleaved.current_address_reg[63]_0\(29 downto 26)
    );
\INTERLEAVED.current_address_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[2]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(2),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[30]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(30),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[31]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(31),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[32]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(32),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[33]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(33),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[33]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \INTERLEAVED.current_address_reg[29]_i_2_n_0\,
      CO(3) => \INTERLEAVED.current_address_reg[33]_i_2_n_0\,
      CO(2) => \INTERLEAVED.current_address_reg[33]_i_2_n_1\,
      CO(1) => \INTERLEAVED.current_address_reg[33]_i_2_n_2\,
      CO(0) => \INTERLEAVED.current_address_reg[33]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => next_address0(33 downto 30),
      S(3 downto 0) => \^interleaved.current_address_reg[63]_0\(33 downto 30)
    );
\INTERLEAVED.current_address_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[34]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(34),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[35]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(35),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[36]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(36),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[37]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(37),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[37]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \INTERLEAVED.current_address_reg[33]_i_2_n_0\,
      CO(3) => \INTERLEAVED.current_address_reg[37]_i_2_n_0\,
      CO(2) => \INTERLEAVED.current_address_reg[37]_i_2_n_1\,
      CO(1) => \INTERLEAVED.current_address_reg[37]_i_2_n_2\,
      CO(0) => \INTERLEAVED.current_address_reg[37]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => next_address0(37 downto 34),
      S(3 downto 0) => \^interleaved.current_address_reg[63]_0\(37 downto 34)
    );
\INTERLEAVED.current_address_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[38]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(38),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[39]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(39),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[3]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(3),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[40]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(40),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[41]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(41),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[41]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \INTERLEAVED.current_address_reg[37]_i_2_n_0\,
      CO(3) => \INTERLEAVED.current_address_reg[41]_i_2_n_0\,
      CO(2) => \INTERLEAVED.current_address_reg[41]_i_2_n_1\,
      CO(1) => \INTERLEAVED.current_address_reg[41]_i_2_n_2\,
      CO(0) => \INTERLEAVED.current_address_reg[41]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => next_address0(41 downto 38),
      S(3 downto 0) => \^interleaved.current_address_reg[63]_0\(41 downto 38)
    );
\INTERLEAVED.current_address_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[42]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(42),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[43]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(43),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[44]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(44),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[45]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(45),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[45]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \INTERLEAVED.current_address_reg[41]_i_2_n_0\,
      CO(3) => \INTERLEAVED.current_address_reg[45]_i_2_n_0\,
      CO(2) => \INTERLEAVED.current_address_reg[45]_i_2_n_1\,
      CO(1) => \INTERLEAVED.current_address_reg[45]_i_2_n_2\,
      CO(0) => \INTERLEAVED.current_address_reg[45]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => next_address0(45 downto 42),
      S(3 downto 0) => \^interleaved.current_address_reg[63]_0\(45 downto 42)
    );
\INTERLEAVED.current_address_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[46]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(46),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[47]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(47),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[48]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(48),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[49]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(49),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[49]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \INTERLEAVED.current_address_reg[45]_i_2_n_0\,
      CO(3) => \INTERLEAVED.current_address_reg[49]_i_2_n_0\,
      CO(2) => \INTERLEAVED.current_address_reg[49]_i_2_n_1\,
      CO(1) => \INTERLEAVED.current_address_reg[49]_i_2_n_2\,
      CO(0) => \INTERLEAVED.current_address_reg[49]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => next_address0(49 downto 46),
      S(3 downto 0) => \^interleaved.current_address_reg[63]_0\(49 downto 46)
    );
\INTERLEAVED.current_address_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[4]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(4),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[50]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(50),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[51]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(51),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[52]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(52),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[53]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(53),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[53]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \INTERLEAVED.current_address_reg[49]_i_2_n_0\,
      CO(3) => \INTERLEAVED.current_address_reg[53]_i_2_n_0\,
      CO(2) => \INTERLEAVED.current_address_reg[53]_i_2_n_1\,
      CO(1) => \INTERLEAVED.current_address_reg[53]_i_2_n_2\,
      CO(0) => \INTERLEAVED.current_address_reg[53]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => next_address0(53 downto 50),
      S(3 downto 0) => \^interleaved.current_address_reg[63]_0\(53 downto 50)
    );
\INTERLEAVED.current_address_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[54]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(54),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[55]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(55),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[56]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(56),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[57]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(57),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[57]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \INTERLEAVED.current_address_reg[53]_i_2_n_0\,
      CO(3) => \INTERLEAVED.current_address_reg[57]_i_2_n_0\,
      CO(2) => \INTERLEAVED.current_address_reg[57]_i_2_n_1\,
      CO(1) => \INTERLEAVED.current_address_reg[57]_i_2_n_2\,
      CO(0) => \INTERLEAVED.current_address_reg[57]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => next_address0(57 downto 54),
      S(3 downto 0) => \^interleaved.current_address_reg[63]_0\(57 downto 54)
    );
\INTERLEAVED.current_address_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[58]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(58),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[59]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(59),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[5]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(5),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \INTERLEAVED.current_address_reg[5]_i_2_n_0\,
      CO(2) => \INTERLEAVED.current_address_reg[5]_i_2_n_1\,
      CO(1) => \INTERLEAVED.current_address_reg[5]_i_2_n_2\,
      CO(0) => \INTERLEAVED.current_address_reg[5]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^interleaved.current_address_reg[63]_0\(5 downto 3),
      DI(0) => '0',
      O(3 downto 0) => next_address0(5 downto 2),
      S(3) => \INTERLEAVED.current_address[5]_i_3_n_0\,
      S(2) => \INTERLEAVED.current_address_reg[5]_0\(0),
      S(1) => \INTERLEAVED.current_address[5]_i_5_n_0\,
      S(0) => \^interleaved.current_address_reg[63]_0\(2)
    );
\INTERLEAVED.current_address_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[60]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(60),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[61]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(61),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[61]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \INTERLEAVED.current_address_reg[57]_i_2_n_0\,
      CO(3) => \INTERLEAVED.current_address_reg[61]_i_2_n_0\,
      CO(2) => \INTERLEAVED.current_address_reg[61]_i_2_n_1\,
      CO(1) => \INTERLEAVED.current_address_reg[61]_i_2_n_2\,
      CO(0) => \INTERLEAVED.current_address_reg[61]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => next_address0(61 downto 58),
      S(3 downto 0) => \^interleaved.current_address_reg[63]_0\(61 downto 58)
    );
\INTERLEAVED.current_address_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[62]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(62),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[63]_i_2_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(63),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[63]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \INTERLEAVED.current_address_reg[61]_i_2_n_0\,
      CO(3 downto 1) => \NLW_INTERLEAVED.current_address_reg[63]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \INTERLEAVED.current_address_reg[63]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_INTERLEAVED.current_address_reg[63]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => next_address0(63 downto 62),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \^interleaved.current_address_reg[63]_0\(63 downto 62)
    );
\INTERLEAVED.current_address_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[6]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(6),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[7]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(7),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[8]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(8),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.current_address[63]_i_1_n_0\,
      D => \INTERLEAVED.current_address[9]_i_1_n_0\,
      Q => \^interleaved.current_address_reg[63]_0\(9),
      R => \INTERLEAVED.byte_count_reg[0]_0\(0)
    );
\INTERLEAVED.current_address_reg[9]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \INTERLEAVED.current_address_reg[5]_i_2_n_0\,
      CO(3) => \INTERLEAVED.current_address_reg[9]_i_2_n_0\,
      CO(2) => \INTERLEAVED.current_address_reg[9]_i_2_n_1\,
      CO(1) => \INTERLEAVED.current_address_reg[9]_i_2_n_2\,
      CO(0) => \INTERLEAVED.current_address_reg[9]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^interleaved.current_address_reg[63]_0\(8 downto 6),
      O(3 downto 0) => next_address0(9 downto 6),
      S(3) => \^interleaved.current_address_reg[63]_0\(9),
      S(2) => \INTERLEAVED.current_address[9]_i_3_n_0\,
      S(1) => \INTERLEAVED.current_address[9]_i_4_n_0\,
      S(0) => \INTERLEAVED.current_address[9]_i_5_n_0\
    );
\INTERLEAVED.period_count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006FEFAFAF"
    )
        port map (
      I0 => \^interleaved.period_count_reg[0]_0\,
      I1 => \INTERLEAVED.period_count[0]_i_2_n_0\,
      I2 => start_dma_r,
      I3 => \INTERLEAVED.current_address_reg[63]_1\,
      I4 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I5 => \INTERLEAVED.byte_count_reg[0]_0\(0),
      O => \INTERLEAVED.period_count[0]_i_1_n_0\
    );
\INTERLEAVED.period_count[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^mm2s_cmd_valid\,
      I1 => mm2s_cmd_ready,
      I2 => start_command_generation,
      O => \INTERLEAVED.period_count[0]_i_2_n_0\
    );
\INTERLEAVED.period_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^interleaved.period_count_reg[0]_0\,
      I1 => \^interleaved.period_count_reg[7]_0\(0),
      O => \INTERLEAVED.period_count[1]_i_1_n_0\
    );
\INTERLEAVED.period_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^interleaved.period_count_reg[7]_0\(1),
      I1 => \^interleaved.period_count_reg[7]_0\(0),
      I2 => \^interleaved.period_count_reg[0]_0\,
      O => \INTERLEAVED.period_count[2]_i_1_n_0\
    );
\INTERLEAVED.period_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^interleaved.period_count_reg[7]_0\(2),
      I1 => \^interleaved.period_count_reg[0]_0\,
      I2 => \^interleaved.period_count_reg[7]_0\(0),
      I3 => \^interleaved.period_count_reg[7]_0\(1),
      O => \INTERLEAVED.period_count[3]_i_1_n_0\
    );
\INTERLEAVED.period_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^interleaved.period_count_reg[7]_0\(3),
      I1 => \^interleaved.period_count_reg[7]_0\(1),
      I2 => \^interleaved.period_count_reg[7]_0\(0),
      I3 => \^interleaved.period_count_reg[0]_0\,
      I4 => \^interleaved.period_count_reg[7]_0\(2),
      O => \INTERLEAVED.period_count[4]_i_1_n_0\
    );
\INTERLEAVED.period_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^interleaved.period_count_reg[7]_0\(4),
      I1 => \^interleaved.period_count_reg[7]_0\(2),
      I2 => \^interleaved.period_count_reg[0]_0\,
      I3 => \^interleaved.period_count_reg[7]_0\(0),
      I4 => \^interleaved.period_count_reg[7]_0\(1),
      I5 => \^interleaved.period_count_reg[7]_0\(3),
      O => \INTERLEAVED.period_count[5]_i_1_n_0\
    );
\INTERLEAVED.period_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^interleaved.period_count_reg[7]_0\(5),
      I1 => \INTERLEAVED.period_count[7]_i_5_n_0\,
      O => \INTERLEAVED.period_count[6]_i_1_n_0\
    );
\INTERLEAVED.period_count[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F00FFFFFFFFFFFF"
    )
        port map (
      I0 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      I1 => \INTERLEAVED.current_address_reg[63]_1\,
      I2 => start_dma_r,
      I3 => \INTERLEAVED.current_address[63]_i_1_n_0\,
      I4 => reset_gen,
      I5 => start_dma,
      O => \INTERLEAVED.period_count[7]_i_1_n_0\
    );
\INTERLEAVED.period_count[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => start_command_generation,
      I1 => mm2s_cmd_ready,
      I2 => \^mm2s_cmd_valid\,
      I3 => \INTERLEAVED.byte_count[15]_i_4_n_0\,
      O => \INTERLEAVED.period_count[7]_i_2_n_0\
    );
\INTERLEAVED.period_count[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^interleaved.period_count_reg[7]_0\(6),
      I1 => \INTERLEAVED.period_count[7]_i_5_n_0\,
      I2 => \^interleaved.period_count_reg[7]_0\(5),
      O => \INTERLEAVED.period_count[7]_i_3_n_0\
    );
\INTERLEAVED.period_count[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^interleaved.period_count_reg[7]_0\(4),
      I1 => \^interleaved.period_count_reg[7]_0\(2),
      I2 => \^interleaved.period_count_reg[0]_0\,
      I3 => \^interleaved.period_count_reg[7]_0\(0),
      I4 => \^interleaved.period_count_reg[7]_0\(1),
      I5 => \^interleaved.period_count_reg[7]_0\(3),
      O => \INTERLEAVED.period_count[7]_i_5_n_0\
    );
\INTERLEAVED.period_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \INTERLEAVED.period_count[0]_i_1_n_0\,
      Q => \^interleaved.period_count_reg[0]_0\,
      R => '0'
    );
\INTERLEAVED.period_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.period_count[7]_i_2_n_0\,
      D => \INTERLEAVED.period_count[1]_i_1_n_0\,
      Q => \^interleaved.period_count_reg[7]_0\(0),
      R => \INTERLEAVED.period_count[7]_i_1_n_0\
    );
\INTERLEAVED.period_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.period_count[7]_i_2_n_0\,
      D => \INTERLEAVED.period_count[2]_i_1_n_0\,
      Q => \^interleaved.period_count_reg[7]_0\(1),
      R => \INTERLEAVED.period_count[7]_i_1_n_0\
    );
\INTERLEAVED.period_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.period_count[7]_i_2_n_0\,
      D => \INTERLEAVED.period_count[3]_i_1_n_0\,
      Q => \^interleaved.period_count_reg[7]_0\(2),
      R => \INTERLEAVED.period_count[7]_i_1_n_0\
    );
\INTERLEAVED.period_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.period_count[7]_i_2_n_0\,
      D => \INTERLEAVED.period_count[4]_i_1_n_0\,
      Q => \^interleaved.period_count_reg[7]_0\(3),
      R => \INTERLEAVED.period_count[7]_i_1_n_0\
    );
\INTERLEAVED.period_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.period_count[7]_i_2_n_0\,
      D => \INTERLEAVED.period_count[5]_i_1_n_0\,
      Q => \^interleaved.period_count_reg[7]_0\(4),
      R => \INTERLEAVED.period_count[7]_i_1_n_0\
    );
\INTERLEAVED.period_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.period_count[7]_i_2_n_0\,
      D => \INTERLEAVED.period_count[6]_i_1_n_0\,
      Q => \^interleaved.period_count_reg[7]_0\(5),
      R => \INTERLEAVED.period_count[7]_i_1_n_0\
    );
\INTERLEAVED.period_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \INTERLEAVED.period_count[7]_i_2_n_0\,
      D => \INTERLEAVED.period_count[7]_i_3_n_0\,
      Q => \^interleaved.period_count_reg[7]_0\(6),
      R => \INTERLEAVED.period_count[7]_i_1_n_0\
    );
\INTERLEAVED.start_command_generation_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \INTERLEAVED.start_command_reg_n_0\,
      I1 => prog_empty,
      I2 => start_dma_r,
      I3 => start_dma,
      O => \INTERLEAVED.start_command_generation_i_1_n_0\
    );
\INTERLEAVED.start_command_generation_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \INTERLEAVED.start_command_generation_i_1_n_0\,
      Q => start_command_generation,
      R => SR(0)
    );
\INTERLEAVED.start_command_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F554F44"
    )
        port map (
      I0 => \bytes_transferred_reg[3]_0\,
      I1 => prog_empty,
      I2 => start_dma_r,
      I3 => start_dma,
      I4 => \INTERLEAVED.start_command_reg_n_0\,
      O => \INTERLEAVED.start_command_i_1_n_0\
    );
\INTERLEAVED.start_command_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \INTERLEAVED.start_command_i_1_n_0\,
      Q => \INTERLEAVED.start_command_reg_n_0\,
      R => SR(0)
    );
byte_count0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => byte_count0_carry_n_0,
      CO(2) => byte_count0_carry_n_1,
      CO(1) => byte_count0_carry_n_2,
      CO(0) => byte_count0_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => DI(2 downto 0),
      DI(0) => '0',
      O(3 downto 0) => byte_count0(6 downto 3),
      S(3 downto 0) => \INTERLEAVED.byte_count_reg[6]_0\(3 downto 0)
    );
\byte_count0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => byte_count0_carry_n_0,
      CO(3) => \byte_count0_carry__0_n_0\,
      CO(2) => \byte_count0_carry__0_n_1\,
      CO(1) => \byte_count0_carry__0_n_2\,
      CO(0) => \byte_count0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \^q\(6),
      DI(2 downto 0) => \INTERLEAVED.byte_count_reg[10]_0\(2 downto 0),
      O(3 downto 0) => byte_count0(10 downto 7),
      S(3) => \byte_count0_carry__0_i_4_n_0\,
      S(2 downto 0) => \INTERLEAVED.byte_count_reg[10]_1\(2 downto 0)
    );
\byte_count0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => byte_count(10),
      O => \byte_count0_carry__0_i_4_n_0\
    );
\byte_count0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \byte_count0_carry__0_n_0\,
      CO(3) => \byte_count0_carry__1_n_0\,
      CO(2) => \byte_count0_carry__1_n_1\,
      CO(1) => \byte_count0_carry__1_n_2\,
      CO(0) => \byte_count0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => byte_count(13 downto 10),
      O(3 downto 0) => byte_count0(14 downto 11),
      S(3) => \byte_count0_carry__1_i_1_n_0\,
      S(2) => \byte_count0_carry__1_i_2_n_0\,
      S(1) => \byte_count0_carry__1_i_3_n_0\,
      S(0) => \byte_count0_carry__1_i_4_n_0\
    );
\byte_count0_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => byte_count(13),
      I1 => byte_count(14),
      O => \byte_count0_carry__1_i_1_n_0\
    );
\byte_count0_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => byte_count(12),
      I1 => byte_count(13),
      O => \byte_count0_carry__1_i_2_n_0\
    );
\byte_count0_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => byte_count(11),
      I1 => byte_count(12),
      O => \byte_count0_carry__1_i_3_n_0\
    );
\byte_count0_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => byte_count(10),
      I1 => byte_count(11),
      O => \byte_count0_carry__1_i_4_n_0\
    );
\byte_count0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \byte_count0_carry__1_n_0\,
      CO(3 downto 0) => \NLW_byte_count0_carry__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_byte_count0_carry__2_O_UNCONNECTED\(3 downto 1),
      O(0) => byte_count0(15),
      S(3 downto 1) => B"000",
      S(0) => \byte_count0_carry__2_i_1_n_0\
    );
\byte_count0_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => byte_count(14),
      I1 => byte_count(15),
      O => \byte_count0_carry__2_i_1_n_0\
    );
\bytes_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \bytes_transferred_reg[3]_0\,
      D => \bytes_reg[10]_i_1_n_7\,
      Q => bytes_reg(10),
      R => \bytes_reg[15]_0\
    );
\bytes_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bytes_reg[13]_0\(0),
      CO(3) => \bytes_reg[10]_i_1_n_0\,
      CO(2) => \bytes_reg[10]_i_1_n_1\,
      CO(1) => \bytes_reg[10]_i_1_n_2\,
      CO(0) => \bytes_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bytes_reg[10]_i_1_n_4\,
      O(2) => \bytes_reg[10]_i_1_n_5\,
      O(1) => \bytes_reg[10]_i_1_n_6\,
      O(0) => \bytes_reg[10]_i_1_n_7\,
      S(3 downto 0) => bytes_reg(13 downto 10)
    );
\bytes_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \bytes_transferred_reg[3]_0\,
      D => \bytes_reg[10]_i_1_n_6\,
      Q => bytes_reg(11),
      R => \bytes_reg[15]_0\
    );
\bytes_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \bytes_transferred_reg[3]_0\,
      D => \bytes_reg[10]_i_1_n_5\,
      Q => bytes_reg(12),
      R => \bytes_reg[15]_0\
    );
\bytes_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \bytes_transferred_reg[3]_0\,
      D => \bytes_reg[10]_i_1_n_4\,
      Q => bytes_reg(13),
      R => \bytes_reg[15]_0\
    );
\bytes_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \bytes_transferred_reg[3]_0\,
      D => \bytes_reg[14]_i_1_n_7\,
      Q => bytes_reg(14),
      R => \bytes_reg[15]_0\
    );
\bytes_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bytes_reg[10]_i_1_n_0\,
      CO(3 downto 1) => \NLW_bytes_reg[14]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bytes_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_bytes_reg[14]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \bytes_reg[14]_i_1_n_6\,
      O(0) => \bytes_reg[14]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => bytes_reg(15 downto 14)
    );
\bytes_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \bytes_transferred_reg[3]_0\,
      D => \bytes_reg[14]_i_1_n_6\,
      Q => bytes_reg(15),
      R => \bytes_reg[15]_0\
    );
\bytes_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \bytes_transferred_reg[3]_0\,
      D => O(0),
      Q => \^bytes_reg[9]_0\(0),
      R => \bytes_reg[15]_0\
    );
\bytes_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \bytes_transferred_reg[3]_0\,
      D => O(1),
      Q => \^bytes_reg[9]_0\(1),
      R => \bytes_reg[15]_0\
    );
\bytes_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \bytes_transferred_reg[3]_0\,
      D => O(2),
      Q => \^bytes_reg[9]_0\(2),
      R => \bytes_reg[15]_0\
    );
\bytes_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \bytes_transferred_reg[3]_0\,
      D => \bytes_reg[9]_1\(0),
      Q => \^bytes_reg[9]_0\(3),
      R => \bytes_reg[15]_0\
    );
\bytes_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \bytes_transferred_reg[3]_0\,
      D => \bytes_reg[9]_1\(1),
      Q => \^bytes_reg[9]_0\(4),
      R => \bytes_reg[15]_0\
    );
\bytes_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \bytes_transferred_reg[3]_0\,
      D => \bytes_reg[9]_1\(2),
      Q => \^bytes_reg[9]_0\(5),
      R => \bytes_reg[15]_0\
    );
\bytes_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \bytes_transferred_reg[3]_0\,
      D => \bytes_reg[9]_1\(3),
      Q => \^bytes_reg[9]_0\(6),
      R => \bytes_reg[15]_0\
    );
\bytes_transferred0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bytes_transferred0_inferred__0/i__carry_n_0\,
      CO(2) => \bytes_transferred0_inferred__0/i__carry_n_1\,
      CO(1) => \bytes_transferred0_inferred__0/i__carry_n_2\,
      CO(0) => \bytes_transferred0_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_bytes_transferred0_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bytes_transferred0_inferred__0/i__carry__0_0\(3 downto 0)
    );
\bytes_transferred0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \bytes_transferred0_inferred__0/i__carry_n_0\,
      CO(3 downto 2) => \NLW_bytes_transferred0_inferred__0/i__carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \CAPTURE_MM2S.period_size_reg[15]\(0),
      CO(0) => \bytes_transferred0_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_bytes_transferred0_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \bytes_transferred_reg[15]_1\(1 downto 0)
    );
\bytes_transferred_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \bytes_transferred_reg[3]_0\,
      D => \bytes_transferred_reg[10]_i_1_n_7\,
      Q => bytes_transferred_reg(10),
      R => \bytes_transferred_reg[15]_0\
    );
\bytes_transferred_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bytes_transferred_reg[13]_0\(0),
      CO(3) => \bytes_transferred_reg[10]_i_1_n_0\,
      CO(2) => \bytes_transferred_reg[10]_i_1_n_1\,
      CO(1) => \bytes_transferred_reg[10]_i_1_n_2\,
      CO(0) => \bytes_transferred_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bytes_transferred_reg[10]_i_1_n_4\,
      O(2) => \bytes_transferred_reg[10]_i_1_n_5\,
      O(1) => \bytes_transferred_reg[10]_i_1_n_6\,
      O(0) => \bytes_transferred_reg[10]_i_1_n_7\,
      S(3 downto 0) => bytes_transferred_reg(13 downto 10)
    );
\bytes_transferred_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \bytes_transferred_reg[3]_0\,
      D => \bytes_transferred_reg[10]_i_1_n_6\,
      Q => bytes_transferred_reg(11),
      R => \bytes_transferred_reg[15]_0\
    );
\bytes_transferred_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \bytes_transferred_reg[3]_0\,
      D => \bytes_transferred_reg[10]_i_1_n_5\,
      Q => bytes_transferred_reg(12),
      R => \bytes_transferred_reg[15]_0\
    );
\bytes_transferred_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \bytes_transferred_reg[3]_0\,
      D => \bytes_transferred_reg[10]_i_1_n_4\,
      Q => bytes_transferred_reg(13),
      R => \bytes_transferred_reg[15]_0\
    );
\bytes_transferred_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \bytes_transferred_reg[3]_0\,
      D => \bytes_transferred_reg[14]_i_1_n_7\,
      Q => bytes_transferred_reg(14),
      R => \bytes_transferred_reg[15]_0\
    );
\bytes_transferred_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bytes_transferred_reg[10]_i_1_n_0\,
      CO(3 downto 1) => \NLW_bytes_transferred_reg[14]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bytes_transferred_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_bytes_transferred_reg[14]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \bytes_transferred_reg[14]_i_1_n_6\,
      O(0) => \bytes_transferred_reg[14]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => bytes_transferred_reg(15 downto 14)
    );
\bytes_transferred_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \bytes_transferred_reg[3]_0\,
      D => \bytes_transferred_reg[14]_i_1_n_6\,
      Q => bytes_transferred_reg(15),
      R => \bytes_transferred_reg[15]_0\
    );
\bytes_transferred_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \bytes_transferred_reg[3]_0\,
      D => \bytes_transferred_reg[5]_0\(0),
      Q => \^bytes_transferred_reg[9]_0\(0),
      R => \bytes_transferred_reg[15]_0\
    );
\bytes_transferred_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \bytes_transferred_reg[3]_0\,
      D => \bytes_transferred_reg[5]_0\(1),
      Q => \^bytes_transferred_reg[9]_0\(1),
      R => \bytes_transferred_reg[15]_0\
    );
\bytes_transferred_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \bytes_transferred_reg[3]_0\,
      D => \bytes_transferred_reg[5]_0\(2),
      Q => \^bytes_transferred_reg[9]_0\(2),
      R => \bytes_transferred_reg[15]_0\
    );
\bytes_transferred_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \bytes_transferred_reg[3]_0\,
      D => \bytes_transferred_reg[9]_1\(0),
      Q => \^bytes_transferred_reg[9]_0\(3),
      R => \bytes_transferred_reg[15]_0\
    );
\bytes_transferred_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \bytes_transferred_reg[3]_0\,
      D => \bytes_transferred_reg[9]_1\(1),
      Q => \^bytes_transferred_reg[9]_0\(4),
      R => \bytes_transferred_reg[15]_0\
    );
\bytes_transferred_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \bytes_transferred_reg[3]_0\,
      D => \bytes_transferred_reg[9]_1\(2),
      Q => \^bytes_transferred_reg[9]_0\(5),
      R => \bytes_transferred_reg[15]_0\
    );
\bytes_transferred_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \bytes_transferred_reg[3]_0\,
      D => \bytes_transferred_reg[9]_1\(3),
      Q => \^bytes_transferred_reg[9]_0\(6),
      R => \bytes_transferred_reg[15]_0\
    );
\i__carry__0_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i__carry_i_6_n_0\,
      CO(3 downto 1) => \NLW_i__carry__0_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \i__carry__0_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_i__carry__0_i_3_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => bytes_transferred0(12 downto 11),
      S(3 downto 2) => B"00",
      S(1 downto 0) => bytes_transferred_reg(15 downto 14)
    );
\i__carry_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"559566A659996AAA"
    )
        port map (
      I0 => \^bytes_transferred_reg[9]_0\(3),
      I1 => \INTERLEAVED.current_address_reg[5]_i_2_1\,
      I2 => \INTERLEAVED.current_address_reg[5]_i_2_0\(0),
      I3 => \INTERLEAVED.current_address_reg[9]_i_2_0\(2),
      I4 => \INTERLEAVED.current_address_reg[9]_i_2_0\(1),
      I5 => \INTERLEAVED.current_address_reg[9]_i_2_0\(3),
      O => \i__carry_i_10_n_0\
    );
\i__carry_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"559566A659996AAA"
    )
        port map (
      I0 => \^bytes_transferred_reg[9]_0\(2),
      I1 => \INTERLEAVED.current_address_reg[5]_i_2_1\,
      I2 => \INTERLEAVED.current_address_reg[5]_i_2_0\(0),
      I3 => \INTERLEAVED.current_address_reg[9]_i_2_0\(1),
      I4 => \INTERLEAVED.current_address_reg[9]_i_2_0\(0),
      I5 => \INTERLEAVED.current_address_reg[9]_i_2_0\(2),
      O => \i__carry_i_11_n_0\
    );
\i__carry_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA9AAAA"
    )
        port map (
      I0 => \^bytes_transferred_reg[9]_0\(0),
      I1 => \INTERLEAVED.current_address_reg[5]_i_2_0\(1),
      I2 => \INTERLEAVED.current_address_reg[5]_i_2_0\(2),
      I3 => \INTERLEAVED.current_address_reg[5]_i_2_0\(0),
      I4 => \INTERLEAVED.current_address_reg[9]_i_2_0\(0),
      O => \i__carry_i_13_n_0\
    );
\i__carry_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \i__carry_i_7_n_0\,
      CO(3) => \i__carry_i_5_n_0\,
      CO(2) => \i__carry_i_5_n_1\,
      CO(1) => \i__carry_i_5_n_2\,
      CO(0) => \i__carry_i_5_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^bytes_transferred_reg[9]_0\(5 downto 3),
      O(3 downto 0) => bytes_transferred0(6 downto 3),
      S(3) => \^bytes_transferred_reg[9]_0\(6),
      S(2) => \i__carry_i_8_n_0\,
      S(1) => \i__carry_i_9_n_0\,
      S(0) => \i__carry_i_10_n_0\
    );
\i__carry_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \i__carry_i_5_n_0\,
      CO(3) => \i__carry_i_6_n_0\,
      CO(2) => \i__carry_i_6_n_1\,
      CO(1) => \i__carry_i_6_n_2\,
      CO(0) => \i__carry_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => bytes_transferred0(10 downto 7),
      S(3 downto 0) => bytes_transferred_reg(13 downto 10)
    );
\i__carry_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i__carry_i_7_n_0\,
      CO(2) => \i__carry_i_7_n_1\,
      CO(1) => \i__carry_i_7_n_2\,
      CO(0) => \i__carry_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^bytes_transferred_reg[9]_0\(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => bytes_transferred0(2 downto 0),
      O(0) => \NLW_i__carry_i_7_O_UNCONNECTED\(0),
      S(3) => \i__carry_i_11_n_0\,
      S(2) => \i__carry_i_3\(0),
      S(1) => \i__carry_i_13_n_0\,
      S(0) => '0'
    );
\i__carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56AA"
    )
        port map (
      I0 => \^bytes_transferred_reg[9]_0\(5),
      I1 => \INTERLEAVED.current_address_reg[5]_i_2_0\(2),
      I2 => \INTERLEAVED.current_address_reg[5]_i_2_0\(1),
      I3 => \INTERLEAVED.current_address_reg[9]_i_2_0\(3),
      O => \i__carry_i_8_n_0\
    );
\i__carry_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55565656A9AAAAAA"
    )
        port map (
      I0 => \^bytes_transferred_reg[9]_0\(4),
      I1 => \INTERLEAVED.current_address_reg[5]_i_2_0\(2),
      I2 => \INTERLEAVED.current_address_reg[5]_i_2_0\(1),
      I3 => \INTERLEAVED.current_address_reg[5]_i_2_0\(0),
      I4 => \INTERLEAVED.current_address_reg[9]_i_2_0\(3),
      I5 => \INTERLEAVED.current_address_reg[9]_i_2_0\(2),
      O => \i__carry_i_9_n_0\
    );
period_interrupt_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => period_interrupt_reg_1,
      Q => period_interrupt_reg_0,
      R => '0'
    );
\periods[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^periods_reg[7]_0\(0),
      O => \p_0_in__0\(0)
    );
\periods[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^periods_reg[7]_0\(0),
      I1 => \^periods_reg[7]_0\(1),
      O => \p_0_in__0\(1)
    );
\periods[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^periods_reg[7]_0\(2),
      I1 => \^periods_reg[7]_0\(1),
      I2 => \^periods_reg[7]_0\(0),
      O => \p_0_in__0\(2)
    );
\periods[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^periods_reg[7]_0\(3),
      I1 => \^periods_reg[7]_0\(0),
      I2 => \^periods_reg[7]_0\(1),
      I3 => \^periods_reg[7]_0\(2),
      O => \p_0_in__0\(3)
    );
\periods[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^periods_reg[7]_0\(4),
      I1 => \^periods_reg[7]_0\(2),
      I2 => \^periods_reg[7]_0\(1),
      I3 => \^periods_reg[7]_0\(0),
      I4 => \^periods_reg[7]_0\(3),
      O => \p_0_in__0\(4)
    );
\periods[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^periods_reg[7]_0\(5),
      I1 => \^periods_reg[7]_0\(3),
      I2 => \^periods_reg[7]_0\(0),
      I3 => \^periods_reg[7]_0\(1),
      I4 => \^periods_reg[7]_0\(2),
      I5 => \^periods_reg[7]_0\(4),
      O => \p_0_in__0\(5)
    );
\periods[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^periods_reg[7]_0\(6),
      I1 => \periods[7]_i_6_n_0\,
      O => \p_0_in__0\(6)
    );
\periods[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^co\(0),
      I1 => \bytes_transferred_reg[3]_0\,
      O => \periods[7]_i_2_n_0\
    );
\periods[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^periods_reg[7]_0\(7),
      I1 => \periods[7]_i_6_n_0\,
      I2 => \^periods_reg[7]_0\(6),
      O => \p_0_in__0\(7)
    );
\periods[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^periods_reg[7]_0\(5),
      I1 => \^periods_reg[7]_0\(3),
      I2 => \^periods_reg[7]_0\(0),
      I3 => \^periods_reg[7]_0\(1),
      I4 => \^periods_reg[7]_0\(2),
      I5 => \^periods_reg[7]_0\(4),
      O => \periods[7]_i_6_n_0\
    );
\periods_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \periods[7]_i_2_n_0\,
      D => \p_0_in__0\(0),
      Q => \^periods_reg[7]_0\(0),
      R => \periods_reg[7]_1\(0)
    );
\periods_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \periods[7]_i_2_n_0\,
      D => \p_0_in__0\(1),
      Q => \^periods_reg[7]_0\(1),
      R => \periods_reg[7]_1\(0)
    );
\periods_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \periods[7]_i_2_n_0\,
      D => \p_0_in__0\(2),
      Q => \^periods_reg[7]_0\(2),
      R => \periods_reg[7]_1\(0)
    );
\periods_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \periods[7]_i_2_n_0\,
      D => \p_0_in__0\(3),
      Q => \^periods_reg[7]_0\(3),
      R => \periods_reg[7]_1\(0)
    );
\periods_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \periods[7]_i_2_n_0\,
      D => \p_0_in__0\(4),
      Q => \^periods_reg[7]_0\(4),
      R => \periods_reg[7]_1\(0)
    );
\periods_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \periods[7]_i_2_n_0\,
      D => \p_0_in__0\(5),
      Q => \^periods_reg[7]_0\(5),
      R => \periods_reg[7]_1\(0)
    );
\periods_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \periods[7]_i_2_n_0\,
      D => \p_0_in__0\(6),
      Q => \^periods_reg[7]_0\(6),
      R => \periods_reg[7]_1\(0)
    );
\periods_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \periods[7]_i_2_n_0\,
      D => \p_0_in__0\(7),
      Q => \^periods_reg[7]_0\(7),
      R => \periods_reg[7]_1\(0)
    );
start_dma_r_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => start_dma,
      Q => start_dma_r,
      R => SR(0)
    );
transfer_count_read1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => transfer_count_read1_carry_n_0,
      CO(2) => transfer_count_read1_carry_n_1,
      CO(1) => transfer_count_read1_carry_n_2,
      CO(0) => transfer_count_read1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_transfer_count_read1_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \transfer_count_read1_carry__0_0\(3 downto 0)
    );
\transfer_count_read1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => transfer_count_read1_carry_n_0,
      CO(3 downto 2) => \NLW_transfer_count_read1_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^co\(0),
      CO(0) => \transfer_count_read1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_transfer_count_read1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \periods_reg[0]_0\(1 downto 0)
    );
\transfer_count_read1_carry__0_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => transfer_count_read1_carry_i_5_n_0,
      CO(3 downto 1) => \NLW_transfer_count_read1_carry__0_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \transfer_count_read1_carry__0_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_transfer_count_read1_carry__0_i_3_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => transfer_count_read2(12 downto 11),
      S(3 downto 2) => B"00",
      S(1 downto 0) => bytes_reg(15 downto 14)
    );
transfer_count_read1_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"559566A659996AAA"
    )
        port map (
      I0 => \^bytes_reg[9]_0\(3),
      I1 => \INTERLEAVED.current_address_reg[5]_i_2_1\,
      I2 => \INTERLEAVED.current_address_reg[5]_i_2_0\(0),
      I3 => \INTERLEAVED.current_address_reg[9]_i_2_0\(2),
      I4 => \INTERLEAVED.current_address_reg[9]_i_2_0\(1),
      I5 => \INTERLEAVED.current_address_reg[9]_i_2_0\(3),
      O => transfer_count_read1_carry_i_10_n_0
    );
transfer_count_read1_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"559566A659996AAA"
    )
        port map (
      I0 => \^bytes_reg[9]_0\(2),
      I1 => \INTERLEAVED.current_address_reg[5]_i_2_1\,
      I2 => \INTERLEAVED.current_address_reg[5]_i_2_0\(0),
      I3 => \INTERLEAVED.current_address_reg[9]_i_2_0\(1),
      I4 => \INTERLEAVED.current_address_reg[9]_i_2_0\(0),
      I5 => \INTERLEAVED.current_address_reg[9]_i_2_0\(2),
      O => transfer_count_read1_carry_i_11_n_0
    );
transfer_count_read1_carry_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA9AAAA"
    )
        port map (
      I0 => \^bytes_reg[9]_0\(0),
      I1 => \INTERLEAVED.current_address_reg[5]_i_2_0\(1),
      I2 => \INTERLEAVED.current_address_reg[5]_i_2_0\(2),
      I3 => \INTERLEAVED.current_address_reg[5]_i_2_0\(0),
      I4 => \INTERLEAVED.current_address_reg[9]_i_2_0\(0),
      O => transfer_count_read1_carry_i_13_n_0
    );
transfer_count_read1_carry_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => transfer_count_read1_carry_i_6_n_0,
      CO(3) => transfer_count_read1_carry_i_5_n_0,
      CO(2) => transfer_count_read1_carry_i_5_n_1,
      CO(1) => transfer_count_read1_carry_i_5_n_2,
      CO(0) => transfer_count_read1_carry_i_5_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => transfer_count_read2(10 downto 7),
      S(3 downto 0) => bytes_reg(13 downto 10)
    );
transfer_count_read1_carry_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => transfer_count_read1_carry_i_7_n_0,
      CO(3) => transfer_count_read1_carry_i_6_n_0,
      CO(2) => transfer_count_read1_carry_i_6_n_1,
      CO(1) => transfer_count_read1_carry_i_6_n_2,
      CO(0) => transfer_count_read1_carry_i_6_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^bytes_reg[9]_0\(5 downto 3),
      O(3 downto 0) => transfer_count_read2(6 downto 3),
      S(3) => \^bytes_reg[9]_0\(6),
      S(2) => transfer_count_read1_carry_i_8_n_0,
      S(1) => transfer_count_read1_carry_i_9_n_0,
      S(0) => transfer_count_read1_carry_i_10_n_0
    );
transfer_count_read1_carry_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => transfer_count_read1_carry_i_7_n_0,
      CO(2) => transfer_count_read1_carry_i_7_n_1,
      CO(1) => transfer_count_read1_carry_i_7_n_2,
      CO(0) => transfer_count_read1_carry_i_7_n_3,
      CYINIT => '0',
      DI(3 downto 1) => \^bytes_reg[9]_0\(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => transfer_count_read2(2 downto 0),
      O(0) => NLW_transfer_count_read1_carry_i_7_O_UNCONNECTED(0),
      S(3) => transfer_count_read1_carry_i_11_n_0,
      S(2) => S(0),
      S(1) => transfer_count_read1_carry_i_13_n_0,
      S(0) => '0'
    );
transfer_count_read1_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56AA"
    )
        port map (
      I0 => \^bytes_reg[9]_0\(5),
      I1 => \INTERLEAVED.current_address_reg[5]_i_2_0\(2),
      I2 => \INTERLEAVED.current_address_reg[5]_i_2_0\(1),
      I3 => \INTERLEAVED.current_address_reg[9]_i_2_0\(3),
      O => transfer_count_read1_carry_i_8_n_0
    );
transfer_count_read1_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55565656A9AAAAAA"
    )
        port map (
      I0 => \^bytes_reg[9]_0\(4),
      I1 => \INTERLEAVED.current_address_reg[5]_i_2_0\(2),
      I2 => \INTERLEAVED.current_address_reg[5]_i_2_0\(1),
      I3 => \INTERLEAVED.current_address_reg[5]_i_2_0\(0),
      I4 => \INTERLEAVED.current_address_reg[9]_i_2_0\(3),
      I5 => \INTERLEAVED.current_address_reg[9]_i_2_0\(2),
      O => transfer_count_read1_carry_i_9_n_0
    );
\transfer_count_read_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \bytes_transferred_reg[3]_0\,
      D => \transfer_count_read_reg[10]_i_1_n_7\,
      Q => \^src_in\(7),
      R => \periods_reg[7]_1\(0)
    );
\transfer_count_read_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \transfer_count_read_reg[13]_0\(0),
      CO(3) => \transfer_count_read_reg[10]_i_1_n_0\,
      CO(2) => \transfer_count_read_reg[10]_i_1_n_1\,
      CO(1) => \transfer_count_read_reg[10]_i_1_n_2\,
      CO(0) => \transfer_count_read_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \transfer_count_read_reg[10]_i_1_n_4\,
      O(2) => \transfer_count_read_reg[10]_i_1_n_5\,
      O(1) => \transfer_count_read_reg[10]_i_1_n_6\,
      O(0) => \transfer_count_read_reg[10]_i_1_n_7\,
      S(3 downto 0) => \^src_in\(10 downto 7)
    );
\transfer_count_read_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \bytes_transferred_reg[3]_0\,
      D => \transfer_count_read_reg[10]_i_1_n_6\,
      Q => \^src_in\(8),
      R => \periods_reg[7]_1\(0)
    );
\transfer_count_read_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \bytes_transferred_reg[3]_0\,
      D => \transfer_count_read_reg[10]_i_1_n_5\,
      Q => \^src_in\(9),
      R => \periods_reg[7]_1\(0)
    );
\transfer_count_read_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \bytes_transferred_reg[3]_0\,
      D => \transfer_count_read_reg[10]_i_1_n_4\,
      Q => \^src_in\(10),
      R => \periods_reg[7]_1\(0)
    );
\transfer_count_read_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \bytes_transferred_reg[3]_0\,
      D => \transfer_count_read_reg[14]_i_1_n_7\,
      Q => \^src_in\(11),
      R => \periods_reg[7]_1\(0)
    );
\transfer_count_read_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \transfer_count_read_reg[10]_i_1_n_0\,
      CO(3) => \transfer_count_read_reg[14]_i_1_n_0\,
      CO(2) => \transfer_count_read_reg[14]_i_1_n_1\,
      CO(1) => \transfer_count_read_reg[14]_i_1_n_2\,
      CO(0) => \transfer_count_read_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \transfer_count_read_reg[14]_i_1_n_4\,
      O(2) => \transfer_count_read_reg[14]_i_1_n_5\,
      O(1) => \transfer_count_read_reg[14]_i_1_n_6\,
      O(0) => \transfer_count_read_reg[14]_i_1_n_7\,
      S(3 downto 0) => \^src_in\(14 downto 11)
    );
\transfer_count_read_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \bytes_transferred_reg[3]_0\,
      D => \transfer_count_read_reg[14]_i_1_n_6\,
      Q => \^src_in\(12),
      R => \periods_reg[7]_1\(0)
    );
\transfer_count_read_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \bytes_transferred_reg[3]_0\,
      D => \transfer_count_read_reg[14]_i_1_n_5\,
      Q => \^src_in\(13),
      R => \periods_reg[7]_1\(0)
    );
\transfer_count_read_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \bytes_transferred_reg[3]_0\,
      D => \transfer_count_read_reg[14]_i_1_n_4\,
      Q => \^src_in\(14),
      R => \periods_reg[7]_1\(0)
    );
\transfer_count_read_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \bytes_transferred_reg[3]_0\,
      D => \transfer_count_read_reg[18]_i_1_n_7\,
      Q => \^src_in\(15),
      R => \periods_reg[7]_1\(0)
    );
\transfer_count_read_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \transfer_count_read_reg[14]_i_1_n_0\,
      CO(3) => \transfer_count_read_reg[18]_i_1_n_0\,
      CO(2) => \transfer_count_read_reg[18]_i_1_n_1\,
      CO(1) => \transfer_count_read_reg[18]_i_1_n_2\,
      CO(0) => \transfer_count_read_reg[18]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \transfer_count_read_reg[18]_i_1_n_4\,
      O(2) => \transfer_count_read_reg[18]_i_1_n_5\,
      O(1) => \transfer_count_read_reg[18]_i_1_n_6\,
      O(0) => \transfer_count_read_reg[18]_i_1_n_7\,
      S(3 downto 0) => \^src_in\(18 downto 15)
    );
\transfer_count_read_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \bytes_transferred_reg[3]_0\,
      D => \transfer_count_read_reg[18]_i_1_n_6\,
      Q => \^src_in\(16),
      R => \periods_reg[7]_1\(0)
    );
\transfer_count_read_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \bytes_transferred_reg[3]_0\,
      D => \transfer_count_read_reg[18]_i_1_n_5\,
      Q => \^src_in\(17),
      R => \periods_reg[7]_1\(0)
    );
\transfer_count_read_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \bytes_transferred_reg[3]_0\,
      D => \transfer_count_read_reg[18]_i_1_n_4\,
      Q => \^src_in\(18),
      R => \periods_reg[7]_1\(0)
    );
\transfer_count_read_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \bytes_transferred_reg[3]_0\,
      D => \transfer_count_read_reg[22]_i_1_n_7\,
      Q => \^src_in\(19),
      R => \periods_reg[7]_1\(0)
    );
\transfer_count_read_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \transfer_count_read_reg[18]_i_1_n_0\,
      CO(3 downto 2) => \NLW_transfer_count_read_reg[22]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \transfer_count_read_reg[22]_i_1_n_2\,
      CO(0) => \transfer_count_read_reg[22]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_transfer_count_read_reg[22]_i_1_O_UNCONNECTED\(3),
      O(2) => \transfer_count_read_reg[22]_i_1_n_5\,
      O(1) => \transfer_count_read_reg[22]_i_1_n_6\,
      O(0) => \transfer_count_read_reg[22]_i_1_n_7\,
      S(3) => '0',
      S(2 downto 0) => \^src_in\(21 downto 19)
    );
\transfer_count_read_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \bytes_transferred_reg[3]_0\,
      D => \transfer_count_read_reg[22]_i_1_n_6\,
      Q => \^src_in\(20),
      R => \periods_reg[7]_1\(0)
    );
\transfer_count_read_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \bytes_transferred_reg[3]_0\,
      D => \transfer_count_read_reg[22]_i_1_n_5\,
      Q => \^src_in\(21),
      R => \periods_reg[7]_1\(0)
    );
\transfer_count_read_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \bytes_transferred_reg[3]_0\,
      D => \transfer_count_read_reg[5]_0\(0),
      Q => \^src_in\(0),
      R => \periods_reg[7]_1\(0)
    );
\transfer_count_read_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \bytes_transferred_reg[3]_0\,
      D => \transfer_count_read_reg[5]_0\(1),
      Q => \^src_in\(1),
      R => \periods_reg[7]_1\(0)
    );
\transfer_count_read_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \bytes_transferred_reg[3]_0\,
      D => \transfer_count_read_reg[5]_0\(2),
      Q => \^src_in\(2),
      R => \periods_reg[7]_1\(0)
    );
\transfer_count_read_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \bytes_transferred_reg[3]_0\,
      D => \transfer_count_read_reg[9]_0\(0),
      Q => \^src_in\(3),
      R => \periods_reg[7]_1\(0)
    );
\transfer_count_read_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \bytes_transferred_reg[3]_0\,
      D => \transfer_count_read_reg[9]_0\(1),
      Q => \^src_in\(4),
      R => \periods_reg[7]_1\(0)
    );
\transfer_count_read_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \bytes_transferred_reg[3]_0\,
      D => \transfer_count_read_reg[9]_0\(2),
      Q => \^src_in\(5),
      R => \periods_reg[7]_1\(0)
    );
\transfer_count_read_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \bytes_transferred_reg[3]_0\,
      D => \transfer_count_read_reg[9]_0\(3),
      Q => \^src_in\(6),
      R => \periods_reg[7]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_formatter_v1_0_7_mm2s_registers is
  port (
    start_dma_lite : out STD_LOGIC;
    soft_reset_lite : out STD_LOGIC;
    dest_rst : out STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    oAxi_WReady_reg_0 : out STD_LOGIC;
    s_axi_lite_bvalid : out STD_LOGIC;
    run_stop_reg_0 : out STD_LOGIC;
    src_pulse : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    irq_mm2s : out STD_LOGIC;
    data3 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \fs_multiplier_value_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \pcm_data_width_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \no_of_valid_channels_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \buffer_address_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 0 to 0 );
    ioc_irq_en_reg_0 : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    s_axi_lite_aresetn : in STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    stmRead : in STD_LOGIC_VECTOR ( 0 to 0 );
    \oAxi_RData_reg[1]\ : in STD_LOGIC;
    \oAxi_RData_reg[9]\ : in STD_LOGIC;
    \oAxi_RData_reg[24]\ : in STD_LOGIC;
    \oAxi_RData_reg[0]\ : in STD_LOGIC;
    \oAxi_RData_reg[17]\ : in STD_LOGIC;
    \oAxi_RData_reg[29]\ : in STD_LOGIC;
    \oAxi_RData_reg[15]\ : in STD_LOGIC;
    \oAxi_RData_reg[15]_0\ : in STD_LOGIC;
    \oAxi_RData_reg[31]\ : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    \oAxi_RData_reg[23]\ : in STD_LOGIC;
    \oAxi_RData_reg[13]\ : in STD_LOGIC;
    dest_out : in STD_LOGIC_VECTOR ( 24 downto 0 );
    halted : in STD_LOGIC;
    dest_pulse : in STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    mm2s_slave_error_reg_0 : in STD_LOGIC;
    mm2s_decode_error_reg_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_formatter_v1_0_7_mm2s_registers;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_formatter_v1_0_7_mm2s_registers is
  signal \ASYNC_CLOCKS.CDC_CLEAR_COUNT_INST_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_stmWrite[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_stmWrite[1]_i_1_n_0\ : STD_LOGIC;
  signal \aes_channel_status[127]_i_1_n_0\ : STD_LOGIC;
  signal \aes_channel_status[159]_i_1_n_0\ : STD_LOGIC;
  signal \aes_channel_status[191]_i_1_n_0\ : STD_LOGIC;
  signal \aes_channel_status[31]_i_1_n_0\ : STD_LOGIC;
  signal \aes_channel_status[63]_i_1_n_0\ : STD_LOGIC;
  signal \aes_channel_status[63]_i_2_n_0\ : STD_LOGIC;
  signal \aes_channel_status[95]_i_1_n_0\ : STD_LOGIC;
  signal \aes_channel_status[95]_i_2_n_0\ : STD_LOGIC;
  signal \aes_channel_status[95]_i_3_n_0\ : STD_LOGIC;
  signal \aes_channel_status_reg_n_0_[0]\ : STD_LOGIC;
  signal \aes_channel_status_reg_n_0_[10]\ : STD_LOGIC;
  signal \aes_channel_status_reg_n_0_[11]\ : STD_LOGIC;
  signal \aes_channel_status_reg_n_0_[12]\ : STD_LOGIC;
  signal \aes_channel_status_reg_n_0_[13]\ : STD_LOGIC;
  signal \aes_channel_status_reg_n_0_[14]\ : STD_LOGIC;
  signal \aes_channel_status_reg_n_0_[15]\ : STD_LOGIC;
  signal \aes_channel_status_reg_n_0_[16]\ : STD_LOGIC;
  signal \aes_channel_status_reg_n_0_[17]\ : STD_LOGIC;
  signal \aes_channel_status_reg_n_0_[18]\ : STD_LOGIC;
  signal \aes_channel_status_reg_n_0_[19]\ : STD_LOGIC;
  signal \aes_channel_status_reg_n_0_[1]\ : STD_LOGIC;
  signal \aes_channel_status_reg_n_0_[20]\ : STD_LOGIC;
  signal \aes_channel_status_reg_n_0_[21]\ : STD_LOGIC;
  signal \aes_channel_status_reg_n_0_[22]\ : STD_LOGIC;
  signal \aes_channel_status_reg_n_0_[23]\ : STD_LOGIC;
  signal \aes_channel_status_reg_n_0_[24]\ : STD_LOGIC;
  signal \aes_channel_status_reg_n_0_[25]\ : STD_LOGIC;
  signal \aes_channel_status_reg_n_0_[26]\ : STD_LOGIC;
  signal \aes_channel_status_reg_n_0_[27]\ : STD_LOGIC;
  signal \aes_channel_status_reg_n_0_[28]\ : STD_LOGIC;
  signal \aes_channel_status_reg_n_0_[29]\ : STD_LOGIC;
  signal \aes_channel_status_reg_n_0_[2]\ : STD_LOGIC;
  signal \aes_channel_status_reg_n_0_[30]\ : STD_LOGIC;
  signal \aes_channel_status_reg_n_0_[31]\ : STD_LOGIC;
  signal \aes_channel_status_reg_n_0_[3]\ : STD_LOGIC;
  signal \aes_channel_status_reg_n_0_[4]\ : STD_LOGIC;
  signal \aes_channel_status_reg_n_0_[5]\ : STD_LOGIC;
  signal \aes_channel_status_reg_n_0_[6]\ : STD_LOGIC;
  signal \aes_channel_status_reg_n_0_[7]\ : STD_LOGIC;
  signal \aes_channel_status_reg_n_0_[8]\ : STD_LOGIC;
  signal \aes_channel_status_reg_n_0_[9]\ : STD_LOGIC;
  signal \buffer_address[31]_i_1_n_0\ : STD_LOGIC;
  signal \buffer_address[31]_i_2_n_0\ : STD_LOGIC;
  signal \buffer_address[63]_i_1_n_0\ : STD_LOGIC;
  signal \buffer_address[63]_i_2_n_0\ : STD_LOGIC;
  signal \buffer_address[63]_i_3_n_0\ : STD_LOGIC;
  signal \^buffer_address_reg[63]_0\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal clear_ioc_irq_i_1_n_0 : STD_LOGIC;
  signal clear_ioc_irq_reg_n_0 : STD_LOGIC;
  signal clear_transfer_count_r : STD_LOGIC;
  signal clear_transfer_count_r_i_1_n_0 : STD_LOGIC;
  signal ctrl_reg : STD_LOGIC_VECTOR ( 12 to 12 );
  signal data10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data11 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data12 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^data3\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal data8 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data9 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^dest_rst\ : STD_LOGIC;
  signal \fs_multiplier_value[15]_i_1_n_0\ : STD_LOGIC;
  signal \^fs_multiplier_value_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ioc_irq : STD_LOGIC;
  signal ioc_irq_en : STD_LOGIC;
  signal ioc_irq_i_1_n_0 : STD_LOGIC;
  signal mm2s_decode_error : STD_LOGIC;
  signal mm2s_decode_error_i_1_n_0 : STD_LOGIC;
  signal mm2s_slave_error : STD_LOGIC;
  signal mm2s_slave_error_i_1_n_0 : STD_LOGIC;
  signal \no_of_periods[7]_i_1_n_0\ : STD_LOGIC;
  signal \no_of_periods[7]_i_2_n_0\ : STD_LOGIC;
  signal \^no_of_valid_channels_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal oAxi_AWReady_i_2_n_0 : STD_LOGIC;
  signal \oAxi_BResp[1]_i_2_n_0\ : STD_LOGIC;
  signal \oAxi_BResp[1]_i_3_n_0\ : STD_LOGIC;
  signal \oAxi_BResp[1]_i_4_n_0\ : STD_LOGIC;
  signal oAxi_BValid_i_1_n_0 : STD_LOGIC;
  signal \oAxi_RData[0]_i_2_n_0\ : STD_LOGIC;
  signal \oAxi_RData[0]_i_3_n_0\ : STD_LOGIC;
  signal \oAxi_RData[0]_i_4_n_0\ : STD_LOGIC;
  signal \oAxi_RData[0]_i_5_n_0\ : STD_LOGIC;
  signal \oAxi_RData[0]_i_6_n_0\ : STD_LOGIC;
  signal \oAxi_RData[10]_i_2_n_0\ : STD_LOGIC;
  signal \oAxi_RData[10]_i_4_n_0\ : STD_LOGIC;
  signal \oAxi_RData[10]_i_5_n_0\ : STD_LOGIC;
  signal \oAxi_RData[10]_i_6_n_0\ : STD_LOGIC;
  signal \oAxi_RData[11]_i_2_n_0\ : STD_LOGIC;
  signal \oAxi_RData[11]_i_4_n_0\ : STD_LOGIC;
  signal \oAxi_RData[11]_i_5_n_0\ : STD_LOGIC;
  signal \oAxi_RData[11]_i_6_n_0\ : STD_LOGIC;
  signal \oAxi_RData[12]_i_2_n_0\ : STD_LOGIC;
  signal \oAxi_RData[12]_i_4_n_0\ : STD_LOGIC;
  signal \oAxi_RData[12]_i_5_n_0\ : STD_LOGIC;
  signal \oAxi_RData[12]_i_6_n_0\ : STD_LOGIC;
  signal \oAxi_RData[13]_i_2_n_0\ : STD_LOGIC;
  signal \oAxi_RData[13]_i_4_n_0\ : STD_LOGIC;
  signal \oAxi_RData[13]_i_6_n_0\ : STD_LOGIC;
  signal \oAxi_RData[13]_i_7_n_0\ : STD_LOGIC;
  signal \oAxi_RData[14]_i_2_n_0\ : STD_LOGIC;
  signal \oAxi_RData[14]_i_4_n_0\ : STD_LOGIC;
  signal \oAxi_RData[14]_i_5_n_0\ : STD_LOGIC;
  signal \oAxi_RData[14]_i_6_n_0\ : STD_LOGIC;
  signal \oAxi_RData[15]_i_2_n_0\ : STD_LOGIC;
  signal \oAxi_RData[15]_i_4_n_0\ : STD_LOGIC;
  signal \oAxi_RData[15]_i_5_n_0\ : STD_LOGIC;
  signal \oAxi_RData[15]_i_6_n_0\ : STD_LOGIC;
  signal \oAxi_RData[16]_i_2_n_0\ : STD_LOGIC;
  signal \oAxi_RData[16]_i_4_n_0\ : STD_LOGIC;
  signal \oAxi_RData[16]_i_5_n_0\ : STD_LOGIC;
  signal \oAxi_RData[16]_i_6_n_0\ : STD_LOGIC;
  signal \oAxi_RData[17]_i_2_n_0\ : STD_LOGIC;
  signal \oAxi_RData[17]_i_4_n_0\ : STD_LOGIC;
  signal \oAxi_RData[17]_i_5_n_0\ : STD_LOGIC;
  signal \oAxi_RData[17]_i_6_n_0\ : STD_LOGIC;
  signal \oAxi_RData[18]_i_2_n_0\ : STD_LOGIC;
  signal \oAxi_RData[18]_i_4_n_0\ : STD_LOGIC;
  signal \oAxi_RData[18]_i_5_n_0\ : STD_LOGIC;
  signal \oAxi_RData[18]_i_6_n_0\ : STD_LOGIC;
  signal \oAxi_RData[19]_i_2_n_0\ : STD_LOGIC;
  signal \oAxi_RData[19]_i_4_n_0\ : STD_LOGIC;
  signal \oAxi_RData[19]_i_5_n_0\ : STD_LOGIC;
  signal \oAxi_RData[19]_i_6_n_0\ : STD_LOGIC;
  signal \oAxi_RData[1]_i_2_n_0\ : STD_LOGIC;
  signal \oAxi_RData[1]_i_4_n_0\ : STD_LOGIC;
  signal \oAxi_RData[1]_i_5_n_0\ : STD_LOGIC;
  signal \oAxi_RData[1]_i_6_n_0\ : STD_LOGIC;
  signal \oAxi_RData[20]_i_2_n_0\ : STD_LOGIC;
  signal \oAxi_RData[20]_i_4_n_0\ : STD_LOGIC;
  signal \oAxi_RData[20]_i_5_n_0\ : STD_LOGIC;
  signal \oAxi_RData[20]_i_6_n_0\ : STD_LOGIC;
  signal \oAxi_RData[21]_i_2_n_0\ : STD_LOGIC;
  signal \oAxi_RData[21]_i_4_n_0\ : STD_LOGIC;
  signal \oAxi_RData[21]_i_5_n_0\ : STD_LOGIC;
  signal \oAxi_RData[21]_i_6_n_0\ : STD_LOGIC;
  signal \oAxi_RData[22]_i_2_n_0\ : STD_LOGIC;
  signal \oAxi_RData[22]_i_4_n_0\ : STD_LOGIC;
  signal \oAxi_RData[22]_i_5_n_0\ : STD_LOGIC;
  signal \oAxi_RData[22]_i_6_n_0\ : STD_LOGIC;
  signal \oAxi_RData[23]_i_2_n_0\ : STD_LOGIC;
  signal \oAxi_RData[23]_i_5_n_0\ : STD_LOGIC;
  signal \oAxi_RData[23]_i_6_n_0\ : STD_LOGIC;
  signal \oAxi_RData[24]_i_2_n_0\ : STD_LOGIC;
  signal \oAxi_RData[24]_i_5_n_0\ : STD_LOGIC;
  signal \oAxi_RData[24]_i_6_n_0\ : STD_LOGIC;
  signal \oAxi_RData[25]_i_3_n_0\ : STD_LOGIC;
  signal \oAxi_RData[25]_i_4_n_0\ : STD_LOGIC;
  signal \oAxi_RData[25]_i_5_n_0\ : STD_LOGIC;
  signal \oAxi_RData[26]_i_3_n_0\ : STD_LOGIC;
  signal \oAxi_RData[26]_i_4_n_0\ : STD_LOGIC;
  signal \oAxi_RData[27]_i_3_n_0\ : STD_LOGIC;
  signal \oAxi_RData[27]_i_4_n_0\ : STD_LOGIC;
  signal \oAxi_RData[28]_i_3_n_0\ : STD_LOGIC;
  signal \oAxi_RData[28]_i_4_n_0\ : STD_LOGIC;
  signal \oAxi_RData[29]_i_4_n_0\ : STD_LOGIC;
  signal \oAxi_RData[29]_i_6_n_0\ : STD_LOGIC;
  signal \oAxi_RData[29]_i_7_n_0\ : STD_LOGIC;
  signal \oAxi_RData[2]_i_2_n_0\ : STD_LOGIC;
  signal \oAxi_RData[2]_i_4_n_0\ : STD_LOGIC;
  signal \oAxi_RData[2]_i_5_n_0\ : STD_LOGIC;
  signal \oAxi_RData[2]_i_6_n_0\ : STD_LOGIC;
  signal \oAxi_RData[30]_i_2_n_0\ : STD_LOGIC;
  signal \oAxi_RData[30]_i_4_n_0\ : STD_LOGIC;
  signal \oAxi_RData[30]_i_5_n_0\ : STD_LOGIC;
  signal \oAxi_RData[30]_i_6_n_0\ : STD_LOGIC;
  signal \oAxi_RData[31]_i_2_n_0\ : STD_LOGIC;
  signal \oAxi_RData[31]_i_8_n_0\ : STD_LOGIC;
  signal \oAxi_RData[31]_i_9_n_0\ : STD_LOGIC;
  signal \oAxi_RData[3]_i_2_n_0\ : STD_LOGIC;
  signal \oAxi_RData[3]_i_4_n_0\ : STD_LOGIC;
  signal \oAxi_RData[3]_i_5_n_0\ : STD_LOGIC;
  signal \oAxi_RData[3]_i_6_n_0\ : STD_LOGIC;
  signal \oAxi_RData[4]_i_2_n_0\ : STD_LOGIC;
  signal \oAxi_RData[4]_i_4_n_0\ : STD_LOGIC;
  signal \oAxi_RData[4]_i_5_n_0\ : STD_LOGIC;
  signal \oAxi_RData[4]_i_6_n_0\ : STD_LOGIC;
  signal \oAxi_RData[5]_i_2_n_0\ : STD_LOGIC;
  signal \oAxi_RData[5]_i_4_n_0\ : STD_LOGIC;
  signal \oAxi_RData[5]_i_5_n_0\ : STD_LOGIC;
  signal \oAxi_RData[5]_i_6_n_0\ : STD_LOGIC;
  signal \oAxi_RData[6]_i_2_n_0\ : STD_LOGIC;
  signal \oAxi_RData[6]_i_4_n_0\ : STD_LOGIC;
  signal \oAxi_RData[6]_i_5_n_0\ : STD_LOGIC;
  signal \oAxi_RData[6]_i_6_n_0\ : STD_LOGIC;
  signal \oAxi_RData[7]_i_2_n_0\ : STD_LOGIC;
  signal \oAxi_RData[7]_i_4_n_0\ : STD_LOGIC;
  signal \oAxi_RData[7]_i_5_n_0\ : STD_LOGIC;
  signal \oAxi_RData[7]_i_6_n_0\ : STD_LOGIC;
  signal \oAxi_RData[8]_i_2_n_0\ : STD_LOGIC;
  signal \oAxi_RData[8]_i_4_n_0\ : STD_LOGIC;
  signal \oAxi_RData[8]_i_5_n_0\ : STD_LOGIC;
  signal \oAxi_RData[8]_i_6_n_0\ : STD_LOGIC;
  signal \oAxi_RData[9]_i_2_n_0\ : STD_LOGIC;
  signal \oAxi_RData[9]_i_4_n_0\ : STD_LOGIC;
  signal \oAxi_RData[9]_i_5_n_0\ : STD_LOGIC;
  signal \oAxi_RData[9]_i_6_n_0\ : STD_LOGIC;
  signal \oAxi_RData_reg[10]_i_3_n_0\ : STD_LOGIC;
  signal \oAxi_RData_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \oAxi_RData_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \oAxi_RData_reg[13]_i_3_n_0\ : STD_LOGIC;
  signal \oAxi_RData_reg[14]_i_3_n_0\ : STD_LOGIC;
  signal \oAxi_RData_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \oAxi_RData_reg[16]_i_3_n_0\ : STD_LOGIC;
  signal \oAxi_RData_reg[17]_i_3_n_0\ : STD_LOGIC;
  signal \oAxi_RData_reg[18]_i_3_n_0\ : STD_LOGIC;
  signal \oAxi_RData_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \oAxi_RData_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \oAxi_RData_reg[20]_i_3_n_0\ : STD_LOGIC;
  signal \oAxi_RData_reg[21]_i_3_n_0\ : STD_LOGIC;
  signal \oAxi_RData_reg[22]_i_3_n_0\ : STD_LOGIC;
  signal \oAxi_RData_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \oAxi_RData_reg[24]_i_4_n_0\ : STD_LOGIC;
  signal \oAxi_RData_reg[25]_i_2_n_0\ : STD_LOGIC;
  signal \oAxi_RData_reg[26]_i_2_n_0\ : STD_LOGIC;
  signal \oAxi_RData_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \oAxi_RData_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \oAxi_RData_reg[29]_i_2_n_0\ : STD_LOGIC;
  signal \oAxi_RData_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \oAxi_RData_reg[30]_i_3_n_0\ : STD_LOGIC;
  signal \oAxi_RData_reg[31]_i_5_n_0\ : STD_LOGIC;
  signal \oAxi_RData_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \oAxi_RData_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \oAxi_RData_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \oAxi_RData_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \oAxi_RData_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \oAxi_RData_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \oAxi_RData_reg[9]_i_3_n_0\ : STD_LOGIC;
  signal oAxi_WReady_i_1_n_0 : STD_LOGIC;
  signal \^oaxi_wready_reg_0\ : STD_LOGIC;
  signal \^pcm_data_width_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rWriteAddr : STD_LOGIC;
  signal \rWriteAddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \rWriteAddr_reg_n_0_[10]\ : STD_LOGIC;
  signal \rWriteAddr_reg_n_0_[11]\ : STD_LOGIC;
  signal \rWriteAddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \rWriteAddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \rWriteAddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \rWriteAddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \rWriteAddr_reg_n_0_[5]\ : STD_LOGIC;
  signal \rWriteAddr_reg_n_0_[6]\ : STD_LOGIC;
  signal \rWriteAddr_reg_n_0_[7]\ : STD_LOGIC;
  signal \rWriteAddr_reg_n_0_[8]\ : STD_LOGIC;
  signal \rWriteAddr_reg_n_0_[9]\ : STD_LOGIC;
  signal run_stop_i_1_n_0 : STD_LOGIC;
  signal run_stop_i_2_n_0 : STD_LOGIC;
  signal \^s_axi_lite_awready\ : STD_LOGIC;
  signal \^s_axi_lite_bresp\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^s_axi_lite_bvalid\ : STD_LOGIC;
  signal size_per_channel : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \size_per_channel[15]_i_1_n_0\ : STD_LOGIC;
  signal \size_per_channel[15]_i_2_n_0\ : STD_LOGIC;
  signal \size_per_channel[15]_i_3_n_0\ : STD_LOGIC;
  signal \^soft_reset_lite\ : STD_LOGIC;
  signal \^start_dma_lite\ : STD_LOGIC;
  signal stmWrite : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_stmWrite[0]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \FSM_sequential_stmWrite[1]_i_1\ : label is "soft_lutpair109";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_stmWrite_reg[0]\ : label is "sWriteReset:00,sWriteAddr:01,sWriteData:10,sWriteResp:11,";
  attribute FSM_ENCODED_STATES of \FSM_sequential_stmWrite_reg[1]\ : label is "sWriteReset:00,sWriteAddr:01,sWriteData:10,sWriteResp:11,";
  attribute SOFT_HLUTNM of \aes_channel_status[63]_i_2\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \aes_channel_status[95]_i_2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \aes_channel_status[95]_i_3\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \buffer_address[63]_i_3\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of irq_mm2s_INST_0 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \oAxi_RData[30]_i_4\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of oAxi_WReady_i_1 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \size_per_channel[15]_i_3\ : label is "soft_lutpair108";
begin
  \buffer_address_reg[63]_0\(63 downto 0) <= \^buffer_address_reg[63]_0\(63 downto 0);
  data3(23 downto 0) <= \^data3\(23 downto 0);
  dest_rst <= \^dest_rst\;
  \fs_multiplier_value_reg[15]_0\(15 downto 0) <= \^fs_multiplier_value_reg[15]_0\(15 downto 0);
  \no_of_valid_channels_reg[3]_0\(3 downto 0) <= \^no_of_valid_channels_reg[3]_0\(3 downto 0);
  oAxi_WReady_reg_0 <= \^oaxi_wready_reg_0\;
  \pcm_data_width_reg[2]_0\(2 downto 0) <= \^pcm_data_width_reg[2]_0\(2 downto 0);
  s_axi_lite_awready <= \^s_axi_lite_awready\;
  s_axi_lite_bresp(0) <= \^s_axi_lite_bresp\(0);
  s_axi_lite_bvalid <= \^s_axi_lite_bvalid\;
  soft_reset_lite <= \^soft_reset_lite\;
  start_dma_lite <= \^start_dma_lite\;
\ASYNC_CLOCKS.CDC_CLEAR_COUNT_INST_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAA8AAAA"
    )
        port map (
      I0 => clear_transfer_count_r,
      I1 => \ASYNC_CLOCKS.CDC_CLEAR_COUNT_INST_i_2_n_0\,
      I2 => Q(2),
      I3 => Q(7),
      I4 => Q(5),
      I5 => Q(6),
      O => src_pulse
    );
\ASYNC_CLOCKS.CDC_CLEAR_COUNT_INST_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(4),
      O => \ASYNC_CLOCKS.CDC_CLEAR_COUNT_INST_i_2_n_0\
    );
\FSM_sequential_stmWrite[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05F5CFCF"
    )
        port map (
      I0 => s_axi_lite_awvalid,
      I1 => s_axi_lite_wvalid,
      I2 => stmWrite(1),
      I3 => s_axi_lite_bready,
      I4 => stmWrite(0),
      O => \FSM_sequential_stmWrite[0]_i_1_n_0\
    );
\FSM_sequential_stmWrite[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"74CC"
    )
        port map (
      I0 => s_axi_lite_bready,
      I1 => stmWrite(1),
      I2 => s_axi_lite_awvalid,
      I3 => stmWrite(0),
      O => \FSM_sequential_stmWrite[1]_i_1_n_0\
    );
\FSM_sequential_stmWrite_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \FSM_sequential_stmWrite[0]_i_1_n_0\,
      Q => stmWrite(0),
      R => \^dest_rst\
    );
\FSM_sequential_stmWrite_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \FSM_sequential_stmWrite[1]_i_1_n_0\,
      Q => stmWrite(1),
      R => \^dest_rst\
    );
\aes_channel_status[127]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \buffer_address[31]_i_2_n_0\,
      I1 => \rWriteAddr_reg_n_0_[4]\,
      I2 => \rWriteAddr_reg_n_0_[3]\,
      O => \aes_channel_status[127]_i_1_n_0\
    );
\aes_channel_status[159]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \rWriteAddr_reg_n_0_[4]\,
      I1 => \rWriteAddr_reg_n_0_[3]\,
      I2 => \buffer_address[63]_i_2_n_0\,
      O => \aes_channel_status[159]_i_1_n_0\
    );
\aes_channel_status[191]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \size_per_channel[15]_i_2_n_0\,
      I1 => \rWriteAddr_reg_n_0_[10]\,
      I2 => \rWriteAddr_reg_n_0_[9]\,
      I3 => \rWriteAddr_reg_n_0_[8]\,
      I4 => \rWriteAddr_reg_n_0_[11]\,
      I5 => \rWriteAddr_reg_n_0_[2]\,
      O => \aes_channel_status[191]_i_1_n_0\
    );
\aes_channel_status[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \rWriteAddr_reg_n_0_[4]\,
      I1 => \rWriteAddr_reg_n_0_[3]\,
      I2 => \buffer_address[63]_i_2_n_0\,
      O => \aes_channel_status[31]_i_1_n_0\
    );
\aes_channel_status[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \rWriteAddr_reg_n_0_[6]\,
      I1 => \aes_channel_status[95]_i_2_n_0\,
      I2 => \rWriteAddr_reg_n_0_[5]\,
      I3 => \rWriteAddr_reg_n_0_[3]\,
      I4 => \oAxi_BResp[1]_i_3_n_0\,
      I5 => \aes_channel_status[63]_i_2_n_0\,
      O => \aes_channel_status[63]_i_1_n_0\
    );
\aes_channel_status[63]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => \rWriteAddr_reg_n_0_[2]\,
      I1 => \rWriteAddr_reg_n_0_[4]\,
      I2 => s_axi_lite_wvalid,
      I3 => \^oaxi_wready_reg_0\,
      O => \aes_channel_status[63]_i_2_n_0\
    );
\aes_channel_status[95]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \rWriteAddr_reg_n_0_[6]\,
      I1 => \aes_channel_status[95]_i_2_n_0\,
      I2 => \rWriteAddr_reg_n_0_[5]\,
      I3 => \rWriteAddr_reg_n_0_[3]\,
      I4 => \oAxi_BResp[1]_i_3_n_0\,
      I5 => \aes_channel_status[95]_i_3_n_0\,
      O => \aes_channel_status[95]_i_1_n_0\
    );
\aes_channel_status[95]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \rWriteAddr_reg_n_0_[1]\,
      I1 => \rWriteAddr_reg_n_0_[0]\,
      I2 => \rWriteAddr_reg_n_0_[7]\,
      O => \aes_channel_status[95]_i_2_n_0\
    );
\aes_channel_status[95]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \rWriteAddr_reg_n_0_[4]\,
      I1 => s_axi_lite_wvalid,
      I2 => \^oaxi_wready_reg_0\,
      I3 => \rWriteAddr_reg_n_0_[2]\,
      O => \aes_channel_status[95]_i_3_n_0\
    );
\aes_channel_status_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[31]_i_1_n_0\,
      D => s_axi_lite_wdata(0),
      Q => \aes_channel_status_reg_n_0_[0]\,
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[127]_i_1_n_0\,
      D => s_axi_lite_wdata(4),
      Q => data10(4),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[127]_i_1_n_0\,
      D => s_axi_lite_wdata(5),
      Q => data10(5),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[127]_i_1_n_0\,
      D => s_axi_lite_wdata(6),
      Q => data10(6),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[127]_i_1_n_0\,
      D => s_axi_lite_wdata(7),
      Q => data10(7),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[127]_i_1_n_0\,
      D => s_axi_lite_wdata(8),
      Q => data10(8),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[127]_i_1_n_0\,
      D => s_axi_lite_wdata(9),
      Q => data10(9),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[127]_i_1_n_0\,
      D => s_axi_lite_wdata(10),
      Q => data10(10),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[127]_i_1_n_0\,
      D => s_axi_lite_wdata(11),
      Q => data10(11),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[127]_i_1_n_0\,
      D => s_axi_lite_wdata(12),
      Q => data10(12),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[127]_i_1_n_0\,
      D => s_axi_lite_wdata(13),
      Q => data10(13),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[31]_i_1_n_0\,
      D => s_axi_lite_wdata(10),
      Q => \aes_channel_status_reg_n_0_[10]\,
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[127]_i_1_n_0\,
      D => s_axi_lite_wdata(14),
      Q => data10(14),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[127]_i_1_n_0\,
      D => s_axi_lite_wdata(15),
      Q => data10(15),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[127]_i_1_n_0\,
      D => s_axi_lite_wdata(16),
      Q => data10(16),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[127]_i_1_n_0\,
      D => s_axi_lite_wdata(17),
      Q => data10(17),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[127]_i_1_n_0\,
      D => s_axi_lite_wdata(18),
      Q => data10(18),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[127]_i_1_n_0\,
      D => s_axi_lite_wdata(19),
      Q => data10(19),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[127]_i_1_n_0\,
      D => s_axi_lite_wdata(20),
      Q => data10(20),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[127]_i_1_n_0\,
      D => s_axi_lite_wdata(21),
      Q => data10(21),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[127]_i_1_n_0\,
      D => s_axi_lite_wdata(22),
      Q => data10(22),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[127]_i_1_n_0\,
      D => s_axi_lite_wdata(23),
      Q => data10(23),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[31]_i_1_n_0\,
      D => s_axi_lite_wdata(11),
      Q => \aes_channel_status_reg_n_0_[11]\,
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[127]_i_1_n_0\,
      D => s_axi_lite_wdata(24),
      Q => data10(24),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[127]_i_1_n_0\,
      D => s_axi_lite_wdata(25),
      Q => data10(25),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[127]_i_1_n_0\,
      D => s_axi_lite_wdata(26),
      Q => data10(26),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[127]_i_1_n_0\,
      D => s_axi_lite_wdata(27),
      Q => data10(27),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[127]_i_1_n_0\,
      D => s_axi_lite_wdata(28),
      Q => data10(28),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[127]_i_1_n_0\,
      D => s_axi_lite_wdata(29),
      Q => data10(29),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[127]_i_1_n_0\,
      D => s_axi_lite_wdata(30),
      Q => data10(30),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[127]_i_1_n_0\,
      D => s_axi_lite_wdata(31),
      Q => data10(31),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[128]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[159]_i_1_n_0\,
      D => s_axi_lite_wdata(0),
      Q => data11(0),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[129]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[159]_i_1_n_0\,
      D => s_axi_lite_wdata(1),
      Q => data11(1),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[31]_i_1_n_0\,
      D => s_axi_lite_wdata(12),
      Q => \aes_channel_status_reg_n_0_[12]\,
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[130]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[159]_i_1_n_0\,
      D => s_axi_lite_wdata(2),
      Q => data11(2),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[131]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[159]_i_1_n_0\,
      D => s_axi_lite_wdata(3),
      Q => data11(3),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[132]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[159]_i_1_n_0\,
      D => s_axi_lite_wdata(4),
      Q => data11(4),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[133]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[159]_i_1_n_0\,
      D => s_axi_lite_wdata(5),
      Q => data11(5),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[134]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[159]_i_1_n_0\,
      D => s_axi_lite_wdata(6),
      Q => data11(6),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[135]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[159]_i_1_n_0\,
      D => s_axi_lite_wdata(7),
      Q => data11(7),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[136]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[159]_i_1_n_0\,
      D => s_axi_lite_wdata(8),
      Q => data11(8),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[137]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[159]_i_1_n_0\,
      D => s_axi_lite_wdata(9),
      Q => data11(9),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[138]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[159]_i_1_n_0\,
      D => s_axi_lite_wdata(10),
      Q => data11(10),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[139]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[159]_i_1_n_0\,
      D => s_axi_lite_wdata(11),
      Q => data11(11),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[31]_i_1_n_0\,
      D => s_axi_lite_wdata(13),
      Q => \aes_channel_status_reg_n_0_[13]\,
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[140]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[159]_i_1_n_0\,
      D => s_axi_lite_wdata(12),
      Q => data11(12),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[141]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[159]_i_1_n_0\,
      D => s_axi_lite_wdata(13),
      Q => data11(13),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[142]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[159]_i_1_n_0\,
      D => s_axi_lite_wdata(14),
      Q => data11(14),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[143]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[159]_i_1_n_0\,
      D => s_axi_lite_wdata(15),
      Q => data11(15),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[144]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[159]_i_1_n_0\,
      D => s_axi_lite_wdata(16),
      Q => data11(16),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[145]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[159]_i_1_n_0\,
      D => s_axi_lite_wdata(17),
      Q => data11(17),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[146]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[159]_i_1_n_0\,
      D => s_axi_lite_wdata(18),
      Q => data11(18),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[147]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[159]_i_1_n_0\,
      D => s_axi_lite_wdata(19),
      Q => data11(19),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[148]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[159]_i_1_n_0\,
      D => s_axi_lite_wdata(20),
      Q => data11(20),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[149]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[159]_i_1_n_0\,
      D => s_axi_lite_wdata(21),
      Q => data11(21),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[31]_i_1_n_0\,
      D => s_axi_lite_wdata(14),
      Q => \aes_channel_status_reg_n_0_[14]\,
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[150]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[159]_i_1_n_0\,
      D => s_axi_lite_wdata(22),
      Q => data11(22),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[151]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[159]_i_1_n_0\,
      D => s_axi_lite_wdata(23),
      Q => data11(23),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[152]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[159]_i_1_n_0\,
      D => s_axi_lite_wdata(24),
      Q => data11(24),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[153]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[159]_i_1_n_0\,
      D => s_axi_lite_wdata(25),
      Q => data11(25),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[154]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[159]_i_1_n_0\,
      D => s_axi_lite_wdata(26),
      Q => data11(26),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[155]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[159]_i_1_n_0\,
      D => s_axi_lite_wdata(27),
      Q => data11(27),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[156]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[159]_i_1_n_0\,
      D => s_axi_lite_wdata(28),
      Q => data11(28),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[157]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[159]_i_1_n_0\,
      D => s_axi_lite_wdata(29),
      Q => data11(29),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[158]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[159]_i_1_n_0\,
      D => s_axi_lite_wdata(30),
      Q => data11(30),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[159]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[159]_i_1_n_0\,
      D => s_axi_lite_wdata(31),
      Q => data11(31),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[31]_i_1_n_0\,
      D => s_axi_lite_wdata(15),
      Q => \aes_channel_status_reg_n_0_[15]\,
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[160]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[191]_i_1_n_0\,
      D => s_axi_lite_wdata(0),
      Q => data12(0),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[161]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[191]_i_1_n_0\,
      D => s_axi_lite_wdata(1),
      Q => data12(1),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[162]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[191]_i_1_n_0\,
      D => s_axi_lite_wdata(2),
      Q => data12(2),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[163]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[191]_i_1_n_0\,
      D => s_axi_lite_wdata(3),
      Q => data12(3),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[164]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[191]_i_1_n_0\,
      D => s_axi_lite_wdata(4),
      Q => data12(4),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[165]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[191]_i_1_n_0\,
      D => s_axi_lite_wdata(5),
      Q => data12(5),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[166]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[191]_i_1_n_0\,
      D => s_axi_lite_wdata(6),
      Q => data12(6),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[167]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[191]_i_1_n_0\,
      D => s_axi_lite_wdata(7),
      Q => data12(7),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[168]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[191]_i_1_n_0\,
      D => s_axi_lite_wdata(8),
      Q => data12(8),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[169]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[191]_i_1_n_0\,
      D => s_axi_lite_wdata(9),
      Q => data12(9),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[31]_i_1_n_0\,
      D => s_axi_lite_wdata(16),
      Q => \aes_channel_status_reg_n_0_[16]\,
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[170]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[191]_i_1_n_0\,
      D => s_axi_lite_wdata(10),
      Q => data12(10),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[171]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[191]_i_1_n_0\,
      D => s_axi_lite_wdata(11),
      Q => data12(11),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[172]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[191]_i_1_n_0\,
      D => s_axi_lite_wdata(12),
      Q => data12(12),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[173]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[191]_i_1_n_0\,
      D => s_axi_lite_wdata(13),
      Q => data12(13),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[174]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[191]_i_1_n_0\,
      D => s_axi_lite_wdata(14),
      Q => data12(14),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[175]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[191]_i_1_n_0\,
      D => s_axi_lite_wdata(15),
      Q => data12(15),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[176]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[191]_i_1_n_0\,
      D => s_axi_lite_wdata(16),
      Q => data12(16),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[177]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[191]_i_1_n_0\,
      D => s_axi_lite_wdata(17),
      Q => data12(17),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[178]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[191]_i_1_n_0\,
      D => s_axi_lite_wdata(18),
      Q => data12(18),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[179]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[191]_i_1_n_0\,
      D => s_axi_lite_wdata(19),
      Q => data12(19),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[31]_i_1_n_0\,
      D => s_axi_lite_wdata(17),
      Q => \aes_channel_status_reg_n_0_[17]\,
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[180]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[191]_i_1_n_0\,
      D => s_axi_lite_wdata(20),
      Q => data12(20),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[181]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[191]_i_1_n_0\,
      D => s_axi_lite_wdata(21),
      Q => data12(21),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[182]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[191]_i_1_n_0\,
      D => s_axi_lite_wdata(22),
      Q => data12(22),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[183]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[191]_i_1_n_0\,
      D => s_axi_lite_wdata(23),
      Q => data12(23),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[184]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[191]_i_1_n_0\,
      D => s_axi_lite_wdata(24),
      Q => data12(24),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[185]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[191]_i_1_n_0\,
      D => s_axi_lite_wdata(25),
      Q => data12(25),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[186]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[191]_i_1_n_0\,
      D => s_axi_lite_wdata(26),
      Q => data12(26),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[187]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[191]_i_1_n_0\,
      D => s_axi_lite_wdata(27),
      Q => data12(27),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[188]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[191]_i_1_n_0\,
      D => s_axi_lite_wdata(28),
      Q => data12(28),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[189]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[191]_i_1_n_0\,
      D => s_axi_lite_wdata(29),
      Q => data12(29),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[31]_i_1_n_0\,
      D => s_axi_lite_wdata(18),
      Q => \aes_channel_status_reg_n_0_[18]\,
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[190]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[191]_i_1_n_0\,
      D => s_axi_lite_wdata(30),
      Q => data12(30),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[191]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[191]_i_1_n_0\,
      D => s_axi_lite_wdata(31),
      Q => data12(31),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[31]_i_1_n_0\,
      D => s_axi_lite_wdata(19),
      Q => \aes_channel_status_reg_n_0_[19]\,
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[31]_i_1_n_0\,
      D => s_axi_lite_wdata(1),
      Q => \aes_channel_status_reg_n_0_[1]\,
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[31]_i_1_n_0\,
      D => s_axi_lite_wdata(20),
      Q => \aes_channel_status_reg_n_0_[20]\,
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[31]_i_1_n_0\,
      D => s_axi_lite_wdata(21),
      Q => \aes_channel_status_reg_n_0_[21]\,
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[31]_i_1_n_0\,
      D => s_axi_lite_wdata(22),
      Q => \aes_channel_status_reg_n_0_[22]\,
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[31]_i_1_n_0\,
      D => s_axi_lite_wdata(23),
      Q => \aes_channel_status_reg_n_0_[23]\,
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[31]_i_1_n_0\,
      D => s_axi_lite_wdata(24),
      Q => \aes_channel_status_reg_n_0_[24]\,
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[31]_i_1_n_0\,
      D => s_axi_lite_wdata(25),
      Q => \aes_channel_status_reg_n_0_[25]\,
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[31]_i_1_n_0\,
      D => s_axi_lite_wdata(26),
      Q => \aes_channel_status_reg_n_0_[26]\,
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[31]_i_1_n_0\,
      D => s_axi_lite_wdata(27),
      Q => \aes_channel_status_reg_n_0_[27]\,
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[31]_i_1_n_0\,
      D => s_axi_lite_wdata(28),
      Q => \aes_channel_status_reg_n_0_[28]\,
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[31]_i_1_n_0\,
      D => s_axi_lite_wdata(29),
      Q => \aes_channel_status_reg_n_0_[29]\,
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[31]_i_1_n_0\,
      D => s_axi_lite_wdata(2),
      Q => \aes_channel_status_reg_n_0_[2]\,
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[31]_i_1_n_0\,
      D => s_axi_lite_wdata(30),
      Q => \aes_channel_status_reg_n_0_[30]\,
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[31]_i_1_n_0\,
      D => s_axi_lite_wdata(31),
      Q => \aes_channel_status_reg_n_0_[31]\,
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[63]_i_1_n_0\,
      D => s_axi_lite_wdata(0),
      Q => data8(0),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[63]_i_1_n_0\,
      D => s_axi_lite_wdata(1),
      Q => data8(1),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[63]_i_1_n_0\,
      D => s_axi_lite_wdata(2),
      Q => data8(2),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[63]_i_1_n_0\,
      D => s_axi_lite_wdata(3),
      Q => data8(3),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[63]_i_1_n_0\,
      D => s_axi_lite_wdata(4),
      Q => data8(4),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[63]_i_1_n_0\,
      D => s_axi_lite_wdata(5),
      Q => data8(5),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[63]_i_1_n_0\,
      D => s_axi_lite_wdata(6),
      Q => data8(6),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[63]_i_1_n_0\,
      D => s_axi_lite_wdata(7),
      Q => data8(7),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[31]_i_1_n_0\,
      D => s_axi_lite_wdata(3),
      Q => \aes_channel_status_reg_n_0_[3]\,
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[63]_i_1_n_0\,
      D => s_axi_lite_wdata(8),
      Q => data8(8),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[63]_i_1_n_0\,
      D => s_axi_lite_wdata(9),
      Q => data8(9),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[63]_i_1_n_0\,
      D => s_axi_lite_wdata(10),
      Q => data8(10),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[63]_i_1_n_0\,
      D => s_axi_lite_wdata(11),
      Q => data8(11),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[63]_i_1_n_0\,
      D => s_axi_lite_wdata(12),
      Q => data8(12),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[63]_i_1_n_0\,
      D => s_axi_lite_wdata(13),
      Q => data8(13),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[63]_i_1_n_0\,
      D => s_axi_lite_wdata(14),
      Q => data8(14),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[63]_i_1_n_0\,
      D => s_axi_lite_wdata(15),
      Q => data8(15),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[63]_i_1_n_0\,
      D => s_axi_lite_wdata(16),
      Q => data8(16),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[63]_i_1_n_0\,
      D => s_axi_lite_wdata(17),
      Q => data8(17),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[31]_i_1_n_0\,
      D => s_axi_lite_wdata(4),
      Q => \aes_channel_status_reg_n_0_[4]\,
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[63]_i_1_n_0\,
      D => s_axi_lite_wdata(18),
      Q => data8(18),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[63]_i_1_n_0\,
      D => s_axi_lite_wdata(19),
      Q => data8(19),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[63]_i_1_n_0\,
      D => s_axi_lite_wdata(20),
      Q => data8(20),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[63]_i_1_n_0\,
      D => s_axi_lite_wdata(21),
      Q => data8(21),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[63]_i_1_n_0\,
      D => s_axi_lite_wdata(22),
      Q => data8(22),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[63]_i_1_n_0\,
      D => s_axi_lite_wdata(23),
      Q => data8(23),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[63]_i_1_n_0\,
      D => s_axi_lite_wdata(24),
      Q => data8(24),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[63]_i_1_n_0\,
      D => s_axi_lite_wdata(25),
      Q => data8(25),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[63]_i_1_n_0\,
      D => s_axi_lite_wdata(26),
      Q => data8(26),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[63]_i_1_n_0\,
      D => s_axi_lite_wdata(27),
      Q => data8(27),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[31]_i_1_n_0\,
      D => s_axi_lite_wdata(5),
      Q => \aes_channel_status_reg_n_0_[5]\,
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[63]_i_1_n_0\,
      D => s_axi_lite_wdata(28),
      Q => data8(28),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[63]_i_1_n_0\,
      D => s_axi_lite_wdata(29),
      Q => data8(29),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[63]_i_1_n_0\,
      D => s_axi_lite_wdata(30),
      Q => data8(30),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[63]_i_1_n_0\,
      D => s_axi_lite_wdata(31),
      Q => data8(31),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[95]_i_1_n_0\,
      D => s_axi_lite_wdata(0),
      Q => data9(0),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[95]_i_1_n_0\,
      D => s_axi_lite_wdata(1),
      Q => data9(1),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[95]_i_1_n_0\,
      D => s_axi_lite_wdata(2),
      Q => data9(2),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[95]_i_1_n_0\,
      D => s_axi_lite_wdata(3),
      Q => data9(3),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[95]_i_1_n_0\,
      D => s_axi_lite_wdata(4),
      Q => data9(4),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[95]_i_1_n_0\,
      D => s_axi_lite_wdata(5),
      Q => data9(5),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[31]_i_1_n_0\,
      D => s_axi_lite_wdata(6),
      Q => \aes_channel_status_reg_n_0_[6]\,
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[95]_i_1_n_0\,
      D => s_axi_lite_wdata(6),
      Q => data9(6),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[95]_i_1_n_0\,
      D => s_axi_lite_wdata(7),
      Q => data9(7),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[95]_i_1_n_0\,
      D => s_axi_lite_wdata(8),
      Q => data9(8),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[95]_i_1_n_0\,
      D => s_axi_lite_wdata(9),
      Q => data9(9),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[95]_i_1_n_0\,
      D => s_axi_lite_wdata(10),
      Q => data9(10),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[95]_i_1_n_0\,
      D => s_axi_lite_wdata(11),
      Q => data9(11),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[95]_i_1_n_0\,
      D => s_axi_lite_wdata(12),
      Q => data9(12),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[95]_i_1_n_0\,
      D => s_axi_lite_wdata(13),
      Q => data9(13),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[95]_i_1_n_0\,
      D => s_axi_lite_wdata(14),
      Q => data9(14),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[95]_i_1_n_0\,
      D => s_axi_lite_wdata(15),
      Q => data9(15),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[31]_i_1_n_0\,
      D => s_axi_lite_wdata(7),
      Q => \aes_channel_status_reg_n_0_[7]\,
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[95]_i_1_n_0\,
      D => s_axi_lite_wdata(16),
      Q => data9(16),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[95]_i_1_n_0\,
      D => s_axi_lite_wdata(17),
      Q => data9(17),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[95]_i_1_n_0\,
      D => s_axi_lite_wdata(18),
      Q => data9(18),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[95]_i_1_n_0\,
      D => s_axi_lite_wdata(19),
      Q => data9(19),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[95]_i_1_n_0\,
      D => s_axi_lite_wdata(20),
      Q => data9(20),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[95]_i_1_n_0\,
      D => s_axi_lite_wdata(21),
      Q => data9(21),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[95]_i_1_n_0\,
      D => s_axi_lite_wdata(22),
      Q => data9(22),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[95]_i_1_n_0\,
      D => s_axi_lite_wdata(23),
      Q => data9(23),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[95]_i_1_n_0\,
      D => s_axi_lite_wdata(24),
      Q => data9(24),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[95]_i_1_n_0\,
      D => s_axi_lite_wdata(25),
      Q => data9(25),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[31]_i_1_n_0\,
      D => s_axi_lite_wdata(8),
      Q => \aes_channel_status_reg_n_0_[8]\,
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[95]_i_1_n_0\,
      D => s_axi_lite_wdata(26),
      Q => data9(26),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[95]_i_1_n_0\,
      D => s_axi_lite_wdata(27),
      Q => data9(27),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[95]_i_1_n_0\,
      D => s_axi_lite_wdata(28),
      Q => data9(28),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[95]_i_1_n_0\,
      D => s_axi_lite_wdata(29),
      Q => data9(29),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[95]_i_1_n_0\,
      D => s_axi_lite_wdata(30),
      Q => data9(30),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[95]_i_1_n_0\,
      D => s_axi_lite_wdata(31),
      Q => data9(31),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[127]_i_1_n_0\,
      D => s_axi_lite_wdata(0),
      Q => data10(0),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[127]_i_1_n_0\,
      D => s_axi_lite_wdata(1),
      Q => data10(1),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[127]_i_1_n_0\,
      D => s_axi_lite_wdata(2),
      Q => data10(2),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[127]_i_1_n_0\,
      D => s_axi_lite_wdata(3),
      Q => data10(3),
      R => ioc_irq_en_reg_0
    );
\aes_channel_status_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \aes_channel_status[31]_i_1_n_0\,
      D => s_axi_lite_wdata(9),
      Q => \aes_channel_status_reg_n_0_[9]\,
      R => ioc_irq_en_reg_0
    );
\buffer_address[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \rWriteAddr_reg_n_0_[4]\,
      I1 => \rWriteAddr_reg_n_0_[3]\,
      I2 => \buffer_address[31]_i_2_n_0\,
      O => \buffer_address[31]_i_1_n_0\
    );
\buffer_address[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \buffer_address[63]_i_3_n_0\,
      I1 => \rWriteAddr_reg_n_0_[2]\,
      I2 => \oAxi_BResp[1]_i_3_n_0\,
      I3 => \^oaxi_wready_reg_0\,
      I4 => s_axi_lite_wvalid,
      I5 => \rWriteAddr_reg_n_0_[5]\,
      O => \buffer_address[31]_i_2_n_0\
    );
\buffer_address[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \rWriteAddr_reg_n_0_[4]\,
      I1 => \rWriteAddr_reg_n_0_[3]\,
      I2 => \buffer_address[63]_i_2_n_0\,
      O => \buffer_address[63]_i_1_n_0\
    );
\buffer_address[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFFFFFFFFFF"
    )
        port map (
      I0 => \buffer_address[63]_i_3_n_0\,
      I1 => \^oaxi_wready_reg_0\,
      I2 => s_axi_lite_wvalid,
      I3 => \rWriteAddr_reg_n_0_[5]\,
      I4 => \oAxi_BResp[1]_i_3_n_0\,
      I5 => \rWriteAddr_reg_n_0_[2]\,
      O => \buffer_address[63]_i_2_n_0\
    );
\buffer_address[63]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rWriteAddr_reg_n_0_[6]\,
      I1 => \rWriteAddr_reg_n_0_[7]\,
      I2 => \rWriteAddr_reg_n_0_[0]\,
      I3 => \rWriteAddr_reg_n_0_[1]\,
      O => \buffer_address[63]_i_3_n_0\
    );
\buffer_address_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[31]_i_1_n_0\,
      D => s_axi_lite_wdata(0),
      Q => \^buffer_address_reg[63]_0\(0),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[31]_i_1_n_0\,
      D => s_axi_lite_wdata(10),
      Q => \^buffer_address_reg[63]_0\(10),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[31]_i_1_n_0\,
      D => s_axi_lite_wdata(11),
      Q => \^buffer_address_reg[63]_0\(11),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[31]_i_1_n_0\,
      D => s_axi_lite_wdata(12),
      Q => \^buffer_address_reg[63]_0\(12),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[31]_i_1_n_0\,
      D => s_axi_lite_wdata(13),
      Q => \^buffer_address_reg[63]_0\(13),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[31]_i_1_n_0\,
      D => s_axi_lite_wdata(14),
      Q => \^buffer_address_reg[63]_0\(14),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[31]_i_1_n_0\,
      D => s_axi_lite_wdata(15),
      Q => \^buffer_address_reg[63]_0\(15),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[31]_i_1_n_0\,
      D => s_axi_lite_wdata(16),
      Q => \^buffer_address_reg[63]_0\(16),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[31]_i_1_n_0\,
      D => s_axi_lite_wdata(17),
      Q => \^buffer_address_reg[63]_0\(17),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[31]_i_1_n_0\,
      D => s_axi_lite_wdata(18),
      Q => \^buffer_address_reg[63]_0\(18),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[31]_i_1_n_0\,
      D => s_axi_lite_wdata(19),
      Q => \^buffer_address_reg[63]_0\(19),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[31]_i_1_n_0\,
      D => s_axi_lite_wdata(1),
      Q => \^buffer_address_reg[63]_0\(1),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[31]_i_1_n_0\,
      D => s_axi_lite_wdata(20),
      Q => \^buffer_address_reg[63]_0\(20),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[31]_i_1_n_0\,
      D => s_axi_lite_wdata(21),
      Q => \^buffer_address_reg[63]_0\(21),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[31]_i_1_n_0\,
      D => s_axi_lite_wdata(22),
      Q => \^buffer_address_reg[63]_0\(22),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[31]_i_1_n_0\,
      D => s_axi_lite_wdata(23),
      Q => \^buffer_address_reg[63]_0\(23),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[31]_i_1_n_0\,
      D => s_axi_lite_wdata(24),
      Q => \^buffer_address_reg[63]_0\(24),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[31]_i_1_n_0\,
      D => s_axi_lite_wdata(25),
      Q => \^buffer_address_reg[63]_0\(25),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[31]_i_1_n_0\,
      D => s_axi_lite_wdata(26),
      Q => \^buffer_address_reg[63]_0\(26),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[31]_i_1_n_0\,
      D => s_axi_lite_wdata(27),
      Q => \^buffer_address_reg[63]_0\(27),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[31]_i_1_n_0\,
      D => s_axi_lite_wdata(28),
      Q => \^buffer_address_reg[63]_0\(28),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[31]_i_1_n_0\,
      D => s_axi_lite_wdata(29),
      Q => \^buffer_address_reg[63]_0\(29),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[31]_i_1_n_0\,
      D => s_axi_lite_wdata(2),
      Q => \^buffer_address_reg[63]_0\(2),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[31]_i_1_n_0\,
      D => s_axi_lite_wdata(30),
      Q => \^buffer_address_reg[63]_0\(30),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[31]_i_1_n_0\,
      D => s_axi_lite_wdata(31),
      Q => \^buffer_address_reg[63]_0\(31),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[63]_i_1_n_0\,
      D => s_axi_lite_wdata(0),
      Q => \^buffer_address_reg[63]_0\(32),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[63]_i_1_n_0\,
      D => s_axi_lite_wdata(1),
      Q => \^buffer_address_reg[63]_0\(33),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[63]_i_1_n_0\,
      D => s_axi_lite_wdata(2),
      Q => \^buffer_address_reg[63]_0\(34),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[63]_i_1_n_0\,
      D => s_axi_lite_wdata(3),
      Q => \^buffer_address_reg[63]_0\(35),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[63]_i_1_n_0\,
      D => s_axi_lite_wdata(4),
      Q => \^buffer_address_reg[63]_0\(36),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[63]_i_1_n_0\,
      D => s_axi_lite_wdata(5),
      Q => \^buffer_address_reg[63]_0\(37),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[63]_i_1_n_0\,
      D => s_axi_lite_wdata(6),
      Q => \^buffer_address_reg[63]_0\(38),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[63]_i_1_n_0\,
      D => s_axi_lite_wdata(7),
      Q => \^buffer_address_reg[63]_0\(39),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[31]_i_1_n_0\,
      D => s_axi_lite_wdata(3),
      Q => \^buffer_address_reg[63]_0\(3),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[63]_i_1_n_0\,
      D => s_axi_lite_wdata(8),
      Q => \^buffer_address_reg[63]_0\(40),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[63]_i_1_n_0\,
      D => s_axi_lite_wdata(9),
      Q => \^buffer_address_reg[63]_0\(41),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[63]_i_1_n_0\,
      D => s_axi_lite_wdata(10),
      Q => \^buffer_address_reg[63]_0\(42),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[63]_i_1_n_0\,
      D => s_axi_lite_wdata(11),
      Q => \^buffer_address_reg[63]_0\(43),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[63]_i_1_n_0\,
      D => s_axi_lite_wdata(12),
      Q => \^buffer_address_reg[63]_0\(44),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[63]_i_1_n_0\,
      D => s_axi_lite_wdata(13),
      Q => \^buffer_address_reg[63]_0\(45),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[63]_i_1_n_0\,
      D => s_axi_lite_wdata(14),
      Q => \^buffer_address_reg[63]_0\(46),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[63]_i_1_n_0\,
      D => s_axi_lite_wdata(15),
      Q => \^buffer_address_reg[63]_0\(47),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[63]_i_1_n_0\,
      D => s_axi_lite_wdata(16),
      Q => \^buffer_address_reg[63]_0\(48),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[63]_i_1_n_0\,
      D => s_axi_lite_wdata(17),
      Q => \^buffer_address_reg[63]_0\(49),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[31]_i_1_n_0\,
      D => s_axi_lite_wdata(4),
      Q => \^buffer_address_reg[63]_0\(4),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[63]_i_1_n_0\,
      D => s_axi_lite_wdata(18),
      Q => \^buffer_address_reg[63]_0\(50),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[63]_i_1_n_0\,
      D => s_axi_lite_wdata(19),
      Q => \^buffer_address_reg[63]_0\(51),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[63]_i_1_n_0\,
      D => s_axi_lite_wdata(20),
      Q => \^buffer_address_reg[63]_0\(52),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[63]_i_1_n_0\,
      D => s_axi_lite_wdata(21),
      Q => \^buffer_address_reg[63]_0\(53),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[63]_i_1_n_0\,
      D => s_axi_lite_wdata(22),
      Q => \^buffer_address_reg[63]_0\(54),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[63]_i_1_n_0\,
      D => s_axi_lite_wdata(23),
      Q => \^buffer_address_reg[63]_0\(55),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[63]_i_1_n_0\,
      D => s_axi_lite_wdata(24),
      Q => \^buffer_address_reg[63]_0\(56),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[63]_i_1_n_0\,
      D => s_axi_lite_wdata(25),
      Q => \^buffer_address_reg[63]_0\(57),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[63]_i_1_n_0\,
      D => s_axi_lite_wdata(26),
      Q => \^buffer_address_reg[63]_0\(58),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[63]_i_1_n_0\,
      D => s_axi_lite_wdata(27),
      Q => \^buffer_address_reg[63]_0\(59),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[31]_i_1_n_0\,
      D => s_axi_lite_wdata(5),
      Q => \^buffer_address_reg[63]_0\(5),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[63]_i_1_n_0\,
      D => s_axi_lite_wdata(28),
      Q => \^buffer_address_reg[63]_0\(60),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[63]_i_1_n_0\,
      D => s_axi_lite_wdata(29),
      Q => \^buffer_address_reg[63]_0\(61),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[63]_i_1_n_0\,
      D => s_axi_lite_wdata(30),
      Q => \^buffer_address_reg[63]_0\(62),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[63]_i_1_n_0\,
      D => s_axi_lite_wdata(31),
      Q => \^buffer_address_reg[63]_0\(63),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[31]_i_1_n_0\,
      D => s_axi_lite_wdata(6),
      Q => \^buffer_address_reg[63]_0\(6),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[31]_i_1_n_0\,
      D => s_axi_lite_wdata(7),
      Q => \^buffer_address_reg[63]_0\(7),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[31]_i_1_n_0\,
      D => s_axi_lite_wdata(8),
      Q => \^buffer_address_reg[63]_0\(8),
      R => ioc_irq_en_reg_0
    );
\buffer_address_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \buffer_address[31]_i_1_n_0\,
      D => s_axi_lite_wdata(9),
      Q => \^buffer_address_reg[63]_0\(9),
      R => ioc_irq_en_reg_0
    );
clear_ioc_irq_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \no_of_periods[7]_i_2_n_0\,
      I1 => \rWriteAddr_reg_n_0_[3]\,
      I2 => \rWriteAddr_reg_n_0_[5]\,
      I3 => \rWriteAddr_reg_n_0_[6]\,
      I4 => ioc_irq_en_reg_0,
      I5 => s_axi_lite_wdata(31),
      O => clear_ioc_irq_i_1_n_0
    );
clear_ioc_irq_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => clear_ioc_irq_i_1_n_0,
      Q => clear_ioc_irq_reg_n_0,
      R => '0'
    );
clear_transfer_count_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => Q(6),
      I1 => Q(5),
      I2 => Q(7),
      I3 => Q(2),
      I4 => \ASYNC_CLOCKS.CDC_CLEAR_COUNT_INST_i_2_n_0\,
      O => clear_transfer_count_r_i_1_n_0
    );
clear_transfer_count_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => clear_transfer_count_r_i_1_n_0,
      Q => clear_transfer_count_r,
      R => \^dest_rst\
    );
err_irq_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => run_stop_i_1_n_0,
      D => s_axi_lite_wdata(12),
      Q => ctrl_reg(12),
      R => ioc_irq_en_reg_0
    );
\fs_multiplier_value[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => run_stop_i_2_n_0,
      I1 => \rWriteAddr_reg_n_0_[6]\,
      I2 => \rWriteAddr_reg_n_0_[5]\,
      I3 => \rWriteAddr_reg_n_0_[3]\,
      O => \fs_multiplier_value[15]_i_1_n_0\
    );
\fs_multiplier_value_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \fs_multiplier_value[15]_i_1_n_0\,
      D => s_axi_lite_wdata(0),
      Q => \^fs_multiplier_value_reg[15]_0\(0),
      R => ioc_irq_en_reg_0
    );
\fs_multiplier_value_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \fs_multiplier_value[15]_i_1_n_0\,
      D => s_axi_lite_wdata(10),
      Q => \^fs_multiplier_value_reg[15]_0\(10),
      R => ioc_irq_en_reg_0
    );
\fs_multiplier_value_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \fs_multiplier_value[15]_i_1_n_0\,
      D => s_axi_lite_wdata(11),
      Q => \^fs_multiplier_value_reg[15]_0\(11),
      R => ioc_irq_en_reg_0
    );
\fs_multiplier_value_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \fs_multiplier_value[15]_i_1_n_0\,
      D => s_axi_lite_wdata(12),
      Q => \^fs_multiplier_value_reg[15]_0\(12),
      R => ioc_irq_en_reg_0
    );
\fs_multiplier_value_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \fs_multiplier_value[15]_i_1_n_0\,
      D => s_axi_lite_wdata(13),
      Q => \^fs_multiplier_value_reg[15]_0\(13),
      R => ioc_irq_en_reg_0
    );
\fs_multiplier_value_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \fs_multiplier_value[15]_i_1_n_0\,
      D => s_axi_lite_wdata(14),
      Q => \^fs_multiplier_value_reg[15]_0\(14),
      R => ioc_irq_en_reg_0
    );
\fs_multiplier_value_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \fs_multiplier_value[15]_i_1_n_0\,
      D => s_axi_lite_wdata(15),
      Q => \^fs_multiplier_value_reg[15]_0\(15),
      R => ioc_irq_en_reg_0
    );
\fs_multiplier_value_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \fs_multiplier_value[15]_i_1_n_0\,
      D => s_axi_lite_wdata(1),
      Q => \^fs_multiplier_value_reg[15]_0\(1),
      R => ioc_irq_en_reg_0
    );
\fs_multiplier_value_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \fs_multiplier_value[15]_i_1_n_0\,
      D => s_axi_lite_wdata(2),
      Q => \^fs_multiplier_value_reg[15]_0\(2),
      R => ioc_irq_en_reg_0
    );
\fs_multiplier_value_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \fs_multiplier_value[15]_i_1_n_0\,
      D => s_axi_lite_wdata(3),
      Q => \^fs_multiplier_value_reg[15]_0\(3),
      R => ioc_irq_en_reg_0
    );
\fs_multiplier_value_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \fs_multiplier_value[15]_i_1_n_0\,
      D => s_axi_lite_wdata(4),
      Q => \^fs_multiplier_value_reg[15]_0\(4),
      R => ioc_irq_en_reg_0
    );
\fs_multiplier_value_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \fs_multiplier_value[15]_i_1_n_0\,
      D => s_axi_lite_wdata(5),
      Q => \^fs_multiplier_value_reg[15]_0\(5),
      R => ioc_irq_en_reg_0
    );
\fs_multiplier_value_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \fs_multiplier_value[15]_i_1_n_0\,
      D => s_axi_lite_wdata(6),
      Q => \^fs_multiplier_value_reg[15]_0\(6),
      R => ioc_irq_en_reg_0
    );
\fs_multiplier_value_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_lite_aclk,
      CE => \fs_multiplier_value[15]_i_1_n_0\,
      D => s_axi_lite_wdata(7),
      Q => \^fs_multiplier_value_reg[15]_0\(7),
      S => ioc_irq_en_reg_0
    );
\fs_multiplier_value_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_lite_aclk,
      CE => \fs_multiplier_value[15]_i_1_n_0\,
      D => s_axi_lite_wdata(8),
      Q => \^fs_multiplier_value_reg[15]_0\(8),
      S => ioc_irq_en_reg_0
    );
\fs_multiplier_value_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \fs_multiplier_value[15]_i_1_n_0\,
      D => s_axi_lite_wdata(9),
      Q => \^fs_multiplier_value_reg[15]_0\(9),
      R => ioc_irq_en_reg_0
    );
ioc_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_lite_aclk,
      CE => run_stop_i_1_n_0,
      D => s_axi_lite_wdata(13),
      Q => ioc_irq_en,
      S => ioc_irq_en_reg_0
    );
ioc_irq_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => dest_pulse,
      I1 => clear_ioc_irq_reg_n_0,
      I2 => ioc_irq,
      O => ioc_irq_i_1_n_0
    );
ioc_irq_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ioc_irq_i_1_n_0,
      Q => ioc_irq,
      R => ioc_irq_en_reg_0
    );
irq_mm2s_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => ioc_irq,
      I1 => mm2s_decode_error,
      I2 => mm2s_slave_error,
      I3 => ctrl_reg(12),
      O => irq_mm2s
    );
mm2s_decode_error_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mm2s_decode_error_reg_0,
      I1 => mm2s_decode_error,
      O => mm2s_decode_error_i_1_n_0
    );
mm2s_decode_error_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_decode_error_i_1_n_0,
      Q => mm2s_decode_error,
      R => ioc_irq_en_reg_0
    );
mm2s_slave_error_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mm2s_slave_error_reg_0,
      I1 => mm2s_slave_error,
      O => mm2s_slave_error_i_1_n_0
    );
mm2s_slave_error_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_slave_error_i_1_n_0,
      Q => mm2s_slave_error,
      R => ioc_irq_en_reg_0
    );
\no_of_periods[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \rWriteAddr_reg_n_0_[6]\,
      I1 => \rWriteAddr_reg_n_0_[5]\,
      I2 => \rWriteAddr_reg_n_0_[3]\,
      I3 => \no_of_periods[7]_i_2_n_0\,
      O => \no_of_periods[7]_i_1_n_0\
    );
\no_of_periods[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \aes_channel_status[95]_i_2_n_0\,
      I1 => \oAxi_BResp[1]_i_3_n_0\,
      I2 => \rWriteAddr_reg_n_0_[2]\,
      I3 => \^oaxi_wready_reg_0\,
      I4 => s_axi_lite_wvalid,
      I5 => \rWriteAddr_reg_n_0_[4]\,
      O => \no_of_periods[7]_i_2_n_0\
    );
\no_of_periods_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_lite_aclk,
      CE => \no_of_periods[7]_i_1_n_0\,
      D => s_axi_lite_wdata(16),
      Q => \^data3\(16),
      S => ioc_irq_en_reg_0
    );
\no_of_periods_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \no_of_periods[7]_i_1_n_0\,
      D => s_axi_lite_wdata(17),
      Q => \^data3\(17),
      R => ioc_irq_en_reg_0
    );
\no_of_periods_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \no_of_periods[7]_i_1_n_0\,
      D => s_axi_lite_wdata(18),
      Q => \^data3\(18),
      R => ioc_irq_en_reg_0
    );
\no_of_periods_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \no_of_periods[7]_i_1_n_0\,
      D => s_axi_lite_wdata(19),
      Q => \^data3\(19),
      R => ioc_irq_en_reg_0
    );
\no_of_periods_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \no_of_periods[7]_i_1_n_0\,
      D => s_axi_lite_wdata(20),
      Q => \^data3\(20),
      R => ioc_irq_en_reg_0
    );
\no_of_periods_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \no_of_periods[7]_i_1_n_0\,
      D => s_axi_lite_wdata(21),
      Q => \^data3\(21),
      R => ioc_irq_en_reg_0
    );
\no_of_periods_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \no_of_periods[7]_i_1_n_0\,
      D => s_axi_lite_wdata(22),
      Q => \^data3\(22),
      R => ioc_irq_en_reg_0
    );
\no_of_periods_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \no_of_periods[7]_i_1_n_0\,
      D => s_axi_lite_wdata(23),
      Q => \^data3\(23),
      R => ioc_irq_en_reg_0
    );
\no_of_valid_channels_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => run_stop_i_1_n_0,
      D => s_axi_lite_wdata(19),
      Q => \^no_of_valid_channels_reg[3]_0\(0),
      R => ioc_irq_en_reg_0
    );
\no_of_valid_channels_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_lite_aclk,
      CE => run_stop_i_1_n_0,
      D => s_axi_lite_wdata(20),
      Q => \^no_of_valid_channels_reg[3]_0\(1),
      S => ioc_irq_en_reg_0
    );
\no_of_valid_channels_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => run_stop_i_1_n_0,
      D => s_axi_lite_wdata(21),
      Q => \^no_of_valid_channels_reg[3]_0\(2),
      R => ioc_irq_en_reg_0
    );
\no_of_valid_channels_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => run_stop_i_1_n_0,
      D => s_axi_lite_wdata(22),
      Q => \^no_of_valid_channels_reg[3]_0\(3),
      R => ioc_irq_en_reg_0
    );
oAxi_AWReady_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_lite_aresetn,
      O => \^dest_rst\
    );
oAxi_AWReady_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BBB"
    )
        port map (
      I0 => \^s_axi_lite_awready\,
      I1 => stmWrite(1),
      I2 => stmWrite(0),
      I3 => s_axi_lite_awvalid,
      O => oAxi_AWReady_i_2_n_0
    );
oAxi_AWReady_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => oAxi_AWReady_i_2_n_0,
      Q => \^s_axi_lite_awready\,
      R => \^dest_rst\
    );
\oAxi_BResp[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEAEAEA2A2A2A"
    )
        port map (
      I0 => \^s_axi_lite_bresp\(0),
      I1 => s_axi_lite_wvalid,
      I2 => \^oaxi_wready_reg_0\,
      I3 => \oAxi_BResp[1]_i_3_n_0\,
      I4 => \rWriteAddr_reg_n_0_[8]\,
      I5 => \oAxi_BResp[1]_i_4_n_0\,
      O => \oAxi_BResp[1]_i_2_n_0\
    );
\oAxi_BResp[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \rWriteAddr_reg_n_0_[10]\,
      I1 => \rWriteAddr_reg_n_0_[9]\,
      I2 => \rWriteAddr_reg_n_0_[8]\,
      I3 => \rWriteAddr_reg_n_0_[11]\,
      O => \oAxi_BResp[1]_i_3_n_0\
    );
\oAxi_BResp[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFECCCF"
    )
        port map (
      I0 => \rWriteAddr_reg_n_0_[3]\,
      I1 => \aes_channel_status[95]_i_2_n_0\,
      I2 => \rWriteAddr_reg_n_0_[4]\,
      I3 => \rWriteAddr_reg_n_0_[5]\,
      I4 => \rWriteAddr_reg_n_0_[6]\,
      O => \oAxi_BResp[1]_i_4_n_0\
    );
\oAxi_BResp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \oAxi_BResp[1]_i_2_n_0\,
      Q => \^s_axi_lite_bresp\(0),
      R => ioc_irq_en_reg_0
    );
oAxi_BValid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5FF05C00"
    )
        port map (
      I0 => s_axi_lite_bready,
      I1 => s_axi_lite_wvalid,
      I2 => stmWrite(0),
      I3 => stmWrite(1),
      I4 => \^s_axi_lite_bvalid\,
      O => oAxi_BValid_i_1_n_0
    );
oAxi_BValid_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => oAxi_BValid_i_1_n_0,
      Q => \^s_axi_lite_bvalid\,
      R => \^dest_rst\
    );
\oAxi_RData[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AA8A"
    )
        port map (
      I0 => \oAxi_RData[0]_i_2_n_0\,
      I1 => Q(0),
      I2 => Q(6),
      I3 => \oAxi_RData[0]_i_3_n_0\,
      I4 => \oAxi_RData_reg[0]\,
      O => D(0)
    );
\oAxi_RData[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAFA0C0C0"
    )
        port map (
      I0 => \oAxi_RData[0]_i_4_n_0\,
      I1 => \oAxi_RData[0]_i_5_n_0\,
      I2 => Q(5),
      I3 => \oAxi_RData[0]_i_6_n_0\,
      I4 => Q(4),
      I5 => \oAxi_RData_reg[1]\,
      O => \oAxi_RData[0]_i_2_n_0\
    );
\oAxi_RData[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => size_per_channel(0),
      I1 => Q(2),
      I2 => data12(0),
      I3 => Q(4),
      I4 => Q(3),
      O => \oAxi_RData[0]_i_3_n_0\
    );
\oAxi_RData[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(0),
      I1 => data10(0),
      I2 => Q(3),
      I3 => data9(0),
      I4 => Q(2),
      I5 => data8(0),
      O => \oAxi_RData[0]_i_4_n_0\
    );
\oAxi_RData[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \aes_channel_status_reg_n_0_[0]\,
      I1 => dest_out(0),
      I2 => Q(3),
      I3 => \^buffer_address_reg[63]_0\(32),
      I4 => Q(2),
      I5 => \^buffer_address_reg[63]_0\(0),
      O => \oAxi_RData[0]_i_5_n_0\
    );
\oAxi_RData[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data3\(0),
      I1 => \^fs_multiplier_value_reg[15]_0\(0),
      I2 => Q(3),
      I3 => halted,
      I4 => Q(2),
      I5 => \^start_dma_lite\,
      O => \oAxi_RData[0]_i_6_n_0\
    );
\oAxi_RData[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEA00EA"
    )
        port map (
      I0 => \oAxi_RData[10]_i_2_n_0\,
      I1 => \oAxi_RData_reg[10]_i_3_n_0\,
      I2 => Q(5),
      I3 => \oAxi_RData_reg[1]\,
      I4 => \oAxi_RData[10]_i_4_n_0\,
      I5 => \oAxi_RData_reg[0]\,
      O => D(10)
    );
\oAxi_RData[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E20000000000"
    )
        port map (
      I0 => \^fs_multiplier_value_reg[15]_0\(10),
      I1 => Q(2),
      I2 => \^data3\(10),
      I3 => Q(3),
      I4 => Q(5),
      I5 => Q(4),
      O => \oAxi_RData[10]_i_2_n_0\
    );
\oAxi_RData[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => size_per_channel(10),
      I1 => Q(2),
      I2 => data12(10),
      I3 => Q(4),
      I4 => Q(3),
      O => \oAxi_RData[10]_i_4_n_0\
    );
\oAxi_RData[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \aes_channel_status_reg_n_0_[10]\,
      I1 => dest_out(10),
      I2 => Q(3),
      I3 => \^buffer_address_reg[63]_0\(42),
      I4 => Q(2),
      I5 => \^buffer_address_reg[63]_0\(10),
      O => \oAxi_RData[10]_i_5_n_0\
    );
\oAxi_RData[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(10),
      I1 => data10(10),
      I2 => Q(3),
      I3 => data9(10),
      I4 => Q(2),
      I5 => data8(10),
      O => \oAxi_RData[10]_i_6_n_0\
    );
\oAxi_RData[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEA00EA"
    )
        port map (
      I0 => \oAxi_RData[11]_i_2_n_0\,
      I1 => \oAxi_RData_reg[11]_i_3_n_0\,
      I2 => Q(5),
      I3 => \oAxi_RData_reg[1]\,
      I4 => \oAxi_RData[11]_i_4_n_0\,
      I5 => \oAxi_RData_reg[0]\,
      O => D(11)
    );
\oAxi_RData[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E20000000000"
    )
        port map (
      I0 => \^fs_multiplier_value_reg[15]_0\(11),
      I1 => Q(2),
      I2 => \^data3\(11),
      I3 => Q(3),
      I4 => Q(5),
      I5 => Q(4),
      O => \oAxi_RData[11]_i_2_n_0\
    );
\oAxi_RData[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => size_per_channel(11),
      I1 => Q(2),
      I2 => data12(11),
      I3 => Q(4),
      I4 => Q(3),
      O => \oAxi_RData[11]_i_4_n_0\
    );
\oAxi_RData[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \aes_channel_status_reg_n_0_[11]\,
      I1 => dest_out(11),
      I2 => Q(3),
      I3 => \^buffer_address_reg[63]_0\(43),
      I4 => Q(2),
      I5 => \^buffer_address_reg[63]_0\(11),
      O => \oAxi_RData[11]_i_5_n_0\
    );
\oAxi_RData[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(11),
      I1 => data10(11),
      I2 => Q(3),
      I3 => data9(11),
      I4 => Q(2),
      I5 => data8(11),
      O => \oAxi_RData[11]_i_6_n_0\
    );
\oAxi_RData[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEA00EA"
    )
        port map (
      I0 => \oAxi_RData[12]_i_2_n_0\,
      I1 => \oAxi_RData_reg[12]_i_3_n_0\,
      I2 => Q(5),
      I3 => \oAxi_RData_reg[1]\,
      I4 => \oAxi_RData[12]_i_4_n_0\,
      I5 => \oAxi_RData_reg[0]\,
      O => D(12)
    );
\oAxi_RData[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AC0F0000AC00"
    )
        port map (
      I0 => \^data3\(12),
      I1 => \^fs_multiplier_value_reg[15]_0\(12),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \oAxi_RData_reg[13]\,
      I5 => ctrl_reg(12),
      O => \oAxi_RData[12]_i_2_n_0\
    );
\oAxi_RData[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => size_per_channel(12),
      I1 => Q(2),
      I2 => data12(12),
      I3 => Q(4),
      I4 => Q(3),
      O => \oAxi_RData[12]_i_4_n_0\
    );
\oAxi_RData[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \aes_channel_status_reg_n_0_[12]\,
      I1 => dest_out(12),
      I2 => Q(3),
      I3 => \^buffer_address_reg[63]_0\(44),
      I4 => Q(2),
      I5 => \^buffer_address_reg[63]_0\(12),
      O => \oAxi_RData[12]_i_5_n_0\
    );
\oAxi_RData[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(12),
      I1 => data10(12),
      I2 => Q(3),
      I3 => data9(12),
      I4 => Q(2),
      I5 => data8(12),
      O => \oAxi_RData[12]_i_6_n_0\
    );
\oAxi_RData[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEA00EA"
    )
        port map (
      I0 => \oAxi_RData[13]_i_2_n_0\,
      I1 => \oAxi_RData_reg[13]_i_3_n_0\,
      I2 => Q(5),
      I3 => \oAxi_RData_reg[1]\,
      I4 => \oAxi_RData[13]_i_4_n_0\,
      I5 => \oAxi_RData_reg[0]\,
      O => D(13)
    );
\oAxi_RData[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => Q(2),
      I1 => ioc_irq_en,
      I2 => Q(3),
      I3 => \^fs_multiplier_value_reg[15]_0\(13),
      I4 => \^data3\(13),
      I5 => \oAxi_RData_reg[13]\,
      O => \oAxi_RData[13]_i_2_n_0\
    );
\oAxi_RData[13]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => size_per_channel(13),
      I1 => Q(2),
      I2 => data12(13),
      I3 => Q(4),
      I4 => Q(3),
      O => \oAxi_RData[13]_i_4_n_0\
    );
\oAxi_RData[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \aes_channel_status_reg_n_0_[13]\,
      I1 => dest_out(13),
      I2 => Q(3),
      I3 => \^buffer_address_reg[63]_0\(45),
      I4 => Q(2),
      I5 => \^buffer_address_reg[63]_0\(13),
      O => \oAxi_RData[13]_i_6_n_0\
    );
\oAxi_RData[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(13),
      I1 => data10(13),
      I2 => Q(3),
      I3 => data9(13),
      I4 => Q(2),
      I5 => data8(13),
      O => \oAxi_RData[13]_i_7_n_0\
    );
\oAxi_RData[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A888AAAAAAAA"
    )
        port map (
      I0 => stmRead(0),
      I1 => \oAxi_RData[14]_i_2_n_0\,
      I2 => \oAxi_RData_reg[14]_i_3_n_0\,
      I3 => Q(5),
      I4 => \oAxi_RData[14]_i_4_n_0\,
      I5 => \oAxi_RData_reg[9]\,
      O => D(14)
    );
\oAxi_RData[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => Q(0),
      I1 => Q(6),
      I2 => \oAxi_RData_reg[23]\,
      I3 => \^data3\(14),
      I4 => Q(2),
      I5 => \^fs_multiplier_value_reg[15]_0\(14),
      O => \oAxi_RData[14]_i_2_n_0\
    );
\oAxi_RData[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFAAAAAAAA"
    )
        port map (
      I0 => \oAxi_RData_reg[29]\,
      I1 => size_per_channel(14),
      I2 => \oAxi_RData_reg[15]\,
      I3 => data12(14),
      I4 => \oAxi_RData_reg[15]_0\,
      I5 => \oAxi_RData_reg[1]\,
      O => \oAxi_RData[14]_i_4_n_0\
    );
\oAxi_RData[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \aes_channel_status_reg_n_0_[14]\,
      I1 => dest_out(14),
      I2 => Q(3),
      I3 => \^buffer_address_reg[63]_0\(46),
      I4 => Q(2),
      I5 => \^buffer_address_reg[63]_0\(14),
      O => \oAxi_RData[14]_i_5_n_0\
    );
\oAxi_RData[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(14),
      I1 => data10(14),
      I2 => Q(3),
      I3 => data9(14),
      I4 => Q(2),
      I5 => data8(14),
      O => \oAxi_RData[14]_i_6_n_0\
    );
\oAxi_RData[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A888AAAAAAAA"
    )
        port map (
      I0 => stmRead(0),
      I1 => \oAxi_RData[15]_i_2_n_0\,
      I2 => \oAxi_RData_reg[15]_i_3_n_0\,
      I3 => Q(5),
      I4 => \oAxi_RData[15]_i_4_n_0\,
      I5 => \oAxi_RData_reg[9]\,
      O => D(15)
    );
\oAxi_RData[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => Q(0),
      I1 => Q(6),
      I2 => \oAxi_RData_reg[23]\,
      I3 => \^data3\(15),
      I4 => Q(2),
      I5 => \^fs_multiplier_value_reg[15]_0\(15),
      O => \oAxi_RData[15]_i_2_n_0\
    );
\oAxi_RData[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFAAAAAAAA"
    )
        port map (
      I0 => \oAxi_RData_reg[29]\,
      I1 => size_per_channel(15),
      I2 => \oAxi_RData_reg[15]\,
      I3 => data12(15),
      I4 => \oAxi_RData_reg[15]_0\,
      I5 => \oAxi_RData_reg[1]\,
      O => \oAxi_RData[15]_i_4_n_0\
    );
\oAxi_RData[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \aes_channel_status_reg_n_0_[15]\,
      I1 => dest_out(15),
      I2 => Q(3),
      I3 => \^buffer_address_reg[63]_0\(47),
      I4 => Q(2),
      I5 => \^buffer_address_reg[63]_0\(15),
      O => \oAxi_RData[15]_i_5_n_0\
    );
\oAxi_RData[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(15),
      I1 => data10(15),
      I2 => Q(3),
      I3 => data9(15),
      I4 => Q(2),
      I5 => data8(15),
      O => \oAxi_RData[15]_i_6_n_0\
    );
\oAxi_RData[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FEEE"
    )
        port map (
      I0 => \oAxi_RData_reg[1]\,
      I1 => \oAxi_RData[16]_i_2_n_0\,
      I2 => \oAxi_RData_reg[16]_i_3_n_0\,
      I3 => Q(5),
      I4 => \oAxi_RData[16]_i_4_n_0\,
      I5 => \oAxi_RData_reg[0]\,
      O => D(16)
    );
\oAxi_RData[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4400004000000040"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => \^pcm_data_width_reg[2]_0\(0),
      I3 => Q(3),
      I4 => Q(2),
      I5 => \^data3\(16),
      O => \oAxi_RData[16]_i_2_n_0\
    );
\oAxi_RData[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444044444444"
    )
        port map (
      I0 => Q(0),
      I1 => Q(6),
      I2 => Q(2),
      I3 => Q(4),
      I4 => Q(3),
      I5 => data12(16),
      O => \oAxi_RData[16]_i_4_n_0\
    );
\oAxi_RData[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \aes_channel_status_reg_n_0_[16]\,
      I1 => dest_out(16),
      I2 => Q(3),
      I3 => \^buffer_address_reg[63]_0\(48),
      I4 => Q(2),
      I5 => \^buffer_address_reg[63]_0\(16),
      O => \oAxi_RData[16]_i_5_n_0\
    );
\oAxi_RData[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(16),
      I1 => data10(16),
      I2 => Q(3),
      I3 => data9(16),
      I4 => Q(2),
      I5 => data8(16),
      O => \oAxi_RData[16]_i_6_n_0\
    );
\oAxi_RData[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008AAA8A8A"
    )
        port map (
      I0 => \oAxi_RData[17]_i_2_n_0\,
      I1 => Q(0),
      I2 => Q(6),
      I3 => \oAxi_RData_reg[17]\,
      I4 => data12(17),
      I5 => \oAxi_RData_reg[0]\,
      O => D(17)
    );
\oAxi_RData[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F8FFF8F8F8"
    )
        port map (
      I0 => Q(5),
      I1 => \oAxi_RData_reg[17]_i_3_n_0\,
      I2 => \oAxi_RData[17]_i_4_n_0\,
      I3 => \^data3\(17),
      I4 => Q(2),
      I5 => \oAxi_RData_reg[23]\,
      O => \oAxi_RData[17]_i_2_n_0\
    );
\oAxi_RData[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAABABABAAAAAA"
    )
        port map (
      I0 => \oAxi_RData_reg[1]\,
      I1 => Q(3),
      I2 => \oAxi_RData_reg[13]\,
      I3 => mm2s_slave_error,
      I4 => Q(2),
      I5 => \^pcm_data_width_reg[2]_0\(1),
      O => \oAxi_RData[17]_i_4_n_0\
    );
\oAxi_RData[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \aes_channel_status_reg_n_0_[17]\,
      I1 => dest_out(17),
      I2 => Q(3),
      I3 => \^buffer_address_reg[63]_0\(49),
      I4 => Q(2),
      I5 => \^buffer_address_reg[63]_0\(17),
      O => \oAxi_RData[17]_i_5_n_0\
    );
\oAxi_RData[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(17),
      I1 => data10(17),
      I2 => Q(3),
      I3 => data9(17),
      I4 => Q(2),
      I5 => data8(17),
      O => \oAxi_RData[17]_i_6_n_0\
    );
\oAxi_RData[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008AAA8A8A"
    )
        port map (
      I0 => \oAxi_RData[18]_i_2_n_0\,
      I1 => Q(0),
      I2 => Q(6),
      I3 => \oAxi_RData_reg[17]\,
      I4 => data12(18),
      I5 => \oAxi_RData_reg[0]\,
      O => D(18)
    );
\oAxi_RData[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F8FFF8F8F8"
    )
        port map (
      I0 => Q(5),
      I1 => \oAxi_RData_reg[18]_i_3_n_0\,
      I2 => \oAxi_RData[18]_i_4_n_0\,
      I3 => \^data3\(18),
      I4 => Q(2),
      I5 => \oAxi_RData_reg[23]\,
      O => \oAxi_RData[18]_i_2_n_0\
    );
\oAxi_RData[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAABABABAAAAAA"
    )
        port map (
      I0 => \oAxi_RData_reg[1]\,
      I1 => Q(3),
      I2 => \oAxi_RData_reg[13]\,
      I3 => mm2s_decode_error,
      I4 => Q(2),
      I5 => \^pcm_data_width_reg[2]_0\(2),
      O => \oAxi_RData[18]_i_4_n_0\
    );
\oAxi_RData[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \aes_channel_status_reg_n_0_[18]\,
      I1 => dest_out(18),
      I2 => Q(3),
      I3 => \^buffer_address_reg[63]_0\(50),
      I4 => Q(2),
      I5 => \^buffer_address_reg[63]_0\(18),
      O => \oAxi_RData[18]_i_5_n_0\
    );
\oAxi_RData[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(18),
      I1 => data10(18),
      I2 => Q(3),
      I3 => data9(18),
      I4 => Q(2),
      I5 => data8(18),
      O => \oAxi_RData[18]_i_6_n_0\
    );
\oAxi_RData[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FEEE"
    )
        port map (
      I0 => \oAxi_RData_reg[1]\,
      I1 => \oAxi_RData[19]_i_2_n_0\,
      I2 => \oAxi_RData_reg[19]_i_3_n_0\,
      I3 => Q(5),
      I4 => \oAxi_RData[19]_i_4_n_0\,
      I5 => \oAxi_RData_reg[0]\,
      O => D(19)
    );
\oAxi_RData[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4400004000000040"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => \^no_of_valid_channels_reg[3]_0\(0),
      I3 => Q(3),
      I4 => Q(2),
      I5 => \^data3\(19),
      O => \oAxi_RData[19]_i_2_n_0\
    );
\oAxi_RData[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444044444444"
    )
        port map (
      I0 => Q(0),
      I1 => Q(6),
      I2 => Q(2),
      I3 => Q(4),
      I4 => Q(3),
      I5 => data12(19),
      O => \oAxi_RData[19]_i_4_n_0\
    );
\oAxi_RData[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \aes_channel_status_reg_n_0_[19]\,
      I1 => dest_out(19),
      I2 => Q(3),
      I3 => \^buffer_address_reg[63]_0\(51),
      I4 => Q(2),
      I5 => \^buffer_address_reg[63]_0\(19),
      O => \oAxi_RData[19]_i_5_n_0\
    );
\oAxi_RData[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(19),
      I1 => data10(19),
      I2 => Q(3),
      I3 => data9(19),
      I4 => Q(2),
      I5 => data8(19),
      O => \oAxi_RData[19]_i_6_n_0\
    );
\oAxi_RData[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFD100D1"
    )
        port map (
      I0 => \oAxi_RData[1]_i_2_n_0\,
      I1 => Q(5),
      I2 => \oAxi_RData_reg[1]_i_3_n_0\,
      I3 => \oAxi_RData_reg[1]\,
      I4 => \oAxi_RData[1]_i_4_n_0\,
      I5 => \oAxi_RData_reg[0]\,
      O => D(1)
    );
\oAxi_RData[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55DF77DFDDDFFFDF"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => \^soft_reset_lite\,
      I3 => Q(3),
      I4 => \^fs_multiplier_value_reg[15]_0\(1),
      I5 => \^data3\(1),
      O => \oAxi_RData[1]_i_2_n_0\
    );
\oAxi_RData[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => size_per_channel(1),
      I1 => Q(2),
      I2 => data12(1),
      I3 => Q(4),
      I4 => Q(3),
      O => \oAxi_RData[1]_i_4_n_0\
    );
\oAxi_RData[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \aes_channel_status_reg_n_0_[1]\,
      I1 => dest_out(1),
      I2 => Q(3),
      I3 => \^buffer_address_reg[63]_0\(33),
      I4 => Q(2),
      I5 => \^buffer_address_reg[63]_0\(1),
      O => \oAxi_RData[1]_i_5_n_0\
    );
\oAxi_RData[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(1),
      I1 => data10(1),
      I2 => Q(3),
      I3 => data9(1),
      I4 => Q(2),
      I5 => data8(1),
      O => \oAxi_RData[1]_i_6_n_0\
    );
\oAxi_RData[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FEEE"
    )
        port map (
      I0 => \oAxi_RData_reg[1]\,
      I1 => \oAxi_RData[20]_i_2_n_0\,
      I2 => \oAxi_RData_reg[20]_i_3_n_0\,
      I3 => Q(5),
      I4 => \oAxi_RData[20]_i_4_n_0\,
      I5 => \oAxi_RData_reg[0]\,
      O => D(20)
    );
\oAxi_RData[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4400004000000040"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => \^no_of_valid_channels_reg[3]_0\(1),
      I3 => Q(3),
      I4 => Q(2),
      I5 => \^data3\(20),
      O => \oAxi_RData[20]_i_2_n_0\
    );
\oAxi_RData[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444044444444"
    )
        port map (
      I0 => Q(0),
      I1 => Q(6),
      I2 => Q(2),
      I3 => Q(4),
      I4 => Q(3),
      I5 => data12(20),
      O => \oAxi_RData[20]_i_4_n_0\
    );
\oAxi_RData[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \aes_channel_status_reg_n_0_[20]\,
      I1 => dest_out(20),
      I2 => Q(3),
      I3 => \^buffer_address_reg[63]_0\(52),
      I4 => Q(2),
      I5 => \^buffer_address_reg[63]_0\(20),
      O => \oAxi_RData[20]_i_5_n_0\
    );
\oAxi_RData[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(20),
      I1 => data10(20),
      I2 => Q(3),
      I3 => data9(20),
      I4 => Q(2),
      I5 => data8(20),
      O => \oAxi_RData[20]_i_6_n_0\
    );
\oAxi_RData[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FEEE"
    )
        port map (
      I0 => \oAxi_RData_reg[1]\,
      I1 => \oAxi_RData[21]_i_2_n_0\,
      I2 => \oAxi_RData_reg[21]_i_3_n_0\,
      I3 => Q(5),
      I4 => \oAxi_RData[21]_i_4_n_0\,
      I5 => \oAxi_RData_reg[0]\,
      O => D(21)
    );
\oAxi_RData[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4400004000000040"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => \^no_of_valid_channels_reg[3]_0\(2),
      I3 => Q(3),
      I4 => Q(2),
      I5 => \^data3\(21),
      O => \oAxi_RData[21]_i_2_n_0\
    );
\oAxi_RData[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444044444444"
    )
        port map (
      I0 => Q(0),
      I1 => Q(6),
      I2 => Q(2),
      I3 => Q(4),
      I4 => Q(3),
      I5 => data12(21),
      O => \oAxi_RData[21]_i_4_n_0\
    );
\oAxi_RData[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \aes_channel_status_reg_n_0_[21]\,
      I1 => dest_out(21),
      I2 => Q(3),
      I3 => \^buffer_address_reg[63]_0\(53),
      I4 => Q(2),
      I5 => \^buffer_address_reg[63]_0\(21),
      O => \oAxi_RData[21]_i_5_n_0\
    );
\oAxi_RData[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(21),
      I1 => data10(21),
      I2 => Q(3),
      I3 => data9(21),
      I4 => Q(2),
      I5 => data8(21),
      O => \oAxi_RData[21]_i_6_n_0\
    );
\oAxi_RData[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FEEE"
    )
        port map (
      I0 => \oAxi_RData_reg[1]\,
      I1 => \oAxi_RData[22]_i_2_n_0\,
      I2 => \oAxi_RData_reg[22]_i_3_n_0\,
      I3 => Q(5),
      I4 => \oAxi_RData[22]_i_4_n_0\,
      I5 => \oAxi_RData_reg[0]\,
      O => D(22)
    );
\oAxi_RData[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4400004000000040"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => \^no_of_valid_channels_reg[3]_0\(3),
      I3 => Q(3),
      I4 => Q(2),
      I5 => \^data3\(22),
      O => \oAxi_RData[22]_i_2_n_0\
    );
\oAxi_RData[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444044444444"
    )
        port map (
      I0 => Q(0),
      I1 => Q(6),
      I2 => Q(2),
      I3 => Q(4),
      I4 => Q(3),
      I5 => data12(22),
      O => \oAxi_RData[22]_i_4_n_0\
    );
\oAxi_RData[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \aes_channel_status_reg_n_0_[22]\,
      I1 => dest_out(22),
      I2 => Q(3),
      I3 => \^buffer_address_reg[63]_0\(54),
      I4 => Q(2),
      I5 => \^buffer_address_reg[63]_0\(22),
      O => \oAxi_RData[22]_i_5_n_0\
    );
\oAxi_RData[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(22),
      I1 => data10(22),
      I2 => Q(3),
      I3 => data9(22),
      I4 => Q(2),
      I5 => data8(22),
      O => \oAxi_RData[22]_i_6_n_0\
    );
\oAxi_RData[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008AAA8A8A"
    )
        port map (
      I0 => \oAxi_RData[23]_i_2_n_0\,
      I1 => Q(0),
      I2 => Q(6),
      I3 => \oAxi_RData_reg[17]\,
      I4 => data12(23),
      I5 => \oAxi_RData_reg[0]\,
      O => D(23)
    );
\oAxi_RData[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8888F888"
    )
        port map (
      I0 => Q(5),
      I1 => \oAxi_RData_reg[23]_i_3_n_0\,
      I2 => \^data3\(23),
      I3 => Q(2),
      I4 => \oAxi_RData_reg[23]\,
      I5 => \oAxi_RData_reg[1]\,
      O => \oAxi_RData[23]_i_2_n_0\
    );
\oAxi_RData[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \aes_channel_status_reg_n_0_[23]\,
      I1 => dest_out(23),
      I2 => Q(3),
      I3 => \^buffer_address_reg[63]_0\(55),
      I4 => Q(2),
      I5 => \^buffer_address_reg[63]_0\(23),
      O => \oAxi_RData[23]_i_5_n_0\
    );
\oAxi_RData[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(23),
      I1 => data10(23),
      I2 => Q(3),
      I3 => data9(23),
      I4 => Q(2),
      I5 => data8(23),
      O => \oAxi_RData[23]_i_6_n_0\
    );
\oAxi_RData[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4700"
    )
        port map (
      I0 => \oAxi_RData[24]_i_2_n_0\,
      I1 => \oAxi_RData_reg[24]\,
      I2 => Q(2),
      I3 => stmRead(0),
      O => D(24)
    );
\oAxi_RData[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBF0FFFFFF"
    )
        port map (
      I0 => \oAxi_RData_reg[17]\,
      I1 => data12(24),
      I2 => \oAxi_RData_reg[29]\,
      I3 => \oAxi_RData_reg[24]_i_4_n_0\,
      I4 => Q(5),
      I5 => \oAxi_RData_reg[1]\,
      O => \oAxi_RData[24]_i_2_n_0\
    );
\oAxi_RData[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \aes_channel_status_reg_n_0_[24]\,
      I1 => dest_out(24),
      I2 => Q(3),
      I3 => \^buffer_address_reg[63]_0\(56),
      I4 => Q(2),
      I5 => \^buffer_address_reg[63]_0\(24),
      O => \oAxi_RData[24]_i_5_n_0\
    );
\oAxi_RData[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(24),
      I1 => data10(24),
      I2 => Q(3),
      I3 => data9(24),
      I4 => Q(2),
      I5 => data8(24),
      O => \oAxi_RData[24]_i_6_n_0\
    );
\oAxi_RData[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA80AAAAAAAA"
    )
        port map (
      I0 => stmRead(0),
      I1 => \oAxi_RData_reg[25]_i_2_n_0\,
      I2 => Q(5),
      I3 => \oAxi_RData_reg[1]\,
      I4 => \oAxi_RData[25]_i_3_n_0\,
      I5 => \oAxi_RData_reg[9]\,
      O => D(25)
    );
\oAxi_RData[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBAAAAAAAA"
    )
        port map (
      I0 => \oAxi_RData_reg[29]\,
      I1 => data12(25),
      I2 => Q(3),
      I3 => Q(4),
      I4 => Q(2),
      I5 => \oAxi_RData_reg[1]\,
      O => \oAxi_RData[25]_i_3_n_0\
    );
\oAxi_RData[25]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \aes_channel_status_reg_n_0_[25]\,
      I1 => Q(3),
      I2 => \^buffer_address_reg[63]_0\(57),
      I3 => Q(2),
      I4 => \^buffer_address_reg[63]_0\(25),
      O => \oAxi_RData[25]_i_4_n_0\
    );
\oAxi_RData[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(25),
      I1 => data10(25),
      I2 => Q(3),
      I3 => data9(25),
      I4 => Q(2),
      I5 => data8(25),
      O => \oAxi_RData[25]_i_5_n_0\
    );
\oAxi_RData[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008F80808"
    )
        port map (
      I0 => \oAxi_RData_reg[26]_i_2_n_0\,
      I1 => Q(5),
      I2 => \oAxi_RData_reg[1]\,
      I3 => \oAxi_RData_reg[17]\,
      I4 => data12(26),
      I5 => \oAxi_RData_reg[0]\,
      O => D(26)
    );
\oAxi_RData[26]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \aes_channel_status_reg_n_0_[26]\,
      I1 => Q(3),
      I2 => \^buffer_address_reg[63]_0\(58),
      I3 => Q(2),
      I4 => \^buffer_address_reg[63]_0\(26),
      O => \oAxi_RData[26]_i_3_n_0\
    );
\oAxi_RData[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(26),
      I1 => data10(26),
      I2 => Q(3),
      I3 => data9(26),
      I4 => Q(2),
      I5 => data8(26),
      O => \oAxi_RData[26]_i_4_n_0\
    );
\oAxi_RData[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008F80808"
    )
        port map (
      I0 => \oAxi_RData_reg[27]_i_2_n_0\,
      I1 => Q(5),
      I2 => \oAxi_RData_reg[1]\,
      I3 => \oAxi_RData_reg[17]\,
      I4 => data12(27),
      I5 => \oAxi_RData_reg[0]\,
      O => D(27)
    );
\oAxi_RData[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \aes_channel_status_reg_n_0_[27]\,
      I1 => Q(3),
      I2 => \^buffer_address_reg[63]_0\(59),
      I3 => Q(2),
      I4 => \^buffer_address_reg[63]_0\(27),
      O => \oAxi_RData[27]_i_3_n_0\
    );
\oAxi_RData[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(27),
      I1 => data10(27),
      I2 => Q(3),
      I3 => data9(27),
      I4 => Q(2),
      I5 => data8(27),
      O => \oAxi_RData[27]_i_4_n_0\
    );
\oAxi_RData[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008F80808"
    )
        port map (
      I0 => \oAxi_RData_reg[28]_i_2_n_0\,
      I1 => Q(5),
      I2 => \oAxi_RData_reg[1]\,
      I3 => \oAxi_RData_reg[17]\,
      I4 => data12(28),
      I5 => \oAxi_RData_reg[0]\,
      O => D(28)
    );
\oAxi_RData[28]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \aes_channel_status_reg_n_0_[28]\,
      I1 => Q(3),
      I2 => \^buffer_address_reg[63]_0\(60),
      I3 => Q(2),
      I4 => \^buffer_address_reg[63]_0\(28),
      O => \oAxi_RData[28]_i_3_n_0\
    );
\oAxi_RData[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(28),
      I1 => data10(28),
      I2 => Q(3),
      I3 => data9(28),
      I4 => Q(2),
      I5 => data8(28),
      O => \oAxi_RData[28]_i_4_n_0\
    );
\oAxi_RData[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA80AAAAAAAA"
    )
        port map (
      I0 => stmRead(0),
      I1 => \oAxi_RData_reg[29]_i_2_n_0\,
      I2 => Q(5),
      I3 => \oAxi_RData_reg[1]\,
      I4 => \oAxi_RData[29]_i_4_n_0\,
      I5 => \oAxi_RData_reg[9]\,
      O => D(29)
    );
\oAxi_RData[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBAAAAAAAA"
    )
        port map (
      I0 => \oAxi_RData_reg[29]\,
      I1 => data12(29),
      I2 => Q(3),
      I3 => Q(4),
      I4 => Q(2),
      I5 => \oAxi_RData_reg[1]\,
      O => \oAxi_RData[29]_i_4_n_0\
    );
\oAxi_RData[29]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \aes_channel_status_reg_n_0_[29]\,
      I1 => Q(3),
      I2 => \^buffer_address_reg[63]_0\(61),
      I3 => Q(2),
      I4 => \^buffer_address_reg[63]_0\(29),
      O => \oAxi_RData[29]_i_6_n_0\
    );
\oAxi_RData[29]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(29),
      I1 => data10(29),
      I2 => Q(3),
      I3 => data9(29),
      I4 => Q(2),
      I5 => data8(29),
      O => \oAxi_RData[29]_i_7_n_0\
    );
\oAxi_RData[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEA00EA"
    )
        port map (
      I0 => \oAxi_RData[2]_i_2_n_0\,
      I1 => \oAxi_RData_reg[2]_i_3_n_0\,
      I2 => Q(5),
      I3 => \oAxi_RData_reg[1]\,
      I4 => \oAxi_RData[2]_i_4_n_0\,
      I5 => \oAxi_RData_reg[0]\,
      O => D(2)
    );
\oAxi_RData[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E20000000000"
    )
        port map (
      I0 => \^fs_multiplier_value_reg[15]_0\(2),
      I1 => Q(2),
      I2 => \^data3\(2),
      I3 => Q(3),
      I4 => Q(5),
      I5 => Q(4),
      O => \oAxi_RData[2]_i_2_n_0\
    );
\oAxi_RData[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => size_per_channel(2),
      I1 => Q(2),
      I2 => data12(2),
      I3 => Q(4),
      I4 => Q(3),
      O => \oAxi_RData[2]_i_4_n_0\
    );
\oAxi_RData[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \aes_channel_status_reg_n_0_[2]\,
      I1 => dest_out(2),
      I2 => Q(3),
      I3 => \^buffer_address_reg[63]_0\(34),
      I4 => Q(2),
      I5 => \^buffer_address_reg[63]_0\(2),
      O => \oAxi_RData[2]_i_5_n_0\
    );
\oAxi_RData[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(2),
      I1 => data10(2),
      I2 => Q(3),
      I3 => data9(2),
      I4 => Q(2),
      I5 => data8(2),
      O => \oAxi_RData[2]_i_6_n_0\
    );
\oAxi_RData[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008AAA8A8A"
    )
        port map (
      I0 => \oAxi_RData[30]_i_2_n_0\,
      I1 => Q(0),
      I2 => Q(6),
      I3 => \oAxi_RData_reg[17]\,
      I4 => data12(30),
      I5 => \oAxi_RData_reg[0]\,
      O => D(30)
    );
\oAxi_RData[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAC0AA00"
    )
        port map (
      I0 => \oAxi_RData_reg[30]_i_3_n_0\,
      I1 => \oAxi_RData[30]_i_4_n_0\,
      I2 => \oAxi_RData_reg[31]\,
      I3 => Q(5),
      I4 => Q(4),
      I5 => \oAxi_RData_reg[1]\,
      O => \oAxi_RData[30]_i_2_n_0\
    );
\oAxi_RData[30]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => ctrl_reg(12),
      I1 => mm2s_slave_error,
      I2 => mm2s_decode_error,
      O => \oAxi_RData[30]_i_4_n_0\
    );
\oAxi_RData[30]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \aes_channel_status_reg_n_0_[30]\,
      I1 => Q(3),
      I2 => \^buffer_address_reg[63]_0\(62),
      I3 => Q(2),
      I4 => \^buffer_address_reg[63]_0\(30),
      O => \oAxi_RData[30]_i_5_n_0\
    );
\oAxi_RData[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(30),
      I1 => data10(30),
      I2 => Q(3),
      I3 => data9(30),
      I4 => Q(2),
      I5 => data8(30),
      O => \oAxi_RData[30]_i_6_n_0\
    );
\oAxi_RData[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022222220222022"
    )
        port map (
      I0 => \oAxi_RData[31]_i_2_n_0\,
      I1 => \oAxi_RData_reg[0]\,
      I2 => Q(0),
      I3 => Q(6),
      I4 => \oAxi_RData_reg[17]\,
      I5 => data12(31),
      O => D(31)
    );
\oAxi_RData[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAC0AA00"
    )
        port map (
      I0 => \oAxi_RData_reg[31]_i_5_n_0\,
      I1 => ioc_irq,
      I2 => \oAxi_RData_reg[31]\,
      I3 => Q(5),
      I4 => Q(4),
      I5 => \oAxi_RData_reg[1]\,
      O => \oAxi_RData[31]_i_2_n_0\
    );
\oAxi_RData[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \aes_channel_status_reg_n_0_[31]\,
      I1 => Q(3),
      I2 => \^buffer_address_reg[63]_0\(63),
      I3 => Q(2),
      I4 => \^buffer_address_reg[63]_0\(31),
      O => \oAxi_RData[31]_i_8_n_0\
    );
\oAxi_RData[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(31),
      I1 => data10(31),
      I2 => Q(3),
      I3 => data9(31),
      I4 => Q(2),
      I5 => data8(31),
      O => \oAxi_RData[31]_i_9_n_0\
    );
\oAxi_RData[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEA00EA"
    )
        port map (
      I0 => \oAxi_RData[3]_i_2_n_0\,
      I1 => \oAxi_RData_reg[3]_i_3_n_0\,
      I2 => Q(5),
      I3 => \oAxi_RData_reg[1]\,
      I4 => \oAxi_RData[3]_i_4_n_0\,
      I5 => \oAxi_RData_reg[0]\,
      O => D(3)
    );
\oAxi_RData[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E20000000000"
    )
        port map (
      I0 => \^fs_multiplier_value_reg[15]_0\(3),
      I1 => Q(2),
      I2 => \^data3\(3),
      I3 => Q(3),
      I4 => Q(5),
      I5 => Q(4),
      O => \oAxi_RData[3]_i_2_n_0\
    );
\oAxi_RData[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => size_per_channel(3),
      I1 => Q(2),
      I2 => data12(3),
      I3 => Q(4),
      I4 => Q(3),
      O => \oAxi_RData[3]_i_4_n_0\
    );
\oAxi_RData[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \aes_channel_status_reg_n_0_[3]\,
      I1 => dest_out(3),
      I2 => Q(3),
      I3 => \^buffer_address_reg[63]_0\(35),
      I4 => Q(2),
      I5 => \^buffer_address_reg[63]_0\(3),
      O => \oAxi_RData[3]_i_5_n_0\
    );
\oAxi_RData[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(3),
      I1 => data10(3),
      I2 => Q(3),
      I3 => data9(3),
      I4 => Q(2),
      I5 => data8(3),
      O => \oAxi_RData[3]_i_6_n_0\
    );
\oAxi_RData[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEA00EA"
    )
        port map (
      I0 => \oAxi_RData[4]_i_2_n_0\,
      I1 => \oAxi_RData_reg[4]_i_3_n_0\,
      I2 => Q(5),
      I3 => \oAxi_RData_reg[1]\,
      I4 => \oAxi_RData[4]_i_4_n_0\,
      I5 => \oAxi_RData_reg[0]\,
      O => D(4)
    );
\oAxi_RData[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E20000000000"
    )
        port map (
      I0 => \^fs_multiplier_value_reg[15]_0\(4),
      I1 => Q(2),
      I2 => \^data3\(4),
      I3 => Q(3),
      I4 => Q(5),
      I5 => Q(4),
      O => \oAxi_RData[4]_i_2_n_0\
    );
\oAxi_RData[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => size_per_channel(4),
      I1 => Q(2),
      I2 => data12(4),
      I3 => Q(4),
      I4 => Q(3),
      O => \oAxi_RData[4]_i_4_n_0\
    );
\oAxi_RData[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \aes_channel_status_reg_n_0_[4]\,
      I1 => dest_out(4),
      I2 => Q(3),
      I3 => \^buffer_address_reg[63]_0\(36),
      I4 => Q(2),
      I5 => \^buffer_address_reg[63]_0\(4),
      O => \oAxi_RData[4]_i_5_n_0\
    );
\oAxi_RData[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(4),
      I1 => data10(4),
      I2 => Q(3),
      I3 => data9(4),
      I4 => Q(2),
      I5 => data8(4),
      O => \oAxi_RData[4]_i_6_n_0\
    );
\oAxi_RData[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEA00EA"
    )
        port map (
      I0 => \oAxi_RData[5]_i_2_n_0\,
      I1 => \oAxi_RData_reg[5]_i_3_n_0\,
      I2 => Q(5),
      I3 => \oAxi_RData_reg[1]\,
      I4 => \oAxi_RData[5]_i_4_n_0\,
      I5 => \oAxi_RData_reg[0]\,
      O => D(5)
    );
\oAxi_RData[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E20000000000"
    )
        port map (
      I0 => \^fs_multiplier_value_reg[15]_0\(5),
      I1 => Q(2),
      I2 => \^data3\(5),
      I3 => Q(3),
      I4 => Q(5),
      I5 => Q(4),
      O => \oAxi_RData[5]_i_2_n_0\
    );
\oAxi_RData[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => size_per_channel(5),
      I1 => Q(2),
      I2 => data12(5),
      I3 => Q(4),
      I4 => Q(3),
      O => \oAxi_RData[5]_i_4_n_0\
    );
\oAxi_RData[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \aes_channel_status_reg_n_0_[5]\,
      I1 => dest_out(5),
      I2 => Q(3),
      I3 => \^buffer_address_reg[63]_0\(37),
      I4 => Q(2),
      I5 => \^buffer_address_reg[63]_0\(5),
      O => \oAxi_RData[5]_i_5_n_0\
    );
\oAxi_RData[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(5),
      I1 => data10(5),
      I2 => Q(3),
      I3 => data9(5),
      I4 => Q(2),
      I5 => data8(5),
      O => \oAxi_RData[5]_i_6_n_0\
    );
\oAxi_RData[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEA00EA"
    )
        port map (
      I0 => \oAxi_RData[6]_i_2_n_0\,
      I1 => \oAxi_RData_reg[6]_i_3_n_0\,
      I2 => Q(5),
      I3 => \oAxi_RData_reg[1]\,
      I4 => \oAxi_RData[6]_i_4_n_0\,
      I5 => \oAxi_RData_reg[0]\,
      O => D(6)
    );
\oAxi_RData[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E20000000000"
    )
        port map (
      I0 => \^fs_multiplier_value_reg[15]_0\(6),
      I1 => Q(2),
      I2 => \^data3\(6),
      I3 => Q(3),
      I4 => Q(5),
      I5 => Q(4),
      O => \oAxi_RData[6]_i_2_n_0\
    );
\oAxi_RData[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => size_per_channel(6),
      I1 => Q(2),
      I2 => data12(6),
      I3 => Q(4),
      I4 => Q(3),
      O => \oAxi_RData[6]_i_4_n_0\
    );
\oAxi_RData[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \aes_channel_status_reg_n_0_[6]\,
      I1 => dest_out(6),
      I2 => Q(3),
      I3 => \^buffer_address_reg[63]_0\(38),
      I4 => Q(2),
      I5 => \^buffer_address_reg[63]_0\(6),
      O => \oAxi_RData[6]_i_5_n_0\
    );
\oAxi_RData[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(6),
      I1 => data10(6),
      I2 => Q(3),
      I3 => data9(6),
      I4 => Q(2),
      I5 => data8(6),
      O => \oAxi_RData[6]_i_6_n_0\
    );
\oAxi_RData[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEA00EA"
    )
        port map (
      I0 => \oAxi_RData[7]_i_2_n_0\,
      I1 => \oAxi_RData_reg[7]_i_3_n_0\,
      I2 => Q(5),
      I3 => \oAxi_RData_reg[1]\,
      I4 => \oAxi_RData[7]_i_4_n_0\,
      I5 => \oAxi_RData_reg[0]\,
      O => D(7)
    );
\oAxi_RData[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E20000000000"
    )
        port map (
      I0 => \^fs_multiplier_value_reg[15]_0\(7),
      I1 => Q(2),
      I2 => \^data3\(7),
      I3 => Q(3),
      I4 => Q(5),
      I5 => Q(4),
      O => \oAxi_RData[7]_i_2_n_0\
    );
\oAxi_RData[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => size_per_channel(7),
      I1 => Q(2),
      I2 => data12(7),
      I3 => Q(4),
      I4 => Q(3),
      O => \oAxi_RData[7]_i_4_n_0\
    );
\oAxi_RData[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \aes_channel_status_reg_n_0_[7]\,
      I1 => dest_out(7),
      I2 => Q(3),
      I3 => \^buffer_address_reg[63]_0\(39),
      I4 => Q(2),
      I5 => \^buffer_address_reg[63]_0\(7),
      O => \oAxi_RData[7]_i_5_n_0\
    );
\oAxi_RData[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(7),
      I1 => data10(7),
      I2 => Q(3),
      I3 => data9(7),
      I4 => Q(2),
      I5 => data8(7),
      O => \oAxi_RData[7]_i_6_n_0\
    );
\oAxi_RData[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEA00EA"
    )
        port map (
      I0 => \oAxi_RData[8]_i_2_n_0\,
      I1 => \oAxi_RData_reg[8]_i_3_n_0\,
      I2 => Q(5),
      I3 => \oAxi_RData_reg[1]\,
      I4 => \oAxi_RData[8]_i_4_n_0\,
      I5 => \oAxi_RData_reg[0]\,
      O => D(8)
    );
\oAxi_RData[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E20000000000"
    )
        port map (
      I0 => \^fs_multiplier_value_reg[15]_0\(8),
      I1 => Q(2),
      I2 => \^data3\(8),
      I3 => Q(3),
      I4 => Q(5),
      I5 => Q(4),
      O => \oAxi_RData[8]_i_2_n_0\
    );
\oAxi_RData[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => size_per_channel(8),
      I1 => Q(2),
      I2 => data12(8),
      I3 => Q(4),
      I4 => Q(3),
      O => \oAxi_RData[8]_i_4_n_0\
    );
\oAxi_RData[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \aes_channel_status_reg_n_0_[8]\,
      I1 => dest_out(8),
      I2 => Q(3),
      I3 => \^buffer_address_reg[63]_0\(40),
      I4 => Q(2),
      I5 => \^buffer_address_reg[63]_0\(8),
      O => \oAxi_RData[8]_i_5_n_0\
    );
\oAxi_RData[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(8),
      I1 => data10(8),
      I2 => Q(3),
      I3 => data9(8),
      I4 => Q(2),
      I5 => data8(8),
      O => \oAxi_RData[8]_i_6_n_0\
    );
\oAxi_RData[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A888AAAAAAAA"
    )
        port map (
      I0 => stmRead(0),
      I1 => \oAxi_RData[9]_i_2_n_0\,
      I2 => \oAxi_RData_reg[9]_i_3_n_0\,
      I3 => Q(5),
      I4 => \oAxi_RData[9]_i_4_n_0\,
      I5 => \oAxi_RData_reg[9]\,
      O => D(9)
    );
\oAxi_RData[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => Q(0),
      I1 => Q(6),
      I2 => \oAxi_RData_reg[23]\,
      I3 => \^data3\(9),
      I4 => Q(2),
      I5 => \^fs_multiplier_value_reg[15]_0\(9),
      O => \oAxi_RData[9]_i_2_n_0\
    );
\oAxi_RData[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFAAAAAAAA"
    )
        port map (
      I0 => \oAxi_RData_reg[29]\,
      I1 => size_per_channel(9),
      I2 => \oAxi_RData_reg[15]\,
      I3 => data12(9),
      I4 => \oAxi_RData_reg[15]_0\,
      I5 => \oAxi_RData_reg[1]\,
      O => \oAxi_RData[9]_i_4_n_0\
    );
\oAxi_RData[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \aes_channel_status_reg_n_0_[9]\,
      I1 => dest_out(9),
      I2 => Q(3),
      I3 => \^buffer_address_reg[63]_0\(41),
      I4 => Q(2),
      I5 => \^buffer_address_reg[63]_0\(9),
      O => \oAxi_RData[9]_i_5_n_0\
    );
\oAxi_RData[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(9),
      I1 => data10(9),
      I2 => Q(3),
      I3 => data9(9),
      I4 => Q(2),
      I5 => data8(9),
      O => \oAxi_RData[9]_i_6_n_0\
    );
\oAxi_RData_reg[10]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \oAxi_RData[10]_i_5_n_0\,
      I1 => \oAxi_RData[10]_i_6_n_0\,
      O => \oAxi_RData_reg[10]_i_3_n_0\,
      S => Q(4)
    );
\oAxi_RData_reg[11]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \oAxi_RData[11]_i_5_n_0\,
      I1 => \oAxi_RData[11]_i_6_n_0\,
      O => \oAxi_RData_reg[11]_i_3_n_0\,
      S => Q(4)
    );
\oAxi_RData_reg[12]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \oAxi_RData[12]_i_5_n_0\,
      I1 => \oAxi_RData[12]_i_6_n_0\,
      O => \oAxi_RData_reg[12]_i_3_n_0\,
      S => Q(4)
    );
\oAxi_RData_reg[13]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \oAxi_RData[13]_i_6_n_0\,
      I1 => \oAxi_RData[13]_i_7_n_0\,
      O => \oAxi_RData_reg[13]_i_3_n_0\,
      S => Q(4)
    );
\oAxi_RData_reg[14]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \oAxi_RData[14]_i_5_n_0\,
      I1 => \oAxi_RData[14]_i_6_n_0\,
      O => \oAxi_RData_reg[14]_i_3_n_0\,
      S => Q(4)
    );
\oAxi_RData_reg[15]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \oAxi_RData[15]_i_5_n_0\,
      I1 => \oAxi_RData[15]_i_6_n_0\,
      O => \oAxi_RData_reg[15]_i_3_n_0\,
      S => Q(4)
    );
\oAxi_RData_reg[16]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \oAxi_RData[16]_i_5_n_0\,
      I1 => \oAxi_RData[16]_i_6_n_0\,
      O => \oAxi_RData_reg[16]_i_3_n_0\,
      S => Q(4)
    );
\oAxi_RData_reg[17]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \oAxi_RData[17]_i_5_n_0\,
      I1 => \oAxi_RData[17]_i_6_n_0\,
      O => \oAxi_RData_reg[17]_i_3_n_0\,
      S => Q(4)
    );
\oAxi_RData_reg[18]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \oAxi_RData[18]_i_5_n_0\,
      I1 => \oAxi_RData[18]_i_6_n_0\,
      O => \oAxi_RData_reg[18]_i_3_n_0\,
      S => Q(4)
    );
\oAxi_RData_reg[19]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \oAxi_RData[19]_i_5_n_0\,
      I1 => \oAxi_RData[19]_i_6_n_0\,
      O => \oAxi_RData_reg[19]_i_3_n_0\,
      S => Q(4)
    );
\oAxi_RData_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \oAxi_RData[1]_i_5_n_0\,
      I1 => \oAxi_RData[1]_i_6_n_0\,
      O => \oAxi_RData_reg[1]_i_3_n_0\,
      S => Q(4)
    );
\oAxi_RData_reg[20]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \oAxi_RData[20]_i_5_n_0\,
      I1 => \oAxi_RData[20]_i_6_n_0\,
      O => \oAxi_RData_reg[20]_i_3_n_0\,
      S => Q(4)
    );
\oAxi_RData_reg[21]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \oAxi_RData[21]_i_5_n_0\,
      I1 => \oAxi_RData[21]_i_6_n_0\,
      O => \oAxi_RData_reg[21]_i_3_n_0\,
      S => Q(4)
    );
\oAxi_RData_reg[22]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \oAxi_RData[22]_i_5_n_0\,
      I1 => \oAxi_RData[22]_i_6_n_0\,
      O => \oAxi_RData_reg[22]_i_3_n_0\,
      S => Q(4)
    );
\oAxi_RData_reg[23]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \oAxi_RData[23]_i_5_n_0\,
      I1 => \oAxi_RData[23]_i_6_n_0\,
      O => \oAxi_RData_reg[23]_i_3_n_0\,
      S => Q(4)
    );
\oAxi_RData_reg[24]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \oAxi_RData[24]_i_5_n_0\,
      I1 => \oAxi_RData[24]_i_6_n_0\,
      O => \oAxi_RData_reg[24]_i_4_n_0\,
      S => Q(4)
    );
\oAxi_RData_reg[25]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \oAxi_RData[25]_i_4_n_0\,
      I1 => \oAxi_RData[25]_i_5_n_0\,
      O => \oAxi_RData_reg[25]_i_2_n_0\,
      S => Q(4)
    );
\oAxi_RData_reg[26]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \oAxi_RData[26]_i_3_n_0\,
      I1 => \oAxi_RData[26]_i_4_n_0\,
      O => \oAxi_RData_reg[26]_i_2_n_0\,
      S => Q(4)
    );
\oAxi_RData_reg[27]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \oAxi_RData[27]_i_3_n_0\,
      I1 => \oAxi_RData[27]_i_4_n_0\,
      O => \oAxi_RData_reg[27]_i_2_n_0\,
      S => Q(4)
    );
\oAxi_RData_reg[28]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \oAxi_RData[28]_i_3_n_0\,
      I1 => \oAxi_RData[28]_i_4_n_0\,
      O => \oAxi_RData_reg[28]_i_2_n_0\,
      S => Q(4)
    );
\oAxi_RData_reg[29]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \oAxi_RData[29]_i_6_n_0\,
      I1 => \oAxi_RData[29]_i_7_n_0\,
      O => \oAxi_RData_reg[29]_i_2_n_0\,
      S => Q(4)
    );
\oAxi_RData_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \oAxi_RData[2]_i_5_n_0\,
      I1 => \oAxi_RData[2]_i_6_n_0\,
      O => \oAxi_RData_reg[2]_i_3_n_0\,
      S => Q(4)
    );
\oAxi_RData_reg[30]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \oAxi_RData[30]_i_5_n_0\,
      I1 => \oAxi_RData[30]_i_6_n_0\,
      O => \oAxi_RData_reg[30]_i_3_n_0\,
      S => Q(4)
    );
\oAxi_RData_reg[31]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \oAxi_RData[31]_i_8_n_0\,
      I1 => \oAxi_RData[31]_i_9_n_0\,
      O => \oAxi_RData_reg[31]_i_5_n_0\,
      S => Q(4)
    );
\oAxi_RData_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \oAxi_RData[3]_i_5_n_0\,
      I1 => \oAxi_RData[3]_i_6_n_0\,
      O => \oAxi_RData_reg[3]_i_3_n_0\,
      S => Q(4)
    );
\oAxi_RData_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \oAxi_RData[4]_i_5_n_0\,
      I1 => \oAxi_RData[4]_i_6_n_0\,
      O => \oAxi_RData_reg[4]_i_3_n_0\,
      S => Q(4)
    );
\oAxi_RData_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \oAxi_RData[5]_i_5_n_0\,
      I1 => \oAxi_RData[5]_i_6_n_0\,
      O => \oAxi_RData_reg[5]_i_3_n_0\,
      S => Q(4)
    );
\oAxi_RData_reg[6]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \oAxi_RData[6]_i_5_n_0\,
      I1 => \oAxi_RData[6]_i_6_n_0\,
      O => \oAxi_RData_reg[6]_i_3_n_0\,
      S => Q(4)
    );
\oAxi_RData_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \oAxi_RData[7]_i_5_n_0\,
      I1 => \oAxi_RData[7]_i_6_n_0\,
      O => \oAxi_RData_reg[7]_i_3_n_0\,
      S => Q(4)
    );
\oAxi_RData_reg[8]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \oAxi_RData[8]_i_5_n_0\,
      I1 => \oAxi_RData[8]_i_6_n_0\,
      O => \oAxi_RData_reg[8]_i_3_n_0\,
      S => Q(4)
    );
\oAxi_RData_reg[9]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \oAxi_RData[9]_i_5_n_0\,
      I1 => \oAxi_RData[9]_i_6_n_0\,
      O => \oAxi_RData_reg[9]_i_3_n_0\,
      S => Q(4)
    );
oAxi_WReady_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF443044"
    )
        port map (
      I0 => s_axi_lite_wvalid,
      I1 => stmWrite(1),
      I2 => s_axi_lite_awvalid,
      I3 => stmWrite(0),
      I4 => \^oaxi_wready_reg_0\,
      O => oAxi_WReady_i_1_n_0
    );
oAxi_WReady_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => oAxi_WReady_i_1_n_0,
      Q => \^oaxi_wready_reg_0\,
      R => \^dest_rst\
    );
\pcm_data_width_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => run_stop_i_1_n_0,
      D => s_axi_lite_wdata(16),
      Q => \^pcm_data_width_reg[2]_0\(0),
      R => ioc_irq_en_reg_0
    );
\pcm_data_width_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_lite_aclk,
      CE => run_stop_i_1_n_0,
      D => s_axi_lite_wdata(17),
      Q => \^pcm_data_width_reg[2]_0\(1),
      S => ioc_irq_en_reg_0
    );
\pcm_data_width_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => run_stop_i_1_n_0,
      D => s_axi_lite_wdata(18),
      Q => \^pcm_data_width_reg[2]_0\(2),
      R => ioc_irq_en_reg_0
    );
\period_size_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \no_of_periods[7]_i_1_n_0\,
      D => s_axi_lite_wdata(0),
      Q => \^data3\(0),
      R => ioc_irq_en_reg_0
    );
\period_size_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \no_of_periods[7]_i_1_n_0\,
      D => s_axi_lite_wdata(10),
      Q => \^data3\(10),
      R => ioc_irq_en_reg_0
    );
\period_size_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \no_of_periods[7]_i_1_n_0\,
      D => s_axi_lite_wdata(11),
      Q => \^data3\(11),
      R => ioc_irq_en_reg_0
    );
\period_size_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \no_of_periods[7]_i_1_n_0\,
      D => s_axi_lite_wdata(12),
      Q => \^data3\(12),
      R => ioc_irq_en_reg_0
    );
\period_size_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \no_of_periods[7]_i_1_n_0\,
      D => s_axi_lite_wdata(13),
      Q => \^data3\(13),
      R => ioc_irq_en_reg_0
    );
\period_size_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \no_of_periods[7]_i_1_n_0\,
      D => s_axi_lite_wdata(14),
      Q => \^data3\(14),
      R => ioc_irq_en_reg_0
    );
\period_size_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \no_of_periods[7]_i_1_n_0\,
      D => s_axi_lite_wdata(15),
      Q => \^data3\(15),
      R => ioc_irq_en_reg_0
    );
\period_size_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \no_of_periods[7]_i_1_n_0\,
      D => s_axi_lite_wdata(1),
      Q => \^data3\(1),
      R => ioc_irq_en_reg_0
    );
\period_size_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \no_of_periods[7]_i_1_n_0\,
      D => s_axi_lite_wdata(2),
      Q => \^data3\(2),
      R => ioc_irq_en_reg_0
    );
\period_size_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \no_of_periods[7]_i_1_n_0\,
      D => s_axi_lite_wdata(3),
      Q => \^data3\(3),
      R => ioc_irq_en_reg_0
    );
\period_size_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \no_of_periods[7]_i_1_n_0\,
      D => s_axi_lite_wdata(4),
      Q => \^data3\(4),
      R => ioc_irq_en_reg_0
    );
\period_size_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \no_of_periods[7]_i_1_n_0\,
      D => s_axi_lite_wdata(5),
      Q => \^data3\(5),
      R => ioc_irq_en_reg_0
    );
\period_size_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \no_of_periods[7]_i_1_n_0\,
      D => s_axi_lite_wdata(6),
      Q => \^data3\(6),
      R => ioc_irq_en_reg_0
    );
\period_size_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \no_of_periods[7]_i_1_n_0\,
      D => s_axi_lite_wdata(7),
      Q => \^data3\(7),
      R => ioc_irq_en_reg_0
    );
\period_size_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \no_of_periods[7]_i_1_n_0\,
      D => s_axi_lite_wdata(8),
      Q => \^data3\(8),
      R => ioc_irq_en_reg_0
    );
\period_size_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \no_of_periods[7]_i_1_n_0\,
      D => s_axi_lite_wdata(9),
      Q => \^data3\(9),
      R => ioc_irq_en_reg_0
    );
\rWriteAddr[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => stmWrite(0),
      I1 => s_axi_lite_awvalid,
      I2 => stmWrite(1),
      O => rWriteAddr
    );
\rWriteAddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rWriteAddr,
      D => s_axi_lite_awaddr(0),
      Q => \rWriteAddr_reg_n_0_[0]\,
      R => \^dest_rst\
    );
\rWriteAddr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rWriteAddr,
      D => s_axi_lite_awaddr(10),
      Q => \rWriteAddr_reg_n_0_[10]\,
      R => \^dest_rst\
    );
\rWriteAddr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rWriteAddr,
      D => s_axi_lite_awaddr(11),
      Q => \rWriteAddr_reg_n_0_[11]\,
      R => \^dest_rst\
    );
\rWriteAddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rWriteAddr,
      D => s_axi_lite_awaddr(1),
      Q => \rWriteAddr_reg_n_0_[1]\,
      R => \^dest_rst\
    );
\rWriteAddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rWriteAddr,
      D => s_axi_lite_awaddr(2),
      Q => \rWriteAddr_reg_n_0_[2]\,
      R => \^dest_rst\
    );
\rWriteAddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rWriteAddr,
      D => s_axi_lite_awaddr(3),
      Q => \rWriteAddr_reg_n_0_[3]\,
      R => \^dest_rst\
    );
\rWriteAddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rWriteAddr,
      D => s_axi_lite_awaddr(4),
      Q => \rWriteAddr_reg_n_0_[4]\,
      R => \^dest_rst\
    );
\rWriteAddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rWriteAddr,
      D => s_axi_lite_awaddr(5),
      Q => \rWriteAddr_reg_n_0_[5]\,
      R => \^dest_rst\
    );
\rWriteAddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rWriteAddr,
      D => s_axi_lite_awaddr(6),
      Q => \rWriteAddr_reg_n_0_[6]\,
      R => \^dest_rst\
    );
\rWriteAddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rWriteAddr,
      D => s_axi_lite_awaddr(7),
      Q => \rWriteAddr_reg_n_0_[7]\,
      R => \^dest_rst\
    );
\rWriteAddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rWriteAddr,
      D => s_axi_lite_awaddr(8),
      Q => \rWriteAddr_reg_n_0_[8]\,
      R => \^dest_rst\
    );
\rWriteAddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rWriteAddr,
      D => s_axi_lite_awaddr(9),
      Q => \rWriteAddr_reg_n_0_[9]\,
      R => \^dest_rst\
    );
reset_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => run_stop_i_1_n_0,
      D => s_axi_lite_wdata(1),
      Q => \^soft_reset_lite\,
      R => ioc_irq_en_reg_0
    );
run_stop_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => run_stop_i_2_n_0,
      I1 => \rWriteAddr_reg_n_0_[6]\,
      I2 => \rWriteAddr_reg_n_0_[5]\,
      I3 => \rWriteAddr_reg_n_0_[3]\,
      O => run_stop_i_1_n_0
    );
run_stop_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \^oaxi_wready_reg_0\,
      I1 => s_axi_lite_wvalid,
      I2 => \rWriteAddr_reg_n_0_[4]\,
      I3 => \rWriteAddr_reg_n_0_[2]\,
      I4 => \aes_channel_status[95]_i_2_n_0\,
      I5 => \oAxi_BResp[1]_i_3_n_0\,
      O => run_stop_i_2_n_0
    );
run_stop_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => run_stop_i_1_n_0,
      D => s_axi_lite_wdata(0),
      Q => \^start_dma_lite\,
      R => ioc_irq_en_reg_0
    );
\size_per_channel[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \size_per_channel[15]_i_2_n_0\,
      I1 => \rWriteAddr_reg_n_0_[2]\,
      I2 => \rWriteAddr_reg_n_0_[10]\,
      I3 => \rWriteAddr_reg_n_0_[9]\,
      I4 => \rWriteAddr_reg_n_0_[8]\,
      I5 => \rWriteAddr_reg_n_0_[11]\,
      O => \size_per_channel[15]_i_1_n_0\
    );
\size_per_channel[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \rWriteAddr_reg_n_0_[5]\,
      I1 => \rWriteAddr_reg_n_0_[3]\,
      I2 => \rWriteAddr_reg_n_0_[4]\,
      I3 => \size_per_channel[15]_i_3_n_0\,
      I4 => \rWriteAddr_reg_n_0_[6]\,
      I5 => \aes_channel_status[95]_i_2_n_0\,
      O => \size_per_channel[15]_i_2_n_0\
    );
\size_per_channel[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s_axi_lite_wvalid,
      I1 => \^oaxi_wready_reg_0\,
      O => \size_per_channel[15]_i_3_n_0\
    );
\size_per_channel_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \size_per_channel[15]_i_1_n_0\,
      D => s_axi_lite_wdata(0),
      Q => size_per_channel(0),
      R => ioc_irq_en_reg_0
    );
\size_per_channel_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \size_per_channel[15]_i_1_n_0\,
      D => s_axi_lite_wdata(10),
      Q => size_per_channel(10),
      R => ioc_irq_en_reg_0
    );
\size_per_channel_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \size_per_channel[15]_i_1_n_0\,
      D => s_axi_lite_wdata(11),
      Q => size_per_channel(11),
      R => ioc_irq_en_reg_0
    );
\size_per_channel_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \size_per_channel[15]_i_1_n_0\,
      D => s_axi_lite_wdata(12),
      Q => size_per_channel(12),
      R => ioc_irq_en_reg_0
    );
\size_per_channel_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \size_per_channel[15]_i_1_n_0\,
      D => s_axi_lite_wdata(13),
      Q => size_per_channel(13),
      R => ioc_irq_en_reg_0
    );
\size_per_channel_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \size_per_channel[15]_i_1_n_0\,
      D => s_axi_lite_wdata(14),
      Q => size_per_channel(14),
      R => ioc_irq_en_reg_0
    );
\size_per_channel_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \size_per_channel[15]_i_1_n_0\,
      D => s_axi_lite_wdata(15),
      Q => size_per_channel(15),
      R => ioc_irq_en_reg_0
    );
\size_per_channel_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \size_per_channel[15]_i_1_n_0\,
      D => s_axi_lite_wdata(1),
      Q => size_per_channel(1),
      R => ioc_irq_en_reg_0
    );
\size_per_channel_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \size_per_channel[15]_i_1_n_0\,
      D => s_axi_lite_wdata(2),
      Q => size_per_channel(2),
      R => ioc_irq_en_reg_0
    );
\size_per_channel_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \size_per_channel[15]_i_1_n_0\,
      D => s_axi_lite_wdata(3),
      Q => size_per_channel(3),
      R => ioc_irq_en_reg_0
    );
\size_per_channel_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \size_per_channel[15]_i_1_n_0\,
      D => s_axi_lite_wdata(4),
      Q => size_per_channel(4),
      R => ioc_irq_en_reg_0
    );
\size_per_channel_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \size_per_channel[15]_i_1_n_0\,
      D => s_axi_lite_wdata(5),
      Q => size_per_channel(5),
      R => ioc_irq_en_reg_0
    );
\size_per_channel_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \size_per_channel[15]_i_1_n_0\,
      D => s_axi_lite_wdata(6),
      Q => size_per_channel(6),
      R => ioc_irq_en_reg_0
    );
\size_per_channel_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \size_per_channel[15]_i_1_n_0\,
      D => s_axi_lite_wdata(7),
      Q => size_per_channel(7),
      R => ioc_irq_en_reg_0
    );
\size_per_channel_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \size_per_channel[15]_i_1_n_0\,
      D => s_axi_lite_wdata(8),
      Q => size_per_channel(8),
      R => ioc_irq_en_reg_0
    );
\size_per_channel_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \size_per_channel[15]_i_1_n_0\,
      D => s_axi_lite_wdata(9),
      Q => size_per_channel(9),
      R => ioc_irq_en_reg_0
    );
start_dma_lite_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^start_dma_lite\,
      I1 => ioc_irq_en_reg_0,
      O => run_stop_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo is
  port (
    sig_init_reg_reg_0 : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    mm2s_cmd_ready : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 70 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1 : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ : in STD_LOGIC;
    mm2s_cmd_valid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_init_done_2 : in STD_LOGIC;
    sig_init_done_0 : in STD_LOGIC;
    sig_init_done_1 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 70 downto 0 );
  signal \^mm2s_cmd_ready\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
  signal \sig_init_done_i_1__2_n_0\ : STD_LOGIC;
  signal \^sig_init_reg_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_init_done_i_1 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__2\ : label is "soft_lutpair19";
begin
  E(0) <= \^e\(0);
  Q(70 downto 0) <= \^q\(70 downto 0);
  mm2s_cmd_ready <= \^mm2s_cmd_ready\;
  sig_init_done <= \^sig_init_done\;
  sig_init_reg_reg_0 <= \^sig_init_reg_reg_0\;
\USE_SINGLE_REG.sig_regfifo_dout_reg[95]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^mm2s_cmd_ready\,
      I1 => mm2s_cmd_valid,
      O => \^e\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => '1',
      Q => \^q\(6),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(6),
      Q => \^q\(7),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(7),
      Q => \^q\(8),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(8),
      Q => \^q\(9),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(9),
      Q => \^q\(10),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(10),
      Q => \^q\(11),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(11),
      Q => \^q\(12),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(12),
      Q => \^q\(13),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(13),
      Q => \^q\(14),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(0),
      Q => \^q\(0),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(14),
      Q => \^q\(15),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(15),
      Q => \^q\(16),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(16),
      Q => \^q\(17),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(17),
      Q => \^q\(18),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(18),
      Q => \^q\(19),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(19),
      Q => \^q\(20),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(20),
      Q => \^q\(21),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(21),
      Q => \^q\(22),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(22),
      Q => \^q\(23),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(23),
      Q => \^q\(24),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(1),
      Q => \^q\(1),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(24),
      Q => \^q\(25),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(25),
      Q => \^q\(26),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(26),
      Q => \^q\(27),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(27),
      Q => \^q\(28),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(28),
      Q => \^q\(29),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(29),
      Q => \^q\(30),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(30),
      Q => \^q\(31),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(31),
      Q => \^q\(32),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(32),
      Q => \^q\(33),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(33),
      Q => \^q\(34),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(2),
      Q => \^q\(2),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(34),
      Q => \^q\(35),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(35),
      Q => \^q\(36),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(36),
      Q => \^q\(37),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(37),
      Q => \^q\(38),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(38),
      Q => \^q\(39),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(39),
      Q => \^q\(40),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(40),
      Q => \^q\(41),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(41),
      Q => \^q\(42),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(42),
      Q => \^q\(43),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(43),
      Q => \^q\(44),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(3),
      Q => \^q\(3),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(44),
      Q => \^q\(45),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(45),
      Q => \^q\(46),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(46),
      Q => \^q\(47),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(47),
      Q => \^q\(48),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(48),
      Q => \^q\(49),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(49),
      Q => \^q\(50),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(50),
      Q => \^q\(51),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(51),
      Q => \^q\(52),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(52),
      Q => \^q\(53),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(53),
      Q => \^q\(54),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(4),
      Q => \^q\(4),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(54),
      Q => \^q\(55),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(55),
      Q => \^q\(56),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(56),
      Q => \^q\(57),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(57),
      Q => \^q\(58),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(58),
      Q => \^q\(59),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(59),
      Q => \^q\(60),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(60),
      Q => \^q\(61),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(61),
      Q => \^q\(62),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(62),
      Q => \^q\(63),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(63),
      Q => \^q\(64),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(5),
      Q => \^q\(5),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(64),
      Q => \^q\(65),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(65),
      Q => \^q\(66),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(66),
      Q => \^q\(67),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(67),
      Q => \^q\(68),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(68),
      Q => \^q\(69),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \^e\(0),
      D => D(69),
      Q => \^q\(70),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\,
      Q => \^mm2s_cmd_ready\,
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\,
      Q => sig_cmd2mstr_cmd_valid,
      R => '0'
    );
sig_calc_error_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(5),
      I5 => \^q\(4),
      O => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I1 => sig_init_done_2,
      I2 => \I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      I3 => \^sig_init_reg_reg_0\,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\sig_init_done_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I1 => sig_init_done_0,
      I2 => \I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      I3 => \^sig_init_reg_reg_0\,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\sig_init_done_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I1 => sig_init_done_1,
      I2 => \I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      I3 => \^sig_init_reg_reg_0\,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1
    );
\sig_init_done_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I1 => \^sig_init_done\,
      I2 => \I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      I3 => \^sig_init_reg_reg_0\,
      O => \sig_init_done_i_1__2_n_0\
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \sig_init_done_i_1__2_n_0\,
      Q => \^sig_init_done\,
      R => '0'
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \^sig_init_reg_reg_0\,
      Q => \I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      S => sig_stream_rst
    );
sig_init_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => sig_stream_rst,
      Q => \^sig_init_reg_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0\ is
  port (
    sig_init_done : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2\ : out STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_rsc2stat_status : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0\ : entity is "axi_datamover_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0\ is
  signal \USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \^use_single_reg.sig_regfifo_empty_reg_reg_0\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \^use_single_reg.sig_regfifo_full_reg_reg_0\ : STD_LOGIC;
  signal mm2s_status : STD_LOGIC_VECTOR ( 6 downto 5 );
  signal \^sig_init_done\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ASYNC_CLOCKS.CDC_DECODE_ERROR_INST_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \ASYNC_CLOCKS.CDC_SLAVE_ERROR_INST_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0\ : label is "soft_lutpair17";
begin
  \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ <= \^use_single_reg.sig_regfifo_empty_reg_reg_0\;
  \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ <= \^use_single_reg.sig_regfifo_full_reg_reg_0\;
  sig_init_done <= \^sig_init_done\;
\ASYNC_CLOCKS.CDC_DECODE_ERROR_INST_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I1 => mm2s_status(5),
      O => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2\
    );
\ASYNC_CLOCKS.CDC_SLAVE_ERROR_INST_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I1 => mm2s_status(6),
      O => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => sig_rsc2stat_status(0),
      I1 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I2 => sig_rsc2stat_status_valid,
      I3 => mm2s_status(5),
      O => \USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => sig_rsc2stat_status(1),
      I1 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I2 => sig_rsc2stat_status_valid,
      I3 => mm2s_status(6),
      O => \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1_n_0\,
      Q => mm2s_status(5),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1_n_0\,
      Q => mm2s_status(6),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEE"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I2 => sig_rsc2stat_status_valid,
      I3 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0\,
      Q => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I1 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I2 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I3 => sig_rsc2stat_status_valid,
      O => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0\,
      Q => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      R => '0'
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_pcc is
  port (
    \in\ : out STD_LOGIC_VECTOR ( 73 downto 0 );
    sig_mstr2data_cmd_valid : out STD_LOGIC;
    sig_mstr2addr_cmd_valid : out STD_LOGIC;
    \INTERLEAVED.cmd_valid_reg\ : out STD_LOGIC;
    sig_calc_error_reg_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    sig_calc_error_reg_reg_1 : in STD_LOGIC;
    mm2s_cmd_valid : in STD_LOGIC;
    mm2s_cmd_ready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 70 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd2mstr_cmd_valid : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_cmd2data_valid_reg_0 : in STD_LOGIC;
    sig_ld_xfer_reg_tmp_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    sig_cmd2addr_valid_reg_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_pcc;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_pcc is
  signal \FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_4_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_4_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \I_CMD_STATUS/I_CMD_FIFO/sig_regfifo_empty_reg0\ : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal lsig_acntr_msh_eq_max : STD_LOGIC;
  signal lsig_acntr_msh_eq_max_reg : STD_LOGIC;
  signal lsig_acntr_seg3_eq_max : STD_LOGIC;
  signal lsig_acntr_seg3_eq_max_reg : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_1_in3_in : STD_LOGIC;
  signal sig_addr_aligned_im0 : STD_LOGIC;
  signal sig_addr_aligned_ireg1 : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[0]_i_3_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[0]_i_4_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[0]_i_5_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[0]_i_6_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[12]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[12]_i_3_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[12]_i_4_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[12]_i_5_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[4]_i_3_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[4]_i_4_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[4]_i_5_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[8]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[8]_i_3_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[8]_i_4_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[8]_i_5_n_0\ : STD_LOGIC;
  signal sig_addr_cntr_im0_msh_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[10]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[5]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[6]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[8]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[9]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[9]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0[15]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_addr_cntr_lsh_kh : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal sig_adjusted_addr_incr_im1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[3]_i_3_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[3]_i_4_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[3]_i_5_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_5_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[9]_i_2_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[9]_i_3_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_brst_cnt_eq_one_im0 : STD_LOGIC;
  signal sig_brst_cnt_eq_one_ireg1 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_im0 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_ireg1 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_ireg1_i_2_n_0 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_ireg1_i_3_n_0 : STD_LOGIC;
  signal \sig_btt_cntr_im0[11]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[11]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[11]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[11]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[11]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[11]_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[11]_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[19]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[19]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[19]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[19]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[22]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[22]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[22]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[22]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[3]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[3]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[3]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[3]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[3]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[3]_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[3]_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[3]_i_9_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_9_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[22]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[22]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[22]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[22]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[15]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[16]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[17]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[18]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[19]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[20]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[21]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[22]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im01 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im01_carry_i_1_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im01_carry_i_2_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im01_carry_i_3_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im01_carry_i_4_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im01_carry_i_5_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im01_carry_i_6_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im01_carry_n_1 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im01_carry_n_2 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im01_carry_n_3 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01 : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa_im01_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa_im01_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa_im01_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa_im01_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa_im01_carry__0_n_3\ : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_1_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_2_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_3_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_4_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_5_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_6_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_7_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_8_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_9_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_1 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_2 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_3 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_ireg1 : STD_LOGIC;
  signal \sig_byte_change_minus1_im2/i__n_0\ : STD_LOGIC;
  signal sig_bytes_to_mbaa_im0 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal sig_bytes_to_mbaa_ireg1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \sig_bytes_to_mbaa_ireg1[9]_i_2_n_0\ : STD_LOGIC;
  signal sig_calc_error_pushed : STD_LOGIC;
  signal sig_calc_error_pushed_i_1_n_0 : STD_LOGIC;
  signal \^sig_calc_error_reg_reg_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_cmd2addr_valid_i_1_n_0 : STD_LOGIC;
  signal sig_cmd2data_valid_i_1_n_0 : STD_LOGIC;
  signal sig_cmd2dre_valid_i_1_n_0 : STD_LOGIC;
  signal sig_cmd2dre_valid_reg_n_0 : STD_LOGIC;
  signal sig_first_xfer_im0 : STD_LOGIC;
  signal sig_first_xfer_im0_i_1_n_0 : STD_LOGIC;
  signal sig_input_burst_type_reg_i_1_n_0 : STD_LOGIC;
  signal sig_input_reg_empty : STD_LOGIC;
  signal sig_input_reg_empty_i_1_n_0 : STD_LOGIC;
  signal sig_ld_xfer_reg : STD_LOGIC;
  signal sig_ld_xfer_reg_i_1_n_0 : STD_LOGIC;
  signal sig_ld_xfer_reg_tmp : STD_LOGIC;
  signal sig_ld_xfer_reg_tmp_i_1_n_0 : STD_LOGIC;
  signal \^sig_mstr2addr_cmd_valid\ : STD_LOGIC;
  signal \^sig_mstr2data_cmd_valid\ : STD_LOGIC;
  signal sig_no_btt_residue_im0 : STD_LOGIC;
  signal sig_no_btt_residue_ireg1 : STD_LOGIC;
  signal sig_no_btt_residue_ireg1_i_2_n_0 : STD_LOGIC;
  signal sig_parent_done : STD_LOGIC;
  signal sig_parent_done_i_1_n_0 : STD_LOGIC;
  signal sig_predict_addr_lsh_im2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_predict_addr_lsh_ireg3 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \sig_predict_addr_lsh_ireg3[11]_i_2_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[11]_i_3_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[11]_i_4_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[3]_i_2_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[3]_i_3_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[3]_i_4_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[3]_i_5_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_5_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_push_input_reg14_out : STD_LOGIC;
  signal sig_sm_halt_ns : STD_LOGIC;
  signal sig_sm_halt_reg : STD_LOGIC;
  signal sig_sm_ld_calc2_reg : STD_LOGIC;
  signal sig_sm_ld_calc2_reg_ns : STD_LOGIC;
  signal sig_sm_ld_xfer_reg_ns : STD_LOGIC;
  signal sig_sm_pop_input_reg : STD_LOGIC;
  signal sig_sm_pop_input_reg_ns : STD_LOGIC;
  signal sig_xfer_reg_empty : STD_LOGIC;
  signal sig_xfer_reg_empty_i_1_n_0 : STD_LOGIC;
  signal \NLW_GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sig_addr_cntr_im0_msh_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sig_adjusted_addr_incr_ireg2_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sig_adjusted_addr_incr_ireg2_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sig_btt_cntr_im0_reg[22]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sig_btt_cntr_im0_reg[22]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sig_btt_eq_b2mbaa_im01_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_btt_lt_b2mbaa_im01_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sig_btt_lt_b2mbaa_im01_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_sig_pcc_sm_state[2]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_pcc_sm_state[5]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_pcc_sm_state[6]_i_1\ : label is "soft_lutpair31";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[0]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[1]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[2]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[4]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[5]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[6]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[7]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][15]_srl4_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][16]_srl4_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][17]_srl4_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][18]_srl4_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][20]_srl4_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][21]_srl4_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][23]_srl4_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][24]_srl4_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][25]_srl4_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][26]_srl4_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][27]_srl4_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][28]_srl4_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][29]_srl4_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][30]_srl4_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][31]_srl4_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][32]_srl4_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][33]_srl4_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][34]_srl4_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][35]_srl4_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][36]_srl4_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][37]_srl4_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][38]_srl4_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][39]_srl4_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][3]_srl4_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][40]_srl4_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][41]_srl4_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][42]_srl4_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][43]_srl4_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][44]_srl4_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][45]_srl4_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][46]_srl4_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][47]_srl4_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][48]_srl4_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][49]_srl4_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][50]_srl4_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][51]_srl4_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][52]_srl4_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][53]_srl4_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][54]_srl4_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][55]_srl4_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][56]_srl4_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][57]_srl4_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][58]_srl4_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][59]_srl4_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][60]_srl4_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][61]_srl4_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][62]_srl4_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][63]_srl4_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][64]_srl4_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][65]_srl4_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][66]_srl4_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][67]_srl4_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][68]_srl4_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][69]_srl4_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][70]_srl4_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][71]_srl4_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][72]_srl4_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][73]_srl4_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][74]_srl4_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][75]_srl4_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][76]_srl4_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][77]_srl4_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][78]_srl4_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][79]_srl4_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][80]_srl4_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][81]_srl4_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][82]_srl4_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][83]_srl4_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][84]_srl4_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][85]_srl4_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][86]_srl4_i_2\ : label is "soft_lutpair64";
  attribute ADDER_THRESHOLD of \sig_addr_cntr_im0_msh_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \sig_addr_cntr_im0_msh_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sig_addr_cntr_im0_msh_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sig_addr_cntr_im0_msh_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[0]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[10]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[0]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[10]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[11]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[12]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[13]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[14]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[15]_i_2\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[1]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[2]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[3]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[4]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[5]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[6]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[7]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[8]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[9]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of sig_btt_eq_b2mbaa_ireg1_i_1 : label is "soft_lutpair73";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of sig_btt_lt_b2mbaa_im01_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \sig_btt_lt_b2mbaa_im01_carry__0\ : label is 11;
  attribute SOFT_HLUTNM of \sig_btt_lt_b2mbaa_im01_carry__0_i_4\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of sig_btt_lt_b2mbaa_im01_carry_i_9 : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of sig_btt_lt_b2mbaa_ireg1_i_1 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[1]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[2]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[3]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[4]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[6]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[7]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[8]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[9]_i_2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of sig_calc_error_pushed_i_1 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of sig_ld_xfer_reg_i_1 : label is "soft_lutpair26";
  attribute ADDER_THRESHOLD of \sig_predict_addr_lsh_ireg3_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sig_predict_addr_lsh_ireg3_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sig_predict_addr_lsh_ireg3_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sig_predict_addr_lsh_ireg3_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of sig_sm_pop_input_reg_i_1 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of sig_xfer_reg_empty_i_1 : label is "soft_lutpair26";
begin
  \in\(73 downto 0) <= \^in\(73 downto 0);
  sig_calc_error_reg_reg_0(1 downto 0) <= \^sig_calc_error_reg_reg_0\(1 downto 0);
  sig_mstr2addr_cmd_valid <= \^sig_mstr2addr_cmd_valid\;
  sig_mstr2data_cmd_valid <= \^sig_mstr2data_cmd_valid\;
\FSM_onehot_sig_pcc_sm_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF40FFFFFF40FF40"
    )
        port map (
      I0 => sig_calc_error_pushed,
      I1 => sig_parent_done,
      I2 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I3 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0]\,
      I4 => sig_push_input_reg14_out,
      I5 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\,
      O => \FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF020202"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I1 => sig_parent_done,
      I2 => sig_calc_error_pushed,
      I3 => sig_push_input_reg14_out,
      I4 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\,
      O => \FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\,
      I1 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\,
      I2 => sig_sm_ld_xfer_reg_ns,
      O => \FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\,
      I1 => \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\,
      O => \FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D5D5D08005D0008"
    )
        port map (
      I0 => \^sig_mstr2data_cmd_valid\,
      I1 => sig_inhibit_rdy_n,
      I2 => sig_cmd2data_valid_reg_0,
      I3 => \^sig_mstr2addr_cmd_valid\,
      I4 => sig_cmd2dre_valid_reg_n_0,
      I5 => sig_ld_xfer_reg_tmp_reg_0,
      O => \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => sig_calc_error_pushed,
      I1 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7]\,
      O => \FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0]\,
      S => sig_init_reg
    );
\FSM_onehot_sig_pcc_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\,
      R => sig_init_reg
    );
\FSM_onehot_sig_pcc_sm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0\,
      Q => sig_sm_ld_calc2_reg_ns,
      R => sig_init_reg
    );
\FSM_onehot_sig_pcc_sm_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => sig_sm_ld_calc2_reg,
      Q => sig_sm_ld_xfer_reg_ns,
      R => sig_init_reg
    );
\FSM_onehot_sig_pcc_sm_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\,
      R => sig_init_reg
    );
\FSM_onehot_sig_pcc_sm_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      R => sig_init_reg
    );
\FSM_onehot_sig_pcc_sm_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7]\,
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2_n_0\,
      I1 => sig_addr_cntr_im0_msh_reg(1),
      I2 => sig_addr_cntr_im0_msh_reg(0),
      I3 => sig_addr_cntr_im0_msh_reg(3),
      I4 => sig_addr_cntr_im0_msh_reg(2),
      I5 => \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_3_n_0\,
      O => lsig_acntr_msh_eq_max
    );
\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(7),
      I1 => sig_addr_cntr_im0_msh_reg(6),
      I2 => sig_addr_cntr_im0_msh_reg(5),
      I3 => sig_addr_cntr_im0_msh_reg(4),
      O => \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(12),
      I1 => sig_addr_cntr_im0_msh_reg(13),
      I2 => sig_addr_cntr_im0_msh_reg(14),
      I3 => sig_addr_cntr_im0_msh_reg(15),
      I4 => \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_4_n_0\,
      O => \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_3_n_0\
    );
\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(11),
      I1 => sig_addr_cntr_im0_msh_reg(10),
      I2 => sig_addr_cntr_im0_msh_reg(9),
      I3 => sig_addr_cntr_im0_msh_reg(8),
      O => \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_4_n_0\
    );
\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => lsig_acntr_msh_eq_max,
      Q => lsig_acntr_msh_eq_max_reg,
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2_n_0\,
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(1),
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(0),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(3),
      I4 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(2),
      I5 => \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_3_n_0\,
      O => lsig_acntr_seg3_eq_max
    );
\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(7),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(6),
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(5),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(4),
      O => \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(12),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(13),
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(14),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(15),
      I4 => \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_4_n_0\,
      O => \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_3_n_0\
    );
\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(11),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(10),
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(9),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(8),
      O => \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_4_n_0\
    );
\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => lsig_acntr_seg3_eq_max,
      Q => lsig_acntr_seg3_eq_max_reg,
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => p_1_in3_in,
      I1 => sig_predict_addr_lsh_ireg3(15),
      I2 => \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\,
      I3 => lsig_acntr_msh_eq_max_reg,
      I4 => sig_push_input_reg14_out,
      O => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(42),
      I1 => sig_push_input_reg14_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(3),
      O => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_3_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(41),
      I1 => sig_push_input_reg14_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(2),
      O => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_4_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(40),
      I1 => sig_push_input_reg14_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(1),
      O => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_5_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(0),
      I1 => Q(39),
      I2 => sig_push_input_reg14_out,
      O => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_6_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(54),
      I1 => sig_push_input_reg14_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(15),
      O => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(53),
      I1 => sig_push_input_reg14_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(14),
      O => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_3_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(52),
      I1 => sig_push_input_reg14_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(13),
      O => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_4_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(51),
      I1 => sig_push_input_reg14_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(12),
      O => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_5_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(46),
      I1 => sig_push_input_reg14_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(7),
      O => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(45),
      I1 => sig_push_input_reg14_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(6),
      O => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_3_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(44),
      I1 => sig_push_input_reg14_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(5),
      O => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_4_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(43),
      I1 => sig_push_input_reg14_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(4),
      O => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_5_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(50),
      I1 => sig_push_input_reg14_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(11),
      O => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(49),
      I1 => sig_push_input_reg14_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(10),
      O => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_3_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(48),
      I1 => sig_push_input_reg14_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(9),
      O => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_4_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(47),
      I1 => sig_push_input_reg14_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(8),
      O => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_5_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1_n_0\,
      D => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2_n_7\,
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(0),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2_n_0\,
      CO(2) => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2_n_1\,
      CO(1) => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2_n_2\,
      CO(0) => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \sig_btt_cntr_im0[22]_i_2_n_0\,
      O(3) => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2_n_4\,
      O(2) => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2_n_5\,
      O(1) => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2_n_6\,
      O(0) => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2_n_7\,
      S(3) => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_3_n_0\,
      S(2) => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_4_n_0\,
      S(1) => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_5_n_0\,
      S(0) => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_6_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1_n_0\,
      D => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1_n_5\,
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(10),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1_n_0\,
      D => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1_n_4\,
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(11),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1_n_0\,
      D => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1_n_7\,
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(12),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1_n_0\,
      CO(3) => \NLW_GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1_n_1\,
      CO(1) => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1_n_2\,
      CO(0) => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1_n_4\,
      O(2) => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1_n_5\,
      O(1) => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1_n_6\,
      O(0) => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1_n_7\,
      S(3) => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_2_n_0\,
      S(2) => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_3_n_0\,
      S(1) => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_4_n_0\,
      S(0) => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_5_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1_n_0\,
      D => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1_n_6\,
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(13),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1_n_0\,
      D => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1_n_5\,
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(14),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1_n_0\,
      D => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1_n_4\,
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(15),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1_n_0\,
      D => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2_n_6\,
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(1),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1_n_0\,
      D => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2_n_5\,
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(2),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1_n_0\,
      D => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2_n_4\,
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(3),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1_n_0\,
      D => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1_n_7\,
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(4),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2_n_0\,
      CO(3) => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1_n_0\,
      CO(2) => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1_n_1\,
      CO(1) => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1_n_2\,
      CO(0) => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1_n_4\,
      O(2) => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1_n_5\,
      O(1) => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1_n_6\,
      O(0) => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1_n_7\,
      S(3) => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_2_n_0\,
      S(2) => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_3_n_0\,
      S(1) => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_4_n_0\,
      S(0) => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_5_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1_n_0\,
      D => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1_n_6\,
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(5),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1_n_0\,
      D => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1_n_5\,
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(6),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1_n_0\,
      D => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1_n_4\,
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(7),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1_n_0\,
      D => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1_n_7\,
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(8),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1_n_0\,
      CO(3) => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1_n_0\,
      CO(2) => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1_n_1\,
      CO(1) => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1_n_2\,
      CO(0) => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1_n_4\,
      O(2) => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1_n_5\,
      O(1) => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1_n_6\,
      O(0) => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1_n_7\,
      S(3) => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2_n_0\,
      S(2) => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_3_n_0\,
      S(1) => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_4_n_0\,
      S(0) => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_5_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1_n_0\,
      D => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1_n_6\,
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(9),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => p_1_in3_in,
      I1 => sig_predict_addr_lsh_ireg3(15),
      I2 => \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\,
      I3 => lsig_acntr_seg3_eq_max_reg,
      I4 => lsig_acntr_msh_eq_max_reg,
      I5 => sig_push_input_reg14_out,
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(58),
      I1 => sig_push_input_reg14_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(3),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_3_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(57),
      I1 => sig_push_input_reg14_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(2),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_4_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(56),
      I1 => sig_push_input_reg14_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(1),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_5_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(0),
      I1 => Q(55),
      I2 => sig_push_input_reg14_out,
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_6_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(70),
      I1 => sig_push_input_reg14_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(15),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(69),
      I1 => sig_push_input_reg14_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(14),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_3_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(68),
      I1 => sig_push_input_reg14_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(13),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_4_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(67),
      I1 => sig_push_input_reg14_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(12),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_5_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(62),
      I1 => sig_push_input_reg14_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(7),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(61),
      I1 => sig_push_input_reg14_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(6),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_3_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(60),
      I1 => sig_push_input_reg14_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(5),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_4_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(59),
      I1 => sig_push_input_reg14_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(4),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_5_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(66),
      I1 => sig_push_input_reg14_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(11),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(65),
      I1 => sig_push_input_reg14_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(10),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_3_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(64),
      I1 => sig_push_input_reg14_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(9),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_4_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(63),
      I1 => sig_push_input_reg14_out,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(8),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_5_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1_n_0\,
      D => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2_n_7\,
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(0),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2_n_0\,
      CO(2) => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2_n_1\,
      CO(1) => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2_n_2\,
      CO(0) => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \sig_btt_cntr_im0[22]_i_2_n_0\,
      O(3) => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2_n_4\,
      O(2) => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2_n_5\,
      O(1) => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2_n_6\,
      O(0) => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2_n_7\,
      S(3) => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_3_n_0\,
      S(2) => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_4_n_0\,
      S(1) => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_5_n_0\,
      S(0) => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_6_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1_n_0\,
      D => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1_n_5\,
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(10),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1_n_0\,
      D => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1_n_4\,
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(11),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1_n_0\,
      D => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1_n_7\,
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(12),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1_n_0\,
      CO(3) => \NLW_GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1_n_1\,
      CO(1) => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1_n_2\,
      CO(0) => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1_n_4\,
      O(2) => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1_n_5\,
      O(1) => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1_n_6\,
      O(0) => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1_n_7\,
      S(3) => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_2_n_0\,
      S(2) => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_3_n_0\,
      S(1) => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_4_n_0\,
      S(0) => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_5_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1_n_0\,
      D => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1_n_6\,
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(13),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1_n_0\,
      D => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1_n_5\,
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(14),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1_n_0\,
      D => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1_n_4\,
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(15),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1_n_0\,
      D => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2_n_6\,
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(1),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1_n_0\,
      D => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2_n_5\,
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(2),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1_n_0\,
      D => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2_n_4\,
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(3),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1_n_0\,
      D => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1_n_7\,
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(4),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2_n_0\,
      CO(3) => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1_n_0\,
      CO(2) => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1_n_1\,
      CO(1) => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1_n_2\,
      CO(0) => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1_n_4\,
      O(2) => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1_n_5\,
      O(1) => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1_n_6\,
      O(0) => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1_n_7\,
      S(3) => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_2_n_0\,
      S(2) => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_3_n_0\,
      S(1) => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_4_n_0\,
      S(0) => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_5_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1_n_0\,
      D => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1_n_6\,
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(5),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1_n_0\,
      D => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1_n_5\,
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(6),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1_n_0\,
      D => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1_n_4\,
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(7),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1_n_0\,
      D => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1_n_7\,
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(8),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1_n_0\,
      CO(3) => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1_n_0\,
      CO(2) => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1_n_1\,
      CO(1) => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1_n_2\,
      CO(0) => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1_n_4\,
      O(2) => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1_n_5\,
      O(1) => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1_n_6\,
      O(0) => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1_n_7\,
      S(3) => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2_n_0\,
      S(2) => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_3_n_0\,
      S(1) => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_4_n_0\,
      S(0) => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_5_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1_n_0\,
      D => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1_n_6\,
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(9),
      R => sig_init_reg
    );
\INFERRED_GEN.data_reg[3][15]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[8]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      I2 => \sig_byte_change_minus1_im2/i__n_0\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[9]\,
      O => \^in\(71)
    );
\INFERRED_GEN.data_reg[3][16]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\,
      I1 => \sig_byte_change_minus1_im2/i__n_0\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[8]\,
      O => \^in\(70)
    );
\INFERRED_GEN.data_reg[3][17]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      I1 => \sig_byte_change_minus1_im2/i__n_0\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\,
      O => \^in\(69)
    );
\INFERRED_GEN.data_reg[3][18]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sig_byte_change_minus1_im2/i__n_0\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      O => \^in\(68)
    );
\INFERRED_GEN.data_reg[3][19]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      I5 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      O => \^in\(67)
    );
\INFERRED_GEN.data_reg[3][20]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      O => \^in\(66)
    );
\INFERRED_GEN.data_reg[3][21]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      O => \^in\(65)
    );
\INFERRED_GEN.data_reg[3][22]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      O => \^in\(64)
    );
\INFERRED_GEN.data_reg[3][23]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(15),
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(63),
      O => \^in\(63)
    );
\INFERRED_GEN.data_reg[3][24]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(14),
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(62),
      O => \^in\(62)
    );
\INFERRED_GEN.data_reg[3][25]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(13),
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(61),
      O => \^in\(61)
    );
\INFERRED_GEN.data_reg[3][26]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(12),
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(60),
      O => \^in\(60)
    );
\INFERRED_GEN.data_reg[3][27]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(11),
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(59),
      O => \^in\(59)
    );
\INFERRED_GEN.data_reg[3][28]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(10),
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(58),
      O => \^in\(58)
    );
\INFERRED_GEN.data_reg[3][29]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(9),
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(57),
      O => \^in\(57)
    );
\INFERRED_GEN.data_reg[3][30]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(8),
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(56),
      O => \^in\(56)
    );
\INFERRED_GEN.data_reg[3][31]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(7),
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(55),
      O => \^in\(55)
    );
\INFERRED_GEN.data_reg[3][32]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(6),
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(54),
      O => \^in\(54)
    );
\INFERRED_GEN.data_reg[3][33]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(5),
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(53),
      O => \^in\(53)
    );
\INFERRED_GEN.data_reg[3][34]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(4),
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(52),
      O => \^in\(52)
    );
\INFERRED_GEN.data_reg[3][35]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(3),
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(51),
      O => \^in\(51)
    );
\INFERRED_GEN.data_reg[3][36]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(2),
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(50),
      O => \^in\(50)
    );
\INFERRED_GEN.data_reg[3][37]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(1),
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(49),
      O => \^in\(49)
    );
\INFERRED_GEN.data_reg[3][38]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(0),
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(48),
      O => \^in\(48)
    );
\INFERRED_GEN.data_reg[3][39]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(15),
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(47),
      O => \^in\(47)
    );
\INFERRED_GEN.data_reg[3][3]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^in\(73),
      I1 => \^sig_calc_error_reg_reg_0\(0),
      O => \^sig_calc_error_reg_reg_0\(1)
    );
\INFERRED_GEN.data_reg[3][40]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(14),
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(46),
      O => \^in\(46)
    );
\INFERRED_GEN.data_reg[3][41]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(13),
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(45),
      O => \^in\(45)
    );
\INFERRED_GEN.data_reg[3][42]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(12),
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(44),
      O => \^in\(44)
    );
\INFERRED_GEN.data_reg[3][43]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(11),
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(43),
      O => \^in\(43)
    );
\INFERRED_GEN.data_reg[3][44]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(10),
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(42),
      O => \^in\(42)
    );
\INFERRED_GEN.data_reg[3][45]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(9),
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(41),
      O => \^in\(41)
    );
\INFERRED_GEN.data_reg[3][46]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(8),
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(40),
      O => \^in\(40)
    );
\INFERRED_GEN.data_reg[3][47]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(7),
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(39),
      O => \^in\(39)
    );
\INFERRED_GEN.data_reg[3][48]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(6),
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(38),
      O => \^in\(38)
    );
\INFERRED_GEN.data_reg[3][49]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(5),
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(37),
      O => \^in\(37)
    );
\INFERRED_GEN.data_reg[3][4]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001FFF1FFF1FFF1F"
    )
        port map (
      I0 => sig_btt_eq_b2mbaa_ireg1,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_brst_cnt_eq_zero_ireg1,
      I3 => sig_no_btt_residue_ireg1,
      I4 => sig_addr_aligned_ireg1,
      I5 => sig_brst_cnt_eq_one_ireg1,
      O => \^sig_calc_error_reg_reg_0\(0)
    );
\INFERRED_GEN.data_reg[3][50]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(4),
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(36),
      O => \^in\(36)
    );
\INFERRED_GEN.data_reg[3][51]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(3),
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(35),
      O => \^in\(35)
    );
\INFERRED_GEN.data_reg[3][52]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(2),
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(34),
      O => \^in\(34)
    );
\INFERRED_GEN.data_reg[3][53]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(1),
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(33),
      O => \^in\(33)
    );
\INFERRED_GEN.data_reg[3][54]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(0),
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(32),
      O => \^in\(32)
    );
\INFERRED_GEN.data_reg[3][55]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(15),
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(31),
      O => \^in\(31)
    );
\INFERRED_GEN.data_reg[3][56]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(14),
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(30),
      O => \^in\(30)
    );
\INFERRED_GEN.data_reg[3][57]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(13),
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(29),
      O => \^in\(29)
    );
\INFERRED_GEN.data_reg[3][58]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(12),
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(28),
      O => \^in\(28)
    );
\INFERRED_GEN.data_reg[3][59]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(11),
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(27),
      O => \^in\(27)
    );
\INFERRED_GEN.data_reg[3][60]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(10),
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(26),
      O => \^in\(26)
    );
\INFERRED_GEN.data_reg[3][61]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(9),
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(25),
      O => \^in\(25)
    );
\INFERRED_GEN.data_reg[3][62]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(8),
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(24),
      O => \^in\(24)
    );
\INFERRED_GEN.data_reg[3][63]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(7),
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(23),
      O => \^in\(23)
    );
\INFERRED_GEN.data_reg[3][64]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(6),
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(22),
      O => \^in\(22)
    );
\INFERRED_GEN.data_reg[3][65]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(5),
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(21),
      O => \^in\(21)
    );
\INFERRED_GEN.data_reg[3][66]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(4),
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(20),
      O => \^in\(20)
    );
\INFERRED_GEN.data_reg[3][67]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(3),
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(19),
      O => \^in\(19)
    );
\INFERRED_GEN.data_reg[3][68]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(2),
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(18),
      O => \^in\(18)
    );
\INFERRED_GEN.data_reg[3][69]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(1),
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(17),
      O => \^in\(17)
    );
\INFERRED_GEN.data_reg[3][70]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(0),
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(16),
      O => \^in\(16)
    );
\INFERRED_GEN.data_reg[3][71]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in3_in,
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(15),
      O => \^in\(15)
    );
\INFERRED_GEN.data_reg[3][72]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(14),
      O => \^in\(14)
    );
\INFERRED_GEN.data_reg[3][73]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(13),
      O => \^in\(13)
    );
\INFERRED_GEN.data_reg[3][74]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(12),
      O => \^in\(12)
    );
\INFERRED_GEN.data_reg[3][75]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(11),
      O => \^in\(11)
    );
\INFERRED_GEN.data_reg[3][76]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(10),
      O => \^in\(10)
    );
\INFERRED_GEN.data_reg[3][77]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(9),
      O => \^in\(9)
    );
\INFERRED_GEN.data_reg[3][78]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(8),
      O => \^in\(8)
    );
\INFERRED_GEN.data_reg[3][79]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(7),
      O => \^in\(7)
    );
\INFERRED_GEN.data_reg[3][80]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(6),
      O => \^in\(6)
    );
\INFERRED_GEN.data_reg[3][81]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(5),
      O => \^in\(5)
    );
\INFERRED_GEN.data_reg[3][82]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(4),
      O => \^in\(4)
    );
\INFERRED_GEN.data_reg[3][83]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(3),
      O => \^in\(3)
    );
\INFERRED_GEN.data_reg[3][84]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(2),
      O => \^in\(2)
    );
\INFERRED_GEN.data_reg[3][85]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(1),
      O => \^in\(1)
    );
\INFERRED_GEN.data_reg[3][86]_srl4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I1 => \^in\(72),
      I2 => sig_addr_cntr_lsh_kh(0),
      O => \^in\(0)
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \I_CMD_STATUS/I_CMD_FIFO/sig_regfifo_empty_reg0\,
      I1 => mm2s_cmd_valid,
      I2 => mm2s_cmd_ready,
      O => \INTERLEAVED.cmd_valid_reg\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAAAA"
    )
        port map (
      I0 => sig_init_done,
      I1 => sig_calc_error_pushed,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      O => \I_CMD_STATUS/I_CMD_FIFO/sig_regfifo_empty_reg0\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA88A088AA88AA88"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I1 => E(0),
      I2 => sig_calc_error_pushed,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => sig_sm_halt_reg,
      I5 => sig_input_reg_empty,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
sig_addr_aligned_ireg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I5 => \sig_bytes_to_mbaa_ireg1[9]_i_2_n_0\,
      O => sig_addr_aligned_im0
    );
sig_addr_aligned_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_addr_aligned_im0,
      Q => sig_addr_aligned_ireg1,
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => sig_push_input_reg14_out,
      I1 => \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\,
      I2 => sig_predict_addr_lsh_ireg3(15),
      I3 => p_1_in3_in,
      O => \sig_addr_cntr_im0_msh[0]_i_1_n_0\
    );
\sig_addr_cntr_im0_msh[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(26),
      I1 => sig_push_input_reg14_out,
      I2 => sig_addr_cntr_im0_msh_reg(3),
      O => \sig_addr_cntr_im0_msh[0]_i_3_n_0\
    );
\sig_addr_cntr_im0_msh[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(25),
      I1 => sig_push_input_reg14_out,
      I2 => sig_addr_cntr_im0_msh_reg(2),
      O => \sig_addr_cntr_im0_msh[0]_i_4_n_0\
    );
\sig_addr_cntr_im0_msh[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(24),
      I1 => sig_push_input_reg14_out,
      I2 => sig_addr_cntr_im0_msh_reg(1),
      O => \sig_addr_cntr_im0_msh[0]_i_5_n_0\
    );
\sig_addr_cntr_im0_msh[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(0),
      I1 => Q(23),
      I2 => sig_push_input_reg14_out,
      O => \sig_addr_cntr_im0_msh[0]_i_6_n_0\
    );
\sig_addr_cntr_im0_msh[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(38),
      I1 => sig_push_input_reg14_out,
      I2 => sig_addr_cntr_im0_msh_reg(15),
      O => \sig_addr_cntr_im0_msh[12]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(37),
      I1 => sig_push_input_reg14_out,
      I2 => sig_addr_cntr_im0_msh_reg(14),
      O => \sig_addr_cntr_im0_msh[12]_i_3_n_0\
    );
\sig_addr_cntr_im0_msh[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(36),
      I1 => sig_push_input_reg14_out,
      I2 => sig_addr_cntr_im0_msh_reg(13),
      O => \sig_addr_cntr_im0_msh[12]_i_4_n_0\
    );
\sig_addr_cntr_im0_msh[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(35),
      I1 => sig_push_input_reg14_out,
      I2 => sig_addr_cntr_im0_msh_reg(12),
      O => \sig_addr_cntr_im0_msh[12]_i_5_n_0\
    );
\sig_addr_cntr_im0_msh[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(30),
      I1 => sig_push_input_reg14_out,
      I2 => sig_addr_cntr_im0_msh_reg(7),
      O => \sig_addr_cntr_im0_msh[4]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(29),
      I1 => sig_push_input_reg14_out,
      I2 => sig_addr_cntr_im0_msh_reg(6),
      O => \sig_addr_cntr_im0_msh[4]_i_3_n_0\
    );
\sig_addr_cntr_im0_msh[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(28),
      I1 => sig_push_input_reg14_out,
      I2 => sig_addr_cntr_im0_msh_reg(5),
      O => \sig_addr_cntr_im0_msh[4]_i_4_n_0\
    );
\sig_addr_cntr_im0_msh[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(27),
      I1 => sig_push_input_reg14_out,
      I2 => sig_addr_cntr_im0_msh_reg(4),
      O => \sig_addr_cntr_im0_msh[4]_i_5_n_0\
    );
\sig_addr_cntr_im0_msh[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(34),
      I1 => sig_push_input_reg14_out,
      I2 => sig_addr_cntr_im0_msh_reg(11),
      O => \sig_addr_cntr_im0_msh[8]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(33),
      I1 => sig_push_input_reg14_out,
      I2 => sig_addr_cntr_im0_msh_reg(10),
      O => \sig_addr_cntr_im0_msh[8]_i_3_n_0\
    );
\sig_addr_cntr_im0_msh[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(32),
      I1 => sig_push_input_reg14_out,
      I2 => sig_addr_cntr_im0_msh_reg(9),
      O => \sig_addr_cntr_im0_msh[8]_i_4_n_0\
    );
\sig_addr_cntr_im0_msh[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(31),
      I1 => sig_push_input_reg14_out,
      I2 => sig_addr_cntr_im0_msh_reg(8),
      O => \sig_addr_cntr_im0_msh[8]_i_5_n_0\
    );
\sig_addr_cntr_im0_msh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_7\,
      Q => sig_addr_cntr_im0_msh_reg(0),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_0\,
      CO(2) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_1\,
      CO(1) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_2\,
      CO(0) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \sig_btt_cntr_im0[22]_i_2_n_0\,
      O(3) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_4\,
      O(2) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_5\,
      O(1) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_6\,
      O(0) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_7\,
      S(3) => \sig_addr_cntr_im0_msh[0]_i_3_n_0\,
      S(2) => \sig_addr_cntr_im0_msh[0]_i_4_n_0\,
      S(1) => \sig_addr_cntr_im0_msh[0]_i_5_n_0\,
      S(0) => \sig_addr_cntr_im0_msh[0]_i_6_n_0\
    );
\sig_addr_cntr_im0_msh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_5\,
      Q => sig_addr_cntr_im0_msh_reg(10),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_4\,
      Q => sig_addr_cntr_im0_msh_reg(11),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_7\,
      Q => sig_addr_cntr_im0_msh_reg(12),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_0\,
      CO(3) => \NLW_sig_addr_cntr_im0_msh_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_1\,
      CO(1) => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_2\,
      CO(0) => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_4\,
      O(2) => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_5\,
      O(1) => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_6\,
      O(0) => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_7\,
      S(3) => \sig_addr_cntr_im0_msh[12]_i_2_n_0\,
      S(2) => \sig_addr_cntr_im0_msh[12]_i_3_n_0\,
      S(1) => \sig_addr_cntr_im0_msh[12]_i_4_n_0\,
      S(0) => \sig_addr_cntr_im0_msh[12]_i_5_n_0\
    );
\sig_addr_cntr_im0_msh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_6\,
      Q => sig_addr_cntr_im0_msh_reg(13),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_5\,
      Q => sig_addr_cntr_im0_msh_reg(14),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_4\,
      Q => sig_addr_cntr_im0_msh_reg(15),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_6\,
      Q => sig_addr_cntr_im0_msh_reg(1),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_5\,
      Q => sig_addr_cntr_im0_msh_reg(2),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_4\,
      Q => sig_addr_cntr_im0_msh_reg(3),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_7\,
      Q => sig_addr_cntr_im0_msh_reg(4),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_0\,
      CO(3) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_0\,
      CO(2) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_1\,
      CO(1) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_2\,
      CO(0) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_4\,
      O(2) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_5\,
      O(1) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_6\,
      O(0) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_7\,
      S(3) => \sig_addr_cntr_im0_msh[4]_i_2_n_0\,
      S(2) => \sig_addr_cntr_im0_msh[4]_i_3_n_0\,
      S(1) => \sig_addr_cntr_im0_msh[4]_i_4_n_0\,
      S(0) => \sig_addr_cntr_im0_msh[4]_i_5_n_0\
    );
\sig_addr_cntr_im0_msh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_6\,
      Q => sig_addr_cntr_im0_msh_reg(5),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_5\,
      Q => sig_addr_cntr_im0_msh_reg(6),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_4\,
      Q => sig_addr_cntr_im0_msh_reg(7),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_7\,
      Q => sig_addr_cntr_im0_msh_reg(8),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_0\,
      CO(3) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_0\,
      CO(2) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_1\,
      CO(1) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_2\,
      CO(0) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_4\,
      O(2) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_5\,
      O(1) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_6\,
      O(0) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_7\,
      S(3) => \sig_addr_cntr_im0_msh[8]_i_2_n_0\,
      S(2) => \sig_addr_cntr_im0_msh[8]_i_3_n_0\,
      S(1) => \sig_addr_cntr_im0_msh[8]_i_4_n_0\,
      S(0) => \sig_addr_cntr_im0_msh[8]_i_5_n_0\
    );
\sig_addr_cntr_im0_msh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_6\,
      Q => sig_addr_cntr_im0_msh_reg(9),
      R => sig_init_reg
    );
\sig_addr_cntr_incr_ireg2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I1 => sig_bytes_to_mbaa_ireg1(0),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => sig_addr_aligned_ireg1,
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[10]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I1 => sig_bytes_to_mbaa_ireg1(1),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I1 => sig_bytes_to_mbaa_ireg1(2),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I1 => sig_bytes_to_mbaa_ireg1(3),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I1 => sig_bytes_to_mbaa_ireg1(4),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I1 => sig_bytes_to_mbaa_ireg1(5),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[5]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I1 => sig_bytes_to_mbaa_ireg1(6),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[6]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I1 => sig_bytes_to_mbaa_ireg1(7),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[7]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      I1 => sig_bytes_to_mbaa_ireg1(8),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[8]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I1 => sig_bytes_to_mbaa_ireg1(9),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[9]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[0]\,
      R => sig_init_reg
    );
\sig_addr_cntr_incr_ireg2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[10]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[10]\,
      R => sig_init_reg
    );
\sig_addr_cntr_incr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[1]\,
      R => sig_init_reg
    );
\sig_addr_cntr_incr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[2]\,
      R => sig_init_reg
    );
\sig_addr_cntr_incr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[3]\,
      R => sig_init_reg
    );
\sig_addr_cntr_incr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[4]\,
      R => sig_init_reg
    );
\sig_addr_cntr_incr_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[5]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[5]\,
      R => sig_init_reg
    );
\sig_addr_cntr_incr_ireg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[6]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[6]\,
      R => sig_init_reg
    );
\sig_addr_cntr_incr_ireg2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[7]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[7]\,
      R => sig_init_reg
    );
\sig_addr_cntr_incr_ireg2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[8]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[8]\,
      R => sig_init_reg
    );
\sig_addr_cntr_incr_ireg2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[9]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[9]\,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(7),
      I1 => sig_push_input_reg14_out,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[0]\,
      O => p_1_in(0)
    );
\sig_addr_cntr_lsh_im0[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(17),
      I1 => sig_push_input_reg14_out,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[10]\,
      O => p_1_in(10)
    );
\sig_addr_cntr_lsh_im0[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(18),
      I1 => sig_push_input_reg14_out,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[11]\,
      O => p_1_in(11)
    );
\sig_addr_cntr_lsh_im0[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(19),
      I1 => sig_push_input_reg14_out,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[12]\,
      O => p_1_in(12)
    );
\sig_addr_cntr_lsh_im0[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(20),
      I1 => sig_push_input_reg14_out,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[13]\,
      O => p_1_in(13)
    );
\sig_addr_cntr_lsh_im0[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(21),
      I1 => sig_push_input_reg14_out,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[14]\,
      O => p_1_in(14)
    );
\sig_addr_cntr_lsh_im0[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_push_input_reg14_out,
      I1 => \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\,
      O => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\
    );
\sig_addr_cntr_lsh_im0[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(22),
      I1 => sig_push_input_reg14_out,
      I2 => sig_predict_addr_lsh_ireg3(15),
      O => p_1_in(15)
    );
\sig_addr_cntr_lsh_im0[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(8),
      I1 => sig_push_input_reg14_out,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[1]\,
      O => p_1_in(1)
    );
\sig_addr_cntr_lsh_im0[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(9),
      I1 => sig_push_input_reg14_out,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[2]\,
      O => p_1_in(2)
    );
\sig_addr_cntr_lsh_im0[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(10),
      I1 => sig_push_input_reg14_out,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[3]\,
      O => p_1_in(3)
    );
\sig_addr_cntr_lsh_im0[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(11),
      I1 => sig_push_input_reg14_out,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[4]\,
      O => p_1_in(4)
    );
\sig_addr_cntr_lsh_im0[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(12),
      I1 => sig_push_input_reg14_out,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[5]\,
      O => p_1_in(5)
    );
\sig_addr_cntr_lsh_im0[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(13),
      I1 => sig_push_input_reg14_out,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[6]\,
      O => p_1_in(6)
    );
\sig_addr_cntr_lsh_im0[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(14),
      I1 => sig_push_input_reg14_out,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[7]\,
      O => p_1_in(7)
    );
\sig_addr_cntr_lsh_im0[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(15),
      I1 => sig_push_input_reg14_out,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[8]\,
      O => p_1_in(8)
    );
\sig_addr_cntr_lsh_im0[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(16),
      I1 => sig_push_input_reg14_out,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[9]\,
      O => p_1_in(9)
    );
\sig_addr_cntr_lsh_im0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(0),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(10),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(11),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(12),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(13),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(14),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(15),
      Q => p_1_in3_in,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(1),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(2),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(3),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(4),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(5),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(6),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(7),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(8),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(9),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^in\(73),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => sig_cmd2mstr_cmd_valid,
      O => sig_push_input_reg14_out
    );
\sig_addr_cntr_lsh_kh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(7),
      Q => sig_addr_cntr_lsh_kh(0),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(17),
      Q => sig_addr_cntr_lsh_kh(10),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(18),
      Q => sig_addr_cntr_lsh_kh(11),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(19),
      Q => sig_addr_cntr_lsh_kh(12),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(20),
      Q => sig_addr_cntr_lsh_kh(13),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(21),
      Q => sig_addr_cntr_lsh_kh(14),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(22),
      Q => sig_addr_cntr_lsh_kh(15),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(23),
      Q => sig_addr_cntr_lsh_kh(16),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(24),
      Q => sig_addr_cntr_lsh_kh(17),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(25),
      Q => sig_addr_cntr_lsh_kh(18),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(26),
      Q => sig_addr_cntr_lsh_kh(19),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(8),
      Q => sig_addr_cntr_lsh_kh(1),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(27),
      Q => sig_addr_cntr_lsh_kh(20),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(28),
      Q => sig_addr_cntr_lsh_kh(21),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(29),
      Q => sig_addr_cntr_lsh_kh(22),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(30),
      Q => sig_addr_cntr_lsh_kh(23),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(31),
      Q => sig_addr_cntr_lsh_kh(24),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(32),
      Q => sig_addr_cntr_lsh_kh(25),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(33),
      Q => sig_addr_cntr_lsh_kh(26),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(34),
      Q => sig_addr_cntr_lsh_kh(27),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(35),
      Q => sig_addr_cntr_lsh_kh(28),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(36),
      Q => sig_addr_cntr_lsh_kh(29),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(9),
      Q => sig_addr_cntr_lsh_kh(2),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(37),
      Q => sig_addr_cntr_lsh_kh(30),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(38),
      Q => sig_addr_cntr_lsh_kh(31),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(39),
      Q => sig_addr_cntr_lsh_kh(32),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(40),
      Q => sig_addr_cntr_lsh_kh(33),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(41),
      Q => sig_addr_cntr_lsh_kh(34),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(42),
      Q => sig_addr_cntr_lsh_kh(35),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(43),
      Q => sig_addr_cntr_lsh_kh(36),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(44),
      Q => sig_addr_cntr_lsh_kh(37),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(45),
      Q => sig_addr_cntr_lsh_kh(38),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(46),
      Q => sig_addr_cntr_lsh_kh(39),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(10),
      Q => sig_addr_cntr_lsh_kh(3),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(47),
      Q => sig_addr_cntr_lsh_kh(40),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(48),
      Q => sig_addr_cntr_lsh_kh(41),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(49),
      Q => sig_addr_cntr_lsh_kh(42),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(50),
      Q => sig_addr_cntr_lsh_kh(43),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(51),
      Q => sig_addr_cntr_lsh_kh(44),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(52),
      Q => sig_addr_cntr_lsh_kh(45),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(53),
      Q => sig_addr_cntr_lsh_kh(46),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(54),
      Q => sig_addr_cntr_lsh_kh(47),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(55),
      Q => sig_addr_cntr_lsh_kh(48),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(56),
      Q => sig_addr_cntr_lsh_kh(49),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(11),
      Q => sig_addr_cntr_lsh_kh(4),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(57),
      Q => sig_addr_cntr_lsh_kh(50),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(58),
      Q => sig_addr_cntr_lsh_kh(51),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(59),
      Q => sig_addr_cntr_lsh_kh(52),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(60),
      Q => sig_addr_cntr_lsh_kh(53),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(61),
      Q => sig_addr_cntr_lsh_kh(54),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(62),
      Q => sig_addr_cntr_lsh_kh(55),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(63),
      Q => sig_addr_cntr_lsh_kh(56),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(64),
      Q => sig_addr_cntr_lsh_kh(57),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(65),
      Q => sig_addr_cntr_lsh_kh(58),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(66),
      Q => sig_addr_cntr_lsh_kh(59),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(12),
      Q => sig_addr_cntr_lsh_kh(5),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(67),
      Q => sig_addr_cntr_lsh_kh(60),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(68),
      Q => sig_addr_cntr_lsh_kh(61),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(69),
      Q => sig_addr_cntr_lsh_kh(62),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(70),
      Q => sig_addr_cntr_lsh_kh(63),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(13),
      Q => sig_addr_cntr_lsh_kh(6),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(14),
      Q => sig_addr_cntr_lsh_kh(7),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(15),
      Q => sig_addr_cntr_lsh_kh(8),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => Q(16),
      Q => sig_addr_cntr_lsh_kh(9),
      R => sig_init_reg
    );
\sig_adjusted_addr_incr_ireg2[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I1 => sig_bytes_to_mbaa_ireg1(3),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0\
    );
\sig_adjusted_addr_incr_ireg2[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I1 => sig_bytes_to_mbaa_ireg1(2),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_adjusted_addr_incr_ireg2[3]_i_3_n_0\
    );
\sig_adjusted_addr_incr_ireg2[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15BFEA40"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_first_xfer_im0,
      I2 => sig_bytes_to_mbaa_ireg1(1),
      I3 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      O => \sig_adjusted_addr_incr_ireg2[3]_i_4_n_0\
    );
\sig_adjusted_addr_incr_ireg2[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15BFEA40"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_first_xfer_im0,
      I2 => sig_bytes_to_mbaa_ireg1(0),
      I3 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      O => \sig_adjusted_addr_incr_ireg2[3]_i_5_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I1 => sig_bytes_to_mbaa_ireg1(7),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_adjusted_addr_incr_ireg2[7]_i_2_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I1 => sig_bytes_to_mbaa_ireg1(6),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_adjusted_addr_incr_ireg2[7]_i_3_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I1 => sig_bytes_to_mbaa_ireg1(5),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_adjusted_addr_incr_ireg2[7]_i_4_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I1 => sig_bytes_to_mbaa_ireg1(4),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_adjusted_addr_incr_ireg2[7]_i_5_n_0\
    );
\sig_adjusted_addr_incr_ireg2[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I1 => sig_bytes_to_mbaa_ireg1(9),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_adjusted_addr_incr_ireg2[9]_i_2_n_0\
    );
\sig_adjusted_addr_incr_ireg2[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      I1 => sig_bytes_to_mbaa_ireg1(8),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_adjusted_addr_incr_ireg2[9]_i_3_n_0\
    );
\sig_adjusted_addr_incr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(0),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      R => sig_init_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(1),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      R => sig_init_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(2),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      R => sig_init_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(3),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      R => sig_init_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_0\,
      CO(2) => \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_1\,
      CO(1) => \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_2\,
      CO(0) => \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      DI(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      O(3 downto 0) => sig_adjusted_addr_incr_im1(3 downto 0),
      S(3) => \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0\,
      S(2) => \sig_adjusted_addr_incr_ireg2[3]_i_3_n_0\,
      S(1) => \sig_adjusted_addr_incr_ireg2[3]_i_4_n_0\,
      S(0) => \sig_adjusted_addr_incr_ireg2[3]_i_5_n_0\
    );
\sig_adjusted_addr_incr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(4),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      R => sig_init_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(5),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      R => sig_init_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(6),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      R => sig_init_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(7),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\,
      R => sig_init_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_0\,
      CO(3) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_0\,
      CO(2) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_1\,
      CO(1) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_2\,
      CO(0) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sig_adjusted_addr_incr_im1(7 downto 4),
      S(3) => \sig_adjusted_addr_incr_ireg2[7]_i_2_n_0\,
      S(2) => \sig_adjusted_addr_incr_ireg2[7]_i_3_n_0\,
      S(1) => \sig_adjusted_addr_incr_ireg2[7]_i_4_n_0\,
      S(0) => \sig_adjusted_addr_incr_ireg2[7]_i_5_n_0\
    );
\sig_adjusted_addr_incr_ireg2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(8),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[8]\,
      R => sig_init_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(9),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[9]\,
      R => sig_init_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sig_adjusted_addr_incr_ireg2_reg[9]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sig_adjusted_addr_incr_ireg2_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_sig_adjusted_addr_incr_ireg2_reg[9]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sig_adjusted_addr_incr_im1(9 downto 8),
      S(3 downto 2) => B"00",
      S(1) => \sig_adjusted_addr_incr_ireg2[9]_i_2_n_0\,
      S(0) => \sig_adjusted_addr_incr_ireg2[9]_i_3_n_0\
    );
sig_brst_cnt_eq_one_ireg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[22]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[19]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[20]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[21]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      I5 => sig_brst_cnt_eq_zero_ireg1_i_2_n_0,
      O => sig_brst_cnt_eq_one_im0
    );
sig_brst_cnt_eq_one_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_brst_cnt_eq_one_im0,
      Q => sig_brst_cnt_eq_one_ireg1,
      R => sig_init_reg
    );
sig_brst_cnt_eq_zero_ireg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[22]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[19]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[20]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[21]\,
      I5 => sig_brst_cnt_eq_zero_ireg1_i_2_n_0,
      O => sig_brst_cnt_eq_zero_im0
    );
sig_brst_cnt_eq_zero_ireg1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[15]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[16]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[17]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[18]\,
      I4 => sig_brst_cnt_eq_zero_ireg1_i_3_n_0,
      O => sig_brst_cnt_eq_zero_ireg1_i_2_n_0
    );
sig_brst_cnt_eq_zero_ireg1_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[12]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[14]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[13]\,
      O => sig_brst_cnt_eq_zero_ireg1_i_3_n_0
    );
sig_brst_cnt_eq_zero_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_brst_cnt_eq_zero_im0,
      Q => sig_brst_cnt_eq_zero_ireg1,
      R => sig_init_reg
    );
\sig_btt_cntr_im0[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[10]\,
      I1 => sig_push_input_reg14_out,
      O => \sig_btt_cntr_im0[11]_i_2_n_0\
    );
\sig_btt_cntr_im0[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[9]\,
      I1 => sig_push_input_reg14_out,
      O => \sig_btt_cntr_im0[11]_i_3_n_0\
    );
\sig_btt_cntr_im0[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[8]\,
      I1 => sig_push_input_reg14_out,
      O => \sig_btt_cntr_im0[11]_i_4_n_0\
    );
\sig_btt_cntr_im0[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_push_input_reg14_out,
      I1 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      O => \sig_btt_cntr_im0[11]_i_5_n_0\
    );
\sig_btt_cntr_im0[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"21"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[10]\,
      I1 => sig_push_input_reg14_out,
      I2 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      O => \sig_btt_cntr_im0[11]_i_6_n_0\
    );
\sig_btt_cntr_im0[11]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"21"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[9]\,
      I1 => sig_push_input_reg14_out,
      I2 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      O => \sig_btt_cntr_im0[11]_i_7_n_0\
    );
\sig_btt_cntr_im0[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[8]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      I2 => sig_push_input_reg14_out,
      I3 => Q(5),
      O => \sig_btt_cntr_im0[11]_i_8_n_0\
    );
\sig_btt_cntr_im0[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_push_input_reg14_out,
      I1 => \sig_btt_cntr_im0_reg_n_0_[15]\,
      O => \sig_btt_cntr_im0[15]_i_2_n_0\
    );
\sig_btt_cntr_im0[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_push_input_reg14_out,
      I1 => \sig_btt_cntr_im0_reg_n_0_[14]\,
      O => \sig_btt_cntr_im0[15]_i_3_n_0\
    );
\sig_btt_cntr_im0[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_push_input_reg14_out,
      I1 => \sig_btt_cntr_im0_reg_n_0_[13]\,
      O => \sig_btt_cntr_im0[15]_i_4_n_0\
    );
\sig_btt_cntr_im0[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_push_input_reg14_out,
      I1 => \sig_btt_cntr_im0_reg_n_0_[12]\,
      O => \sig_btt_cntr_im0[15]_i_5_n_0\
    );
\sig_btt_cntr_im0[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_push_input_reg14_out,
      I1 => \sig_btt_cntr_im0_reg_n_0_[19]\,
      O => \sig_btt_cntr_im0[19]_i_2_n_0\
    );
\sig_btt_cntr_im0[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_push_input_reg14_out,
      I1 => \sig_btt_cntr_im0_reg_n_0_[18]\,
      O => \sig_btt_cntr_im0[19]_i_3_n_0\
    );
\sig_btt_cntr_im0[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_push_input_reg14_out,
      I1 => \sig_btt_cntr_im0_reg_n_0_[17]\,
      O => \sig_btt_cntr_im0[19]_i_4_n_0\
    );
\sig_btt_cntr_im0[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_push_input_reg14_out,
      I1 => \sig_btt_cntr_im0_reg_n_0_[16]\,
      O => \sig_btt_cntr_im0[19]_i_5_n_0\
    );
\sig_btt_cntr_im0[22]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => sig_cmd2mstr_cmd_valid,
      I1 => sig_sm_halt_reg,
      I2 => sig_input_reg_empty,
      I3 => \^in\(73),
      O => \sig_btt_cntr_im0[22]_i_2_n_0\
    );
\sig_btt_cntr_im0[22]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_push_input_reg14_out,
      I1 => \sig_btt_cntr_im0_reg_n_0_[22]\,
      O => \sig_btt_cntr_im0[22]_i_3_n_0\
    );
\sig_btt_cntr_im0[22]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_push_input_reg14_out,
      I1 => \sig_btt_cntr_im0_reg_n_0_[21]\,
      O => \sig_btt_cntr_im0[22]_i_4_n_0\
    );
\sig_btt_cntr_im0[22]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_push_input_reg14_out,
      I1 => \sig_btt_cntr_im0_reg_n_0_[20]\,
      O => \sig_btt_cntr_im0[22]_i_5_n_0\
    );
\sig_btt_cntr_im0[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[3]\,
      I1 => sig_push_input_reg14_out,
      O => \sig_btt_cntr_im0[3]_i_2_n_0\
    );
\sig_btt_cntr_im0[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[2]\,
      I1 => sig_push_input_reg14_out,
      O => \sig_btt_cntr_im0[3]_i_3_n_0\
    );
\sig_btt_cntr_im0[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[1]\,
      I1 => sig_push_input_reg14_out,
      O => \sig_btt_cntr_im0[3]_i_4_n_0\
    );
\sig_btt_cntr_im0[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[0]\,
      I1 => sig_push_input_reg14_out,
      O => \sig_btt_cntr_im0[3]_i_5_n_0\
    );
\sig_btt_cntr_im0[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[3]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I2 => sig_push_input_reg14_out,
      I3 => Q(0),
      O => \sig_btt_cntr_im0[3]_i_6_n_0\
    );
\sig_btt_cntr_im0[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"21"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[2]\,
      I1 => sig_push_input_reg14_out,
      I2 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      O => \sig_btt_cntr_im0[3]_i_7_n_0\
    );
\sig_btt_cntr_im0[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"21"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[1]\,
      I1 => sig_push_input_reg14_out,
      I2 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      O => \sig_btt_cntr_im0[3]_i_8_n_0\
    );
\sig_btt_cntr_im0[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"21"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[0]\,
      I1 => sig_push_input_reg14_out,
      I2 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      O => \sig_btt_cntr_im0[3]_i_9_n_0\
    );
\sig_btt_cntr_im0[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[7]\,
      I1 => sig_push_input_reg14_out,
      O => \sig_btt_cntr_im0[7]_i_2_n_0\
    );
\sig_btt_cntr_im0[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[6]\,
      I1 => sig_push_input_reg14_out,
      O => \sig_btt_cntr_im0[7]_i_3_n_0\
    );
\sig_btt_cntr_im0[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[5]\,
      I1 => sig_push_input_reg14_out,
      O => \sig_btt_cntr_im0[7]_i_4_n_0\
    );
\sig_btt_cntr_im0[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[4]\,
      I1 => sig_push_input_reg14_out,
      O => \sig_btt_cntr_im0[7]_i_5_n_0\
    );
\sig_btt_cntr_im0[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[7]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I2 => sig_push_input_reg14_out,
      I3 => Q(4),
      O => \sig_btt_cntr_im0[7]_i_6_n_0\
    );
\sig_btt_cntr_im0[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[6]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I2 => sig_push_input_reg14_out,
      I3 => Q(3),
      O => \sig_btt_cntr_im0[7]_i_7_n_0\
    );
\sig_btt_cntr_im0[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[5]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I2 => sig_push_input_reg14_out,
      I3 => Q(2),
      O => \sig_btt_cntr_im0[7]_i_8_n_0\
    );
\sig_btt_cntr_im0[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[4]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I2 => sig_push_input_reg14_out,
      I3 => Q(1),
      O => \sig_btt_cntr_im0[7]_i_9_n_0\
    );
\sig_btt_cntr_im0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[3]_i_1_n_7\,
      Q => \sig_btt_cntr_im0_reg_n_0_[0]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[11]_i_1_n_5\,
      Q => \sig_btt_cntr_im0_reg_n_0_[10]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[11]_i_1_n_4\,
      Q => \sig_btt_cntr_im0_reg_n_0_[11]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_im0_reg[7]_i_1_n_0\,
      CO(3) => \sig_btt_cntr_im0_reg[11]_i_1_n_0\,
      CO(2) => \sig_btt_cntr_im0_reg[11]_i_1_n_1\,
      CO(1) => \sig_btt_cntr_im0_reg[11]_i_1_n_2\,
      CO(0) => \sig_btt_cntr_im0_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sig_btt_cntr_im0[22]_i_2_n_0\,
      DI(2) => \sig_btt_cntr_im0[11]_i_2_n_0\,
      DI(1) => \sig_btt_cntr_im0[11]_i_3_n_0\,
      DI(0) => \sig_btt_cntr_im0[11]_i_4_n_0\,
      O(3) => \sig_btt_cntr_im0_reg[11]_i_1_n_4\,
      O(2) => \sig_btt_cntr_im0_reg[11]_i_1_n_5\,
      O(1) => \sig_btt_cntr_im0_reg[11]_i_1_n_6\,
      O(0) => \sig_btt_cntr_im0_reg[11]_i_1_n_7\,
      S(3) => \sig_btt_cntr_im0[11]_i_5_n_0\,
      S(2) => \sig_btt_cntr_im0[11]_i_6_n_0\,
      S(1) => \sig_btt_cntr_im0[11]_i_7_n_0\,
      S(0) => \sig_btt_cntr_im0[11]_i_8_n_0\
    );
\sig_btt_cntr_im0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_7\,
      Q => \sig_btt_cntr_im0_reg_n_0_[12]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_6\,
      Q => \sig_btt_cntr_im0_reg_n_0_[13]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_5\,
      Q => \sig_btt_cntr_im0_reg_n_0_[14]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_4\,
      Q => \sig_btt_cntr_im0_reg_n_0_[15]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_im0_reg[11]_i_1_n_0\,
      CO(3) => \sig_btt_cntr_im0_reg[15]_i_1_n_0\,
      CO(2) => \sig_btt_cntr_im0_reg[15]_i_1_n_1\,
      CO(1) => \sig_btt_cntr_im0_reg[15]_i_1_n_2\,
      CO(0) => \sig_btt_cntr_im0_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sig_btt_cntr_im0[22]_i_2_n_0\,
      DI(2) => \sig_btt_cntr_im0[22]_i_2_n_0\,
      DI(1) => \sig_btt_cntr_im0[22]_i_2_n_0\,
      DI(0) => \sig_btt_cntr_im0[22]_i_2_n_0\,
      O(3) => \sig_btt_cntr_im0_reg[15]_i_1_n_4\,
      O(2) => \sig_btt_cntr_im0_reg[15]_i_1_n_5\,
      O(1) => \sig_btt_cntr_im0_reg[15]_i_1_n_6\,
      O(0) => \sig_btt_cntr_im0_reg[15]_i_1_n_7\,
      S(3) => \sig_btt_cntr_im0[15]_i_2_n_0\,
      S(2) => \sig_btt_cntr_im0[15]_i_3_n_0\,
      S(1) => \sig_btt_cntr_im0[15]_i_4_n_0\,
      S(0) => \sig_btt_cntr_im0[15]_i_5_n_0\
    );
\sig_btt_cntr_im0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[19]_i_1_n_7\,
      Q => \sig_btt_cntr_im0_reg_n_0_[16]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[19]_i_1_n_6\,
      Q => \sig_btt_cntr_im0_reg_n_0_[17]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[19]_i_1_n_5\,
      Q => \sig_btt_cntr_im0_reg_n_0_[18]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[19]_i_1_n_4\,
      Q => \sig_btt_cntr_im0_reg_n_0_[19]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_im0_reg[15]_i_1_n_0\,
      CO(3) => \sig_btt_cntr_im0_reg[19]_i_1_n_0\,
      CO(2) => \sig_btt_cntr_im0_reg[19]_i_1_n_1\,
      CO(1) => \sig_btt_cntr_im0_reg[19]_i_1_n_2\,
      CO(0) => \sig_btt_cntr_im0_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sig_btt_cntr_im0[22]_i_2_n_0\,
      DI(2) => \sig_btt_cntr_im0[22]_i_2_n_0\,
      DI(1) => \sig_btt_cntr_im0[22]_i_2_n_0\,
      DI(0) => \sig_btt_cntr_im0[22]_i_2_n_0\,
      O(3) => \sig_btt_cntr_im0_reg[19]_i_1_n_4\,
      O(2) => \sig_btt_cntr_im0_reg[19]_i_1_n_5\,
      O(1) => \sig_btt_cntr_im0_reg[19]_i_1_n_6\,
      O(0) => \sig_btt_cntr_im0_reg[19]_i_1_n_7\,
      S(3) => \sig_btt_cntr_im0[19]_i_2_n_0\,
      S(2) => \sig_btt_cntr_im0[19]_i_3_n_0\,
      S(1) => \sig_btt_cntr_im0[19]_i_4_n_0\,
      S(0) => \sig_btt_cntr_im0[19]_i_5_n_0\
    );
\sig_btt_cntr_im0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[3]_i_1_n_6\,
      Q => \sig_btt_cntr_im0_reg_n_0_[1]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[22]_i_1_n_7\,
      Q => \sig_btt_cntr_im0_reg_n_0_[20]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[22]_i_1_n_6\,
      Q => \sig_btt_cntr_im0_reg_n_0_[21]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[22]_i_1_n_5\,
      Q => \sig_btt_cntr_im0_reg_n_0_[22]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_im0_reg[19]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sig_btt_cntr_im0_reg[22]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sig_btt_cntr_im0_reg[22]_i_1_n_2\,
      CO(0) => \sig_btt_cntr_im0_reg[22]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \sig_btt_cntr_im0[22]_i_2_n_0\,
      DI(0) => \sig_btt_cntr_im0[22]_i_2_n_0\,
      O(3) => \NLW_sig_btt_cntr_im0_reg[22]_i_1_O_UNCONNECTED\(3),
      O(2) => \sig_btt_cntr_im0_reg[22]_i_1_n_5\,
      O(1) => \sig_btt_cntr_im0_reg[22]_i_1_n_6\,
      O(0) => \sig_btt_cntr_im0_reg[22]_i_1_n_7\,
      S(3) => '0',
      S(2) => \sig_btt_cntr_im0[22]_i_3_n_0\,
      S(1) => \sig_btt_cntr_im0[22]_i_4_n_0\,
      S(0) => \sig_btt_cntr_im0[22]_i_5_n_0\
    );
\sig_btt_cntr_im0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[3]_i_1_n_5\,
      Q => \sig_btt_cntr_im0_reg_n_0_[2]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[3]_i_1_n_4\,
      Q => \sig_btt_cntr_im0_reg_n_0_[3]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sig_btt_cntr_im0_reg[3]_i_1_n_0\,
      CO(2) => \sig_btt_cntr_im0_reg[3]_i_1_n_1\,
      CO(1) => \sig_btt_cntr_im0_reg[3]_i_1_n_2\,
      CO(0) => \sig_btt_cntr_im0_reg[3]_i_1_n_3\,
      CYINIT => \sig_btt_cntr_im0[22]_i_2_n_0\,
      DI(3) => \sig_btt_cntr_im0[3]_i_2_n_0\,
      DI(2) => \sig_btt_cntr_im0[3]_i_3_n_0\,
      DI(1) => \sig_btt_cntr_im0[3]_i_4_n_0\,
      DI(0) => \sig_btt_cntr_im0[3]_i_5_n_0\,
      O(3) => \sig_btt_cntr_im0_reg[3]_i_1_n_4\,
      O(2) => \sig_btt_cntr_im0_reg[3]_i_1_n_5\,
      O(1) => \sig_btt_cntr_im0_reg[3]_i_1_n_6\,
      O(0) => \sig_btt_cntr_im0_reg[3]_i_1_n_7\,
      S(3) => \sig_btt_cntr_im0[3]_i_6_n_0\,
      S(2) => \sig_btt_cntr_im0[3]_i_7_n_0\,
      S(1) => \sig_btt_cntr_im0[3]_i_8_n_0\,
      S(0) => \sig_btt_cntr_im0[3]_i_9_n_0\
    );
\sig_btt_cntr_im0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_7\,
      Q => \sig_btt_cntr_im0_reg_n_0_[4]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_6\,
      Q => \sig_btt_cntr_im0_reg_n_0_[5]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_5\,
      Q => \sig_btt_cntr_im0_reg_n_0_[6]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_4\,
      Q => \sig_btt_cntr_im0_reg_n_0_[7]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_im0_reg[3]_i_1_n_0\,
      CO(3) => \sig_btt_cntr_im0_reg[7]_i_1_n_0\,
      CO(2) => \sig_btt_cntr_im0_reg[7]_i_1_n_1\,
      CO(1) => \sig_btt_cntr_im0_reg[7]_i_1_n_2\,
      CO(0) => \sig_btt_cntr_im0_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sig_btt_cntr_im0[7]_i_2_n_0\,
      DI(2) => \sig_btt_cntr_im0[7]_i_3_n_0\,
      DI(1) => \sig_btt_cntr_im0[7]_i_4_n_0\,
      DI(0) => \sig_btt_cntr_im0[7]_i_5_n_0\,
      O(3) => \sig_btt_cntr_im0_reg[7]_i_1_n_4\,
      O(2) => \sig_btt_cntr_im0_reg[7]_i_1_n_5\,
      O(1) => \sig_btt_cntr_im0_reg[7]_i_1_n_6\,
      O(0) => \sig_btt_cntr_im0_reg[7]_i_1_n_7\,
      S(3) => \sig_btt_cntr_im0[7]_i_6_n_0\,
      S(2) => \sig_btt_cntr_im0[7]_i_7_n_0\,
      S(1) => \sig_btt_cntr_im0[7]_i_8_n_0\,
      S(0) => \sig_btt_cntr_im0[7]_i_9_n_0\
    );
\sig_btt_cntr_im0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[11]_i_1_n_7\,
      Q => \sig_btt_cntr_im0_reg_n_0_[8]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[11]_i_1_n_6\,
      Q => \sig_btt_cntr_im0_reg_n_0_[9]\,
      R => sig_init_reg
    );
sig_btt_eq_b2mbaa_im01_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sig_btt_eq_b2mbaa_im01,
      CO(2) => sig_btt_eq_b2mbaa_im01_carry_n_1,
      CO(1) => sig_btt_eq_b2mbaa_im01_carry_n_2,
      CO(0) => sig_btt_eq_b2mbaa_im01_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_sig_btt_eq_b2mbaa_im01_carry_O_UNCONNECTED(3 downto 0),
      S(3) => sig_btt_eq_b2mbaa_im01_carry_i_1_n_0,
      S(2) => sig_btt_eq_b2mbaa_im01_carry_i_2_n_0,
      S(1) => sig_btt_eq_b2mbaa_im01_carry_i_3_n_0,
      S(0) => sig_btt_eq_b2mbaa_im01_carry_i_4_n_0
    );
sig_btt_eq_b2mbaa_im01_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5559AAA2"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I1 => \sig_btt_lt_b2mbaa_im01_carry__0_i_4_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      O => sig_btt_eq_b2mbaa_im01_carry_i_1_n_0
    );
sig_btt_eq_b2mbaa_im01_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28228288"
    )
        port map (
      I0 => sig_btt_eq_b2mbaa_im01_carry_i_5_n_0,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I3 => \sig_btt_lt_b2mbaa_im01_carry__0_i_4_n_0\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      O => sig_btt_eq_b2mbaa_im01_carry_i_2_n_0
    );
sig_btt_eq_b2mbaa_im01_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2828282828282882"
    )
        port map (
      I0 => sig_btt_eq_b2mbaa_im01_carry_i_6_n_0,
      I1 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      O => sig_btt_eq_b2mbaa_im01_carry_i_3_n_0
    );
sig_btt_eq_b2mbaa_im01_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0208041020804001"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      O => sig_btt_eq_b2mbaa_im01_carry_i_4_n_0
    );
sig_btt_eq_b2mbaa_im01_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1411282242448188"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I3 => \sig_bytes_to_mbaa_ireg1[9]_i_2_n_0\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      O => sig_btt_eq_b2mbaa_im01_carry_i_5_n_0
    );
sig_btt_eq_b2mbaa_im01_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41821824"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I1 => sig_btt_lt_b2mbaa_im01_carry_i_9_n_0,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      O => sig_btt_eq_b2mbaa_im01_carry_i_6_n_0
    );
sig_btt_eq_b2mbaa_ireg1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_btt_eq_b2mbaa_im01,
      I1 => sig_brst_cnt_eq_zero_im0,
      O => sig_btt_eq_b2mbaa_im0
    );
sig_btt_eq_b2mbaa_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_btt_eq_b2mbaa_im0,
      Q => sig_btt_eq_b2mbaa_ireg1,
      R => sig_init_reg
    );
sig_btt_lt_b2mbaa_im01_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sig_btt_lt_b2mbaa_im01_carry_n_0,
      CO(2) => sig_btt_lt_b2mbaa_im01_carry_n_1,
      CO(1) => sig_btt_lt_b2mbaa_im01_carry_n_2,
      CO(0) => sig_btt_lt_b2mbaa_im01_carry_n_3,
      CYINIT => '0',
      DI(3) => sig_btt_lt_b2mbaa_im01_carry_i_1_n_0,
      DI(2) => sig_btt_lt_b2mbaa_im01_carry_i_2_n_0,
      DI(1) => sig_btt_lt_b2mbaa_im01_carry_i_3_n_0,
      DI(0) => sig_btt_lt_b2mbaa_im01_carry_i_4_n_0,
      O(3 downto 0) => NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED(3 downto 0),
      S(3) => sig_btt_lt_b2mbaa_im01_carry_i_5_n_0,
      S(2) => sig_btt_lt_b2mbaa_im01_carry_i_6_n_0,
      S(1) => sig_btt_lt_b2mbaa_im01_carry_i_7_n_0,
      S(0) => sig_btt_lt_b2mbaa_im01_carry_i_8_n_0
    );
\sig_btt_lt_b2mbaa_im01_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sig_btt_lt_b2mbaa_im01_carry_n_0,
      CO(3 downto 2) => \NLW_sig_btt_lt_b2mbaa_im01_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => sig_btt_lt_b2mbaa_im01,
      CO(0) => \sig_btt_lt_b2mbaa_im01_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => sig_addr_aligned_im0,
      DI(0) => \sig_btt_lt_b2mbaa_im01_carry__0_i_1_n_0\,
      O(3 downto 0) => \NLW_sig_btt_lt_b2mbaa_im01_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \sig_btt_lt_b2mbaa_im01_carry__0_i_2_n_0\,
      S(0) => \sig_btt_lt_b2mbaa_im01_carry__0_i_3_n_0\
    );
\sig_btt_lt_b2mbaa_im01_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0317173003170317"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I5 => \sig_btt_lt_b2mbaa_im01_carry__0_i_4_n_0\,
      O => \sig_btt_lt_b2mbaa_im01_carry__0_i_1_n_0\
    );
\sig_btt_lt_b2mbaa_im01_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I5 => \sig_bytes_to_mbaa_ireg1[9]_i_2_n_0\,
      O => \sig_btt_lt_b2mbaa_im01_carry__0_i_2_n_0\
    );
\sig_btt_lt_b2mbaa_im01_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660060660096060"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I4 => \sig_btt_lt_b2mbaa_im01_carry__0_i_4_n_0\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      O => \sig_btt_lt_b2mbaa_im01_carry__0_i_3_n_0\
    );
\sig_btt_lt_b2mbaa_im01_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I2 => \sig_bytes_to_mbaa_ireg1[9]_i_2_n_0\,
      O => \sig_btt_lt_b2mbaa_im01_carry__0_i_4_n_0\
    );
sig_btt_lt_b2mbaa_im01_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00101101337377C7"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I2 => \sig_bytes_to_mbaa_ireg1[9]_i_2_n_0\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_1_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10017C37"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I3 => sig_btt_lt_b2mbaa_im01_carry_i_9_n_0,
      I4 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_2_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0317031703171730"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_3_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1370"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_4_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1411282242448188"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I3 => \sig_bytes_to_mbaa_ireg1[9]_i_2_n_0\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_5_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41821824"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I1 => sig_btt_lt_b2mbaa_im01_carry_i_9_n_0,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_6_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0606066060606009"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_7_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4821"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_8_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_9_n_0
    );
sig_btt_lt_b2mbaa_ireg1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_im01,
      I1 => sig_brst_cnt_eq_zero_im0,
      O => sig_btt_lt_b2mbaa_im0
    );
sig_btt_lt_b2mbaa_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_btt_lt_b2mbaa_im0,
      Q => sig_btt_lt_b2mbaa_ireg1,
      R => sig_init_reg
    );
\sig_byte_change_minus1_im2/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      I5 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      O => \sig_byte_change_minus1_im2/i__n_0\
    );
\sig_bytes_to_mbaa_ireg1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      O => sig_bytes_to_mbaa_im0(1)
    );
\sig_bytes_to_mbaa_ireg1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      O => sig_bytes_to_mbaa_im0(2)
    );
\sig_bytes_to_mbaa_ireg1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      O => sig_bytes_to_mbaa_im0(3)
    );
\sig_bytes_to_mbaa_ireg1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      O => sig_bytes_to_mbaa_im0(4)
    );
\sig_bytes_to_mbaa_ireg1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      O => sig_bytes_to_mbaa_im0(5)
    );
\sig_bytes_to_mbaa_ireg1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I2 => \sig_bytes_to_mbaa_ireg1[9]_i_2_n_0\,
      O => sig_bytes_to_mbaa_im0(6)
    );
\sig_bytes_to_mbaa_ireg1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I2 => \sig_bytes_to_mbaa_ireg1[9]_i_2_n_0\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      O => sig_bytes_to_mbaa_im0(7)
    );
\sig_bytes_to_mbaa_ireg1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002FFFD"
    )
        port map (
      I0 => \sig_bytes_to_mbaa_ireg1[9]_i_2_n_0\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      O => sig_bytes_to_mbaa_im0(8)
    );
\sig_bytes_to_mbaa_ireg1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555655555555"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I5 => \sig_bytes_to_mbaa_ireg1[9]_i_2_n_0\,
      O => sig_bytes_to_mbaa_im0(9)
    );
\sig_bytes_to_mbaa_ireg1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      O => \sig_bytes_to_mbaa_ireg1[9]_i_2_n_0\
    );
\sig_bytes_to_mbaa_ireg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      Q => sig_bytes_to_mbaa_ireg1(0),
      R => sig_init_reg
    );
\sig_bytes_to_mbaa_ireg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(1),
      Q => sig_bytes_to_mbaa_ireg1(1),
      R => sig_init_reg
    );
\sig_bytes_to_mbaa_ireg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(2),
      Q => sig_bytes_to_mbaa_ireg1(2),
      R => sig_init_reg
    );
\sig_bytes_to_mbaa_ireg1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(3),
      Q => sig_bytes_to_mbaa_ireg1(3),
      R => sig_init_reg
    );
\sig_bytes_to_mbaa_ireg1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(4),
      Q => sig_bytes_to_mbaa_ireg1(4),
      R => sig_init_reg
    );
\sig_bytes_to_mbaa_ireg1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(5),
      Q => sig_bytes_to_mbaa_ireg1(5),
      R => sig_init_reg
    );
\sig_bytes_to_mbaa_ireg1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(6),
      Q => sig_bytes_to_mbaa_ireg1(6),
      R => sig_init_reg
    );
\sig_bytes_to_mbaa_ireg1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(7),
      Q => sig_bytes_to_mbaa_ireg1(7),
      R => sig_init_reg
    );
\sig_bytes_to_mbaa_ireg1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(8),
      Q => sig_bytes_to_mbaa_ireg1(8),
      R => sig_init_reg
    );
\sig_bytes_to_mbaa_ireg1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(9),
      Q => sig_bytes_to_mbaa_ireg1(9),
      R => sig_init_reg
    );
sig_calc_error_pushed_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^in\(73),
      I1 => sig_ld_xfer_reg,
      I2 => sig_xfer_reg_empty,
      I3 => sig_calc_error_pushed,
      O => sig_calc_error_pushed_i_1_n_0
    );
sig_calc_error_pushed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => sig_calc_error_pushed_i_1_n_0,
      Q => sig_calc_error_pushed,
      R => sig_init_reg
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_input_reg14_out,
      D => sig_calc_error_reg_reg_1,
      Q => \^in\(73),
      R => sig_init_reg
    );
sig_cmd2addr_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54540454"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_sm_ld_xfer_reg_ns,
      I2 => \^sig_mstr2addr_cmd_valid\,
      I3 => sig_inhibit_rdy_n_0,
      I4 => sig_cmd2addr_valid_reg_0,
      O => sig_cmd2addr_valid_i_1_n_0
    );
sig_cmd2addr_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => sig_cmd2addr_valid_i_1_n_0,
      Q => \^sig_mstr2addr_cmd_valid\,
      R => '0'
    );
sig_cmd2data_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54540454"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_sm_ld_xfer_reg_ns,
      I2 => \^sig_mstr2data_cmd_valid\,
      I3 => sig_inhibit_rdy_n,
      I4 => sig_cmd2data_valid_reg_0,
      O => sig_cmd2data_valid_i_1_n_0
    );
sig_cmd2data_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => sig_cmd2data_valid_i_1_n_0,
      Q => \^sig_mstr2data_cmd_valid\,
      R => '0'
    );
sig_cmd2dre_valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_cmd2dre_valid_reg_n_0,
      I2 => sig_first_xfer_im0,
      I3 => sig_sm_ld_xfer_reg_ns,
      O => sig_cmd2dre_valid_i_1_n_0
    );
sig_cmd2dre_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => sig_cmd2dre_valid_i_1_n_0,
      Q => sig_cmd2dre_valid_reg_n_0,
      R => '0'
    );
sig_first_xfer_im0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0054"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_push_input_reg14_out,
      I2 => sig_first_xfer_im0,
      I3 => \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\,
      O => sig_first_xfer_im0_i_1_n_0
    );
sig_first_xfer_im0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => sig_first_xfer_im0_i_1_n_0,
      Q => sig_first_xfer_im0,
      R => '0'
    );
sig_input_burst_type_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => \^in\(72),
      I1 => sig_push_input_reg14_out,
      I2 => Q(6),
      I3 => sig_sm_pop_input_reg,
      I4 => sig_init_reg,
      I5 => sig_calc_error_pushed,
      O => sig_input_burst_type_reg_i_1_n_0
    );
sig_input_burst_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => sig_input_burst_type_reg_i_1_n_0,
      Q => \^in\(72),
      R => '0'
    );
sig_input_reg_empty_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF2"
    )
        port map (
      I0 => sig_input_reg_empty,
      I1 => sig_push_input_reg14_out,
      I2 => sig_sm_pop_input_reg,
      I3 => sig_init_reg,
      I4 => sig_calc_error_pushed,
      O => sig_input_reg_empty_i_1_n_0
    );
sig_input_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => sig_input_reg_empty_i_1_n_0,
      Q => sig_input_reg_empty,
      R => '0'
    );
sig_ld_xfer_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0454"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_sm_ld_xfer_reg_ns,
      I2 => sig_ld_xfer_reg,
      I3 => sig_xfer_reg_empty,
      O => sig_ld_xfer_reg_i_1_n_0
    );
sig_ld_xfer_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => sig_ld_xfer_reg_i_1_n_0,
      Q => sig_ld_xfer_reg,
      R => '0'
    );
sig_ld_xfer_reg_tmp_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0054"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_sm_ld_xfer_reg_ns,
      I2 => sig_ld_xfer_reg_tmp,
      I3 => \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\,
      O => sig_ld_xfer_reg_tmp_i_1_n_0
    );
sig_ld_xfer_reg_tmp_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => sig_ld_xfer_reg_tmp_i_1_n_0,
      Q => sig_ld_xfer_reg_tmp,
      R => '0'
    );
sig_no_btt_residue_ireg1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => sig_no_btt_residue_ireg1_i_2_n_0,
      I1 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      O => sig_no_btt_residue_im0
    );
sig_no_btt_residue_ireg1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      O => sig_no_btt_residue_ireg1_i_2_n_0
    );
sig_no_btt_residue_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_no_btt_residue_im0,
      Q => sig_no_btt_residue_ireg1,
      R => sig_init_reg
    );
sig_parent_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001510"
    )
        port map (
      I0 => sig_init_reg,
      I1 => \^sig_calc_error_reg_reg_0\(0),
      I2 => sig_ld_xfer_reg_tmp,
      I3 => sig_parent_done,
      I4 => sig_push_input_reg14_out,
      O => sig_parent_done_i_1_n_0
    );
sig_parent_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => sig_parent_done_i_1_n_0,
      Q => sig_parent_done,
      R => '0'
    );
\sig_predict_addr_lsh_ireg3[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[10]\,
      O => \sig_predict_addr_lsh_ireg3[11]_i_2_n_0\
    );
\sig_predict_addr_lsh_ireg3[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[9]\,
      O => \sig_predict_addr_lsh_ireg3[11]_i_3_n_0\
    );
\sig_predict_addr_lsh_ireg3[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[8]\,
      O => \sig_predict_addr_lsh_ireg3[11]_i_4_n_0\
    );
\sig_predict_addr_lsh_ireg3[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[3]\,
      O => \sig_predict_addr_lsh_ireg3[3]_i_2_n_0\
    );
\sig_predict_addr_lsh_ireg3[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[2]\,
      O => \sig_predict_addr_lsh_ireg3[3]_i_3_n_0\
    );
\sig_predict_addr_lsh_ireg3[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[1]\,
      O => \sig_predict_addr_lsh_ireg3[3]_i_4_n_0\
    );
\sig_predict_addr_lsh_ireg3[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[0]\,
      O => \sig_predict_addr_lsh_ireg3[3]_i_5_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[7]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_2_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[6]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_3_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[5]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_4_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[4]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_5_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(0),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[0]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(10),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[10]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(11),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[11]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0\,
      CO(3) => \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0\,
      CO(2) => \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_1\,
      CO(1) => \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_2\,
      CO(0) => \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      DI(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      DI(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      DI(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      O(3 downto 0) => sig_predict_addr_lsh_im2(11 downto 8),
      S(3) => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      S(2) => \sig_predict_addr_lsh_ireg3[11]_i_2_n_0\,
      S(1) => \sig_predict_addr_lsh_ireg3[11]_i_3_n_0\,
      S(0) => \sig_predict_addr_lsh_ireg3[11]_i_4_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(12),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[12]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(13),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[13]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(14),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[14]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(15),
      Q => sig_predict_addr_lsh_ireg3(15),
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0\,
      CO(3) => \NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1\,
      CO(1) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2\,
      CO(0) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      DI(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      DI(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      O(3 downto 0) => sig_predict_addr_lsh_im2(15 downto 12),
      S(3) => p_1_in3_in,
      S(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      S(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      S(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\
    );
\sig_predict_addr_lsh_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(1),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[1]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(2),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[2]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(3),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[3]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0\,
      CO(2) => \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_1\,
      CO(1) => \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_2\,
      CO(0) => \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      DI(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      DI(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      DI(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      O(3 downto 0) => sig_predict_addr_lsh_im2(3 downto 0),
      S(3) => \sig_predict_addr_lsh_ireg3[3]_i_2_n_0\,
      S(2) => \sig_predict_addr_lsh_ireg3[3]_i_3_n_0\,
      S(1) => \sig_predict_addr_lsh_ireg3[3]_i_4_n_0\,
      S(0) => \sig_predict_addr_lsh_ireg3[3]_i_5_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(4),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[4]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(5),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[5]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(6),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[6]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(7),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[7]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0\,
      CO(3) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0\,
      CO(2) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1\,
      CO(1) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2\,
      CO(0) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      DI(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      DI(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      DI(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      O(3 downto 0) => sig_predict_addr_lsh_im2(7 downto 4),
      S(3) => \sig_predict_addr_lsh_ireg3[7]_i_2_n_0\,
      S(2) => \sig_predict_addr_lsh_ireg3[7]_i_3_n_0\,
      S(1) => \sig_predict_addr_lsh_ireg3[7]_i_4_n_0\,
      S(0) => \sig_predict_addr_lsh_ireg3[7]_i_5_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(8),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[8]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(9),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[9]\,
      R => sig_init_reg
    );
sig_sm_halt_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7]\,
      I2 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I3 => sig_calc_error_pushed,
      O => sig_sm_halt_ns
    );
sig_sm_halt_reg_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => sig_sm_halt_ns,
      Q => sig_sm_halt_reg,
      S => sig_init_reg
    );
sig_sm_ld_calc2_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => sig_sm_ld_calc2_reg_ns,
      Q => sig_sm_ld_calc2_reg,
      R => sig_init_reg
    );
sig_sm_pop_input_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sig_calc_error_pushed,
      I1 => sig_parent_done,
      I2 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      O => sig_sm_pop_input_reg_ns
    );
sig_sm_pop_input_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => sig_sm_pop_input_reg_ns,
      Q => sig_sm_pop_input_reg,
      R => sig_init_reg
    );
sig_xfer_reg_empty_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAE"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_xfer_reg_empty,
      I2 => sig_ld_xfer_reg,
      I3 => \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\,
      O => sig_xfer_reg_empty_i_1_n_0
    );
sig_xfer_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => sig_xfer_reg_empty_i_1_n_0,
      Q => sig_xfer_reg_empty,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rd_status_cntl is
  port (
    sig_rsc2stat_status : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_rsc2stat_status_valid : out STD_LOGIC;
    sig_rsc2data_ready : out STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    sig_rd_sts_slverr_reg0 : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_data2rsc_decerr : in STD_LOGIC;
    sig_data2rsc_valid : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rd_status_cntl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rd_status_cntl is
  signal sig_push_rd_sts_reg : STD_LOGIC;
  signal sig_rd_sts_decerr_reg0 : STD_LOGIC;
  signal sig_rd_sts_tag_reg0 : STD_LOGIC;
  signal \^sig_rsc2data_ready\ : STD_LOGIC;
  signal \^sig_rsc2stat_status\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^sig_rsc2stat_status_valid\ : STD_LOGIC;
begin
  sig_rsc2data_ready <= \^sig_rsc2data_ready\;
  sig_rsc2stat_status(1 downto 0) <= \^sig_rsc2stat_status\(1 downto 0);
  sig_rsc2stat_status_valid <= \^sig_rsc2stat_status_valid\;
sig_rd_sts_decerr_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^sig_rsc2stat_status_valid\,
      I1 => sig_stat2rsc_status_ready,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => sig_rd_sts_tag_reg0
    );
sig_rd_sts_decerr_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_rsc2data_ready\,
      I1 => sig_data2rsc_valid,
      O => sig_push_rd_sts_reg
    );
sig_rd_sts_decerr_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_rsc2stat_status\(0),
      I1 => sig_data2rsc_decerr,
      O => sig_rd_sts_decerr_reg0
    );
sig_rd_sts_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_decerr_reg0,
      Q => \^sig_rsc2stat_status\(0),
      R => sig_rd_sts_tag_reg0
    );
sig_rd_sts_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => '0',
      Q => \^sig_rsc2data_ready\,
      S => sig_rd_sts_tag_reg0
    );
sig_rd_sts_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => '1',
      Q => \^sig_rsc2stat_status_valid\,
      R => sig_rd_sts_tag_reg0
    );
sig_rd_sts_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_slverr_reg0,
      Q => \^sig_rsc2stat_status\(1),
      R => sig_rd_sts_tag_reg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset is
  port (
    sig_cmd_stat_rst_user_reg_n_cdc_from : out STD_LOGIC;
    sig_rst2all_stop_request : out STD_LOGIC;
    sig_stream_rst : out STD_LOGIC;
    sig_halt_cmplt_reg_0 : out STD_LOGIC;
    reset_gen : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    sig_s_h_halt_reg_reg_0 : in STD_LOGIC;
    sig_halt_reg_dly3 : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_addr2rsc_calc_error : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_halt_cmplt_reg_1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset is
  signal \^sig_cmd_stat_rst_user_reg_n_cdc_from\ : STD_LOGIC;
  signal sig_halt_cmplt_i_2_n_0 : STD_LOGIC;
  signal \^sig_halt_cmplt_reg_0\ : STD_LOGIC;
  signal \^sig_stream_rst\ : STD_LOGIC;
begin
  sig_cmd_stat_rst_user_reg_n_cdc_from <= \^sig_cmd_stat_rst_user_reg_n_cdc_from\;
  sig_halt_cmplt_reg_0 <= \^sig_halt_cmplt_reg_0\;
  sig_stream_rst <= \^sig_stream_rst\;
sig_cmd_stat_rst_user_reg_n_cdc_from_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => reset_gen,
      Q => \^sig_cmd_stat_rst_user_reg_n_cdc_from\,
      R => '0'
    );
sig_halt_cmplt_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from\,
      O => \^sig_stream_rst\
    );
sig_halt_cmplt_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF88800000"
    )
        port map (
      I0 => sig_halt_reg_dly3,
      I1 => sig_data2addr_stop_req,
      I2 => sig_addr2rsc_calc_error,
      I3 => sig_addr_reg_empty,
      I4 => sig_halt_cmplt_reg_1,
      I5 => \^sig_halt_cmplt_reg_0\,
      O => sig_halt_cmplt_i_2_n_0
    );
sig_halt_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => sig_halt_cmplt_i_2_n_0,
      Q => \^sig_halt_cmplt_reg_0\,
      R => \^sig_stream_rst\
    );
sig_s_h_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => sig_s_h_halt_reg_reg_0,
      Q => sig_rst2all_stop_request,
      R => \^sig_stream_rst\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f is
  port (
    sig_clr_dqual_reg : out STD_LOGIC;
    sig_last_dbeat_reg : out STD_LOGIC;
    m_axi_mm2s_rvalid_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_full_p1 : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_next_cmd_cmplt_reg_i_3_0 : in STD_LOGIC;
    sig_next_cmd_cmplt_reg_i_3_1 : in STD_LOGIC;
    sig_next_cmd_cmplt_reg_i_3_2 : in STD_LOGIC;
    sig_next_cmd_cmplt_reg_i_3_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_rlast : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_wr_fifo : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_1\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_2\ : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    \sig_dbeat_cntr_reg[7]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \sig_dbeat_cntr_reg[6]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_last_dbeat : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    reset_gen : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    sig_next_cmd_cmplt_reg_i_3_4 : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f is
  signal \^inferred_gen.cnt_i_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^m_axi_mm2s_rvalid_0\ : STD_LOGIC;
  signal \^sig_last_dbeat_reg\ : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg_i_4_n_0 : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg_i_5_n_0 : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg_i_7_n_0 : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg_i_8_n_0 : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of FIFO_Full_i_1 : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of sig_ld_new_cmd_reg_i_1 : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of sig_next_cmd_cmplt_reg_i_1 : label is "soft_lutpair75";
begin
  \INFERRED_GEN.cnt_i_reg[1]_0\(1 downto 0) <= \^inferred_gen.cnt_i_reg[1]_0\(1 downto 0);
  m_axi_mm2s_rvalid_0 <= \^m_axi_mm2s_rvalid_0\;
  sig_last_dbeat_reg <= \^sig_last_dbeat_reg\;
FIFO_Full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80009400"
    )
        port map (
      I0 => \^sig_last_dbeat_reg\,
      I1 => \^inferred_gen.cnt_i_reg[1]_0\(0),
      I2 => sig_wr_fifo,
      I3 => \^inferred_gen.cnt_i_reg[1]_0\(1),
      I4 => sig_rd_empty,
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40BFBF40"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I1 => \INFERRED_GEN.cnt_i_reg[1]_2\,
      I2 => sig_mstr2data_cmd_valid,
      I3 => \^inferred_gen.cnt_i_reg[1]_0\(0),
      I4 => \^sig_last_dbeat_reg\,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF40BFFF00BF4000"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I1 => \INFERRED_GEN.cnt_i_reg[1]_2\,
      I2 => sig_mstr2data_cmd_valid,
      I3 => \^inferred_gen.cnt_i_reg[1]_0\(0),
      I4 => \^sig_last_dbeat_reg\,
      I5 => \^inferred_gen.cnt_i_reg[1]_0\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00036AAA"
    )
        port map (
      I0 => sig_rd_empty,
      I1 => \^inferred_gen.cnt_i_reg[1]_0\(1),
      I2 => sig_wr_fifo,
      I3 => \^inferred_gen.cnt_i_reg[1]_0\(0),
      I4 => \^sig_last_dbeat_reg\,
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^inferred_gen.cnt_i_reg[1]_0\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^inferred_gen.cnt_i_reg[1]_0\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => sig_rd_empty,
      S => sig_stream_rst
    );
\sig_dbeat_cntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \^sig_last_dbeat_reg\,
      I3 => \out\(0),
      O => D(0)
    );
\sig_dbeat_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE100E1"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => \^sig_last_dbeat_reg\,
      I4 => \out\(1),
      O => D(1)
    );
\sig_dbeat_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE010000FE01"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \^sig_last_dbeat_reg\,
      I5 => \out\(2),
      O => D(2)
    );
\sig_dbeat_cntr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD200D2"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[4]\,
      I1 => Q(3),
      I2 => Q(4),
      I3 => \^sig_last_dbeat_reg\,
      I4 => \out\(3),
      O => D(3)
    );
\sig_dbeat_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFB040000FB04"
    )
        port map (
      I0 => Q(3),
      I1 => \sig_dbeat_cntr_reg[4]\,
      I2 => Q(4),
      I3 => Q(5),
      I4 => \^sig_last_dbeat_reg\,
      I5 => \out\(4),
      O => D(4)
    );
\sig_dbeat_cntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[6]\,
      I1 => Q(6),
      I2 => \^sig_last_dbeat_reg\,
      I3 => \out\(5),
      O => D(5)
    );
\sig_dbeat_cntr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAA"
    )
        port map (
      I0 => \^sig_last_dbeat_reg\,
      I1 => sig_last_dbeat_reg_0,
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => \^m_axi_mm2s_rvalid_0\,
      O => E(0)
    );
\sig_dbeat_cntr[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[7]\,
      I1 => Q(7),
      I2 => \^sig_last_dbeat_reg\,
      I3 => \out\(6),
      O => D(6)
    );
sig_ld_new_cmd_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I1 => sig_ld_new_cmd_reg,
      I2 => \^sig_last_dbeat_reg\,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
sig_next_cmd_cmplt_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \^sig_last_dbeat_reg\,
      I1 => \^m_axi_mm2s_rvalid_0\,
      I2 => m_axi_mm2s_rlast,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => sig_clr_dqual_reg
    );
sig_next_cmd_cmplt_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF0080"
    )
        port map (
      I0 => \^m_axi_mm2s_rvalid_0\,
      I1 => sig_last_dbeat,
      I2 => sig_next_sequential_reg,
      I3 => sig_next_cmd_cmplt_reg_i_4_n_0,
      I4 => sig_dqual_reg_empty,
      O => \^sig_last_dbeat_reg\
    );
sig_next_cmd_cmplt_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444404040"
    )
        port map (
      I0 => sig_next_cmd_cmplt_reg_i_5_n_0,
      I1 => m_axi_mm2s_rvalid,
      I2 => sig_dqual_reg_empty_reg,
      I3 => reset_gen,
      I4 => sig_next_cmd_cmplt_reg_i_7_n_0,
      I5 => sig_dqual_reg_empty_reg_0,
      O => \^m_axi_mm2s_rvalid_0\
    );
sig_next_cmd_cmplt_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFAE"
    )
        port map (
      I0 => sig_next_cmd_cmplt_reg_i_8_n_0,
      I1 => sig_rsc2stat_status_valid,
      I2 => sig_stat2rsc_status_ready,
      I3 => sig_rd_empty,
      I4 => sig_next_calc_error_reg,
      O => sig_next_cmd_cmplt_reg_i_4_n_0
    );
sig_next_cmd_cmplt_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDDDDDDDF"
    )
        port map (
      I0 => sig_dqual_reg_full,
      I1 => sig_next_cmd_cmplt_reg_i_3_4,
      I2 => sig_addr_posted_cntr(2),
      I3 => sig_addr_posted_cntr(1),
      I4 => sig_addr_posted_cntr(0),
      I5 => sig_next_calc_error_reg,
      O => sig_next_cmd_cmplt_reg_i_5_n_0
    );
sig_next_cmd_cmplt_reg_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sig_next_cmd_cmplt_reg_i_3_0,
      I1 => sig_next_cmd_cmplt_reg_i_3_1,
      I2 => sig_next_cmd_cmplt_reg_i_3_2,
      I3 => sig_next_cmd_cmplt_reg_i_3_3(0),
      I4 => sig_next_cmd_cmplt_reg_i_3_3(1),
      O => sig_next_cmd_cmplt_reg_i_7_n_0
    );
sig_next_cmd_cmplt_reg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(0),
      O => sig_next_cmd_cmplt_reg_i_8_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_2 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_push_addr_reg1_out : out STD_LOGIC;
    sig_halt_reg_reg : out STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_1\ : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_2 : entity is "cntr_incr_decr_addn_f";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_2 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_push_addr_reg1_out\ : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[0]_i_1__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[63]_i_2\ : label is "soft_lutpair15";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  sig_push_addr_reg1_out <= \^sig_push_addr_reg1_out\;
\FIFO_Full_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400510051000000"
    )
        port map (
      I0 => sig_rd_empty,
      I1 => FIFO_Full_reg,
      I2 => sig_data2addr_stop_req,
      I3 => \^q\(1),
      I4 => sig_wr_fifo,
      I5 => \^q\(0),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FBFB04"
    )
        port map (
      I0 => sig_data2addr_stop_req,
      I1 => FIFO_Full_reg,
      I2 => sig_rd_empty,
      I3 => \^q\(0),
      I4 => sig_wr_fifo,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C69CC6C6C6C6C6C6"
    )
        port map (
      I0 => \^sig_push_addr_reg1_out\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I4 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I5 => sig_mstr2addr_cmd_valid,
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F7F80018080"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_wr_fifo,
      I2 => \^q\(1),
      I3 => sig_data2addr_stop_req,
      I4 => FIFO_Full_reg,
      I5 => sig_rd_empty,
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => sig_rd_empty,
      S => sig_stream_rst
    );
\sig_next_addr_reg[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sig_rd_empty,
      I1 => FIFO_Full_reg,
      I2 => sig_data2addr_stop_req,
      O => \^sig_push_addr_reg1_out\
    );
sig_posted_to_axi_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => sig_data2addr_stop_req,
      I1 => FIFO_Full_reg,
      I2 => sig_rd_empty,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => sig_halt_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f is
  port (
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 74 downto 0 );
    sig_wr_fifo : out STD_LOGIC;
    sig_calc_error_reg_reg_0 : in STD_LOGIC;
    sig_calc_error_reg_reg_1 : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 73 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_mm2s_aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f is
  signal \^out\ : STD_LOGIC_VECTOR ( 74 downto 0 );
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][55]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][55]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][55]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][56]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][56]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][56]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][57]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][57]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][58]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][58]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][59]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][59]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][59]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][60]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][60]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][60]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][61]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][61]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][61]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][62]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][62]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][62]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][63]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][63]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][63]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][64]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][64]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][64]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][65]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][65]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][65]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][66]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][66]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][66]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][67]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][67]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][67]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][68]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][68]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][68]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][69]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][69]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][69]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][70]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][70]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][70]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][71]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][71]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][71]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][72]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][72]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][72]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][73]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][73]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][73]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][74]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][74]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][74]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][75]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][75]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][75]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][76]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][76]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][76]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][77]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][77]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][77]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][78]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][78]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][78]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][79]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][79]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][79]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][80]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][80]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][80]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][81]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][81]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][81]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][82]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][82]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][82]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][83]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][83]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][83]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][84]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][84]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][84]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][85]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][85]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][85]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][86]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][86]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][86]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
begin
  \out\(74 downto 0) <= \^out\(74 downto 0);
  sig_wr_fifo <= \^sig_wr_fifo\;
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(72),
      Q => \^out\(73)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => '1',
      Q => \^out\(72)
    );
\INFERRED_GEN.data_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(71),
      Q => \^out\(71)
    );
\INFERRED_GEN.data_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(70),
      Q => \^out\(70)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(69),
      Q => \^out\(69)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(68),
      Q => \^out\(68)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(67),
      Q => \^out\(67)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(66),
      Q => \^out\(66)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(65),
      Q => \^out\(65)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(64),
      Q => \^out\(64)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(63),
      Q => \^out\(63)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(62),
      Q => \^out\(62)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(61),
      Q => \^out\(61)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(60),
      Q => \^out\(60)
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(59),
      Q => \^out\(59)
    );
\INFERRED_GEN.data_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(58),
      Q => \^out\(58)
    );
\INFERRED_GEN.data_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(57),
      Q => \^out\(57)
    );
\INFERRED_GEN.data_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(56),
      Q => \^out\(56)
    );
\INFERRED_GEN.data_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(55),
      Q => \^out\(55)
    );
\INFERRED_GEN.data_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(54),
      Q => \^out\(54)
    );
\INFERRED_GEN.data_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(53),
      Q => \^out\(53)
    );
\INFERRED_GEN.data_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(52),
      Q => \^out\(52)
    );
\INFERRED_GEN.data_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(51),
      Q => \^out\(51)
    );
\INFERRED_GEN.data_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(50),
      Q => \^out\(50)
    );
\INFERRED_GEN.data_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(49),
      Q => \^out\(49)
    );
\INFERRED_GEN.data_reg[3][38]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(48),
      Q => \^out\(48)
    );
\INFERRED_GEN.data_reg[3][39]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(47),
      Q => \^out\(47)
    );
\INFERRED_GEN.data_reg[3][40]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(46),
      Q => \^out\(46)
    );
\INFERRED_GEN.data_reg[3][41]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(45),
      Q => \^out\(45)
    );
\INFERRED_GEN.data_reg[3][42]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(44),
      Q => \^out\(44)
    );
\INFERRED_GEN.data_reg[3][43]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(43),
      Q => \^out\(43)
    );
\INFERRED_GEN.data_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(42),
      Q => \^out\(42)
    );
\INFERRED_GEN.data_reg[3][45]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(41),
      Q => \^out\(41)
    );
\INFERRED_GEN.data_reg[3][46]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(40),
      Q => \^out\(40)
    );
\INFERRED_GEN.data_reg[3][47]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(39),
      Q => \^out\(39)
    );
\INFERRED_GEN.data_reg[3][48]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(38),
      Q => \^out\(38)
    );
\INFERRED_GEN.data_reg[3][49]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(37),
      Q => \^out\(37)
    );
\INFERRED_GEN.data_reg[3][50]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(36),
      Q => \^out\(36)
    );
\INFERRED_GEN.data_reg[3][51]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(35),
      Q => \^out\(35)
    );
\INFERRED_GEN.data_reg[3][52]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(34),
      Q => \^out\(34)
    );
\INFERRED_GEN.data_reg[3][53]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(33),
      Q => \^out\(33)
    );
\INFERRED_GEN.data_reg[3][54]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(32),
      Q => \^out\(32)
    );
\INFERRED_GEN.data_reg[3][55]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(31),
      Q => \^out\(31)
    );
\INFERRED_GEN.data_reg[3][56]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(30),
      Q => \^out\(30)
    );
\INFERRED_GEN.data_reg[3][57]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(29),
      Q => \^out\(29)
    );
\INFERRED_GEN.data_reg[3][58]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(28),
      Q => \^out\(28)
    );
\INFERRED_GEN.data_reg[3][59]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(27),
      Q => \^out\(27)
    );
\INFERRED_GEN.data_reg[3][60]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(26),
      Q => \^out\(26)
    );
\INFERRED_GEN.data_reg[3][61]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(25),
      Q => \^out\(25)
    );
\INFERRED_GEN.data_reg[3][62]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(24),
      Q => \^out\(24)
    );
\INFERRED_GEN.data_reg[3][63]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(23),
      Q => \^out\(23)
    );
\INFERRED_GEN.data_reg[3][64]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(22),
      Q => \^out\(22)
    );
\INFERRED_GEN.data_reg[3][65]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(21),
      Q => \^out\(21)
    );
\INFERRED_GEN.data_reg[3][66]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(20),
      Q => \^out\(20)
    );
\INFERRED_GEN.data_reg[3][67]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(19),
      Q => \^out\(19)
    );
\INFERRED_GEN.data_reg[3][68]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(18),
      Q => \^out\(18)
    );
\INFERRED_GEN.data_reg[3][69]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(17),
      Q => \^out\(17)
    );
\INFERRED_GEN.data_reg[3][70]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(16),
      Q => \^out\(16)
    );
\INFERRED_GEN.data_reg[3][71]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(15),
      Q => \^out\(15)
    );
\INFERRED_GEN.data_reg[3][72]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(14),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[3][73]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(13),
      Q => \^out\(13)
    );
\INFERRED_GEN.data_reg[3][74]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(12),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[3][75]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(11),
      Q => \^out\(11)
    );
\INFERRED_GEN.data_reg[3][76]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(10),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[3][77]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(9),
      Q => \^out\(9)
    );
\INFERRED_GEN.data_reg[3][78]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(8),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[3][79]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(7),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[3][80]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(6),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[3][81]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(5),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[3][82]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(4),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[3][83]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[3][84]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[3][85]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[3][86]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[3][86]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sig_calc_error_reg_reg_0,
      I1 => sig_calc_error_reg_reg_1,
      I2 => sig_mstr2addr_cmd_valid,
      O => \^sig_wr_fifo\
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(73),
      Q => \^out\(74)
    );
sig_addr_valid_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(74),
      O => sig_calc_error_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0\ is
  port (
    sig_last_dbeat_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    sig_wr_fifo : out STD_LOGIC;
    \sig_dbeat_cntr_reg[0]\ : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_next_calc_error_reg_reg : in STD_LOGIC;
    sig_next_calc_error_reg_reg_0 : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    sig_next_calc_error_reg_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0\ : entity is "dynshreg_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0\ is
  signal \^out\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 6 to 6 );
  signal sig_last_dbeat_i_2_n_0 : STD_LOGIC;
  signal sig_last_dbeat_i_4_n_0 : STD_LOGIC;
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[0]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of sig_last_dbeat_i_1 : label is "soft_lutpair76";
begin
  \out\(9 downto 0) <= \^out\(9 downto 0);
  sig_wr_fifo <= \^sig_wr_fifo\;
\INFERRED_GEN.data_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(7),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(6),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(5),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(4),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(3),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(2),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(1),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(0),
      Q => sig_cmd_fifo_data_out(6)
    );
\INFERRED_GEN.data_reg[3][22]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sig_next_calc_error_reg_reg,
      I1 => sig_next_calc_error_reg_reg_0,
      I2 => sig_mstr2data_cmd_valid,
      O => \^sig_wr_fifo\
    );
\INFERRED_GEN.data_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(10),
      Q => \^out\(9)
    );
\INFERRED_GEN.data_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(9),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axis_mm2s_aclk,
      D => \in\(8),
      Q => \^out\(7)
    );
\sig_dbeat_cntr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(6),
      I1 => \sig_dbeat_cntr_reg[0]\,
      I2 => Q(0),
      O => D(0)
    );
sig_last_dbeat_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_last_dbeat_i_2_n_0,
      I1 => \sig_dbeat_cntr_reg[0]\,
      I2 => sig_last_dbeat_reg_0,
      O => sig_last_dbeat_reg
    );
sig_last_dbeat_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^out\(3),
      I1 => \^out\(4),
      I2 => \^out\(5),
      I3 => \^out\(6),
      I4 => sig_last_dbeat_i_4_n_0,
      O => sig_last_dbeat_i_2_n_0
    );
sig_last_dbeat_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^out\(0),
      I1 => sig_cmd_fifo_data_out(6),
      I2 => \^out\(2),
      I3 => \^out\(1),
      O => sig_last_dbeat_i_4_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 24 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single : entity is 25;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single : entity is "ARRAY_SINGLE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single is
  signal async_path_bit : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \syncstages_ff[0]\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \syncstages_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \syncstages_ff[0]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[0]\ : signal is "ARRAY_SINGLE";
  signal \syncstages_ff[1]\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  attribute RTL_KEEP of \syncstages_ff[1]\ : signal is "true";
  attribute async_reg of \syncstages_ff[1]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[1]\ : signal is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][10]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][10]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][10]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][11]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][11]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][11]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][12]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][12]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][12]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][13]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][13]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][13]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][14]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][14]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][14]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][15]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][15]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][15]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][16]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][16]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][16]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][17]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][17]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][17]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][18]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][18]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][18]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][19]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][19]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][19]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][20]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][20]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][20]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][21]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][21]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][21]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][22]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][22]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][22]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][23]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][23]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][23]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][24]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][24]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][24]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][2]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][3]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][4]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][5]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][6]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][7]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][8]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][9]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][9]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][9]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][10]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][10]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][10]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][11]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][11]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][11]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][12]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][12]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][12]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][13]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][13]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][13]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][14]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][14]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][14]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][15]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][15]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][15]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][16]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][16]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][16]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][17]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][17]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][17]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][18]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][18]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][18]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][19]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][19]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][19]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][20]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][20]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][20]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][21]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][21]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][21]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][22]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][22]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][22]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][23]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][23]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][23]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][24]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][24]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][24]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][2]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][3]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][4]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][5]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][6]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][7]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][8]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][9]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][9]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][9]\ : label is "ARRAY_SINGLE";
begin
  async_path_bit(24 downto 3) <= src_in(24 downto 3);
  dest_out(24 downto 0) <= \syncstages_ff[1]\(24 downto 0);
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => async_path_bit(2)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => async_path_bit(1)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => async_path_bit(0)
    );
\syncstages_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(0),
      Q => \syncstages_ff[0]\(0),
      R => '0'
    );
\syncstages_ff_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(10),
      Q => \syncstages_ff[0]\(10),
      R => '0'
    );
\syncstages_ff_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(11),
      Q => \syncstages_ff[0]\(11),
      R => '0'
    );
\syncstages_ff_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(12),
      Q => \syncstages_ff[0]\(12),
      R => '0'
    );
\syncstages_ff_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(13),
      Q => \syncstages_ff[0]\(13),
      R => '0'
    );
\syncstages_ff_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(14),
      Q => \syncstages_ff[0]\(14),
      R => '0'
    );
\syncstages_ff_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(15),
      Q => \syncstages_ff[0]\(15),
      R => '0'
    );
\syncstages_ff_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(16),
      Q => \syncstages_ff[0]\(16),
      R => '0'
    );
\syncstages_ff_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(17),
      Q => \syncstages_ff[0]\(17),
      R => '0'
    );
\syncstages_ff_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(18),
      Q => \syncstages_ff[0]\(18),
      R => '0'
    );
\syncstages_ff_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(19),
      Q => \syncstages_ff[0]\(19),
      R => '0'
    );
\syncstages_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(1),
      Q => \syncstages_ff[0]\(1),
      R => '0'
    );
\syncstages_ff_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(20),
      Q => \syncstages_ff[0]\(20),
      R => '0'
    );
\syncstages_ff_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(21),
      Q => \syncstages_ff[0]\(21),
      R => '0'
    );
\syncstages_ff_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(22),
      Q => \syncstages_ff[0]\(22),
      R => '0'
    );
\syncstages_ff_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(23),
      Q => \syncstages_ff[0]\(23),
      R => '0'
    );
\syncstages_ff_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(24),
      Q => \syncstages_ff[0]\(24),
      R => '0'
    );
\syncstages_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(2),
      Q => \syncstages_ff[0]\(2),
      R => '0'
    );
\syncstages_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(3),
      Q => \syncstages_ff[0]\(3),
      R => '0'
    );
\syncstages_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(4),
      Q => \syncstages_ff[0]\(4),
      R => '0'
    );
\syncstages_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(5),
      Q => \syncstages_ff[0]\(5),
      R => '0'
    );
\syncstages_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(6),
      Q => \syncstages_ff[0]\(6),
      R => '0'
    );
\syncstages_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(7),
      Q => \syncstages_ff[0]\(7),
      R => '0'
    );
\syncstages_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(8),
      Q => \syncstages_ff[0]\(8),
      R => '0'
    );
\syncstages_ff_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(9),
      Q => \syncstages_ff[0]\(9),
      R => '0'
    );
\syncstages_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(0),
      Q => \syncstages_ff[1]\(0),
      R => '0'
    );
\syncstages_ff_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(10),
      Q => \syncstages_ff[1]\(10),
      R => '0'
    );
\syncstages_ff_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(11),
      Q => \syncstages_ff[1]\(11),
      R => '0'
    );
\syncstages_ff_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(12),
      Q => \syncstages_ff[1]\(12),
      R => '0'
    );
\syncstages_ff_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(13),
      Q => \syncstages_ff[1]\(13),
      R => '0'
    );
\syncstages_ff_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(14),
      Q => \syncstages_ff[1]\(14),
      R => '0'
    );
\syncstages_ff_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(15),
      Q => \syncstages_ff[1]\(15),
      R => '0'
    );
\syncstages_ff_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(16),
      Q => \syncstages_ff[1]\(16),
      R => '0'
    );
\syncstages_ff_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(17),
      Q => \syncstages_ff[1]\(17),
      R => '0'
    );
\syncstages_ff_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(18),
      Q => \syncstages_ff[1]\(18),
      R => '0'
    );
\syncstages_ff_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(19),
      Q => \syncstages_ff[1]\(19),
      R => '0'
    );
\syncstages_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(1),
      Q => \syncstages_ff[1]\(1),
      R => '0'
    );
\syncstages_ff_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(20),
      Q => \syncstages_ff[1]\(20),
      R => '0'
    );
\syncstages_ff_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(21),
      Q => \syncstages_ff[1]\(21),
      R => '0'
    );
\syncstages_ff_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(22),
      Q => \syncstages_ff[1]\(22),
      R => '0'
    );
\syncstages_ff_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(23),
      Q => \syncstages_ff[1]\(23),
      R => '0'
    );
\syncstages_ff_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(24),
      Q => \syncstages_ff[1]\(24),
      R => '0'
    );
\syncstages_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(2),
      Q => \syncstages_ff[1]\(2),
      R => '0'
    );
\syncstages_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(3),
      Q => \syncstages_ff[1]\(3),
      R => '0'
    );
\syncstages_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(4),
      Q => \syncstages_ff[1]\(4),
      R => '0'
    );
\syncstages_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(5),
      Q => \syncstages_ff[1]\(5),
      R => '0'
    );
\syncstages_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(6),
      Q => \syncstages_ff[1]\(6),
      R => '0'
    );
\syncstages_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(7),
      Q => \syncstages_ff[1]\(7),
      R => '0'
    );
\syncstages_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(8),
      Q => \syncstages_ff[1]\(8),
      R => '0'
    );
\syncstages_ff_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(9),
      Q => \syncstages_ff[1]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0\ : entity is "xpm_cdc_array_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0\ : entity is 64;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0\ : entity is "ARRAY_SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0\ is
  signal async_path_bit : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \syncstages_ff[0]\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \syncstages_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \syncstages_ff[0]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[0]\ : signal is "ARRAY_SINGLE";
  signal \syncstages_ff[1]\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  attribute RTL_KEEP of \syncstages_ff[1]\ : signal is "true";
  attribute async_reg of \syncstages_ff[1]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[1]\ : signal is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][10]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][10]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][10]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][11]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][11]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][11]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][12]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][12]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][12]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][13]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][13]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][13]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][14]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][14]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][14]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][15]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][15]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][15]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][16]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][16]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][16]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][17]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][17]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][17]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][18]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][18]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][18]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][19]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][19]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][19]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][20]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][20]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][20]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][21]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][21]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][21]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][22]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][22]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][22]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][23]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][23]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][23]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][24]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][24]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][24]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][25]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][25]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][25]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][26]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][26]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][26]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][27]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][27]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][27]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][28]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][28]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][28]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][29]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][29]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][29]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][2]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][30]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][30]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][30]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][31]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][31]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][31]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][32]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][32]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][32]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][33]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][33]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][33]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][34]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][34]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][34]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][35]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][35]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][35]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][36]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][36]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][36]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][37]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][37]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][37]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][38]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][38]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][38]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][39]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][39]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][39]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][3]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][40]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][40]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][40]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][41]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][41]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][41]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][42]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][42]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][42]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][43]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][43]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][43]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][44]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][44]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][44]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][45]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][45]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][45]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][46]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][46]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][46]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][47]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][47]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][47]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][48]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][48]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][48]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][49]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][49]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][49]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][4]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][50]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][50]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][50]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][51]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][51]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][51]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][52]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][52]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][52]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][53]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][53]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][53]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][54]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][54]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][54]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][55]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][55]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][55]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][56]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][56]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][56]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][57]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][57]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][57]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][58]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][58]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][58]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][59]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][59]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][59]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][5]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][60]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][60]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][60]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][61]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][61]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][61]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][62]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][62]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][62]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][63]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][63]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][63]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][6]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][7]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][8]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][9]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][9]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][9]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][10]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][10]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][10]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][11]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][11]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][11]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][12]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][12]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][12]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][13]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][13]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][13]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][14]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][14]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][14]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][15]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][15]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][15]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][16]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][16]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][16]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][17]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][17]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][17]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][18]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][18]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][18]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][19]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][19]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][19]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][20]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][20]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][20]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][21]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][21]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][21]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][22]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][22]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][22]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][23]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][23]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][23]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][24]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][24]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][24]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][25]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][25]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][25]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][26]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][26]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][26]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][27]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][27]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][27]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][28]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][28]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][28]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][29]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][29]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][29]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][2]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][30]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][30]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][30]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][31]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][31]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][31]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][32]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][32]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][32]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][33]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][33]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][33]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][34]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][34]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][34]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][35]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][35]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][35]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][36]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][36]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][36]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][37]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][37]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][37]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][38]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][38]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][38]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][39]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][39]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][39]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][3]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][40]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][40]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][40]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][41]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][41]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][41]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][42]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][42]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][42]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][43]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][43]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][43]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][44]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][44]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][44]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][45]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][45]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][45]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][46]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][46]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][46]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][47]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][47]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][47]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][48]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][48]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][48]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][49]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][49]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][49]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][4]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][50]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][50]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][50]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][51]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][51]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][51]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][52]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][52]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][52]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][53]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][53]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][53]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][54]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][54]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][54]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][55]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][55]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][55]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][56]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][56]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][56]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][57]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][57]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][57]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][58]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][58]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][58]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][59]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][59]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][59]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][5]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][60]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][60]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][60]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][61]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][61]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][61]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][62]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][62]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][62]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][63]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][63]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][63]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][6]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][7]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][8]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][9]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][9]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][9]\ : label is "ARRAY_SINGLE";
begin
  async_path_bit(63 downto 0) <= src_in(63 downto 0);
  dest_out(63 downto 0) <= \syncstages_ff[1]\(63 downto 0);
\syncstages_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(0),
      Q => \syncstages_ff[0]\(0),
      R => '0'
    );
\syncstages_ff_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(10),
      Q => \syncstages_ff[0]\(10),
      R => '0'
    );
\syncstages_ff_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(11),
      Q => \syncstages_ff[0]\(11),
      R => '0'
    );
\syncstages_ff_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(12),
      Q => \syncstages_ff[0]\(12),
      R => '0'
    );
\syncstages_ff_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(13),
      Q => \syncstages_ff[0]\(13),
      R => '0'
    );
\syncstages_ff_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(14),
      Q => \syncstages_ff[0]\(14),
      R => '0'
    );
\syncstages_ff_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(15),
      Q => \syncstages_ff[0]\(15),
      R => '0'
    );
\syncstages_ff_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(16),
      Q => \syncstages_ff[0]\(16),
      R => '0'
    );
\syncstages_ff_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(17),
      Q => \syncstages_ff[0]\(17),
      R => '0'
    );
\syncstages_ff_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(18),
      Q => \syncstages_ff[0]\(18),
      R => '0'
    );
\syncstages_ff_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(19),
      Q => \syncstages_ff[0]\(19),
      R => '0'
    );
\syncstages_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(1),
      Q => \syncstages_ff[0]\(1),
      R => '0'
    );
\syncstages_ff_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(20),
      Q => \syncstages_ff[0]\(20),
      R => '0'
    );
\syncstages_ff_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(21),
      Q => \syncstages_ff[0]\(21),
      R => '0'
    );
\syncstages_ff_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(22),
      Q => \syncstages_ff[0]\(22),
      R => '0'
    );
\syncstages_ff_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(23),
      Q => \syncstages_ff[0]\(23),
      R => '0'
    );
\syncstages_ff_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(24),
      Q => \syncstages_ff[0]\(24),
      R => '0'
    );
\syncstages_ff_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(25),
      Q => \syncstages_ff[0]\(25),
      R => '0'
    );
\syncstages_ff_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(26),
      Q => \syncstages_ff[0]\(26),
      R => '0'
    );
\syncstages_ff_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(27),
      Q => \syncstages_ff[0]\(27),
      R => '0'
    );
\syncstages_ff_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(28),
      Q => \syncstages_ff[0]\(28),
      R => '0'
    );
\syncstages_ff_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(29),
      Q => \syncstages_ff[0]\(29),
      R => '0'
    );
\syncstages_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(2),
      Q => \syncstages_ff[0]\(2),
      R => '0'
    );
\syncstages_ff_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(30),
      Q => \syncstages_ff[0]\(30),
      R => '0'
    );
\syncstages_ff_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(31),
      Q => \syncstages_ff[0]\(31),
      R => '0'
    );
\syncstages_ff_reg[0][32]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(32),
      Q => \syncstages_ff[0]\(32),
      R => '0'
    );
\syncstages_ff_reg[0][33]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(33),
      Q => \syncstages_ff[0]\(33),
      R => '0'
    );
\syncstages_ff_reg[0][34]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(34),
      Q => \syncstages_ff[0]\(34),
      R => '0'
    );
\syncstages_ff_reg[0][35]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(35),
      Q => \syncstages_ff[0]\(35),
      R => '0'
    );
\syncstages_ff_reg[0][36]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(36),
      Q => \syncstages_ff[0]\(36),
      R => '0'
    );
\syncstages_ff_reg[0][37]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(37),
      Q => \syncstages_ff[0]\(37),
      R => '0'
    );
\syncstages_ff_reg[0][38]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(38),
      Q => \syncstages_ff[0]\(38),
      R => '0'
    );
\syncstages_ff_reg[0][39]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(39),
      Q => \syncstages_ff[0]\(39),
      R => '0'
    );
\syncstages_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(3),
      Q => \syncstages_ff[0]\(3),
      R => '0'
    );
\syncstages_ff_reg[0][40]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(40),
      Q => \syncstages_ff[0]\(40),
      R => '0'
    );
\syncstages_ff_reg[0][41]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(41),
      Q => \syncstages_ff[0]\(41),
      R => '0'
    );
\syncstages_ff_reg[0][42]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(42),
      Q => \syncstages_ff[0]\(42),
      R => '0'
    );
\syncstages_ff_reg[0][43]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(43),
      Q => \syncstages_ff[0]\(43),
      R => '0'
    );
\syncstages_ff_reg[0][44]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(44),
      Q => \syncstages_ff[0]\(44),
      R => '0'
    );
\syncstages_ff_reg[0][45]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(45),
      Q => \syncstages_ff[0]\(45),
      R => '0'
    );
\syncstages_ff_reg[0][46]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(46),
      Q => \syncstages_ff[0]\(46),
      R => '0'
    );
\syncstages_ff_reg[0][47]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(47),
      Q => \syncstages_ff[0]\(47),
      R => '0'
    );
\syncstages_ff_reg[0][48]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(48),
      Q => \syncstages_ff[0]\(48),
      R => '0'
    );
\syncstages_ff_reg[0][49]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(49),
      Q => \syncstages_ff[0]\(49),
      R => '0'
    );
\syncstages_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(4),
      Q => \syncstages_ff[0]\(4),
      R => '0'
    );
\syncstages_ff_reg[0][50]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(50),
      Q => \syncstages_ff[0]\(50),
      R => '0'
    );
\syncstages_ff_reg[0][51]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(51),
      Q => \syncstages_ff[0]\(51),
      R => '0'
    );
\syncstages_ff_reg[0][52]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(52),
      Q => \syncstages_ff[0]\(52),
      R => '0'
    );
\syncstages_ff_reg[0][53]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(53),
      Q => \syncstages_ff[0]\(53),
      R => '0'
    );
\syncstages_ff_reg[0][54]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(54),
      Q => \syncstages_ff[0]\(54),
      R => '0'
    );
\syncstages_ff_reg[0][55]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(55),
      Q => \syncstages_ff[0]\(55),
      R => '0'
    );
\syncstages_ff_reg[0][56]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(56),
      Q => \syncstages_ff[0]\(56),
      R => '0'
    );
\syncstages_ff_reg[0][57]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(57),
      Q => \syncstages_ff[0]\(57),
      R => '0'
    );
\syncstages_ff_reg[0][58]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(58),
      Q => \syncstages_ff[0]\(58),
      R => '0'
    );
\syncstages_ff_reg[0][59]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(59),
      Q => \syncstages_ff[0]\(59),
      R => '0'
    );
\syncstages_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(5),
      Q => \syncstages_ff[0]\(5),
      R => '0'
    );
\syncstages_ff_reg[0][60]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(60),
      Q => \syncstages_ff[0]\(60),
      R => '0'
    );
\syncstages_ff_reg[0][61]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(61),
      Q => \syncstages_ff[0]\(61),
      R => '0'
    );
\syncstages_ff_reg[0][62]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(62),
      Q => \syncstages_ff[0]\(62),
      R => '0'
    );
\syncstages_ff_reg[0][63]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(63),
      Q => \syncstages_ff[0]\(63),
      R => '0'
    );
\syncstages_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(6),
      Q => \syncstages_ff[0]\(6),
      R => '0'
    );
\syncstages_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(7),
      Q => \syncstages_ff[0]\(7),
      R => '0'
    );
\syncstages_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(8),
      Q => \syncstages_ff[0]\(8),
      R => '0'
    );
\syncstages_ff_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(9),
      Q => \syncstages_ff[0]\(9),
      R => '0'
    );
\syncstages_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(0),
      Q => \syncstages_ff[1]\(0),
      R => '0'
    );
\syncstages_ff_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(10),
      Q => \syncstages_ff[1]\(10),
      R => '0'
    );
\syncstages_ff_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(11),
      Q => \syncstages_ff[1]\(11),
      R => '0'
    );
\syncstages_ff_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(12),
      Q => \syncstages_ff[1]\(12),
      R => '0'
    );
\syncstages_ff_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(13),
      Q => \syncstages_ff[1]\(13),
      R => '0'
    );
\syncstages_ff_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(14),
      Q => \syncstages_ff[1]\(14),
      R => '0'
    );
\syncstages_ff_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(15),
      Q => \syncstages_ff[1]\(15),
      R => '0'
    );
\syncstages_ff_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(16),
      Q => \syncstages_ff[1]\(16),
      R => '0'
    );
\syncstages_ff_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(17),
      Q => \syncstages_ff[1]\(17),
      R => '0'
    );
\syncstages_ff_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(18),
      Q => \syncstages_ff[1]\(18),
      R => '0'
    );
\syncstages_ff_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(19),
      Q => \syncstages_ff[1]\(19),
      R => '0'
    );
\syncstages_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(1),
      Q => \syncstages_ff[1]\(1),
      R => '0'
    );
\syncstages_ff_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(20),
      Q => \syncstages_ff[1]\(20),
      R => '0'
    );
\syncstages_ff_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(21),
      Q => \syncstages_ff[1]\(21),
      R => '0'
    );
\syncstages_ff_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(22),
      Q => \syncstages_ff[1]\(22),
      R => '0'
    );
\syncstages_ff_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(23),
      Q => \syncstages_ff[1]\(23),
      R => '0'
    );
\syncstages_ff_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(24),
      Q => \syncstages_ff[1]\(24),
      R => '0'
    );
\syncstages_ff_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(25),
      Q => \syncstages_ff[1]\(25),
      R => '0'
    );
\syncstages_ff_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(26),
      Q => \syncstages_ff[1]\(26),
      R => '0'
    );
\syncstages_ff_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(27),
      Q => \syncstages_ff[1]\(27),
      R => '0'
    );
\syncstages_ff_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(28),
      Q => \syncstages_ff[1]\(28),
      R => '0'
    );
\syncstages_ff_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(29),
      Q => \syncstages_ff[1]\(29),
      R => '0'
    );
\syncstages_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(2),
      Q => \syncstages_ff[1]\(2),
      R => '0'
    );
\syncstages_ff_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(30),
      Q => \syncstages_ff[1]\(30),
      R => '0'
    );
\syncstages_ff_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(31),
      Q => \syncstages_ff[1]\(31),
      R => '0'
    );
\syncstages_ff_reg[1][32]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(32),
      Q => \syncstages_ff[1]\(32),
      R => '0'
    );
\syncstages_ff_reg[1][33]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(33),
      Q => \syncstages_ff[1]\(33),
      R => '0'
    );
\syncstages_ff_reg[1][34]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(34),
      Q => \syncstages_ff[1]\(34),
      R => '0'
    );
\syncstages_ff_reg[1][35]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(35),
      Q => \syncstages_ff[1]\(35),
      R => '0'
    );
\syncstages_ff_reg[1][36]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(36),
      Q => \syncstages_ff[1]\(36),
      R => '0'
    );
\syncstages_ff_reg[1][37]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(37),
      Q => \syncstages_ff[1]\(37),
      R => '0'
    );
\syncstages_ff_reg[1][38]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(38),
      Q => \syncstages_ff[1]\(38),
      R => '0'
    );
\syncstages_ff_reg[1][39]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(39),
      Q => \syncstages_ff[1]\(39),
      R => '0'
    );
\syncstages_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(3),
      Q => \syncstages_ff[1]\(3),
      R => '0'
    );
\syncstages_ff_reg[1][40]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(40),
      Q => \syncstages_ff[1]\(40),
      R => '0'
    );
\syncstages_ff_reg[1][41]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(41),
      Q => \syncstages_ff[1]\(41),
      R => '0'
    );
\syncstages_ff_reg[1][42]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(42),
      Q => \syncstages_ff[1]\(42),
      R => '0'
    );
\syncstages_ff_reg[1][43]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(43),
      Q => \syncstages_ff[1]\(43),
      R => '0'
    );
\syncstages_ff_reg[1][44]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(44),
      Q => \syncstages_ff[1]\(44),
      R => '0'
    );
\syncstages_ff_reg[1][45]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(45),
      Q => \syncstages_ff[1]\(45),
      R => '0'
    );
\syncstages_ff_reg[1][46]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(46),
      Q => \syncstages_ff[1]\(46),
      R => '0'
    );
\syncstages_ff_reg[1][47]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(47),
      Q => \syncstages_ff[1]\(47),
      R => '0'
    );
\syncstages_ff_reg[1][48]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(48),
      Q => \syncstages_ff[1]\(48),
      R => '0'
    );
\syncstages_ff_reg[1][49]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(49),
      Q => \syncstages_ff[1]\(49),
      R => '0'
    );
\syncstages_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(4),
      Q => \syncstages_ff[1]\(4),
      R => '0'
    );
\syncstages_ff_reg[1][50]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(50),
      Q => \syncstages_ff[1]\(50),
      R => '0'
    );
\syncstages_ff_reg[1][51]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(51),
      Q => \syncstages_ff[1]\(51),
      R => '0'
    );
\syncstages_ff_reg[1][52]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(52),
      Q => \syncstages_ff[1]\(52),
      R => '0'
    );
\syncstages_ff_reg[1][53]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(53),
      Q => \syncstages_ff[1]\(53),
      R => '0'
    );
\syncstages_ff_reg[1][54]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(54),
      Q => \syncstages_ff[1]\(54),
      R => '0'
    );
\syncstages_ff_reg[1][55]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(55),
      Q => \syncstages_ff[1]\(55),
      R => '0'
    );
\syncstages_ff_reg[1][56]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(56),
      Q => \syncstages_ff[1]\(56),
      R => '0'
    );
\syncstages_ff_reg[1][57]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(57),
      Q => \syncstages_ff[1]\(57),
      R => '0'
    );
\syncstages_ff_reg[1][58]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(58),
      Q => \syncstages_ff[1]\(58),
      R => '0'
    );
\syncstages_ff_reg[1][59]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(59),
      Q => \syncstages_ff[1]\(59),
      R => '0'
    );
\syncstages_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(5),
      Q => \syncstages_ff[1]\(5),
      R => '0'
    );
\syncstages_ff_reg[1][60]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(60),
      Q => \syncstages_ff[1]\(60),
      R => '0'
    );
\syncstages_ff_reg[1][61]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(61),
      Q => \syncstages_ff[1]\(61),
      R => '0'
    );
\syncstages_ff_reg[1][62]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(62),
      Q => \syncstages_ff[1]\(62),
      R => '0'
    );
\syncstages_ff_reg[1][63]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(63),
      Q => \syncstages_ff[1]\(63),
      R => '0'
    );
\syncstages_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(6),
      Q => \syncstages_ff[1]\(6),
      R => '0'
    );
\syncstages_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(7),
      Q => \syncstages_ff[1]\(7),
      R => '0'
    );
\syncstages_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(8),
      Q => \syncstages_ff[1]\(8),
      R => '0'
    );
\syncstages_ff_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(9),
      Q => \syncstages_ff[1]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized1\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized1\ : entity is "xpm_cdc_array_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized1\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized1\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized1\ : entity is 16;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized1\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized1\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized1\ : entity is "ARRAY_SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized1\ is
  signal async_path_bit : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \syncstages_ff[0]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \syncstages_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \syncstages_ff[0]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[0]\ : signal is "ARRAY_SINGLE";
  signal \syncstages_ff[1]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute RTL_KEEP of \syncstages_ff[1]\ : signal is "true";
  attribute async_reg of \syncstages_ff[1]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[1]\ : signal is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][10]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][10]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][10]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][11]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][11]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][11]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][12]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][12]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][12]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][13]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][13]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][13]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][14]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][14]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][14]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][15]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][15]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][15]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][2]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][3]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][4]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][5]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][6]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][7]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][8]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][9]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][9]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][9]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][10]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][10]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][10]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][11]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][11]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][11]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][12]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][12]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][12]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][13]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][13]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][13]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][14]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][14]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][14]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][15]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][15]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][15]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][2]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][3]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][4]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][5]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][6]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][7]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][8]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][9]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][9]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][9]\ : label is "ARRAY_SINGLE";
begin
  async_path_bit(15 downto 0) <= src_in(15 downto 0);
  dest_out(15 downto 0) <= \syncstages_ff[1]\(15 downto 0);
\syncstages_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(0),
      Q => \syncstages_ff[0]\(0),
      R => '0'
    );
\syncstages_ff_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(10),
      Q => \syncstages_ff[0]\(10),
      R => '0'
    );
\syncstages_ff_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(11),
      Q => \syncstages_ff[0]\(11),
      R => '0'
    );
\syncstages_ff_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(12),
      Q => \syncstages_ff[0]\(12),
      R => '0'
    );
\syncstages_ff_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(13),
      Q => \syncstages_ff[0]\(13),
      R => '0'
    );
\syncstages_ff_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(14),
      Q => \syncstages_ff[0]\(14),
      R => '0'
    );
\syncstages_ff_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(15),
      Q => \syncstages_ff[0]\(15),
      R => '0'
    );
\syncstages_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(1),
      Q => \syncstages_ff[0]\(1),
      R => '0'
    );
\syncstages_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(2),
      Q => \syncstages_ff[0]\(2),
      R => '0'
    );
\syncstages_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(3),
      Q => \syncstages_ff[0]\(3),
      R => '0'
    );
\syncstages_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(4),
      Q => \syncstages_ff[0]\(4),
      R => '0'
    );
\syncstages_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(5),
      Q => \syncstages_ff[0]\(5),
      R => '0'
    );
\syncstages_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(6),
      Q => \syncstages_ff[0]\(6),
      R => '0'
    );
\syncstages_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(7),
      Q => \syncstages_ff[0]\(7),
      R => '0'
    );
\syncstages_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(8),
      Q => \syncstages_ff[0]\(8),
      R => '0'
    );
\syncstages_ff_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(9),
      Q => \syncstages_ff[0]\(9),
      R => '0'
    );
\syncstages_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(0),
      Q => \syncstages_ff[1]\(0),
      R => '0'
    );
\syncstages_ff_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(10),
      Q => \syncstages_ff[1]\(10),
      R => '0'
    );
\syncstages_ff_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(11),
      Q => \syncstages_ff[1]\(11),
      R => '0'
    );
\syncstages_ff_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(12),
      Q => \syncstages_ff[1]\(12),
      R => '0'
    );
\syncstages_ff_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(13),
      Q => \syncstages_ff[1]\(13),
      R => '0'
    );
\syncstages_ff_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(14),
      Q => \syncstages_ff[1]\(14),
      R => '0'
    );
\syncstages_ff_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(15),
      Q => \syncstages_ff[1]\(15),
      R => '0'
    );
\syncstages_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(1),
      Q => \syncstages_ff[1]\(1),
      R => '0'
    );
\syncstages_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(2),
      Q => \syncstages_ff[1]\(2),
      R => '0'
    );
\syncstages_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(3),
      Q => \syncstages_ff[1]\(3),
      R => '0'
    );
\syncstages_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(4),
      Q => \syncstages_ff[1]\(4),
      R => '0'
    );
\syncstages_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(5),
      Q => \syncstages_ff[1]\(5),
      R => '0'
    );
\syncstages_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(6),
      Q => \syncstages_ff[1]\(6),
      R => '0'
    );
\syncstages_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(7),
      Q => \syncstages_ff[1]\(7),
      R => '0'
    );
\syncstages_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(8),
      Q => \syncstages_ff[1]\(8),
      R => '0'
    );
\syncstages_ff_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(9),
      Q => \syncstages_ff[1]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is "1'b0";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is "ASYNC_RST";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  signal reset_pol : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_arst,
      O => reset_pol
    );
\arststages_ff_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => '1',
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => arststages_ff(0),
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is "SINGLE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single is
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => p_0_in(0),
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => p_0_in(0),
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__10\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__10\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__10\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__10\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__10\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__10\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__10\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__10\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__10\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__10\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__10\ is
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => p_0_in(0),
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => p_0_in(0),
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__11\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__11\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__11\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__11\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__11\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__11\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__11\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__11\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__11\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__11\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__11\ is
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => p_0_in(0),
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => p_0_in(0),
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__12\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__12\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__12\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__12\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__12\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__12\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__12\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__12\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__12\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__12\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__12\ is
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => p_0_in(0),
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => p_0_in(0),
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__7\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__7\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__7\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__7\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__7\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__7\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__7\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__7\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__7\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__7\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__7\ is
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => p_0_in(0),
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => p_0_in(0),
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__8\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__8\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__8\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__8\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__8\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__8\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__8\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__8\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__8\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__8\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__8\ is
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => p_0_in(0),
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => p_0_in(0),
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__9\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__9\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__9\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__9\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__9\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__9\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__9\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__9\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__9\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__9\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__9\ is
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => p_0_in(0),
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => p_0_in(0),
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__10\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__10\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__10\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__10\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__10\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__10\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__10\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__10\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__10\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__10\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__10\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__6\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__6\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__6\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__6\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__6\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__6\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__6\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__6\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__6\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__6\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__6\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__7\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__7\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__7\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__7\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__7\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__7\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__7\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__7\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__7\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__7\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__7\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__8\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__8\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__8\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__8\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__8\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__8\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__8\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__8\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__8\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__8\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__8\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__9\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__9\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__9\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__9\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__9\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__9\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__9\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__9\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__9\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__9\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__9\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\ is
  port (
    \count_value_i_reg[4]_0\ : out STD_LOGIC;
    \count_value_i_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC;
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\ : in STD_LOGIC;
    ram_rd_en_pf : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\ is
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \^count_value_i_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count_value_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__1\ : label is "soft_lutpair90";
begin
  \count_value_i_reg[1]_0\(1 downto 0) <= \^count_value_i_reg[1]_0\(1 downto 0);
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count_value_i_reg[1]_0\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^count_value_i_reg[1]_0\(0),
      I1 => \^count_value_i_reg[1]_0\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^count_value_i_reg[1]_0\(0),
      I1 => \^count_value_i_reg[1]_0\(1),
      I2 => \count_value_i_reg_n_0_[2]\,
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[2]\,
      I1 => \^count_value_i_reg[1]_0\(1),
      I2 => \^count_value_i_reg[1]_0\(0),
      I3 => \count_value_i_reg_n_0_[3]\,
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[3]\,
      I1 => \^count_value_i_reg[1]_0\(0),
      I2 => \^count_value_i_reg[1]_0\(1),
      I3 => \count_value_i_reg_n_0_[2]\,
      I4 => \count_value_i_reg_n_0_[4]\,
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^count_value_i_reg[1]_0\(0),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^count_value_i_reg[1]_0\(1),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \count_value_i_reg_n_0_[2]\,
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \count_value_i_reg_n_0_[3]\,
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => \count_value_i_reg_n_0_[4]\,
      R => \count_value_i_reg[1]_1\(0)
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6_n_0\,
      I1 => \count_value_i_reg[0]_0\,
      I2 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\,
      I3 => ram_rd_en_pf,
      O => \count_value_i_reg[4]_0\
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[4]\,
      I1 => Q(2),
      I2 => \count_value_i_reg_n_0_[3]\,
      I3 => Q(1),
      I4 => Q(0),
      I5 => \count_value_i_reg_n_0_[2]\,
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    count_value_i : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\ is
  signal \^count_value_i\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_2_n_0\ : STD_LOGIC;
begin
  count_value_i(1 downto 0) <= \^count_value_i\(1 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1210222021211121"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => \count_value_i_reg[0]_1\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => rd_en,
      I5 => ram_empty_i,
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22202222"
    )
        port map (
      I0 => \count_value_i[1]_i_2_n_0\,
      I1 => \count_value_i_reg[0]_1\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => ram_empty_i,
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BDBFDDDD42402222"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => ram_empty_i,
      I2 => rd_en,
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => \count_value_i_reg[0]_0\(1),
      I5 => \^count_value_i\(1),
      O => \count_value_i[1]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^count_value_i\(0),
      R => '0'
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^count_value_i\(1),
      R => '0'
    );
\grdc.rd_data_count_i[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => Q(0),
      O => DI(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_rd_en_pf : out STD_LOGIC;
    \count_value_i_reg[0]_0\ : out STD_LOGIC;
    \count_value_i_reg[0]_1\ : out STD_LOGIC;
    \count_value_i_reg[0]_2\ : out STD_LOGIC;
    \count_value_i_reg[0]_3\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \grdc.rd_data_count_i_reg[5]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]\ : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0\ : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_1\ : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\ : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0\ : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \grdc.rd_data_count_i_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    count_value_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \^count_value_i_reg[0]_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[3]_i_5_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[3]_i_6_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[3]_i_7_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[3]_i_8_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[5]_i_5_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \^ram_rd_en_pf\ : STD_LOGIC;
  signal \NLW_grdc.rd_data_count_i_reg[5]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grdc.rd_data_count_i_reg[5]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5\ : label is "soft_lutpair82";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \grdc.rd_data_count_i_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \grdc.rd_data_count_i_reg[5]_i_2\ : label is 35;
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  \count_value_i_reg[0]_0\ <= \^count_value_i_reg[0]_0\;
  ram_rd_en_pf <= \^ram_rd_en_pf\;
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FB"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[5]_0\(1),
      I2 => \count_value_i_reg[5]_0\(0),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFFB00"
    )
        port map (
      I0 => \count_value_i_reg[5]_0\(0),
      I1 => \count_value_i_reg[5]_0\(1),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__2_n_0\
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \count_value_i[5]_i_2__0_n_0\,
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA8A00000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[5]_0\(0),
      I2 => \count_value_i_reg[5]_0\(1),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[5]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_pf\,
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_4\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_pf\,
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_4\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_pf\,
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_4\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_pf\,
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_4\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_pf\,
      D => \count_value_i[4]_i_1__2_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_4\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_pf\,
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_4\(0)
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2\(0),
      I2 => \^q\(1),
      I3 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2\(1),
      O => \count_value_i_reg[0]_1\
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3\(0),
      I2 => \^q\(1),
      I3 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3\(1),
      O => \count_value_i_reg[0]_2\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666969966666666"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[5]\(0),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]\,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0\,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_1\,
      I5 => \^ram_rd_en_pf\,
      O => D(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69996669"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[5]\(1),
      I2 => p_1_in,
      I3 => \grdc.rd_data_count_i_reg[5]\(0),
      I4 => \^q\(0),
      O => D(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69669969"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[5]\(3),
      I2 => \grdc.rd_data_count_i_reg[5]\(2),
      I3 => \^q\(2),
      I4 => \^count_value_i_reg[0]_0\,
      O => D(2)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4DD0000FFFFD4DD"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[5]\(0),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0\,
      I4 => \grdc.rd_data_count_i_reg[5]\(1),
      I5 => \^q\(1),
      O => \^count_value_i_reg[0]_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FB"
    )
        port map (
      I0 => \count_value_i_reg[5]_0\(0),
      I1 => \count_value_i_reg[5]_0\(1),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^ram_rd_en_pf\
    );
\grdc.rd_data_count_i[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[5]\(2),
      I2 => \^q\(3),
      I3 => \grdc.rd_data_count_i_reg[5]\(3),
      O => \grdc.rd_data_count_i[3]_i_5_n_0\
    );
\grdc.rd_data_count_i[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[5]\(1),
      I2 => count_value_i(1),
      I3 => \^q\(2),
      I4 => \grdc.rd_data_count_i_reg[5]\(2),
      O => \grdc.rd_data_count_i[3]_i_6_n_0\
    );
\grdc.rd_data_count_i[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D22D2DD2"
    )
        port map (
      I0 => \^q\(0),
      I1 => count_value_i(0),
      I2 => count_value_i(1),
      I3 => \grdc.rd_data_count_i_reg[5]\(1),
      I4 => \^q\(1),
      O => \grdc.rd_data_count_i[3]_i_7_n_0\
    );
\grdc.rd_data_count_i[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(0),
      I1 => count_value_i(0),
      I2 => \grdc.rd_data_count_i_reg[5]\(0),
      O => \grdc.rd_data_count_i[3]_i_8_n_0\
    );
\grdc.rd_data_count_i[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[5]\(3),
      I2 => \^q\(4),
      I3 => \grdc.rd_data_count_i_reg[5]\(4),
      O => \grdc.rd_data_count_i[5]_i_5_n_0\
    );
\grdc.rd_data_count_i_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grdc.rd_data_count_i_reg[3]_i_1_n_0\,
      CO(2) => \grdc.rd_data_count_i_reg[3]_i_1_n_1\,
      CO(1) => \grdc.rd_data_count_i_reg[3]_i_1_n_2\,
      CO(0) => \grdc.rd_data_count_i_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => DI(2 downto 0),
      DI(0) => \grdc.rd_data_count_i_reg[5]\(0),
      O(3 downto 0) => \count_value_i_reg[0]_3\(3 downto 0),
      S(3) => \grdc.rd_data_count_i[3]_i_5_n_0\,
      S(2) => \grdc.rd_data_count_i[3]_i_6_n_0\,
      S(1) => \grdc.rd_data_count_i[3]_i_7_n_0\,
      S(0) => \grdc.rd_data_count_i[3]_i_8_n_0\
    );
\grdc.rd_data_count_i_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \grdc.rd_data_count_i_reg[3]_i_1_n_0\,
      CO(3 downto 1) => \NLW_grdc.rd_data_count_i_reg[5]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \grdc.rd_data_count_i_reg[5]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \grdc.rd_data_count_i_reg[5]_0\(0),
      O(3 downto 2) => \NLW_grdc.rd_data_count_i_reg[5]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \count_value_i_reg[0]_3\(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => S(0),
      S(0) => \grdc.rd_data_count_i[5]_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    leaving_empty0 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \count_value_i_reg[5]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grdc.rd_data_count_i_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    p_1_in : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[4]\ : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_0\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[4]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2\ : label is "soft_lutpair85";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \count_value_i[5]_i_2_n_0\,
      I4 => \count_value_i_reg_n_0_[5]\,
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[5]_0\,
      I2 => wr_en,
      I3 => rst_d1,
      I4 => \count_value_i_reg[5]_1\(0),
      I5 => \^q\(0),
      O => \count_value_i[5]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[5]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[5]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[5]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[5]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[5]_1\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[5]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[5]\,
      R => \count_value_i_reg[5]_1\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      I1 => \^q\(2),
      I2 => \grdc.rd_data_count_i_reg[5]\(2),
      I3 => \^q\(1),
      I4 => \grdc.rd_data_count_i_reg[5]\(1),
      O => leaving_empty0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[5]\(0),
      I2 => \^q\(4),
      I3 => \grdc.rd_data_count_i_reg[5]\(4),
      I4 => \grdc.rd_data_count_i_reg[5]\(3),
      I5 => \^q\(3),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"599A9A9A5959599A"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2_n_0\,
      I1 => \grdc.rd_data_count_i_reg[5]\(1),
      I2 => \^q\(1),
      I3 => p_1_in,
      I4 => \^q\(0),
      I5 => \grdc.rd_data_count_i_reg[5]\(0),
      O => D(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[5]\(2),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A66565A6A665A6"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[4]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => \grdc.rd_data_count_i_reg[5]\(3),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[4]\,
      I4 => \grdc.rd_data_count_i_reg[5]\(2),
      I5 => \^q\(2),
      O => D(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[5]\(4),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[4]_i_2_n_0\
    );
\grdc.rd_data_count_i[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[5]\(3),
      O => DI(1)
    );
\grdc.rd_data_count_i[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[5]\(2),
      O => DI(0)
    );
\grdc.rd_data_count_i[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[5]\(4),
      O => \count_value_i_reg[4]_0\(0)
    );
\grdc.rd_data_count_i[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[5]\(4),
      I2 => \grdc.rd_data_count_i_reg[5]\(5),
      I3 => \count_value_i_reg_n_0_[5]\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\ is
  port (
    \count_value_i_reg[1]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_pf : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\ is
  signal \count_value_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__3\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__3\ : label is "soft_lutpair83";
begin
\count_value_i[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FB"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_1\(1),
      I2 => \count_value_i_reg[1]_1\(0),
      I3 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[0]_i_1__3_n_0\
    );
\count_value_i[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFFB00"
    )
        port map (
      I0 => \count_value_i_reg[1]_1\(0),
      I1 => \count_value_i_reg[1]_1\(1),
      I2 => rd_en,
      I3 => \count_value_i_reg_n_0_[0]\,
      I4 => \count_value_i_reg_n_0_[1]\,
      O => \count_value_i[1]_i_1__3_n_0\
    );
\count_value_i[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      O => \count_value_i[2]_i_1__3_n_0\
    );
\count_value_i[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[2]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => \count_value_i_reg_n_0_[0]\,
      I3 => \count_value_i_reg_n_0_[3]\,
      O => \count_value_i[3]_i_1__3_n_0\
    );
\count_value_i[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[3]\,
      I1 => \count_value_i_reg_n_0_[0]\,
      I2 => \count_value_i_reg_n_0_[1]\,
      I3 => \count_value_i_reg_n_0_[2]\,
      I4 => \count_value_i_reg_n_0_[4]\,
      O => \count_value_i[4]_i_1__3_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en_pf,
      D => \count_value_i[0]_i_1__3_n_0\,
      Q => \count_value_i_reg_n_0_[0]\,
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en_pf,
      D => \count_value_i[1]_i_1__3_n_0\,
      Q => \count_value_i_reg_n_0_[1]\,
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en_pf,
      D => \count_value_i[2]_i_1__3_n_0\,
      Q => \count_value_i_reg_n_0_[2]\,
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en_pf,
      D => \count_value_i[3]_i_1__3_n_0\,
      Q => \count_value_i_reg_n_0_[3]\,
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en_pf,
      D => \count_value_i[4]_i_1__3_n_0\,
      Q => \count_value_i_reg_n_0_[4]\,
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => Q(1),
      I3 => \count_value_i_reg_n_0_[0]\,
      I4 => Q(0),
      O => \count_value_i_reg[1]_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[4]\,
      I1 => Q(4),
      I2 => \count_value_i_reg_n_0_[3]\,
      I3 => Q(3),
      I4 => Q(2),
      I5 => \count_value_i_reg_n_0_[2]\,
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_1\ is
  port (
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\ : out STD_LOGIC;
    going_full1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0\ : in STD_LOGIC;
    almost_full : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC;
    ram_rd_en_pf : in STD_LOGIC;
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_1\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\ : label is "soft_lutpair88";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \count_value_i_reg_n_0_[2]\,
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[2]\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \count_value_i_reg_n_0_[3]\,
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[3]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \count_value_i_reg_n_0_[2]\,
      I4 => \count_value_i_reg_n_0_[4]\,
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \count_value_i_reg_n_0_[2]\,
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \count_value_i_reg_n_0_[3]\,
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \count_value_i_reg_n_0_[4]\,
      R => \count_value_i_reg[0]_1\(0)
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F070F0F0"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0\,
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0\,
      I2 => almost_full,
      I3 => \count_value_i_reg[0]_0\,
      I4 => ram_rd_en_pf,
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[4]\,
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0\(4),
      I2 => \count_value_i_reg_n_0_[3]\,
      I3 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0\(3),
      I4 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0\(2),
      I5 => \count_value_i_reg_n_0_[2]\,
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0\,
      I1 => \^q\(1),
      I2 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0\(1),
      I3 => \^q\(0),
      I4 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0\(0),
      O => going_full1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit is
  port (
    rst_d1 : out STD_LOGIC;
    ram_full_i0 : out STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    ram_empty_i0 : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    write_only : out STD_LOGIC;
    read_only : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    ram_rd_en_pf : in STD_LOGIC;
    going_full1 : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\ : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit is
  signal \^gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : STD_LOGIC;
  signal \^rst_d1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1\ : label is "soft_lutpair84";
begin
  \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ <= \^gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\;
  rst_d1 <= \^rst_d1\;
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => Q(0),
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FF4040"
    )
        port map (
      I0 => ram_rd_en_pf,
      I1 => \^gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      I2 => going_full1,
      I3 => leaving_empty0,
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FF4040"
    )
        port map (
      I0 => \^gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\,
      I2 => ram_rd_en_pf,
      I3 => leaving_empty0,
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDDDDDDFDD"
    )
        port map (
      I0 => ram_rd_en_pf,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\,
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\,
      I3 => wr_en,
      I4 => \^rst_d1\,
      I5 => Q(0),
      O => p_1_in
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FB0000"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => wr_en,
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\,
      I4 => ram_rd_en_pf,
      O => read_only
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000D00"
    )
        port map (
      I0 => ram_rd_en_pf,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\,
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\,
      I3 => wr_en,
      I4 => \^rst_d1\,
      O => write_only
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\,
      I1 => wr_en,
      I2 => \^rst_d1\,
      I3 => Q(0),
      O => \^gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst is
  port (
    \gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_rst_cc.fifo_wr_rst_cc_reg[2]_1\ : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_rst_cc.fifo_wr_rst_cc_reg[2]_2\ : out STD_LOGIC;
    almost_full : in STD_LOGIC;
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\ : in STD_LOGIC;
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[4]_i_3\ : in STD_LOGIC;
    \grdc.rd_data_count_i_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    prog_empty : in STD_LOGIC;
    write_only_q : in STD_LOGIC;
    read_only_q : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg_0\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[4]_i_5\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of wr_rst_busy_INST_0 : label is "soft_lutpair92";
begin
  Q(0) <= \^q\(0);
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444400005550"
    )
        port map (
      I0 => \^q\(0),
      I1 => almost_full,
      I2 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\,
      I3 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0\,
      I4 => rst_d1,
      I5 => rst,
      O => \gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^q\(0),
      I1 => rst_d1,
      I2 => wr_en,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[4]_i_3\,
      O => \gen_rst_cc.fifo_wr_rst_cc_reg[2]_1\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFFAEEEEEEEEE"
    )
        port map (
      I0 => \^q\(0),
      I1 => prog_empty,
      I2 => write_only_q,
      I3 => read_only_q,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg\(0),
      I5 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg_0\,
      O => \gen_rst_cc.fifo_wr_rst_cc_reg[2]_2\
    );
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\grdc.rd_data_count_i[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \grdc.rd_data_count_i_reg[0]\(1),
      I1 => \grdc.rd_data_count_i_reg[0]\(0),
      I2 => \^q\(0),
      O => SR(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 5;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 5;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1024;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 5;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 5;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 5;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 5;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p0_d32";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 31;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p0_d32";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 31;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 31;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"0000",
      ADDRARDADDR(9 downto 5) => addrb(4 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 10) => B"0000",
      ADDRBWRADDR(9 downto 5) => addra(4 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => dina(15 downto 0),
      DIBDI(15 downto 0) => dina(31 downto 16),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => doutb(15 downto 0),
      DOBDO(15 downto 0) => doutb(31 downto 16),
      DOPADOP(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => enb,
      ENBWREN => '1',
      REGCEAREGCE => regceb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => rstb,
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status is
  port (
    sig_init_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    mm2s_cmd_ready : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : out STD_LOGIC;
    sig_stat2rsc_status_ready : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 70 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\ : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2\ : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    mm2s_cmd_valid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_init_done_0 : in STD_LOGIC;
    sig_init_done_1 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 69 downto 0 );
    sig_rsc2stat_status : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status is
  signal I_CMD_FIFO_n_77 : STD_LOGIC;
  signal sig_init_done_2 : STD_LOGIC;
begin
\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0\
     port map (
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ => sig_stat2rsc_status_ready,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_init_done => sig_init_done_2,
      sig_init_done_reg_0 => I_CMD_FIFO_n_77,
      sig_rsc2stat_status(1 downto 0) => sig_rsc2stat_status(1 downto 0),
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stream_rst => sig_stream_rst
    );
I_CMD_FIFO: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo
     port map (
      D(69 downto 0) => D(69 downto 0),
      E(0) => E(0),
      Q(70 downto 0) => Q(70 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\ => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\,
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2\,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      mm2s_cmd_ready => mm2s_cmd_ready,
      mm2s_cmd_valid => mm2s_cmd_valid,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => I_CMD_FIFO_n_77,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      sig_init_done => sig_init_done,
      sig_init_done_0 => sig_init_done_0,
      sig_init_done_1 => sig_init_done_1,
      sig_init_done_2 => sig_init_done_2,
      sig_init_reg_reg_0 => sig_init_reg,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 74 downto 0 );
    sig_push_addr_reg1_out : out STD_LOGIC;
    sig_inhibit_rdy_n_reg : out STD_LOGIC;
    sig_halt_reg_reg : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    FIFO_Full_reg_1 : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 73 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f is
  signal CNTR_INCR_DECR_ADDN_F_I_n_1 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
CNTR_INCR_DECR_ADDN_F_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_2
     port map (
      FIFO_Full_reg => FIFO_Full_reg_1,
      \INFERRED_GEN.cnt_i_reg[1]_0\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[1]_1\ => \INFERRED_GEN.cnt_i_reg[1]\,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      fifo_full_p1 => fifo_full_p1,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sig_stream_rst => sig_stream_rst,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f
     port map (
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      \in\(73 downto 0) => \in\(73 downto 0),
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      \out\(74 downto 0) => \out\(74 downto 0),
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_calc_error_reg_reg_0 => \^fifo_full_reg_0\,
      sig_calc_error_reg_reg_1 => \INFERRED_GEN.cnt_i_reg[1]\,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => sig_stream_rst
    );
\FSM_onehot_sig_pcc_sm_state[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[1]\,
      I1 => \^fifo_full_reg_0\,
      O => sig_inhibit_rdy_n_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    sig_clr_dqual_reg : out STD_LOGIC;
    sig_last_dbeat_reg : out STD_LOGIC;
    m_axi_mm2s_rvalid_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_last_dbeat_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    sig_next_cmd_cmplt_reg_i_3 : in STD_LOGIC;
    sig_next_cmd_cmplt_reg_i_3_0 : in STD_LOGIC;
    sig_next_cmd_cmplt_reg_i_3_1 : in STD_LOGIC;
    sig_next_cmd_cmplt_reg_i_3_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_rlast : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_last_dbeat_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_last_dbeat_reg_2 : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    \sig_dbeat_cntr_reg[7]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[6]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_last_dbeat : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    reset_gen : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    sig_next_cmd_cmplt_reg_i_3_3 : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0\ : entity is "srl_fifo_rbu_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_5 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_6 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 13 downto 7 );
  signal \^sig_last_dbeat_reg\ : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
  sig_last_dbeat_reg <= \^sig_last_dbeat_reg\;
CNTR_INCR_DECR_ADDN_F_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f
     port map (
      D(6 downto 0) => D(7 downto 1),
      E(0) => E(0),
      \INFERRED_GEN.cnt_i_reg[1]_0\(1) => CNTR_INCR_DECR_ADDN_F_I_n_5,
      \INFERRED_GEN.cnt_i_reg[1]_0\(0) => CNTR_INCR_DECR_ADDN_F_I_n_6,
      \INFERRED_GEN.cnt_i_reg[1]_1\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[1]_2\ => \INFERRED_GEN.cnt_i_reg[1]\,
      Q(7 downto 0) => Q(7 downto 0),
      fifo_full_p1 => fifo_full_p1,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      m_axi_mm2s_rvalid_0 => m_axi_mm2s_rvalid_0,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      \out\(6 downto 0) => sig_cmd_fifo_data_out(13 downto 7),
      reset_gen => reset_gen,
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_clr_dqual_reg => sig_clr_dqual_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr_reg[4]\,
      \sig_dbeat_cntr_reg[6]\ => \sig_dbeat_cntr_reg[6]\,
      \sig_dbeat_cntr_reg[7]\ => \sig_dbeat_cntr_reg[7]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_empty_reg_0 => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_last_dbeat => sig_last_dbeat,
      sig_last_dbeat_reg => \^sig_last_dbeat_reg\,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg_1,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_cmd_cmplt_reg_i_3_0 => sig_next_cmd_cmplt_reg_i_3,
      sig_next_cmd_cmplt_reg_i_3_1 => sig_next_cmd_cmplt_reg_i_3_0,
      sig_next_cmd_cmplt_reg_i_3_2 => sig_next_cmd_cmplt_reg_i_3_1,
      sig_next_cmd_cmplt_reg_i_3_3(1 downto 0) => sig_next_cmd_cmplt_reg_i_3_2(1 downto 0),
      sig_next_cmd_cmplt_reg_i_3_4 => sig_next_cmd_cmplt_reg_i_3_3,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready,
      sig_stream_rst => sig_stream_rst,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0\
     port map (
      D(0) => D(0),
      Q(0) => Q(0),
      \in\(10 downto 0) => \in\(10 downto 0),
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      \out\(9 downto 7) => \out\(2 downto 0),
      \out\(6 downto 0) => sig_cmd_fifo_data_out(13 downto 7),
      \sig_dbeat_cntr_reg[0]\ => \^sig_last_dbeat_reg\,
      sig_last_dbeat_reg => sig_last_dbeat_reg_0,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg_2,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg_reg => \^fifo_full_reg_0\,
      sig_next_calc_error_reg_reg_0 => \INFERRED_GEN.cnt_i_reg[1]\,
      sig_next_calc_error_reg_reg_1(1) => CNTR_INCR_DECR_ADDN_F_I_n_5,
      sig_next_calc_error_reg_reg_1(0) => CNTR_INCR_DECR_ADDN_F_I_n_6,
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse is
  port (
    src_clk : in STD_LOGIC;
    src_pulse : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    src_rst : in STD_LOGIC;
    dest_rst : in STD_LOGIC;
    dest_pulse : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse : entity is 0;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse : entity is 1;
  attribute RST_USED : integer;
  attribute RST_USED of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse : entity is "PULSE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse is
  signal dest_event_ff : STD_LOGIC;
  signal dest_pulse_int : STD_LOGIC;
  signal dest_sync_out : STD_LOGIC;
  signal src_in_ff : STD_LOGIC;
  signal src_in_ff_i_1_n_0 : STD_LOGIC;
  signal src_level_ff : STD_LOGIC;
  signal src_level_ff_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of src_in_ff_i_1 : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of src_level_ff_i_1 : label is "soft_lutpair95";
  attribute DEST_SYNC_FF of xpm_cdc_single_inst : label is 4;
  attribute INIT_SYNC_FF of xpm_cdc_single_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_inst : label is 0;
  attribute VERSION of xpm_cdc_single_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_inst : label is "TRUE";
begin
dest_event_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_sync_out,
      Q => dest_event_ff,
      R => dest_rst
    );
dest_pulse_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dest_event_ff,
      I1 => dest_sync_out,
      O => dest_pulse_int
    );
dest_pulse_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_pulse_int,
      Q => dest_pulse,
      R => dest_rst
    );
src_in_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => src_pulse,
      I1 => src_rst,
      O => src_in_ff_i_1_n_0
    );
src_in_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_ff_i_1_n_0,
      Q => src_in_ff,
      R => '0'
    );
src_level_ff_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A6"
    )
        port map (
      I0 => src_level_ff,
      I1 => src_pulse,
      I2 => src_in_ff,
      I3 => src_rst,
      O => src_level_ff_i_1_n_0
    );
src_level_ff_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => src_level_ff_i_1_n_0,
      Q => src_level_ff,
      R => '0'
    );
xpm_cdc_single_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_sync_out,
      src_clk => '0',
      src_in => src_level_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__1\ is
  port (
    src_clk : in STD_LOGIC;
    src_pulse : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    src_rst : in STD_LOGIC;
    dest_rst : in STD_LOGIC;
    dest_pulse : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__1\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__1\ : entity is "xpm_cdc_pulse";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__1\ : entity is 1;
  attribute RST_USED : integer;
  attribute RST_USED of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__1\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__1\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__1\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__1\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__1\ : entity is "PULSE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__1\ is
  signal dest_event_ff : STD_LOGIC;
  signal dest_pulse_int : STD_LOGIC;
  signal dest_sync_out : STD_LOGIC;
  signal src_in_ff : STD_LOGIC;
  signal src_level_ff : STD_LOGIC;
  signal src_level_nxt : STD_LOGIC;
  attribute DEST_SYNC_FF of xpm_cdc_single_inst : label is 4;
  attribute INIT_SYNC_FF of xpm_cdc_single_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_inst : label is 0;
  attribute VERSION of xpm_cdc_single_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_inst : label is "TRUE";
begin
dest_event_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_sync_out,
      Q => dest_event_ff,
      R => dest_rst
    );
dest_pulse_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dest_event_ff,
      I1 => dest_sync_out,
      O => dest_pulse_int
    );
dest_pulse_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_pulse_int,
      Q => dest_pulse,
      R => dest_rst
    );
src_in_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_pulse,
      Q => src_in_ff,
      R => src_rst
    );
src_level_ff_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => src_in_ff,
      I1 => src_pulse,
      I2 => src_level_ff,
      O => src_level_nxt
    );
src_level_ff_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => src_level_nxt,
      Q => src_level_ff,
      R => src_rst
    );
xpm_cdc_single_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__6\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_sync_out,
      src_clk => '0',
      src_in => src_level_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_pulse : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    src_rst : in STD_LOGIC;
    dest_rst : in STD_LOGIC;
    dest_pulse : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__2\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__2\ : entity is "xpm_cdc_pulse";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__2\ : entity is 1;
  attribute RST_USED : integer;
  attribute RST_USED of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__2\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__2\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__2\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__2\ : entity is "PULSE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__2\ is
  signal dest_event_ff : STD_LOGIC;
  signal dest_pulse_int : STD_LOGIC;
  signal dest_sync_out : STD_LOGIC;
  signal src_in_ff : STD_LOGIC;
  signal src_level_ff : STD_LOGIC;
  signal src_level_nxt : STD_LOGIC;
  attribute DEST_SYNC_FF of xpm_cdc_single_inst : label is 4;
  attribute INIT_SYNC_FF of xpm_cdc_single_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_inst : label is 0;
  attribute VERSION of xpm_cdc_single_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_inst : label is "TRUE";
begin
dest_event_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_sync_out,
      Q => dest_event_ff,
      R => dest_rst
    );
dest_pulse_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dest_event_ff,
      I1 => dest_sync_out,
      O => dest_pulse_int
    );
dest_pulse_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_pulse_int,
      Q => dest_pulse,
      R => dest_rst
    );
src_in_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_pulse,
      Q => src_in_ff,
      R => src_rst
    );
src_level_ff_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => src_in_ff,
      I1 => src_pulse,
      I2 => src_level_ff,
      O => src_level_nxt
    );
src_level_ff_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => src_level_nxt,
      Q => src_level_ff,
      R => src_rst
    );
xpm_cdc_single_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__7\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_sync_out,
      src_clk => '0',
      src_in => src_level_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__3\ is
  port (
    src_clk : in STD_LOGIC;
    src_pulse : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    src_rst : in STD_LOGIC;
    dest_rst : in STD_LOGIC;
    dest_pulse : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__3\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__3\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__3\ : entity is "xpm_cdc_pulse";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__3\ : entity is 1;
  attribute RST_USED : integer;
  attribute RST_USED of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__3\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__3\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__3\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__3\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__3\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__3\ : entity is "PULSE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__3\ is
  signal dest_event_ff : STD_LOGIC;
  signal dest_pulse_int : STD_LOGIC;
  signal dest_sync_out : STD_LOGIC;
  signal src_in_ff : STD_LOGIC;
  signal src_level_ff : STD_LOGIC;
  signal src_level_nxt : STD_LOGIC;
  attribute DEST_SYNC_FF of xpm_cdc_single_inst : label is 4;
  attribute INIT_SYNC_FF of xpm_cdc_single_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_inst : label is 0;
  attribute VERSION of xpm_cdc_single_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_inst : label is "TRUE";
begin
dest_event_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_sync_out,
      Q => dest_event_ff,
      R => dest_rst
    );
dest_pulse_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dest_event_ff,
      I1 => dest_sync_out,
      O => dest_pulse_int
    );
dest_pulse_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_pulse_int,
      Q => dest_pulse,
      R => dest_rst
    );
src_in_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_pulse,
      Q => src_in_ff,
      R => src_rst
    );
src_level_ff_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => src_in_ff,
      I1 => src_pulse,
      I2 => src_level_ff,
      O => src_level_nxt
    );
src_level_ff_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => src_level_nxt,
      Q => src_level_ff,
      R => src_rst
    );
xpm_cdc_single_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__8\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_sync_out,
      src_clk => '0',
      src_in => src_level_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__4\ is
  port (
    src_clk : in STD_LOGIC;
    src_pulse : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    src_rst : in STD_LOGIC;
    dest_rst : in STD_LOGIC;
    dest_pulse : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__4\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__4\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__4\ : entity is "xpm_cdc_pulse";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__4\ : entity is 1;
  attribute RST_USED : integer;
  attribute RST_USED of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__4\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__4\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__4\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__4\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__4\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__4\ : entity is "PULSE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__4\ is
  signal dest_event_ff : STD_LOGIC;
  signal dest_pulse_int : STD_LOGIC;
  signal dest_sync_out : STD_LOGIC;
  signal src_in_ff : STD_LOGIC;
  signal src_level_ff : STD_LOGIC;
  signal src_level_nxt : STD_LOGIC;
  attribute DEST_SYNC_FF of xpm_cdc_single_inst : label is 4;
  attribute INIT_SYNC_FF of xpm_cdc_single_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_inst : label is 0;
  attribute VERSION of xpm_cdc_single_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_inst : label is "TRUE";
begin
dest_event_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_sync_out,
      Q => dest_event_ff,
      R => dest_rst
    );
dest_pulse_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dest_event_ff,
      I1 => dest_sync_out,
      O => dest_pulse_int
    );
dest_pulse_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_pulse_int,
      Q => dest_pulse,
      R => dest_rst
    );
src_in_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_pulse,
      Q => src_in_ff,
      R => src_rst
    );
src_level_ff_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => src_in_ff,
      I1 => src_pulse,
      I2 => src_level_ff,
      O => src_level_nxt
    );
src_level_ff_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => src_level_nxt,
      Q => src_level_ff,
      R => src_rst
    );
xpm_cdc_single_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__9\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_sync_out,
      src_clk => '0',
      src_in => src_level_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__5\ is
  port (
    src_clk : in STD_LOGIC;
    src_pulse : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    src_rst : in STD_LOGIC;
    dest_rst : in STD_LOGIC;
    dest_pulse : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__5\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__5\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__5\ : entity is "xpm_cdc_pulse";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__5\ : entity is 1;
  attribute RST_USED : integer;
  attribute RST_USED of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__5\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__5\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__5\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__5\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__5\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__5\ : entity is "PULSE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__5\ is
  signal dest_event_ff : STD_LOGIC;
  signal dest_pulse_int : STD_LOGIC;
  signal dest_sync_out : STD_LOGIC;
  signal src_in_ff : STD_LOGIC;
  signal src_level_ff : STD_LOGIC;
  signal src_level_nxt : STD_LOGIC;
  attribute DEST_SYNC_FF of xpm_cdc_single_inst : label is 4;
  attribute INIT_SYNC_FF of xpm_cdc_single_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_inst : label is 0;
  attribute VERSION of xpm_cdc_single_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_inst : label is "TRUE";
begin
dest_event_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_sync_out,
      Q => dest_event_ff,
      R => dest_rst
    );
dest_pulse_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dest_event_ff,
      I1 => dest_sync_out,
      O => dest_pulse_int
    );
dest_pulse_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_pulse_int,
      Q => dest_pulse,
      R => dest_rst
    );
src_in_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_pulse,
      Q => src_in_ff,
      R => src_rst
    );
src_level_ff_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => src_in_ff,
      I1 => src_pulse,
      I2 => src_level_ff,
      O => src_level_nxt
    );
src_level_ff_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => src_level_nxt,
      Q => src_level_ff,
      R => src_rst
    );
xpm_cdc_single_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__10\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_sync_out,
      src_clk => '0',
      src_in => src_level_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "16'b0001111100011111";
  attribute EN_AE : string;
  attribute EN_AE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_AF : string;
  attribute EN_AF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_WDC : string;
  attribute EN_WDC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 32;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1024;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 32;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 6;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 27;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 14;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 27;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 8;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 16;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 6;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 6;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 5;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 32;
  attribute READ_MODE : integer;
  attribute READ_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1F1F";
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 32;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 6;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 6;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 5;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 5;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 3;
  attribute invalid : integer;
  attribute invalid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base is
  signal \<const0>\ : STD_LOGIC;
  signal \^almost_full\ : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data_valid_fwft1 : STD_LOGIC;
  signal diff_pntr_pe : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gen_fwft.empty_fwft_i_reg_n_0\ : STD_LOGIC;
  signal \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[4]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \grdc.rd_data_count_i0\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal \^prog_empty\ : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_rd_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rdp_inst_n_10 : STD_LOGIC;
  signal rdp_inst_n_11 : STD_LOGIC;
  signal rdp_inst_n_12 : STD_LOGIC;
  signal rdp_inst_n_3 : STD_LOGIC;
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal read_only : STD_LOGIC;
  signal read_only_q : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_2 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal write_only : STD_LOGIC;
  signal write_only_q : STD_LOGIC;
  signal wrp_inst_n_10 : STD_LOGIC;
  signal wrp_inst_n_11 : STD_LOGIC;
  signal wrp_inst_n_8 : STD_LOGIC;
  signal wrp_inst_n_9 : STD_LOGIC;
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal wrpp2_inst_n_0 : STD_LOGIC;
  signal wrpp2_inst_n_1 : STD_LOGIC;
  signal wrpp2_inst_n_2 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_0 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_2 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_5 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair94";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.gdvld_fwft.data_valid_fwft_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[4]_i_4\ : label is "soft_lutpair93";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of \gen_sdpram.xpm_memory_base_inst\ : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 31;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of \gen_sdpram.xpm_memory_base_inst\ : label is 511;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 1024;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
begin
  almost_empty <= \<const0>\;
  almost_full <= \^almost_full\;
  dbiterr <= \<const0>\;
  empty <= \<const0>\;
  full <= \<const0>\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \^prog_empty\;
  prog_full <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"68A5"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => ram_empty_i,
      I3 => curr_fwft_state(1),
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0CC"
    )
        port map (
      I0 => rd_en,
      I1 => \gen_fwft.empty_fwft_i_reg_n_0\,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => data_valid_fwft1
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => data_valid_fwft1,
      Q => \gen_fwft.empty_fwft_i_reg_n_0\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_fwft.gdvld_fwft.data_valid_fwft_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15F5"
    )
        port map (
      I0 => \gen_fwft.empty_fwft_i_reg_n_0\,
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      O => \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\
    );
\gen_fwft.gdvld_fwft.data_valid_fwft_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\,
      Q => data_valid,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_fwft.rdpp1_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\
     port map (
      DI(0) => \gen_fwft.rdpp1_inst_n_0\,
      Q(0) => rd_pntr_ext(0),
      count_value_i(1 downto 0) => count_value_i(1 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[0]_1\(0) => xpm_fifo_rst_inst_n_1,
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => xpm_fifo_rst_inst_n_0,
      Q => \^almost_full\,
      R => '0'
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEFEE"
    )
        port map (
      I0 => \gen_fwft.empty_fwft_i_reg_n_0\,
      I1 => ram_empty_i,
      I2 => rd_en,
      I3 => curr_fwft_state(1),
      I4 => curr_fwft_state(0),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[4]_i_4_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(0),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0]\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(1),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1]\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(2),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2]\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(3),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3]\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(4),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4]\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0]\,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1]\,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3]\,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2]\,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => xpm_fifo_rst_inst_n_5,
      Q => \^prog_empty\,
      R => '0'
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => read_only,
      Q => read_only_q,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => write_only,
      Q => write_only_q,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base
     port map (
      addra(4 downto 0) => wr_pntr_ext(4 downto 0),
      addrb(4 downto 0) => rd_pntr_ext(4 downto 0),
      clka => rd_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(31 downto 0) => din(31 downto 0),
      dinb(31 downto 0) => B"00000000000000000000000000000000",
      douta(31 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(31 downto 0),
      doutb(31 downto 0) => dout(31 downto 0),
      ena => '0',
      enb => ram_rd_en_pf,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => rst_d1_inst_n_2,
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      O => \gen_fwft.ram_regout_en\
    );
\grdc.rd_data_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(0),
      Q => rd_data_count(0),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => rd_data_count(1),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => rd_data_count(2),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => rd_data_count(3),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => rd_data_count(4),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(5),
      Q => rd_data_count(5),
      R => \grdc.rd_data_count_i0\
    );
rdp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\
     port map (
      D(2) => diff_pntr_pe(3),
      D(1 downto 0) => diff_pntr_pe(1 downto 0),
      DI(2) => wrp_inst_n_8,
      DI(1) => wrp_inst_n_9,
      DI(0) => \gen_fwft.rdpp1_inst_n_0\,
      Q(5) => rdp_inst_n_3,
      Q(4 downto 0) => rd_pntr_ext(4 downto 0),
      S(0) => wrp_inst_n_10,
      count_value_i(1 downto 0) => count_value_i(1 downto 0),
      \count_value_i_reg[0]_0\ => rdp_inst_n_10,
      \count_value_i_reg[0]_1\ => rdp_inst_n_11,
      \count_value_i_reg[0]_2\ => rdp_inst_n_12,
      \count_value_i_reg[0]_3\(5 downto 0) => \grdc.diff_wr_rd_pntr_rdc\(5 downto 0),
      \count_value_i_reg[0]_4\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[5]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2\(1) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2\(0) => wrpp1_inst_n_3,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3\(1) => wrpp2_inst_n_1,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3\(0) => wrpp2_inst_n_2,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]\ => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0\ => rst_d1_inst_n_2,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_1\ => \gen_fwft.empty_fwft_i_reg_n_0\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\ => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[4]_i_4_n_0\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0\ => xpm_fifo_rst_inst_n_2,
      \grdc.rd_data_count_i_reg[5]\(4 downto 0) => wr_pntr_ext(4 downto 0),
      \grdc.rd_data_count_i_reg[5]_0\(0) => wrp_inst_n_11,
      p_1_in => p_1_in,
      ram_empty_i => ram_empty_i,
      ram_rd_en_pf => ram_rd_en_pf,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rdpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\
     port map (
      Q(4 downto 0) => wr_pntr_ext(4 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[1]_0\ => rdpp1_inst_n_0,
      \count_value_i_reg[1]_1\(1 downto 0) => curr_fwft_state(1 downto 0),
      ram_rd_en_pf => ram_rd_en_pf,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rst_d1_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ => rst_d1_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0\,
      \gen_pntr_flags_cc.ram_empty_i_reg\ => rdpp1_inst_n_0,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\ => \gen_fwft.empty_fwft_i_reg_n_0\,
      going_full1 => going_full1,
      leaving_empty0 => leaving_empty0,
      p_1_in => p_1_in,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      ram_full_i0 => ram_full_i0,
      ram_rd_en_pf => ram_rd_en_pf,
      rd_clk => rd_clk,
      read_only => read_only,
      rst_d1 => rst_d1,
      wr_en => wr_en,
      write_only => write_only
    );
wrp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_0\
     port map (
      D(1) => diff_pntr_pe(4),
      D(0) => diff_pntr_pe(2),
      DI(1) => wrp_inst_n_8,
      DI(0) => wrp_inst_n_9,
      Q(4 downto 0) => wr_pntr_ext(4 downto 0),
      S(0) => wrp_inst_n_10,
      \count_value_i_reg[0]_0\ => rst_d1_inst_n_2,
      \count_value_i_reg[4]_0\(0) => wrp_inst_n_11,
      \count_value_i_reg[5]_0\ => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0\,
      \count_value_i_reg[5]_1\(0) => xpm_fifo_rst_inst_n_1,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[4]\ => rdp_inst_n_10,
      \grdc.rd_data_count_i_reg[5]\(5) => rdp_inst_n_3,
      \grdc.rd_data_count_i_reg[5]\(4 downto 0) => rd_pntr_ext(4 downto 0),
      leaving_empty0 => leaving_empty0,
      p_1_in => p_1_in,
      rd_clk => rd_clk,
      rst_d1 => rst_d1,
      wr_en => wr_en
    );
wrpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_1\
     port map (
      Q(1) => wrpp1_inst_n_2,
      Q(0) => wrpp1_inst_n_3,
      almost_full => \^almost_full\,
      \count_value_i_reg[0]_0\ => rst_d1_inst_n_2,
      \count_value_i_reg[0]_1\(0) => xpm_fifo_rst_inst_n_1,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0\(4 downto 0) => rd_pntr_ext(4 downto 0),
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\ => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0\ => rdp_inst_n_11,
      going_full1 => going_full1,
      ram_rd_en_pf => ram_rd_en_pf,
      rd_clk => rd_clk
    );
wrpp2_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\
     port map (
      Q(2 downto 0) => rd_pntr_ext(4 downto 2),
      \count_value_i_reg[0]_0\ => rst_d1_inst_n_2,
      \count_value_i_reg[1]_0\(1) => wrpp2_inst_n_1,
      \count_value_i_reg[1]_0\(0) => wrpp2_inst_n_2,
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[4]_0\ => wrpp2_inst_n_0,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\ => rdp_inst_n_12,
      ram_rd_en_pf => ram_rd_en_pf,
      rd_clk => rd_clk
    );
xpm_fifo_rst_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      SR(0) => \grdc.rd_data_count_i0\,
      almost_full => \^almost_full\,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\ => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0\ => wrpp2_inst_n_0,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[4]_i_3\ => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg\(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4]\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg_0\ => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0\,
      \gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\ => xpm_fifo_rst_inst_n_0,
      \gen_rst_cc.fifo_wr_rst_cc_reg[2]_1\ => xpm_fifo_rst_inst_n_2,
      \gen_rst_cc.fifo_wr_rst_cc_reg[2]_2\ => xpm_fifo_rst_inst_n_5,
      \grdc.rd_data_count_i_reg[0]\(1 downto 0) => curr_fwft_state(1 downto 0),
      prog_empty => \^prog_empty\,
      rd_clk => rd_clk,
      read_only_q => read_only_q,
      rst => rst,
      rst_d1 => rst_d1,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy,
      write_only_q => write_only_q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_formatter_v1_0_7_mm2s_sync is
  port (
    dest_out : out STD_LOGIC_VECTOR ( 24 downto 0 );
    \syncstages_ff_reg[1][63]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    dest_pulse : out STD_LOGIC;
    \syncstages_ff_reg[1]\ : out STD_LOGIC;
    \syncstages_ff_reg[1]_0\ : out STD_LOGIC;
    \syncstages_ff_reg[1][15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    start_dma : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \CAPTURE_MM2S.pcm_data_width_reg[1]_0\ : out STD_LOGIC;
    \CAPTURE_MM2S.pcm_data_width_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \CAPTURE_MM2S.no_of_valid_channels_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INTERLEAVED.current_address_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bytes_transferred_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \CAPTURE_MM2S.no_of_valid_channels_reg[3]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    din : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 23 downto 0 );
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \CAPTURE_MM2S.pcm_data_width_reg[1]_1\ : out STD_LOGIC;
    \CAPTURE_MM2S.period_size_reg[15]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \CAPTURE_MM2S.period_size_reg[15]_1\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \CAPTURE_MM2S.period_size_reg[15]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \CAPTURE_MM2S.pcm_data_width_reg[2]_1\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2\ : out STD_LOGIC;
    start_dma_r_reg_0 : out STD_LOGIC;
    \CAPTURE_MM2S.no_of_periods_reg[1]_0\ : out STD_LOGIC;
    \grdc.rd_data_count_i_reg[3]\ : out STD_LOGIC;
    \CAPTURE_MM2S.no_of_valid_channels_reg[2]_0\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \INTERLEAVED.byte_count_reg[8]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \CAPTURE_MM2S.period_size_reg[10]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \CAPTURE_MM2S.period_size_reg[9]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \INTERLEAVED.byte_count_reg[5]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \bytes_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bytes_reg[9]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \transfer_count_read_reg[4]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \transfer_count_read_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \transfer_count_read_reg[9]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \bytes_transferred_reg[4]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \bytes_transferred_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bytes_transferred_reg[9]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    src_in : in STD_LOGIC_VECTOR ( 21 downto 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_mm2s_aclk : in STD_LOGIC;
    src_pulse : in STD_LOGIC;
    dest_rst : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_in_ff_reg : in STD_LOGIC;
    src_ff_reg : in STD_LOGIC;
    src_ff_reg_0 : in STD_LOGIC;
    start_dma_lite : in STD_LOGIC;
    aud_mclk : in STD_LOGIC;
    \syncstages_ff_reg[0][15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_status_valid : in STD_LOGIC;
    reset_gen : in STD_LOGIC;
    almost_full : in STD_LOGIC;
    wr_rst_busy : in STD_LOGIC;
    bytes_transferred_reg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    bytes_reg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \INTERLEAVED.current_address_reg[5]_i_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \byte_count0_carry__0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 23 downto 0 );
    dout : in STD_LOGIC_VECTOR ( 23 downto 0 );
    transfer_count_read2 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    bytes_transferred0 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \bytes_transferred_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_aresetn : in STD_LOGIC;
    dest_arst : in STD_LOGIC;
    soft_reset_core : in STD_LOGIC;
    \INTERLEAVED.period_count[7]_i_7_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \INTERLEAVED.period_count[7]_i_4_0\ : in STD_LOGIC;
    rd_data_count : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \INTERLEAVED.count_reg[0]\ : in STD_LOGIC;
    m_axis_mm2s_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_0\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_2\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_3\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_4\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_5\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_6\ : in STD_LOGIC;
    \periods_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \CAPTURE_MM2S.no_of_valid_channels_reg[3]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \CAPTURE_MM2S.pcm_data_width_reg[2]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    data3 : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_formatter_v1_0_7_mm2s_sync;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_formatter_v1_0_7_mm2s_sync is
  signal \^capture_mm2s.no_of_valid_channels_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^capture_mm2s.pcm_data_width_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^capture_mm2s.pcm_data_width_reg[2]_1\ : STD_LOGIC;
  signal \^capture_mm2s.period_size_reg[15]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \INTERLEAVED.count[3]_i_8_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.period_count[7]_i_6_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.period_count[7]_i_7_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.period_count[7]_i_8_n_0\ : STD_LOGIC;
  signal byte_count0_carry_i_8_n_0 : STD_LOGIC;
  signal \bytes[3]_i_3_n_0\ : STD_LOGIC;
  signal \bytes[3]_i_4_n_0\ : STD_LOGIC;
  signal \bytes[3]_i_5_n_0\ : STD_LOGIC;
  signal \bytes[3]_i_6_n_0\ : STD_LOGIC;
  signal \bytes[6]_i_2_n_0\ : STD_LOGIC;
  signal \bytes[6]_i_3_n_0\ : STD_LOGIC;
  signal \bytes[6]_i_4_n_0\ : STD_LOGIC;
  signal \bytes[6]_i_5_n_0\ : STD_LOGIC;
  signal \bytes_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \bytes_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \bytes_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \bytes_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \bytes_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \bytes_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \bytes_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \bytes_transferred[3]_i_3_n_0\ : STD_LOGIC;
  signal \bytes_transferred[3]_i_4_n_0\ : STD_LOGIC;
  signal \bytes_transferred[3]_i_5_n_0\ : STD_LOGIC;
  signal \bytes_transferred[3]_i_6_n_0\ : STD_LOGIC;
  signal \bytes_transferred[6]_i_2_n_0\ : STD_LOGIC;
  signal \bytes_transferred[6]_i_3_n_0\ : STD_LOGIC;
  signal \bytes_transferred[6]_i_4_n_0\ : STD_LOGIC;
  signal \bytes_transferred[6]_i_5_n_0\ : STD_LOGIC;
  signal \bytes_transferred_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \bytes_transferred_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \bytes_transferred_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \bytes_transferred_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \bytes_transferred_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \bytes_transferred_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \bytes_transferred_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal clear_dma_transfer_count : STD_LOGIC;
  signal no_of_periods : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \periods[7]_i_10_n_0\ : STD_LOGIC;
  signal \periods[7]_i_4_n_0\ : STD_LOGIC;
  signal \periods[7]_i_5_n_0\ : STD_LOGIC;
  signal \periods[7]_i_7_n_0\ : STD_LOGIC;
  signal \periods[7]_i_8_n_0\ : STD_LOGIC;
  signal \periods[7]_i_9_n_0\ : STD_LOGIC;
  signal \^start_dma\ : STD_LOGIC;
  signal start_dma_1 : STD_LOGIC;
  signal start_dma_pos : STD_LOGIC;
  signal \transfer_count_read[3]_i_2_n_0\ : STD_LOGIC;
  signal \transfer_count_read[3]_i_3_n_0\ : STD_LOGIC;
  signal \transfer_count_read[3]_i_4_n_0\ : STD_LOGIC;
  signal \transfer_count_read[3]_i_5_n_0\ : STD_LOGIC;
  signal \transfer_count_read[6]_i_2_n_0\ : STD_LOGIC;
  signal \transfer_count_read[6]_i_3_n_0\ : STD_LOGIC;
  signal \transfer_count_read[6]_i_4_n_0\ : STD_LOGIC;
  signal \transfer_count_read[6]_i_5_n_0\ : STD_LOGIC;
  signal \transfer_count_read_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \transfer_count_read_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \transfer_count_read_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \transfer_count_read_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \transfer_count_read_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \transfer_count_read_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \transfer_count_read_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal NLW_CDC_START_DMA_AUD_INST_dest_out_UNCONNECTED : STD_LOGIC;
  signal \NLW_bytes_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_bytes_transferred_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_transfer_count_read_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ASYNC_CLOCKS.CDC_CLEAR_COUNT_INST\ : label is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ASYNC_CLOCKS.CDC_CLEAR_COUNT_INST\ : label is 0;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \ASYNC_CLOCKS.CDC_CLEAR_COUNT_INST\ : label is "true";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \ASYNC_CLOCKS.CDC_CLEAR_COUNT_INST\ : label is 1;
  attribute RST_USED : integer;
  attribute RST_USED of \ASYNC_CLOCKS.CDC_CLEAR_COUNT_INST\ : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ASYNC_CLOCKS.CDC_CLEAR_COUNT_INST\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \ASYNC_CLOCKS.CDC_CLEAR_COUNT_INST\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ASYNC_CLOCKS.CDC_CLEAR_COUNT_INST\ : label is "PULSE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ASYNC_CLOCKS.CDC_CLEAR_COUNT_INST\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ASYNC_CLOCKS.CDC_DECODE_ERROR_INST\ : label is 2;
  attribute INIT_SYNC_FF of \ASYNC_CLOCKS.CDC_DECODE_ERROR_INST\ : label is 0;
  attribute SIM_ASSERT_CHK of \ASYNC_CLOCKS.CDC_DECODE_ERROR_INST\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \ASYNC_CLOCKS.CDC_DECODE_ERROR_INST\ : label is 1;
  attribute VERSION of \ASYNC_CLOCKS.CDC_DECODE_ERROR_INST\ : label is 0;
  attribute XPM_CDC of \ASYNC_CLOCKS.CDC_DECODE_ERROR_INST\ : label is "SINGLE";
  attribute XPM_MODULE of \ASYNC_CLOCKS.CDC_DECODE_ERROR_INST\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ASYNC_CLOCKS.CDC_PERIOD_INT_INST\ : label is 4;
  attribute INIT_SYNC_FF of \ASYNC_CLOCKS.CDC_PERIOD_INT_INST\ : label is 0;
  attribute KEEP_HIERARCHY of \ASYNC_CLOCKS.CDC_PERIOD_INT_INST\ : label is "true";
  attribute REG_OUTPUT of \ASYNC_CLOCKS.CDC_PERIOD_INT_INST\ : label is 1;
  attribute RST_USED of \ASYNC_CLOCKS.CDC_PERIOD_INT_INST\ : label is 1;
  attribute SIM_ASSERT_CHK of \ASYNC_CLOCKS.CDC_PERIOD_INT_INST\ : label is 0;
  attribute VERSION of \ASYNC_CLOCKS.CDC_PERIOD_INT_INST\ : label is 0;
  attribute XPM_CDC of \ASYNC_CLOCKS.CDC_PERIOD_INT_INST\ : label is "PULSE";
  attribute XPM_MODULE of \ASYNC_CLOCKS.CDC_PERIOD_INT_INST\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ASYNC_CLOCKS.CDC_SLAVE_ERROR_INST\ : label is 2;
  attribute INIT_SYNC_FF of \ASYNC_CLOCKS.CDC_SLAVE_ERROR_INST\ : label is 0;
  attribute SIM_ASSERT_CHK of \ASYNC_CLOCKS.CDC_SLAVE_ERROR_INST\ : label is 0;
  attribute SRC_INPUT_REG of \ASYNC_CLOCKS.CDC_SLAVE_ERROR_INST\ : label is 1;
  attribute VERSION of \ASYNC_CLOCKS.CDC_SLAVE_ERROR_INST\ : label is 0;
  attribute XPM_CDC of \ASYNC_CLOCKS.CDC_SLAVE_ERROR_INST\ : label is "SINGLE";
  attribute XPM_MODULE of \ASYNC_CLOCKS.CDC_SLAVE_ERROR_INST\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ASYNC_CLOCKS.CDC_START_DMA_INST\ : label is 2;
  attribute INIT_SYNC_FF of \ASYNC_CLOCKS.CDC_START_DMA_INST\ : label is 0;
  attribute SIM_ASSERT_CHK of \ASYNC_CLOCKS.CDC_START_DMA_INST\ : label is 0;
  attribute SRC_INPUT_REG of \ASYNC_CLOCKS.CDC_START_DMA_INST\ : label is 1;
  attribute VERSION of \ASYNC_CLOCKS.CDC_START_DMA_INST\ : label is 0;
  attribute XPM_CDC of \ASYNC_CLOCKS.CDC_START_DMA_INST\ : label is "SINGLE";
  attribute XPM_MODULE of \ASYNC_CLOCKS.CDC_START_DMA_INST\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ASYNC_CLOCKS.xpm_cdc_array_singe_bsa\ : label is 2;
  attribute INIT_SYNC_FF of \ASYNC_CLOCKS.xpm_cdc_array_singe_bsa\ : label is 0;
  attribute SIM_ASSERT_CHK of \ASYNC_CLOCKS.xpm_cdc_array_singe_bsa\ : label is 0;
  attribute SRC_INPUT_REG of \ASYNC_CLOCKS.xpm_cdc_array_singe_bsa\ : label is 0;
  attribute VERSION of \ASYNC_CLOCKS.xpm_cdc_array_singe_bsa\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \ASYNC_CLOCKS.xpm_cdc_array_singe_bsa\ : label is 64;
  attribute XPM_CDC of \ASYNC_CLOCKS.xpm_cdc_array_singe_bsa\ : label is "ARRAY_SINGLE";
  attribute XPM_MODULE of \ASYNC_CLOCKS.xpm_cdc_array_singe_bsa\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ASYNC_CLOCKS.xpm_cdc_array_single_dma_count\ : label is 2;
  attribute INIT_SYNC_FF of \ASYNC_CLOCKS.xpm_cdc_array_single_dma_count\ : label is 0;
  attribute SIM_ASSERT_CHK of \ASYNC_CLOCKS.xpm_cdc_array_single_dma_count\ : label is 0;
  attribute SRC_INPUT_REG of \ASYNC_CLOCKS.xpm_cdc_array_single_dma_count\ : label is 0;
  attribute VERSION of \ASYNC_CLOCKS.xpm_cdc_array_single_dma_count\ : label is 0;
  attribute WIDTH of \ASYNC_CLOCKS.xpm_cdc_array_single_dma_count\ : label is 25;
  attribute XPM_CDC of \ASYNC_CLOCKS.xpm_cdc_array_single_dma_count\ : label is "ARRAY_SINGLE";
  attribute XPM_MODULE of \ASYNC_CLOCKS.xpm_cdc_array_single_dma_count\ : label is "TRUE";
  attribute DEST_SYNC_FF of CDC_START_DMA_AUD_INST : label is 2;
  attribute INIT_SYNC_FF of CDC_START_DMA_AUD_INST : label is 0;
  attribute SIM_ASSERT_CHK of CDC_START_DMA_AUD_INST : label is 0;
  attribute SRC_INPUT_REG of CDC_START_DMA_AUD_INST : label is 1;
  attribute VERSION of CDC_START_DMA_AUD_INST : label is 0;
  attribute XPM_CDC of CDC_START_DMA_AUD_INST : label is "SINGLE";
  attribute XPM_MODULE of CDC_START_DMA_AUD_INST : label is "TRUE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INTERLEAVED.interleaved_xpm_fifo_buffer_i_37\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \PCM_MEM_TO_BUFFER.count[1]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[3]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[4]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[8]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of byte_count0_carry_i_8 : label is "soft_lutpair1";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \bytes_reg[3]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \bytes_reg[6]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \bytes_transferred_reg[3]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \bytes_transferred_reg[6]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \m_axis_mm2s_tdata[10]_INST_0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \m_axis_mm2s_tdata[11]_INST_0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \m_axis_mm2s_tdata[12]_INST_0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \m_axis_mm2s_tdata[13]_INST_0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \m_axis_mm2s_tdata[14]_INST_0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \m_axis_mm2s_tdata[15]_INST_0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \m_axis_mm2s_tdata[16]_INST_0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \m_axis_mm2s_tdata[17]_INST_0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \m_axis_mm2s_tdata[18]_INST_0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \m_axis_mm2s_tdata[20]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \m_axis_mm2s_tdata[21]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \m_axis_mm2s_tdata[22]_INST_0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \m_axis_mm2s_tdata[23]_INST_0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \m_axis_mm2s_tdata[24]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \m_axis_mm2s_tdata[25]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \m_axis_mm2s_tdata[26]_INST_0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \m_axis_mm2s_tdata[27]_INST_0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \m_axis_mm2s_tdata[28]_INST_0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \m_axis_mm2s_tdata[29]_INST_0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \m_axis_mm2s_tdata[30]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \m_axis_mm2s_tdata[31]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \m_axis_mm2s_tdata[8]_INST_0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \m_axis_mm2s_tdata[9]_INST_0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of sig_next_cmd_cmplt_reg_i_6 : label is "soft_lutpair0";
  attribute ADDER_THRESHOLD of \transfer_count_read_reg[3]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \transfer_count_read_reg[6]_i_1\ : label is 11;
  attribute DEST_SYNC_FF of xpm_cdc_array_multiplier : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_array_multiplier : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_array_multiplier : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_array_multiplier : label is 0;
  attribute VERSION of xpm_cdc_array_multiplier : label is 0;
  attribute WIDTH of xpm_cdc_array_multiplier : label is 16;
  attribute XPM_CDC of xpm_cdc_array_multiplier : label is "ARRAY_SINGLE";
  attribute XPM_MODULE of xpm_cdc_array_multiplier : label is "TRUE";
begin
  \CAPTURE_MM2S.no_of_valid_channels_reg[3]_0\(3 downto 0) <= \^capture_mm2s.no_of_valid_channels_reg[3]_0\(3 downto 0);
  \CAPTURE_MM2S.pcm_data_width_reg[2]_0\(2 downto 0) <= \^capture_mm2s.pcm_data_width_reg[2]_0\(2 downto 0);
  \CAPTURE_MM2S.pcm_data_width_reg[2]_1\ <= \^capture_mm2s.pcm_data_width_reg[2]_1\;
  \CAPTURE_MM2S.period_size_reg[15]_1\(15 downto 0) <= \^capture_mm2s.period_size_reg[15]_1\(15 downto 0);
  D(5 downto 0) <= \^d\(5 downto 0);
  start_dma <= \^start_dma\;
\ASYNC_CLOCKS.CDC_CLEAR_COUNT_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__4\
     port map (
      dest_clk => m_axis_mm2s_aclk,
      dest_pulse => clear_dma_transfer_count,
      dest_rst => SR(0),
      src_clk => s_axi_lite_aclk,
      src_pulse => src_pulse,
      src_rst => dest_rst
    );
\ASYNC_CLOCKS.CDC_DECODE_ERROR_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__11\
     port map (
      dest_clk => s_axi_lite_aclk,
      dest_out => \syncstages_ff_reg[1]_0\,
      src_clk => m_axis_mm2s_aclk,
      src_in => src_ff_reg_0
    );
\ASYNC_CLOCKS.CDC_PERIOD_INT_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__5\
     port map (
      dest_clk => s_axi_lite_aclk,
      dest_pulse => dest_pulse,
      dest_rst => dest_rst,
      src_clk => m_axis_mm2s_aclk,
      src_pulse => src_in_ff_reg,
      src_rst => SR(0)
    );
\ASYNC_CLOCKS.CDC_SLAVE_ERROR_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__10\
     port map (
      dest_clk => s_axi_lite_aclk,
      dest_out => \syncstages_ff_reg[1]\,
      src_clk => m_axis_mm2s_aclk,
      src_in => src_ff_reg
    );
\ASYNC_CLOCKS.CDC_START_DMA_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__12\
     port map (
      dest_clk => m_axis_mm2s_aclk,
      dest_out => start_dma_1,
      src_clk => s_axi_lite_aclk,
      src_in => start_dma_lite
    );
\ASYNC_CLOCKS.xpm_cdc_array_singe_bsa\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0\
     port map (
      dest_clk => m_axis_mm2s_aclk,
      dest_out(63 downto 0) => \syncstages_ff_reg[1][63]\(63 downto 0),
      src_clk => '0',
      src_in(63 downto 0) => Q(63 downto 0)
    );
\ASYNC_CLOCKS.xpm_cdc_array_single_dma_count\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single
     port map (
      dest_clk => s_axi_lite_aclk,
      dest_out(24 downto 0) => dest_out(24 downto 0),
      src_clk => '0',
      src_in(24 downto 3) => src_in(21 downto 0),
      src_in(2 downto 0) => B"000"
    );
\CAPTURE_MM2S.no_of_periods_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => start_dma_pos,
      D => data3(16),
      Q => no_of_periods(0),
      R => SR(0)
    );
\CAPTURE_MM2S.no_of_periods_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => start_dma_pos,
      D => data3(17),
      Q => no_of_periods(1),
      R => SR(0)
    );
\CAPTURE_MM2S.no_of_periods_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => start_dma_pos,
      D => data3(18),
      Q => no_of_periods(2),
      R => SR(0)
    );
\CAPTURE_MM2S.no_of_periods_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => start_dma_pos,
      D => data3(19),
      Q => no_of_periods(3),
      R => SR(0)
    );
\CAPTURE_MM2S.no_of_periods_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => start_dma_pos,
      D => data3(20),
      Q => no_of_periods(4),
      R => SR(0)
    );
\CAPTURE_MM2S.no_of_periods_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => start_dma_pos,
      D => data3(21),
      Q => no_of_periods(5),
      R => SR(0)
    );
\CAPTURE_MM2S.no_of_periods_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => start_dma_pos,
      D => data3(22),
      Q => no_of_periods(6),
      R => SR(0)
    );
\CAPTURE_MM2S.no_of_periods_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => start_dma_pos,
      D => data3(23),
      Q => no_of_periods(7),
      R => SR(0)
    );
\CAPTURE_MM2S.no_of_valid_channels[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => start_dma_1,
      I1 => \^start_dma\,
      O => start_dma_pos
    );
\CAPTURE_MM2S.no_of_valid_channels_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => start_dma_pos,
      D => \CAPTURE_MM2S.no_of_valid_channels_reg[3]_2\(0),
      Q => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(0),
      R => SR(0)
    );
\CAPTURE_MM2S.no_of_valid_channels_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => start_dma_pos,
      D => \CAPTURE_MM2S.no_of_valid_channels_reg[3]_2\(1),
      Q => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(1),
      R => SR(0)
    );
\CAPTURE_MM2S.no_of_valid_channels_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => start_dma_pos,
      D => \CAPTURE_MM2S.no_of_valid_channels_reg[3]_2\(2),
      Q => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(2),
      R => SR(0)
    );
\CAPTURE_MM2S.no_of_valid_channels_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => start_dma_pos,
      D => \CAPTURE_MM2S.no_of_valid_channels_reg[3]_2\(3),
      Q => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(3),
      R => SR(0)
    );
\CAPTURE_MM2S.pcm_data_width_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => start_dma_pos,
      D => \CAPTURE_MM2S.pcm_data_width_reg[2]_2\(0),
      Q => \^capture_mm2s.pcm_data_width_reg[2]_0\(0),
      R => SR(0)
    );
\CAPTURE_MM2S.pcm_data_width_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => start_dma_pos,
      D => \CAPTURE_MM2S.pcm_data_width_reg[2]_2\(1),
      Q => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      R => SR(0)
    );
\CAPTURE_MM2S.pcm_data_width_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => start_dma_pos,
      D => \CAPTURE_MM2S.pcm_data_width_reg[2]_2\(2),
      Q => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      R => SR(0)
    );
\CAPTURE_MM2S.period_size_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => start_dma_pos,
      D => data3(0),
      Q => \^capture_mm2s.period_size_reg[15]_1\(0),
      R => SR(0)
    );
\CAPTURE_MM2S.period_size_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => start_dma_pos,
      D => data3(10),
      Q => \^capture_mm2s.period_size_reg[15]_1\(10),
      R => SR(0)
    );
\CAPTURE_MM2S.period_size_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => start_dma_pos,
      D => data3(11),
      Q => \^capture_mm2s.period_size_reg[15]_1\(11),
      R => SR(0)
    );
\CAPTURE_MM2S.period_size_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => start_dma_pos,
      D => data3(12),
      Q => \^capture_mm2s.period_size_reg[15]_1\(12),
      R => SR(0)
    );
\CAPTURE_MM2S.period_size_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => start_dma_pos,
      D => data3(13),
      Q => \^capture_mm2s.period_size_reg[15]_1\(13),
      R => SR(0)
    );
\CAPTURE_MM2S.period_size_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => start_dma_pos,
      D => data3(14),
      Q => \^capture_mm2s.period_size_reg[15]_1\(14),
      R => SR(0)
    );
\CAPTURE_MM2S.period_size_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => start_dma_pos,
      D => data3(15),
      Q => \^capture_mm2s.period_size_reg[15]_1\(15),
      R => SR(0)
    );
\CAPTURE_MM2S.period_size_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => start_dma_pos,
      D => data3(1),
      Q => \^capture_mm2s.period_size_reg[15]_1\(1),
      R => SR(0)
    );
\CAPTURE_MM2S.period_size_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => start_dma_pos,
      D => data3(2),
      Q => \^capture_mm2s.period_size_reg[15]_1\(2),
      R => SR(0)
    );
\CAPTURE_MM2S.period_size_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => start_dma_pos,
      D => data3(3),
      Q => \^capture_mm2s.period_size_reg[15]_1\(3),
      R => SR(0)
    );
\CAPTURE_MM2S.period_size_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => start_dma_pos,
      D => data3(4),
      Q => \^capture_mm2s.period_size_reg[15]_1\(4),
      R => SR(0)
    );
\CAPTURE_MM2S.period_size_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => start_dma_pos,
      D => data3(5),
      Q => \^capture_mm2s.period_size_reg[15]_1\(5),
      R => SR(0)
    );
\CAPTURE_MM2S.period_size_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => start_dma_pos,
      D => data3(6),
      Q => \^capture_mm2s.period_size_reg[15]_1\(6),
      R => SR(0)
    );
\CAPTURE_MM2S.period_size_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => start_dma_pos,
      D => data3(7),
      Q => \^capture_mm2s.period_size_reg[15]_1\(7),
      R => SR(0)
    );
\CAPTURE_MM2S.period_size_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => start_dma_pos,
      D => data3(8),
      Q => \^capture_mm2s.period_size_reg[15]_1\(8),
      R => SR(0)
    );
\CAPTURE_MM2S.period_size_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => start_dma_pos,
      D => data3(9),
      Q => \^capture_mm2s.period_size_reg[15]_1\(9),
      R => SR(0)
    );
CDC_START_DMA_AUD_INST: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single
     port map (
      dest_clk => aud_mclk,
      dest_out => NLW_CDC_START_DMA_AUD_INST_dest_out_UNCONNECTED,
      src_clk => s_axi_lite_aclk,
      src_in => start_dma_lite
    );
\INTERLEAVED.count[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA800020002AAA8"
    )
        port map (
      I0 => \INTERLEAVED.count_reg[0]\,
      I1 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(2),
      I2 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(0),
      I3 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(1),
      I4 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(3),
      I5 => m_axis_mm2s_tid(0),
      O => \CAPTURE_MM2S.no_of_valid_channels_reg[2]_0\
    );
\INTERLEAVED.count[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2BB2222"
    )
        port map (
      I0 => rd_data_count(3),
      I1 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(3),
      I2 => rd_data_count(2),
      I3 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(2),
      I4 => \INTERLEAVED.count[3]_i_8_n_0\,
      O => \grdc.rd_data_count_i_reg[3]\
    );
\INTERLEAVED.count[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FDD0FDFFFFD0FD"
    )
        port map (
      I0 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(0),
      I1 => rd_data_count(0),
      I2 => rd_data_count(1),
      I3 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(1),
      I4 => rd_data_count(2),
      I5 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(2),
      O => \INTERLEAVED.count[3]_i_8_n_0\
    );
\INTERLEAVED.current_address[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA596A"
    )
        port map (
      I0 => \INTERLEAVED.current_address_reg[5]_i_2\(0),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(0),
      I2 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(0),
      I3 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(1),
      I4 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I5 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      O => \INTERLEAVED.current_address_reg[4]\(0)
    );
\INTERLEAVED.interleaved_xpm_fifo_buffer_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => m_axi_mm2s_rdata(16),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      O => din(16)
    );
\INTERLEAVED.interleaved_xpm_fifo_buffer_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => m_axi_mm2s_rdata(15),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      O => din(15)
    );
\INTERLEAVED.interleaved_xpm_fifo_buffer_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => m_axi_mm2s_rdata(14),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      O => din(14)
    );
\INTERLEAVED.interleaved_xpm_fifo_buffer_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => m_axi_mm2s_rdata(13),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      O => din(13)
    );
\INTERLEAVED.interleaved_xpm_fifo_buffer_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => m_axi_mm2s_rdata(12),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      O => din(12)
    );
\INTERLEAVED.interleaved_xpm_fifo_buffer_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => m_axi_mm2s_rdata(11),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      O => din(11)
    );
\INTERLEAVED.interleaved_xpm_fifo_buffer_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => m_axi_mm2s_rdata(10),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      O => din(10)
    );
\INTERLEAVED.interleaved_xpm_fifo_buffer_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => m_axi_mm2s_rdata(9),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      O => din(9)
    );
\INTERLEAVED.interleaved_xpm_fifo_buffer_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => m_axi_mm2s_rdata(8),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      O => din(8)
    );
\INTERLEAVED.interleaved_xpm_fifo_buffer_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_6\,
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I3 => m_axi_mm2s_rdata(7),
      O => din(7)
    );
\INTERLEAVED.interleaved_xpm_fifo_buffer_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_5\,
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I3 => m_axi_mm2s_rdata(6),
      O => din(6)
    );
\INTERLEAVED.interleaved_xpm_fifo_buffer_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_4\,
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I3 => m_axi_mm2s_rdata(5),
      O => din(5)
    );
\INTERLEAVED.interleaved_xpm_fifo_buffer_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => m_axi_mm2s_rdata(23),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      O => din(23)
    );
\INTERLEAVED.interleaved_xpm_fifo_buffer_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_3\,
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I3 => m_axi_mm2s_rdata(4),
      O => din(4)
    );
\INTERLEAVED.interleaved_xpm_fifo_buffer_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_2\,
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I3 => m_axi_mm2s_rdata(3),
      O => din(3)
    );
\INTERLEAVED.interleaved_xpm_fifo_buffer_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1\,
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I3 => m_axi_mm2s_rdata(2),
      O => din(2)
    );
\INTERLEAVED.interleaved_xpm_fifo_buffer_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_0\,
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I3 => m_axi_mm2s_rdata(1),
      O => din(1)
    );
\INTERLEAVED.interleaved_xpm_fifo_buffer_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg\,
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I3 => m_axi_mm2s_rdata(0),
      O => din(0)
    );
\INTERLEAVED.interleaved_xpm_fifo_buffer_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      O => \^capture_mm2s.pcm_data_width_reg[2]_1\
    );
\INTERLEAVED.interleaved_xpm_fifo_buffer_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => m_axi_mm2s_rdata(22),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      O => din(22)
    );
\INTERLEAVED.interleaved_xpm_fifo_buffer_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => m_axi_mm2s_rdata(21),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      O => din(21)
    );
\INTERLEAVED.interleaved_xpm_fifo_buffer_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => m_axi_mm2s_rdata(20),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      O => din(20)
    );
\INTERLEAVED.interleaved_xpm_fifo_buffer_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => m_axi_mm2s_rdata(19),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      O => din(19)
    );
\INTERLEAVED.interleaved_xpm_fifo_buffer_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => m_axi_mm2s_rdata(18),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      O => din(18)
    );
\INTERLEAVED.interleaved_xpm_fifo_buffer_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => m_axi_mm2s_rdata(17),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      O => din(17)
    );
\INTERLEAVED.period_count[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \INTERLEAVED.period_count[7]_i_6_n_0\,
      I1 => no_of_periods(1),
      I2 => \INTERLEAVED.period_count[7]_i_7_0\(0),
      I3 => no_of_periods(2),
      I4 => \INTERLEAVED.period_count[7]_i_7_0\(1),
      I5 => \INTERLEAVED.period_count[7]_i_7_n_0\,
      O => \CAPTURE_MM2S.no_of_periods_reg[1]_0\
    );
\INTERLEAVED.period_count[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => no_of_periods(0),
      I1 => \INTERLEAVED.period_count[7]_i_4_0\,
      I2 => no_of_periods(5),
      I3 => \INTERLEAVED.period_count[7]_i_7_0\(4),
      O => \INTERLEAVED.period_count[7]_i_6_n_0\
    );
\INTERLEAVED.period_count[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \INTERLEAVED.period_count[7]_i_7_0\(2),
      I1 => no_of_periods(3),
      I2 => \INTERLEAVED.period_count[7]_i_7_0\(3),
      I3 => no_of_periods(4),
      I4 => \INTERLEAVED.period_count[7]_i_8_n_0\,
      O => \INTERLEAVED.period_count[7]_i_7_n_0\
    );
\INTERLEAVED.period_count[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => no_of_periods(6),
      I1 => \INTERLEAVED.period_count[7]_i_7_0\(5),
      I2 => no_of_periods(7),
      I3 => \INTERLEAVED.period_count[7]_i_7_0\(6),
      O => \INTERLEAVED.period_count[7]_i_8_n_0\
    );
\INTERLEAVED.ready_to_send_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^start_dma\,
      I1 => soft_reset_core,
      I2 => dest_arst,
      I3 => m_axis_mm2s_aresetn,
      O => start_dma_r_reg_0
    );
\PCM_MEM_TO_BUFFER.count[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(0),
      O => \CAPTURE_MM2S.pcm_data_width_reg[1]_1\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(0),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(0),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      I3 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      O => \^d\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000D8"
    )
        port map (
      I0 => \^capture_mm2s.pcm_data_width_reg[2]_0\(0),
      I1 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(0),
      I2 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(1),
      I3 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I4 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      O => \^d\(1)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCCCF0AA"
    )
        port map (
      I0 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(2),
      I1 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(0),
      I2 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(1),
      I3 => \^capture_mm2s.pcm_data_width_reg[2]_0\(0),
      I4 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I5 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      O => \^d\(2)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCCCF0AA"
    )
        port map (
      I0 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(3),
      I1 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(1),
      I2 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(2),
      I3 => \^capture_mm2s.pcm_data_width_reg[2]_0\(0),
      I4 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I5 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      O => \^d\(3)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAC0"
    )
        port map (
      I0 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(2),
      I1 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(3),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(0),
      I3 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I4 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      O => \^d\(4)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(3),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      O => \^d\(5)
    );
\byte_count0_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02AA"
    )
        port map (
      I0 => \byte_count0_carry__0\(5),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I3 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(3),
      O => \INTERLEAVED.byte_count_reg[8]\(2)
    );
\byte_count0_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00020202A8AAAAAA"
    )
        port map (
      I0 => \byte_count0_carry__0\(4),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I3 => \^capture_mm2s.pcm_data_width_reg[2]_0\(0),
      I4 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(3),
      I5 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(2),
      O => \INTERLEAVED.byte_count_reg[8]\(1)
    );
\byte_count0_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008022A208882AAA"
    )
        port map (
      I0 => \byte_count0_carry__0\(3),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_1\,
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(0),
      I3 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(2),
      I4 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(1),
      I5 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(3),
      O => \INTERLEAVED.byte_count_reg[8]\(0)
    );
\byte_count0_carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5700A8FF"
    )
        port map (
      I0 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(3),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      I3 => \byte_count0_carry__0\(5),
      I4 => \byte_count0_carry__0\(6),
      O => \CAPTURE_MM2S.no_of_valid_channels_reg[3]_1\(2)
    );
\byte_count0_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30F0AF50CF0F50AF"
    )
        port map (
      I0 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(2),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(0),
      I2 => \byte_count0_carry__0\(4),
      I3 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(3),
      I4 => \^capture_mm2s.pcm_data_width_reg[2]_1\,
      I5 => \byte_count0_carry__0\(5),
      O => \CAPTURE_MM2S.no_of_valid_channels_reg[3]_1\(1)
    );
\byte_count0_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^d\(3),
      I1 => \byte_count0_carry__0\(3),
      I2 => \byte_count0_carry__0\(4),
      I3 => \^d\(4),
      O => \CAPTURE_MM2S.no_of_valid_channels_reg[3]_1\(0)
    );
byte_count0_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008022A208882AAA"
    )
        port map (
      I0 => \byte_count0_carry__0\(2),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_1\,
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(0),
      I3 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(1),
      I4 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(0),
      I5 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(2),
      O => DI(2)
    );
byte_count0_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA082A"
    )
        port map (
      I0 => \byte_count0_carry__0\(1),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(0),
      I2 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(0),
      I3 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(1),
      I4 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I5 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      O => DI(1)
    );
byte_count0_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \byte_count0_carry__0\(0),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      I3 => \^capture_mm2s.pcm_data_width_reg[2]_0\(0),
      I4 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(0),
      O => DI(0)
    );
byte_count0_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^d\(2),
      I1 => \byte_count0_carry__0\(2),
      I2 => \^d\(3),
      I3 => \byte_count0_carry__0\(3),
      O => \INTERLEAVED.byte_count_reg[5]\(3)
    );
byte_count0_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => byte_count0_carry_i_8_n_0,
      I1 => \byte_count0_carry__0\(1),
      I2 => \^d\(2),
      I3 => \byte_count0_carry__0\(2),
      O => \INTERLEAVED.byte_count_reg[5]\(2)
    );
byte_count0_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33FF7B3FCC0084C0"
    )
        port map (
      I0 => \byte_count0_carry__0\(0),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_1\,
      I2 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(1),
      I3 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(0),
      I4 => \^capture_mm2s.pcm_data_width_reg[2]_0\(0),
      I5 => \byte_count0_carry__0\(1),
      O => \INTERLEAVED.byte_count_reg[5]\(1)
    );
byte_count0_carry_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA9AAAA"
    )
        port map (
      I0 => \byte_count0_carry__0\(0),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      I3 => \^capture_mm2s.pcm_data_width_reg[2]_0\(0),
      I4 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(0),
      O => \INTERLEAVED.byte_count_reg[5]\(0)
    );
byte_count0_carry_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEFFEFEF"
    )
        port map (
      I0 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I2 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(1),
      I3 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(0),
      I4 => \^capture_mm2s.pcm_data_width_reg[2]_0\(0),
      O => byte_count0_carry_i_8_n_0
    );
\bytes[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8FFFFFFFFFFF"
    )
        port map (
      I0 => mm2s_status_valid,
      I1 => CO(0),
      I2 => m_axis_mm2s_aresetn,
      I3 => dest_arst,
      I4 => soft_reset_core,
      I5 => \^start_dma\,
      O => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\
    );
\bytes[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(0),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(0),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      I3 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      O => \bytes[3]_i_3_n_0\
    );
\bytes[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"085D2A7FF7A2D580"
    )
        port map (
      I0 => \^capture_mm2s.pcm_data_width_reg[2]_1\,
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(0),
      I2 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(1),
      I3 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(0),
      I4 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(2),
      I5 => bytes_reg(2),
      O => \bytes[3]_i_4_n_0\
    );
\bytes[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF27000000D8"
    )
        port map (
      I0 => \^capture_mm2s.pcm_data_width_reg[2]_0\(0),
      I1 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(0),
      I2 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(1),
      I3 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I4 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      I5 => bytes_reg(1),
      O => \bytes[3]_i_5_n_0\
    );
\bytes[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0100"
    )
        port map (
      I0 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(0),
      I3 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(0),
      I4 => bytes_reg(0),
      O => \bytes[3]_i_6_n_0\
    );
\bytes[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(3),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      O => \bytes[6]_i_2_n_0\
    );
\bytes[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I2 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(3),
      I3 => bytes_reg(5),
      O => \bytes[6]_i_3_n_0\
    );
\bytes[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111EFFFFEEE1000"
    )
        port map (
      I0 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(0),
      I3 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(3),
      I4 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(2),
      I5 => bytes_reg(4),
      O => \bytes[6]_i_4_n_0\
    );
\bytes[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"085D2A7FF7A2D580"
    )
        port map (
      I0 => \^capture_mm2s.pcm_data_width_reg[2]_1\,
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(0),
      I2 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(2),
      I3 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(1),
      I4 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(3),
      I5 => bytes_reg(3),
      O => \bytes[6]_i_5_n_0\
    );
\bytes_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bytes_reg[3]_i_2_n_0\,
      CO(2) => \bytes_reg[3]_i_2_n_1\,
      CO(1) => \bytes_reg[3]_i_2_n_2\,
      CO(0) => \bytes_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \^d\(2),
      DI(2) => bytes_reg(1),
      DI(1) => \bytes[3]_i_3_n_0\,
      DI(0) => '0',
      O(3 downto 1) => O(2 downto 0),
      O(0) => \NLW_bytes_reg[3]_i_2_O_UNCONNECTED\(0),
      S(3) => \bytes[3]_i_4_n_0\,
      S(2) => \bytes[3]_i_5_n_0\,
      S(1) => \bytes[3]_i_6_n_0\,
      S(0) => '0'
    );
\bytes_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bytes_reg[3]_i_2_n_0\,
      CO(3) => \bytes_reg[9]\(0),
      CO(2) => \bytes_reg[6]_i_1_n_1\,
      CO(1) => \bytes_reg[6]_i_1_n_2\,
      CO(0) => \bytes_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \bytes[6]_i_2_n_0\,
      DI(1 downto 0) => \^d\(4 downto 3),
      O(3 downto 0) => \bytes_reg[9]_0\(3 downto 0),
      S(3) => bytes_reg(6),
      S(2) => \bytes[6]_i_3_n_0\,
      S(1) => \bytes[6]_i_4_n_0\,
      S(0) => \bytes[6]_i_5_n_0\
    );
\bytes_transferred[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8FFFFFFFFFFF"
    )
        port map (
      I0 => \bytes_transferred_reg[15]\(0),
      I1 => mm2s_status_valid,
      I2 => m_axis_mm2s_aresetn,
      I3 => dest_arst,
      I4 => soft_reset_core,
      I5 => \^start_dma\,
      O => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\
    );
\bytes_transferred[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(0),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(0),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      I3 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      O => \bytes_transferred[3]_i_3_n_0\
    );
\bytes_transferred[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"085D2A7FF7A2D580"
    )
        port map (
      I0 => \^capture_mm2s.pcm_data_width_reg[2]_1\,
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(0),
      I2 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(1),
      I3 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(0),
      I4 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(2),
      I5 => bytes_transferred_reg(2),
      O => \bytes_transferred[3]_i_4_n_0\
    );
\bytes_transferred[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF27000000D8"
    )
        port map (
      I0 => \^capture_mm2s.pcm_data_width_reg[2]_0\(0),
      I1 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(0),
      I2 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(1),
      I3 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I4 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      I5 => bytes_transferred_reg(1),
      O => \bytes_transferred[3]_i_5_n_0\
    );
\bytes_transferred[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0100"
    )
        port map (
      I0 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(0),
      I3 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(0),
      I4 => bytes_transferred_reg(0),
      O => \bytes_transferred[3]_i_6_n_0\
    );
\bytes_transferred[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(3),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      O => \bytes_transferred[6]_i_2_n_0\
    );
\bytes_transferred[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I2 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(3),
      I3 => bytes_transferred_reg(5),
      O => \bytes_transferred[6]_i_3_n_0\
    );
\bytes_transferred[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111EFFFFEEE1000"
    )
        port map (
      I0 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(0),
      I3 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(3),
      I4 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(2),
      I5 => bytes_transferred_reg(4),
      O => \bytes_transferred[6]_i_4_n_0\
    );
\bytes_transferred[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"085D2A7FF7A2D580"
    )
        port map (
      I0 => \^capture_mm2s.pcm_data_width_reg[2]_1\,
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(0),
      I2 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(2),
      I3 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(1),
      I4 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(3),
      I5 => bytes_transferred_reg(3),
      O => \bytes_transferred[6]_i_5_n_0\
    );
\bytes_transferred_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bytes_transferred_reg[3]_i_2_n_0\,
      CO(2) => \bytes_transferred_reg[3]_i_2_n_1\,
      CO(1) => \bytes_transferred_reg[3]_i_2_n_2\,
      CO(0) => \bytes_transferred_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \^d\(2),
      DI(2) => bytes_transferred_reg(1),
      DI(1) => \bytes_transferred[3]_i_3_n_0\,
      DI(0) => '0',
      O(3 downto 1) => \bytes_transferred_reg[4]_0\(2 downto 0),
      O(0) => \NLW_bytes_transferred_reg[3]_i_2_O_UNCONNECTED\(0),
      S(3) => \bytes_transferred[3]_i_4_n_0\,
      S(2) => \bytes_transferred[3]_i_5_n_0\,
      S(1) => \bytes_transferred[3]_i_6_n_0\,
      S(0) => '0'
    );
\bytes_transferred_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bytes_transferred_reg[3]_i_2_n_0\,
      CO(3) => \bytes_transferred_reg[9]\(0),
      CO(2) => \bytes_transferred_reg[6]_i_1_n_1\,
      CO(1) => \bytes_transferred_reg[6]_i_1_n_2\,
      CO(0) => \bytes_transferred_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \bytes_transferred[6]_i_2_n_0\,
      DI(1 downto 0) => \^d\(4 downto 3),
      O(3 downto 0) => \bytes_transferred_reg[9]_0\(3 downto 0),
      S(3) => bytes_transferred_reg(6),
      S(2) => \bytes_transferred[6]_i_3_n_0\,
      S(1) => \bytes_transferred[6]_i_4_n_0\,
      S(0) => \bytes_transferred[6]_i_5_n_0\
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^capture_mm2s.period_size_reg[15]_1\(15),
      I1 => bytes_transferred0(12),
      O => \CAPTURE_MM2S.period_size_reg[15]_2\(1)
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => bytes_transferred0(10),
      I1 => \^capture_mm2s.period_size_reg[15]_1\(13),
      I2 => bytes_transferred0(11),
      I3 => \^capture_mm2s.period_size_reg[15]_1\(14),
      I4 => bytes_transferred0(9),
      I5 => \^capture_mm2s.period_size_reg[15]_1\(12),
      O => \CAPTURE_MM2S.period_size_reg[15]_2\(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => bytes_transferred0(6),
      I1 => \^capture_mm2s.period_size_reg[15]_1\(9),
      I2 => bytes_transferred0(8),
      I3 => \^capture_mm2s.period_size_reg[15]_1\(11),
      I4 => bytes_transferred0(7),
      I5 => \^capture_mm2s.period_size_reg[15]_1\(10),
      O => \CAPTURE_MM2S.period_size_reg[9]_0\(3)
    );
\i__carry_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA596A"
    )
        port map (
      I0 => bytes_transferred_reg(1),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(0),
      I2 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(0),
      I3 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(1),
      I4 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I5 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      O => \bytes_transferred_reg[4]\(0)
    );
\i__carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => bytes_transferred0(4),
      I1 => \^capture_mm2s.period_size_reg[15]_1\(7),
      I2 => bytes_transferred0(5),
      I3 => \^capture_mm2s.period_size_reg[15]_1\(8),
      I4 => bytes_transferred0(3),
      I5 => \^capture_mm2s.period_size_reg[15]_1\(6),
      O => \CAPTURE_MM2S.period_size_reg[9]_0\(2)
    );
\i__carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => bytes_transferred0(0),
      I1 => \^capture_mm2s.period_size_reg[15]_1\(3),
      I2 => bytes_transferred0(2),
      I3 => \^capture_mm2s.period_size_reg[15]_1\(5),
      I4 => bytes_transferred0(1),
      I5 => \^capture_mm2s.period_size_reg[15]_1\(4),
      O => \CAPTURE_MM2S.period_size_reg[9]_0\(1)
    );
\i__carry_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^capture_mm2s.period_size_reg[15]_1\(2),
      I1 => \^capture_mm2s.period_size_reg[15]_1\(1),
      I2 => \^capture_mm2s.period_size_reg[15]_1\(0),
      O => \CAPTURE_MM2S.period_size_reg[9]_0\(0)
    );
\m_axis_mm2s_tdata[10]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => dout(2),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(0),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      I3 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      O => m_axis_mm2s_tdata(2)
    );
\m_axis_mm2s_tdata[11]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => dout(3),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(0),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      I3 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      O => m_axis_mm2s_tdata(3)
    );
\m_axis_mm2s_tdata[12]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => dout(4),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(0),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      I3 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      O => m_axis_mm2s_tdata(4)
    );
\m_axis_mm2s_tdata[13]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => dout(5),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(0),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      I3 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      O => m_axis_mm2s_tdata(5)
    );
\m_axis_mm2s_tdata[14]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => dout(6),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(0),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      I3 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      O => m_axis_mm2s_tdata(6)
    );
\m_axis_mm2s_tdata[15]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => dout(7),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(0),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      I3 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      O => m_axis_mm2s_tdata(7)
    );
\m_axis_mm2s_tdata[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => dout(8),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      O => m_axis_mm2s_tdata(8)
    );
\m_axis_mm2s_tdata[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => dout(9),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      O => m_axis_mm2s_tdata(9)
    );
\m_axis_mm2s_tdata[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => dout(10),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      O => m_axis_mm2s_tdata(10)
    );
\m_axis_mm2s_tdata[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => dout(11),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      O => m_axis_mm2s_tdata(11)
    );
\m_axis_mm2s_tdata[20]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
        port map (
      I0 => dout(12),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(0),
      I3 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      O => m_axis_mm2s_tdata(12)
    );
\m_axis_mm2s_tdata[21]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
        port map (
      I0 => dout(13),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(0),
      I3 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      O => m_axis_mm2s_tdata(13)
    );
\m_axis_mm2s_tdata[22]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
        port map (
      I0 => dout(14),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(0),
      I3 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      O => m_axis_mm2s_tdata(14)
    );
\m_axis_mm2s_tdata[23]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
        port map (
      I0 => dout(15),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(0),
      I3 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      O => m_axis_mm2s_tdata(15)
    );
\m_axis_mm2s_tdata[24]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => dout(16),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(0),
      I3 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      O => m_axis_mm2s_tdata(16)
    );
\m_axis_mm2s_tdata[25]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => dout(17),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(0),
      I3 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      O => m_axis_mm2s_tdata(17)
    );
\m_axis_mm2s_tdata[26]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => dout(18),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(0),
      I3 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      O => m_axis_mm2s_tdata(18)
    );
\m_axis_mm2s_tdata[27]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => dout(19),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(0),
      I3 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      O => m_axis_mm2s_tdata(19)
    );
\m_axis_mm2s_tdata[28]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => dout(20),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(0),
      I3 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      O => m_axis_mm2s_tdata(20)
    );
\m_axis_mm2s_tdata[29]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => dout(21),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(0),
      I3 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      O => m_axis_mm2s_tdata(21)
    );
\m_axis_mm2s_tdata[30]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => dout(22),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(0),
      I3 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      O => m_axis_mm2s_tdata(22)
    );
\m_axis_mm2s_tdata[31]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => dout(23),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(0),
      I3 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      O => m_axis_mm2s_tdata(23)
    );
\m_axis_mm2s_tdata[8]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => dout(0),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(0),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      I3 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      O => m_axis_mm2s_tdata(0)
    );
\m_axis_mm2s_tdata[9]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => dout(1),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(0),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      I3 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      O => m_axis_mm2s_tdata(1)
    );
period_interrupt_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => mm2s_status_valid,
      I1 => \bytes_transferred_reg[15]\(0),
      I2 => m_axis_mm2s_aresetn,
      I3 => dest_arst,
      I4 => soft_reset_core,
      I5 => \^start_dma\,
      O => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2\
    );
\periods[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000FFFFFFFFFFFF"
    )
        port map (
      I0 => \periods[7]_i_4_n_0\,
      I1 => \periods[7]_i_5_n_0\,
      I2 => CO(0),
      I3 => mm2s_status_valid,
      I4 => reset_gen,
      I5 => \^start_dma\,
      O => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\(0)
    );
\periods[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => no_of_periods(2),
      I1 => no_of_periods(0),
      I2 => no_of_periods(1),
      I3 => no_of_periods(3),
      O => \periods[7]_i_10_n_0\
    );
\periods[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBDDB"
    )
        port map (
      I0 => \periods_reg[7]\(0),
      I1 => no_of_periods(0),
      I2 => no_of_periods(1),
      I3 => \periods_reg[7]\(1),
      I4 => \periods[7]_i_7_n_0\,
      I5 => \periods[7]_i_8_n_0\,
      O => \periods[7]_i_4_n_0\
    );
\periods[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BE7DD7BE"
    )
        port map (
      I0 => \periods_reg[7]\(6),
      I1 => \periods_reg[7]\(7),
      I2 => no_of_periods(7),
      I3 => \periods[7]_i_9_n_0\,
      I4 => no_of_periods(6),
      O => \periods[7]_i_5_n_0\
    );
\periods[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7B7B7BBDDEDEDEE7"
    )
        port map (
      I0 => \periods_reg[7]\(2),
      I1 => no_of_periods(3),
      I2 => no_of_periods(2),
      I3 => no_of_periods(0),
      I4 => no_of_periods(1),
      I5 => \periods_reg[7]\(3),
      O => \periods[7]_i_7_n_0\
    );
\periods[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BD7BE7DE"
    )
        port map (
      I0 => \periods_reg[7]\(4),
      I1 => no_of_periods(5),
      I2 => no_of_periods(4),
      I3 => \periods[7]_i_10_n_0\,
      I4 => \periods_reg[7]\(5),
      O => \periods[7]_i_8_n_0\
    );
\periods[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => no_of_periods(4),
      I1 => no_of_periods(2),
      I2 => no_of_periods(0),
      I3 => no_of_periods(1),
      I4 => no_of_periods(3),
      I5 => no_of_periods(5),
      O => \periods[7]_i_9_n_0\
    );
sig_next_cmd_cmplt_reg_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000E0000"
    )
        port map (
      I0 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      I2 => almost_full,
      I3 => wr_rst_busy,
      I4 => \^start_dma\,
      O => \CAPTURE_MM2S.pcm_data_width_reg[1]_0\
    );
start_dma_r_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => start_dma_1,
      Q => \^start_dma\,
      R => SR(0)
    );
\transfer_count_read1_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^capture_mm2s.period_size_reg[15]_1\(15),
      I1 => transfer_count_read2(12),
      O => \CAPTURE_MM2S.period_size_reg[15]_0\(1)
    );
\transfer_count_read1_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => transfer_count_read2(10),
      I1 => \^capture_mm2s.period_size_reg[15]_1\(13),
      I2 => transfer_count_read2(11),
      I3 => \^capture_mm2s.period_size_reg[15]_1\(14),
      I4 => transfer_count_read2(9),
      I5 => \^capture_mm2s.period_size_reg[15]_1\(12),
      O => \CAPTURE_MM2S.period_size_reg[15]_0\(0)
    );
transfer_count_read1_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => transfer_count_read2(7),
      I1 => \^capture_mm2s.period_size_reg[15]_1\(10),
      I2 => transfer_count_read2(8),
      I3 => \^capture_mm2s.period_size_reg[15]_1\(11),
      I4 => transfer_count_read2(6),
      I5 => \^capture_mm2s.period_size_reg[15]_1\(9),
      O => \CAPTURE_MM2S.period_size_reg[10]_0\(3)
    );
transfer_count_read1_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA596A"
    )
        port map (
      I0 => bytes_reg(1),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(0),
      I2 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(0),
      I3 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(1),
      I4 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I5 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      O => S(0)
    );
transfer_count_read1_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => transfer_count_read2(4),
      I1 => \^capture_mm2s.period_size_reg[15]_1\(7),
      I2 => transfer_count_read2(5),
      I3 => \^capture_mm2s.period_size_reg[15]_1\(8),
      I4 => transfer_count_read2(3),
      I5 => \^capture_mm2s.period_size_reg[15]_1\(6),
      O => \CAPTURE_MM2S.period_size_reg[10]_0\(2)
    );
transfer_count_read1_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => transfer_count_read2(1),
      I1 => \^capture_mm2s.period_size_reg[15]_1\(4),
      I2 => transfer_count_read2(2),
      I3 => \^capture_mm2s.period_size_reg[15]_1\(5),
      I4 => transfer_count_read2(0),
      I5 => \^capture_mm2s.period_size_reg[15]_1\(3),
      O => \CAPTURE_MM2S.period_size_reg[10]_0\(1)
    );
transfer_count_read1_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^capture_mm2s.period_size_reg[15]_1\(2),
      I1 => \^capture_mm2s.period_size_reg[15]_1\(1),
      I2 => \^capture_mm2s.period_size_reg[15]_1\(0),
      O => \CAPTURE_MM2S.period_size_reg[10]_0\(0)
    );
\transfer_count_read[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(0),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(0),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      I3 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      O => \transfer_count_read[3]_i_2_n_0\
    );
\transfer_count_read[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"085D2A7FF7A2D580"
    )
        port map (
      I0 => \^capture_mm2s.pcm_data_width_reg[2]_1\,
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(0),
      I2 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(1),
      I3 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(0),
      I4 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(2),
      I5 => src_in(2),
      O => \transfer_count_read[3]_i_3_n_0\
    );
\transfer_count_read[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF27000000D8"
    )
        port map (
      I0 => \^capture_mm2s.pcm_data_width_reg[2]_0\(0),
      I1 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(0),
      I2 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(1),
      I3 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I4 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      I5 => src_in(1),
      O => \transfer_count_read[3]_i_4_n_0\
    );
\transfer_count_read[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0100"
    )
        port map (
      I0 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(0),
      I3 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(0),
      I4 => src_in(0),
      O => \transfer_count_read[3]_i_5_n_0\
    );
\transfer_count_read[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(3),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      O => \transfer_count_read[6]_i_2_n_0\
    );
\transfer_count_read[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I2 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(3),
      I3 => src_in(5),
      O => \transfer_count_read[6]_i_3_n_0\
    );
\transfer_count_read[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111EFFFFEEE1000"
    )
        port map (
      I0 => \^capture_mm2s.pcm_data_width_reg[2]_0\(2),
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(1),
      I2 => \^capture_mm2s.pcm_data_width_reg[2]_0\(0),
      I3 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(3),
      I4 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(2),
      I5 => src_in(4),
      O => \transfer_count_read[6]_i_4_n_0\
    );
\transfer_count_read[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"085D2A7FF7A2D580"
    )
        port map (
      I0 => \^capture_mm2s.pcm_data_width_reg[2]_1\,
      I1 => \^capture_mm2s.pcm_data_width_reg[2]_0\(0),
      I2 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(2),
      I3 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(1),
      I4 => \^capture_mm2s.no_of_valid_channels_reg[3]_0\(3),
      I5 => src_in(3),
      O => \transfer_count_read[6]_i_5_n_0\
    );
\transfer_count_read_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \transfer_count_read_reg[3]_i_1_n_0\,
      CO(2) => \transfer_count_read_reg[3]_i_1_n_1\,
      CO(1) => \transfer_count_read_reg[3]_i_1_n_2\,
      CO(0) => \transfer_count_read_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \^d\(2),
      DI(2) => src_in(1),
      DI(1) => \transfer_count_read[3]_i_2_n_0\,
      DI(0) => '0',
      O(3 downto 1) => \transfer_count_read_reg[4]\(2 downto 0),
      O(0) => \NLW_transfer_count_read_reg[3]_i_1_O_UNCONNECTED\(0),
      S(3) => \transfer_count_read[3]_i_3_n_0\,
      S(2) => \transfer_count_read[3]_i_4_n_0\,
      S(1) => \transfer_count_read[3]_i_5_n_0\,
      S(0) => '0'
    );
\transfer_count_read_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \transfer_count_read_reg[3]_i_1_n_0\,
      CO(3) => \transfer_count_read_reg[9]\(0),
      CO(2) => \transfer_count_read_reg[6]_i_1_n_1\,
      CO(1) => \transfer_count_read_reg[6]_i_1_n_2\,
      CO(0) => \transfer_count_read_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \transfer_count_read[6]_i_2_n_0\,
      DI(1 downto 0) => \^d\(4 downto 3),
      O(3 downto 0) => \transfer_count_read_reg[9]_0\(3 downto 0),
      S(3) => src_in(6),
      S(2) => \transfer_count_read[6]_i_3_n_0\,
      S(1) => \transfer_count_read[6]_i_4_n_0\,
      S(0) => \transfer_count_read[6]_i_5_n_0\
    );
xpm_cdc_array_multiplier: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized1\
     port map (
      dest_clk => aud_mclk,
      dest_out(15 downto 0) => \syncstages_ff_reg[1][15]\(15 downto 0),
      src_clk => '0',
      src_in(15 downto 0) => \syncstages_ff_reg[0][15]\(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_formatter_v1_0_7_reset is
  port (
    soft_reset_core : out STD_LOGIC;
    halted : out STD_LOGIC;
    soft_reset_clr_reg_0 : out STD_LOGIC;
    m_axis_mm2s_aresetn_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset_gen : out STD_LOGIC;
    dest_pulse_ff_reg : out STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    soft_reset_lite : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    dest_rst : in STD_LOGIC;
    src_ff_reg : in STD_LOGIC;
    start_dma_lite_r_reg_0 : in STD_LOGIC;
    start_dma_lite : in STD_LOGIC;
    s_axi_lite_aresetn : in STD_LOGIC;
    m_axis_mm2s_aresetn : in STD_LOGIC;
    dest_arst : in STD_LOGIC;
    start_dma : in STD_LOGIC;
    sig_rst2all_stop_request : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_formatter_v1_0_7_reset;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_formatter_v1_0_7_reset is
  signal \ASYNC_CLOCKS.CDC_HALT_INST_i_1_n_0\ : STD_LOGIC;
  signal \ASYNC_CLOCKS.CDC_PROC_DONE_INST_i_1_n_0\ : STD_LOGIC;
  signal halt_complete : STD_LOGIC;
  signal halt_dm : STD_LOGIC;
  signal \^halted\ : STD_LOGIC;
  signal halted_i_1_n_0 : STD_LOGIC;
  signal reset_ready : STD_LOGIC;
  signal reset_ready_lite : STD_LOGIC;
  signal soft_reset : STD_LOGIC;
  signal soft_reset_clr : STD_LOGIC;
  signal soft_reset_clr_i_1_n_0 : STD_LOGIC;
  signal \^soft_reset_core\ : STD_LOGIC;
  signal soft_reset_core_d1 : STD_LOGIC;
  signal soft_reset_core_d2 : STD_LOGIC;
  signal soft_reset_core_d3 : STD_LOGIC;
  signal soft_reset_core_d4 : STD_LOGIC;
  signal soft_reset_core_d5 : STD_LOGIC;
  signal soft_reset_core_d5_reg_n_0 : STD_LOGIC;
  signal soft_reset_core_i_1_n_0 : STD_LOGIC;
  signal soft_reset_done : STD_LOGIC;
  signal soft_reset_done_axi : STD_LOGIC;
  signal soft_reset_lite_r : STD_LOGIC;
  signal soft_reset_proc : STD_LOGIC;
  signal soft_reset_proc_done_lite : STD_LOGIC;
  signal soft_reset_proc_i_1_n_0 : STD_LOGIC;
  signal soft_reset_proc_r : STD_LOGIC;
  signal start_dma_lite_r : STD_LOGIC;
  signal start_halt : STD_LOGIC;
  signal start_halt0 : STD_LOGIC;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ASYNC_CLOCKS.CDC_DONE_INST\ : label is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ASYNC_CLOCKS.CDC_DONE_INST\ : label is 0;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \ASYNC_CLOCKS.CDC_DONE_INST\ : label is "true";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \ASYNC_CLOCKS.CDC_DONE_INST\ : label is 1;
  attribute RST_USED : integer;
  attribute RST_USED of \ASYNC_CLOCKS.CDC_DONE_INST\ : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ASYNC_CLOCKS.CDC_DONE_INST\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \ASYNC_CLOCKS.CDC_DONE_INST\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ASYNC_CLOCKS.CDC_DONE_INST\ : label is "PULSE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ASYNC_CLOCKS.CDC_DONE_INST\ : label is "TRUE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ASYNC_CLOCKS.CDC_DONE_INST_i_1\ : label is "soft_lutpair115";
  attribute DEST_SYNC_FF of \ASYNC_CLOCKS.CDC_HALT_COMPLETE_INST\ : label is 2;
  attribute INIT_SYNC_FF of \ASYNC_CLOCKS.CDC_HALT_COMPLETE_INST\ : label is 0;
  attribute SIM_ASSERT_CHK of \ASYNC_CLOCKS.CDC_HALT_COMPLETE_INST\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \ASYNC_CLOCKS.CDC_HALT_COMPLETE_INST\ : label is 1;
  attribute VERSION of \ASYNC_CLOCKS.CDC_HALT_COMPLETE_INST\ : label is 0;
  attribute XPM_CDC of \ASYNC_CLOCKS.CDC_HALT_COMPLETE_INST\ : label is "SINGLE";
  attribute XPM_MODULE of \ASYNC_CLOCKS.CDC_HALT_COMPLETE_INST\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ASYNC_CLOCKS.CDC_HALT_INST\ : label is 4;
  attribute INIT_SYNC_FF of \ASYNC_CLOCKS.CDC_HALT_INST\ : label is 0;
  attribute KEEP_HIERARCHY of \ASYNC_CLOCKS.CDC_HALT_INST\ : label is "true";
  attribute REG_OUTPUT of \ASYNC_CLOCKS.CDC_HALT_INST\ : label is 1;
  attribute RST_USED of \ASYNC_CLOCKS.CDC_HALT_INST\ : label is 1;
  attribute SIM_ASSERT_CHK of \ASYNC_CLOCKS.CDC_HALT_INST\ : label is 0;
  attribute VERSION of \ASYNC_CLOCKS.CDC_HALT_INST\ : label is 0;
  attribute XPM_CDC of \ASYNC_CLOCKS.CDC_HALT_INST\ : label is "PULSE";
  attribute XPM_MODULE of \ASYNC_CLOCKS.CDC_HALT_INST\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ASYNC_CLOCKS.CDC_PROC_DONE_INST\ : label is 4;
  attribute INIT_SYNC_FF of \ASYNC_CLOCKS.CDC_PROC_DONE_INST\ : label is 0;
  attribute KEEP_HIERARCHY of \ASYNC_CLOCKS.CDC_PROC_DONE_INST\ : label is "true";
  attribute REG_OUTPUT of \ASYNC_CLOCKS.CDC_PROC_DONE_INST\ : label is 1;
  attribute RST_USED of \ASYNC_CLOCKS.CDC_PROC_DONE_INST\ : label is 1;
  attribute SIM_ASSERT_CHK of \ASYNC_CLOCKS.CDC_PROC_DONE_INST\ : label is 0;
  attribute VERSION of \ASYNC_CLOCKS.CDC_PROC_DONE_INST\ : label is 0;
  attribute XPM_CDC of \ASYNC_CLOCKS.CDC_PROC_DONE_INST\ : label is "PULSE";
  attribute XPM_MODULE of \ASYNC_CLOCKS.CDC_PROC_DONE_INST\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ASYNC_CLOCKS.CDC_SOFT_RESET_AXI_INST\ : label is 2;
  attribute INIT_SYNC_FF of \ASYNC_CLOCKS.CDC_SOFT_RESET_AXI_INST\ : label is 0;
  attribute SIM_ASSERT_CHK of \ASYNC_CLOCKS.CDC_SOFT_RESET_AXI_INST\ : label is 0;
  attribute SRC_INPUT_REG of \ASYNC_CLOCKS.CDC_SOFT_RESET_AXI_INST\ : label is 1;
  attribute VERSION of \ASYNC_CLOCKS.CDC_SOFT_RESET_AXI_INST\ : label is 0;
  attribute XPM_CDC of \ASYNC_CLOCKS.CDC_SOFT_RESET_AXI_INST\ : label is "SINGLE";
  attribute XPM_MODULE of \ASYNC_CLOCKS.CDC_SOFT_RESET_AXI_INST\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ASYNC_CLOCKS.CDC_SOFT_RESET_INST\ : label is 2;
  attribute INIT_SYNC_FF of \ASYNC_CLOCKS.CDC_SOFT_RESET_INST\ : label is 0;
  attribute SIM_ASSERT_CHK of \ASYNC_CLOCKS.CDC_SOFT_RESET_INST\ : label is 0;
  attribute SRC_INPUT_REG of \ASYNC_CLOCKS.CDC_SOFT_RESET_INST\ : label is 1;
  attribute VERSION of \ASYNC_CLOCKS.CDC_SOFT_RESET_INST\ : label is 0;
  attribute XPM_CDC of \ASYNC_CLOCKS.CDC_SOFT_RESET_INST\ : label is "SINGLE";
  attribute XPM_MODULE of \ASYNC_CLOCKS.CDC_SOFT_RESET_INST\ : label is "TRUE";
  attribute SOFT_HLUTNM of \INTERLEAVED.byte_count[15]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \oAxi_BResp[1]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of sig_cmd_stat_rst_user_reg_n_cdc_from_i_1 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of soft_reset_clr_i_1 : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of soft_reset_proc_i_1 : label is "soft_lutpair115";
begin
  halted <= \^halted\;
  soft_reset_core <= \^soft_reset_core\;
\ASYNC_CLOCKS.CDC_DONE_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__2\
     port map (
      dest_clk => s_axi_lite_aclk,
      dest_pulse => reset_ready_lite,
      dest_rst => dest_rst,
      src_clk => m_axis_mm2s_aclk,
      src_pulse => reset_ready,
      src_rst => \ASYNC_CLOCKS.CDC_HALT_INST_i_1_n_0\
    );
\ASYNC_CLOCKS.CDC_DONE_INST_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => soft_reset_core_d4,
      I1 => soft_reset_core_d5_reg_n_0,
      O => reset_ready
    );
\ASYNC_CLOCKS.CDC_HALT_COMPLETE_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__9\
     port map (
      dest_clk => s_axi_lite_aclk,
      dest_out => halt_complete,
      src_clk => m_axis_mm2s_aclk,
      src_in => src_ff_reg
    );
\ASYNC_CLOCKS.CDC_HALT_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__1\
     port map (
      dest_clk => m_axis_mm2s_aclk,
      dest_pulse => halt_dm,
      dest_rst => \ASYNC_CLOCKS.CDC_HALT_INST_i_1_n_0\,
      src_clk => s_axi_lite_aclk,
      src_pulse => start_halt,
      src_rst => dest_rst
    );
\ASYNC_CLOCKS.CDC_HALT_INST_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => dest_arst,
      I1 => m_axis_mm2s_aresetn,
      O => \ASYNC_CLOCKS.CDC_HALT_INST_i_1_n_0\
    );
\ASYNC_CLOCKS.CDC_PROC_DONE_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse__xdcDup__3\
     port map (
      dest_clk => s_axi_lite_aclk,
      dest_pulse => soft_reset_proc_done_lite,
      dest_rst => dest_rst,
      src_clk => m_axis_mm2s_aclk,
      src_pulse => \ASYNC_CLOCKS.CDC_PROC_DONE_INST_i_1_n_0\,
      src_rst => \ASYNC_CLOCKS.CDC_HALT_INST_i_1_n_0\
    );
\ASYNC_CLOCKS.CDC_PROC_DONE_INST_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => soft_reset_proc_r,
      I1 => soft_reset_proc,
      O => \ASYNC_CLOCKS.CDC_PROC_DONE_INST_i_1_n_0\
    );
\ASYNC_CLOCKS.CDC_SOFT_RESET_AXI_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__8\
     port map (
      dest_clk => m_axis_mm2s_aclk,
      dest_out => soft_reset_done_axi,
      src_clk => s_axi_lite_aclk,
      src_in => soft_reset_done
    );
\ASYNC_CLOCKS.CDC_SOFT_RESET_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__7\
     port map (
      dest_clk => m_axis_mm2s_aclk,
      dest_out => soft_reset,
      src_clk => s_axi_lite_aclk,
      src_in => soft_reset_lite
    );
\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => halt_dm,
      I1 => sig_rst2all_stop_request,
      O => dest_pulse_ff_reg
    );
\INTERLEAVED.byte_count[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => m_axis_mm2s_aresetn,
      I1 => dest_arst,
      I2 => \^soft_reset_core\,
      I3 => start_dma,
      O => m_axis_mm2s_aresetn_0(0)
    );
\INTERLEAVED.interleaved_xpm_fifo_buffer_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \^soft_reset_core\,
      I1 => dest_arst,
      I2 => m_axis_mm2s_aresetn,
      O => SR(0)
    );
halted_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D5DFF5D0C0CFF0C"
    )
        port map (
      I0 => reset_ready_lite,
      I1 => soft_reset_lite,
      I2 => soft_reset_lite_r,
      I3 => start_dma_lite_r,
      I4 => start_dma_lite,
      I5 => \^halted\,
      O => halted_i_1_n_0
    );
halted_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => halted_i_1_n_0,
      Q => \^halted\,
      R => dest_rst
    );
\oAxi_BResp[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => soft_reset_clr,
      I1 => soft_reset_lite,
      I2 => s_axi_lite_aresetn,
      O => soft_reset_clr_reg_0
    );
sig_cmd_stat_rst_user_reg_n_cdc_from_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => m_axis_mm2s_aresetn,
      I1 => dest_arst,
      I2 => \^soft_reset_core\,
      O => reset_gen
    );
soft_reset_clr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5C0"
    )
        port map (
      I0 => soft_reset_proc_done_lite,
      I1 => reset_ready_lite,
      I2 => soft_reset_lite,
      I3 => soft_reset_clr,
      O => soft_reset_clr_i_1_n_0
    );
soft_reset_clr_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => soft_reset_clr_i_1_n_0,
      Q => soft_reset_clr,
      R => dest_rst
    );
soft_reset_core_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \^soft_reset_core\,
      Q => soft_reset_core_d1,
      R => \ASYNC_CLOCKS.CDC_HALT_INST_i_1_n_0\
    );
soft_reset_core_d2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => m_axis_mm2s_aresetn,
      I1 => dest_arst,
      I2 => \^soft_reset_core\,
      O => soft_reset_core_d5
    );
soft_reset_core_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => soft_reset_core_d1,
      Q => soft_reset_core_d2,
      R => soft_reset_core_d5
    );
soft_reset_core_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => soft_reset_core_d2,
      Q => soft_reset_core_d3,
      R => soft_reset_core_d5
    );
soft_reset_core_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => soft_reset_core_d3,
      Q => soft_reset_core_d4,
      R => soft_reset_core_d5
    );
soft_reset_core_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => soft_reset_core_d4,
      Q => soft_reset_core_d5_reg_n_0,
      R => soft_reset_core_d5
    );
soft_reset_core_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFAFBFBAAAAAAAA"
    )
        port map (
      I0 => src_ff_reg,
      I1 => soft_reset_proc_r,
      I2 => soft_reset_proc,
      I3 => soft_reset_core_d5_reg_n_0,
      I4 => soft_reset_core_d4,
      I5 => \^soft_reset_core\,
      O => soft_reset_core_i_1_n_0
    );
soft_reset_core_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => soft_reset_core_i_1_n_0,
      Q => \^soft_reset_core\,
      R => \ASYNC_CLOCKS.CDC_HALT_INST_i_1_n_0\
    );
soft_reset_done_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => soft_reset_clr,
      Q => soft_reset_done,
      R => dest_rst
    );
soft_reset_lite_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => soft_reset_lite,
      Q => soft_reset_lite_r,
      R => dest_rst
    );
soft_reset_proc_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => soft_reset,
      I1 => soft_reset_done_axi,
      I2 => soft_reset_core_d4,
      I3 => soft_reset_proc,
      O => soft_reset_proc_i_1_n_0
    );
soft_reset_proc_r_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => soft_reset_proc,
      Q => soft_reset_proc_r,
      R => \ASYNC_CLOCKS.CDC_HALT_INST_i_1_n_0\
    );
soft_reset_proc_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => soft_reset_proc_i_1_n_0,
      Q => soft_reset_proc,
      R => \ASYNC_CLOCKS.CDC_HALT_INST_i_1_n_0\
    );
start_dma_lite_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => start_dma_lite_r_reg_0,
      Q => start_dma_lite_r,
      R => '0'
    );
start_halt_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000022F2"
    )
        port map (
      I0 => soft_reset_lite,
      I1 => soft_reset_lite_r,
      I2 => start_dma_lite_r,
      I3 => start_dma_lite,
      I4 => halt_complete,
      O => start_halt0
    );
start_halt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => start_halt0,
      Q => start_halt,
      R => dest_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 74 downto 0 );
    sig_push_addr_reg1_out : out STD_LOGIC;
    sig_inhibit_rdy_n_reg : out STD_LOGIC;
    sig_halt_reg_reg : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 73 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f is
begin
I_SRL_FIFO_RBU_F: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f
     port map (
      FIFO_Full_reg_0 => FIFO_Full_reg,
      FIFO_Full_reg_1 => FIFO_Full_reg_0,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \in\(73 downto 0) => \in\(73 downto 0),
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      \out\(74 downto 0) => \out\(74 downto 0),
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_clr_dqual_reg : out STD_LOGIC;
    sig_last_dbeat_reg : out STD_LOGIC;
    m_axi_mm2s_rvalid_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_last_dbeat_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    sig_next_cmd_cmplt_reg_i_3 : in STD_LOGIC;
    sig_next_cmd_cmplt_reg_i_3_0 : in STD_LOGIC;
    sig_next_cmd_cmplt_reg_i_3_1 : in STD_LOGIC;
    sig_next_cmd_cmplt_reg_i_3_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_rlast : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_last_dbeat_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_last_dbeat_reg_2 : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    \sig_dbeat_cntr_reg[7]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[6]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_last_dbeat : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    reset_gen : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    sig_next_cmd_cmplt_reg_i_3_3 : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0\ : entity is "srl_fifo_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0\ is
begin
I_SRL_FIFO_RBU_F: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0\
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      FIFO_Full_reg_0 => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      Q(7 downto 0) => Q(7 downto 0),
      \in\(10 downto 0) => \in\(10 downto 0),
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      m_axi_mm2s_rvalid_0 => m_axi_mm2s_rvalid_0,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      \out\(2 downto 0) => \out\(2 downto 0),
      reset_gen => reset_gen,
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_clr_dqual_reg => sig_clr_dqual_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr_reg[4]\,
      \sig_dbeat_cntr_reg[6]\ => \sig_dbeat_cntr_reg[6]\,
      \sig_dbeat_cntr_reg[7]\ => \sig_dbeat_cntr_reg[7]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_empty_reg_0 => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_last_dbeat => sig_last_dbeat,
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg_0,
      sig_last_dbeat_reg_1 => sig_last_dbeat_reg_1,
      sig_last_dbeat_reg_2 => sig_last_dbeat_reg_2,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_cmd_cmplt_reg_i_3 => sig_next_cmd_cmplt_reg_i_3,
      sig_next_cmd_cmplt_reg_i_3_0 => sig_next_cmd_cmplt_reg_i_3_0,
      sig_next_cmd_cmplt_reg_i_3_1 => sig_next_cmd_cmplt_reg_i_3_1,
      sig_next_cmd_cmplt_reg_i_3_2(1 downto 0) => sig_next_cmd_cmplt_reg_i_3_2(1 downto 0),
      sig_next_cmd_cmplt_reg_i_3_3 => sig_next_cmd_cmplt_reg_i_3_3,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "16'b0001111100011111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "auto";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 32;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 0;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 8;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 16;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 0;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 6;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 32;
  attribute READ_MODE : string;
  attribute READ_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "FWFT";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "1F1F";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 32;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "soft";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0001111100011111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 0;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 0;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 32;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 1024;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 32;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 6;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 27;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 14;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 27;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 8;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 16;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 6;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 6;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 5;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 32;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "1F1F";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 32;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 6;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 6;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 5;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 5;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 5;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \<const0>\;
  full <= \<const0>\;
  overflow <= \<const0>\;
  prog_full <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => almost_full,
      data_valid => data_valid,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => NLW_xpm_fifo_base_inst_empty_UNCONNECTED,
      full => NLW_xpm_fifo_base_inst_full_UNCONNECTED,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => prog_empty,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => wr_clk,
      rd_data_count(5 downto 0) => rd_data_count(5 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(5 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(5 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_formatter_v1_0_7_mm2s_buffer is
  port (
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_en0 : out STD_LOGIC;
    \sample_count_reg[15]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \PCM_MEM_TO_BUFFER.count_reg[0]\ : out STD_LOGIC;
    \PCM_MEM_TO_BUFFER.valid_reg\ : out STD_LOGIC;
    m_axis_mm2s_tvalid : out STD_LOGIC;
    \INTERLEAVED.count_reg[2]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \PCM_MEM_TO_BUFFER.data_reg[16]\ : out STD_LOGIC;
    \PCM_MEM_TO_BUFFER.data_reg[17]\ : out STD_LOGIC;
    \PCM_MEM_TO_BUFFER.data_reg[18]\ : out STD_LOGIC;
    \PCM_MEM_TO_BUFFER.data_reg[19]\ : out STD_LOGIC;
    \PCM_MEM_TO_BUFFER.data_reg[20]\ : out STD_LOGIC;
    \PCM_MEM_TO_BUFFER.data_reg[21]\ : out STD_LOGIC;
    \PCM_MEM_TO_BUFFER.data_reg[22]\ : out STD_LOGIC;
    \PCM_MEM_TO_BUFFER.data_reg[23]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_aclk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 23 downto 0 );
    aud_mclk : in STD_LOGIC;
    aud_mreset : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sample_count_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sample_count_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sample_count_reg[15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \PCM_MEM_TO_BUFFER.valid_reg_0\ : in STD_LOGIC;
    \PCM_MEM_TO_BUFFER.valid_reg_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \PCM_MEM_TO_BUFFER.valid_reg_2\ : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    \INTERLEAVED.count_reg[0]_0\ : in STD_LOGIC;
    \INTERLEAVED.ready_to_send_reg_0\ : in STD_LOGIC;
    m_axis_mm2s_aresetn : in STD_LOGIC;
    dest_arst : in STD_LOGIC;
    soft_reset_core : in STD_LOGIC;
    start_dma : in STD_LOGIC;
    reset_gen : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg\ : in STD_LOGIC;
    \INTERLEAVED.count_reg[3]_0\ : in STD_LOGIC;
    \INTERLEAVED.count[3]_i_5\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \count_value_i_reg[0]\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sample_count0_carry__0_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_formatter_v1_0_7_mm2s_buffer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_formatter_v1_0_7_mm2s_buffer is
  signal \INTERLEAVED.count[3]_i_1_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.count[3]_i_4_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.data_valid\ : STD_LOGIC;
  signal \INTERLEAVED.fifo_count\ : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal \INTERLEAVED.interleaved_xpm_fifo_buffer_i_38_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.interleaved_xpm_fifo_buffer_i_47_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.interleaved_xpm_fifo_buffer_i_48_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.interleaved_xpm_fifo_buffer_i_49_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.interleaved_xpm_fifo_buffer_i_50_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.interleaved_xpm_fifo_buffer_i_51_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.interleaved_xpm_fifo_buffer_i_52_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.interleaved_xpm_fifo_buffer_i_53_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.interleaved_xpm_fifo_buffer_i_54_n_0\ : STD_LOGIC;
  signal \INTERLEAVED.ready_to_send_i_1_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^almost_full\ : STD_LOGIC;
  signal aud_pulse : STD_LOGIC;
  signal aud_pulse_i_1_n_0 : STD_LOGIC;
  signal count : STD_LOGIC;
  signal m_axi_mm2s_rready_INST_0_i_3_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_en0 : STD_LOGIC;
  signal ready_to_send : STD_LOGIC;
  signal s_axis_tdata : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \sample_count0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \sample_count0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \sample_count0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \sample_count0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \sample_count0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \sample_count0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \sample_count0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \sample_count0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \sample_count0_carry__0_n_0\ : STD_LOGIC;
  signal \sample_count0_carry__0_n_1\ : STD_LOGIC;
  signal \sample_count0_carry__0_n_2\ : STD_LOGIC;
  signal \sample_count0_carry__0_n_3\ : STD_LOGIC;
  signal sample_count0_carry_i_1_n_0 : STD_LOGIC;
  signal sample_count0_carry_i_2_n_0 : STD_LOGIC;
  signal sample_count0_carry_i_3_n_0 : STD_LOGIC;
  signal sample_count0_carry_i_4_n_0 : STD_LOGIC;
  signal sample_count0_carry_i_5_n_0 : STD_LOGIC;
  signal sample_count0_carry_i_6_n_0 : STD_LOGIC;
  signal sample_count0_carry_i_7_n_0 : STD_LOGIC;
  signal sample_count0_carry_i_8_n_0 : STD_LOGIC;
  signal sample_count0_carry_n_0 : STD_LOGIC;
  signal sample_count0_carry_n_1 : STD_LOGIC;
  signal sample_count0_carry_n_2 : STD_LOGIC;
  signal sample_count0_carry_n_3 : STD_LOGIC;
  signal \sample_count[0]_i_1_n_0\ : STD_LOGIC;
  signal sample_count_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sample_count_reg[15]_0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal sample_pulse : STD_LOGIC;
  signal \^wr_en0\ : STD_LOGIC;
  signal \^wr_rst_busy\ : STD_LOGIC;
  signal \NLW_INTERLEAVED.interleaved_xpm_fifo_buffer_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_INTERLEAVED.interleaved_xpm_fifo_buffer_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_INTERLEAVED.interleaved_xpm_fifo_buffer_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_INTERLEAVED.interleaved_xpm_fifo_buffer_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_INTERLEAVED.interleaved_xpm_fifo_buffer_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_INTERLEAVED.interleaved_xpm_fifo_buffer_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_INTERLEAVED.interleaved_xpm_fifo_buffer_rd_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_INTERLEAVED.interleaved_xpm_fifo_buffer_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_INTERLEAVED.interleaved_xpm_fifo_buffer_underflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_INTERLEAVED.interleaved_xpm_fifo_buffer_wr_ack_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_INTERLEAVED.interleaved_xpm_fifo_buffer_wr_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_sample_count0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sample_count0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of CDC_SAMPLE_PULSE_INST : label is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of CDC_SAMPLE_PULSE_INST : label is 0;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of CDC_SAMPLE_PULSE_INST : label is "true";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of CDC_SAMPLE_PULSE_INST : label is 1;
  attribute RST_USED : integer;
  attribute RST_USED of CDC_SAMPLE_PULSE_INST : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of CDC_SAMPLE_PULSE_INST : label is 0;
  attribute VERSION : integer;
  attribute VERSION of CDC_SAMPLE_PULSE_INST : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of CDC_SAMPLE_PULSE_INST : label is "PULSE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of CDC_SAMPLE_PULSE_INST : label is "TRUE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INTERLEAVED.count[0]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \INTERLEAVED.count[1]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \INTERLEAVED.count[2]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \INTERLEAVED.count[3]_i_3\ : label is "soft_lutpair97";
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \INTERLEAVED.interleaved_xpm_fifo_buffer\ : label is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \INTERLEAVED.interleaved_xpm_fifo_buffer\ : label is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \INTERLEAVED.interleaved_xpm_fifo_buffer\ : label is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \INTERLEAVED.interleaved_xpm_fifo_buffer\ : label is "16'b0001111100011111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \INTERLEAVED.interleaved_xpm_fifo_buffer\ : label is "auto";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \INTERLEAVED.interleaved_xpm_fifo_buffer\ : label is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \INTERLEAVED.interleaved_xpm_fifo_buffer\ : label is 32;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \INTERLEAVED.interleaved_xpm_fifo_buffer\ : label is 0;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \INTERLEAVED.interleaved_xpm_fifo_buffer\ : label is 8;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \INTERLEAVED.interleaved_xpm_fifo_buffer\ : label is 16;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \INTERLEAVED.interleaved_xpm_fifo_buffer\ : label is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \INTERLEAVED.interleaved_xpm_fifo_buffer\ : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \INTERLEAVED.interleaved_xpm_fifo_buffer\ : label is 0;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \INTERLEAVED.interleaved_xpm_fifo_buffer\ : label is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \INTERLEAVED.interleaved_xpm_fifo_buffer\ : label is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \INTERLEAVED.interleaved_xpm_fifo_buffer\ : label is 6;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \INTERLEAVED.interleaved_xpm_fifo_buffer\ : label is 32;
  attribute READ_MODE : string;
  attribute READ_MODE of \INTERLEAVED.interleaved_xpm_fifo_buffer\ : label is "FWFT";
  attribute SIM_ASSERT_CHK of \INTERLEAVED.interleaved_xpm_fifo_buffer\ : label is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \INTERLEAVED.interleaved_xpm_fifo_buffer\ : label is "1F1F";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \INTERLEAVED.interleaved_xpm_fifo_buffer\ : label is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \INTERLEAVED.interleaved_xpm_fifo_buffer\ : label is 32;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \INTERLEAVED.interleaved_xpm_fifo_buffer\ : label is 6;
  attribute XPM_MODULE of \INTERLEAVED.interleaved_xpm_fifo_buffer\ : label is "TRUE";
  attribute SOFT_HLUTNM of \INTERLEAVED.interleaved_xpm_fifo_buffer_i_35\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \INTERLEAVED.interleaved_xpm_fifo_buffer_i_38\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \PCM_MEM_TO_BUFFER.valid_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of m_axis_mm2s_tvalid_INST_0 : label is "soft_lutpair98";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of sample_count0_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \sample_count0_carry__0\ : label is 11;
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  almost_full <= \^almost_full\;
  \sample_count_reg[15]_0\(14 downto 0) <= \^sample_count_reg[15]_0\(14 downto 0);
  wr_en0 <= \^wr_en0\;
  wr_rst_busy <= \^wr_rst_busy\;
CDC_SAMPLE_PULSE_INST: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_pulse
     port map (
      dest_clk => m_axis_mm2s_aclk,
      dest_pulse => sample_pulse,
      dest_rst => SR(0),
      src_clk => aud_mclk,
      src_pulse => aud_pulse,
      src_rst => aud_mreset
    );
\INTERLEAVED.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => p_0_in(0)
    );
\INTERLEAVED.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => p_0_in(1)
    );
\INTERLEAVED.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => p_0_in(2)
    );
\INTERLEAVED.count[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFFFF"
    )
        port map (
      I0 => \INTERLEAVED.count[3]_i_4_n_0\,
      I1 => m_axis_mm2s_aresetn,
      I2 => dest_arst,
      I3 => soft_reset_core,
      I4 => start_dma,
      O => \INTERLEAVED.count[3]_i_1_n_0\
    );
\INTERLEAVED.count[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => m_axis_mm2s_tready,
      I1 => \INTERLEAVED.data_valid\,
      I2 => ready_to_send,
      I3 => \INTERLEAVED.count_reg[0]_0\,
      O => count
    );
\INTERLEAVED.count[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => p_0_in(3)
    );
\INTERLEAVED.count[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404040400"
    )
        port map (
      I0 => \^wr_rst_busy\,
      I1 => sample_pulse,
      I2 => ready_to_send,
      I3 => \INTERLEAVED.fifo_count\(4),
      I4 => \INTERLEAVED.fifo_count\(5),
      I5 => \INTERLEAVED.count_reg[3]_0\,
      O => \INTERLEAVED.count[3]_i_4_n_0\
    );
\INTERLEAVED.count[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0006090090000090"
    )
        port map (
      I0 => \^q\(2),
      I1 => \INTERLEAVED.count[3]_i_5\(2),
      I2 => \INTERLEAVED.count[3]_i_5\(0),
      I3 => \INTERLEAVED.count[3]_i_5\(1),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \INTERLEAVED.count_reg[2]_0\
    );
\INTERLEAVED.count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => count,
      D => p_0_in(0),
      Q => \^q\(0),
      R => \INTERLEAVED.count[3]_i_1_n_0\
    );
\INTERLEAVED.count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => count,
      D => p_0_in(1),
      Q => \^q\(1),
      R => \INTERLEAVED.count[3]_i_1_n_0\
    );
\INTERLEAVED.count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => count,
      D => p_0_in(2),
      Q => \^q\(2),
      R => \INTERLEAVED.count[3]_i_1_n_0\
    );
\INTERLEAVED.count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => count,
      D => p_0_in(3),
      Q => \^q\(3),
      R => \INTERLEAVED.count[3]_i_1_n_0\
    );
\INTERLEAVED.interleaved_xpm_fifo_buffer\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync
     port map (
      almost_empty => \NLW_INTERLEAVED.interleaved_xpm_fifo_buffer_almost_empty_UNCONNECTED\,
      almost_full => \^almost_full\,
      data_valid => \INTERLEAVED.data_valid\,
      dbiterr => \NLW_INTERLEAVED.interleaved_xpm_fifo_buffer_dbiterr_UNCONNECTED\,
      din(31 downto 16) => din(23 downto 8),
      din(15 downto 8) => s_axis_tdata(15 downto 8),
      din(7 downto 0) => din(7 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => \NLW_INTERLEAVED.interleaved_xpm_fifo_buffer_empty_UNCONNECTED\,
      full => \NLW_INTERLEAVED.interleaved_xpm_fifo_buffer_full_UNCONNECTED\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => \NLW_INTERLEAVED.interleaved_xpm_fifo_buffer_overflow_UNCONNECTED\,
      prog_empty => prog_empty,
      prog_full => \NLW_INTERLEAVED.interleaved_xpm_fifo_buffer_prog_full_UNCONNECTED\,
      rd_data_count(5 downto 4) => \INTERLEAVED.fifo_count\(5 downto 4),
      rd_data_count(3 downto 0) => rd_data_count(3 downto 0),
      rd_en => rd_en0,
      rd_rst_busy => \NLW_INTERLEAVED.interleaved_xpm_fifo_buffer_rd_rst_busy_UNCONNECTED\,
      rst => SR(0),
      sbiterr => \NLW_INTERLEAVED.interleaved_xpm_fifo_buffer_sbiterr_UNCONNECTED\,
      sleep => '0',
      underflow => \NLW_INTERLEAVED.interleaved_xpm_fifo_buffer_underflow_UNCONNECTED\,
      wr_ack => \NLW_INTERLEAVED.interleaved_xpm_fifo_buffer_wr_ack_UNCONNECTED\,
      wr_clk => m_axis_mm2s_aclk,
      wr_data_count(5 downto 0) => \NLW_INTERLEAVED.interleaved_xpm_fifo_buffer_wr_data_count_UNCONNECTED\(5 downto 0),
      wr_en => \^wr_en0\,
      wr_rst_busy => \^wr_rst_busy\
    );
\INTERLEAVED.interleaved_xpm_fifo_buffer_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C840FFFFC8400000"
    )
        port map (
      I0 => \INTERLEAVED.interleaved_xpm_fifo_buffer_i_38_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1\(0),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_0\(31),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_0\(15),
      I4 => \gen_wr_a.gen_word_narrow.mem_reg\,
      I5 => m_axi_mm2s_rdata(7),
      O => s_axis_tdata(15)
    );
\INTERLEAVED.interleaved_xpm_fifo_buffer_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000CA00000000"
    )
        port map (
      I0 => \count_value_i_reg[0]\,
      I1 => \PCM_MEM_TO_BUFFER.valid_reg_2\,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg\,
      I3 => \^almost_full\,
      I4 => \^wr_rst_busy\,
      I5 => start_dma,
      O => \^wr_en0\
    );
\INTERLEAVED.interleaved_xpm_fifo_buffer_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C840FFFFC8400000"
    )
        port map (
      I0 => \INTERLEAVED.interleaved_xpm_fifo_buffer_i_38_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1\(0),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_0\(30),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_0\(14),
      I4 => \gen_wr_a.gen_word_narrow.mem_reg\,
      I5 => m_axi_mm2s_rdata(6),
      O => s_axis_tdata(14)
    );
\INTERLEAVED.interleaved_xpm_fifo_buffer_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C840FFFFC8400000"
    )
        port map (
      I0 => \INTERLEAVED.interleaved_xpm_fifo_buffer_i_38_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1\(0),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_0\(29),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_0\(13),
      I4 => \gen_wr_a.gen_word_narrow.mem_reg\,
      I5 => m_axi_mm2s_rdata(5),
      O => s_axis_tdata(13)
    );
\INTERLEAVED.interleaved_xpm_fifo_buffer_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C840FFFFC8400000"
    )
        port map (
      I0 => \INTERLEAVED.interleaved_xpm_fifo_buffer_i_38_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1\(0),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_0\(28),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_0\(12),
      I4 => \gen_wr_a.gen_word_narrow.mem_reg\,
      I5 => m_axi_mm2s_rdata(4),
      O => s_axis_tdata(12)
    );
\INTERLEAVED.interleaved_xpm_fifo_buffer_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C840FFFFC8400000"
    )
        port map (
      I0 => \INTERLEAVED.interleaved_xpm_fifo_buffer_i_38_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1\(0),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_0\(27),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_0\(11),
      I4 => \gen_wr_a.gen_word_narrow.mem_reg\,
      I5 => m_axi_mm2s_rdata(3),
      O => s_axis_tdata(11)
    );
\INTERLEAVED.interleaved_xpm_fifo_buffer_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C840FFFFC8400000"
    )
        port map (
      I0 => \INTERLEAVED.interleaved_xpm_fifo_buffer_i_38_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1\(0),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_0\(26),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_0\(10),
      I4 => \gen_wr_a.gen_word_narrow.mem_reg\,
      I5 => m_axi_mm2s_rdata(2),
      O => s_axis_tdata(10)
    );
\INTERLEAVED.interleaved_xpm_fifo_buffer_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C840FFFFC8400000"
    )
        port map (
      I0 => \INTERLEAVED.interleaved_xpm_fifo_buffer_i_38_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1\(0),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_0\(25),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_0\(9),
      I4 => \gen_wr_a.gen_word_narrow.mem_reg\,
      I5 => m_axi_mm2s_rdata(1),
      O => s_axis_tdata(9)
    );
\INTERLEAVED.interleaved_xpm_fifo_buffer_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C840FFFFC8400000"
    )
        port map (
      I0 => \INTERLEAVED.interleaved_xpm_fifo_buffer_i_38_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1\(0),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_0\(24),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_0\(8),
      I4 => \gen_wr_a.gen_word_narrow.mem_reg\,
      I5 => m_axi_mm2s_rdata(0),
      O => s_axis_tdata(8)
    );
\INTERLEAVED.interleaved_xpm_fifo_buffer_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ready_to_send,
      I1 => \INTERLEAVED.data_valid\,
      I2 => m_axis_mm2s_tready,
      O => rd_en0
    );
\INTERLEAVED.interleaved_xpm_fifo_buffer_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \PCM_MEM_TO_BUFFER.valid_reg_0\,
      I1 => \PCM_MEM_TO_BUFFER.valid_reg_1\,
      O => \INTERLEAVED.interleaved_xpm_fifo_buffer_i_38_n_0\
    );
\INTERLEAVED.interleaved_xpm_fifo_buffer_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCCCAAAAAAAA"
    )
        port map (
      I0 => \INTERLEAVED.interleaved_xpm_fifo_buffer_i_47_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_0\(23),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_0\(7),
      I3 => \PCM_MEM_TO_BUFFER.valid_reg_1\,
      I4 => \PCM_MEM_TO_BUFFER.valid_reg_0\,
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1\(0),
      O => \PCM_MEM_TO_BUFFER.data_reg[23]\
    );
\INTERLEAVED.interleaved_xpm_fifo_buffer_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCCCAAAAAAAA"
    )
        port map (
      I0 => \INTERLEAVED.interleaved_xpm_fifo_buffer_i_48_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_0\(22),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_0\(6),
      I3 => \PCM_MEM_TO_BUFFER.valid_reg_1\,
      I4 => \PCM_MEM_TO_BUFFER.valid_reg_0\,
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1\(0),
      O => \PCM_MEM_TO_BUFFER.data_reg[22]\
    );
\INTERLEAVED.interleaved_xpm_fifo_buffer_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCCCAAAAAAAA"
    )
        port map (
      I0 => \INTERLEAVED.interleaved_xpm_fifo_buffer_i_49_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_0\(21),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_0\(5),
      I3 => \PCM_MEM_TO_BUFFER.valid_reg_1\,
      I4 => \PCM_MEM_TO_BUFFER.valid_reg_0\,
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1\(0),
      O => \PCM_MEM_TO_BUFFER.data_reg[21]\
    );
\INTERLEAVED.interleaved_xpm_fifo_buffer_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCCCAAAAAAAA"
    )
        port map (
      I0 => \INTERLEAVED.interleaved_xpm_fifo_buffer_i_50_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_0\(20),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_0\(4),
      I3 => \PCM_MEM_TO_BUFFER.valid_reg_1\,
      I4 => \PCM_MEM_TO_BUFFER.valid_reg_0\,
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1\(0),
      O => \PCM_MEM_TO_BUFFER.data_reg[20]\
    );
\INTERLEAVED.interleaved_xpm_fifo_buffer_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCCCAAAAAAAA"
    )
        port map (
      I0 => \INTERLEAVED.interleaved_xpm_fifo_buffer_i_51_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_0\(19),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_0\(3),
      I3 => \PCM_MEM_TO_BUFFER.valid_reg_1\,
      I4 => \PCM_MEM_TO_BUFFER.valid_reg_0\,
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1\(0),
      O => \PCM_MEM_TO_BUFFER.data_reg[19]\
    );
\INTERLEAVED.interleaved_xpm_fifo_buffer_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCCCAAAAAAAA"
    )
        port map (
      I0 => \INTERLEAVED.interleaved_xpm_fifo_buffer_i_52_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_0\(18),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_0\(2),
      I3 => \PCM_MEM_TO_BUFFER.valid_reg_1\,
      I4 => \PCM_MEM_TO_BUFFER.valid_reg_0\,
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1\(0),
      O => \PCM_MEM_TO_BUFFER.data_reg[18]\
    );
\INTERLEAVED.interleaved_xpm_fifo_buffer_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCCCAAAAAAAA"
    )
        port map (
      I0 => \INTERLEAVED.interleaved_xpm_fifo_buffer_i_53_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_0\(17),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_0\(1),
      I3 => \PCM_MEM_TO_BUFFER.valid_reg_1\,
      I4 => \PCM_MEM_TO_BUFFER.valid_reg_0\,
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1\(0),
      O => \PCM_MEM_TO_BUFFER.data_reg[17]\
    );
\INTERLEAVED.interleaved_xpm_fifo_buffer_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCCCAAAAAAAA"
    )
        port map (
      I0 => \INTERLEAVED.interleaved_xpm_fifo_buffer_i_54_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_0\(16),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_0\(0),
      I3 => \PCM_MEM_TO_BUFFER.valid_reg_1\,
      I4 => \PCM_MEM_TO_BUFFER.valid_reg_0\,
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1\(0),
      O => \PCM_MEM_TO_BUFFER.data_reg[16]\
    );
\INTERLEAVED.interleaved_xpm_fifo_buffer_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_0\(23),
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_0\(15),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_0\(31),
      I3 => \PCM_MEM_TO_BUFFER.valid_reg_1\,
      I4 => \PCM_MEM_TO_BUFFER.valid_reg_0\,
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_0\(7),
      O => \INTERLEAVED.interleaved_xpm_fifo_buffer_i_47_n_0\
    );
\INTERLEAVED.interleaved_xpm_fifo_buffer_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_0\(22),
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_0\(6),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_0\(30),
      I3 => \PCM_MEM_TO_BUFFER.valid_reg_1\,
      I4 => \PCM_MEM_TO_BUFFER.valid_reg_0\,
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_0\(14),
      O => \INTERLEAVED.interleaved_xpm_fifo_buffer_i_48_n_0\
    );
\INTERLEAVED.interleaved_xpm_fifo_buffer_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_0\(21),
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_0\(5),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_0\(29),
      I3 => \PCM_MEM_TO_BUFFER.valid_reg_1\,
      I4 => \PCM_MEM_TO_BUFFER.valid_reg_0\,
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_0\(13),
      O => \INTERLEAVED.interleaved_xpm_fifo_buffer_i_49_n_0\
    );
\INTERLEAVED.interleaved_xpm_fifo_buffer_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_0\(20),
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_0\(12),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_0\(28),
      I3 => \PCM_MEM_TO_BUFFER.valid_reg_1\,
      I4 => \PCM_MEM_TO_BUFFER.valid_reg_0\,
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_0\(4),
      O => \INTERLEAVED.interleaved_xpm_fifo_buffer_i_50_n_0\
    );
\INTERLEAVED.interleaved_xpm_fifo_buffer_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_0\(19),
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_0\(11),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_0\(27),
      I3 => \PCM_MEM_TO_BUFFER.valid_reg_1\,
      I4 => \PCM_MEM_TO_BUFFER.valid_reg_0\,
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_0\(3),
      O => \INTERLEAVED.interleaved_xpm_fifo_buffer_i_51_n_0\
    );
\INTERLEAVED.interleaved_xpm_fifo_buffer_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_0\(18),
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_0\(10),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_0\(26),
      I3 => \PCM_MEM_TO_BUFFER.valid_reg_1\,
      I4 => \PCM_MEM_TO_BUFFER.valid_reg_0\,
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_0\(2),
      O => \INTERLEAVED.interleaved_xpm_fifo_buffer_i_52_n_0\
    );
\INTERLEAVED.interleaved_xpm_fifo_buffer_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_0\(17),
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_0\(9),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_0\(25),
      I3 => \PCM_MEM_TO_BUFFER.valid_reg_1\,
      I4 => \PCM_MEM_TO_BUFFER.valid_reg_0\,
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_0\(1),
      O => \INTERLEAVED.interleaved_xpm_fifo_buffer_i_53_n_0\
    );
\INTERLEAVED.interleaved_xpm_fifo_buffer_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_0\(16),
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_0\(8),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_0\(24),
      I3 => \PCM_MEM_TO_BUFFER.valid_reg_1\,
      I4 => \PCM_MEM_TO_BUFFER.valid_reg_0\,
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_0\(0),
      O => \INTERLEAVED.interleaved_xpm_fifo_buffer_i_54_n_0\
    );
\INTERLEAVED.ready_to_send_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEEEEE00000000"
    )
        port map (
      I0 => \INTERLEAVED.count[3]_i_4_n_0\,
      I1 => ready_to_send,
      I2 => \INTERLEAVED.data_valid\,
      I3 => m_axis_mm2s_tready,
      I4 => \INTERLEAVED.count_reg[0]_0\,
      I5 => \INTERLEAVED.ready_to_send_reg_0\,
      O => \INTERLEAVED.ready_to_send_i_1_n_0\
    );
\INTERLEAVED.ready_to_send_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \INTERLEAVED.ready_to_send_i_1_n_0\,
      Q => ready_to_send,
      R => '0'
    );
\PCM_MEM_TO_BUFFER.valid_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFF00"
    )
        port map (
      I0 => \PCM_MEM_TO_BUFFER.valid_reg_0\,
      I1 => \PCM_MEM_TO_BUFFER.valid_reg_1\,
      I2 => \^wr_en0\,
      I3 => E(0),
      I4 => \PCM_MEM_TO_BUFFER.valid_reg_2\,
      O => \PCM_MEM_TO_BUFFER.count_reg[0]\
    );
aud_pulse_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sample_count0_carry__0_n_0\,
      I1 => aud_mreset,
      O => aud_pulse_i_1_n_0
    );
aud_pulse_reg: unisim.vcomponents.FDRE
     port map (
      C => aud_mclk,
      CE => '1',
      D => aud_pulse_i_1_n_0,
      Q => aud_pulse,
      R => '0'
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_count_reg(0),
      O => S(0)
    );
m_axi_mm2s_rready_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000C55555555"
    )
        port map (
      I0 => m_axi_mm2s_rready_INST_0_i_3_n_0,
      I1 => reset_gen,
      I2 => \PCM_MEM_TO_BUFFER.valid_reg_2\,
      I3 => \PCM_MEM_TO_BUFFER.valid_reg_0\,
      I4 => \PCM_MEM_TO_BUFFER.valid_reg_1\,
      I5 => \gen_wr_a.gen_word_narrow.mem_reg\,
      O => \PCM_MEM_TO_BUFFER.valid_reg\
    );
m_axi_mm2s_rready_INST_0_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => start_dma,
      I1 => \^wr_rst_busy\,
      I2 => \^almost_full\,
      O => m_axi_mm2s_rready_INST_0_i_3_n_0
    );
m_axis_mm2s_tvalid_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \INTERLEAVED.data_valid\,
      I1 => ready_to_send,
      O => m_axis_mm2s_tvalid
    );
sample_count0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sample_count0_carry_n_0,
      CO(2) => sample_count0_carry_n_1,
      CO(1) => sample_count0_carry_n_2,
      CO(0) => sample_count0_carry_n_3,
      CYINIT => '1',
      DI(3) => sample_count0_carry_i_1_n_0,
      DI(2) => sample_count0_carry_i_2_n_0,
      DI(1) => sample_count0_carry_i_3_n_0,
      DI(0) => sample_count0_carry_i_4_n_0,
      O(3 downto 0) => NLW_sample_count0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => sample_count0_carry_i_5_n_0,
      S(2) => sample_count0_carry_i_6_n_0,
      S(1) => sample_count0_carry_i_7_n_0,
      S(0) => sample_count0_carry_i_8_n_0
    );
\sample_count0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sample_count0_carry_n_0,
      CO(3) => \sample_count0_carry__0_n_0\,
      CO(2) => \sample_count0_carry__0_n_1\,
      CO(1) => \sample_count0_carry__0_n_2\,
      CO(0) => \sample_count0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \sample_count0_carry__0_i_1_n_0\,
      DI(2) => \sample_count0_carry__0_i_2_n_0\,
      DI(1) => \sample_count0_carry__0_i_3_n_0\,
      DI(0) => \sample_count0_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_sample_count0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \sample_count0_carry__0_i_5_n_0\,
      S(2) => \sample_count0_carry__0_i_6_n_0\,
      S(1) => \sample_count0_carry__0_i_7_n_0\,
      S(0) => \sample_count0_carry__0_i_8_n_0\
    );
\sample_count0_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sample_count_reg[15]_0\(13),
      I1 => \sample_count0_carry__0_0\(14),
      I2 => \sample_count0_carry__0_0\(15),
      I3 => \^sample_count_reg[15]_0\(14),
      O => \sample_count0_carry__0_i_1_n_0\
    );
\sample_count0_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sample_count_reg[15]_0\(11),
      I1 => \sample_count0_carry__0_0\(12),
      I2 => \sample_count0_carry__0_0\(13),
      I3 => \^sample_count_reg[15]_0\(12),
      O => \sample_count0_carry__0_i_2_n_0\
    );
\sample_count0_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sample_count_reg[15]_0\(9),
      I1 => \sample_count0_carry__0_0\(10),
      I2 => \sample_count0_carry__0_0\(11),
      I3 => \^sample_count_reg[15]_0\(10),
      O => \sample_count0_carry__0_i_3_n_0\
    );
\sample_count0_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sample_count_reg[15]_0\(7),
      I1 => \sample_count0_carry__0_0\(8),
      I2 => \sample_count0_carry__0_0\(9),
      I3 => \^sample_count_reg[15]_0\(8),
      O => \sample_count0_carry__0_i_4_n_0\
    );
\sample_count0_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sample_count_reg[15]_0\(13),
      I1 => \sample_count0_carry__0_0\(14),
      I2 => \^sample_count_reg[15]_0\(14),
      I3 => \sample_count0_carry__0_0\(15),
      O => \sample_count0_carry__0_i_5_n_0\
    );
\sample_count0_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sample_count_reg[15]_0\(11),
      I1 => \sample_count0_carry__0_0\(12),
      I2 => \^sample_count_reg[15]_0\(12),
      I3 => \sample_count0_carry__0_0\(13),
      O => \sample_count0_carry__0_i_6_n_0\
    );
\sample_count0_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sample_count_reg[15]_0\(9),
      I1 => \sample_count0_carry__0_0\(10),
      I2 => \^sample_count_reg[15]_0\(10),
      I3 => \sample_count0_carry__0_0\(11),
      O => \sample_count0_carry__0_i_7_n_0\
    );
\sample_count0_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sample_count_reg[15]_0\(7),
      I1 => \sample_count0_carry__0_0\(8),
      I2 => \^sample_count_reg[15]_0\(8),
      I3 => \sample_count0_carry__0_0\(9),
      O => \sample_count0_carry__0_i_8_n_0\
    );
sample_count0_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sample_count_reg[15]_0\(5),
      I1 => \sample_count0_carry__0_0\(6),
      I2 => \sample_count0_carry__0_0\(7),
      I3 => \^sample_count_reg[15]_0\(6),
      O => sample_count0_carry_i_1_n_0
    );
sample_count0_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sample_count_reg[15]_0\(3),
      I1 => \sample_count0_carry__0_0\(4),
      I2 => \sample_count0_carry__0_0\(5),
      I3 => \^sample_count_reg[15]_0\(4),
      O => sample_count0_carry_i_2_n_0
    );
sample_count0_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sample_count_reg[15]_0\(1),
      I1 => \sample_count0_carry__0_0\(2),
      I2 => \sample_count0_carry__0_0\(3),
      I3 => \^sample_count_reg[15]_0\(2),
      O => sample_count0_carry_i_3_n_0
    );
sample_count0_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sample_count_reg(0),
      I1 => \sample_count0_carry__0_0\(0),
      I2 => \sample_count0_carry__0_0\(1),
      I3 => \^sample_count_reg[15]_0\(0),
      O => sample_count0_carry_i_4_n_0
    );
sample_count0_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sample_count_reg[15]_0\(5),
      I1 => \sample_count0_carry__0_0\(6),
      I2 => \^sample_count_reg[15]_0\(6),
      I3 => \sample_count0_carry__0_0\(7),
      O => sample_count0_carry_i_5_n_0
    );
sample_count0_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sample_count_reg[15]_0\(3),
      I1 => \sample_count0_carry__0_0\(4),
      I2 => \^sample_count_reg[15]_0\(4),
      I3 => \sample_count0_carry__0_0\(5),
      O => sample_count0_carry_i_6_n_0
    );
sample_count0_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sample_count_reg[15]_0\(1),
      I1 => \sample_count0_carry__0_0\(2),
      I2 => \^sample_count_reg[15]_0\(2),
      I3 => \sample_count0_carry__0_0\(3),
      O => sample_count0_carry_i_7_n_0
    );
sample_count0_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sample_count_reg(0),
      I1 => \sample_count0_carry__0_0\(0),
      I2 => \^sample_count_reg[15]_0\(0),
      I3 => \sample_count0_carry__0_0\(1),
      O => sample_count0_carry_i_8_n_0
    );
\sample_count[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => aud_mreset,
      I1 => \sample_count0_carry__0_n_0\,
      O => \sample_count[0]_i_1_n_0\
    );
\sample_count_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => aud_mclk,
      CE => '1',
      D => O(0),
      Q => sample_count_reg(0),
      S => \sample_count[0]_i_1_n_0\
    );
\sample_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aud_mclk,
      CE => '1',
      D => \sample_count_reg[11]_0\(2),
      Q => \^sample_count_reg[15]_0\(9),
      R => \sample_count[0]_i_1_n_0\
    );
\sample_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aud_mclk,
      CE => '1',
      D => \sample_count_reg[11]_0\(3),
      Q => \^sample_count_reg[15]_0\(10),
      R => \sample_count[0]_i_1_n_0\
    );
\sample_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aud_mclk,
      CE => '1',
      D => \sample_count_reg[15]_1\(0),
      Q => \^sample_count_reg[15]_0\(11),
      R => \sample_count[0]_i_1_n_0\
    );
\sample_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aud_mclk,
      CE => '1',
      D => \sample_count_reg[15]_1\(1),
      Q => \^sample_count_reg[15]_0\(12),
      R => \sample_count[0]_i_1_n_0\
    );
\sample_count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aud_mclk,
      CE => '1',
      D => \sample_count_reg[15]_1\(2),
      Q => \^sample_count_reg[15]_0\(13),
      R => \sample_count[0]_i_1_n_0\
    );
\sample_count_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aud_mclk,
      CE => '1',
      D => \sample_count_reg[15]_1\(3),
      Q => \^sample_count_reg[15]_0\(14),
      R => \sample_count[0]_i_1_n_0\
    );
\sample_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aud_mclk,
      CE => '1',
      D => O(1),
      Q => \^sample_count_reg[15]_0\(0),
      R => \sample_count[0]_i_1_n_0\
    );
\sample_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aud_mclk,
      CE => '1',
      D => O(2),
      Q => \^sample_count_reg[15]_0\(1),
      R => \sample_count[0]_i_1_n_0\
    );
\sample_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aud_mclk,
      CE => '1',
      D => O(3),
      Q => \^sample_count_reg[15]_0\(2),
      R => \sample_count[0]_i_1_n_0\
    );
\sample_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aud_mclk,
      CE => '1',
      D => \sample_count_reg[7]_0\(0),
      Q => \^sample_count_reg[15]_0\(3),
      R => \sample_count[0]_i_1_n_0\
    );
\sample_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aud_mclk,
      CE => '1',
      D => \sample_count_reg[7]_0\(1),
      Q => \^sample_count_reg[15]_0\(4),
      R => \sample_count[0]_i_1_n_0\
    );
\sample_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aud_mclk,
      CE => '1',
      D => \sample_count_reg[7]_0\(2),
      Q => \^sample_count_reg[15]_0\(5),
      R => \sample_count[0]_i_1_n_0\
    );
\sample_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aud_mclk,
      CE => '1',
      D => \sample_count_reg[7]_0\(3),
      Q => \^sample_count_reg[15]_0\(6),
      R => \sample_count[0]_i_1_n_0\
    );
\sample_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aud_mclk,
      CE => '1',
      D => \sample_count_reg[11]_0\(0),
      Q => \^sample_count_reg[15]_0\(7),
      R => \sample_count[0]_i_1_n_0\
    );
\sample_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aud_mclk,
      CE => '1',
      D => \sample_count_reg[11]_0\(1),
      Q => \^sample_count_reg[15]_0\(8),
      R => \sample_count[0]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 74 downto 0 );
    sig_push_addr_reg1_out : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_1 : out STD_LOGIC;
    sig_halt_reg_reg : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 73 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1\ : entity is "axi_datamover_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1\ is
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      FIFO_Full_reg_0 => FIFO_Full_reg_0,
      \INFERRED_GEN.cnt_i_reg[1]\ => \^sig_inhibit_rdy_n_reg_0\,
      \in\(73 downto 0) => \in\(73 downto 0),
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      \out\(74 downto 0) => \out\(74 downto 0),
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg_1,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sig_stream_rst => sig_stream_rst
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => sig_stream_rst
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized2\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_clr_dqual_reg : out STD_LOGIC;
    sig_push_dqual_reg : out STD_LOGIC;
    m_axi_mm2s_rvalid_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_last_dbeat_reg : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    sig_next_cmd_cmplt_reg_i_3 : in STD_LOGIC;
    sig_next_cmd_cmplt_reg_i_3_0 : in STD_LOGIC;
    sig_next_cmd_cmplt_reg_i_3_1 : in STD_LOGIC;
    sig_next_cmd_cmplt_reg_i_3_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_rlast : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_last_dbeat_reg_1 : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    \sig_dbeat_cntr_reg[7]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[6]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_last_dbeat : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    reset_gen : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    sig_next_cmd_cmplt_reg_i_3_3 : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized2\ : entity is "axi_datamover_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized2\ is
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0\
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      FIFO_Full_reg => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[1]\ => \^sig_inhibit_rdy_n_reg_0\,
      Q(7 downto 0) => Q(7 downto 0),
      \in\(10 downto 0) => \in\(10 downto 0),
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      m_axi_mm2s_rvalid_0 => m_axi_mm2s_rvalid_0,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      \out\(2 downto 0) => \out\(2 downto 0),
      reset_gen => reset_gen,
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_clr_dqual_reg => sig_clr_dqual_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr_reg[4]\,
      \sig_dbeat_cntr_reg[6]\ => \sig_dbeat_cntr_reg[6]\,
      \sig_dbeat_cntr_reg[7]\ => \sig_dbeat_cntr_reg[7]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_empty_reg_0 => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_last_dbeat => sig_last_dbeat,
      sig_last_dbeat_reg => sig_push_dqual_reg,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg,
      sig_last_dbeat_reg_1 => sig_last_dbeat_reg_0,
      sig_last_dbeat_reg_2 => sig_last_dbeat_reg_1,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_cmd_cmplt_reg_i_3 => sig_next_cmd_cmplt_reg_i_3,
      sig_next_cmd_cmplt_reg_i_3_0 => sig_next_cmd_cmplt_reg_i_3_0,
      sig_next_cmd_cmplt_reg_i_3_1 => sig_next_cmd_cmplt_reg_i_3_1,
      sig_next_cmd_cmplt_reg_i_3_2(1 downto 0) => sig_next_cmd_cmplt_reg_i_3_2(1 downto 0),
      sig_next_cmd_cmplt_reg_i_3_3 => sig_next_cmd_cmplt_reg_i_3_3,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready,
      sig_stream_rst => sig_stream_rst
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => sig_stream_rst
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl is
  port (
    \out\ : out STD_LOGIC;
    FIFO_Full_reg : out STD_LOGIC;
    sig_addr_reg_empty : out STD_LOGIC;
    sig_addr2rsc_calc_error : out STD_LOGIC;
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    sig_inhibit_rdy_n_reg : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    sig_init_done_reg : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 73 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl is
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2\ : STD_LOGIC;
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_81\ : STD_LOGIC;
  signal \^sig_addr2rsc_calc_error\ : STD_LOGIC;
  signal \^sig_addr_reg_empty\ : STD_LOGIC;
  signal sig_addr_reg_full : STD_LOGIC;
  signal sig_aq_fifo_data_out : STD_LOGIC_VECTOR ( 82 downto 4 );
  signal sig_next_addr_reg0 : STD_LOGIC;
  signal sig_posted_to_axi : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_posted_to_axi : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_posted_to_axi : signal is "no";
  signal sig_posted_to_axi_2 : STD_LOGIC;
  attribute RTL_KEEP of sig_posted_to_axi_2 : signal is "true";
  attribute equivalent_register_removal of sig_posted_to_axi_2 : signal is "no";
  signal sig_push_addr_reg1_out : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of sig_posted_to_axi_2_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_2_reg : label is "no";
  attribute KEEP of sig_posted_to_axi_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_reg : label is "no";
begin
  \out\ <= sig_posted_to_axi;
  sig_addr2rsc_calc_error <= \^sig_addr2rsc_calc_error\;
  sig_addr_reg_empty <= \^sig_addr_reg_empty\;
\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1\
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      FIFO_Full_reg_0 => \^sig_addr_reg_empty\,
      \in\(73 downto 0) => \in\(73 downto 0),
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      \out\(74) => sig_aq_fifo_data_out(82),
      \out\(73) => sig_aq_fifo_data_out(79),
      \out\(72) => sig_aq_fifo_data_out(77),
      \out\(71 downto 0) => sig_aq_fifo_data_out(75 downto 4),
      sig_calc_error_reg_reg => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2\,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_halt_reg_reg => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_81\,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_inhibit_rdy_n_reg_1 => sig_inhibit_rdy_n_reg,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sig_stream_rst => sig_stream_rst
    );
sig_addr_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => \^sig_addr_reg_empty\,
      S => sig_next_addr_reg0
    );
sig_addr_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_push_addr_reg1_out,
      Q => sig_addr_reg_full,
      R => sig_next_addr_reg0
    );
sig_addr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2\,
      Q => m_axi_mm2s_arvalid,
      R => sig_next_addr_reg0
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(82),
      Q => \^sig_addr2rsc_calc_error\,
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => sig_addr_reg_full,
      I1 => m_axi_mm2s_arready,
      I2 => \^sig_addr2rsc_calc_error\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(4),
      Q => m_axi_mm2s_araddr(0),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(14),
      Q => m_axi_mm2s_araddr(10),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(15),
      Q => m_axi_mm2s_araddr(11),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(16),
      Q => m_axi_mm2s_araddr(12),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(17),
      Q => m_axi_mm2s_araddr(13),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(18),
      Q => m_axi_mm2s_araddr(14),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(19),
      Q => m_axi_mm2s_araddr(15),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(20),
      Q => m_axi_mm2s_araddr(16),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(21),
      Q => m_axi_mm2s_araddr(17),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(22),
      Q => m_axi_mm2s_araddr(18),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(23),
      Q => m_axi_mm2s_araddr(19),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(5),
      Q => m_axi_mm2s_araddr(1),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(24),
      Q => m_axi_mm2s_araddr(20),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(25),
      Q => m_axi_mm2s_araddr(21),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(26),
      Q => m_axi_mm2s_araddr(22),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(27),
      Q => m_axi_mm2s_araddr(23),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(28),
      Q => m_axi_mm2s_araddr(24),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(29),
      Q => m_axi_mm2s_araddr(25),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(30),
      Q => m_axi_mm2s_araddr(26),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(31),
      Q => m_axi_mm2s_araddr(27),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(32),
      Q => m_axi_mm2s_araddr(28),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(33),
      Q => m_axi_mm2s_araddr(29),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(6),
      Q => m_axi_mm2s_araddr(2),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(34),
      Q => m_axi_mm2s_araddr(30),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(35),
      Q => m_axi_mm2s_araddr(31),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(36),
      Q => m_axi_mm2s_araddr(32),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(37),
      Q => m_axi_mm2s_araddr(33),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(38),
      Q => m_axi_mm2s_araddr(34),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(39),
      Q => m_axi_mm2s_araddr(35),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(40),
      Q => m_axi_mm2s_araddr(36),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(41),
      Q => m_axi_mm2s_araddr(37),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(42),
      Q => m_axi_mm2s_araddr(38),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(43),
      Q => m_axi_mm2s_araddr(39),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(7),
      Q => m_axi_mm2s_araddr(3),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(44),
      Q => m_axi_mm2s_araddr(40),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(45),
      Q => m_axi_mm2s_araddr(41),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(46),
      Q => m_axi_mm2s_araddr(42),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(47),
      Q => m_axi_mm2s_araddr(43),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(48),
      Q => m_axi_mm2s_araddr(44),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(49),
      Q => m_axi_mm2s_araddr(45),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(50),
      Q => m_axi_mm2s_araddr(46),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(51),
      Q => m_axi_mm2s_araddr(47),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(52),
      Q => m_axi_mm2s_araddr(48),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(53),
      Q => m_axi_mm2s_araddr(49),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(8),
      Q => m_axi_mm2s_araddr(4),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(54),
      Q => m_axi_mm2s_araddr(50),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(55),
      Q => m_axi_mm2s_araddr(51),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(56),
      Q => m_axi_mm2s_araddr(52),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(57),
      Q => m_axi_mm2s_araddr(53),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(58),
      Q => m_axi_mm2s_araddr(54),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(59),
      Q => m_axi_mm2s_araddr(55),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(60),
      Q => m_axi_mm2s_araddr(56),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(61),
      Q => m_axi_mm2s_araddr(57),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(62),
      Q => m_axi_mm2s_araddr(58),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(63),
      Q => m_axi_mm2s_araddr(59),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(9),
      Q => m_axi_mm2s_araddr(5),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(64),
      Q => m_axi_mm2s_araddr(60),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(65),
      Q => m_axi_mm2s_araddr(61),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(66),
      Q => m_axi_mm2s_araddr(62),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(67),
      Q => m_axi_mm2s_araddr(63),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(10),
      Q => m_axi_mm2s_araddr(6),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(11),
      Q => m_axi_mm2s_araddr(7),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(12),
      Q => m_axi_mm2s_araddr(8),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(13),
      Q => m_axi_mm2s_araddr(9),
      R => sig_next_addr_reg0
    );
\sig_next_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(79),
      Q => m_axi_mm2s_arburst(0),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(68),
      Q => m_axi_mm2s_arlen(0),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(69),
      Q => m_axi_mm2s_arlen(1),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(70),
      Q => m_axi_mm2s_arlen(2),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(71),
      Q => m_axi_mm2s_arlen(3),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(72),
      Q => m_axi_mm2s_arlen(4),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(73),
      Q => m_axi_mm2s_arlen(5),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(74),
      Q => m_axi_mm2s_arlen(6),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(75),
      Q => m_axi_mm2s_arlen(7),
      R => sig_next_addr_reg0
    );
\sig_next_size_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(77),
      Q => m_axi_mm2s_arsize(0),
      R => sig_next_addr_reg0
    );
sig_posted_to_axi_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_81\,
      Q => sig_posted_to_axi_2,
      R => '0'
    );
sig_posted_to_axi_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_81\,
      Q => sig_posted_to_axi,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rddata_cntl is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_data2rsc_valid : out STD_LOGIC;
    sig_data2addr_stop_req : out STD_LOGIC;
    sig_halt_reg_dly3 : out STD_LOGIC;
    sig_data2rsc_decerr : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    \PCM_MEM_TO_BUFFER.count12_out\ : out STD_LOGIC;
    sig_next_calc_error_reg_reg_0 : out STD_LOGIC;
    m_axi_mm2s_rready : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    sig_halt_reg_reg_0 : out STD_LOGIC;
    sig_rd_sts_slverr_reg0 : out STD_LOGIC;
    \PCM_MEM_TO_BUFFER.count_reg[0]\ : out STD_LOGIC;
    \PCM_MEM_TO_BUFFER.count_reg[0]_0\ : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    sig_init_done_reg : in STD_LOGIC;
    sig_next_cmd_cmplt_reg_i_3 : in STD_LOGIC;
    \PCM_MEM_TO_BUFFER.count_reg[1]\ : in STD_LOGIC;
    \PCM_MEM_TO_BUFFER.count_reg[1]_0\ : in STD_LOGIC;
    sig_next_cmd_cmplt_reg_i_3_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_rsc2data_ready : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    \PCM_MEM_TO_BUFFER.data_reg[0]\ : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    reset_gen : in STD_LOGIC;
    sig_rsc2stat_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \PCM_MEM_TO_BUFFER.count_reg[1]_1\ : in STD_LOGIC;
    wr_en0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    sig_rst2all_stop_request : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rddata_cntl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rddata_cntl is
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_19\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9\ : STD_LOGIC;
  signal \^pcm_mem_to_buffer.count12_out\ : STD_LOGIC;
  signal sig_addr_posted_cntr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sig_addr_posted_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal sig_clr_dqual_reg : STD_LOGIC;
  signal sig_cmd_cmplt_last_dbeat : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 26 downto 24 );
  signal sig_coelsc_decerr_reg0 : STD_LOGIC;
  signal sig_coelsc_slverr_reg0 : STD_LOGIC;
  signal sig_coelsc_tag_reg0 : STD_LOGIC;
  signal \^sig_data2addr_stop_req\ : STD_LOGIC;
  signal \^sig_data2rsc_decerr\ : STD_LOGIC;
  signal sig_data2rsc_slverr : STD_LOGIC;
  signal \^sig_data2rsc_valid\ : STD_LOGIC;
  signal sig_dbeat_cntr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_dbeat_cntr[5]_i_2_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[6]_i_2_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal sig_dqual_reg_empty : STD_LOGIC;
  signal sig_dqual_reg_full : STD_LOGIC;
  signal sig_halt_reg_dly1 : STD_LOGIC;
  signal sig_halt_reg_dly2 : STD_LOGIC;
  signal sig_halt_reg_i_1_n_0 : STD_LOGIC;
  signal sig_last_dbeat : STD_LOGIC;
  signal sig_last_dbeat_i_3_n_0 : STD_LOGIC;
  signal sig_last_mmap_dbeat : STD_LOGIC;
  signal sig_last_mmap_dbeat_reg_reg_n_0 : STD_LOGIC;
  signal sig_ld_new_cmd_reg : STD_LOGIC;
  signal sig_next_calc_error_reg : STD_LOGIC;
  signal \^sig_next_calc_error_reg_reg_0\ : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg : STD_LOGIC;
  signal sig_next_sequential_reg : STD_LOGIC;
  signal sig_push_coelsc_reg : STD_LOGIC;
  signal sig_push_dqual_reg : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[1]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[2]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of sig_coelsc_decerr_reg_i_1 : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of sig_coelsc_slverr_reg_i_1 : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[5]_i_2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of sig_last_dbeat_i_3 : label is "soft_lutpair77";
begin
  \PCM_MEM_TO_BUFFER.count12_out\ <= \^pcm_mem_to_buffer.count12_out\;
  sig_data2addr_stop_req <= \^sig_data2addr_stop_req\;
  sig_data2rsc_decerr <= \^sig_data2rsc_decerr\;
  sig_data2rsc_valid <= \^sig_data2rsc_valid\;
  sig_next_calc_error_reg_reg_0 <= \^sig_next_calc_error_reg_reg_0\;
\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized2\
     port map (
      D(7) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      D(6) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9\,
      D(5) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\,
      D(4) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\,
      D(3) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\,
      D(2) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13\,
      D(1) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14\,
      D(0) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15\,
      E(0) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\,
      FIFO_Full_reg => FIFO_Full_reg,
      Q(7 downto 0) => sig_dbeat_cntr(7 downto 0),
      \in\(10 downto 0) => \in\(10 downto 0),
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      m_axi_mm2s_rvalid_0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      \out\(2 downto 0) => sig_cmd_fifo_data_out(26 downto 24),
      reset_gen => reset_gen,
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_clr_dqual_reg => sig_clr_dqual_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_19\,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr[5]_i_2_n_0\,
      \sig_dbeat_cntr_reg[6]\ => \sig_dbeat_cntr[6]_i_2_n_0\,
      \sig_dbeat_cntr_reg[7]\ => \sig_dbeat_cntr[7]_i_4_n_0\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_empty_reg_0 => \^sig_data2addr_stop_req\,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_last_dbeat => sig_last_dbeat,
      sig_last_dbeat_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\,
      sig_last_dbeat_reg_0 => \sig_dbeat_cntr[7]_i_3_n_0\,
      sig_last_dbeat_reg_1 => sig_last_dbeat_i_3_n_0,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_cmd_cmplt_reg_i_3 => sig_next_cmd_cmplt_reg_i_3,
      sig_next_cmd_cmplt_reg_i_3_0 => \PCM_MEM_TO_BUFFER.count_reg[1]\,
      sig_next_cmd_cmplt_reg_i_3_1 => \PCM_MEM_TO_BUFFER.count_reg[1]_0\,
      sig_next_cmd_cmplt_reg_i_3_2(1 downto 0) => sig_next_cmd_cmplt_reg_i_3_0(1 downto 0),
      sig_next_cmd_cmplt_reg_i_3_3 => \^sig_data2rsc_valid\,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_push_dqual_reg => sig_push_dqual_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready,
      sig_stream_rst => sig_stream_rst
    );
\INTERLEAVED.interleaved_xpm_fifo_buffer_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008C0088"
    )
        port map (
      I0 => \^sig_data2addr_stop_req\,
      I1 => sig_dqual_reg_full,
      I2 => \^sig_data2rsc_valid\,
      I3 => \^sig_next_calc_error_reg_reg_0\,
      I4 => m_axi_mm2s_rvalid,
      O => sig_halt_reg_reg_0
    );
\PCM_MEM_TO_BUFFER.count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A88A8A8"
    )
        port map (
      I0 => reset_gen,
      I1 => \^pcm_mem_to_buffer.count12_out\,
      I2 => \PCM_MEM_TO_BUFFER.count_reg[1]\,
      I3 => \PCM_MEM_TO_BUFFER.count_reg[1]_0\,
      I4 => wr_en0,
      O => \PCM_MEM_TO_BUFFER.count_reg[0]_0\
    );
\PCM_MEM_TO_BUFFER.count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C8080808C8C8080"
    )
        port map (
      I0 => \PCM_MEM_TO_BUFFER.count_reg[1]_1\,
      I1 => reset_gen,
      I2 => \^pcm_mem_to_buffer.count12_out\,
      I3 => \PCM_MEM_TO_BUFFER.count_reg[1]\,
      I4 => \PCM_MEM_TO_BUFFER.count_reg[1]_0\,
      I5 => wr_en0,
      O => \PCM_MEM_TO_BUFFER.count_reg[0]\
    );
\PCM_MEM_TO_BUFFER.data[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3300020000000000"
    )
        port map (
      I0 => m_axi_mm2s_rvalid,
      I1 => \^sig_next_calc_error_reg_reg_0\,
      I2 => \^sig_data2rsc_valid\,
      I3 => sig_dqual_reg_full,
      I4 => \^sig_data2addr_stop_req\,
      I5 => \PCM_MEM_TO_BUFFER.data_reg[0]\,
      O => \^pcm_mem_to_buffer.count12_out\
    );
m_axi_mm2s_rready_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10101000"
    )
        port map (
      I0 => \^sig_next_calc_error_reg_reg_0\,
      I1 => \^sig_data2rsc_valid\,
      I2 => sig_dqual_reg_full,
      I3 => \PCM_MEM_TO_BUFFER.data_reg[0]\,
      I4 => \^sig_data2addr_stop_req\,
      O => m_axi_mm2s_rready
    );
m_axi_mm2s_rready_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAB"
    )
        port map (
      I0 => sig_next_calc_error_reg,
      I1 => sig_addr_posted_cntr(0),
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_addr_posted_cntr(2),
      O => \^sig_next_calc_error_reg_reg_0\
    );
\sig_addr_posted_cntr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D9996664"
    )
        port map (
      I0 => sig_last_mmap_dbeat_reg_reg_n_0,
      I1 => \out\,
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_addr_posted_cntr(2),
      I4 => sig_addr_posted_cntr(0),
      O => \sig_addr_posted_cntr[0]_i_1_n_0\
    );
\sig_addr_posted_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC2BCCC"
    )
        port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(0),
      I3 => \out\,
      I4 => sig_last_mmap_dbeat_reg_reg_n_0,
      O => \sig_addr_posted_cntr[1]_i_1_n_0\
    );
\sig_addr_posted_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8EAAA"
    )
        port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(0),
      I3 => \out\,
      I4 => sig_last_mmap_dbeat_reg_reg_n_0,
      O => \sig_addr_posted_cntr[2]_i_1_n_0\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \sig_addr_posted_cntr[0]_i_1_n_0\,
      Q => sig_addr_posted_cntr(0),
      R => sig_stream_rst
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \sig_addr_posted_cntr[1]_i_1_n_0\,
      Q => sig_addr_posted_cntr(1),
      R => sig_stream_rst
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \sig_addr_posted_cntr[2]_i_1_n_0\,
      Q => sig_addr_posted_cntr(2),
      R => sig_stream_rst
    );
sig_coelsc_cmd_cmplt_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07000000FFFFFFFF"
    )
        port map (
      I0 => sig_next_calc_error_reg,
      I1 => sig_ld_new_cmd_reg,
      I2 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\,
      I3 => sig_rsc2data_ready,
      I4 => \^sig_data2rsc_valid\,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => sig_coelsc_tag_reg0
    );
sig_coelsc_cmd_cmplt_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => sig_next_calc_error_reg,
      I1 => sig_ld_new_cmd_reg,
      I2 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\,
      O => sig_push_coelsc_reg
    );
sig_coelsc_cmd_cmplt_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => sig_next_cmd_cmplt_reg,
      I1 => m_axi_mm2s_rlast,
      I2 => sig_next_calc_error_reg,
      O => sig_cmd_cmplt_last_dbeat
    );
sig_coelsc_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_cmd_cmplt_last_dbeat,
      Q => \^sig_data2rsc_valid\,
      R => sig_coelsc_tag_reg0
    );
sig_coelsc_decerr_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => m_axi_mm2s_rresp(0),
      I1 => m_axi_mm2s_rresp(1),
      I2 => m_axi_mm2s_rvalid,
      I3 => \^sig_data2rsc_decerr\,
      O => sig_coelsc_decerr_reg0
    );
sig_coelsc_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_decerr_reg0,
      Q => \^sig_data2rsc_decerr\,
      R => sig_coelsc_tag_reg0
    );
sig_coelsc_slverr_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => m_axi_mm2s_rresp(0),
      I1 => m_axi_mm2s_rresp(1),
      I2 => m_axi_mm2s_rvalid,
      I3 => sig_data2rsc_slverr,
      O => sig_coelsc_slverr_reg0
    );
sig_coelsc_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_slverr_reg0,
      Q => sig_data2rsc_slverr,
      R => sig_coelsc_tag_reg0
    );
\sig_dbeat_cntr[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sig_dbeat_cntr(1),
      I1 => sig_dbeat_cntr(0),
      I2 => sig_dbeat_cntr(2),
      O => \sig_dbeat_cntr[5]_i_2_n_0\
    );
\sig_dbeat_cntr[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sig_dbeat_cntr(2),
      I1 => sig_dbeat_cntr(0),
      I2 => sig_dbeat_cntr(1),
      I3 => sig_dbeat_cntr(3),
      I4 => sig_dbeat_cntr(4),
      I5 => sig_dbeat_cntr(5),
      O => \sig_dbeat_cntr[6]_i_2_n_0\
    );
\sig_dbeat_cntr[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sig_dbeat_cntr(6),
      I1 => sig_dbeat_cntr(7),
      I2 => sig_dbeat_cntr(3),
      I3 => sig_dbeat_cntr(4),
      I4 => sig_dbeat_cntr(5),
      O => \sig_dbeat_cntr[7]_i_3_n_0\
    );
\sig_dbeat_cntr[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => sig_dbeat_cntr(5),
      I1 => sig_dbeat_cntr(4),
      I2 => sig_dbeat_cntr(3),
      I3 => \sig_dbeat_cntr[5]_i_2_n_0\,
      I4 => sig_dbeat_cntr(6),
      O => \sig_dbeat_cntr[7]_i_4_n_0\
    );
\sig_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15\,
      Q => sig_dbeat_cntr(0),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14\,
      Q => sig_dbeat_cntr(1),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13\,
      Q => sig_dbeat_cntr(2),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\,
      Q => sig_dbeat_cntr(3),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\,
      Q => sig_dbeat_cntr(4),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\,
      Q => sig_dbeat_cntr(5),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9\,
      Q => sig_dbeat_cntr(6),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      Q => sig_dbeat_cntr(7),
      R => sig_stream_rst
    );
sig_dqual_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => '0',
      Q => sig_dqual_reg_empty,
      S => sig_clr_dqual_reg
    );
sig_dqual_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_push_dqual_reg,
      Q => sig_dqual_reg_full,
      R => sig_clr_dqual_reg
    );
sig_halt_reg_dly1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \^sig_data2addr_stop_req\,
      Q => sig_halt_reg_dly1,
      R => sig_stream_rst
    );
sig_halt_reg_dly2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => sig_halt_reg_dly1,
      Q => sig_halt_reg_dly2,
      R => sig_stream_rst
    );
sig_halt_reg_dly3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => sig_halt_reg_dly2,
      Q => sig_halt_reg_dly3,
      R => sig_stream_rst
    );
sig_halt_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_rst2all_stop_request,
      I1 => \^sig_data2addr_stop_req\,
      O => sig_halt_reg_i_1_n_0
    );
sig_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => sig_halt_reg_i_1_n_0,
      Q => \^sig_data2addr_stop_req\,
      R => sig_stream_rst
    );
sig_last_dbeat_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \sig_dbeat_cntr[7]_i_3_n_0\,
      I1 => sig_dbeat_cntr(2),
      I2 => sig_dbeat_cntr(1),
      I3 => sig_dbeat_cntr(0),
      I4 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\,
      O => sig_last_dbeat_i_3_n_0
    );
sig_last_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\,
      Q => sig_last_dbeat,
      R => sig_stream_rst
    );
sig_last_mmap_dbeat_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_mm2s_rlast,
      I1 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\,
      O => sig_last_mmap_dbeat
    );
sig_last_mmap_dbeat_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => sig_last_mmap_dbeat,
      Q => sig_last_mmap_dbeat_reg_reg_n_0,
      R => sig_stream_rst
    );
sig_ld_new_cmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_19\,
      Q => sig_ld_new_cmd_reg,
      R => '0'
    );
sig_next_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(26),
      Q => sig_next_calc_error_reg,
      R => sig_clr_dqual_reg
    );
sig_next_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(25),
      Q => sig_next_cmd_cmplt_reg,
      R => sig_clr_dqual_reg
    );
sig_next_sequential_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(24),
      Q => sig_next_sequential_reg,
      R => sig_clr_dqual_reg
    );
sig_rd_sts_slverr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_data2rsc_slverr,
      I1 => sig_rsc2stat_status(0),
      O => sig_rd_sts_slverr_reg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mm2s_full_wrap is
  port (
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    mm2s_cmd_ready : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : out STD_LOGIC;
    sig_rst2all_stop_request : out STD_LOGIC;
    \PCM_MEM_TO_BUFFER.count12_out\ : out STD_LOGIC;
    m_axi_mm2s_rready : out STD_LOGIC;
    sig_halt_reg_reg : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\ : out STD_LOGIC;
    \PCM_MEM_TO_BUFFER.count_reg[0]\ : out STD_LOGIC;
    \PCM_MEM_TO_BUFFER.count_reg[0]_0\ : out STD_LOGIC;
    sig_halt_cmplt_reg : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_gen : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    sig_s_h_halt_reg_reg : in STD_LOGIC;
    mm2s_cmd_valid : in STD_LOGIC;
    sig_next_cmd_cmplt_reg_i_3 : in STD_LOGIC;
    \PCM_MEM_TO_BUFFER.count_reg[1]\ : in STD_LOGIC;
    \PCM_MEM_TO_BUFFER.count_reg[1]_0\ : in STD_LOGIC;
    sig_next_cmd_cmplt_reg_i_3_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_rvalid : in STD_LOGIC;
    \PCM_MEM_TO_BUFFER.data_reg[0]\ : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_arready : in STD_LOGIC;
    \PCM_MEM_TO_BUFFER.count_reg[1]_1\ : in STD_LOGIC;
    wr_en0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mm2s_full_wrap;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mm2s_full_wrap is
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg\ : STD_LOGIC;
  signal I_ADDR_CNTL_n_1 : STD_LOGIC;
  signal I_ADDR_CNTL_n_9 : STD_LOGIC;
  signal \I_CMD_FIFO/sig_init_done\ : STD_LOGIC;
  signal \I_CMD_FIFO/sig_push_regfifo\ : STD_LOGIC;
  signal I_CMD_STATUS_n_10 : STD_LOGIC;
  signal I_CMD_STATUS_n_11 : STD_LOGIC;
  signal I_CMD_STATUS_n_12 : STD_LOGIC;
  signal I_CMD_STATUS_n_13 : STD_LOGIC;
  signal I_CMD_STATUS_n_14 : STD_LOGIC;
  signal I_CMD_STATUS_n_15 : STD_LOGIC;
  signal I_CMD_STATUS_n_16 : STD_LOGIC;
  signal I_CMD_STATUS_n_17 : STD_LOGIC;
  signal I_CMD_STATUS_n_18 : STD_LOGIC;
  signal I_CMD_STATUS_n_19 : STD_LOGIC;
  signal I_CMD_STATUS_n_20 : STD_LOGIC;
  signal I_CMD_STATUS_n_21 : STD_LOGIC;
  signal I_CMD_STATUS_n_22 : STD_LOGIC;
  signal I_CMD_STATUS_n_23 : STD_LOGIC;
  signal I_CMD_STATUS_n_24 : STD_LOGIC;
  signal I_CMD_STATUS_n_25 : STD_LOGIC;
  signal I_CMD_STATUS_n_26 : STD_LOGIC;
  signal I_CMD_STATUS_n_27 : STD_LOGIC;
  signal I_CMD_STATUS_n_28 : STD_LOGIC;
  signal I_CMD_STATUS_n_29 : STD_LOGIC;
  signal I_CMD_STATUS_n_30 : STD_LOGIC;
  signal I_CMD_STATUS_n_31 : STD_LOGIC;
  signal I_CMD_STATUS_n_32 : STD_LOGIC;
  signal I_CMD_STATUS_n_33 : STD_LOGIC;
  signal I_CMD_STATUS_n_34 : STD_LOGIC;
  signal I_CMD_STATUS_n_35 : STD_LOGIC;
  signal I_CMD_STATUS_n_36 : STD_LOGIC;
  signal I_CMD_STATUS_n_37 : STD_LOGIC;
  signal I_CMD_STATUS_n_38 : STD_LOGIC;
  signal I_CMD_STATUS_n_55 : STD_LOGIC;
  signal I_CMD_STATUS_n_56 : STD_LOGIC;
  signal I_CMD_STATUS_n_57 : STD_LOGIC;
  signal I_CMD_STATUS_n_58 : STD_LOGIC;
  signal I_CMD_STATUS_n_59 : STD_LOGIC;
  signal I_CMD_STATUS_n_6 : STD_LOGIC;
  signal I_CMD_STATUS_n_60 : STD_LOGIC;
  signal I_CMD_STATUS_n_61 : STD_LOGIC;
  signal I_CMD_STATUS_n_62 : STD_LOGIC;
  signal I_CMD_STATUS_n_63 : STD_LOGIC;
  signal I_CMD_STATUS_n_64 : STD_LOGIC;
  signal I_CMD_STATUS_n_65 : STD_LOGIC;
  signal I_CMD_STATUS_n_66 : STD_LOGIC;
  signal I_CMD_STATUS_n_67 : STD_LOGIC;
  signal I_CMD_STATUS_n_68 : STD_LOGIC;
  signal I_CMD_STATUS_n_69 : STD_LOGIC;
  signal I_CMD_STATUS_n_7 : STD_LOGIC;
  signal I_CMD_STATUS_n_70 : STD_LOGIC;
  signal I_CMD_STATUS_n_8 : STD_LOGIC;
  signal I_CMD_STATUS_n_81 : STD_LOGIC;
  signal I_CMD_STATUS_n_82 : STD_LOGIC;
  signal I_CMD_STATUS_n_9 : STD_LOGIC;
  signal I_MSTR_PCC_n_0 : STD_LOGIC;
  signal I_MSTR_PCC_n_2 : STD_LOGIC;
  signal I_MSTR_PCC_n_3 : STD_LOGIC;
  signal I_MSTR_PCC_n_4 : STD_LOGIC;
  signal I_MSTR_PCC_n_5 : STD_LOGIC;
  signal I_MSTR_PCC_n_6 : STD_LOGIC;
  signal I_MSTR_PCC_n_7 : STD_LOGIC;
  signal I_MSTR_PCC_n_76 : STD_LOGIC;
  signal I_MSTR_PCC_n_79 : STD_LOGIC;
  signal I_MSTR_PCC_n_8 : STD_LOGIC;
  signal I_MSTR_PCC_n_9 : STD_LOGIC;
  signal I_RD_DATA_CNTL_n_0 : STD_LOGIC;
  signal I_RD_DATA_CNTL_n_7 : STD_LOGIC;
  signal data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^mm2s_cmd_ready\ : STD_LOGIC;
  signal sig_addr2data_addr_posted : STD_LOGIC;
  signal sig_addr2rsc_calc_error : STD_LOGIC;
  signal sig_addr_reg_empty : STD_LOGIC;
  signal sig_cmd2mstr_cmd_valid : STD_LOGIC;
  signal sig_cmd2mstr_command : STD_LOGIC_VECTOR ( 8 downto 3 );
  signal sig_cmd_stat_rst_user_reg_n_cdc_from : STD_LOGIC;
  signal sig_cmd_type_slice : STD_LOGIC;
  signal sig_data2addr_stop_req : STD_LOGIC;
  signal sig_data2rsc_decerr : STD_LOGIC;
  signal sig_data2rsc_valid : STD_LOGIC;
  signal sig_halt_reg_dly3 : STD_LOGIC;
  signal sig_mstr2addr_addr : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal sig_mstr2addr_burst : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_mstr2addr_cmd_valid : STD_LOGIC;
  signal sig_mstr2data_cmd_cmplt : STD_LOGIC;
  signal sig_mstr2data_cmd_valid : STD_LOGIC;
  signal sig_mstr2data_dre_src_align : STD_LOGIC;
  signal sig_mstr2data_saddr_lsb : STD_LOGIC_VECTOR ( 1 to 1 );
  signal sig_mstr2data_sequential : STD_LOGIC;
  signal sig_rd_sts_slverr_reg0 : STD_LOGIC;
  signal sig_rsc2data_ready : STD_LOGIC;
  signal sig_rsc2stat_status : STD_LOGIC_VECTOR ( 6 downto 5 );
  signal sig_rsc2stat_status_valid : STD_LOGIC;
  signal \^sig_rst2all_stop_request\ : STD_LOGIC;
  signal sig_stat2rsc_status_ready : STD_LOGIC;
  signal sig_stream_rst : STD_LOGIC;
begin
  mm2s_cmd_ready <= \^mm2s_cmd_ready\;
  sig_rst2all_stop_request <= \^sig_rst2all_stop_request\;
I_ADDR_CNTL: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl
     port map (
      FIFO_Full_reg => I_ADDR_CNTL_n_1,
      \in\(73) => I_MSTR_PCC_n_0,
      \in\(72) => sig_mstr2addr_burst(0),
      \in\(71) => I_MSTR_PCC_n_2,
      \in\(70) => I_MSTR_PCC_n_3,
      \in\(69) => I_MSTR_PCC_n_4,
      \in\(68) => I_MSTR_PCC_n_5,
      \in\(67) => I_MSTR_PCC_n_6,
      \in\(66) => I_MSTR_PCC_n_7,
      \in\(65) => I_MSTR_PCC_n_8,
      \in\(64) => I_MSTR_PCC_n_9,
      \in\(63 downto 2) => sig_mstr2addr_addr(63 downto 2),
      \in\(1) => sig_mstr2data_saddr_lsb(1),
      \in\(0) => sig_mstr2data_dre_src_align,
      m_axi_mm2s_araddr(63 downto 0) => m_axi_mm2s_araddr(63 downto 0),
      m_axi_mm2s_arburst(0) => m_axi_mm2s_arburst(0),
      m_axi_mm2s_arlen(7 downto 0) => m_axi_mm2s_arlen(7 downto 0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(0) => m_axi_mm2s_arsize(0),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      \out\ => sig_addr2data_addr_posted,
      sig_addr2rsc_calc_error => sig_addr2rsc_calc_error,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_inhibit_rdy_n => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_reg => I_ADDR_CNTL_n_9,
      sig_init_done => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\,
      sig_init_done_reg => I_CMD_STATUS_n_81,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_stream_rst => sig_stream_rst
    );
I_CMD_STATUS: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status
     port map (
      D(69 downto 0) => D(69 downto 0),
      E(0) => \I_CMD_FIFO/sig_push_regfifo\,
      Q(70) => I_CMD_STATUS_n_7,
      Q(69) => I_CMD_STATUS_n_8,
      Q(68) => I_CMD_STATUS_n_9,
      Q(67) => I_CMD_STATUS_n_10,
      Q(66) => I_CMD_STATUS_n_11,
      Q(65) => I_CMD_STATUS_n_12,
      Q(64) => I_CMD_STATUS_n_13,
      Q(63) => I_CMD_STATUS_n_14,
      Q(62) => I_CMD_STATUS_n_15,
      Q(61) => I_CMD_STATUS_n_16,
      Q(60) => I_CMD_STATUS_n_17,
      Q(59) => I_CMD_STATUS_n_18,
      Q(58) => I_CMD_STATUS_n_19,
      Q(57) => I_CMD_STATUS_n_20,
      Q(56) => I_CMD_STATUS_n_21,
      Q(55) => I_CMD_STATUS_n_22,
      Q(54) => I_CMD_STATUS_n_23,
      Q(53) => I_CMD_STATUS_n_24,
      Q(52) => I_CMD_STATUS_n_25,
      Q(51) => I_CMD_STATUS_n_26,
      Q(50) => I_CMD_STATUS_n_27,
      Q(49) => I_CMD_STATUS_n_28,
      Q(48) => I_CMD_STATUS_n_29,
      Q(47) => I_CMD_STATUS_n_30,
      Q(46) => I_CMD_STATUS_n_31,
      Q(45) => I_CMD_STATUS_n_32,
      Q(44) => I_CMD_STATUS_n_33,
      Q(43) => I_CMD_STATUS_n_34,
      Q(42) => I_CMD_STATUS_n_35,
      Q(41) => I_CMD_STATUS_n_36,
      Q(40) => I_CMD_STATUS_n_37,
      Q(39) => I_CMD_STATUS_n_38,
      Q(38 downto 23) => data(15 downto 0),
      Q(22) => I_CMD_STATUS_n_55,
      Q(21) => I_CMD_STATUS_n_56,
      Q(20) => I_CMD_STATUS_n_57,
      Q(19) => I_CMD_STATUS_n_58,
      Q(18) => I_CMD_STATUS_n_59,
      Q(17) => I_CMD_STATUS_n_60,
      Q(16) => I_CMD_STATUS_n_61,
      Q(15) => I_CMD_STATUS_n_62,
      Q(14) => I_CMD_STATUS_n_63,
      Q(13) => I_CMD_STATUS_n_64,
      Q(12) => I_CMD_STATUS_n_65,
      Q(11) => I_CMD_STATUS_n_66,
      Q(10) => I_CMD_STATUS_n_67,
      Q(9) => I_CMD_STATUS_n_68,
      Q(8) => I_CMD_STATUS_n_69,
      Q(7) => I_CMD_STATUS_n_70,
      Q(6) => sig_cmd_type_slice,
      Q(5 downto 0) => sig_cmd2mstr_command(8 downto 3),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\ => I_CMD_STATUS_n_6,
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ => I_MSTR_PCC_n_76,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2\ => I_MSTR_PCC_n_79,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      mm2s_cmd_ready => \^mm2s_cmd_ready\,
      mm2s_cmd_valid => mm2s_cmd_valid,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => I_CMD_STATUS_n_81,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => I_CMD_STATUS_n_82,
      sig_init_done => \I_CMD_FIFO/sig_init_done\,
      sig_init_done_0 => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\,
      sig_init_done_1 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\,
      sig_init_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg\,
      sig_rsc2stat_status(1 downto 0) => sig_rsc2stat_status(6 downto 5),
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready,
      sig_stream_rst => sig_stream_rst
    );
I_MSTR_PCC: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_pcc
     port map (
      E(0) => \I_CMD_FIFO/sig_push_regfifo\,
      \INTERLEAVED.cmd_valid_reg\ => I_MSTR_PCC_n_76,
      Q(70) => I_CMD_STATUS_n_7,
      Q(69) => I_CMD_STATUS_n_8,
      Q(68) => I_CMD_STATUS_n_9,
      Q(67) => I_CMD_STATUS_n_10,
      Q(66) => I_CMD_STATUS_n_11,
      Q(65) => I_CMD_STATUS_n_12,
      Q(64) => I_CMD_STATUS_n_13,
      Q(63) => I_CMD_STATUS_n_14,
      Q(62) => I_CMD_STATUS_n_15,
      Q(61) => I_CMD_STATUS_n_16,
      Q(60) => I_CMD_STATUS_n_17,
      Q(59) => I_CMD_STATUS_n_18,
      Q(58) => I_CMD_STATUS_n_19,
      Q(57) => I_CMD_STATUS_n_20,
      Q(56) => I_CMD_STATUS_n_21,
      Q(55) => I_CMD_STATUS_n_22,
      Q(54) => I_CMD_STATUS_n_23,
      Q(53) => I_CMD_STATUS_n_24,
      Q(52) => I_CMD_STATUS_n_25,
      Q(51) => I_CMD_STATUS_n_26,
      Q(50) => I_CMD_STATUS_n_27,
      Q(49) => I_CMD_STATUS_n_28,
      Q(48) => I_CMD_STATUS_n_29,
      Q(47) => I_CMD_STATUS_n_30,
      Q(46) => I_CMD_STATUS_n_31,
      Q(45) => I_CMD_STATUS_n_32,
      Q(44) => I_CMD_STATUS_n_33,
      Q(43) => I_CMD_STATUS_n_34,
      Q(42) => I_CMD_STATUS_n_35,
      Q(41) => I_CMD_STATUS_n_36,
      Q(40) => I_CMD_STATUS_n_37,
      Q(39) => I_CMD_STATUS_n_38,
      Q(38 downto 23) => data(15 downto 0),
      Q(22) => I_CMD_STATUS_n_55,
      Q(21) => I_CMD_STATUS_n_56,
      Q(20) => I_CMD_STATUS_n_57,
      Q(19) => I_CMD_STATUS_n_58,
      Q(18) => I_CMD_STATUS_n_59,
      Q(17) => I_CMD_STATUS_n_60,
      Q(16) => I_CMD_STATUS_n_61,
      Q(15) => I_CMD_STATUS_n_62,
      Q(14) => I_CMD_STATUS_n_63,
      Q(13) => I_CMD_STATUS_n_64,
      Q(12) => I_CMD_STATUS_n_65,
      Q(11) => I_CMD_STATUS_n_66,
      Q(10) => I_CMD_STATUS_n_67,
      Q(9) => I_CMD_STATUS_n_68,
      Q(8) => I_CMD_STATUS_n_69,
      Q(7) => I_CMD_STATUS_n_70,
      Q(6) => sig_cmd_type_slice,
      Q(5 downto 0) => sig_cmd2mstr_command(8 downto 3),
      \in\(73) => I_MSTR_PCC_n_0,
      \in\(72) => sig_mstr2addr_burst(0),
      \in\(71) => I_MSTR_PCC_n_2,
      \in\(70) => I_MSTR_PCC_n_3,
      \in\(69) => I_MSTR_PCC_n_4,
      \in\(68) => I_MSTR_PCC_n_5,
      \in\(67) => I_MSTR_PCC_n_6,
      \in\(66) => I_MSTR_PCC_n_7,
      \in\(65) => I_MSTR_PCC_n_8,
      \in\(64) => I_MSTR_PCC_n_9,
      \in\(63 downto 2) => sig_mstr2addr_addr(63 downto 2),
      \in\(1) => sig_mstr2data_saddr_lsb(1),
      \in\(0) => sig_mstr2data_dre_src_align,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      mm2s_cmd_ready => \^mm2s_cmd_ready\,
      mm2s_cmd_valid => mm2s_cmd_valid,
      sig_calc_error_reg_reg_0(1) => sig_mstr2data_cmd_cmplt,
      sig_calc_error_reg_reg_0(0) => sig_mstr2data_sequential,
      sig_calc_error_reg_reg_1 => I_CMD_STATUS_n_6,
      sig_cmd2addr_valid_reg_0 => I_ADDR_CNTL_n_1,
      sig_cmd2data_valid_reg_0 => I_RD_DATA_CNTL_n_0,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => I_MSTR_PCC_n_79,
      sig_inhibit_rdy_n => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_0 => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \I_CMD_FIFO/sig_init_done\,
      sig_init_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg\,
      sig_ld_xfer_reg_tmp_reg_0 => I_ADDR_CNTL_n_9,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid
    );
I_RD_DATA_CNTL: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rddata_cntl
     port map (
      FIFO_Full_reg => I_RD_DATA_CNTL_n_0,
      \PCM_MEM_TO_BUFFER.count12_out\ => \PCM_MEM_TO_BUFFER.count12_out\,
      \PCM_MEM_TO_BUFFER.count_reg[0]\ => \PCM_MEM_TO_BUFFER.count_reg[0]\,
      \PCM_MEM_TO_BUFFER.count_reg[0]_0\ => \PCM_MEM_TO_BUFFER.count_reg[0]_0\,
      \PCM_MEM_TO_BUFFER.count_reg[1]\ => \PCM_MEM_TO_BUFFER.count_reg[1]\,
      \PCM_MEM_TO_BUFFER.count_reg[1]_0\ => \PCM_MEM_TO_BUFFER.count_reg[1]_0\,
      \PCM_MEM_TO_BUFFER.count_reg[1]_1\ => \PCM_MEM_TO_BUFFER.count_reg[1]_1\,
      \PCM_MEM_TO_BUFFER.data_reg[0]\ => \PCM_MEM_TO_BUFFER.data_reg[0]\,
      \in\(10) => I_MSTR_PCC_n_0,
      \in\(9) => sig_mstr2data_cmd_cmplt,
      \in\(8) => sig_mstr2data_sequential,
      \in\(7) => I_MSTR_PCC_n_2,
      \in\(6) => I_MSTR_PCC_n_3,
      \in\(5) => I_MSTR_PCC_n_4,
      \in\(4) => I_MSTR_PCC_n_5,
      \in\(3) => I_MSTR_PCC_n_6,
      \in\(2) => I_MSTR_PCC_n_7,
      \in\(1) => I_MSTR_PCC_n_8,
      \in\(0) => I_MSTR_PCC_n_9,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      \out\ => sig_addr2data_addr_posted,
      reset_gen => reset_gen,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_data2rsc_decerr => sig_data2rsc_decerr,
      sig_data2rsc_valid => sig_data2rsc_valid,
      sig_dqual_reg_empty_reg_0 => sig_dqual_reg_empty_reg,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_halt_reg_reg_0 => sig_halt_reg_reg,
      sig_inhibit_rdy_n => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\,
      sig_init_done_reg => I_CMD_STATUS_n_82,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg_reg_0 => I_RD_DATA_CNTL_n_7,
      sig_next_cmd_cmplt_reg_i_3 => sig_next_cmd_cmplt_reg_i_3,
      sig_next_cmd_cmplt_reg_i_3_0(1 downto 0) => sig_next_cmd_cmplt_reg_i_3_0(1 downto 0),
      sig_rd_sts_slverr_reg0 => sig_rd_sts_slverr_reg0,
      sig_rsc2data_ready => sig_rsc2data_ready,
      sig_rsc2stat_status(0) => sig_rsc2stat_status(6),
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_rst2all_stop_request => \^sig_rst2all_stop_request\,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready,
      sig_stream_rst => sig_stream_rst,
      wr_en0 => wr_en0
    );
I_RD_STATUS_CNTLR: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rd_status_cntl
     port map (
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_data2rsc_decerr => sig_data2rsc_decerr,
      sig_data2rsc_valid => sig_data2rsc_valid,
      sig_rd_sts_slverr_reg0 => sig_rd_sts_slverr_reg0,
      sig_rsc2data_ready => sig_rsc2data_ready,
      sig_rsc2stat_status(1 downto 0) => sig_rsc2stat_status(6 downto 5),
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
I_RESET: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset
     port map (
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      reset_gen => reset_gen,
      sig_addr2rsc_calc_error => sig_addr2rsc_calc_error,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_halt_cmplt_reg_0 => sig_halt_cmplt_reg,
      sig_halt_cmplt_reg_1 => I_RD_DATA_CNTL_n_7,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_rst2all_stop_request => \^sig_rst2all_stop_request\,
      sig_s_h_halt_reg_reg_0 => sig_s_h_halt_reg_reg,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover is
  port (
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    mm2s_cmd_ready : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : out STD_LOGIC;
    sig_rst2all_stop_request : out STD_LOGIC;
    \PCM_MEM_TO_BUFFER.count12_out\ : out STD_LOGIC;
    m_axi_mm2s_rready : out STD_LOGIC;
    sig_halt_reg_reg : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\ : out STD_LOGIC;
    \PCM_MEM_TO_BUFFER.count_reg[0]\ : out STD_LOGIC;
    \PCM_MEM_TO_BUFFER.count_reg[0]_0\ : out STD_LOGIC;
    sig_halt_cmplt_reg : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_gen : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    sig_s_h_halt_reg_reg : in STD_LOGIC;
    mm2s_cmd_valid : in STD_LOGIC;
    sig_next_cmd_cmplt_reg_i_3 : in STD_LOGIC;
    \PCM_MEM_TO_BUFFER.count_reg[1]\ : in STD_LOGIC;
    \PCM_MEM_TO_BUFFER.count_reg[1]_0\ : in STD_LOGIC;
    sig_next_cmd_cmplt_reg_i_3_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_rvalid : in STD_LOGIC;
    \PCM_MEM_TO_BUFFER.data_reg[0]\ : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_arready : in STD_LOGIC;
    \PCM_MEM_TO_BUFFER.count_reg[1]_1\ : in STD_LOGIC;
    wr_en0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover is
  signal n_0_0 : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of n_0_0 : signal is std.standard.true;
begin
\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mm2s_full_wrap
     port map (
      D(69 downto 0) => D(69 downto 0),
      \PCM_MEM_TO_BUFFER.count12_out\ => \PCM_MEM_TO_BUFFER.count12_out\,
      \PCM_MEM_TO_BUFFER.count_reg[0]\ => \PCM_MEM_TO_BUFFER.count_reg[0]\,
      \PCM_MEM_TO_BUFFER.count_reg[0]_0\ => \PCM_MEM_TO_BUFFER.count_reg[0]_0\,
      \PCM_MEM_TO_BUFFER.count_reg[1]\ => \PCM_MEM_TO_BUFFER.count_reg[1]\,
      \PCM_MEM_TO_BUFFER.count_reg[1]_0\ => \PCM_MEM_TO_BUFFER.count_reg[1]_0\,
      \PCM_MEM_TO_BUFFER.count_reg[1]_1\ => \PCM_MEM_TO_BUFFER.count_reg[1]_1\,
      \PCM_MEM_TO_BUFFER.data_reg[0]\ => \PCM_MEM_TO_BUFFER.data_reg[0]\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\,
      m_axi_mm2s_araddr(63 downto 0) => m_axi_mm2s_araddr(63 downto 0),
      m_axi_mm2s_arburst(0) => m_axi_mm2s_arburst(0),
      m_axi_mm2s_arlen(7 downto 0) => m_axi_mm2s_arlen(7 downto 0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(0) => m_axi_mm2s_arsize(0),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      mm2s_cmd_ready => mm2s_cmd_ready,
      mm2s_cmd_valid => mm2s_cmd_valid,
      reset_gen => reset_gen,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_halt_cmplt_reg => sig_halt_cmplt_reg,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_next_cmd_cmplt_reg_i_3 => sig_next_cmd_cmplt_reg_i_3,
      sig_next_cmd_cmplt_reg_i_3_0(1 downto 0) => sig_next_cmd_cmplt_reg_i_3_0(1 downto 0),
      sig_rst2all_stop_request => sig_rst2all_stop_request,
      sig_s_h_halt_reg_reg => sig_s_h_halt_reg_reg,
      wr_en0 => wr_en0
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_formatter_v1_0_7_mm2s is
  port (
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    period_interrupt_reg : out STD_LOGIC;
    mm2s_status_valid : out STD_LOGIC;
    sig_rst2all_stop_request : out STD_LOGIC;
    \bytes_reg[9]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    src_in : out STD_LOGIC_VECTOR ( 21 downto 0 );
    \bytes_transferred_reg[9]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \CAPTURE_MM2S.period_size_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_rready : out STD_LOGIC;
    \INTERLEAVED.current_address_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_tvalid : out STD_LOGIC;
    \INTERLEAVED.count_reg[2]\ : out STD_LOGIC;
    \INTERLEAVED.count_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : out STD_LOGIC;
    \periods_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \PCM_MEM_TO_BUFFER.data_reg[16]_0\ : out STD_LOGIC;
    \PCM_MEM_TO_BUFFER.data_reg[17]_0\ : out STD_LOGIC;
    \PCM_MEM_TO_BUFFER.data_reg[18]_0\ : out STD_LOGIC;
    \PCM_MEM_TO_BUFFER.data_reg[19]_0\ : out STD_LOGIC;
    \PCM_MEM_TO_BUFFER.data_reg[20]_0\ : out STD_LOGIC;
    \PCM_MEM_TO_BUFFER.data_reg[21]_0\ : out STD_LOGIC;
    \PCM_MEM_TO_BUFFER.data_reg[22]_0\ : out STD_LOGIC;
    \PCM_MEM_TO_BUFFER.data_reg[23]_0\ : out STD_LOGIC;
    \INTERLEAVED.period_count_reg[7]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \INTERLEAVED.period_count_reg[0]\ : out STD_LOGIC;
    transfer_count_read2 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    bytes_transferred0 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sig_halt_cmplt_reg : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_aclk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 23 downto 0 );
    aud_mclk : in STD_LOGIC;
    aud_mreset : in STD_LOGIC;
    start_dma : in STD_LOGIC;
    reset_gen : in STD_LOGIC;
    period_interrupt_reg_0 : in STD_LOGIC;
    sig_s_h_halt_reg_reg : in STD_LOGIC;
    \bytes_reg[15]\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bytes_reg[9]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \periods_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \transfer_count_read_reg[5]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \transfer_count_read_reg[9]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bytes_transferred_reg[15]\ : in STD_LOGIC;
    \bytes_transferred_reg[5]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bytes_transferred_reg[9]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \INTERLEAVED.byte_count_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \INTERLEAVED.byte_count_reg[10]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \INTERLEAVED.byte_count_reg[10]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \transfer_count_read1_carry__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \periods_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bytes_transferred0_inferred__0/i__carry__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bytes_transferred_reg[15]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \INTERLEAVED.byte_count_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_next_cmd_cmplt_reg_i_3 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_mm2s_tready : in STD_LOGIC;
    \INTERLEAVED.count_reg[0]\ : in STD_LOGIC;
    \INTERLEAVED.ready_to_send_reg\ : in STD_LOGIC;
    m_axis_mm2s_aresetn : in STD_LOGIC;
    dest_arst : in STD_LOGIC;
    soft_reset_core : in STD_LOGIC;
    \INTERLEAVED.current_address_reg[63]\ : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \INTERLEAVED.current_address_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \INTERLEAVED.count_reg[3]_0\ : in STD_LOGIC;
    \INTERLEAVED.current_address_reg[9]_i_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \INTERLEAVED.byte_count_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_arready : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \INTERLEAVED.current_address_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bytes_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \transfer_count_read_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bytes_transferred_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i__carry_i_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \PCM_MEM_TO_BUFFER.count_reg[1]_0\ : in STD_LOGIC;
    \sample_count0_carry__0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_formatter_v1_0_7_mm2s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_formatter_v1_0_7_mm2s is
  signal \^interleaved.current_address_reg[4]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal I_DATAMOVER_MM2S_n_11 : STD_LOGIC;
  signal I_DATAMOVER_MM2S_n_12 : STD_LOGIC;
  signal I_DATAMOVER_MM2S_n_8 : STD_LOGIC;
  signal \PCM_MEM_TO_BUFFER.count12_out\ : STD_LOGIC;
  signal \PCM_MEM_TO_BUFFER.count_reg_n_0_[0]\ : STD_LOGIC;
  signal \PCM_MEM_TO_BUFFER.count_reg_n_0_[1]\ : STD_LOGIC;
  signal \PCM_MEM_TO_BUFFER.data\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \PCM_MEM_TO_BUFFER.valid_reg_n_0\ : STD_LOGIC;
  signal buffering_1_n_55 : STD_LOGIC;
  signal buffering_1_n_56 : STD_LOGIC;
  signal buffering_1_n_71 : STD_LOGIC;
  signal data_ready : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_7\ : STD_LOGIC;
  signal mm2s_cmd_data : STD_LOGIC_VECTOR ( 95 downto 32 );
  signal mm2s_cmd_ready : STD_LOGIC;
  signal mm2s_cmd_valid : STD_LOGIC;
  signal \^mm2s_status_valid\ : STD_LOGIC;
  signal sample_count_reg : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal wr_en0 : STD_LOGIC;
  signal \NLW_i_/i_/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry__2\ : label is 11;
begin
  \INTERLEAVED.current_address_reg[4]\(0) <= \^interleaved.current_address_reg[4]\(0);
  mm2s_status_valid <= \^mm2s_status_valid\;
I_DATAMOVER_MM2S: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover
     port map (
      D(69 downto 11) => mm2s_cmd_data(95 downto 37),
      D(10) => \^interleaved.current_address_reg[4]\(0),
      D(9 downto 6) => mm2s_cmd_data(35 downto 32),
      D(5 downto 0) => D(5 downto 0),
      \PCM_MEM_TO_BUFFER.count12_out\ => \PCM_MEM_TO_BUFFER.count12_out\,
      \PCM_MEM_TO_BUFFER.count_reg[0]\ => I_DATAMOVER_MM2S_n_11,
      \PCM_MEM_TO_BUFFER.count_reg[0]_0\ => I_DATAMOVER_MM2S_n_12,
      \PCM_MEM_TO_BUFFER.count_reg[1]\ => \PCM_MEM_TO_BUFFER.count_reg_n_0_[0]\,
      \PCM_MEM_TO_BUFFER.count_reg[1]_0\ => \PCM_MEM_TO_BUFFER.count_reg_n_0_[1]\,
      \PCM_MEM_TO_BUFFER.count_reg[1]_1\ => \PCM_MEM_TO_BUFFER.count_reg[1]_0\,
      \PCM_MEM_TO_BUFFER.data_reg[0]\ => buffering_1_n_56,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ => \^mm2s_status_valid\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\,
      m_axi_mm2s_araddr(63 downto 0) => m_axi_mm2s_araddr(63 downto 0),
      m_axi_mm2s_arburst(0) => m_axi_mm2s_arburst(0),
      m_axi_mm2s_arlen(7 downto 0) => m_axi_mm2s_arlen(7 downto 0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(0) => m_axi_mm2s_arsize(0),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      mm2s_cmd_ready => mm2s_cmd_ready,
      mm2s_cmd_valid => mm2s_cmd_valid,
      reset_gen => reset_gen,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_halt_cmplt_reg => sig_halt_cmplt_reg,
      sig_halt_reg_reg => I_DATAMOVER_MM2S_n_8,
      sig_next_cmd_cmplt_reg_i_3 => \PCM_MEM_TO_BUFFER.valid_reg_n_0\,
      sig_next_cmd_cmplt_reg_i_3_0(1 downto 0) => sig_next_cmd_cmplt_reg_i_3(2 downto 1),
      sig_rst2all_stop_request => sig_rst2all_stop_request,
      sig_s_h_halt_reg_reg => sig_s_h_halt_reg_reg,
      wr_en0 => wr_en0
    );
\PCM_MEM_TO_BUFFER.count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => I_DATAMOVER_MM2S_n_12,
      Q => \PCM_MEM_TO_BUFFER.count_reg_n_0_[0]\,
      R => '0'
    );
\PCM_MEM_TO_BUFFER.count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => I_DATAMOVER_MM2S_n_11,
      Q => \PCM_MEM_TO_BUFFER.count_reg_n_0_[1]\,
      R => '0'
    );
\PCM_MEM_TO_BUFFER.data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \PCM_MEM_TO_BUFFER.count12_out\,
      D => m_axi_mm2s_rdata(0),
      Q => \PCM_MEM_TO_BUFFER.data\(0),
      R => SR(0)
    );
\PCM_MEM_TO_BUFFER.data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \PCM_MEM_TO_BUFFER.count12_out\,
      D => m_axi_mm2s_rdata(10),
      Q => \PCM_MEM_TO_BUFFER.data\(10),
      R => SR(0)
    );
\PCM_MEM_TO_BUFFER.data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \PCM_MEM_TO_BUFFER.count12_out\,
      D => m_axi_mm2s_rdata(11),
      Q => \PCM_MEM_TO_BUFFER.data\(11),
      R => SR(0)
    );
\PCM_MEM_TO_BUFFER.data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \PCM_MEM_TO_BUFFER.count12_out\,
      D => m_axi_mm2s_rdata(12),
      Q => \PCM_MEM_TO_BUFFER.data\(12),
      R => SR(0)
    );
\PCM_MEM_TO_BUFFER.data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \PCM_MEM_TO_BUFFER.count12_out\,
      D => m_axi_mm2s_rdata(13),
      Q => \PCM_MEM_TO_BUFFER.data\(13),
      R => SR(0)
    );
\PCM_MEM_TO_BUFFER.data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \PCM_MEM_TO_BUFFER.count12_out\,
      D => m_axi_mm2s_rdata(14),
      Q => \PCM_MEM_TO_BUFFER.data\(14),
      R => SR(0)
    );
\PCM_MEM_TO_BUFFER.data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \PCM_MEM_TO_BUFFER.count12_out\,
      D => m_axi_mm2s_rdata(15),
      Q => \PCM_MEM_TO_BUFFER.data\(15),
      R => SR(0)
    );
\PCM_MEM_TO_BUFFER.data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \PCM_MEM_TO_BUFFER.count12_out\,
      D => m_axi_mm2s_rdata(16),
      Q => \PCM_MEM_TO_BUFFER.data\(16),
      R => SR(0)
    );
\PCM_MEM_TO_BUFFER.data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \PCM_MEM_TO_BUFFER.count12_out\,
      D => m_axi_mm2s_rdata(17),
      Q => \PCM_MEM_TO_BUFFER.data\(17),
      R => SR(0)
    );
\PCM_MEM_TO_BUFFER.data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \PCM_MEM_TO_BUFFER.count12_out\,
      D => m_axi_mm2s_rdata(18),
      Q => \PCM_MEM_TO_BUFFER.data\(18),
      R => SR(0)
    );
\PCM_MEM_TO_BUFFER.data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \PCM_MEM_TO_BUFFER.count12_out\,
      D => m_axi_mm2s_rdata(19),
      Q => \PCM_MEM_TO_BUFFER.data\(19),
      R => SR(0)
    );
\PCM_MEM_TO_BUFFER.data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \PCM_MEM_TO_BUFFER.count12_out\,
      D => m_axi_mm2s_rdata(1),
      Q => \PCM_MEM_TO_BUFFER.data\(1),
      R => SR(0)
    );
\PCM_MEM_TO_BUFFER.data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \PCM_MEM_TO_BUFFER.count12_out\,
      D => m_axi_mm2s_rdata(20),
      Q => \PCM_MEM_TO_BUFFER.data\(20),
      R => SR(0)
    );
\PCM_MEM_TO_BUFFER.data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \PCM_MEM_TO_BUFFER.count12_out\,
      D => m_axi_mm2s_rdata(21),
      Q => \PCM_MEM_TO_BUFFER.data\(21),
      R => SR(0)
    );
\PCM_MEM_TO_BUFFER.data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \PCM_MEM_TO_BUFFER.count12_out\,
      D => m_axi_mm2s_rdata(22),
      Q => \PCM_MEM_TO_BUFFER.data\(22),
      R => SR(0)
    );
\PCM_MEM_TO_BUFFER.data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \PCM_MEM_TO_BUFFER.count12_out\,
      D => m_axi_mm2s_rdata(23),
      Q => \PCM_MEM_TO_BUFFER.data\(23),
      R => SR(0)
    );
\PCM_MEM_TO_BUFFER.data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \PCM_MEM_TO_BUFFER.count12_out\,
      D => m_axi_mm2s_rdata(24),
      Q => \PCM_MEM_TO_BUFFER.data\(24),
      R => SR(0)
    );
\PCM_MEM_TO_BUFFER.data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \PCM_MEM_TO_BUFFER.count12_out\,
      D => m_axi_mm2s_rdata(25),
      Q => \PCM_MEM_TO_BUFFER.data\(25),
      R => SR(0)
    );
\PCM_MEM_TO_BUFFER.data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \PCM_MEM_TO_BUFFER.count12_out\,
      D => m_axi_mm2s_rdata(26),
      Q => \PCM_MEM_TO_BUFFER.data\(26),
      R => SR(0)
    );
\PCM_MEM_TO_BUFFER.data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \PCM_MEM_TO_BUFFER.count12_out\,
      D => m_axi_mm2s_rdata(27),
      Q => \PCM_MEM_TO_BUFFER.data\(27),
      R => SR(0)
    );
\PCM_MEM_TO_BUFFER.data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \PCM_MEM_TO_BUFFER.count12_out\,
      D => m_axi_mm2s_rdata(28),
      Q => \PCM_MEM_TO_BUFFER.data\(28),
      R => SR(0)
    );
\PCM_MEM_TO_BUFFER.data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \PCM_MEM_TO_BUFFER.count12_out\,
      D => m_axi_mm2s_rdata(29),
      Q => \PCM_MEM_TO_BUFFER.data\(29),
      R => SR(0)
    );
\PCM_MEM_TO_BUFFER.data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \PCM_MEM_TO_BUFFER.count12_out\,
      D => m_axi_mm2s_rdata(2),
      Q => \PCM_MEM_TO_BUFFER.data\(2),
      R => SR(0)
    );
\PCM_MEM_TO_BUFFER.data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \PCM_MEM_TO_BUFFER.count12_out\,
      D => m_axi_mm2s_rdata(30),
      Q => \PCM_MEM_TO_BUFFER.data\(30),
      R => SR(0)
    );
\PCM_MEM_TO_BUFFER.data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \PCM_MEM_TO_BUFFER.count12_out\,
      D => m_axi_mm2s_rdata(31),
      Q => \PCM_MEM_TO_BUFFER.data\(31),
      R => SR(0)
    );
\PCM_MEM_TO_BUFFER.data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \PCM_MEM_TO_BUFFER.count12_out\,
      D => m_axi_mm2s_rdata(3),
      Q => \PCM_MEM_TO_BUFFER.data\(3),
      R => SR(0)
    );
\PCM_MEM_TO_BUFFER.data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \PCM_MEM_TO_BUFFER.count12_out\,
      D => m_axi_mm2s_rdata(4),
      Q => \PCM_MEM_TO_BUFFER.data\(4),
      R => SR(0)
    );
\PCM_MEM_TO_BUFFER.data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \PCM_MEM_TO_BUFFER.count12_out\,
      D => m_axi_mm2s_rdata(5),
      Q => \PCM_MEM_TO_BUFFER.data\(5),
      R => SR(0)
    );
\PCM_MEM_TO_BUFFER.data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \PCM_MEM_TO_BUFFER.count12_out\,
      D => m_axi_mm2s_rdata(6),
      Q => \PCM_MEM_TO_BUFFER.data\(6),
      R => SR(0)
    );
\PCM_MEM_TO_BUFFER.data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \PCM_MEM_TO_BUFFER.count12_out\,
      D => m_axi_mm2s_rdata(7),
      Q => \PCM_MEM_TO_BUFFER.data\(7),
      R => SR(0)
    );
\PCM_MEM_TO_BUFFER.data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \PCM_MEM_TO_BUFFER.count12_out\,
      D => m_axi_mm2s_rdata(8),
      Q => \PCM_MEM_TO_BUFFER.data\(8),
      R => SR(0)
    );
\PCM_MEM_TO_BUFFER.data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \PCM_MEM_TO_BUFFER.count12_out\,
      D => m_axi_mm2s_rdata(9),
      Q => \PCM_MEM_TO_BUFFER.data\(9),
      R => SR(0)
    );
\PCM_MEM_TO_BUFFER.valid_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => buffering_1_n_55,
      Q => \PCM_MEM_TO_BUFFER.valid_reg_n_0\,
      R => SR(0)
    );
buffering_1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_formatter_v1_0_7_mm2s_buffer
     port map (
      E(0) => \PCM_MEM_TO_BUFFER.count12_out\,
      \INTERLEAVED.count[3]_i_5\(2 downto 0) => \INTERLEAVED.current_address_reg[9]_i_2\(2 downto 0),
      \INTERLEAVED.count_reg[0]_0\ => \INTERLEAVED.count_reg[0]\,
      \INTERLEAVED.count_reg[2]_0\ => \INTERLEAVED.count_reg[2]\,
      \INTERLEAVED.count_reg[3]_0\ => \INTERLEAVED.count_reg[3]_0\,
      \INTERLEAVED.ready_to_send_reg_0\ => \INTERLEAVED.ready_to_send_reg\,
      O(3) => \i_/i_/i__carry_n_4\,
      O(2) => \i_/i_/i__carry_n_5\,
      O(1) => \i_/i_/i__carry_n_6\,
      O(0) => \i_/i_/i__carry_n_7\,
      \PCM_MEM_TO_BUFFER.count_reg[0]\ => buffering_1_n_55,
      \PCM_MEM_TO_BUFFER.data_reg[16]\ => \PCM_MEM_TO_BUFFER.data_reg[16]_0\,
      \PCM_MEM_TO_BUFFER.data_reg[17]\ => \PCM_MEM_TO_BUFFER.data_reg[17]_0\,
      \PCM_MEM_TO_BUFFER.data_reg[18]\ => \PCM_MEM_TO_BUFFER.data_reg[18]_0\,
      \PCM_MEM_TO_BUFFER.data_reg[19]\ => \PCM_MEM_TO_BUFFER.data_reg[19]_0\,
      \PCM_MEM_TO_BUFFER.data_reg[20]\ => \PCM_MEM_TO_BUFFER.data_reg[20]_0\,
      \PCM_MEM_TO_BUFFER.data_reg[21]\ => \PCM_MEM_TO_BUFFER.data_reg[21]_0\,
      \PCM_MEM_TO_BUFFER.data_reg[22]\ => \PCM_MEM_TO_BUFFER.data_reg[22]_0\,
      \PCM_MEM_TO_BUFFER.data_reg[23]\ => \PCM_MEM_TO_BUFFER.data_reg[23]_0\,
      \PCM_MEM_TO_BUFFER.valid_reg\ => buffering_1_n_56,
      \PCM_MEM_TO_BUFFER.valid_reg_0\ => \PCM_MEM_TO_BUFFER.count_reg_n_0_[0]\,
      \PCM_MEM_TO_BUFFER.valid_reg_1\ => \PCM_MEM_TO_BUFFER.count_reg_n_0_[1]\,
      \PCM_MEM_TO_BUFFER.valid_reg_2\ => \PCM_MEM_TO_BUFFER.valid_reg_n_0\,
      Q(3 downto 0) => \INTERLEAVED.count_reg[3]\(3 downto 0),
      S(0) => buffering_1_n_71,
      SR(0) => SR(0),
      almost_full => almost_full,
      aud_mclk => aud_mclk,
      aud_mreset => aud_mreset,
      \count_value_i_reg[0]\ => I_DATAMOVER_MM2S_n_8,
      dest_arst => dest_arst,
      din(23 downto 0) => din(23 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      \gen_wr_a.gen_word_narrow.mem_reg\ => \gen_wr_a.gen_word_narrow.mem_reg\,
      \gen_wr_a.gen_word_narrow.mem_reg_0\(31 downto 0) => \PCM_MEM_TO_BUFFER.data\(31 downto 0),
      \gen_wr_a.gen_word_narrow.mem_reg_1\(0) => sig_next_cmd_cmplt_reg_i_3(0),
      m_axi_mm2s_rdata(7 downto 0) => m_axi_mm2s_rdata(15 downto 8),
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      m_axis_mm2s_aresetn => m_axis_mm2s_aresetn,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tvalid => m_axis_mm2s_tvalid,
      prog_empty => data_ready,
      rd_data_count(3 downto 0) => rd_data_count(3 downto 0),
      reset_gen => reset_gen,
      \sample_count0_carry__0_0\(15 downto 0) => \sample_count0_carry__0\(15 downto 0),
      \sample_count_reg[11]_0\(3) => \i_/i_/i__carry__1_n_4\,
      \sample_count_reg[11]_0\(2) => \i_/i_/i__carry__1_n_5\,
      \sample_count_reg[11]_0\(1) => \i_/i_/i__carry__1_n_6\,
      \sample_count_reg[11]_0\(0) => \i_/i_/i__carry__1_n_7\,
      \sample_count_reg[15]_0\(14 downto 0) => sample_count_reg(15 downto 1),
      \sample_count_reg[15]_1\(3) => \i_/i_/i__carry__2_n_4\,
      \sample_count_reg[15]_1\(2) => \i_/i_/i__carry__2_n_5\,
      \sample_count_reg[15]_1\(1) => \i_/i_/i__carry__2_n_6\,
      \sample_count_reg[15]_1\(0) => \i_/i_/i__carry__2_n_7\,
      \sample_count_reg[7]_0\(3) => \i_/i_/i__carry__0_n_4\,
      \sample_count_reg[7]_0\(2) => \i_/i_/i__carry__0_n_5\,
      \sample_count_reg[7]_0\(1) => \i_/i_/i__carry__0_n_6\,
      \sample_count_reg[7]_0\(0) => \i_/i_/i__carry__0_n_7\,
      soft_reset_core => soft_reset_core,
      start_dma => start_dma,
      wr_en0 => wr_en0,
      wr_rst_busy => wr_rst_busy
    );
command_generator_1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_formatter_v1_0_7_mm2s_command_gen
     port map (
      \CAPTURE_MM2S.period_size_reg[15]\(0) => \CAPTURE_MM2S.period_size_reg[15]\(0),
      CO(0) => CO(0),
      DI(2 downto 0) => DI(2 downto 0),
      \INTERLEAVED.byte_count_reg[0]_0\(0) => \INTERLEAVED.byte_count_reg[0]\(0),
      \INTERLEAVED.byte_count_reg[10]_0\(2 downto 0) => \INTERLEAVED.byte_count_reg[10]\(2 downto 0),
      \INTERLEAVED.byte_count_reg[10]_1\(2 downto 0) => \INTERLEAVED.byte_count_reg[10]_0\(2 downto 0),
      \INTERLEAVED.byte_count_reg[15]_0\(15 downto 0) => \INTERLEAVED.byte_count_reg[15]\(15 downto 0),
      \INTERLEAVED.byte_count_reg[6]_0\(3 downto 0) => \INTERLEAVED.byte_count_reg[6]\(3 downto 0),
      \INTERLEAVED.current_address_reg[5]_0\(0) => \INTERLEAVED.current_address_reg[5]\(0),
      \INTERLEAVED.current_address_reg[5]_i_2_0\(2 downto 0) => sig_next_cmd_cmplt_reg_i_3(2 downto 0),
      \INTERLEAVED.current_address_reg[5]_i_2_1\ => \gen_wr_a.gen_word_narrow.mem_reg\,
      \INTERLEAVED.current_address_reg[63]_0\(63 downto 5) => mm2s_cmd_data(95 downto 37),
      \INTERLEAVED.current_address_reg[63]_0\(4) => \^interleaved.current_address_reg[4]\(0),
      \INTERLEAVED.current_address_reg[63]_0\(3 downto 0) => mm2s_cmd_data(35 downto 32),
      \INTERLEAVED.current_address_reg[63]_1\ => \INTERLEAVED.current_address_reg[63]\,
      \INTERLEAVED.current_address_reg[63]_2\(63 downto 0) => \INTERLEAVED.current_address_reg[63]_0\(63 downto 0),
      \INTERLEAVED.current_address_reg[9]_i_2_0\(3 downto 0) => \INTERLEAVED.current_address_reg[9]_i_2\(3 downto 0),
      \INTERLEAVED.period_count_reg[0]_0\ => \INTERLEAVED.period_count_reg[0]\,
      \INTERLEAVED.period_count_reg[7]_0\(6 downto 0) => \INTERLEAVED.period_count_reg[7]\(6 downto 0),
      O(2 downto 0) => O(2 downto 0),
      Q(6 downto 0) => Q(6 downto 0),
      S(0) => S(0),
      SR(0) => SR(0),
      \bytes_reg[13]_0\(0) => \bytes_reg[13]\(0),
      \bytes_reg[15]_0\ => \bytes_reg[15]\,
      \bytes_reg[9]_0\(6 downto 0) => \bytes_reg[9]\(6 downto 0),
      \bytes_reg[9]_1\(3 downto 0) => \bytes_reg[9]_0\(3 downto 0),
      bytes_transferred0(12 downto 0) => bytes_transferred0(12 downto 0),
      \bytes_transferred0_inferred__0/i__carry__0_0\(3 downto 0) => \bytes_transferred0_inferred__0/i__carry__0\(3 downto 0),
      \bytes_transferred_reg[13]_0\(0) => \bytes_transferred_reg[13]\(0),
      \bytes_transferred_reg[15]_0\ => \bytes_transferred_reg[15]\,
      \bytes_transferred_reg[15]_1\(1 downto 0) => \bytes_transferred_reg[15]_0\(1 downto 0),
      \bytes_transferred_reg[3]_0\ => \^mm2s_status_valid\,
      \bytes_transferred_reg[5]_0\(2 downto 0) => \bytes_transferred_reg[5]\(2 downto 0),
      \bytes_transferred_reg[9]_0\(6 downto 0) => \bytes_transferred_reg[9]\(6 downto 0),
      \bytes_transferred_reg[9]_1\(3 downto 0) => \bytes_transferred_reg[9]_0\(3 downto 0),
      \i__carry_i_3\(0) => \i__carry_i_3\(0),
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      mm2s_cmd_ready => mm2s_cmd_ready,
      mm2s_cmd_valid => mm2s_cmd_valid,
      period_interrupt_reg_0 => period_interrupt_reg,
      period_interrupt_reg_1 => period_interrupt_reg_0,
      \periods_reg[0]_0\(1 downto 0) => \periods_reg[0]\(1 downto 0),
      \periods_reg[7]_0\(7 downto 0) => \periods_reg[7]\(7 downto 0),
      \periods_reg[7]_1\(0) => \periods_reg[7]_0\(0),
      prog_empty => data_ready,
      reset_gen => reset_gen,
      src_in(21 downto 0) => src_in(21 downto 0),
      start_dma => start_dma,
      \transfer_count_read1_carry__0_0\(3 downto 0) => \transfer_count_read1_carry__0\(3 downto 0),
      transfer_count_read2(12 downto 0) => transfer_count_read2(12 downto 0),
      \transfer_count_read_reg[13]_0\(0) => \transfer_count_read_reg[13]\(0),
      \transfer_count_read_reg[5]_0\(2 downto 0) => \transfer_count_read_reg[5]\(2 downto 0),
      \transfer_count_read_reg[9]_0\(3 downto 0) => \transfer_count_read_reg[9]\(3 downto 0)
    );
\i_/i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i_/i__carry_n_0\,
      CO(2) => \i_/i_/i__carry_n_1\,
      CO(1) => \i_/i_/i__carry_n_2\,
      CO(0) => \i_/i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \i_/i_/i__carry_n_4\,
      O(2) => \i_/i_/i__carry_n_5\,
      O(1) => \i_/i_/i__carry_n_6\,
      O(0) => \i_/i_/i__carry_n_7\,
      S(3 downto 1) => sample_count_reg(3 downto 1),
      S(0) => buffering_1_n_71
    );
\i_/i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i__carry_n_0\,
      CO(3) => \i_/i_/i__carry__0_n_0\,
      CO(2) => \i_/i_/i__carry__0_n_1\,
      CO(1) => \i_/i_/i__carry__0_n_2\,
      CO(0) => \i_/i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_/i_/i__carry__0_n_4\,
      O(2) => \i_/i_/i__carry__0_n_5\,
      O(1) => \i_/i_/i__carry__0_n_6\,
      O(0) => \i_/i_/i__carry__0_n_7\,
      S(3 downto 0) => sample_count_reg(7 downto 4)
    );
\i_/i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i__carry__0_n_0\,
      CO(3) => \i_/i_/i__carry__1_n_0\,
      CO(2) => \i_/i_/i__carry__1_n_1\,
      CO(1) => \i_/i_/i__carry__1_n_2\,
      CO(0) => \i_/i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_/i_/i__carry__1_n_4\,
      O(2) => \i_/i_/i__carry__1_n_5\,
      O(1) => \i_/i_/i__carry__1_n_6\,
      O(0) => \i_/i_/i__carry__1_n_7\,
      S(3 downto 0) => sample_count_reg(11 downto 8)
    );
\i_/i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i__carry__1_n_0\,
      CO(3) => \NLW_i_/i_/i__carry__2_CO_UNCONNECTED\(3),
      CO(2) => \i_/i_/i__carry__2_n_1\,
      CO(1) => \i_/i_/i__carry__2_n_2\,
      CO(0) => \i_/i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_/i_/i__carry__2_n_4\,
      O(2) => \i_/i_/i__carry__2_n_5\,
      O(1) => \i_/i_/i__carry__2_n_6\,
      O(0) => \i_/i_/i__carry__2_n_7\,
      S(3 downto 0) => sample_count_reg(15 downto 12)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_formatter_v1_0_7_mm2s_top is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    oAxi_WReady_reg : out STD_LOGIC;
    s_axi_lite_bvalid : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    irq_mm2s : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_tid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_rready : out STD_LOGIC;
    m_axis_mm2s_tvalid : out STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    aud_mclk : in STD_LOGIC;
    aud_mreset : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_aresetn : in STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    stmRead : in STD_LOGIC_VECTOR ( 0 to 0 );
    \oAxi_RData_reg[1]\ : in STD_LOGIC;
    \oAxi_RData_reg[9]\ : in STD_LOGIC;
    \oAxi_RData_reg[24]\ : in STD_LOGIC;
    \oAxi_RData_reg[0]\ : in STD_LOGIC;
    \oAxi_RData_reg[17]\ : in STD_LOGIC;
    \oAxi_RData_reg[29]\ : in STD_LOGIC;
    \oAxi_RData_reg[15]\ : in STD_LOGIC;
    \oAxi_RData_reg[15]_0\ : in STD_LOGIC;
    \oAxi_RData_reg[31]\ : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    \oAxi_RData_reg[23]\ : in STD_LOGIC;
    \oAxi_RData_reg[13]\ : in STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axis_mm2s_tready : in STD_LOGIC;
    m_axis_mm2s_aresetn : in STD_LOGIC;
    dest_arst : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_arready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_formatter_v1_0_7_mm2s_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_formatter_v1_0_7_mm2s_top is
  signal \I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal buffer_start_address : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal buffer_start_address_lite : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \buffering_1/INTERLEAVED.fifo_count\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \buffering_1/INTERLEAVED.full\ : STD_LOGIC;
  signal \buffering_1/INTERLEAVED.rst_bsy\ : STD_LOGIC;
  signal clear_dma_transfer_count_lite : STD_LOGIC;
  signal \command_generator_1/byte_count\ : STD_LOGIC_VECTOR ( 9 downto 3 );
  signal \command_generator_1/bytes_reg\ : STD_LOGIC_VECTOR ( 9 downto 3 );
  signal \command_generator_1/bytes_transferred0\ : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal \command_generator_1/bytes_transferred00_out\ : STD_LOGIC;
  signal \command_generator_1/bytes_transferred_reg\ : STD_LOGIC_VECTOR ( 9 downto 3 );
  signal \command_generator_1/periods_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \command_generator_1/transfer_count_read1\ : STD_LOGIC;
  signal \command_generator_1/transfer_count_read2\ : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal data3 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal dma_transfer_count : STD_LOGIC_VECTOR ( 24 downto 3 );
  signal dma_transfer_count_lite : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal fs_multiplier_value : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal fs_multiplier_value_lite : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal halt_complete_dm : STD_LOGIC;
  signal halted : STD_LOGIC;
  signal ioc_irq_pulse : STD_LOGIC;
  signal ioc_irq_pulse_lite : STD_LOGIC;
  signal \^m_axis_mm2s_tid\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m_axis_tdata_mem : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal mm2s_cdc_1_n_109 : STD_LOGIC;
  signal mm2s_cdc_1_n_110 : STD_LOGIC;
  signal mm2s_cdc_1_n_118 : STD_LOGIC;
  signal mm2s_cdc_1_n_119 : STD_LOGIC;
  signal mm2s_cdc_1_n_120 : STD_LOGIC;
  signal mm2s_cdc_1_n_121 : STD_LOGIC;
  signal mm2s_cdc_1_n_122 : STD_LOGIC;
  signal mm2s_cdc_1_n_123 : STD_LOGIC;
  signal mm2s_cdc_1_n_124 : STD_LOGIC;
  signal mm2s_cdc_1_n_125 : STD_LOGIC;
  signal mm2s_cdc_1_n_126 : STD_LOGIC;
  signal mm2s_cdc_1_n_127 : STD_LOGIC;
  signal mm2s_cdc_1_n_128 : STD_LOGIC;
  signal mm2s_cdc_1_n_129 : STD_LOGIC;
  signal mm2s_cdc_1_n_130 : STD_LOGIC;
  signal mm2s_cdc_1_n_131 : STD_LOGIC;
  signal mm2s_cdc_1_n_132 : STD_LOGIC;
  signal mm2s_cdc_1_n_133 : STD_LOGIC;
  signal mm2s_cdc_1_n_134 : STD_LOGIC;
  signal mm2s_cdc_1_n_135 : STD_LOGIC;
  signal mm2s_cdc_1_n_136 : STD_LOGIC;
  signal mm2s_cdc_1_n_137 : STD_LOGIC;
  signal mm2s_cdc_1_n_138 : STD_LOGIC;
  signal mm2s_cdc_1_n_139 : STD_LOGIC;
  signal mm2s_cdc_1_n_172 : STD_LOGIC;
  signal mm2s_cdc_1_n_178 : STD_LOGIC;
  signal mm2s_cdc_1_n_179 : STD_LOGIC;
  signal mm2s_cdc_1_n_180 : STD_LOGIC;
  signal mm2s_cdc_1_n_197 : STD_LOGIC;
  signal mm2s_cdc_1_n_198 : STD_LOGIC;
  signal mm2s_cdc_1_n_199 : STD_LOGIC;
  signal mm2s_cdc_1_n_200 : STD_LOGIC;
  signal mm2s_cdc_1_n_201 : STD_LOGIC;
  signal mm2s_cdc_1_n_202 : STD_LOGIC;
  signal mm2s_cdc_1_n_203 : STD_LOGIC;
  signal mm2s_cdc_1_n_204 : STD_LOGIC;
  signal mm2s_cdc_1_n_205 : STD_LOGIC;
  signal mm2s_cdc_1_n_206 : STD_LOGIC;
  signal mm2s_cdc_1_n_207 : STD_LOGIC;
  signal mm2s_cdc_1_n_208 : STD_LOGIC;
  signal mm2s_cdc_1_n_209 : STD_LOGIC;
  signal mm2s_cdc_1_n_210 : STD_LOGIC;
  signal mm2s_cdc_1_n_211 : STD_LOGIC;
  signal mm2s_cdc_1_n_212 : STD_LOGIC;
  signal mm2s_cdc_1_n_213 : STD_LOGIC;
  signal mm2s_cdc_1_n_214 : STD_LOGIC;
  signal mm2s_cdc_1_n_215 : STD_LOGIC;
  signal mm2s_cdc_1_n_216 : STD_LOGIC;
  signal mm2s_cdc_1_n_217 : STD_LOGIC;
  signal mm2s_cdc_1_n_218 : STD_LOGIC;
  signal mm2s_cdc_1_n_219 : STD_LOGIC;
  signal mm2s_cdc_1_n_220 : STD_LOGIC;
  signal mm2s_cdc_1_n_221 : STD_LOGIC;
  signal mm2s_cdc_1_n_222 : STD_LOGIC;
  signal mm2s_cdc_1_n_223 : STD_LOGIC;
  signal mm2s_cdc_1_n_224 : STD_LOGIC;
  signal mm2s_cdc_1_n_225 : STD_LOGIC;
  signal mm2s_cdc_1_n_226 : STD_LOGIC;
  signal mm2s_cdc_1_n_227 : STD_LOGIC;
  signal mm2s_cdc_1_n_228 : STD_LOGIC;
  signal mm2s_cdc_1_n_229 : STD_LOGIC;
  signal mm2s_cdc_1_n_230 : STD_LOGIC;
  signal mm2s_cdc_1_n_231 : STD_LOGIC;
  signal mm2s_cdc_1_n_232 : STD_LOGIC;
  signal mm2s_cdc_1_n_233 : STD_LOGIC;
  signal mm2s_cdc_1_n_234 : STD_LOGIC;
  signal mm2s_cdc_1_n_235 : STD_LOGIC;
  signal mm2s_cdc_1_n_236 : STD_LOGIC;
  signal mm2s_cdc_1_n_237 : STD_LOGIC;
  signal mm2s_cdc_1_n_238 : STD_LOGIC;
  signal mm2s_cdc_1_n_239 : STD_LOGIC;
  signal mm2s_cdc_1_n_240 : STD_LOGIC;
  signal mm2s_cdc_1_n_241 : STD_LOGIC;
  signal mm2s_cdc_1_n_242 : STD_LOGIC;
  signal mm2s_cdc_1_n_243 : STD_LOGIC;
  signal mm2s_cdc_1_n_244 : STD_LOGIC;
  signal mm2s_cdc_1_n_245 : STD_LOGIC;
  signal mm2s_cdc_1_n_246 : STD_LOGIC;
  signal mm2s_cdc_1_n_247 : STD_LOGIC;
  signal mm2s_cdc_1_n_248 : STD_LOGIC;
  signal mm2s_cmd_data : STD_LOGIC_VECTOR ( 36 downto 3 );
  signal mm2s_decode_error : STD_LOGIC;
  signal mm2s_decode_error_lite : STD_LOGIC;
  signal mm2s_logic_1_n_107 : STD_LOGIC;
  signal mm2s_logic_1_n_108 : STD_LOGIC;
  signal mm2s_logic_1_n_109 : STD_LOGIC;
  signal mm2s_logic_1_n_110 : STD_LOGIC;
  signal mm2s_logic_1_n_111 : STD_LOGIC;
  signal mm2s_logic_1_n_112 : STD_LOGIC;
  signal mm2s_logic_1_n_113 : STD_LOGIC;
  signal mm2s_logic_1_n_114 : STD_LOGIC;
  signal mm2s_logic_1_n_115 : STD_LOGIC;
  signal mm2s_logic_1_n_116 : STD_LOGIC;
  signal mm2s_logic_1_n_117 : STD_LOGIC;
  signal mm2s_logic_1_n_118 : STD_LOGIC;
  signal mm2s_logic_1_n_119 : STD_LOGIC;
  signal mm2s_logic_1_n_120 : STD_LOGIC;
  signal mm2s_logic_1_n_121 : STD_LOGIC;
  signal mm2s_logic_1_n_122 : STD_LOGIC;
  signal mm2s_logic_1_n_92 : STD_LOGIC;
  signal mm2s_registers_1_n_6 : STD_LOGIC;
  signal mm2s_registers_1_n_81 : STD_LOGIC;
  signal mm2s_registers_1_n_82 : STD_LOGIC;
  signal mm2s_registers_1_n_83 : STD_LOGIC;
  signal mm2s_registers_1_n_84 : STD_LOGIC;
  signal mm2s_registers_1_n_85 : STD_LOGIC;
  signal mm2s_registers_1_n_86 : STD_LOGIC;
  signal mm2s_registers_1_n_87 : STD_LOGIC;
  signal mm2s_slave_error : STD_LOGIC;
  signal mm2s_slave_error_lite : STD_LOGIC;
  signal mm2s_status_valid : STD_LOGIC;
  signal no_of_valid_channels : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pcm_data_width : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal period_size : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal reset_gen : STD_LOGIC;
  signal reset_mm2s_n_2 : STD_LOGIC;
  signal reset_mm2s_n_3 : STD_LOGIC;
  signal reset_mm2s_n_4 : STD_LOGIC;
  signal reset_mm2s_n_6 : STD_LOGIC;
  signal s_axis_tdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal soft_reset_core : STD_LOGIC;
  signal soft_reset_lite : STD_LOGIC;
  signal start_dma : STD_LOGIC;
  signal start_dma_lite : STD_LOGIC;
begin
  SR(0) <= \^sr\(0);
  m_axis_mm2s_tid(3 downto 0) <= \^m_axis_mm2s_tid\(3 downto 0);
mm2s_cdc_1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_formatter_v1_0_7_mm2s_sync
     port map (
      \CAPTURE_MM2S.no_of_periods_reg[1]_0\ => mm2s_cdc_1_n_204,
      \CAPTURE_MM2S.no_of_valid_channels_reg[2]_0\ => mm2s_cdc_1_n_206,
      \CAPTURE_MM2S.no_of_valid_channels_reg[3]_0\(3 downto 0) => no_of_valid_channels(3 downto 0),
      \CAPTURE_MM2S.no_of_valid_channels_reg[3]_1\(2) => mm2s_cdc_1_n_121,
      \CAPTURE_MM2S.no_of_valid_channels_reg[3]_1\(1) => mm2s_cdc_1_n_122,
      \CAPTURE_MM2S.no_of_valid_channels_reg[3]_1\(0) => mm2s_cdc_1_n_123,
      \CAPTURE_MM2S.no_of_valid_channels_reg[3]_2\(3) => mm2s_registers_1_n_84,
      \CAPTURE_MM2S.no_of_valid_channels_reg[3]_2\(2) => mm2s_registers_1_n_85,
      \CAPTURE_MM2S.no_of_valid_channels_reg[3]_2\(1) => mm2s_registers_1_n_86,
      \CAPTURE_MM2S.no_of_valid_channels_reg[3]_2\(0) => mm2s_registers_1_n_87,
      \CAPTURE_MM2S.pcm_data_width_reg[1]_0\ => mm2s_cdc_1_n_110,
      \CAPTURE_MM2S.pcm_data_width_reg[1]_1\ => mm2s_cdc_1_n_178,
      \CAPTURE_MM2S.pcm_data_width_reg[2]_0\(2 downto 0) => pcm_data_width(2 downto 0),
      \CAPTURE_MM2S.pcm_data_width_reg[2]_1\ => mm2s_cdc_1_n_199,
      \CAPTURE_MM2S.pcm_data_width_reg[2]_2\(2) => mm2s_registers_1_n_81,
      \CAPTURE_MM2S.pcm_data_width_reg[2]_2\(1) => mm2s_registers_1_n_82,
      \CAPTURE_MM2S.pcm_data_width_reg[2]_2\(0) => mm2s_registers_1_n_83,
      \CAPTURE_MM2S.period_size_reg[10]_0\(3) => mm2s_cdc_1_n_213,
      \CAPTURE_MM2S.period_size_reg[10]_0\(2) => mm2s_cdc_1_n_214,
      \CAPTURE_MM2S.period_size_reg[10]_0\(1) => mm2s_cdc_1_n_215,
      \CAPTURE_MM2S.period_size_reg[10]_0\(0) => mm2s_cdc_1_n_216,
      \CAPTURE_MM2S.period_size_reg[15]_0\(1) => mm2s_cdc_1_n_179,
      \CAPTURE_MM2S.period_size_reg[15]_0\(0) => mm2s_cdc_1_n_180,
      \CAPTURE_MM2S.period_size_reg[15]_1\(15 downto 0) => period_size(15 downto 0),
      \CAPTURE_MM2S.period_size_reg[15]_2\(1) => mm2s_cdc_1_n_197,
      \CAPTURE_MM2S.period_size_reg[15]_2\(0) => mm2s_cdc_1_n_198,
      \CAPTURE_MM2S.period_size_reg[9]_0\(3) => mm2s_cdc_1_n_217,
      \CAPTURE_MM2S.period_size_reg[9]_0\(2) => mm2s_cdc_1_n_218,
      \CAPTURE_MM2S.period_size_reg[9]_0\(1) => mm2s_cdc_1_n_219,
      \CAPTURE_MM2S.period_size_reg[9]_0\(0) => mm2s_cdc_1_n_220,
      CO(0) => \command_generator_1/transfer_count_read1\,
      D(5) => mm2s_cdc_1_n_172,
      D(4 downto 0) => mm2s_cmd_data(7 downto 3),
      DI(2) => mm2s_cdc_1_n_207,
      DI(1) => mm2s_cdc_1_n_208,
      DI(0) => mm2s_cdc_1_n_209,
      \INTERLEAVED.byte_count_reg[5]\(3) => mm2s_cdc_1_n_221,
      \INTERLEAVED.byte_count_reg[5]\(2) => mm2s_cdc_1_n_222,
      \INTERLEAVED.byte_count_reg[5]\(1) => mm2s_cdc_1_n_223,
      \INTERLEAVED.byte_count_reg[5]\(0) => mm2s_cdc_1_n_224,
      \INTERLEAVED.byte_count_reg[8]\(2) => mm2s_cdc_1_n_210,
      \INTERLEAVED.byte_count_reg[8]\(1) => mm2s_cdc_1_n_211,
      \INTERLEAVED.byte_count_reg[8]\(0) => mm2s_cdc_1_n_212,
      \INTERLEAVED.count_reg[0]\ => mm2s_logic_1_n_92,
      \INTERLEAVED.current_address_reg[4]\(0) => mm2s_cdc_1_n_119,
      \INTERLEAVED.current_address_reg[5]_i_2\(0) => mm2s_cmd_data(36),
      \INTERLEAVED.period_count[7]_i_4_0\ => mm2s_logic_1_n_122,
      \INTERLEAVED.period_count[7]_i_7_0\(6) => mm2s_logic_1_n_115,
      \INTERLEAVED.period_count[7]_i_7_0\(5) => mm2s_logic_1_n_116,
      \INTERLEAVED.period_count[7]_i_7_0\(4) => mm2s_logic_1_n_117,
      \INTERLEAVED.period_count[7]_i_7_0\(3) => mm2s_logic_1_n_118,
      \INTERLEAVED.period_count[7]_i_7_0\(2) => mm2s_logic_1_n_119,
      \INTERLEAVED.period_count[7]_i_7_0\(1) => mm2s_logic_1_n_120,
      \INTERLEAVED.period_count[7]_i_7_0\(0) => mm2s_logic_1_n_121,
      O(2) => mm2s_cdc_1_n_225,
      O(1) => mm2s_cdc_1_n_226,
      O(0) => mm2s_cdc_1_n_227,
      Q(63 downto 0) => buffer_start_address_lite(63 downto 0),
      S(0) => mm2s_cdc_1_n_118,
      SR(0) => reset_mm2s_n_4,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\(0) => mm2s_cdc_1_n_109,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => mm2s_cdc_1_n_200,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\ => mm2s_cdc_1_n_201,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2\ => mm2s_cdc_1_n_202,
      almost_full => \buffering_1/INTERLEAVED.full\,
      aud_mclk => aud_mclk,
      \byte_count0_carry__0\(6 downto 0) => \command_generator_1/byte_count\(9 downto 3),
      bytes_reg(6 downto 0) => \command_generator_1/bytes_reg\(9 downto 3),
      \bytes_reg[9]\(0) => mm2s_cdc_1_n_228,
      \bytes_reg[9]_0\(3) => mm2s_cdc_1_n_229,
      \bytes_reg[9]_0\(2) => mm2s_cdc_1_n_230,
      \bytes_reg[9]_0\(1) => mm2s_cdc_1_n_231,
      \bytes_reg[9]_0\(0) => mm2s_cdc_1_n_232,
      bytes_transferred0(12 downto 0) => \command_generator_1/bytes_transferred0\(15 downto 3),
      bytes_transferred_reg(6 downto 0) => \command_generator_1/bytes_transferred_reg\(9 downto 3),
      \bytes_transferred_reg[15]\(0) => \command_generator_1/bytes_transferred00_out\,
      \bytes_transferred_reg[4]\(0) => mm2s_cdc_1_n_120,
      \bytes_transferred_reg[4]_0\(2) => mm2s_cdc_1_n_241,
      \bytes_transferred_reg[4]_0\(1) => mm2s_cdc_1_n_242,
      \bytes_transferred_reg[4]_0\(0) => mm2s_cdc_1_n_243,
      \bytes_transferred_reg[9]\(0) => mm2s_cdc_1_n_244,
      \bytes_transferred_reg[9]_0\(3) => mm2s_cdc_1_n_245,
      \bytes_transferred_reg[9]_0\(2) => mm2s_cdc_1_n_246,
      \bytes_transferred_reg[9]_0\(1) => mm2s_cdc_1_n_247,
      \bytes_transferred_reg[9]_0\(0) => mm2s_cdc_1_n_248,
      data3(23 downto 0) => data3(23 downto 0),
      dest_arst => dest_arst,
      dest_out(24 downto 0) => dma_transfer_count_lite(24 downto 0),
      dest_pulse => ioc_irq_pulse_lite,
      dest_rst => \^sr\(0),
      din(23) => mm2s_cdc_1_n_124,
      din(22) => mm2s_cdc_1_n_125,
      din(21) => mm2s_cdc_1_n_126,
      din(20) => mm2s_cdc_1_n_127,
      din(19) => mm2s_cdc_1_n_128,
      din(18) => mm2s_cdc_1_n_129,
      din(17) => mm2s_cdc_1_n_130,
      din(16) => mm2s_cdc_1_n_131,
      din(15) => mm2s_cdc_1_n_132,
      din(14) => mm2s_cdc_1_n_133,
      din(13) => mm2s_cdc_1_n_134,
      din(12) => mm2s_cdc_1_n_135,
      din(11) => mm2s_cdc_1_n_136,
      din(10) => mm2s_cdc_1_n_137,
      din(9) => mm2s_cdc_1_n_138,
      din(8) => mm2s_cdc_1_n_139,
      din(7 downto 0) => s_axis_tdata(7 downto 0),
      dout(23 downto 0) => m_axis_tdata_mem(31 downto 8),
      \gen_wr_a.gen_word_narrow.mem_reg\ => mm2s_logic_1_n_107,
      \gen_wr_a.gen_word_narrow.mem_reg_0\ => mm2s_logic_1_n_108,
      \gen_wr_a.gen_word_narrow.mem_reg_1\ => mm2s_logic_1_n_109,
      \gen_wr_a.gen_word_narrow.mem_reg_2\ => mm2s_logic_1_n_110,
      \gen_wr_a.gen_word_narrow.mem_reg_3\ => mm2s_logic_1_n_111,
      \gen_wr_a.gen_word_narrow.mem_reg_4\ => mm2s_logic_1_n_112,
      \gen_wr_a.gen_word_narrow.mem_reg_5\ => mm2s_logic_1_n_113,
      \gen_wr_a.gen_word_narrow.mem_reg_6\ => mm2s_logic_1_n_114,
      \grdc.rd_data_count_i_reg[3]\ => mm2s_cdc_1_n_205,
      m_axi_mm2s_rdata(23 downto 8) => m_axi_mm2s_rdata(31 downto 16),
      m_axi_mm2s_rdata(7 downto 0) => m_axi_mm2s_rdata(7 downto 0),
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      m_axis_mm2s_aresetn => m_axis_mm2s_aresetn,
      m_axis_mm2s_tdata(23 downto 0) => m_axis_mm2s_tdata(31 downto 8),
      m_axis_mm2s_tid(0) => \^m_axis_mm2s_tid\(3),
      mm2s_status_valid => mm2s_status_valid,
      \periods_reg[7]\(7 downto 0) => \command_generator_1/periods_reg\(7 downto 0),
      rd_data_count(3 downto 0) => \buffering_1/INTERLEAVED.fifo_count\(3 downto 0),
      reset_gen => reset_gen,
      s_axi_lite_aclk => s_axi_lite_aclk,
      soft_reset_core => soft_reset_core,
      src_ff_reg => mm2s_slave_error,
      src_ff_reg_0 => mm2s_decode_error,
      src_in(21 downto 0) => dma_transfer_count(24 downto 3),
      src_in_ff_reg => ioc_irq_pulse,
      src_pulse => clear_dma_transfer_count_lite,
      start_dma => start_dma,
      start_dma_lite => start_dma_lite,
      start_dma_r_reg_0 => mm2s_cdc_1_n_203,
      \syncstages_ff_reg[0][15]\(15 downto 0) => fs_multiplier_value_lite(15 downto 0),
      \syncstages_ff_reg[1]\ => mm2s_slave_error_lite,
      \syncstages_ff_reg[1][15]\(15 downto 0) => fs_multiplier_value(15 downto 0),
      \syncstages_ff_reg[1][63]\(63 downto 0) => buffer_start_address(63 downto 0),
      \syncstages_ff_reg[1]_0\ => mm2s_decode_error_lite,
      transfer_count_read2(12 downto 0) => \command_generator_1/transfer_count_read2\(15 downto 3),
      \transfer_count_read_reg[4]\(2) => mm2s_cdc_1_n_233,
      \transfer_count_read_reg[4]\(1) => mm2s_cdc_1_n_234,
      \transfer_count_read_reg[4]\(0) => mm2s_cdc_1_n_235,
      \transfer_count_read_reg[9]\(0) => mm2s_cdc_1_n_236,
      \transfer_count_read_reg[9]_0\(3) => mm2s_cdc_1_n_237,
      \transfer_count_read_reg[9]_0\(2) => mm2s_cdc_1_n_238,
      \transfer_count_read_reg[9]_0\(1) => mm2s_cdc_1_n_239,
      \transfer_count_read_reg[9]_0\(0) => mm2s_cdc_1_n_240,
      wr_rst_busy => \buffering_1/INTERLEAVED.rst_bsy\
    );
mm2s_logic_1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_formatter_v1_0_7_mm2s
     port map (
      \CAPTURE_MM2S.period_size_reg[15]\(0) => \command_generator_1/bytes_transferred00_out\,
      CO(0) => \command_generator_1/transfer_count_read1\,
      D(5) => mm2s_cdc_1_n_172,
      D(4 downto 0) => mm2s_cmd_data(7 downto 3),
      DI(2) => mm2s_cdc_1_n_207,
      DI(1) => mm2s_cdc_1_n_208,
      DI(0) => mm2s_cdc_1_n_209,
      \INTERLEAVED.byte_count_reg[0]\(0) => reset_mm2s_n_3,
      \INTERLEAVED.byte_count_reg[10]\(2) => mm2s_cdc_1_n_210,
      \INTERLEAVED.byte_count_reg[10]\(1) => mm2s_cdc_1_n_211,
      \INTERLEAVED.byte_count_reg[10]\(0) => mm2s_cdc_1_n_212,
      \INTERLEAVED.byte_count_reg[10]_0\(2) => mm2s_cdc_1_n_121,
      \INTERLEAVED.byte_count_reg[10]_0\(1) => mm2s_cdc_1_n_122,
      \INTERLEAVED.byte_count_reg[10]_0\(0) => mm2s_cdc_1_n_123,
      \INTERLEAVED.byte_count_reg[15]\(15 downto 0) => period_size(15 downto 0),
      \INTERLEAVED.byte_count_reg[6]\(3) => mm2s_cdc_1_n_221,
      \INTERLEAVED.byte_count_reg[6]\(2) => mm2s_cdc_1_n_222,
      \INTERLEAVED.byte_count_reg[6]\(1) => mm2s_cdc_1_n_223,
      \INTERLEAVED.byte_count_reg[6]\(0) => mm2s_cdc_1_n_224,
      \INTERLEAVED.count_reg[0]\ => mm2s_cdc_1_n_206,
      \INTERLEAVED.count_reg[2]\ => mm2s_logic_1_n_92,
      \INTERLEAVED.count_reg[3]\(3 downto 0) => \^m_axis_mm2s_tid\(3 downto 0),
      \INTERLEAVED.count_reg[3]_0\ => mm2s_cdc_1_n_205,
      \INTERLEAVED.current_address_reg[4]\(0) => mm2s_cmd_data(36),
      \INTERLEAVED.current_address_reg[5]\(0) => mm2s_cdc_1_n_119,
      \INTERLEAVED.current_address_reg[63]\ => mm2s_cdc_1_n_204,
      \INTERLEAVED.current_address_reg[63]_0\(63 downto 0) => buffer_start_address(63 downto 0),
      \INTERLEAVED.current_address_reg[9]_i_2\(3 downto 0) => no_of_valid_channels(3 downto 0),
      \INTERLEAVED.period_count_reg[0]\ => mm2s_logic_1_n_122,
      \INTERLEAVED.period_count_reg[7]\(6) => mm2s_logic_1_n_115,
      \INTERLEAVED.period_count_reg[7]\(5) => mm2s_logic_1_n_116,
      \INTERLEAVED.period_count_reg[7]\(4) => mm2s_logic_1_n_117,
      \INTERLEAVED.period_count_reg[7]\(3) => mm2s_logic_1_n_118,
      \INTERLEAVED.period_count_reg[7]\(2) => mm2s_logic_1_n_119,
      \INTERLEAVED.period_count_reg[7]\(1) => mm2s_logic_1_n_120,
      \INTERLEAVED.period_count_reg[7]\(0) => mm2s_logic_1_n_121,
      \INTERLEAVED.ready_to_send_reg\ => mm2s_cdc_1_n_203,
      O(2) => mm2s_cdc_1_n_225,
      O(1) => mm2s_cdc_1_n_226,
      O(0) => mm2s_cdc_1_n_227,
      \PCM_MEM_TO_BUFFER.count_reg[1]_0\ => mm2s_cdc_1_n_178,
      \PCM_MEM_TO_BUFFER.data_reg[16]_0\ => mm2s_logic_1_n_107,
      \PCM_MEM_TO_BUFFER.data_reg[17]_0\ => mm2s_logic_1_n_108,
      \PCM_MEM_TO_BUFFER.data_reg[18]_0\ => mm2s_logic_1_n_109,
      \PCM_MEM_TO_BUFFER.data_reg[19]_0\ => mm2s_logic_1_n_110,
      \PCM_MEM_TO_BUFFER.data_reg[20]_0\ => mm2s_logic_1_n_111,
      \PCM_MEM_TO_BUFFER.data_reg[21]_0\ => mm2s_logic_1_n_112,
      \PCM_MEM_TO_BUFFER.data_reg[22]_0\ => mm2s_logic_1_n_113,
      \PCM_MEM_TO_BUFFER.data_reg[23]_0\ => mm2s_logic_1_n_114,
      Q(6 downto 0) => \command_generator_1/byte_count\(9 downto 3),
      S(0) => mm2s_cdc_1_n_118,
      SR(0) => reset_mm2s_n_4,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ => mm2s_slave_error,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => mm2s_decode_error,
      almost_full => \buffering_1/INTERLEAVED.full\,
      aud_mclk => aud_mclk,
      aud_mreset => aud_mreset,
      \bytes_reg[13]\(0) => mm2s_cdc_1_n_228,
      \bytes_reg[15]\ => mm2s_cdc_1_n_201,
      \bytes_reg[9]\(6 downto 0) => \command_generator_1/bytes_reg\(9 downto 3),
      \bytes_reg[9]_0\(3) => mm2s_cdc_1_n_229,
      \bytes_reg[9]_0\(2) => mm2s_cdc_1_n_230,
      \bytes_reg[9]_0\(1) => mm2s_cdc_1_n_231,
      \bytes_reg[9]_0\(0) => mm2s_cdc_1_n_232,
      bytes_transferred0(12 downto 0) => \command_generator_1/bytes_transferred0\(15 downto 3),
      \bytes_transferred0_inferred__0/i__carry__0\(3) => mm2s_cdc_1_n_217,
      \bytes_transferred0_inferred__0/i__carry__0\(2) => mm2s_cdc_1_n_218,
      \bytes_transferred0_inferred__0/i__carry__0\(1) => mm2s_cdc_1_n_219,
      \bytes_transferred0_inferred__0/i__carry__0\(0) => mm2s_cdc_1_n_220,
      \bytes_transferred_reg[13]\(0) => mm2s_cdc_1_n_244,
      \bytes_transferred_reg[15]\ => mm2s_cdc_1_n_200,
      \bytes_transferred_reg[15]_0\(1) => mm2s_cdc_1_n_197,
      \bytes_transferred_reg[15]_0\(0) => mm2s_cdc_1_n_198,
      \bytes_transferred_reg[5]\(2) => mm2s_cdc_1_n_241,
      \bytes_transferred_reg[5]\(1) => mm2s_cdc_1_n_242,
      \bytes_transferred_reg[5]\(0) => mm2s_cdc_1_n_243,
      \bytes_transferred_reg[9]\(6 downto 0) => \command_generator_1/bytes_transferred_reg\(9 downto 3),
      \bytes_transferred_reg[9]_0\(3) => mm2s_cdc_1_n_245,
      \bytes_transferred_reg[9]_0\(2) => mm2s_cdc_1_n_246,
      \bytes_transferred_reg[9]_0\(1) => mm2s_cdc_1_n_247,
      \bytes_transferred_reg[9]_0\(0) => mm2s_cdc_1_n_248,
      dest_arst => dest_arst,
      din(23) => mm2s_cdc_1_n_124,
      din(22) => mm2s_cdc_1_n_125,
      din(21) => mm2s_cdc_1_n_126,
      din(20) => mm2s_cdc_1_n_127,
      din(19) => mm2s_cdc_1_n_128,
      din(18) => mm2s_cdc_1_n_129,
      din(17) => mm2s_cdc_1_n_130,
      din(16) => mm2s_cdc_1_n_131,
      din(15) => mm2s_cdc_1_n_132,
      din(14) => mm2s_cdc_1_n_133,
      din(13) => mm2s_cdc_1_n_134,
      din(12) => mm2s_cdc_1_n_135,
      din(11) => mm2s_cdc_1_n_136,
      din(10) => mm2s_cdc_1_n_137,
      din(9) => mm2s_cdc_1_n_138,
      din(8) => mm2s_cdc_1_n_139,
      din(7 downto 0) => s_axis_tdata(7 downto 0),
      dout(31 downto 8) => m_axis_tdata_mem(31 downto 8),
      dout(7 downto 0) => m_axis_mm2s_tdata(7 downto 0),
      \gen_wr_a.gen_word_narrow.mem_reg\ => mm2s_cdc_1_n_199,
      \i__carry_i_3\(0) => mm2s_cdc_1_n_120,
      m_axi_mm2s_araddr(63 downto 0) => m_axi_mm2s_araddr(63 downto 0),
      m_axi_mm2s_arburst(0) => m_axi_mm2s_arburst(0),
      m_axi_mm2s_arlen(7 downto 0) => m_axi_mm2s_arlen(7 downto 0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(0) => m_axi_mm2s_arsize(0),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      m_axi_mm2s_rdata(31 downto 0) => m_axi_mm2s_rdata(31 downto 0),
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      m_axis_mm2s_aresetn => m_axis_mm2s_aresetn,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tvalid => m_axis_mm2s_tvalid,
      mm2s_status_valid => mm2s_status_valid,
      period_interrupt_reg => ioc_irq_pulse,
      period_interrupt_reg_0 => mm2s_cdc_1_n_202,
      \periods_reg[0]\(1) => mm2s_cdc_1_n_179,
      \periods_reg[0]\(0) => mm2s_cdc_1_n_180,
      \periods_reg[7]\(7 downto 0) => \command_generator_1/periods_reg\(7 downto 0),
      \periods_reg[7]_0\(0) => mm2s_cdc_1_n_109,
      rd_data_count(3 downto 0) => \buffering_1/INTERLEAVED.fifo_count\(3 downto 0),
      reset_gen => reset_gen,
      \sample_count0_carry__0\(15 downto 0) => fs_multiplier_value(15 downto 0),
      sig_dqual_reg_empty_reg => mm2s_cdc_1_n_110,
      sig_halt_cmplt_reg => halt_complete_dm,
      sig_next_cmd_cmplt_reg_i_3(2 downto 0) => pcm_data_width(2 downto 0),
      sig_rst2all_stop_request => \I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request\,
      sig_s_h_halt_reg_reg => reset_mm2s_n_6,
      soft_reset_core => soft_reset_core,
      src_in(21 downto 0) => dma_transfer_count(24 downto 3),
      start_dma => start_dma,
      \transfer_count_read1_carry__0\(3) => mm2s_cdc_1_n_213,
      \transfer_count_read1_carry__0\(2) => mm2s_cdc_1_n_214,
      \transfer_count_read1_carry__0\(1) => mm2s_cdc_1_n_215,
      \transfer_count_read1_carry__0\(0) => mm2s_cdc_1_n_216,
      transfer_count_read2(12 downto 0) => \command_generator_1/transfer_count_read2\(15 downto 3),
      \transfer_count_read_reg[13]\(0) => mm2s_cdc_1_n_236,
      \transfer_count_read_reg[5]\(2) => mm2s_cdc_1_n_233,
      \transfer_count_read_reg[5]\(1) => mm2s_cdc_1_n_234,
      \transfer_count_read_reg[5]\(0) => mm2s_cdc_1_n_235,
      \transfer_count_read_reg[9]\(3) => mm2s_cdc_1_n_237,
      \transfer_count_read_reg[9]\(2) => mm2s_cdc_1_n_238,
      \transfer_count_read_reg[9]\(1) => mm2s_cdc_1_n_239,
      \transfer_count_read_reg[9]\(0) => mm2s_cdc_1_n_240,
      wr_rst_busy => \buffering_1/INTERLEAVED.rst_bsy\
    );
mm2s_registers_1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_formatter_v1_0_7_mm2s_registers
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      \buffer_address_reg[63]_0\(63 downto 0) => buffer_start_address_lite(63 downto 0),
      data3(23 downto 0) => data3(23 downto 0),
      dest_out(24 downto 0) => dma_transfer_count_lite(24 downto 0),
      dest_pulse => ioc_irq_pulse_lite,
      dest_rst => \^sr\(0),
      \fs_multiplier_value_reg[15]_0\(15 downto 0) => fs_multiplier_value_lite(15 downto 0),
      halted => halted,
      ioc_irq_en_reg_0 => reset_mm2s_n_2,
      irq_mm2s => irq_mm2s,
      mm2s_decode_error_reg_0 => mm2s_decode_error_lite,
      mm2s_slave_error_reg_0 => mm2s_slave_error_lite,
      \no_of_valid_channels_reg[3]_0\(3) => mm2s_registers_1_n_84,
      \no_of_valid_channels_reg[3]_0\(2) => mm2s_registers_1_n_85,
      \no_of_valid_channels_reg[3]_0\(1) => mm2s_registers_1_n_86,
      \no_of_valid_channels_reg[3]_0\(0) => mm2s_registers_1_n_87,
      \oAxi_RData_reg[0]\ => \oAxi_RData_reg[0]\,
      \oAxi_RData_reg[13]\ => \oAxi_RData_reg[13]\,
      \oAxi_RData_reg[15]\ => \oAxi_RData_reg[15]\,
      \oAxi_RData_reg[15]_0\ => \oAxi_RData_reg[15]_0\,
      \oAxi_RData_reg[17]\ => \oAxi_RData_reg[17]\,
      \oAxi_RData_reg[1]\ => \oAxi_RData_reg[1]\,
      \oAxi_RData_reg[23]\ => \oAxi_RData_reg[23]\,
      \oAxi_RData_reg[24]\ => \oAxi_RData_reg[24]\,
      \oAxi_RData_reg[29]\ => \oAxi_RData_reg[29]\,
      \oAxi_RData_reg[31]\ => \oAxi_RData_reg[31]\,
      \oAxi_RData_reg[9]\ => \oAxi_RData_reg[9]\,
      oAxi_WReady_reg_0 => oAxi_WReady_reg,
      \pcm_data_width_reg[2]_0\(2) => mm2s_registers_1_n_81,
      \pcm_data_width_reg[2]_0\(1) => mm2s_registers_1_n_82,
      \pcm_data_width_reg[2]_0\(0) => mm2s_registers_1_n_83,
      run_stop_reg_0 => mm2s_registers_1_n_6,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_aresetn => s_axi_lite_aresetn,
      s_axi_lite_awaddr(11 downto 0) => s_axi_lite_awaddr(11 downto 0),
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bresp(0) => s_axi_lite_bresp(0),
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      soft_reset_lite => soft_reset_lite,
      src_pulse => clear_dma_transfer_count_lite,
      start_dma_lite => start_dma_lite,
      stmRead(0) => stmRead(0)
    );
reset_mm2s: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_formatter_v1_0_7_reset
     port map (
      SR(0) => reset_mm2s_n_4,
      dest_arst => dest_arst,
      dest_pulse_ff_reg => reset_mm2s_n_6,
      dest_rst => \^sr\(0),
      halted => halted,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      m_axis_mm2s_aresetn => m_axis_mm2s_aresetn,
      m_axis_mm2s_aresetn_0(0) => reset_mm2s_n_3,
      reset_gen => reset_gen,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_aresetn => s_axi_lite_aresetn,
      sig_rst2all_stop_request => \I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request\,
      soft_reset_clr_reg_0 => reset_mm2s_n_2,
      soft_reset_core => soft_reset_core,
      soft_reset_lite => soft_reset_lite,
      src_ff_reg => halt_complete_dm,
      start_dma => start_dma,
      start_dma_lite => start_dma_lite,
      start_dma_lite_r_reg_0 => mm2s_registers_1_n_6
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_formatter_v1_0_7 is
  port (
    s_axi_lite_aclk : in STD_LOGIC;
    s_axi_lite_aresetn : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_mm2s_aclk : in STD_LOGIC;
    m_axis_mm2s_aresetn : in STD_LOGIC;
    aud_mclk : in STD_LOGIC;
    aud_mreset : in STD_LOGIC;
    irq_mm2s : out STD_LOGIC;
    m_axis_mm2s_tvalid : out STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_tid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_aruser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rready : out STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    s_axis_s2mm_aresetn : in STD_LOGIC;
    irq_s2mm : out STD_LOGIC;
    s_axis_s2mm_tvalid : in STD_LOGIC;
    s_axis_s2mm_tready : out STD_LOGIC;
    s_axis_s2mm_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_s2mm_tid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_awuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_wlast : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_bvalid : in STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC
  );
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_formatter_v1_0_7 : entity is "zynq";
  attribute C_INCLUDE_MM2S : integer;
  attribute C_INCLUDE_MM2S of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_formatter_v1_0_7 : entity is 1;
  attribute C_INCLUDE_S2MM : integer;
  attribute C_INCLUDE_S2MM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_formatter_v1_0_7 : entity is 0;
  attribute C_MAX_NUM_CHANNELS_MM2S : integer;
  attribute C_MAX_NUM_CHANNELS_MM2S of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_formatter_v1_0_7 : entity is 2;
  attribute C_MAX_NUM_CHANNELS_S2MM : integer;
  attribute C_MAX_NUM_CHANNELS_S2MM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_formatter_v1_0_7 : entity is 2;
  attribute C_MM2S_ADDR_WIDTH : integer;
  attribute C_MM2S_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_formatter_v1_0_7 : entity is 64;
  attribute C_MM2S_ASYNC_CLOCK : integer;
  attribute C_MM2S_ASYNC_CLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_formatter_v1_0_7 : entity is 1;
  attribute C_MM2S_DATAFORMAT : integer;
  attribute C_MM2S_DATAFORMAT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_formatter_v1_0_7 : entity is 2;
  attribute C_PACKING_MODE_MM2S : integer;
  attribute C_PACKING_MODE_MM2S of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_formatter_v1_0_7 : entity is 0;
  attribute C_PACKING_MODE_S2MM : integer;
  attribute C_PACKING_MODE_S2MM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_formatter_v1_0_7 : entity is 0;
  attribute C_S2MM_ADDR_WIDTH : integer;
  attribute C_S2MM_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_formatter_v1_0_7 : entity is 64;
  attribute C_S2MM_ASYNC_CLOCK : integer;
  attribute C_S2MM_ASYNC_CLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_formatter_v1_0_7 : entity is 1;
  attribute C_S2MM_DATAFORMAT : integer;
  attribute C_S2MM_DATAFORMAT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_formatter_v1_0_7 : entity is 1;
  attribute cADDR_CONFIG : string;
  attribute cADDR_CONFIG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_formatter_v1_0_7 : entity is "12'b000000000100";
  attribute cADDR_VERSION : string;
  attribute cADDR_VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_formatter_v1_0_7 : entity is "12'b000000000000";
  attribute cAXI4_RESP_OKAY : string;
  attribute cAXI4_RESP_OKAY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_formatter_v1_0_7 : entity is "2'b00";
  attribute cAXI4_RESP_SLVERR : string;
  attribute cAXI4_RESP_SLVERR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_formatter_v1_0_7 : entity is "2'b10";
  attribute sDecodeAddr : string;
  attribute sDecodeAddr of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_formatter_v1_0_7 : entity is "2'b10";
  attribute sReadAddr : string;
  attribute sReadAddr of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_formatter_v1_0_7 : entity is "2'b01";
  attribute sReadData : string;
  attribute sReadData of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_formatter_v1_0_7 : entity is "2'b11";
  attribute sReadReset : string;
  attribute sReadReset of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_formatter_v1_0_7 : entity is "2'b00";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_formatter_v1_0_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_formatter_v1_0_7 is
  signal \<const0>\ : STD_LOGIC;
  signal \FSM_sequential_stmRead[0]_inv_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_stmRead[1]_i_1_n_0\ : STD_LOGIC;
  signal \MM2S_INCLUDED.mm2s_lite_resetn_sync\ : STD_LOGIC;
  signal \^m_axi_mm2s_arburst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_mm2s_arsize\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^m_axis_mm2s_tid\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal oAxi_ARReady_i_1_n_0 : STD_LOGIC;
  signal oAxi_RData : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \oAxi_RData[13]_i_5_n_0\ : STD_LOGIC;
  signal \oAxi_RData[15]_i_7_n_0\ : STD_LOGIC;
  signal \oAxi_RData[23]_i_4_n_0\ : STD_LOGIC;
  signal \oAxi_RData[24]_i_3_n_0\ : STD_LOGIC;
  signal \oAxi_RData[29]_i_3_n_0\ : STD_LOGIC;
  signal \oAxi_RData[29]_i_5_n_0\ : STD_LOGIC;
  signal \oAxi_RData[29]_i_8_n_0\ : STD_LOGIC;
  signal \oAxi_RData[31]_i_3_n_0\ : STD_LOGIC;
  signal \oAxi_RData[31]_i_4_n_0\ : STD_LOGIC;
  signal \oAxi_RData[31]_i_6_n_0\ : STD_LOGIC;
  signal \oAxi_RData[31]_i_7_n_0\ : STD_LOGIC;
  signal oAxi_RResp : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \oAxi_RResp[1]_i_2_n_0\ : STD_LOGIC;
  signal \oAxi_RResp[1]_i_3_n_0\ : STD_LOGIC;
  signal oAxi_RValid_i_1_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rReadAddr : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \rReadAddr[11]_i_1_n_0\ : STD_LOGIC;
  signal \rReadAddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \rReadAddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \rReadAddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \rReadAddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \rReadAddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \rReadAddr_reg_n_0_[5]\ : STD_LOGIC;
  signal \rReadAddr_reg_n_0_[6]\ : STD_LOGIC;
  signal \rReadAddr_reg_n_0_[7]\ : STD_LOGIC;
  signal \reset_mm2s/dest_rst0\ : STD_LOGIC;
  signal \^s_axi_lite_arready\ : STD_LOGIC;
  signal \^s_axi_lite_bresp\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^s_axi_lite_rresp\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^s_axi_lite_rvalid\ : STD_LOGIC;
  signal stmRead : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_stmRead[0]_inv_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \FSM_sequential_stmRead[1]_i_1\ : label is "soft_lutpair118";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_stmRead_reg[0]_inv\ : label is "sReadReset:00,sReadAddr:01,sDecodeAddr:10,sReadData:11";
  attribute inverted : string;
  attribute inverted of \FSM_sequential_stmRead_reg[0]_inv\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_stmRead_reg[1]\ : label is "sReadReset:00,sReadAddr:01,sDecodeAddr:10,sReadData:11";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \MM2S_INCLUDED.xpm_cdc_async_mm2s_rst_inst\ : label is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \MM2S_INCLUDED.xpm_cdc_async_mm2s_rst_inst\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \MM2S_INCLUDED.xpm_cdc_async_mm2s_rst_inst\ : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \MM2S_INCLUDED.xpm_cdc_async_mm2s_rst_inst\ : label is "1'b0";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \MM2S_INCLUDED.xpm_cdc_async_mm2s_rst_inst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \MM2S_INCLUDED.xpm_cdc_async_mm2s_rst_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \MM2S_INCLUDED.xpm_cdc_async_mm2s_rst_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \MM2S_INCLUDED.xpm_cdc_async_mm2s_rst_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of oAxi_ARReady_i_1 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \oAxi_RData[13]_i_5\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \oAxi_RData[15]_i_7\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \oAxi_RData[23]_i_4\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \oAxi_RData[29]_i_3\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \oAxi_RData[29]_i_8\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \oAxi_RData[31]_i_3\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \oAxi_RData[31]_i_4\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \oAxi_RData[31]_i_7\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \oAxi_RResp[1]_i_2\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \rReadAddr[0]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \rReadAddr[10]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \rReadAddr[11]_i_2\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \rReadAddr[1]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \rReadAddr[2]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \rReadAddr[3]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \rReadAddr[4]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \rReadAddr[5]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \rReadAddr[6]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \rReadAddr[7]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \rReadAddr[8]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \rReadAddr[9]_i_1\ : label is "soft_lutpair123";
  attribute dont_touch : string;
  attribute dont_touch of m_axis_mm2s_aclk : signal is "true";
begin
  irq_s2mm <= \<const0>\;
  m_axi_mm2s_arburst(1) <= \<const0>\;
  m_axi_mm2s_arburst(0) <= \^m_axi_mm2s_arburst\(0);
  m_axi_mm2s_arcache(3) <= \<const0>\;
  m_axi_mm2s_arcache(2) <= \<const0>\;
  m_axi_mm2s_arcache(1) <= \<const0>\;
  m_axi_mm2s_arcache(0) <= \<const0>\;
  m_axi_mm2s_arprot(2) <= \<const0>\;
  m_axi_mm2s_arprot(1) <= \<const0>\;
  m_axi_mm2s_arprot(0) <= \<const0>\;
  m_axi_mm2s_arsize(2) <= \<const0>\;
  m_axi_mm2s_arsize(1) <= \^m_axi_mm2s_arsize\(1);
  m_axi_mm2s_arsize(0) <= \<const0>\;
  m_axi_mm2s_aruser(3) <= \<const0>\;
  m_axi_mm2s_aruser(2) <= \<const0>\;
  m_axi_mm2s_aruser(1) <= \<const0>\;
  m_axi_mm2s_aruser(0) <= \<const0>\;
  m_axi_s2mm_awaddr(63) <= \<const0>\;
  m_axi_s2mm_awaddr(62) <= \<const0>\;
  m_axi_s2mm_awaddr(61) <= \<const0>\;
  m_axi_s2mm_awaddr(60) <= \<const0>\;
  m_axi_s2mm_awaddr(59) <= \<const0>\;
  m_axi_s2mm_awaddr(58) <= \<const0>\;
  m_axi_s2mm_awaddr(57) <= \<const0>\;
  m_axi_s2mm_awaddr(56) <= \<const0>\;
  m_axi_s2mm_awaddr(55) <= \<const0>\;
  m_axi_s2mm_awaddr(54) <= \<const0>\;
  m_axi_s2mm_awaddr(53) <= \<const0>\;
  m_axi_s2mm_awaddr(52) <= \<const0>\;
  m_axi_s2mm_awaddr(51) <= \<const0>\;
  m_axi_s2mm_awaddr(50) <= \<const0>\;
  m_axi_s2mm_awaddr(49) <= \<const0>\;
  m_axi_s2mm_awaddr(48) <= \<const0>\;
  m_axi_s2mm_awaddr(47) <= \<const0>\;
  m_axi_s2mm_awaddr(46) <= \<const0>\;
  m_axi_s2mm_awaddr(45) <= \<const0>\;
  m_axi_s2mm_awaddr(44) <= \<const0>\;
  m_axi_s2mm_awaddr(43) <= \<const0>\;
  m_axi_s2mm_awaddr(42) <= \<const0>\;
  m_axi_s2mm_awaddr(41) <= \<const0>\;
  m_axi_s2mm_awaddr(40) <= \<const0>\;
  m_axi_s2mm_awaddr(39) <= \<const0>\;
  m_axi_s2mm_awaddr(38) <= \<const0>\;
  m_axi_s2mm_awaddr(37) <= \<const0>\;
  m_axi_s2mm_awaddr(36) <= \<const0>\;
  m_axi_s2mm_awaddr(35) <= \<const0>\;
  m_axi_s2mm_awaddr(34) <= \<const0>\;
  m_axi_s2mm_awaddr(33) <= \<const0>\;
  m_axi_s2mm_awaddr(32) <= \<const0>\;
  m_axi_s2mm_awaddr(31) <= \<const0>\;
  m_axi_s2mm_awaddr(30) <= \<const0>\;
  m_axi_s2mm_awaddr(29) <= \<const0>\;
  m_axi_s2mm_awaddr(28) <= \<const0>\;
  m_axi_s2mm_awaddr(27) <= \<const0>\;
  m_axi_s2mm_awaddr(26) <= \<const0>\;
  m_axi_s2mm_awaddr(25) <= \<const0>\;
  m_axi_s2mm_awaddr(24) <= \<const0>\;
  m_axi_s2mm_awaddr(23) <= \<const0>\;
  m_axi_s2mm_awaddr(22) <= \<const0>\;
  m_axi_s2mm_awaddr(21) <= \<const0>\;
  m_axi_s2mm_awaddr(20) <= \<const0>\;
  m_axi_s2mm_awaddr(19) <= \<const0>\;
  m_axi_s2mm_awaddr(18) <= \<const0>\;
  m_axi_s2mm_awaddr(17) <= \<const0>\;
  m_axi_s2mm_awaddr(16) <= \<const0>\;
  m_axi_s2mm_awaddr(15) <= \<const0>\;
  m_axi_s2mm_awaddr(14) <= \<const0>\;
  m_axi_s2mm_awaddr(13) <= \<const0>\;
  m_axi_s2mm_awaddr(12) <= \<const0>\;
  m_axi_s2mm_awaddr(11) <= \<const0>\;
  m_axi_s2mm_awaddr(10) <= \<const0>\;
  m_axi_s2mm_awaddr(9) <= \<const0>\;
  m_axi_s2mm_awaddr(8) <= \<const0>\;
  m_axi_s2mm_awaddr(7) <= \<const0>\;
  m_axi_s2mm_awaddr(6) <= \<const0>\;
  m_axi_s2mm_awaddr(5) <= \<const0>\;
  m_axi_s2mm_awaddr(4) <= \<const0>\;
  m_axi_s2mm_awaddr(3) <= \<const0>\;
  m_axi_s2mm_awaddr(2) <= \<const0>\;
  m_axi_s2mm_awaddr(1) <= \<const0>\;
  m_axi_s2mm_awaddr(0) <= \<const0>\;
  m_axi_s2mm_awburst(1) <= \<const0>\;
  m_axi_s2mm_awburst(0) <= \<const0>\;
  m_axi_s2mm_awcache(3) <= \<const0>\;
  m_axi_s2mm_awcache(2) <= \<const0>\;
  m_axi_s2mm_awcache(1) <= \<const0>\;
  m_axi_s2mm_awcache(0) <= \<const0>\;
  m_axi_s2mm_awlen(7) <= \<const0>\;
  m_axi_s2mm_awlen(6) <= \<const0>\;
  m_axi_s2mm_awlen(5) <= \<const0>\;
  m_axi_s2mm_awlen(4) <= \<const0>\;
  m_axi_s2mm_awlen(3) <= \<const0>\;
  m_axi_s2mm_awlen(2) <= \<const0>\;
  m_axi_s2mm_awlen(1) <= \<const0>\;
  m_axi_s2mm_awlen(0) <= \<const0>\;
  m_axi_s2mm_awprot(2) <= \<const0>\;
  m_axi_s2mm_awprot(1) <= \<const0>\;
  m_axi_s2mm_awprot(0) <= \<const0>\;
  m_axi_s2mm_awsize(2) <= \<const0>\;
  m_axi_s2mm_awsize(1) <= \<const0>\;
  m_axi_s2mm_awsize(0) <= \<const0>\;
  m_axi_s2mm_awuser(3) <= \<const0>\;
  m_axi_s2mm_awuser(2) <= \<const0>\;
  m_axi_s2mm_awuser(1) <= \<const0>\;
  m_axi_s2mm_awuser(0) <= \<const0>\;
  m_axi_s2mm_awvalid <= \<const0>\;
  m_axi_s2mm_bready <= \<const0>\;
  m_axi_s2mm_wdata(31) <= \<const0>\;
  m_axi_s2mm_wdata(30) <= \<const0>\;
  m_axi_s2mm_wdata(29) <= \<const0>\;
  m_axi_s2mm_wdata(28) <= \<const0>\;
  m_axi_s2mm_wdata(27) <= \<const0>\;
  m_axi_s2mm_wdata(26) <= \<const0>\;
  m_axi_s2mm_wdata(25) <= \<const0>\;
  m_axi_s2mm_wdata(24) <= \<const0>\;
  m_axi_s2mm_wdata(23) <= \<const0>\;
  m_axi_s2mm_wdata(22) <= \<const0>\;
  m_axi_s2mm_wdata(21) <= \<const0>\;
  m_axi_s2mm_wdata(20) <= \<const0>\;
  m_axi_s2mm_wdata(19) <= \<const0>\;
  m_axi_s2mm_wdata(18) <= \<const0>\;
  m_axi_s2mm_wdata(17) <= \<const0>\;
  m_axi_s2mm_wdata(16) <= \<const0>\;
  m_axi_s2mm_wdata(15) <= \<const0>\;
  m_axi_s2mm_wdata(14) <= \<const0>\;
  m_axi_s2mm_wdata(13) <= \<const0>\;
  m_axi_s2mm_wdata(12) <= \<const0>\;
  m_axi_s2mm_wdata(11) <= \<const0>\;
  m_axi_s2mm_wdata(10) <= \<const0>\;
  m_axi_s2mm_wdata(9) <= \<const0>\;
  m_axi_s2mm_wdata(8) <= \<const0>\;
  m_axi_s2mm_wdata(7) <= \<const0>\;
  m_axi_s2mm_wdata(6) <= \<const0>\;
  m_axi_s2mm_wdata(5) <= \<const0>\;
  m_axi_s2mm_wdata(4) <= \<const0>\;
  m_axi_s2mm_wdata(3) <= \<const0>\;
  m_axi_s2mm_wdata(2) <= \<const0>\;
  m_axi_s2mm_wdata(1) <= \<const0>\;
  m_axi_s2mm_wdata(0) <= \<const0>\;
  m_axi_s2mm_wlast <= \<const0>\;
  m_axi_s2mm_wstrb(3) <= \<const0>\;
  m_axi_s2mm_wstrb(2) <= \<const0>\;
  m_axi_s2mm_wstrb(1) <= \<const0>\;
  m_axi_s2mm_wstrb(0) <= \<const0>\;
  m_axi_s2mm_wvalid <= \<const0>\;
  m_axis_mm2s_tid(7) <= \<const0>\;
  m_axis_mm2s_tid(6) <= \<const0>\;
  m_axis_mm2s_tid(5) <= \<const0>\;
  m_axis_mm2s_tid(4) <= \<const0>\;
  m_axis_mm2s_tid(3 downto 0) <= \^m_axis_mm2s_tid\(3 downto 0);
  s_axi_lite_arready <= \^s_axi_lite_arready\;
  s_axi_lite_bresp(1) <= \^s_axi_lite_bresp\(1);
  s_axi_lite_bresp(0) <= \<const0>\;
  s_axi_lite_rresp(1) <= \^s_axi_lite_rresp\(1);
  s_axi_lite_rresp(0) <= \<const0>\;
  s_axi_lite_rvalid <= \^s_axi_lite_rvalid\;
  s_axis_s2mm_tready <= \<const0>\;
\FSM_sequential_stmRead[0]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => s_axi_lite_rready,
      I1 => stmRead(1),
      I2 => s_axi_lite_arvalid,
      I3 => stmRead(0),
      O => \FSM_sequential_stmRead[0]_inv_i_1_n_0\
    );
\FSM_sequential_stmRead[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC2E"
    )
        port map (
      I0 => s_axi_lite_arvalid,
      I1 => stmRead(1),
      I2 => s_axi_lite_rready,
      I3 => stmRead(0),
      O => \FSM_sequential_stmRead[1]_i_1_n_0\
    );
\FSM_sequential_stmRead_reg[0]_inv\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \FSM_sequential_stmRead[0]_inv_i_1_n_0\,
      Q => stmRead(0),
      S => \reset_mm2s/dest_rst0\
    );
\FSM_sequential_stmRead_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \FSM_sequential_stmRead[1]_i_1_n_0\,
      Q => stmRead(1),
      R => \reset_mm2s/dest_rst0\
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\MM2S_INCLUDED.mm2s_top_1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_formatter_v1_0_7_mm2s_top
     port map (
      D(31 downto 0) => oAxi_RData(31 downto 0),
      Q(7) => \rReadAddr_reg_n_0_[7]\,
      Q(6) => \rReadAddr_reg_n_0_[6]\,
      Q(5) => \rReadAddr_reg_n_0_[5]\,
      Q(4) => \rReadAddr_reg_n_0_[4]\,
      Q(3) => \rReadAddr_reg_n_0_[3]\,
      Q(2) => \rReadAddr_reg_n_0_[2]\,
      Q(1) => \rReadAddr_reg_n_0_[1]\,
      Q(0) => \rReadAddr_reg_n_0_[0]\,
      SR(0) => \reset_mm2s/dest_rst0\,
      aud_mclk => aud_mclk,
      aud_mreset => aud_mreset,
      dest_arst => \MM2S_INCLUDED.mm2s_lite_resetn_sync\,
      irq_mm2s => irq_mm2s,
      m_axi_mm2s_araddr(63 downto 0) => m_axi_mm2s_araddr(63 downto 0),
      m_axi_mm2s_arburst(0) => \^m_axi_mm2s_arburst\(0),
      m_axi_mm2s_arlen(7 downto 0) => m_axi_mm2s_arlen(7 downto 0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(0) => \^m_axi_mm2s_arsize\(1),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      m_axi_mm2s_rdata(31 downto 0) => m_axi_mm2s_rdata(31 downto 0),
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      m_axis_mm2s_aresetn => m_axis_mm2s_aresetn,
      m_axis_mm2s_tdata(31 downto 0) => m_axis_mm2s_tdata(31 downto 0),
      m_axis_mm2s_tid(3 downto 0) => \^m_axis_mm2s_tid\(3 downto 0),
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tvalid => m_axis_mm2s_tvalid,
      \oAxi_RData_reg[0]\ => \oAxi_RData[31]_i_3_n_0\,
      \oAxi_RData_reg[13]\ => \oAxi_RData[13]_i_5_n_0\,
      \oAxi_RData_reg[15]\ => \oAxi_RData[15]_i_7_n_0\,
      \oAxi_RData_reg[15]_0\ => \oAxi_RData[29]_i_8_n_0\,
      \oAxi_RData_reg[17]\ => \oAxi_RData[31]_i_4_n_0\,
      \oAxi_RData_reg[1]\ => \oAxi_RData[29]_i_3_n_0\,
      \oAxi_RData_reg[23]\ => \oAxi_RData[23]_i_4_n_0\,
      \oAxi_RData_reg[24]\ => \oAxi_RData[24]_i_3_n_0\,
      \oAxi_RData_reg[29]\ => \oAxi_RData[31]_i_7_n_0\,
      \oAxi_RData_reg[31]\ => \oAxi_RData[31]_i_6_n_0\,
      \oAxi_RData_reg[9]\ => \oAxi_RData[29]_i_5_n_0\,
      oAxi_WReady_reg => s_axi_lite_wready,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_aresetn => s_axi_lite_aresetn,
      s_axi_lite_awaddr(11 downto 0) => s_axi_lite_awaddr(11 downto 0),
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bresp(0) => \^s_axi_lite_bresp\(1),
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      stmRead(0) => stmRead(1)
    );
\MM2S_INCLUDED.xpm_cdc_async_mm2s_rst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst
     port map (
      dest_arst => \MM2S_INCLUDED.mm2s_lite_resetn_sync\,
      dest_clk => m_axis_mm2s_aclk,
      src_arst => s_axi_lite_aresetn
    );
oAxi_ARReady_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \^s_axi_lite_arready\,
      I1 => stmRead(1),
      I2 => stmRead(0),
      I3 => s_axi_lite_arvalid,
      O => oAxi_ARReady_i_1_n_0
    );
oAxi_ARReady_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => oAxi_ARReady_i_1_n_0,
      Q => \^s_axi_lite_arready\,
      R => \reset_mm2s/dest_rst0\
    );
\oAxi_RData[13]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \rReadAddr_reg_n_0_[5]\,
      I1 => \rReadAddr_reg_n_0_[4]\,
      O => \oAxi_RData[13]_i_5_n_0\
    );
\oAxi_RData[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \rReadAddr_reg_n_0_[4]\,
      I1 => \rReadAddr_reg_n_0_[3]\,
      I2 => \rReadAddr_reg_n_0_[2]\,
      O => \oAxi_RData[15]_i_7_n_0\
    );
\oAxi_RData[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \rReadAddr_reg_n_0_[4]\,
      I1 => \rReadAddr_reg_n_0_[5]\,
      I2 => \rReadAddr_reg_n_0_[3]\,
      O => \oAxi_RData[23]_i_4_n_0\
    );
\oAxi_RData[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \rReadAddr_reg_n_0_[3]\,
      I1 => \rReadAddr_reg_n_0_[4]\,
      I2 => \rReadAddr_reg_n_0_[6]\,
      I3 => p_0_in(0),
      I4 => \rReadAddr_reg_n_0_[5]\,
      I5 => \oAxi_RResp[1]_i_3_n_0\,
      O => \oAxi_RData[24]_i_3_n_0\
    );
\oAxi_RData[29]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rReadAddr_reg_n_0_[6]\,
      I1 => \rReadAddr_reg_n_0_[0]\,
      O => \oAxi_RData[29]_i_3_n_0\
    );
\oAxi_RData[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFFFFFF"
    )
        port map (
      I0 => \oAxi_RResp[1]_i_3_n_0\,
      I1 => \rReadAddr_reg_n_0_[5]\,
      I2 => p_0_in(0),
      I3 => \rReadAddr_reg_n_0_[6]\,
      I4 => \oAxi_RData[29]_i_8_n_0\,
      I5 => \rReadAddr_reg_n_0_[2]\,
      O => \oAxi_RData[29]_i_5_n_0\
    );
\oAxi_RData[29]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rReadAddr_reg_n_0_[3]\,
      I1 => \rReadAddr_reg_n_0_[4]\,
      O => \oAxi_RData[29]_i_8_n_0\
    );
\oAxi_RData[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \oAxi_RData[31]_i_7_n_0\,
      I1 => stmRead(1),
      O => \oAxi_RData[31]_i_3_n_0\
    );
\oAxi_RData[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \rReadAddr_reg_n_0_[2]\,
      I1 => \rReadAddr_reg_n_0_[4]\,
      I2 => \rReadAddr_reg_n_0_[3]\,
      O => \oAxi_RData[31]_i_4_n_0\
    );
\oAxi_RData[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rReadAddr_reg_n_0_[2]\,
      I1 => \rReadAddr_reg_n_0_[3]\,
      O => \oAxi_RData[31]_i_6_n_0\
    );
\oAxi_RData[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5FF"
    )
        port map (
      I0 => \oAxi_RResp[1]_i_3_n_0\,
      I1 => \rReadAddr_reg_n_0_[6]\,
      I2 => \rReadAddr_reg_n_0_[5]\,
      I3 => p_0_in(0),
      O => \oAxi_RData[31]_i_7_n_0\
    );
\oAxi_RData_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => stmRead(0),
      D => oAxi_RData(0),
      Q => s_axi_lite_rdata(0),
      R => \reset_mm2s/dest_rst0\
    );
\oAxi_RData_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => stmRead(0),
      D => oAxi_RData(10),
      Q => s_axi_lite_rdata(10),
      R => \reset_mm2s/dest_rst0\
    );
\oAxi_RData_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => stmRead(0),
      D => oAxi_RData(11),
      Q => s_axi_lite_rdata(11),
      R => \reset_mm2s/dest_rst0\
    );
\oAxi_RData_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => stmRead(0),
      D => oAxi_RData(12),
      Q => s_axi_lite_rdata(12),
      R => \reset_mm2s/dest_rst0\
    );
\oAxi_RData_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => stmRead(0),
      D => oAxi_RData(13),
      Q => s_axi_lite_rdata(13),
      R => \reset_mm2s/dest_rst0\
    );
\oAxi_RData_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => stmRead(0),
      D => oAxi_RData(14),
      Q => s_axi_lite_rdata(14),
      R => \reset_mm2s/dest_rst0\
    );
\oAxi_RData_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => stmRead(0),
      D => oAxi_RData(15),
      Q => s_axi_lite_rdata(15),
      R => \reset_mm2s/dest_rst0\
    );
\oAxi_RData_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => stmRead(0),
      D => oAxi_RData(16),
      Q => s_axi_lite_rdata(16),
      R => \reset_mm2s/dest_rst0\
    );
\oAxi_RData_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => stmRead(0),
      D => oAxi_RData(17),
      Q => s_axi_lite_rdata(17),
      R => \reset_mm2s/dest_rst0\
    );
\oAxi_RData_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => stmRead(0),
      D => oAxi_RData(18),
      Q => s_axi_lite_rdata(18),
      R => \reset_mm2s/dest_rst0\
    );
\oAxi_RData_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => stmRead(0),
      D => oAxi_RData(19),
      Q => s_axi_lite_rdata(19),
      R => \reset_mm2s/dest_rst0\
    );
\oAxi_RData_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => stmRead(0),
      D => oAxi_RData(1),
      Q => s_axi_lite_rdata(1),
      R => \reset_mm2s/dest_rst0\
    );
\oAxi_RData_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => stmRead(0),
      D => oAxi_RData(20),
      Q => s_axi_lite_rdata(20),
      R => \reset_mm2s/dest_rst0\
    );
\oAxi_RData_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => stmRead(0),
      D => oAxi_RData(21),
      Q => s_axi_lite_rdata(21),
      R => \reset_mm2s/dest_rst0\
    );
\oAxi_RData_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => stmRead(0),
      D => oAxi_RData(22),
      Q => s_axi_lite_rdata(22),
      R => \reset_mm2s/dest_rst0\
    );
\oAxi_RData_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => stmRead(0),
      D => oAxi_RData(23),
      Q => s_axi_lite_rdata(23),
      R => \reset_mm2s/dest_rst0\
    );
\oAxi_RData_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => stmRead(0),
      D => oAxi_RData(24),
      Q => s_axi_lite_rdata(24),
      R => \reset_mm2s/dest_rst0\
    );
\oAxi_RData_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => stmRead(0),
      D => oAxi_RData(25),
      Q => s_axi_lite_rdata(25),
      R => \reset_mm2s/dest_rst0\
    );
\oAxi_RData_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => stmRead(0),
      D => oAxi_RData(26),
      Q => s_axi_lite_rdata(26),
      R => \reset_mm2s/dest_rst0\
    );
\oAxi_RData_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => stmRead(0),
      D => oAxi_RData(27),
      Q => s_axi_lite_rdata(27),
      R => \reset_mm2s/dest_rst0\
    );
\oAxi_RData_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => stmRead(0),
      D => oAxi_RData(28),
      Q => s_axi_lite_rdata(28),
      R => \reset_mm2s/dest_rst0\
    );
\oAxi_RData_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => stmRead(0),
      D => oAxi_RData(29),
      Q => s_axi_lite_rdata(29),
      R => \reset_mm2s/dest_rst0\
    );
\oAxi_RData_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => stmRead(0),
      D => oAxi_RData(2),
      Q => s_axi_lite_rdata(2),
      R => \reset_mm2s/dest_rst0\
    );
\oAxi_RData_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => stmRead(0),
      D => oAxi_RData(30),
      Q => s_axi_lite_rdata(30),
      R => \reset_mm2s/dest_rst0\
    );
\oAxi_RData_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => stmRead(0),
      D => oAxi_RData(31),
      Q => s_axi_lite_rdata(31),
      R => \reset_mm2s/dest_rst0\
    );
\oAxi_RData_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => stmRead(0),
      D => oAxi_RData(3),
      Q => s_axi_lite_rdata(3),
      R => \reset_mm2s/dest_rst0\
    );
\oAxi_RData_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => stmRead(0),
      D => oAxi_RData(4),
      Q => s_axi_lite_rdata(4),
      R => \reset_mm2s/dest_rst0\
    );
\oAxi_RData_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => stmRead(0),
      D => oAxi_RData(5),
      Q => s_axi_lite_rdata(5),
      R => \reset_mm2s/dest_rst0\
    );
\oAxi_RData_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => stmRead(0),
      D => oAxi_RData(6),
      Q => s_axi_lite_rdata(6),
      R => \reset_mm2s/dest_rst0\
    );
\oAxi_RData_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => stmRead(0),
      D => oAxi_RData(7),
      Q => s_axi_lite_rdata(7),
      R => \reset_mm2s/dest_rst0\
    );
\oAxi_RData_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => stmRead(0),
      D => oAxi_RData(8),
      Q => s_axi_lite_rdata(8),
      R => \reset_mm2s/dest_rst0\
    );
\oAxi_RData_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => stmRead(0),
      D => oAxi_RData(9),
      Q => s_axi_lite_rdata(9),
      R => \reset_mm2s/dest_rst0\
    );
\oAxi_RResp[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => stmRead(1),
      I1 => \oAxi_RResp[1]_i_2_n_0\,
      I2 => \oAxi_RResp[1]_i_3_n_0\,
      O => oAxi_RResp(1)
    );
\oAxi_RResp[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FC32"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \rReadAddr_reg_n_0_[4]\,
      I2 => \rReadAddr_reg_n_0_[3]\,
      I3 => \rReadAddr_reg_n_0_[6]\,
      I4 => \rReadAddr_reg_n_0_[5]\,
      O => \oAxi_RResp[1]_i_2_n_0\
    );
\oAxi_RResp[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \rReadAddr_reg_n_0_[0]\,
      I1 => \rReadAddr_reg_n_0_[1]\,
      I2 => \rReadAddr_reg_n_0_[7]\,
      I3 => p_0_in(3),
      I4 => p_0_in(1),
      I5 => p_0_in(2),
      O => \oAxi_RResp[1]_i_3_n_0\
    );
\oAxi_RResp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => stmRead(0),
      D => oAxi_RResp(1),
      Q => \^s_axi_lite_rresp\(1),
      R => \reset_mm2s/dest_rst0\
    );
oAxi_RValid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C7C4"
    )
        port map (
      I0 => s_axi_lite_rready,
      I1 => stmRead(1),
      I2 => stmRead(0),
      I3 => \^s_axi_lite_rvalid\,
      O => oAxi_RValid_i_1_n_0
    );
oAxi_RValid_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => oAxi_RValid_i_1_n_0,
      Q => \^s_axi_lite_rvalid\,
      R => \reset_mm2s/dest_rst0\
    );
\rReadAddr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => stmRead(0),
      I1 => s_axi_lite_araddr(0),
      O => rReadAddr(0)
    );
\rReadAddr[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => stmRead(0),
      I1 => s_axi_lite_araddr(10),
      O => rReadAddr(10)
    );
\rReadAddr[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => stmRead(1),
      I1 => s_axi_lite_arvalid,
      I2 => stmRead(0),
      O => \rReadAddr[11]_i_1_n_0\
    );
\rReadAddr[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => stmRead(0),
      I1 => s_axi_lite_araddr(11),
      O => rReadAddr(11)
    );
\rReadAddr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => stmRead(0),
      I1 => s_axi_lite_araddr(1),
      O => rReadAddr(1)
    );
\rReadAddr[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => stmRead(0),
      I1 => s_axi_lite_araddr(2),
      O => rReadAddr(2)
    );
\rReadAddr[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => stmRead(0),
      I1 => s_axi_lite_araddr(3),
      O => rReadAddr(3)
    );
\rReadAddr[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => stmRead(0),
      I1 => s_axi_lite_araddr(4),
      O => rReadAddr(4)
    );
\rReadAddr[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => stmRead(0),
      I1 => s_axi_lite_araddr(5),
      O => rReadAddr(5)
    );
\rReadAddr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => stmRead(0),
      I1 => s_axi_lite_araddr(6),
      O => rReadAddr(6)
    );
\rReadAddr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => stmRead(0),
      I1 => s_axi_lite_araddr(7),
      O => rReadAddr(7)
    );
\rReadAddr[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => stmRead(0),
      I1 => s_axi_lite_araddr(8),
      O => rReadAddr(8)
    );
\rReadAddr[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => stmRead(0),
      I1 => s_axi_lite_araddr(9),
      O => rReadAddr(9)
    );
\rReadAddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \rReadAddr[11]_i_1_n_0\,
      D => rReadAddr(0),
      Q => \rReadAddr_reg_n_0_[0]\,
      R => \reset_mm2s/dest_rst0\
    );
\rReadAddr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \rReadAddr[11]_i_1_n_0\,
      D => rReadAddr(10),
      Q => p_0_in(2),
      R => \reset_mm2s/dest_rst0\
    );
\rReadAddr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \rReadAddr[11]_i_1_n_0\,
      D => rReadAddr(11),
      Q => p_0_in(3),
      R => \reset_mm2s/dest_rst0\
    );
\rReadAddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \rReadAddr[11]_i_1_n_0\,
      D => rReadAddr(1),
      Q => \rReadAddr_reg_n_0_[1]\,
      R => \reset_mm2s/dest_rst0\
    );
\rReadAddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \rReadAddr[11]_i_1_n_0\,
      D => rReadAddr(2),
      Q => \rReadAddr_reg_n_0_[2]\,
      R => \reset_mm2s/dest_rst0\
    );
\rReadAddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \rReadAddr[11]_i_1_n_0\,
      D => rReadAddr(3),
      Q => \rReadAddr_reg_n_0_[3]\,
      R => \reset_mm2s/dest_rst0\
    );
\rReadAddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \rReadAddr[11]_i_1_n_0\,
      D => rReadAddr(4),
      Q => \rReadAddr_reg_n_0_[4]\,
      R => \reset_mm2s/dest_rst0\
    );
\rReadAddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \rReadAddr[11]_i_1_n_0\,
      D => rReadAddr(5),
      Q => \rReadAddr_reg_n_0_[5]\,
      R => \reset_mm2s/dest_rst0\
    );
\rReadAddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \rReadAddr[11]_i_1_n_0\,
      D => rReadAddr(6),
      Q => \rReadAddr_reg_n_0_[6]\,
      R => \reset_mm2s/dest_rst0\
    );
\rReadAddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \rReadAddr[11]_i_1_n_0\,
      D => rReadAddr(7),
      Q => \rReadAddr_reg_n_0_[7]\,
      R => \reset_mm2s/dest_rst0\
    );
\rReadAddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \rReadAddr[11]_i_1_n_0\,
      D => rReadAddr(8),
      Q => p_0_in(0),
      R => \reset_mm2s/dest_rst0\
    );
\rReadAddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \rReadAddr[11]_i_1_n_0\,
      D => rReadAddr(9),
      Q => p_0_in(1),
      R => \reset_mm2s/dest_rst0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_lite_aclk : in STD_LOGIC;
    s_axi_lite_aresetn : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_mm2s_aclk : in STD_LOGIC;
    m_axis_mm2s_aresetn : in STD_LOGIC;
    aud_mclk : in STD_LOGIC;
    aud_mreset : in STD_LOGIC;
    irq_mm2s : out STD_LOGIC;
    m_axis_mm2s_tvalid : out STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_tid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_aruser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rready : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "system_audio_formatter_0_0,audio_formatter_v1_0_7,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "audio_formatter_v1_0_7,Vivado 2021.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^m_axi_mm2s_arburst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_mm2s_arsize\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^m_axis_mm2s_tid\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^s_axi_lite_bresp\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^s_axi_lite_rresp\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_inst_irq_s2mm_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_s2mm_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_s2mm_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_s2mm_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_s2mm_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axis_s2mm_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_mm2s_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_inst_m_axi_mm2s_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_mm2s_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_mm2s_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_mm2s_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_s2mm_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_inst_m_axi_s2mm_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_s2mm_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_s2mm_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_m_axi_s2mm_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_s2mm_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_s2mm_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_s2mm_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_m_axi_s2mm_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axis_mm2s_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_inst_s_axi_lite_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_lite_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_FAMILY : string;
  attribute C_FAMILY of inst : label is "zynq";
  attribute C_INCLUDE_MM2S : integer;
  attribute C_INCLUDE_MM2S of inst : label is 1;
  attribute C_INCLUDE_S2MM : integer;
  attribute C_INCLUDE_S2MM of inst : label is 0;
  attribute C_MAX_NUM_CHANNELS_MM2S : integer;
  attribute C_MAX_NUM_CHANNELS_MM2S of inst : label is 2;
  attribute C_MAX_NUM_CHANNELS_S2MM : integer;
  attribute C_MAX_NUM_CHANNELS_S2MM of inst : label is 2;
  attribute C_MM2S_ADDR_WIDTH : integer;
  attribute C_MM2S_ADDR_WIDTH of inst : label is 64;
  attribute C_MM2S_ASYNC_CLOCK : integer;
  attribute C_MM2S_ASYNC_CLOCK of inst : label is 1;
  attribute C_MM2S_DATAFORMAT : integer;
  attribute C_MM2S_DATAFORMAT of inst : label is 2;
  attribute C_PACKING_MODE_MM2S : integer;
  attribute C_PACKING_MODE_MM2S of inst : label is 0;
  attribute C_PACKING_MODE_S2MM : integer;
  attribute C_PACKING_MODE_S2MM of inst : label is 0;
  attribute C_S2MM_ADDR_WIDTH : integer;
  attribute C_S2MM_ADDR_WIDTH of inst : label is 64;
  attribute C_S2MM_ASYNC_CLOCK : integer;
  attribute C_S2MM_ASYNC_CLOCK of inst : label is 1;
  attribute C_S2MM_DATAFORMAT : integer;
  attribute C_S2MM_DATAFORMAT of inst : label is 1;
  attribute cADDR_CONFIG : string;
  attribute cADDR_CONFIG of inst : label is "12'b000000000100";
  attribute cADDR_VERSION : string;
  attribute cADDR_VERSION of inst : label is "12'b000000000000";
  attribute cAXI4_RESP_OKAY : string;
  attribute cAXI4_RESP_OKAY of inst : label is "2'b00";
  attribute cAXI4_RESP_SLVERR : string;
  attribute cAXI4_RESP_SLVERR of inst : label is "2'b10";
  attribute sDecodeAddr : string;
  attribute sDecodeAddr of inst : label is "2'b10";
  attribute sReadAddr : string;
  attribute sReadAddr of inst : label is "2'b01";
  attribute sReadData : string;
  attribute sReadData of inst : label is "2'b11";
  attribute sReadReset : string;
  attribute sReadReset of inst : label is "2'b00";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of aud_mclk : signal is "xilinx.com:signal:clock:1.0 aud_mclk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of aud_mclk : signal is "XIL_INTERFACENAME aud_mclk, ASSOCIATED_RESET aud_mreset, FREQ_HZ 18432971, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aud_mreset : signal is "xilinx.com:signal:reset:1.0 aud_mreset RST";
  attribute X_INTERFACE_PARAMETER of aud_mreset : signal is "XIL_INTERFACENAME aud_mreset, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of irq_mm2s : signal is "xilinx.com:signal:interrupt:1.0 MM2S_INTROUT INTERRUPT";
  attribute X_INTERFACE_PARAMETER of irq_mm2s : signal is "XIL_INTERFACENAME MM2S_INTROUT, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of m_axi_mm2s_arready : signal is "xilinx.com:interface:aximm:1.0 m_axi_mm2s ARREADY";
  attribute X_INTERFACE_INFO of m_axi_mm2s_arvalid : signal is "xilinx.com:interface:aximm:1.0 m_axi_mm2s ARVALID";
  attribute X_INTERFACE_INFO of m_axi_mm2s_rlast : signal is "xilinx.com:interface:aximm:1.0 m_axi_mm2s RLAST";
  attribute X_INTERFACE_INFO of m_axi_mm2s_rready : signal is "xilinx.com:interface:aximm:1.0 m_axi_mm2s RREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_mm2s_rready : signal is "XIL_INTERFACENAME m_axi_mm2s, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 4, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_ONLY, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 0, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_mm2s_rvalid : signal is "xilinx.com:interface:aximm:1.0 m_axi_mm2s RVALID";
  attribute X_INTERFACE_INFO of m_axis_mm2s_aclk : signal is "xilinx.com:signal:clock:1.0 m_axis_mm2s_aclk CLK";
  attribute X_INTERFACE_PARAMETER of m_axis_mm2s_aclk : signal is "XIL_INTERFACENAME m_axis_mm2s_aclk, ASSOCIATED_BUSIF m_axi_mm2s:m_axis_mm2s, ASSOCIATED_RESET m_axis_mm2s_aresetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_mm2s_aresetn : signal is "xilinx.com:signal:reset:1.0 m_axis_mm2s_aresetn RST";
  attribute X_INTERFACE_PARAMETER of m_axis_mm2s_aresetn : signal is "XIL_INTERFACENAME m_axis_mm2s_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_mm2s_tready : signal is "xilinx.com:interface:axis:1.0 m_axis_mm2s TREADY";
  attribute X_INTERFACE_INFO of m_axis_mm2s_tvalid : signal is "xilinx.com:interface:axis:1.0 m_axis_mm2s TVALID";
  attribute X_INTERFACE_INFO of s_axi_lite_aclk : signal is "xilinx.com:signal:clock:1.0 s_axi_lite_aclk CLK";
  attribute X_INTERFACE_PARAMETER of s_axi_lite_aclk : signal is "XIL_INTERFACENAME s_axi_lite_aclk, ASSOCIATED_BUSIF s_axi_lite, ASSOCIATED_RESET s_axi_lite_aresetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_lite_aresetn : signal is "xilinx.com:signal:reset:1.0 s_axi_lite_aresetn RST";
  attribute X_INTERFACE_PARAMETER of s_axi_lite_aresetn : signal is "XIL_INTERFACENAME s_axi_lite_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_lite_arready : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite ARREADY";
  attribute X_INTERFACE_INFO of s_axi_lite_arvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite ARVALID";
  attribute X_INTERFACE_INFO of s_axi_lite_awready : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite AWREADY";
  attribute X_INTERFACE_INFO of s_axi_lite_awvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite AWVALID";
  attribute X_INTERFACE_INFO of s_axi_lite_bready : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite BREADY";
  attribute X_INTERFACE_INFO of s_axi_lite_bvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite BVALID";
  attribute X_INTERFACE_INFO of s_axi_lite_rready : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite RREADY";
  attribute X_INTERFACE_INFO of s_axi_lite_rvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite RVALID";
  attribute X_INTERFACE_INFO of s_axi_lite_wready : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite WREADY";
  attribute X_INTERFACE_INFO of s_axi_lite_wvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite WVALID";
  attribute X_INTERFACE_INFO of m_axi_mm2s_araddr : signal is "xilinx.com:interface:aximm:1.0 m_axi_mm2s ARADDR";
  attribute X_INTERFACE_INFO of m_axi_mm2s_arburst : signal is "xilinx.com:interface:aximm:1.0 m_axi_mm2s ARBURST";
  attribute X_INTERFACE_INFO of m_axi_mm2s_arcache : signal is "xilinx.com:interface:aximm:1.0 m_axi_mm2s ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_mm2s_arlen : signal is "xilinx.com:interface:aximm:1.0 m_axi_mm2s ARLEN";
  attribute X_INTERFACE_INFO of m_axi_mm2s_arprot : signal is "xilinx.com:interface:aximm:1.0 m_axi_mm2s ARPROT";
  attribute X_INTERFACE_INFO of m_axi_mm2s_arsize : signal is "xilinx.com:interface:aximm:1.0 m_axi_mm2s ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_mm2s_aruser : signal is "xilinx.com:interface:aximm:1.0 m_axi_mm2s ARUSER";
  attribute X_INTERFACE_INFO of m_axi_mm2s_rdata : signal is "xilinx.com:interface:aximm:1.0 m_axi_mm2s RDATA";
  attribute X_INTERFACE_INFO of m_axi_mm2s_rresp : signal is "xilinx.com:interface:aximm:1.0 m_axi_mm2s RRESP";
  attribute X_INTERFACE_INFO of m_axis_mm2s_tdata : signal is "xilinx.com:interface:axis:1.0 m_axis_mm2s TDATA";
  attribute X_INTERFACE_INFO of m_axis_mm2s_tid : signal is "xilinx.com:interface:axis:1.0 m_axis_mm2s TID";
  attribute X_INTERFACE_PARAMETER of m_axis_mm2s_tid : signal is "XIL_INTERFACENAME m_axis_mm2s, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 8, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_lite_araddr : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite ARADDR";
  attribute X_INTERFACE_INFO of s_axi_lite_awaddr : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite AWADDR";
  attribute X_INTERFACE_INFO of s_axi_lite_bresp : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite BRESP";
  attribute X_INTERFACE_INFO of s_axi_lite_rdata : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite RDATA";
  attribute X_INTERFACE_INFO of s_axi_lite_rresp : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite RRESP";
  attribute X_INTERFACE_PARAMETER of s_axi_lite_rresp : signal is "XIL_INTERFACENAME s_axi_lite, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 12, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_lite_wdata : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite WDATA";
begin
  m_axi_mm2s_arburst(1) <= \<const0>\;
  m_axi_mm2s_arburst(0) <= \^m_axi_mm2s_arburst\(0);
  m_axi_mm2s_arcache(3) <= \<const0>\;
  m_axi_mm2s_arcache(2) <= \<const0>\;
  m_axi_mm2s_arcache(1) <= \<const1>\;
  m_axi_mm2s_arcache(0) <= \<const1>\;
  m_axi_mm2s_arprot(2) <= \<const0>\;
  m_axi_mm2s_arprot(1) <= \<const0>\;
  m_axi_mm2s_arprot(0) <= \<const0>\;
  m_axi_mm2s_arsize(2) <= \<const0>\;
  m_axi_mm2s_arsize(1) <= \^m_axi_mm2s_arsize\(1);
  m_axi_mm2s_arsize(0) <= \<const0>\;
  m_axi_mm2s_aruser(3) <= \<const0>\;
  m_axi_mm2s_aruser(2) <= \<const0>\;
  m_axi_mm2s_aruser(1) <= \<const0>\;
  m_axi_mm2s_aruser(0) <= \<const0>\;
  m_axis_mm2s_tid(7) <= \<const0>\;
  m_axis_mm2s_tid(6) <= \<const0>\;
  m_axis_mm2s_tid(5) <= \<const0>\;
  m_axis_mm2s_tid(4) <= \<const0>\;
  m_axis_mm2s_tid(3 downto 0) <= \^m_axis_mm2s_tid\(3 downto 0);
  s_axi_lite_bresp(1) <= \^s_axi_lite_bresp\(1);
  s_axi_lite_bresp(0) <= \<const0>\;
  s_axi_lite_rresp(1) <= \^s_axi_lite_rresp\(1);
  s_axi_lite_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_formatter_v1_0_7
     port map (
      aud_mclk => aud_mclk,
      aud_mreset => aud_mreset,
      irq_mm2s => irq_mm2s,
      irq_s2mm => NLW_inst_irq_s2mm_UNCONNECTED,
      m_axi_mm2s_araddr(63 downto 0) => m_axi_mm2s_araddr(63 downto 0),
      m_axi_mm2s_arburst(1) => NLW_inst_m_axi_mm2s_arburst_UNCONNECTED(1),
      m_axi_mm2s_arburst(0) => \^m_axi_mm2s_arburst\(0),
      m_axi_mm2s_arcache(3 downto 0) => NLW_inst_m_axi_mm2s_arcache_UNCONNECTED(3 downto 0),
      m_axi_mm2s_arlen(7 downto 0) => m_axi_mm2s_arlen(7 downto 0),
      m_axi_mm2s_arprot(2 downto 0) => NLW_inst_m_axi_mm2s_arprot_UNCONNECTED(2 downto 0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(2) => NLW_inst_m_axi_mm2s_arsize_UNCONNECTED(2),
      m_axi_mm2s_arsize(1) => \^m_axi_mm2s_arsize\(1),
      m_axi_mm2s_arsize(0) => NLW_inst_m_axi_mm2s_arsize_UNCONNECTED(0),
      m_axi_mm2s_aruser(3 downto 0) => NLW_inst_m_axi_mm2s_aruser_UNCONNECTED(3 downto 0),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      m_axi_mm2s_rdata(31 downto 0) => m_axi_mm2s_rdata(31 downto 0),
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      m_axi_s2mm_awaddr(63 downto 0) => NLW_inst_m_axi_s2mm_awaddr_UNCONNECTED(63 downto 0),
      m_axi_s2mm_awburst(1 downto 0) => NLW_inst_m_axi_s2mm_awburst_UNCONNECTED(1 downto 0),
      m_axi_s2mm_awcache(3 downto 0) => NLW_inst_m_axi_s2mm_awcache_UNCONNECTED(3 downto 0),
      m_axi_s2mm_awlen(7 downto 0) => NLW_inst_m_axi_s2mm_awlen_UNCONNECTED(7 downto 0),
      m_axi_s2mm_awprot(2 downto 0) => NLW_inst_m_axi_s2mm_awprot_UNCONNECTED(2 downto 0),
      m_axi_s2mm_awready => '0',
      m_axi_s2mm_awsize(2 downto 0) => NLW_inst_m_axi_s2mm_awsize_UNCONNECTED(2 downto 0),
      m_axi_s2mm_awuser(3 downto 0) => NLW_inst_m_axi_s2mm_awuser_UNCONNECTED(3 downto 0),
      m_axi_s2mm_awvalid => NLW_inst_m_axi_s2mm_awvalid_UNCONNECTED,
      m_axi_s2mm_bready => NLW_inst_m_axi_s2mm_bready_UNCONNECTED,
      m_axi_s2mm_bresp(1 downto 0) => B"00",
      m_axi_s2mm_bvalid => '0',
      m_axi_s2mm_wdata(31 downto 0) => NLW_inst_m_axi_s2mm_wdata_UNCONNECTED(31 downto 0),
      m_axi_s2mm_wlast => NLW_inst_m_axi_s2mm_wlast_UNCONNECTED,
      m_axi_s2mm_wready => '0',
      m_axi_s2mm_wstrb(3 downto 0) => NLW_inst_m_axi_s2mm_wstrb_UNCONNECTED(3 downto 0),
      m_axi_s2mm_wvalid => NLW_inst_m_axi_s2mm_wvalid_UNCONNECTED,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      m_axis_mm2s_aresetn => m_axis_mm2s_aresetn,
      m_axis_mm2s_tdata(31 downto 0) => m_axis_mm2s_tdata(31 downto 0),
      m_axis_mm2s_tid(7 downto 4) => NLW_inst_m_axis_mm2s_tid_UNCONNECTED(7 downto 4),
      m_axis_mm2s_tid(3 downto 0) => \^m_axis_mm2s_tid\(3 downto 0),
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tvalid => m_axis_mm2s_tvalid,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(11 downto 0) => s_axi_lite_araddr(11 downto 0),
      s_axi_lite_aresetn => s_axi_lite_aresetn,
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(11 downto 0) => s_axi_lite_awaddr(11 downto 0),
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bresp(1) => \^s_axi_lite_bresp\(1),
      s_axi_lite_bresp(0) => NLW_inst_s_axi_lite_bresp_UNCONNECTED(0),
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_rresp(1) => \^s_axi_lite_rresp\(1),
      s_axi_lite_rresp(0) => NLW_inst_s_axi_lite_rresp_UNCONNECTED(0),
      s_axi_lite_rvalid => s_axi_lite_rvalid,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wready => s_axi_lite_wready,
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      s_axis_s2mm_aclk => '0',
      s_axis_s2mm_aresetn => '0',
      s_axis_s2mm_tdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axis_s2mm_tid(7 downto 0) => B"00000000",
      s_axis_s2mm_tready => NLW_inst_s_axis_s2mm_tready_UNCONNECTED,
      s_axis_s2mm_tvalid => '0'
    );
end STRUCTURE;
