
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,rD,0,10}                      Premise(F2)
	S3= ICache[addr]={0,rS,rT,rD,0,10}                          Premise(F3)
	S4= GPR[rS]=a                                               Premise(F4)
	S5= GPR[rT]=b                                               Premise(F5)

IF	S6= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S7= PC.Out=addr                                             PC-Out(S1)
	S8= CP0.ASID=>IMMU.PID                                      Premise(F6)
	S9= IMMU.PID=pid                                            Path(S6,S8)
	S10= PC.Out=>IMMU.IEA                                       Premise(F7)
	S11= IMMU.IEA=addr                                          Path(S7,S10)
	S12= IMMU.Addr={pid,addr}                                   IMMU-Search(S9,S11)
	S13= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S9,S11)
	S14= IMMU.Addr=>IAddrReg.In                                 Premise(F8)
	S15= IAddrReg.In={pid,addr}                                 Path(S12,S14)
	S16= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F9)
	S17= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S13,S16)
	S18= PC.Out=>ICache.IEA                                     Premise(F10)
	S19= ICache.IEA=addr                                        Path(S7,S18)
	S20= ICache.Hit=ICacheHit(addr)                             ICache-Search(S19)
	S21= ICache.Out={0,rS,rT,rD,0,10}                           ICache-Search(S19,S3)
	S22= ICache.Out=>IR_IMMU.In                                 Premise(F11)
	S23= IR_IMMU.In={0,rS,rT,rD,0,10}                           Path(S21,S22)
	S24= ICache.Out=>ICacheReg.In                               Premise(F12)
	S25= ICacheReg.In={0,rS,rT,rD,0,10}                         Path(S21,S24)
	S26= ICache.Hit=>CU_IF.ICacheHit                            Premise(F13)
	S27= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S20,S26)
	S28= ICache.Out=>IR_ID.In                                   Premise(F14)
	S29= IR_ID.In={0,rS,rT,rD,0,10}                             Path(S21,S28)
	S30= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F15)
	S31= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F16)
	S32= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F17)
	S33= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F18)
	S34= ICache.Hit=>FU.ICacheHit                               Premise(F19)
	S35= FU.ICacheHit=ICacheHit(addr)                           Path(S20,S34)
	S36= FU.Halt_IF=>CU_IF.Halt                                 Premise(F20)
	S37= FU.Bub_IF=>CU_IF.Bub                                   Premise(F21)
	S38= CtrlASIDIn=0                                           Premise(F22)
	S39= CtrlCP0=0                                              Premise(F23)
	S40= CP0[ASID]=pid                                          CP0-Hold(S0,S39)
	S41= CtrlEPCIn=0                                            Premise(F24)
	S42= CtrlExCodeIn=0                                         Premise(F25)
	S43= CtrlIMMU=0                                             Premise(F26)
	S44= CtrlPC=0                                               Premise(F27)
	S45= CtrlPCInc=1                                            Premise(F28)
	S46= PC[Out]=addr+4                                         PC-Inc(S1,S44,S45)
	S47= PC[CIA]=addr                                           PC-Inc(S1,S44,S45)
	S48= CtrlIAddrReg=0                                         Premise(F29)
	S49= CtrlICache=0                                           Premise(F30)
	S50= ICache[addr]={0,rS,rT,rD,0,10}                         ICache-Hold(S3,S49)
	S51= CtrlIR_IMMU=0                                          Premise(F31)
	S52= CtrlICacheReg=0                                        Premise(F32)
	S53= CtrlIR_ID=1                                            Premise(F33)
	S54= [IR_ID]={0,rS,rT,rD,0,10}                              IR_ID-Write(S29,S53)
	S55= CtrlIMem=0                                             Premise(F34)
	S56= IMem[{pid,addr}]={0,rS,rT,rD,0,10}                     IMem-Hold(S2,S55)
	S57= CtrlIRMux=0                                            Premise(F35)
	S58= CtrlGPR=0                                              Premise(F36)
	S59= GPR[rS]=a                                              GPR-Hold(S4,S58)
	S60= GPR[rT]=b                                              GPR-Hold(S5,S58)
	S61= CtrlA_EX=0                                             Premise(F37)
	S62= CtrlB_EX=0                                             Premise(F38)
	S63= CtrlIR_EX=0                                            Premise(F39)
	S64= CtrlConditionReg_MEM=0                                 Premise(F40)
	S65= CtrlIR_MEM=0                                           Premise(F41)
	S66= CtrlA_MEM=0                                            Premise(F42)
	S67= CtrlIR_DMMU1=0                                         Premise(F43)
	S68= CtrlIR_WB=0                                            Premise(F44)
	S69= CtrlA_DMMU1=0                                          Premise(F45)
	S70= CtrlA_WB=0                                             Premise(F46)
	S71= CtrlB_MEM=0                                            Premise(F47)
	S72= CtrlB_WB=0                                             Premise(F48)
	S73= CtrlConditionReg_DMMU1=0                               Premise(F49)
	S74= CtrlConditionReg_WB=0                                  Premise(F50)
	S75= CtrlIR_DMMU2=0                                         Premise(F51)
	S76= CtrlA_DMMU2=0                                          Premise(F52)
	S77= CtrlConditionReg_DMMU2=0                               Premise(F53)

ID	S78= CP0.ASID=pid                                           CP0-Read-ASID(S40)
	S79= PC.Out=addr+4                                          PC-Out(S46)
	S80= PC.CIA=addr                                            PC-Out(S47)
	S81= PC.CIA31_28=addr[31:28]                                PC-Out(S47)
	S82= IR_ID.Out={0,rS,rT,rD,0,10}                            IR-Out(S54)
	S83= IR_ID.Out31_26=0                                       IR-Out(S54)
	S84= IR_ID.Out25_21=rS                                      IR-Out(S54)
	S85= IR_ID.Out20_16=rT                                      IR-Out(S54)
	S86= IR_ID.Out15_11=rD                                      IR-Out(S54)
	S87= IR_ID.Out10_6=0                                        IR-Out(S54)
	S88= IR_ID.Out5_0=10                                        IR-Out(S54)
	S89= IR_ID.Out=>FU.IR_ID                                    Premise(F86)
	S90= FU.IR_ID={0,rS,rT,rD,0,10}                             Path(S82,S89)
	S91= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F87)
	S92= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F88)
	S93= IR_ID.Out31_26=>CU_ID.Op                               Premise(F89)
	S94= CU_ID.Op=0                                             Path(S83,S93)
	S95= IR_ID.Out25_21=>GPR.RReg1                              Premise(F90)
	S96= GPR.RReg1=rS                                           Path(S84,S95)
	S97= GPR.Rdata1=a                                           GPR-Read(S96,S59)
	S98= IR_ID.Out20_16=>GPR.RReg2                              Premise(F91)
	S99= GPR.RReg2=rT                                           Path(S85,S98)
	S100= GPR.Rdata2=b                                          GPR-Read(S99,S60)
	S101= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F92)
	S102= CU_ID.IRFunc=10                                       Path(S88,S101)
	S103= GPR.Rdata1=>FU.InID1                                  Premise(F93)
	S104= FU.InID1=a                                            Path(S97,S103)
	S105= FU.OutID1=FU(a)                                       FU-Forward(S104)
	S106= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F94)
	S107= FU.InID1_RReg=rS                                      Path(S84,S106)
	S108= FU.OutID1=>A_EX.In                                    Premise(F95)
	S109= A_EX.In=FU(a)                                         Path(S105,S108)
	S110= GPR.Rdata2=>FU.InID2                                  Premise(F96)
	S111= FU.InID2=b                                            Path(S100,S110)
	S112= FU.OutID2=FU(b)                                       FU-Forward(S111)
	S113= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F97)
	S114= FU.InID2_RReg=rT                                      Path(S85,S113)
	S115= FU.OutID2=>B_EX.In                                    Premise(F98)
	S116= B_EX.In=FU(b)                                         Path(S112,S115)
	S117= IR_ID.Out=>IR_EX.In                                   Premise(F99)
	S118= IR_EX.In={0,rS,rT,rD,0,10}                            Path(S82,S117)
	S119= FU.Halt_ID=>CU_ID.Halt                                Premise(F100)
	S120= FU.Bub_ID=>CU_ID.Bub                                  Premise(F101)
	S121= CtrlASIDIn=0                                          Premise(F102)
	S122= CtrlCP0=0                                             Premise(F103)
	S123= CP0[ASID]=pid                                         CP0-Hold(S40,S122)
	S124= CtrlEPCIn=0                                           Premise(F104)
	S125= CtrlExCodeIn=0                                        Premise(F105)
	S126= CtrlIMMU=0                                            Premise(F106)
	S127= CtrlPC=0                                              Premise(F107)
	S128= CtrlPCInc=0                                           Premise(F108)
	S129= PC[CIA]=addr                                          PC-Hold(S47,S128)
	S130= PC[Out]=addr+4                                        PC-Hold(S46,S127,S128)
	S131= CtrlIAddrReg=0                                        Premise(F109)
	S132= CtrlICache=0                                          Premise(F110)
	S133= ICache[addr]={0,rS,rT,rD,0,10}                        ICache-Hold(S50,S132)
	S134= CtrlIR_IMMU=0                                         Premise(F111)
	S135= CtrlICacheReg=0                                       Premise(F112)
	S136= CtrlIR_ID=0                                           Premise(F113)
	S137= [IR_ID]={0,rS,rT,rD,0,10}                             IR_ID-Hold(S54,S136)
	S138= CtrlIMem=0                                            Premise(F114)
	S139= IMem[{pid,addr}]={0,rS,rT,rD,0,10}                    IMem-Hold(S56,S138)
	S140= CtrlIRMux=0                                           Premise(F115)
	S141= CtrlGPR=0                                             Premise(F116)
	S142= GPR[rS]=a                                             GPR-Hold(S59,S141)
	S143= GPR[rT]=b                                             GPR-Hold(S60,S141)
	S144= CtrlA_EX=1                                            Premise(F117)
	S145= [A_EX]=FU(a)                                          A_EX-Write(S109,S144)
	S146= CtrlB_EX=1                                            Premise(F118)
	S147= [B_EX]=FU(b)                                          B_EX-Write(S116,S146)
	S148= CtrlIR_EX=1                                           Premise(F119)
	S149= [IR_EX]={0,rS,rT,rD,0,10}                             IR_EX-Write(S118,S148)
	S150= CtrlConditionReg_MEM=0                                Premise(F120)
	S151= CtrlIR_MEM=0                                          Premise(F121)
	S152= CtrlA_MEM=0                                           Premise(F122)
	S153= CtrlIR_DMMU1=0                                        Premise(F123)
	S154= CtrlIR_WB=0                                           Premise(F124)
	S155= CtrlA_DMMU1=0                                         Premise(F125)
	S156= CtrlA_WB=0                                            Premise(F126)
	S157= CtrlB_MEM=0                                           Premise(F127)
	S158= CtrlB_WB=0                                            Premise(F128)
	S159= CtrlConditionReg_DMMU1=0                              Premise(F129)
	S160= CtrlConditionReg_WB=0                                 Premise(F130)
	S161= CtrlIR_DMMU2=0                                        Premise(F131)
	S162= CtrlA_DMMU2=0                                         Premise(F132)
	S163= CtrlConditionReg_DMMU2=0                              Premise(F133)

EX	S164= CP0.ASID=pid                                          CP0-Read-ASID(S123)
	S165= PC.CIA=addr                                           PC-Out(S129)
	S166= PC.CIA31_28=addr[31:28]                               PC-Out(S129)
	S167= PC.Out=addr+4                                         PC-Out(S130)
	S168= IR_ID.Out={0,rS,rT,rD,0,10}                           IR-Out(S137)
	S169= IR_ID.Out31_26=0                                      IR-Out(S137)
	S170= IR_ID.Out25_21=rS                                     IR-Out(S137)
	S171= IR_ID.Out20_16=rT                                     IR-Out(S137)
	S172= IR_ID.Out15_11=rD                                     IR-Out(S137)
	S173= IR_ID.Out10_6=0                                       IR-Out(S137)
	S174= IR_ID.Out5_0=10                                       IR-Out(S137)
	S175= A_EX.Out=FU(a)                                        A_EX-Out(S145)
	S176= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S145)
	S177= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S145)
	S178= B_EX.Out=FU(b)                                        B_EX-Out(S147)
	S179= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S147)
	S180= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S147)
	S181= IR_EX.Out={0,rS,rT,rD,0,10}                           IR_EX-Out(S149)
	S182= IR_EX.Out31_26=0                                      IR_EX-Out(S149)
	S183= IR_EX.Out25_21=rS                                     IR_EX-Out(S149)
	S184= IR_EX.Out20_16=rT                                     IR_EX-Out(S149)
	S185= IR_EX.Out15_11=rD                                     IR_EX-Out(S149)
	S186= IR_EX.Out10_6=0                                       IR_EX-Out(S149)
	S187= IR_EX.Out5_0=10                                       IR_EX-Out(S149)
	S188= IR_EX.Out=>FU.IR_EX                                   Premise(F134)
	S189= FU.IR_EX={0,rS,rT,rD,0,10}                            Path(S181,S188)
	S190= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F135)
	S191= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F136)
	S192= IR_EX.Out31_26=>CU_EX.Op                              Premise(F137)
	S193= CU_EX.Op=0                                            Path(S182,S192)
	S194= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F138)
	S195= CU_EX.IRFunc=10                                       Path(S187,S194)
	S196= CMPU.A=32'b0                                          Premise(F139)
	S197= B_EX.Out=>CMPU.B                                      Premise(F140)
	S198= CMPU.B=FU(b)                                          Path(S178,S197)
	S199= CMPU.Func=6'b000011                                   Premise(F141)
	S200= CMPU.Out=CompareS(32'b0,FU(b))                        CMPU-CMPS(S196,S198)
	S201= CMPU.zero=CompareS(32'b0,FU(b))                       CMPU-CMPS(S196,S198)
	S202= CMPU.gt=CompareS(32'b0,FU(b))                         CMPU-CMPS(S196,S198)
	S203= CMPU.lt=CompareS(32'b0,FU(b))                         CMPU-CMPS(S196,S198)
	S204= CMPU.zero=>ConditionReg_MEM.In                        Premise(F142)
	S205= ConditionReg_MEM.In=CompareS(32'b0,FU(b))             Path(S201,S204)
	S206= IR_EX.Out=>IR_MEM.In                                  Premise(F143)
	S207= IR_MEM.In={0,rS,rT,rD,0,10}                           Path(S181,S206)
	S208= A_EX.Out=>A_MEM.In                                    Premise(F144)
	S209= A_MEM.In=FU(a)                                        Path(S175,S208)
	S210= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F145)
	S211= FU.InEX_WReg=rD                                       Path(S185,S210)
	S212= CtrlASIDIn=0                                          Premise(F146)
	S213= CtrlCP0=0                                             Premise(F147)
	S214= CP0[ASID]=pid                                         CP0-Hold(S123,S213)
	S215= CtrlEPCIn=0                                           Premise(F148)
	S216= CtrlExCodeIn=0                                        Premise(F149)
	S217= CtrlIMMU=0                                            Premise(F150)
	S218= CtrlPC=0                                              Premise(F151)
	S219= CtrlPCInc=0                                           Premise(F152)
	S220= PC[CIA]=addr                                          PC-Hold(S129,S219)
	S221= PC[Out]=addr+4                                        PC-Hold(S130,S218,S219)
	S222= CtrlIAddrReg=0                                        Premise(F153)
	S223= CtrlICache=0                                          Premise(F154)
	S224= ICache[addr]={0,rS,rT,rD,0,10}                        ICache-Hold(S133,S223)
	S225= CtrlIR_IMMU=0                                         Premise(F155)
	S226= CtrlICacheReg=0                                       Premise(F156)
	S227= CtrlIR_ID=0                                           Premise(F157)
	S228= [IR_ID]={0,rS,rT,rD,0,10}                             IR_ID-Hold(S137,S227)
	S229= CtrlIMem=0                                            Premise(F158)
	S230= IMem[{pid,addr}]={0,rS,rT,rD,0,10}                    IMem-Hold(S139,S229)
	S231= CtrlIRMux=0                                           Premise(F159)
	S232= CtrlGPR=0                                             Premise(F160)
	S233= GPR[rS]=a                                             GPR-Hold(S142,S232)
	S234= GPR[rT]=b                                             GPR-Hold(S143,S232)
	S235= CtrlA_EX=0                                            Premise(F161)
	S236= [A_EX]=FU(a)                                          A_EX-Hold(S145,S235)
	S237= CtrlB_EX=0                                            Premise(F162)
	S238= [B_EX]=FU(b)                                          B_EX-Hold(S147,S237)
	S239= CtrlIR_EX=0                                           Premise(F163)
	S240= [IR_EX]={0,rS,rT,rD,0,10}                             IR_EX-Hold(S149,S239)
	S241= CtrlConditionReg_MEM=1                                Premise(F164)
	S242= [ConditionReg_MEM]=CompareS(32'b0,FU(b))              ConditionReg_MEM-Write(S205,S241)
	S243= CtrlIR_MEM=1                                          Premise(F165)
	S244= [IR_MEM]={0,rS,rT,rD,0,10}                            IR_MEM-Write(S207,S243)
	S245= CtrlA_MEM=1                                           Premise(F166)
	S246= [A_MEM]=FU(a)                                         A_MEM-Write(S209,S245)
	S247= CtrlIR_DMMU1=0                                        Premise(F167)
	S248= CtrlIR_WB=0                                           Premise(F168)
	S249= CtrlA_DMMU1=0                                         Premise(F169)
	S250= CtrlA_WB=0                                            Premise(F170)
	S251= CtrlB_MEM=0                                           Premise(F171)
	S252= CtrlB_WB=0                                            Premise(F172)
	S253= CtrlConditionReg_DMMU1=0                              Premise(F173)
	S254= CtrlConditionReg_WB=0                                 Premise(F174)
	S255= CtrlIR_DMMU2=0                                        Premise(F175)
	S256= CtrlA_DMMU2=0                                         Premise(F176)
	S257= CtrlConditionReg_DMMU2=0                              Premise(F177)

MEM	S258= CP0.ASID=pid                                          CP0-Read-ASID(S214)
	S259= PC.CIA=addr                                           PC-Out(S220)
	S260= PC.CIA31_28=addr[31:28]                               PC-Out(S220)
	S261= PC.Out=addr+4                                         PC-Out(S221)
	S262= IR_ID.Out={0,rS,rT,rD,0,10}                           IR-Out(S228)
	S263= IR_ID.Out31_26=0                                      IR-Out(S228)
	S264= IR_ID.Out25_21=rS                                     IR-Out(S228)
	S265= IR_ID.Out20_16=rT                                     IR-Out(S228)
	S266= IR_ID.Out15_11=rD                                     IR-Out(S228)
	S267= IR_ID.Out10_6=0                                       IR-Out(S228)
	S268= IR_ID.Out5_0=10                                       IR-Out(S228)
	S269= A_EX.Out=FU(a)                                        A_EX-Out(S236)
	S270= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S236)
	S271= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S236)
	S272= B_EX.Out=FU(b)                                        B_EX-Out(S238)
	S273= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S238)
	S274= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S238)
	S275= IR_EX.Out={0,rS,rT,rD,0,10}                           IR_EX-Out(S240)
	S276= IR_EX.Out31_26=0                                      IR_EX-Out(S240)
	S277= IR_EX.Out25_21=rS                                     IR_EX-Out(S240)
	S278= IR_EX.Out20_16=rT                                     IR_EX-Out(S240)
	S279= IR_EX.Out15_11=rD                                     IR_EX-Out(S240)
	S280= IR_EX.Out10_6=0                                       IR_EX-Out(S240)
	S281= IR_EX.Out5_0=10                                       IR_EX-Out(S240)
	S282= ConditionReg_MEM.Out=CompareS(32'b0,FU(b))            ConditionReg_MEM-Out(S242)
	S283= ConditionReg_MEM.Out1_0={CompareS(32'b0,FU(b))}[1:0]  ConditionReg_MEM-Out(S242)
	S284= ConditionReg_MEM.Out4_0={CompareS(32'b0,FU(b))}[4:0]  ConditionReg_MEM-Out(S242)
	S285= IR_MEM.Out={0,rS,rT,rD,0,10}                          IR_MEM-Out(S244)
	S286= IR_MEM.Out31_26=0                                     IR_MEM-Out(S244)
	S287= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S244)
	S288= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S244)
	S289= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S244)
	S290= IR_MEM.Out10_6=0                                      IR_MEM-Out(S244)
	S291= IR_MEM.Out5_0=10                                      IR_MEM-Out(S244)
	S292= A_MEM.Out=FU(a)                                       A_MEM-Out(S246)
	S293= A_MEM.Out1_0={FU(a)}[1:0]                             A_MEM-Out(S246)
	S294= A_MEM.Out4_0={FU(a)}[4:0]                             A_MEM-Out(S246)
	S295= IR_MEM.Out=>FU.IR_MEM                                 Premise(F178)
	S296= FU.IR_MEM={0,rS,rT,rD,0,10}                           Path(S285,S295)
	S297= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F179)
	S298= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F180)
	S299= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F181)
	S300= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F182)
	S301= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F183)
	S302= CU_MEM.Op=0                                           Path(S286,S301)
	S303= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F184)
	S304= CU_MEM.IRFunc=10                                      Path(S291,S303)
	S305= IR_MEM.Out=>IR_DMMU1.In                               Premise(F185)
	S306= IR_DMMU1.In={0,rS,rT,rD,0,10}                         Path(S285,S305)
	S307= IR_MEM.Out=>IR_WB.In                                  Premise(F186)
	S308= IR_WB.In={0,rS,rT,rD,0,10}                            Path(S285,S307)
	S309= A_MEM.Out=>A_DMMU1.In                                 Premise(F187)
	S310= A_DMMU1.In=FU(a)                                      Path(S292,S309)
	S311= A_MEM.Out=>A_WB.In                                    Premise(F188)
	S312= A_WB.In=FU(a)                                         Path(S292,S311)
	S313= B_MEM.Out=>B_WB.In                                    Premise(F189)
	S314= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F190)
	S315= ConditionReg_DMMU1.In=CompareS(32'b0,FU(b))           Path(S282,S314)
	S316= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F191)
	S317= ConditionReg_WB.In=CompareS(32'b0,FU(b))              Path(S282,S316)
	S318= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F192)
	S319= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F193)
	S320= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F194)
	S321= FU.InMEM_WReg=rD                                      Path(S289,S320)
	S322= CtrlASIDIn=0                                          Premise(F195)
	S323= CtrlCP0=0                                             Premise(F196)
	S324= CP0[ASID]=pid                                         CP0-Hold(S214,S323)
	S325= CtrlEPCIn=0                                           Premise(F197)
	S326= CtrlExCodeIn=0                                        Premise(F198)
	S327= CtrlIMMU=0                                            Premise(F199)
	S328= CtrlPC=0                                              Premise(F200)
	S329= CtrlPCInc=0                                           Premise(F201)
	S330= PC[CIA]=addr                                          PC-Hold(S220,S329)
	S331= PC[Out]=addr+4                                        PC-Hold(S221,S328,S329)
	S332= CtrlIAddrReg=0                                        Premise(F202)
	S333= CtrlICache=0                                          Premise(F203)
	S334= ICache[addr]={0,rS,rT,rD,0,10}                        ICache-Hold(S224,S333)
	S335= CtrlIR_IMMU=0                                         Premise(F204)
	S336= CtrlICacheReg=0                                       Premise(F205)
	S337= CtrlIR_ID=0                                           Premise(F206)
	S338= [IR_ID]={0,rS,rT,rD,0,10}                             IR_ID-Hold(S228,S337)
	S339= CtrlIMem=0                                            Premise(F207)
	S340= IMem[{pid,addr}]={0,rS,rT,rD,0,10}                    IMem-Hold(S230,S339)
	S341= CtrlIRMux=0                                           Premise(F208)
	S342= CtrlGPR=0                                             Premise(F209)
	S343= GPR[rS]=a                                             GPR-Hold(S233,S342)
	S344= GPR[rT]=b                                             GPR-Hold(S234,S342)
	S345= CtrlA_EX=0                                            Premise(F210)
	S346= [A_EX]=FU(a)                                          A_EX-Hold(S236,S345)
	S347= CtrlB_EX=0                                            Premise(F211)
	S348= [B_EX]=FU(b)                                          B_EX-Hold(S238,S347)
	S349= CtrlIR_EX=0                                           Premise(F212)
	S350= [IR_EX]={0,rS,rT,rD,0,10}                             IR_EX-Hold(S240,S349)
	S351= CtrlConditionReg_MEM=0                                Premise(F213)
	S352= [ConditionReg_MEM]=CompareS(32'b0,FU(b))              ConditionReg_MEM-Hold(S242,S351)
	S353= CtrlIR_MEM=0                                          Premise(F214)
	S354= [IR_MEM]={0,rS,rT,rD,0,10}                            IR_MEM-Hold(S244,S353)
	S355= CtrlA_MEM=0                                           Premise(F215)
	S356= [A_MEM]=FU(a)                                         A_MEM-Hold(S246,S355)
	S357= CtrlIR_DMMU1=1                                        Premise(F216)
	S358= [IR_DMMU1]={0,rS,rT,rD,0,10}                          IR_DMMU1-Write(S306,S357)
	S359= CtrlIR_WB=1                                           Premise(F217)
	S360= [IR_WB]={0,rS,rT,rD,0,10}                             IR_WB-Write(S308,S359)
	S361= CtrlA_DMMU1=1                                         Premise(F218)
	S362= [A_DMMU1]=FU(a)                                       A_DMMU1-Write(S310,S361)
	S363= CtrlA_WB=1                                            Premise(F219)
	S364= [A_WB]=FU(a)                                          A_WB-Write(S312,S363)
	S365= CtrlB_MEM=0                                           Premise(F220)
	S366= CtrlB_WB=1                                            Premise(F221)
	S367= CtrlConditionReg_DMMU1=1                              Premise(F222)
	S368= [ConditionReg_DMMU1]=CompareS(32'b0,FU(b))            ConditionReg_DMMU1-Write(S315,S367)
	S369= CtrlConditionReg_WB=1                                 Premise(F223)
	S370= [ConditionReg_WB]=CompareS(32'b0,FU(b))               ConditionReg_WB-Write(S317,S369)
	S371= CtrlIR_DMMU2=0                                        Premise(F224)
	S372= CtrlA_DMMU2=0                                         Premise(F225)
	S373= CtrlConditionReg_DMMU2=0                              Premise(F226)

MEM(DMMU1)	S374= CP0.ASID=pid                                          CP0-Read-ASID(S324)
	S375= PC.CIA=addr                                           PC-Out(S330)
	S376= PC.CIA31_28=addr[31:28]                               PC-Out(S330)
	S377= PC.Out=addr+4                                         PC-Out(S331)
	S378= IR_ID.Out={0,rS,rT,rD,0,10}                           IR-Out(S338)
	S379= IR_ID.Out31_26=0                                      IR-Out(S338)
	S380= IR_ID.Out25_21=rS                                     IR-Out(S338)
	S381= IR_ID.Out20_16=rT                                     IR-Out(S338)
	S382= IR_ID.Out15_11=rD                                     IR-Out(S338)
	S383= IR_ID.Out10_6=0                                       IR-Out(S338)
	S384= IR_ID.Out5_0=10                                       IR-Out(S338)
	S385= A_EX.Out=FU(a)                                        A_EX-Out(S346)
	S386= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S346)
	S387= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S346)
	S388= B_EX.Out=FU(b)                                        B_EX-Out(S348)
	S389= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S348)
	S390= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S348)
	S391= IR_EX.Out={0,rS,rT,rD,0,10}                           IR_EX-Out(S350)
	S392= IR_EX.Out31_26=0                                      IR_EX-Out(S350)
	S393= IR_EX.Out25_21=rS                                     IR_EX-Out(S350)
	S394= IR_EX.Out20_16=rT                                     IR_EX-Out(S350)
	S395= IR_EX.Out15_11=rD                                     IR_EX-Out(S350)
	S396= IR_EX.Out10_6=0                                       IR_EX-Out(S350)
	S397= IR_EX.Out5_0=10                                       IR_EX-Out(S350)
	S398= ConditionReg_MEM.Out=CompareS(32'b0,FU(b))            ConditionReg_MEM-Out(S352)
	S399= ConditionReg_MEM.Out1_0={CompareS(32'b0,FU(b))}[1:0]  ConditionReg_MEM-Out(S352)
	S400= ConditionReg_MEM.Out4_0={CompareS(32'b0,FU(b))}[4:0]  ConditionReg_MEM-Out(S352)
	S401= IR_MEM.Out={0,rS,rT,rD,0,10}                          IR_MEM-Out(S354)
	S402= IR_MEM.Out31_26=0                                     IR_MEM-Out(S354)
	S403= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S354)
	S404= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S354)
	S405= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S354)
	S406= IR_MEM.Out10_6=0                                      IR_MEM-Out(S354)
	S407= IR_MEM.Out5_0=10                                      IR_MEM-Out(S354)
	S408= A_MEM.Out=FU(a)                                       A_MEM-Out(S356)
	S409= A_MEM.Out1_0={FU(a)}[1:0]                             A_MEM-Out(S356)
	S410= A_MEM.Out4_0={FU(a)}[4:0]                             A_MEM-Out(S356)
	S411= IR_DMMU1.Out={0,rS,rT,rD,0,10}                        IR_DMMU1-Out(S358)
	S412= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S358)
	S413= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S358)
	S414= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S358)
	S415= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S358)
	S416= IR_DMMU1.Out10_6=0                                    IR_DMMU1-Out(S358)
	S417= IR_DMMU1.Out5_0=10                                    IR_DMMU1-Out(S358)
	S418= IR_WB.Out={0,rS,rT,rD,0,10}                           IR-Out(S360)
	S419= IR_WB.Out31_26=0                                      IR-Out(S360)
	S420= IR_WB.Out25_21=rS                                     IR-Out(S360)
	S421= IR_WB.Out20_16=rT                                     IR-Out(S360)
	S422= IR_WB.Out15_11=rD                                     IR-Out(S360)
	S423= IR_WB.Out10_6=0                                       IR-Out(S360)
	S424= IR_WB.Out5_0=10                                       IR-Out(S360)
	S425= A_DMMU1.Out=FU(a)                                     A_DMMU1-Out(S362)
	S426= A_DMMU1.Out1_0={FU(a)}[1:0]                           A_DMMU1-Out(S362)
	S427= A_DMMU1.Out4_0={FU(a)}[4:0]                           A_DMMU1-Out(S362)
	S428= A_WB.Out=FU(a)                                        A_WB-Out(S364)
	S429= A_WB.Out1_0={FU(a)}[1:0]                              A_WB-Out(S364)
	S430= A_WB.Out4_0={FU(a)}[4:0]                              A_WB-Out(S364)
	S431= ConditionReg_DMMU1.Out=CompareS(32'b0,FU(b))          ConditionReg_DMMU1-Out(S368)
	S432= ConditionReg_DMMU1.Out1_0={CompareS(32'b0,FU(b))}[1:0]ConditionReg_DMMU1-Out(S368)
	S433= ConditionReg_DMMU1.Out4_0={CompareS(32'b0,FU(b))}[4:0]ConditionReg_DMMU1-Out(S368)
	S434= ConditionReg_WB.Out=CompareS(32'b0,FU(b))             ConditionReg_WB-Out(S370)
	S435= ConditionReg_WB.Out1_0={CompareS(32'b0,FU(b))}[1:0]   ConditionReg_WB-Out(S370)
	S436= ConditionReg_WB.Out4_0={CompareS(32'b0,FU(b))}[4:0]   ConditionReg_WB-Out(S370)
	S437= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F227)
	S438= FU.IR_DMMU1={0,rS,rT,rD,0,10}                         Path(S411,S437)
	S439= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F228)
	S440= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F229)
	S441= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F230)
	S442= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F231)
	S443= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F232)
	S444= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F233)
	S445= CU_DMMU1.Op=0                                         Path(S412,S444)
	S446= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F234)
	S447= CU_DMMU1.IRFunc=10                                    Path(S417,S446)
	S448= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F235)
	S449= IR_DMMU2.In={0,rS,rT,rD,0,10}                         Path(S411,S448)
	S450= A_DMMU1.Out=>A_DMMU2.In                               Premise(F236)
	S451= A_DMMU2.In=FU(a)                                      Path(S425,S450)
	S452= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F237)
	S453= ConditionReg_DMMU2.In=CompareS(32'b0,FU(b))           Path(S431,S452)
	S454= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F238)
	S455= FU.InDMMU1_WReg=rD                                    Path(S415,S454)
	S456= CtrlASIDIn=0                                          Premise(F239)
	S457= CtrlCP0=0                                             Premise(F240)
	S458= CP0[ASID]=pid                                         CP0-Hold(S324,S457)
	S459= CtrlEPCIn=0                                           Premise(F241)
	S460= CtrlExCodeIn=0                                        Premise(F242)
	S461= CtrlIMMU=0                                            Premise(F243)
	S462= CtrlPC=0                                              Premise(F244)
	S463= CtrlPCInc=0                                           Premise(F245)
	S464= PC[CIA]=addr                                          PC-Hold(S330,S463)
	S465= PC[Out]=addr+4                                        PC-Hold(S331,S462,S463)
	S466= CtrlIAddrReg=0                                        Premise(F246)
	S467= CtrlICache=0                                          Premise(F247)
	S468= ICache[addr]={0,rS,rT,rD,0,10}                        ICache-Hold(S334,S467)
	S469= CtrlIR_IMMU=0                                         Premise(F248)
	S470= CtrlICacheReg=0                                       Premise(F249)
	S471= CtrlIR_ID=0                                           Premise(F250)
	S472= [IR_ID]={0,rS,rT,rD,0,10}                             IR_ID-Hold(S338,S471)
	S473= CtrlIMem=0                                            Premise(F251)
	S474= IMem[{pid,addr}]={0,rS,rT,rD,0,10}                    IMem-Hold(S340,S473)
	S475= CtrlIRMux=0                                           Premise(F252)
	S476= CtrlGPR=0                                             Premise(F253)
	S477= GPR[rS]=a                                             GPR-Hold(S343,S476)
	S478= GPR[rT]=b                                             GPR-Hold(S344,S476)
	S479= CtrlA_EX=0                                            Premise(F254)
	S480= [A_EX]=FU(a)                                          A_EX-Hold(S346,S479)
	S481= CtrlB_EX=0                                            Premise(F255)
	S482= [B_EX]=FU(b)                                          B_EX-Hold(S348,S481)
	S483= CtrlIR_EX=0                                           Premise(F256)
	S484= [IR_EX]={0,rS,rT,rD,0,10}                             IR_EX-Hold(S350,S483)
	S485= CtrlConditionReg_MEM=0                                Premise(F257)
	S486= [ConditionReg_MEM]=CompareS(32'b0,FU(b))              ConditionReg_MEM-Hold(S352,S485)
	S487= CtrlIR_MEM=0                                          Premise(F258)
	S488= [IR_MEM]={0,rS,rT,rD,0,10}                            IR_MEM-Hold(S354,S487)
	S489= CtrlA_MEM=0                                           Premise(F259)
	S490= [A_MEM]=FU(a)                                         A_MEM-Hold(S356,S489)
	S491= CtrlIR_DMMU1=0                                        Premise(F260)
	S492= [IR_DMMU1]={0,rS,rT,rD,0,10}                          IR_DMMU1-Hold(S358,S491)
	S493= CtrlIR_WB=0                                           Premise(F261)
	S494= [IR_WB]={0,rS,rT,rD,0,10}                             IR_WB-Hold(S360,S493)
	S495= CtrlA_DMMU1=0                                         Premise(F262)
	S496= [A_DMMU1]=FU(a)                                       A_DMMU1-Hold(S362,S495)
	S497= CtrlA_WB=0                                            Premise(F263)
	S498= [A_WB]=FU(a)                                          A_WB-Hold(S364,S497)
	S499= CtrlB_MEM=0                                           Premise(F264)
	S500= CtrlB_WB=0                                            Premise(F265)
	S501= CtrlConditionReg_DMMU1=0                              Premise(F266)
	S502= [ConditionReg_DMMU1]=CompareS(32'b0,FU(b))            ConditionReg_DMMU1-Hold(S368,S501)
	S503= CtrlConditionReg_WB=0                                 Premise(F267)
	S504= [ConditionReg_WB]=CompareS(32'b0,FU(b))               ConditionReg_WB-Hold(S370,S503)
	S505= CtrlIR_DMMU2=1                                        Premise(F268)
	S506= [IR_DMMU2]={0,rS,rT,rD,0,10}                          IR_DMMU2-Write(S449,S505)
	S507= CtrlA_DMMU2=1                                         Premise(F269)
	S508= [A_DMMU2]=FU(a)                                       A_DMMU2-Write(S451,S507)
	S509= CtrlConditionReg_DMMU2=1                              Premise(F270)
	S510= [ConditionReg_DMMU2]=CompareS(32'b0,FU(b))            ConditionReg_DMMU2-Write(S453,S509)

MEM(DMMU2)	S511= CP0.ASID=pid                                          CP0-Read-ASID(S458)
	S512= PC.CIA=addr                                           PC-Out(S464)
	S513= PC.CIA31_28=addr[31:28]                               PC-Out(S464)
	S514= PC.Out=addr+4                                         PC-Out(S465)
	S515= IR_ID.Out={0,rS,rT,rD,0,10}                           IR-Out(S472)
	S516= IR_ID.Out31_26=0                                      IR-Out(S472)
	S517= IR_ID.Out25_21=rS                                     IR-Out(S472)
	S518= IR_ID.Out20_16=rT                                     IR-Out(S472)
	S519= IR_ID.Out15_11=rD                                     IR-Out(S472)
	S520= IR_ID.Out10_6=0                                       IR-Out(S472)
	S521= IR_ID.Out5_0=10                                       IR-Out(S472)
	S522= A_EX.Out=FU(a)                                        A_EX-Out(S480)
	S523= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S480)
	S524= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S480)
	S525= B_EX.Out=FU(b)                                        B_EX-Out(S482)
	S526= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S482)
	S527= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S482)
	S528= IR_EX.Out={0,rS,rT,rD,0,10}                           IR_EX-Out(S484)
	S529= IR_EX.Out31_26=0                                      IR_EX-Out(S484)
	S530= IR_EX.Out25_21=rS                                     IR_EX-Out(S484)
	S531= IR_EX.Out20_16=rT                                     IR_EX-Out(S484)
	S532= IR_EX.Out15_11=rD                                     IR_EX-Out(S484)
	S533= IR_EX.Out10_6=0                                       IR_EX-Out(S484)
	S534= IR_EX.Out5_0=10                                       IR_EX-Out(S484)
	S535= ConditionReg_MEM.Out=CompareS(32'b0,FU(b))            ConditionReg_MEM-Out(S486)
	S536= ConditionReg_MEM.Out1_0={CompareS(32'b0,FU(b))}[1:0]  ConditionReg_MEM-Out(S486)
	S537= ConditionReg_MEM.Out4_0={CompareS(32'b0,FU(b))}[4:0]  ConditionReg_MEM-Out(S486)
	S538= IR_MEM.Out={0,rS,rT,rD,0,10}                          IR_MEM-Out(S488)
	S539= IR_MEM.Out31_26=0                                     IR_MEM-Out(S488)
	S540= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S488)
	S541= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S488)
	S542= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S488)
	S543= IR_MEM.Out10_6=0                                      IR_MEM-Out(S488)
	S544= IR_MEM.Out5_0=10                                      IR_MEM-Out(S488)
	S545= A_MEM.Out=FU(a)                                       A_MEM-Out(S490)
	S546= A_MEM.Out1_0={FU(a)}[1:0]                             A_MEM-Out(S490)
	S547= A_MEM.Out4_0={FU(a)}[4:0]                             A_MEM-Out(S490)
	S548= IR_DMMU1.Out={0,rS,rT,rD,0,10}                        IR_DMMU1-Out(S492)
	S549= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S492)
	S550= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S492)
	S551= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S492)
	S552= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S492)
	S553= IR_DMMU1.Out10_6=0                                    IR_DMMU1-Out(S492)
	S554= IR_DMMU1.Out5_0=10                                    IR_DMMU1-Out(S492)
	S555= IR_WB.Out={0,rS,rT,rD,0,10}                           IR-Out(S494)
	S556= IR_WB.Out31_26=0                                      IR-Out(S494)
	S557= IR_WB.Out25_21=rS                                     IR-Out(S494)
	S558= IR_WB.Out20_16=rT                                     IR-Out(S494)
	S559= IR_WB.Out15_11=rD                                     IR-Out(S494)
	S560= IR_WB.Out10_6=0                                       IR-Out(S494)
	S561= IR_WB.Out5_0=10                                       IR-Out(S494)
	S562= A_DMMU1.Out=FU(a)                                     A_DMMU1-Out(S496)
	S563= A_DMMU1.Out1_0={FU(a)}[1:0]                           A_DMMU1-Out(S496)
	S564= A_DMMU1.Out4_0={FU(a)}[4:0]                           A_DMMU1-Out(S496)
	S565= A_WB.Out=FU(a)                                        A_WB-Out(S498)
	S566= A_WB.Out1_0={FU(a)}[1:0]                              A_WB-Out(S498)
	S567= A_WB.Out4_0={FU(a)}[4:0]                              A_WB-Out(S498)
	S568= ConditionReg_DMMU1.Out=CompareS(32'b0,FU(b))          ConditionReg_DMMU1-Out(S502)
	S569= ConditionReg_DMMU1.Out1_0={CompareS(32'b0,FU(b))}[1:0]ConditionReg_DMMU1-Out(S502)
	S570= ConditionReg_DMMU1.Out4_0={CompareS(32'b0,FU(b))}[4:0]ConditionReg_DMMU1-Out(S502)
	S571= ConditionReg_WB.Out=CompareS(32'b0,FU(b))             ConditionReg_WB-Out(S504)
	S572= ConditionReg_WB.Out1_0={CompareS(32'b0,FU(b))}[1:0]   ConditionReg_WB-Out(S504)
	S573= ConditionReg_WB.Out4_0={CompareS(32'b0,FU(b))}[4:0]   ConditionReg_WB-Out(S504)
	S574= IR_DMMU2.Out={0,rS,rT,rD,0,10}                        IR_DMMU2-Out(S506)
	S575= IR_DMMU2.Out31_26=0                                   IR_DMMU2-Out(S506)
	S576= IR_DMMU2.Out25_21=rS                                  IR_DMMU2-Out(S506)
	S577= IR_DMMU2.Out20_16=rT                                  IR_DMMU2-Out(S506)
	S578= IR_DMMU2.Out15_11=rD                                  IR_DMMU2-Out(S506)
	S579= IR_DMMU2.Out10_6=0                                    IR_DMMU2-Out(S506)
	S580= IR_DMMU2.Out5_0=10                                    IR_DMMU2-Out(S506)
	S581= A_DMMU2.Out=FU(a)                                     A_DMMU2-Out(S508)
	S582= A_DMMU2.Out1_0={FU(a)}[1:0]                           A_DMMU2-Out(S508)
	S583= A_DMMU2.Out4_0={FU(a)}[4:0]                           A_DMMU2-Out(S508)
	S584= ConditionReg_DMMU2.Out=CompareS(32'b0,FU(b))          ConditionReg_DMMU2-Out(S510)
	S585= ConditionReg_DMMU2.Out1_0={CompareS(32'b0,FU(b))}[1:0]ConditionReg_DMMU2-Out(S510)
	S586= ConditionReg_DMMU2.Out4_0={CompareS(32'b0,FU(b))}[4:0]ConditionReg_DMMU2-Out(S510)
	S587= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F271)
	S588= FU.IR_DMMU2={0,rS,rT,rD,0,10}                         Path(S574,S587)
	S589= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F272)
	S590= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F273)
	S591= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F274)
	S592= CU_DMMU2.Op=0                                         Path(S575,S591)
	S593= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F275)
	S594= CU_DMMU2.IRFunc=10                                    Path(S580,S593)
	S595= IR_DMMU2.Out=>IR_WB.In                                Premise(F276)
	S596= IR_WB.In={0,rS,rT,rD,0,10}                            Path(S574,S595)
	S597= A_DMMU2.Out=>A_WB.In                                  Premise(F277)
	S598= A_WB.In=FU(a)                                         Path(S581,S597)
	S599= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F278)
	S600= ConditionReg_WB.In=CompareS(32'b0,FU(b))              Path(S584,S599)
	S601= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F279)
	S602= FU.InDMMU2_WReg=rD                                    Path(S578,S601)
	S603= CtrlASIDIn=0                                          Premise(F280)
	S604= CtrlCP0=0                                             Premise(F281)
	S605= CP0[ASID]=pid                                         CP0-Hold(S458,S604)
	S606= CtrlEPCIn=0                                           Premise(F282)
	S607= CtrlExCodeIn=0                                        Premise(F283)
	S608= CtrlIMMU=0                                            Premise(F284)
	S609= CtrlPC=0                                              Premise(F285)
	S610= CtrlPCInc=0                                           Premise(F286)
	S611= PC[CIA]=addr                                          PC-Hold(S464,S610)
	S612= PC[Out]=addr+4                                        PC-Hold(S465,S609,S610)
	S613= CtrlIAddrReg=0                                        Premise(F287)
	S614= CtrlICache=0                                          Premise(F288)
	S615= ICache[addr]={0,rS,rT,rD,0,10}                        ICache-Hold(S468,S614)
	S616= CtrlIR_IMMU=0                                         Premise(F289)
	S617= CtrlICacheReg=0                                       Premise(F290)
	S618= CtrlIR_ID=0                                           Premise(F291)
	S619= [IR_ID]={0,rS,rT,rD,0,10}                             IR_ID-Hold(S472,S618)
	S620= CtrlIMem=0                                            Premise(F292)
	S621= IMem[{pid,addr}]={0,rS,rT,rD,0,10}                    IMem-Hold(S474,S620)
	S622= CtrlIRMux=0                                           Premise(F293)
	S623= CtrlGPR=0                                             Premise(F294)
	S624= GPR[rS]=a                                             GPR-Hold(S477,S623)
	S625= GPR[rT]=b                                             GPR-Hold(S478,S623)
	S626= CtrlA_EX=0                                            Premise(F295)
	S627= [A_EX]=FU(a)                                          A_EX-Hold(S480,S626)
	S628= CtrlB_EX=0                                            Premise(F296)
	S629= [B_EX]=FU(b)                                          B_EX-Hold(S482,S628)
	S630= CtrlIR_EX=0                                           Premise(F297)
	S631= [IR_EX]={0,rS,rT,rD,0,10}                             IR_EX-Hold(S484,S630)
	S632= CtrlConditionReg_MEM=0                                Premise(F298)
	S633= [ConditionReg_MEM]=CompareS(32'b0,FU(b))              ConditionReg_MEM-Hold(S486,S632)
	S634= CtrlIR_MEM=0                                          Premise(F299)
	S635= [IR_MEM]={0,rS,rT,rD,0,10}                            IR_MEM-Hold(S488,S634)
	S636= CtrlA_MEM=0                                           Premise(F300)
	S637= [A_MEM]=FU(a)                                         A_MEM-Hold(S490,S636)
	S638= CtrlIR_DMMU1=0                                        Premise(F301)
	S639= [IR_DMMU1]={0,rS,rT,rD,0,10}                          IR_DMMU1-Hold(S492,S638)
	S640= CtrlIR_WB=1                                           Premise(F302)
	S641= [IR_WB]={0,rS,rT,rD,0,10}                             IR_WB-Write(S596,S640)
	S642= CtrlA_DMMU1=0                                         Premise(F303)
	S643= [A_DMMU1]=FU(a)                                       A_DMMU1-Hold(S496,S642)
	S644= CtrlA_WB=1                                            Premise(F304)
	S645= [A_WB]=FU(a)                                          A_WB-Write(S598,S644)
	S646= CtrlB_MEM=0                                           Premise(F305)
	S647= CtrlB_WB=0                                            Premise(F306)
	S648= CtrlConditionReg_DMMU1=0                              Premise(F307)
	S649= [ConditionReg_DMMU1]=CompareS(32'b0,FU(b))            ConditionReg_DMMU1-Hold(S502,S648)
	S650= CtrlConditionReg_WB=1                                 Premise(F308)
	S651= [ConditionReg_WB]=CompareS(32'b0,FU(b))               ConditionReg_WB-Write(S600,S650)
	S652= CtrlIR_DMMU2=0                                        Premise(F309)
	S653= [IR_DMMU2]={0,rS,rT,rD,0,10}                          IR_DMMU2-Hold(S506,S652)
	S654= CtrlA_DMMU2=0                                         Premise(F310)
	S655= [A_DMMU2]=FU(a)                                       A_DMMU2-Hold(S508,S654)
	S656= CtrlConditionReg_DMMU2=0                              Premise(F311)
	S657= [ConditionReg_DMMU2]=CompareS(32'b0,FU(b))            ConditionReg_DMMU2-Hold(S510,S656)

WB	S658= CP0.ASID=pid                                          CP0-Read-ASID(S605)
	S659= PC.CIA=addr                                           PC-Out(S611)
	S660= PC.CIA31_28=addr[31:28]                               PC-Out(S611)
	S661= PC.Out=addr+4                                         PC-Out(S612)
	S662= IR_ID.Out={0,rS,rT,rD,0,10}                           IR-Out(S619)
	S663= IR_ID.Out31_26=0                                      IR-Out(S619)
	S664= IR_ID.Out25_21=rS                                     IR-Out(S619)
	S665= IR_ID.Out20_16=rT                                     IR-Out(S619)
	S666= IR_ID.Out15_11=rD                                     IR-Out(S619)
	S667= IR_ID.Out10_6=0                                       IR-Out(S619)
	S668= IR_ID.Out5_0=10                                       IR-Out(S619)
	S669= A_EX.Out=FU(a)                                        A_EX-Out(S627)
	S670= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S627)
	S671= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S627)
	S672= B_EX.Out=FU(b)                                        B_EX-Out(S629)
	S673= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S629)
	S674= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S629)
	S675= IR_EX.Out={0,rS,rT,rD,0,10}                           IR_EX-Out(S631)
	S676= IR_EX.Out31_26=0                                      IR_EX-Out(S631)
	S677= IR_EX.Out25_21=rS                                     IR_EX-Out(S631)
	S678= IR_EX.Out20_16=rT                                     IR_EX-Out(S631)
	S679= IR_EX.Out15_11=rD                                     IR_EX-Out(S631)
	S680= IR_EX.Out10_6=0                                       IR_EX-Out(S631)
	S681= IR_EX.Out5_0=10                                       IR_EX-Out(S631)
	S682= ConditionReg_MEM.Out=CompareS(32'b0,FU(b))            ConditionReg_MEM-Out(S633)
	S683= ConditionReg_MEM.Out1_0={CompareS(32'b0,FU(b))}[1:0]  ConditionReg_MEM-Out(S633)
	S684= ConditionReg_MEM.Out4_0={CompareS(32'b0,FU(b))}[4:0]  ConditionReg_MEM-Out(S633)
	S685= IR_MEM.Out={0,rS,rT,rD,0,10}                          IR_MEM-Out(S635)
	S686= IR_MEM.Out31_26=0                                     IR_MEM-Out(S635)
	S687= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S635)
	S688= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S635)
	S689= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S635)
	S690= IR_MEM.Out10_6=0                                      IR_MEM-Out(S635)
	S691= IR_MEM.Out5_0=10                                      IR_MEM-Out(S635)
	S692= A_MEM.Out=FU(a)                                       A_MEM-Out(S637)
	S693= A_MEM.Out1_0={FU(a)}[1:0]                             A_MEM-Out(S637)
	S694= A_MEM.Out4_0={FU(a)}[4:0]                             A_MEM-Out(S637)
	S695= IR_DMMU1.Out={0,rS,rT,rD,0,10}                        IR_DMMU1-Out(S639)
	S696= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S639)
	S697= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S639)
	S698= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S639)
	S699= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S639)
	S700= IR_DMMU1.Out10_6=0                                    IR_DMMU1-Out(S639)
	S701= IR_DMMU1.Out5_0=10                                    IR_DMMU1-Out(S639)
	S702= IR_WB.Out={0,rS,rT,rD,0,10}                           IR-Out(S641)
	S703= IR_WB.Out31_26=0                                      IR-Out(S641)
	S704= IR_WB.Out25_21=rS                                     IR-Out(S641)
	S705= IR_WB.Out20_16=rT                                     IR-Out(S641)
	S706= IR_WB.Out15_11=rD                                     IR-Out(S641)
	S707= IR_WB.Out10_6=0                                       IR-Out(S641)
	S708= IR_WB.Out5_0=10                                       IR-Out(S641)
	S709= A_DMMU1.Out=FU(a)                                     A_DMMU1-Out(S643)
	S710= A_DMMU1.Out1_0={FU(a)}[1:0]                           A_DMMU1-Out(S643)
	S711= A_DMMU1.Out4_0={FU(a)}[4:0]                           A_DMMU1-Out(S643)
	S712= A_WB.Out=FU(a)                                        A_WB-Out(S645)
	S713= A_WB.Out1_0={FU(a)}[1:0]                              A_WB-Out(S645)
	S714= A_WB.Out4_0={FU(a)}[4:0]                              A_WB-Out(S645)
	S715= ConditionReg_DMMU1.Out=CompareS(32'b0,FU(b))          ConditionReg_DMMU1-Out(S649)
	S716= ConditionReg_DMMU1.Out1_0={CompareS(32'b0,FU(b))}[1:0]ConditionReg_DMMU1-Out(S649)
	S717= ConditionReg_DMMU1.Out4_0={CompareS(32'b0,FU(b))}[4:0]ConditionReg_DMMU1-Out(S649)
	S718= ConditionReg_WB.Out=CompareS(32'b0,FU(b))             ConditionReg_WB-Out(S651)
	S719= ConditionReg_WB.Out1_0={CompareS(32'b0,FU(b))}[1:0]   ConditionReg_WB-Out(S651)
	S720= ConditionReg_WB.Out4_0={CompareS(32'b0,FU(b))}[4:0]   ConditionReg_WB-Out(S651)
	S721= IR_DMMU2.Out={0,rS,rT,rD,0,10}                        IR_DMMU2-Out(S653)
	S722= IR_DMMU2.Out31_26=0                                   IR_DMMU2-Out(S653)
	S723= IR_DMMU2.Out25_21=rS                                  IR_DMMU2-Out(S653)
	S724= IR_DMMU2.Out20_16=rT                                  IR_DMMU2-Out(S653)
	S725= IR_DMMU2.Out15_11=rD                                  IR_DMMU2-Out(S653)
	S726= IR_DMMU2.Out10_6=0                                    IR_DMMU2-Out(S653)
	S727= IR_DMMU2.Out5_0=10                                    IR_DMMU2-Out(S653)
	S728= A_DMMU2.Out=FU(a)                                     A_DMMU2-Out(S655)
	S729= A_DMMU2.Out1_0={FU(a)}[1:0]                           A_DMMU2-Out(S655)
	S730= A_DMMU2.Out4_0={FU(a)}[4:0]                           A_DMMU2-Out(S655)
	S731= ConditionReg_DMMU2.Out=CompareS(32'b0,FU(b))          ConditionReg_DMMU2-Out(S657)
	S732= ConditionReg_DMMU2.Out1_0={CompareS(32'b0,FU(b))}[1:0]ConditionReg_DMMU2-Out(S657)
	S733= ConditionReg_DMMU2.Out4_0={CompareS(32'b0,FU(b))}[4:0]ConditionReg_DMMU2-Out(S657)
	S734= IR_WB.Out=>FU.IR_WB                                   Premise(F312)
	S735= FU.IR_WB={0,rS,rT,rD,0,10}                            Path(S702,S734)
	S736= IR_WB.Out31_26=>CU_WB.Op                              Premise(F313)
	S737= CU_WB.Op=0                                            Path(S703,S736)
	S738= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F314)
	S739= CU_WB.IRFunc=10                                       Path(S708,S738)
	S740= IR_WB.Out15_11=>GPR.WReg                              Premise(F315)
	S741= GPR.WReg=rD                                           Path(S706,S740)
	S742= A_WB.Out=>GPR.WData                                   Premise(F316)
	S743= GPR.WData=FU(a)                                       Path(S712,S742)
	S744= A_WB.Out=>FU.InWB                                     Premise(F317)
	S745= FU.InWB=FU(a)                                         Path(S712,S744)
	S746= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F318)
	S747= FU.InWB_WReg=rD                                       Path(S706,S746)
	S748= ConditionReg_WB.Out=>CU_WB.zero                       Premise(F319)
	S749= CU_WB.zero=CompareS(32'b0,FU(b))                      Path(S718,S748)
	S750= CtrlASIDIn=0                                          Premise(F320)
	S751= CtrlCP0=0                                             Premise(F321)
	S752= CP0[ASID]=pid                                         CP0-Hold(S605,S751)
	S753= CtrlEPCIn=0                                           Premise(F322)
	S754= CtrlExCodeIn=0                                        Premise(F323)
	S755= CtrlIMMU=0                                            Premise(F324)
	S756= CtrlPC=0                                              Premise(F325)
	S757= CtrlPCInc=0                                           Premise(F326)
	S758= PC[CIA]=addr                                          PC-Hold(S611,S757)
	S759= PC[Out]=addr+4                                        PC-Hold(S612,S756,S757)
	S760= CtrlIAddrReg=0                                        Premise(F327)
	S761= CtrlICache=0                                          Premise(F328)
	S762= ICache[addr]={0,rS,rT,rD,0,10}                        ICache-Hold(S615,S761)
	S763= CtrlIR_IMMU=0                                         Premise(F329)
	S764= CtrlICacheReg=0                                       Premise(F330)
	S765= CtrlIR_ID=0                                           Premise(F331)
	S766= [IR_ID]={0,rS,rT,rD,0,10}                             IR_ID-Hold(S619,S765)
	S767= CtrlIMem=0                                            Premise(F332)
	S768= IMem[{pid,addr}]={0,rS,rT,rD,0,10}                    IMem-Hold(S621,S767)
	S769= CtrlIRMux=0                                           Premise(F333)
	S770= CtrlGPR=1                                             Premise(F334)
	S771= GPR[rD]=FU(a)                                         GPR-Write(S741,S743,S770)
	S772= CtrlA_EX=0                                            Premise(F335)
	S773= [A_EX]=FU(a)                                          A_EX-Hold(S627,S772)
	S774= CtrlB_EX=0                                            Premise(F336)
	S775= [B_EX]=FU(b)                                          B_EX-Hold(S629,S774)
	S776= CtrlIR_EX=0                                           Premise(F337)
	S777= [IR_EX]={0,rS,rT,rD,0,10}                             IR_EX-Hold(S631,S776)
	S778= CtrlConditionReg_MEM=0                                Premise(F338)
	S779= [ConditionReg_MEM]=CompareS(32'b0,FU(b))              ConditionReg_MEM-Hold(S633,S778)
	S780= CtrlIR_MEM=0                                          Premise(F339)
	S781= [IR_MEM]={0,rS,rT,rD,0,10}                            IR_MEM-Hold(S635,S780)
	S782= CtrlA_MEM=0                                           Premise(F340)
	S783= [A_MEM]=FU(a)                                         A_MEM-Hold(S637,S782)
	S784= CtrlIR_DMMU1=0                                        Premise(F341)
	S785= [IR_DMMU1]={0,rS,rT,rD,0,10}                          IR_DMMU1-Hold(S639,S784)
	S786= CtrlIR_WB=0                                           Premise(F342)
	S787= [IR_WB]={0,rS,rT,rD,0,10}                             IR_WB-Hold(S641,S786)
	S788= CtrlA_DMMU1=0                                         Premise(F343)
	S789= [A_DMMU1]=FU(a)                                       A_DMMU1-Hold(S643,S788)
	S790= CtrlA_WB=0                                            Premise(F344)
	S791= [A_WB]=FU(a)                                          A_WB-Hold(S645,S790)
	S792= CtrlB_MEM=0                                           Premise(F345)
	S793= CtrlB_WB=0                                            Premise(F346)
	S794= CtrlConditionReg_DMMU1=0                              Premise(F347)
	S795= [ConditionReg_DMMU1]=CompareS(32'b0,FU(b))            ConditionReg_DMMU1-Hold(S649,S794)
	S796= CtrlConditionReg_WB=0                                 Premise(F348)
	S797= [ConditionReg_WB]=CompareS(32'b0,FU(b))               ConditionReg_WB-Hold(S651,S796)
	S798= CtrlIR_DMMU2=0                                        Premise(F349)
	S799= [IR_DMMU2]={0,rS,rT,rD,0,10}                          IR_DMMU2-Hold(S653,S798)
	S800= CtrlA_DMMU2=0                                         Premise(F350)
	S801= [A_DMMU2]=FU(a)                                       A_DMMU2-Hold(S655,S800)
	S802= CtrlConditionReg_DMMU2=0                              Premise(F351)
	S803= [ConditionReg_DMMU2]=CompareS(32'b0,FU(b))            ConditionReg_DMMU2-Hold(S657,S802)

POST	S752= CP0[ASID]=pid                                         CP0-Hold(S605,S751)
	S758= PC[CIA]=addr                                          PC-Hold(S611,S757)
	S759= PC[Out]=addr+4                                        PC-Hold(S612,S756,S757)
	S762= ICache[addr]={0,rS,rT,rD,0,10}                        ICache-Hold(S615,S761)
	S766= [IR_ID]={0,rS,rT,rD,0,10}                             IR_ID-Hold(S619,S765)
	S768= IMem[{pid,addr}]={0,rS,rT,rD,0,10}                    IMem-Hold(S621,S767)
	S771= GPR[rD]=FU(a)                                         GPR-Write(S741,S743,S770)
	S773= [A_EX]=FU(a)                                          A_EX-Hold(S627,S772)
	S775= [B_EX]=FU(b)                                          B_EX-Hold(S629,S774)
	S777= [IR_EX]={0,rS,rT,rD,0,10}                             IR_EX-Hold(S631,S776)
	S779= [ConditionReg_MEM]=CompareS(32'b0,FU(b))              ConditionReg_MEM-Hold(S633,S778)
	S781= [IR_MEM]={0,rS,rT,rD,0,10}                            IR_MEM-Hold(S635,S780)
	S783= [A_MEM]=FU(a)                                         A_MEM-Hold(S637,S782)
	S785= [IR_DMMU1]={0,rS,rT,rD,0,10}                          IR_DMMU1-Hold(S639,S784)
	S787= [IR_WB]={0,rS,rT,rD,0,10}                             IR_WB-Hold(S641,S786)
	S789= [A_DMMU1]=FU(a)                                       A_DMMU1-Hold(S643,S788)
	S791= [A_WB]=FU(a)                                          A_WB-Hold(S645,S790)
	S795= [ConditionReg_DMMU1]=CompareS(32'b0,FU(b))            ConditionReg_DMMU1-Hold(S649,S794)
	S797= [ConditionReg_WB]=CompareS(32'b0,FU(b))               ConditionReg_WB-Hold(S651,S796)
	S799= [IR_DMMU2]={0,rS,rT,rD,0,10}                          IR_DMMU2-Hold(S653,S798)
	S801= [A_DMMU2]=FU(a)                                       A_DMMU2-Hold(S655,S800)
	S803= [ConditionReg_DMMU2]=CompareS(32'b0,FU(b))            ConditionReg_DMMU2-Hold(S657,S802)

