<map id="R600ISelLowering.h" name="R600ISelLowering.h">
<area shape="rect" id="node2" href="$AMDGPUSubtarget_8h.html" title="AMDGPU specific subclass of TargetSubtarget. " alt="" coords="2992,80,3148,107"/>
<area shape="rect" id="node4" href="$AMDGPUTargetMachine_8h.html" title="The AMDGPU TargetMachine interface definition for hw codgen targets. " alt="" coords="606,155,790,181"/>
<area shape="rect" id="node8" href="$AMDGPUTargetMachine_8cpp.html" title="The AMDGPU target machine contains all of the hardware specific information needed to emit code for R..." alt="" coords="5,229,204,256"/>
<area shape="rect" id="node18" href="$AMDGPUSubtarget_8cpp.html" title="Implements the AMDGPU specific subclass of TargetSubtarget. " alt="" coords="814,155,985,181"/>
<area shape="rect" id="node24" href="$R600ISelLowering_8cpp.html" title="Custom DAG lowering for R600. " alt="" coords="5730,155,5890,181"/>
<area shape="rect" id="node3" href="$AMDGPUAsmPrinter_8cpp.html" title="AMDGPUAsmPrinter.cpp" alt="" coords="3271,155,3448,181"/>
<area shape="rect" id="node10" href="$R600InstrInfo_8cpp.html" title="R600 Implementation of TargetInstrInfo. " alt="" coords="2505,229,2637,256"/>
<area shape="rect" id="node14" href="$AMDGPUIntrinsicInfo_8cpp.html" title="AMDGPU Implementation of the IntrinsicInfo class. " alt="" coords="3523,155,3702,181"/>
<area shape="rect" id="node15" href="$AMDGPUISelDAGToDAG_8cpp.html" title="Defines an instruction selector for the AMDGPU target. " alt="" coords="3727,155,3928,181"/>
<area shape="rect" id="node16" href="$AMDGPUISelLowering_8cpp.html" title="This is the parent TargetLowering class for hardware code gen targets. " alt="" coords="3953,155,4139,181"/>
<area shape="rect" id="node17" href="$AMDGPUPromoteAlloca_8cpp.html" title="AMDGPUPromoteAlloca.cpp" alt="" coords="4163,155,4363,181"/>
<area shape="rect" id="node19" href="$AMDILCFGStructurizer_8cpp.html" title="AMDILCFGStructurizer.cpp" alt="" coords="4387,155,4577,181"/>
<area shape="rect" id="node20" href="$R600ClauseMergePass_8cpp.html" title="R600ClauseMergePass.cpp" alt="" coords="4601,155,4795,181"/>
<area shape="rect" id="node21" href="$R600ControlFlowFinalizer_8cpp.html" title="R600ControlFlowFinalizer.cpp" alt="" coords="4819,155,5023,181"/>
<area shape="rect" id="node22" href="$R600EmitClauseMarkers_8cpp.html" title="R600EmitClauseMarkers.cpp" alt="" coords="5047,155,5251,181"/>
<area shape="rect" id="node23" href="$R600ExpandSpecialInstrs_8cpp.html" title="R600ExpandSpecialInstrs.cpp" alt="" coords="5275,155,5484,181"/>
<area shape="rect" id="node25" href="$R600MachineScheduler_8cpp.html" title="R600 Machine Scheduler interface. " alt="" coords="5509,155,5706,181"/>
<area shape="rect" id="node26" href="$R600OptimizeVectorRegisters_8cpp.html" title="R600OptimizeVectorRegisters.cpp" alt="" coords="1009,155,1246,181"/>
<area shape="rect" id="node27" href="$R600Packetizer_8cpp.html" title="R600Packetizer.cpp" alt="" coords="1271,155,1416,181"/>
<area shape="rect" id="node28" href="$SIFixSGPRCopies_8cpp.html" title="SIFixSGPRCopies.cpp" alt="" coords="1441,155,1595,181"/>
<area shape="rect" id="node29" href="$SIFoldOperands_8cpp.html" title="SIFoldOperands.cpp" alt="" coords="1619,155,1769,181"/>
<area shape="rect" id="node30" href="$SIInsertWaits_8cpp.html" title="Insert wait instructions for memory reads and writes. " alt="" coords="1793,155,1923,181"/>
<area shape="rect" id="node31" href="$SIISelLowering_8cpp.html" title="Custom DAG lowering for SI. " alt="" coords="1948,155,2088,181"/>
<area shape="rect" id="node32" href="$SILowerControlFlow_8cpp.html" title="This pass lowers the pseudo control flow instructions to real machine instructions. " alt="" coords="2113,155,2283,181"/>
<area shape="rect" id="node33" href="$SILowerI1Copies_8cpp.html" title="SILowerI1Copies.cpp" alt="" coords="2307,155,2459,181"/>
<area shape="rect" id="node34" href="$SIMachineFunctionInfo_8cpp.html" title="SIMachineFunctionInfo.cpp" alt="" coords="2484,155,2675,181"/>
<area shape="rect" id="node35" href="$SIPrepareScratchRegs_8cpp.html" title="SIPrepareScratchRegs.cpp" alt="" coords="2699,155,2889,181"/>
<area shape="rect" id="node36" href="$SIRegisterInfo_8cpp.html" title="SI implementation of the TargetRegisterInfo class. " alt="" coords="2913,155,3048,181"/>
<area shape="rect" id="node37" href="$SIShrinkInstructions_8cpp.html" title="SIShrinkInstructions.cpp" alt="" coords="3072,155,3247,181"/>
<area shape="rect" id="node5" href="$AMDGPUInstrInfo_8cpp.html" title="Implementation of the TargetInstrInfo class that is common to all AMD GPUs. " alt="" coords="421,229,580,256"/>
<area shape="rect" id="node6" href="$AMDGPUMCInstLower_8cpp.html" title="Code to lower AMDGPU MachineInstrs to their corresponding MCInst. " alt="" coords="605,229,791,256"/>
<area shape="rect" id="node7" href="$AMDGPURegisterInfo_8cpp.html" title="Parent TargetRegisterInfo class common to all hw codegen targets. " alt="" coords="815,229,997,256"/>
<area shape="rect" id="node9" href="$AMDGPUTargetTransformInfo_8cpp.html" title="AMDGPUTargetTransformInfo.cpp" alt="" coords="1021,229,1253,256"/>
<area shape="rect" id="node11" href="$R600RegisterInfo_8cpp.html" title="R600 implementation of the TargetRegisterInfo class. " alt="" coords="1277,229,1431,256"/>
<area shape="rect" id="node12" href="$SIInstrInfo_8cpp.html" title="SI Implementation of TargetInstrInfo. " alt="" coords="1455,229,1567,256"/>
<area shape="rect" id="node13" href="$AMDGPUTargetInfo_8cpp.html" title="AMDGPUTargetInfo.cpp" alt="" coords="228,229,397,256"/>
</map>
