###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        67200   # Number of WRITE/WRITEP commands
num_reads_done                 =       401020   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       311485   # Number of read row buffer hits
num_read_cmds                  =       401020   # Number of READ/READP commands
num_writes_done                =        67214   # Number of read requests issued
num_write_row_hits             =        54232   # Number of write row buffer hits
num_act_cmds                   =       102783   # Number of ACT commands
num_pre_cmds                   =       102755   # Number of PRE commands
num_ondemand_pres              =        82599   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9139160   # Cyles of rank active rank.0
rank_active_cycles.1           =      8873201   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       860840   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1126799   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       428834   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         3760   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          782   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          894   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1434   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1106   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1607   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3203   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         7012   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         5534   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        14069   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           12   # Write cmd latency (cycles)
write_latency[20-39]           =          153   # Write cmd latency (cycles)
write_latency[40-59]           =          316   # Write cmd latency (cycles)
write_latency[60-79]           =          542   # Write cmd latency (cycles)
write_latency[80-99]           =         1215   # Write cmd latency (cycles)
write_latency[100-119]         =         1823   # Write cmd latency (cycles)
write_latency[120-139]         =         2454   # Write cmd latency (cycles)
write_latency[140-159]         =         3025   # Write cmd latency (cycles)
write_latency[160-179]         =         3764   # Write cmd latency (cycles)
write_latency[180-199]         =         3937   # Write cmd latency (cycles)
write_latency[200-]            =        49959   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       193433   # Read request latency (cycles)
read_latency[40-59]            =        52828   # Read request latency (cycles)
read_latency[60-79]            =        60367   # Read request latency (cycles)
read_latency[80-99]            =        16175   # Read request latency (cycles)
read_latency[100-119]          =        13392   # Read request latency (cycles)
read_latency[120-139]          =        11676   # Read request latency (cycles)
read_latency[140-159]          =         5935   # Read request latency (cycles)
read_latency[160-179]          =         4574   # Read request latency (cycles)
read_latency[180-199]          =         3851   # Read request latency (cycles)
read_latency[200-]             =        38789   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.35462e+08   # Write energy
read_energy                    =  1.61691e+09   # Read energy
act_energy                     =  2.81214e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.13203e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  5.40864e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.70284e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.53688e+09   # Active standby energy rank.1
average_read_latency           =      89.9207   # Average read request latency (cycles)
average_interarrival           =      21.3565   # Average request interarrival latency (cycles)
total_energy                   =   1.5132e+10   # Total energy (pJ)
average_power                  =       1513.2   # Average power (mW)
average_bandwidth              =       3.9956   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        86139   # Number of WRITE/WRITEP commands
num_reads_done                 =       436495   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       331488   # Number of read row buffer hits
num_read_cmds                  =       436495   # Number of READ/READP commands
num_writes_done                =        86146   # Number of read requests issued
num_write_row_hits             =        64659   # Number of write row buffer hits
num_act_cmds                   =       126930   # Number of ACT commands
num_pre_cmds                   =       126902   # Number of PRE commands
num_ondemand_pres              =       105908   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8980540   # Cyles of rank active rank.0
rank_active_cycles.1           =      8962672   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1019460   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1037328   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       484073   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         3011   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          727   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          926   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1447   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1098   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1712   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3269   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         7552   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         4898   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        13928   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            8   # Write cmd latency (cycles)
write_latency[20-39]           =          168   # Write cmd latency (cycles)
write_latency[40-59]           =          283   # Write cmd latency (cycles)
write_latency[60-79]           =          636   # Write cmd latency (cycles)
write_latency[80-99]           =         1542   # Write cmd latency (cycles)
write_latency[100-119]         =         2111   # Write cmd latency (cycles)
write_latency[120-139]         =         2829   # Write cmd latency (cycles)
write_latency[140-159]         =         3585   # Write cmd latency (cycles)
write_latency[160-179]         =         4217   # Write cmd latency (cycles)
write_latency[180-199]         =         4884   # Write cmd latency (cycles)
write_latency[200-]            =        65876   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       191929   # Read request latency (cycles)
read_latency[40-59]            =        57812   # Read request latency (cycles)
read_latency[60-79]            =        70248   # Read request latency (cycles)
read_latency[80-99]            =        19806   # Read request latency (cycles)
read_latency[100-119]          =        14787   # Read request latency (cycles)
read_latency[120-139]          =        13848   # Read request latency (cycles)
read_latency[140-159]          =         6916   # Read request latency (cycles)
read_latency[160-179]          =         5176   # Read request latency (cycles)
read_latency[180-199]          =         4408   # Read request latency (cycles)
read_latency[200-]             =        51565   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.30006e+08   # Write energy
read_energy                    =  1.75995e+09   # Read energy
act_energy                     =   3.4728e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.89341e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.97917e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.60386e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.59271e+09   # Active standby energy rank.1
average_read_latency           =          107   # Average read request latency (cycles)
average_interarrival           =      19.1334   # Average request interarrival latency (cycles)
total_energy                   =  1.54257e+10   # Total energy (pJ)
average_power                  =      1542.57   # Average power (mW)
average_bandwidth              =      4.45987   # Average bandwidth
