#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:22:08 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Sun Aug 23 12:10:19 2015
# Process ID: 93536
# Log file: E:/Thesis/Thesis-FPGA-project/SysGenRTL/vivado.log
# Journal file: E:/Thesis/Thesis-FPGA-project/SysGenRTL\vivado.jou
#-----------------------------------------------------------
source ProjectGeneration.tcl -notrace
