<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p196" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_196{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_196{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_196{left:69px;bottom:1141px;letter-spacing:-0.15px;}
#t4_196{left:69px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-1.36px;}
#t5_196{left:69px;bottom:1071px;letter-spacing:-0.18px;word-spacing:-0.46px;}
#t6_196{left:69px;bottom:1046px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t7_196{left:69px;bottom:1030px;letter-spacing:-0.15px;word-spacing:-0.6px;}
#t8_196{left:69px;bottom:1013px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t9_196{left:69px;bottom:996px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ta_196{left:69px;bottom:972px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tb_196{left:69px;bottom:955px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tc_196{left:69px;bottom:938px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#td_196{left:69px;bottom:921px;letter-spacing:-0.14px;word-spacing:-1.36px;}
#te_196{left:69px;bottom:904px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_196{left:69px;bottom:888px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tg_196{left:739px;bottom:894px;}
#th_196{left:754px;bottom:888px;letter-spacing:-0.12px;word-spacing:-0.53px;}
#ti_196{left:69px;bottom:871px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#tj_196{left:69px;bottom:821px;letter-spacing:-0.09px;}
#tk_196{left:154px;bottom:821px;letter-spacing:-0.09px;word-spacing:-0.03px;}
#tl_196{left:69px;bottom:797px;letter-spacing:-0.15px;word-spacing:-0.59px;}
#tm_196{left:69px;bottom:780px;letter-spacing:-0.13px;word-spacing:-0.78px;}
#tn_196{left:69px;bottom:763px;letter-spacing:-0.15px;}
#to_196{left:69px;bottom:737px;}
#tp_196{left:95px;bottom:740px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tq_196{left:69px;bottom:714px;}
#tr_196{left:95px;bottom:717px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ts_196{left:95px;bottom:700px;letter-spacing:-0.15px;}
#tt_196{left:69px;bottom:674px;}
#tu_196{left:95px;bottom:677px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tv_196{left:69px;bottom:653px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tw_196{left:69px;bottom:636px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tx_196{left:69px;bottom:578px;letter-spacing:0.13px;}
#ty_196{left:151px;bottom:578px;letter-spacing:0.13px;word-spacing:0.01px;}
#tz_196{left:69px;bottom:554px;letter-spacing:-0.14px;word-spacing:-0.65px;}
#t10_196{left:69px;bottom:537px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t11_196{left:69px;bottom:512px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t12_196{left:69px;bottom:496px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t13_196{left:69px;bottom:479px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#t14_196{left:69px;bottom:454px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t15_196{left:69px;bottom:438px;letter-spacing:-0.15px;word-spacing:-0.78px;}
#t16_196{left:69px;bottom:421px;letter-spacing:-0.14px;word-spacing:-0.61px;}
#t17_196{left:69px;bottom:404px;letter-spacing:-0.15px;word-spacing:-0.89px;}
#t18_196{left:69px;bottom:387px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t19_196{left:69px;bottom:370px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1a_196{left:69px;bottom:346px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1b_196{left:69px;bottom:287px;letter-spacing:0.13px;}
#t1c_196{left:151px;bottom:287px;letter-spacing:0.14px;word-spacing:0.01px;}
#t1d_196{left:69px;bottom:263px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1e_196{left:69px;bottom:237px;}
#t1f_196{left:95px;bottom:240px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1g_196{left:69px;bottom:214px;}
#t1h_196{left:95px;bottom:218px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1i_196{left:95px;bottom:201px;letter-spacing:-0.15px;}
#t1j_196{left:69px;bottom:174px;}
#t1k_196{left:95px;bottom:178px;letter-spacing:-0.14px;word-spacing:-0.47px;}

.s1_196{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_196{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_196{font-size:14px;font-family:Verdana_13-;color:#000;}
.s4_196{font-size:11px;font-family:Verdana_13-;color:#000;}
.s5_196{font-size:17px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s6_196{font-size:21px;font-family:TimesNewRoman_143;color:#000;}
.s7_196{font-size:18px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts196" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_143;
	src: url("fonts/TimesNewRoman_143.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg196Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg196" style="-webkit-user-select: none;"><object width="935" height="1210" data="196/196.svg" type="image/svg+xml" id="pdf196" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_196" class="t s1_196">7-20 </span><span id="t2_196" class="t s1_196">Vol. 1 </span>
<span id="t3_196" class="t s2_196">PROGRAMMING WITH GENERAL-PURPOSE INSTRUCTIONS </span>
<span id="t4_196" class="t s3_196">Software can disable fast-string operation by clearing the fast-string-enable bit (bit 0) of IA32_MISC_ENABLE MSR. </span>
<span id="t5_196" class="t s3_196">However, Intel recommends that system software always enable fast-string operation. </span>
<span id="t6_196" class="t s3_196">When fast-string operation is enabled (because IA32_MISC_ENABLE[0] = 1), some processors may further </span>
<span id="t7_196" class="t s3_196">enhance the operation of the REP MOVSB and REP STOSB instructions. A processor supports these enhancements </span>
<span id="t8_196" class="t s3_196">if CPUID.(EAX=07H, ECX=0H):EBX[bit 9] is 1. The Intel® 64 and IA-32 Architectures Optimization Reference </span>
<span id="t9_196" class="t s3_196">Manual may include model-specific recommendations for use of these enhancements. </span>
<span id="ta_196" class="t s3_196">The stores produced by fast-string operation may appear to execute out of order. Software dependent upon </span>
<span id="tb_196" class="t s3_196">sequential store ordering should not use string operations for the entire data structure to be stored. Data and </span>
<span id="tc_196" class="t s3_196">semaphores should be separated. Order-dependent code should write to a discrete semaphore variable after any </span>
<span id="td_196" class="t s3_196">string operations to allow correctly ordered data to be seen by all processors. Atomicity of load and store operations </span>
<span id="te_196" class="t s3_196">is guaranteed only for native data elements of the string with native data size, and only if they are included in a </span>
<span id="tf_196" class="t s3_196">single cache line. See Section 9.2.4, “Fast-String Operation and Out-of-Order Stores,” of the Intel </span>
<span id="tg_196" class="t s4_196">® </span>
<span id="th_196" class="t s3_196">64 and IA-32 </span>
<span id="ti_196" class="t s3_196">Architectures Software Developer’s Manual, Volume 3A. </span>
<span id="tj_196" class="t s5_196">7.3.9.4 </span><span id="tk_196" class="t s5_196">String Operations in 64-Bit Mode </span>
<span id="tl_196" class="t s3_196">The behavior of MOVS (Move String), CMPS (Compare string), SCAS (Scan string), LODS (Load string), and STOS </span>
<span id="tm_196" class="t s3_196">(Store string) instructions in 64-bit mode is similar to their behavior in non-64-bit modes, with the following differ- </span>
<span id="tn_196" class="t s3_196">ences: </span>
<span id="to_196" class="t s6_196">• </span><span id="tp_196" class="t s3_196">The source operand is specified by RSI or DS:ESI, depending on the address size attribute of the operation. </span>
<span id="tq_196" class="t s6_196">• </span><span id="tr_196" class="t s3_196">The destination operand is specified by RDI or DS:EDI, depending on the address size attribute of the </span>
<span id="ts_196" class="t s3_196">operation. </span>
<span id="tt_196" class="t s6_196">• </span><span id="tu_196" class="t s3_196">Operation on 64-bit data is supported by using the REX.W prefix. </span>
<span id="tv_196" class="t s3_196">When using REP prefixes for string operations in 64-bit mode, the repeat count is specified by RCX or ECX </span>
<span id="tw_196" class="t s3_196">(depending on the address size attribute of the operation). The default address size is 64 bits. </span>
<span id="tx_196" class="t s7_196">7.3.10 </span><span id="ty_196" class="t s7_196">I/O Instructions </span>
<span id="tz_196" class="t s3_196">The IN (input from port to register), INS (input from port to string), OUT (output from register to port), and OUTS </span>
<span id="t10_196" class="t s3_196">(output string to port) instructions move data between the processor’s I/O ports and either a register or memory. </span>
<span id="t11_196" class="t s3_196">The register I/O instructions (IN and OUT) move data between an I/O port and the EAX register (32-bit I/O), the </span>
<span id="t12_196" class="t s3_196">AX register (16-bit I/O), or the AL (8-bit I/O) register. The I/O port being read or written to is specified with an </span>
<span id="t13_196" class="t s3_196">immediate operand or an address in the DX register. </span>
<span id="t14_196" class="t s3_196">The block I/O instructions (INS and OUTS) instructions move blocks of data (strings) between an I/O port and </span>
<span id="t15_196" class="t s3_196">memory. These instructions operate similar to the string instructions (see Section 7.3.9, “String Operations”). The </span>
<span id="t16_196" class="t s3_196">ESI and EDI registers are used to specify string elements in memory and the repeat prefix (REP) is used to repeat </span>
<span id="t17_196" class="t s3_196">the instructions to implement block moves. The assembler recognizes the following alternate mnemonics for these </span>
<span id="t18_196" class="t s3_196">instructions: INSB (input byte), INSW (input word), and INSD (input doubleword), and OUTSB (output byte), </span>
<span id="t19_196" class="t s3_196">OUTSW (output word), and OUTSD (output doubleword). </span>
<span id="t1a_196" class="t s3_196">The INS and OUTS instructions use an address in the DX register to specify the I/O port to be read or written to. </span>
<span id="t1b_196" class="t s7_196">7.3.11 </span><span id="t1c_196" class="t s7_196">I/O Instructions in 64-Bit Mode </span>
<span id="t1d_196" class="t s3_196">For I/O instructions to and from memory, the differences in 64-bit mode are: </span>
<span id="t1e_196" class="t s6_196">• </span><span id="t1f_196" class="t s3_196">The source operand is specified by RSI or DS:ESI, depending on the address size attribute of the operation. </span>
<span id="t1g_196" class="t s6_196">• </span><span id="t1h_196" class="t s3_196">The destination operand is specified by RDI or DS:EDI, depending on the address size attribute of the </span>
<span id="t1i_196" class="t s3_196">operation. </span>
<span id="t1j_196" class="t s6_196">• </span><span id="t1k_196" class="t s3_196">Operation on 64-bit data is not encodable and REX prefixes are silently ignored. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
