
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
  **** SW Build 3670227 on Oct 13 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
/tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcl8.5/tzdata/UTC can't be opened.
INFO: [HLS 200-10] For user 'user' on host 'eglyanlun' (Linux_x86_64 version 5.3.0.release.104.782985b880c9) on Tue Sep 19 12:59:40 UTC 2023
INFO: [HLS 200-10] On os Ubuntu 20.04.4 LTS
INFO: [HLS 200-10] In directory '/home/user/yanlun/RAE/Full_RAE/_x.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml/alveo_hls4ml'
Sourcing Tcl script 'alveo_hls4ml.tcl'
INFO: [HLS 200-1510] Running: open_project alveo_hls4ml 
INFO: [HLS 200-10] Creating and opening project '/home/user/yanlun/RAE/Full_RAE/_x.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml/alveo_hls4ml/alveo_hls4ml'.
INFO: [HLS 200-1510] Running: set_top alveo_hls4ml 
INFO: [HLS 200-1510] Running: add_files /home/user/yanlun/RAE/Full_RAE/src/alveo_hls4ml.cpp -cflags  -D MYPROJ=myproject -D IS_DENSE -I /home/user/yanlun/RAE/Full_RAE/src -I /home/user/yanlun/RAE/Full_RAE/src -I /home/user/yanlun/RAE/Full_RAE/src/weights -I /home/user/yanlun/RAE/Full_RAE/src/nnet_utils -std=c++11 
INFO: [HLS 200-10] Adding design file '/home/user/yanlun/RAE/Full_RAE/src/alveo_hls4ml.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/user/yanlun/RAE/Full_RAE/src/myproject.cpp -cflags  -D MYPROJ=myproject -D IS_DENSE -I /home/user/yanlun/RAE/Full_RAE/src -I /home/user/yanlun/RAE/Full_RAE/src -I /home/user/yanlun/RAE/Full_RAE/src/weights -I /home/user/yanlun/RAE/Full_RAE/src/nnet_utils -std=c++11 
INFO: [HLS 200-10] Adding design file '/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/user/yanlun/RAE/Full_RAE/src/kernel.cpp -cflags  -D MYPROJ=myproject -D IS_DENSE -I /home/user/yanlun/RAE/Full_RAE/src -I /home/user/yanlun/RAE/Full_RAE/src -I /home/user/yanlun/RAE/Full_RAE/src/weights -I /home/user/yanlun/RAE/Full_RAE/src/nnet_utils -std=c++11 
INFO: [HLS 200-10] Adding design file '/home/user/yanlun/RAE/Full_RAE/src/kernel.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis solution 
INFO: [HLS 200-10] Creating and opening solution '/home/user/yanlun/RAE/Full_RAE/_x.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml/alveo_hls4ml/alveo_hls4ml/solution'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -deadlock_detection sim 
WARNING: [HLS 200-483] The 'config_export -deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_export -deadlock_detection=sim' with 'config_rtl -deadlock_detection=sim' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_conservative_mode=1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format xo -ipname alveo_hls4ml 
INFO: [HLS 200-1907] Replacing 'config_export -deadlock_detection=sim' with 'config_rtl -deadlock_detection=sim' in current solution file
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.254 MB.
INFO: [HLS 200-10] Analyzing design file '/home/user/yanlun/RAE/Full_RAE/src/kernel.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/user/yanlun/RAE/Full_RAE/src/kernel.cpp:101:5)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/user/yanlun/RAE/Full_RAE/src/kernel.cpp:101:29)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/user/yanlun/RAE/Full_RAE/src/kernel.cpp:104:5)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/user/yanlun/RAE/Full_RAE/src/kernel.cpp:104:27)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/home/user/yanlun/RAE/Full_RAE/src/kernel.cpp:70:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 5 issue(s) in file /home/user/yanlun/RAE/Full_RAE/src/kernel.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-471.html
INFO: [HLS 200-10] Analyzing design file '/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp' ... 
WARNING: [HLS 207-5506] the pragma is not supported and will be ignored (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_activation_stream.h:453:9)
WARNING: [HLS 207-5528] 'region' in '#pragma HLS Inline' is deprecated, use 'Inline Pragma' instead (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_conv1d.h:38:26)
WARNING: [HLS 207-5528] 'region' in '#pragma HLS Inline' is deprecated, use 'Inline Pragma' instead (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_conv1d.h:54:26)
WARNING: [HLS 207-5506] the pragma is not supported and will be ignored (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_sepconv_stream.h:148:9)
WARNING: [HLS 207-5506] the pragma is not supported and will be ignored (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_sepconv_stream.h:195:9)
WARNING: [HLS 207-5506] the pragma is not supported and will be ignored (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_sepconv_stream.h:260:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_sepconv1d_array_stream.h:93:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp:69:1)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp:69:17)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp:73:127)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp:73:132)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp:73:189)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp:73:194)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp:75:1)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp:75:17)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp:79:1)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp:79:18)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp:86:1)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp:86:17)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp:89:80)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp:90:1)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp:90:17)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp:93:80)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp:94:1)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp:94:17)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp:98:1)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp:98:17)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp:102:1)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp:102:17)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp:106:1)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp:106:17)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp:109:150)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp:109:155)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp:110:1)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp:110:17)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp:114:1)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp:114:18)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp:117:94)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp:117:99)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp:118:1)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp:118:18)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 200-471] Dataflow form checks found 34 issue(s) in file /home/user/yanlun/RAE/Full_RAE/src/myproject.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-5292] unused parameter 'keep' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_helpers.h:372:99)
WARNING: [HLS 207-5292] unused parameter 'data' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_code_gen.h:11:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_code_gen.h:12:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_code_gen.h:13:44)
WARNING: [HLS 207-5292] unused parameter 'data' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_code_gen.h:21:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_code_gen.h:22:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_code_gen.h:23:32)
WARNING: [HLS 207-5292] unused parameter 'data' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_recr_activations.h:19:35)
WARNING: [HLS 207-5292] unused parameter 'res' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_recr_activations.h:19:63)
WARNING: [HLS 207-5292] unused parameter 'reset_state' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_recurrent.h:48:16)
WARNING: [HLS 207-5292] unused parameter 'reset_state' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_recurrent.h:351:15)
INFO: [HLS 200-10] Analyzing design file '/home/user/yanlun/RAE/Full_RAE/src/alveo_hls4ml.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 33.77 seconds. CPU system time: 2.28 seconds. Elapsed time: 38.08 seconds; current allocated memory: 767.176 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_leq_nin_d3<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>(int, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2_1::weight_t*, config2_1::weight_t*, config2_1::weight_t*, config2_1::bias_t*)' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:75:17)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_leq_nin_d3<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>(int, ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2_2::weight_t*, config2_2::weight_t*, config2_2::weight_t*, config2_2::bias_t*)' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:75:17)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_single<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>(hls::stream<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>*, hls::stream<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>*, config4::weight_t*, config4::bias_t*)' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_array_stream.h:68:33)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_single<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>(hls::stream<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>*, hls::stream<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>*, config6::weight_t*, config6::bias_t*)' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_array_stream.h:68:33)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_leq_nin_d3<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_1>(int, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, config12_1::weight_t*, config12_1::weight_t*, config12_1::weight_t*, config12_1::bias_t*)' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:75:17)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_leq_nin_d3<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_2>(int, ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, config12_2::weight_t*, config12_2::weight_t*, config12_2::weight_t*, config12_2::bias_t*)' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:75:17)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>(ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, config17_mult::weight_t*, config17_mult::bias_t*)' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:149:17)
INFO: [HLS 214-131] Inlining function 'void nnet::pointwise_mult_buffer_single<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>(ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0> const*, hls::stream<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>*, config17::weight_t*, config17::bias_t*)' into 'void nnet::pointwise_conv_1d_cl_single<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>(hls::stream<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>*, hls::stream<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>*, config17::weight_t*, config17::bias_t*)' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_sepconv1d_array_stream.h:101:13)
INFO: [HLS 214-291] Loop 'MultLoop' is marked as complete unroll implied by the pipeline pragma (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:145:9)
INFO: [HLS 214-291] Loop 'MultLoop' is marked as complete unroll implied by the pipeline pragma (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:68:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_63_3' is marked as complete unroll implied by the pipeline pragma (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_array_stream.h:63:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_65_4' is marked as complete unroll implied by the pipeline pragma (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_array_stream.h:65:19)
INFO: [HLS 214-186] Unrolling loop 'InitData' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_sepconv1d_array_stream.h:25:12) in function 'nnet::pointwise_conv_1d_cl_single<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>' completely with a factor of 512 (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_sepconv1d_array_stream.h:81:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:170:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' completely with a factor of 49 (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:108:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoop' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:145:9) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' completely with a factor of 49 (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:108:0)
INFO: [HLS 214-186] Unrolling loop 'InitAccum' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:130:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' completely with a factor of 49 (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:108:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoop' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:68:9) in function 'nnet::dense_resource_rf_leq_nin_d3<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_2>' completely with a factor of 512 (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:18:0)
INFO: [HLS 214-186] Unrolling loop 'InitAccum' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:44:5) in function 'nnet::dense_resource_rf_leq_nin_d3<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_2>' completely with a factor of 512 (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:18:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoop' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:68:9) in function 'nnet::dense_resource_rf_leq_nin_d3<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_1>' completely with a factor of 512 (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:18:0)
INFO: [HLS 214-186] Unrolling loop 'InitAccum' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:44:5) in function 'nnet::dense_resource_rf_leq_nin_d3<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_1>' completely with a factor of 512 (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:18:0)
INFO: [HLS 214-186] Unrolling loop 'ResWrite' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_array_stream.h:72:15) in function 'nnet::dense_single<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 1 (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_array_stream.h:33:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_74_5' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_array_stream.h:74:19) in function 'nnet::dense_single<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 512 (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_array_stream.h:33:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_63_3' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_array_stream.h:63:26) in function 'nnet::dense_single<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 1 (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_array_stream.h:33:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_65_4' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_array_stream.h:65:19) in function 'nnet::dense_single<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 512 (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_array_stream.h:33:0)
INFO: [HLS 214-186] Unrolling loop 'InitAccum' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_array_stream.h:52:7) in function 'nnet::dense_single<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 1 (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_array_stream.h:33:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_54_1' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_array_stream.h:54:19) in function 'nnet::dense_single<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 512 (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_array_stream.h:33:0)
INFO: [HLS 214-186] Unrolling loop 'ResWrite' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_array_stream.h:72:15) in function 'nnet::dense_single<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 1 (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_array_stream.h:33:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_74_5' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_array_stream.h:74:19) in function 'nnet::dense_single<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 512 (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_array_stream.h:33:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_63_3' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_array_stream.h:63:26) in function 'nnet::dense_single<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 1 (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_array_stream.h:33:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_65_4' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_array_stream.h:65:19) in function 'nnet::dense_single<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 512 (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_array_stream.h:33:0)
INFO: [HLS 214-186] Unrolling loop 'InitAccum' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_array_stream.h:52:7) in function 'nnet::dense_single<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 1 (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_array_stream.h:33:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_54_1' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_array_stream.h:54:19) in function 'nnet::dense_single<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 512 (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_array_stream.h:33:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_546_3' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_recurrent.h:546:20) in function 'nnet::gru_stack<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' completely with a factor of 49 (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_recurrent.h:531:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_546_3' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_recurrent.h:546:20) in function 'nnet::gru_stack<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' completely with a factor of 49 (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_recurrent.h:531:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoop' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:68:9) in function 'nnet::dense_resource_rf_leq_nin_d3<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' completely with a factor of 512 (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:18:0)
INFO: [HLS 214-186] Unrolling loop 'InitAccum' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:44:5) in function 'nnet::dense_resource_rf_leq_nin_d3<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' completely with a factor of 512 (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:18:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoop' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:68:9) in function 'nnet::dense_resource_rf_leq_nin_d3<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' completely with a factor of 512 (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:18:0)
INFO: [HLS 214-186] Unrolling loop 'InitAccum' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:44:5) in function 'nnet::dense_resource_rf_leq_nin_d3<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' completely with a factor of 512 (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:18:0)
INFO: [HLS 214-367] Instantiating function 'void nnet::dense_resource_rf_leq_nin_d3<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>(int, ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2_2::weight_t*, config2_2::weight_t*, config2_2::weight_t*, config2_2::bias_t*) (.64.70.76.154.160.166.572.582.597.607.623.632.648.658.673.985.992.1005)' to 'void nnet::dense_resource_rf_leq_nin_d3<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>(int, ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2_2::weight_t*, config2_2::weight_t*, config2_2::weight_t*, config2_2::bias_t*) (.64.70.76.154.160.166.572.582.597.607.623.632.648.658.673.985.992.1005)' by setting 'weights_v1' to 'weights_v1', 'weights_v2' to 'weights_v2', 'weights_v3' to 'weights_v3', 'biases' to 'biases' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_recurrent.h:428:2)
INFO: [HLS 214-367] Instantiating function 'void nnet::dense_resource_rf_leq_nin_d3<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>(int, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2_1::weight_t*, config2_1::weight_t*, config2_1::weight_t*, config2_1::bias_t*) (.172.178.184.191.198.205.757.770.787.797.815.822.840.848.865.952.965.972)' to 'void nnet::dense_resource_rf_leq_nin_d3<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>(int, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2_1::weight_t*, config2_1::weight_t*, config2_1::weight_t*, config2_1::bias_t*) (.172.178.184.191.198.205.757.770.787.797.815.822.840.848.865.952.965.972)' by setting 'weights_v1' to 'weights_v1', 'weights_v2' to 'weights_v2', 'weights_v3' to 'weights_v3', 'biases' to 'biases' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_recurrent.h:428:2)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>(config2_1::accum_t)' into 'void nnet::dense_resource_rf_leq_nin_d3<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>(int, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2_1::weight_t*, config2_1::weight_t*, config2_1::weight_t*, config2_1::bias_t*) (.172.178.184.191.198.205.757.770.787.797.815.822.840.848.865.952.965.972)' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:18:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>(config2_2::accum_t)' into 'void nnet::dense_resource_rf_leq_nin_d3<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>(int, ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2_2::weight_t*, config2_2::weight_t*, config2_2::weight_t*, config2_2::bias_t*) (.64.70.76.154.160.166.572.582.597.607.623.632.648.658.673.985.992.1005)' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:18:0)
INFO: [HLS 214-178] Inlining function 'void nnet::hard_sigmoid<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, hard_sigmoid_config2_recr>(ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_ufixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>*) (.100.106.112.136.142.148)' into 'nnet::activation::hard_sigmoid<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, hard_sigmoid_config2_recr>::activation(ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_ufixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>*)' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_recr_activations.h:47:0)
INFO: [HLS 214-178] Inlining function 'void nnet::hard_tanh<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, hard_tanh_config2>(ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>*) (.82.88.94.118.124.130)' into 'nnet::activation::hard_tanh<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, hard_tanh_config2>::activation(ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>*)' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_recr_activations.h:67:0)
INFO: [HLS 214-178] Inlining function 'void nnet::dense_loop_d3<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>(ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2_1::weight_t*, config2_1::weight_t*, config2_1::weight_t*, config2_1::bias_t*)' into 'void nnet::gru_static<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>(bool, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2_f::weight_t*, config2_f::weight_t*, config2_f::weight_t*, config2_f::weight_t*, config2_f::weight_t*, config2_f::weight_t*, config2_f::bias_t*, config2_f::bias_t*)' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_recurrent.h:441:0)
INFO: [HLS 214-178] Inlining function 'void nnet::dense_loop_d3<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>(ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2_2::weight_t*, config2_2::weight_t*, config2_2::weight_t*, config2_2::bias_t*)' into 'void nnet::gru_static<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>(bool, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2_f::weight_t*, config2_f::weight_t*, config2_f::weight_t*, config2_f::weight_t*, config2_f::weight_t*, config2_f::weight_t*, config2_f::bias_t*, config2_f::bias_t*)' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_recurrent.h:441:0)
INFO: [HLS 214-178] Inlining function 'nnet::activation::hard_sigmoid<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, hard_sigmoid_config2_recr>::activation(ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_ufixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>*)' into 'void nnet::gru_static<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>(bool, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2_f::weight_t*, config2_f::weight_t*, config2_f::weight_t*, config2_f::weight_t*, config2_f::weight_t*, config2_f::weight_t*, config2_f::bias_t*, config2_f::bias_t*)' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_recurrent.h:441:0)
INFO: [HLS 214-178] Inlining function 'nnet::activation::hard_tanh<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, hard_tanh_config2>::activation(ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>*)' into 'void nnet::gru_static<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>(bool, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2_f::weight_t*, config2_f::weight_t*, config2_f::weight_t*, config2_f::weight_t*, config2_f::weight_t*, config2_f::weight_t*, config2_f::bias_t*, config2_f::bias_t*)' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_recurrent.h:441:0)
INFO: [HLS 214-178] Inlining function 'void nnet::dense_loop_d3<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>(ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2_1::weight_t*, config2_1::weight_t*, config2_1::weight_t*, config2_1::bias_t*)' into 'void nnet::gru_static<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>(bool, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2_b::weight_t*, config2_b::weight_t*, config2_b::weight_t*, config2_b::weight_t*, config2_b::weight_t*, config2_b::weight_t*, config2_b::bias_t*, config2_b::bias_t*)' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_recurrent.h:441:0)
INFO: [HLS 214-178] Inlining function 'void nnet::dense_loop_d3<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>(ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2_2::weight_t*, config2_2::weight_t*, config2_2::weight_t*, config2_2::bias_t*)' into 'void nnet::gru_static<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>(bool, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2_b::weight_t*, config2_b::weight_t*, config2_b::weight_t*, config2_b::weight_t*, config2_b::weight_t*, config2_b::weight_t*, config2_b::bias_t*, config2_b::bias_t*)' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_recurrent.h:441:0)
INFO: [HLS 214-178] Inlining function 'nnet::activation::hard_sigmoid<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, hard_sigmoid_config2_recr>::activation(ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_ufixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>*)' into 'void nnet::gru_static<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>(bool, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2_b::weight_t*, config2_b::weight_t*, config2_b::weight_t*, config2_b::weight_t*, config2_b::weight_t*, config2_b::weight_t*, config2_b::bias_t*, config2_b::bias_t*)' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_recurrent.h:441:0)
INFO: [HLS 214-178] Inlining function 'nnet::activation::hard_tanh<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, hard_tanh_config2>::activation(ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>*)' into 'void nnet::gru_static<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>(bool, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2_b::weight_t*, config2_b::weight_t*, config2_b::weight_t*, config2_b::weight_t*, config2_b::weight_t*, config2_b::weight_t*, config2_b::bias_t*, config2_b::bias_t*)' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_recurrent.h:441:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_1>(config12_1::accum_t)' into 'void nnet::dense_resource_rf_leq_nin_d3<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_1>(int, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, config12_1::weight_t*, config12_1::weight_t*, config12_1::weight_t*, config12_1::bias_t*)' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:18:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_2>(config12_2::accum_t)' into 'void nnet::dense_resource_rf_leq_nin_d3<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_2>(int, ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, config12_2::weight_t*, config12_2::weight_t*, config12_2::weight_t*, config12_2::bias_t*)' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:18:0)
INFO: [HLS 214-178] Inlining function 'void nnet::hard_sigmoid<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, hard_sigmoid_config12_recr>(ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_ufixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>*)' into 'nnet::activation::hard_sigmoid<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, hard_sigmoid_config12_recr>::activation(ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_ufixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>*)' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_recr_activations.h:47:0)
INFO: [HLS 214-178] Inlining function 'void nnet::hard_tanh<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, hard_tanh_config12>(ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>*)' into 'nnet::activation::hard_tanh<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, hard_tanh_config12>::activation(ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>*)' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_recr_activations.h:67:0)
INFO: [HLS 214-178] Inlining function 'void nnet::dense_loop_d3<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_1>(ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, config12_1::weight_t*, config12_1::weight_t*, config12_1::weight_t*, config12_1::bias_t*)' into 'void nnet::gru_static<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>(bool, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, config12::weight_t*, config12::weight_t*, config12::weight_t*, config12::weight_t*, config12::weight_t*, config12::weight_t*, config12::bias_t*, config12::bias_t*)' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_recurrent.h:441:0)
INFO: [HLS 214-178] Inlining function 'void nnet::dense_loop_d3<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_2>(ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, config12_2::weight_t*, config12_2::weight_t*, config12_2::weight_t*, config12_2::bias_t*)' into 'void nnet::gru_static<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>(bool, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, config12::weight_t*, config12::weight_t*, config12::weight_t*, config12::weight_t*, config12::weight_t*, config12::weight_t*, config12::bias_t*, config12::bias_t*)' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_recurrent.h:441:0)
INFO: [HLS 214-178] Inlining function 'nnet::activation::hard_sigmoid<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, hard_sigmoid_config12_recr>::activation(ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_ufixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>*)' into 'void nnet::gru_static<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>(bool, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, config12::weight_t*, config12::weight_t*, config12::weight_t*, config12::weight_t*, config12::weight_t*, config12::weight_t*, config12::bias_t*, config12::bias_t*)' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_recurrent.h:441:0)
INFO: [HLS 214-178] Inlining function 'nnet::activation::hard_tanh<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, hard_tanh_config12>::activation(ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>*)' into 'void nnet::gru_static<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>(bool, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, config12::weight_t*, config12::weight_t*, config12::weight_t*, config12::weight_t*, config12::weight_t*, config12::weight_t*, config12::bias_t*, config12::bias_t*)' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_recurrent.h:441:0)
INFO: [HLS 214-178] Inlining function 'void fillWeights<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 25088u>(ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'alveo_hls4ml' (/home/user/yanlun/RAE/Full_RAE/src/alveo_hls4ml.cpp:82:0)
INFO: [HLS 214-178] Inlining function 'void fillWeights<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 524288u>(ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'alveo_hls4ml' (/home/user/yanlun/RAE/Full_RAE/src/alveo_hls4ml.cpp:82:0)
INFO: [HLS 214-248] Applying array_partition to 'br12': Complete partitioning on dimension 1. (/home/user/yanlun/RAE/Full_RAE/src/weights/br12.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b12': Complete partitioning on dimension 1. (/home/user/yanlun/RAE/Full_RAE/src/weights/b12.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b6': Complete partitioning on dimension 1. (/home/user/yanlun/RAE/Full_RAE/src/weights/b6.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b4': Complete partitioning on dimension 1. (/home/user/yanlun/RAE/Full_RAE/src/weights/b4.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'fbr2': Complete partitioning on dimension 1. (/home/user/yanlun/RAE/Full_RAE/src/weights/fbr2.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'fb2': Complete partitioning on dimension 1. (/home/user/yanlun/RAE/Full_RAE/src/weights/fb2.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'bbr2': Complete partitioning on dimension 1. (/home/user/yanlun/RAE/Full_RAE/src/weights/bbr2.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'bb2': Complete partitioning on dimension 1. (/home/user/yanlun/RAE/Full_RAE/src/weights/bb2.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'acc': Complete partitioning on dimension 1. (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:40:29)
INFO: [HLS 214-248] Applying array_partition to 'qh_state': Complete partitioning on dimension 1. (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_recurrent.h:453:32)
INFO: [HLS 214-248] Applying array_partition to 'data_in': Complete partitioning on dimension 1. (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_recurrent.h:534:12)
INFO: [HLS 214-248] Applying array_partition to 'temp_normal': Cyclic partitioning with factor 49 on dimension 1. (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_bidirectional.h:109:12)
INFO: [HLS 214-248] Applying array_partition to 'temp_reverse': Cyclic partitioning with factor 49 on dimension 1. (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_bidirectional.h:111:9)
INFO: [HLS 214-248] Applying array_partition to 'acc': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_array_stream.h:48:29)
INFO: [HLS 214-248] Applying array_partition to 'res.i': Complete partitioning on dimension 1. (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_sepconv1d_array_stream.h:20:8)
INFO: [HLS 214-248] Applying array_partition to 'data_save.i': Complete partitioning on dimension 1. (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_sepconv1d_array_stream.h:23:9)
INFO: [HLS 214-248] Applying array_partition to 'data_store': Complete partitioning on dimension 1. (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_sepconv1d_array_stream.h:88:12)
INFO: [HLS 214-248] Applying array_partition to 'layer2_out': Complete partitioning on dimension 1. (/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp:70:27)
INFO: [HLS 214-248] Applying array_partition to 'layer3_out': Complete partitioning on dimension 1. (/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp:76:27)
INFO: [HLS 214-248] Applying array_partition to 'layer3_cpy1': Complete partitioning on dimension 1. (/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp:80:28)
INFO: [HLS 214-248] Applying array_partition to 'layer3_cpy2': Complete partitioning on dimension 1. (/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp:81:28)
INFO: [HLS 214-248] Applying array_partition to 'layer4_out': Complete partitioning on dimension 1. (/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp:87:27)
INFO: [HLS 214-248] Applying array_partition to 'layer6_out': Complete partitioning on dimension 1. (/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp:91:27)
INFO: [HLS 214-248] Applying array_partition to 'layer8_out': Complete partitioning on dimension 1. (/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp:95:27)
INFO: [HLS 214-248] Applying array_partition to 'layer9_out': Complete partitioning on dimension 1. (/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp:99:27)
INFO: [HLS 214-248] Applying array_partition to 'layer11_out': Complete partitioning on dimension 1. (/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp:103:28)
INFO: [HLS 214-248] Applying array_partition to 'layer12_out': Complete partitioning on dimension 1. (/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp:107:28)
INFO: [HLS 214-248] Applying array_partition to 'layer13_out': Complete partitioning on dimension 1. (/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp:111:28)
INFO: [HLS 214-248] Applying array_partition to 'layer17_out': Complete partitioning on dimension 1. (/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp:115:28)
INFO: [HLS 214-248] Applying array_partition to 'in_buf': Complete partitioning on dimension 1. (/home/user/yanlun/RAE/Full_RAE/src/kernel.cpp:72:23)
INFO: [HLS 214-248] Applying array_partition to 'in2_buf': Complete partitioning on dimension 1. (/home/user/yanlun/RAE/Full_RAE/src/kernel.cpp:73:28)
INFO: [HLS 214-248] Applying array_partition to 'out_buf': Complete partitioning on dimension 1. (/home/user/yanlun/RAE/Full_RAE/src/kernel.cpp:74:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_buf1' with compact=bit mode in 8-bits (/home/user/yanlun/RAE/Full_RAE/src/kernel.cpp:72:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in2_buf2' with compact=bit mode in 8-bits (/home/user/yanlun/RAE/Full_RAE/src/kernel.cpp:73:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_buf3' with compact=bit mode in 8-bits (/home/user/yanlun/RAE/Full_RAE/src/kernel.cpp:74:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer2_out1' with compact=bit mode in 8-bits (/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp:70:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer3_out2' with compact=bit mode in 8-bits (/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp:76:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer3_cpy13' with compact=bit mode in 8-bits (/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp:80:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer3_cpy24' with compact=bit mode in 8-bits (/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp:81:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer4_out5' with compact=bit mode in 8-bits (/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp:87:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer6_out6' with compact=bit mode in 8-bits (/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp:91:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer8_out7' with compact=bit mode in 8-bits (/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp:95:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer9_out8' with compact=bit mode in 8-bits (/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp:99:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer11_out9' with compact=bit mode in 8-bits (/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp:103:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer12_out10' with compact=bit mode in 8-bits (/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp:107:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer13_out11' with compact=bit mode in 8-bits (/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp:111:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer17_out12' with compact=bit mode in 8-bits (/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp:115:28)
INFO: [HLS 214-248] Applying array_reshape to 'b17': Complete reshaping on dimension 1. (/home/user/yanlun/RAE/Full_RAE/src/weights/b17.h:12:0)
INFO: [HLS 214-248] Applying array_reshape to 'w17': Block reshaping with factor 49 on dimension 1. (/home/user/yanlun/RAE/Full_RAE/src/weights/w17.h:12:0)
INFO: [HLS 214-248] Applying array_reshape to '_ZZ12alveo_hls4mlE6fw2_v1': Block reshaping with factor 512 on dimension 1. (/home/user/yanlun/RAE/Full_RAE/src/alveo_hls4ml.cpp:142:0)
INFO: [HLS 214-248] Applying array_reshape to '_ZZ12alveo_hls4mlE6fw2_v2': Block reshaping with factor 512 on dimension 1. (/home/user/yanlun/RAE/Full_RAE/src/alveo_hls4ml.cpp:143:0)
INFO: [HLS 214-248] Applying array_reshape to '_ZZ12alveo_hls4mlE6fw2_v3': Block reshaping with factor 512 on dimension 1. (/home/user/yanlun/RAE/Full_RAE/src/alveo_hls4ml.cpp:144:0)
INFO: [HLS 214-248] Applying array_reshape to '_ZZ12alveo_hls4mlE6bw2_v1': Block reshaping with factor 512 on dimension 1. (/home/user/yanlun/RAE/Full_RAE/src/alveo_hls4ml.cpp:145:0)
INFO: [HLS 214-248] Applying array_reshape to '_ZZ12alveo_hls4mlE6bw2_v2': Block reshaping with factor 512 on dimension 1. (/home/user/yanlun/RAE/Full_RAE/src/alveo_hls4ml.cpp:146:0)
INFO: [HLS 214-248] Applying array_reshape to '_ZZ12alveo_hls4mlE6bw2_v3': Block reshaping with factor 512 on dimension 1. (/home/user/yanlun/RAE/Full_RAE/src/alveo_hls4ml.cpp:147:0)
INFO: [HLS 214-248] Applying array_reshape to '_ZZ12alveo_hls4mlE7fwr2_v1': Block reshaping with factor 512 on dimension 1. (/home/user/yanlun/RAE/Full_RAE/src/alveo_hls4ml.cpp:148:0)
INFO: [HLS 214-248] Applying array_reshape to '_ZZ12alveo_hls4mlE7fwr2_v2': Block reshaping with factor 512 on dimension 1. (/home/user/yanlun/RAE/Full_RAE/src/alveo_hls4ml.cpp:149:0)
INFO: [HLS 214-248] Applying array_reshape to '_ZZ12alveo_hls4mlE7fwr2_v3': Block reshaping with factor 512 on dimension 1. (/home/user/yanlun/RAE/Full_RAE/src/alveo_hls4ml.cpp:150:0)
INFO: [HLS 214-248] Applying array_reshape to '_ZZ12alveo_hls4mlE7bwr2_v1': Block reshaping with factor 512 on dimension 1. (/home/user/yanlun/RAE/Full_RAE/src/alveo_hls4ml.cpp:151:0)
INFO: [HLS 214-248] Applying array_reshape to '_ZZ12alveo_hls4mlE7bwr2_v2': Block reshaping with factor 512 on dimension 1. (/home/user/yanlun/RAE/Full_RAE/src/alveo_hls4ml.cpp:152:0)
INFO: [HLS 214-248] Applying array_reshape to '_ZZ12alveo_hls4mlE7bwr2_v3': Block reshaping with factor 512 on dimension 1. (/home/user/yanlun/RAE/Full_RAE/src/alveo_hls4ml.cpp:153:0)
INFO: [HLS 214-248] Applying array_reshape to '_ZZ12alveo_hls4mlE2w4': Block reshaping with factor 512 on dimension 1. (/home/user/yanlun/RAE/Full_RAE/src/alveo_hls4ml.cpp:155:0)
INFO: [HLS 214-248] Applying array_reshape to '_ZZ12alveo_hls4mlE2w6': Block reshaping with factor 512 on dimension 1. (/home/user/yanlun/RAE/Full_RAE/src/alveo_hls4ml.cpp:156:0)
INFO: [HLS 214-248] Applying array_reshape to '_ZZ12alveo_hls4mlE6w12_v1': Block reshaping with factor 512 on dimension 1. (/home/user/yanlun/RAE/Full_RAE/src/alveo_hls4ml.cpp:158:0)
INFO: [HLS 214-248] Applying array_reshape to '_ZZ12alveo_hls4mlE6w12_v2': Block reshaping with factor 512 on dimension 1. (/home/user/yanlun/RAE/Full_RAE/src/alveo_hls4ml.cpp:159:0)
INFO: [HLS 214-248] Applying array_reshape to '_ZZ12alveo_hls4mlE6w12_v3': Block reshaping with factor 512 on dimension 1. (/home/user/yanlun/RAE/Full_RAE/src/alveo_hls4ml.cpp:160:0)
INFO: [HLS 214-248] Applying array_reshape to '_ZZ12alveo_hls4mlE7wr12_v1': Block reshaping with factor 512 on dimension 1. (/home/user/yanlun/RAE/Full_RAE/src/alveo_hls4ml.cpp:161:0)
INFO: [HLS 214-248] Applying array_reshape to '_ZZ12alveo_hls4mlE7wr12_v2': Block reshaping with factor 512 on dimension 1. (/home/user/yanlun/RAE/Full_RAE/src/alveo_hls4ml.cpp:162:0)
INFO: [HLS 214-248] Applying array_reshape to '_ZZ12alveo_hls4mlE7wr12_v3': Block reshaping with factor 512 on dimension 1. (/home/user/yanlun/RAE/Full_RAE/src/alveo_hls4ml.cpp:163:0)
INFO: [HLS 214-248] Applying array_reshape to 'weights_com': Block reshaping with factor 512 on dimension 1. (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:26:33)
INFO: [HLS 214-248] Applying array_reshape to 'data_in': Complete reshaping on dimension 1. (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_recurrent_array_stream.h:43:12)
INFO: [HLS 214-115] Multiple burst reads of length 4096 and bit width 512 has been inferred on bundle 'gmem8'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/user/yanlun/RAE/Full_RAE/src/alveo_hls4ml.cpp:42:20)
INFO: [HLS 214-115] Multiple burst reads of length 3577 and bit width 8 in loop 'VITIS_LOOP_87_1'(/home/user/yanlun/RAE/Full_RAE/src/kernel.cpp:87:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/user/yanlun/RAE/Full_RAE/src/kernel.cpp:87:24)
INFO: [HLS 214-115] Multiple burst reads of length 37376 and bit width 8 in loop 'VITIS_LOOP_92_2'(/home/user/yanlun/RAE/Full_RAE/src/kernel.cpp:92:22) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/user/yanlun/RAE/Full_RAE/src/kernel.cpp:92:27)
INFO: [HLS 214-115] Multiple burst writes of length 3577 and bit width 8 in loop 'VITIS_LOOP_109_3'(/home/user/yanlun/RAE/Full_RAE/src/kernel.cpp:109:23) has been inferred on bundle 'gmem22'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/user/yanlun/RAE/Full_RAE/src/kernel.cpp:109:27)
INFO: [HLS 214-115] Multiple burst reads of length 392 and bit width 512 has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/user/yanlun/RAE/Full_RAE/src/alveo_hls4ml.cpp:42:20)
INFO: [HLS 214-115] Multiple burst reads of length 392 and bit width 512 has been inferred on bundle 'gmem3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/user/yanlun/RAE/Full_RAE/src/alveo_hls4ml.cpp:42:20)
INFO: [HLS 214-115] Multiple burst reads of length 392 and bit width 512 has been inferred on bundle 'gmem4'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/user/yanlun/RAE/Full_RAE/src/alveo_hls4ml.cpp:42:20)
INFO: [HLS 214-115] Multiple burst reads of length 392 and bit width 512 has been inferred on bundle 'gmem5'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/user/yanlun/RAE/Full_RAE/src/alveo_hls4ml.cpp:42:20)
INFO: [HLS 214-115] Multiple burst reads of length 392 and bit width 512 has been inferred on bundle 'gmem6'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/user/yanlun/RAE/Full_RAE/src/alveo_hls4ml.cpp:42:20)
INFO: [HLS 214-115] Multiple burst reads of length 392 and bit width 512 has been inferred on bundle 'gmem7'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/user/yanlun/RAE/Full_RAE/src/alveo_hls4ml.cpp:42:20)
INFO: [HLS 214-115] Multiple burst reads of length 8192 and bit width 512 has been inferred on bundle 'gmem14'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/user/yanlun/RAE/Full_RAE/src/alveo_hls4ml.cpp:42:20)
INFO: [HLS 214-115] Multiple burst reads of length 8192 and bit width 512 has been inferred on bundle 'gmem15'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/user/yanlun/RAE/Full_RAE/src/alveo_hls4ml.cpp:42:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1290.05 seconds. CPU system time: 18 seconds. Elapsed time: 1317.08 seconds; current allocated memory: 768.707 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 768.707 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' into 'nnet::dense_resource<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:346).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' into 'nnet::dense_resource<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:172->/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:346).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' into 'nnet::dense_resource<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:172->/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:346).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' into 'nnet::dense_resource<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:172->/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:346).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' into 'nnet::dense_resource<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:172->/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:346).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' into 'nnet::dense_resource<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:172->/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:346).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' into 'nnet::dense_resource<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:172->/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:346).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' into 'nnet::dense_resource<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:172->/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:346).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' into 'nnet::dense_resource<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:172->/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:346).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' into 'nnet::dense_resource<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:172->/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:346).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' into 'nnet::dense_resource<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:172->/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:346).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' into 'nnet::dense_resource<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:172->/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:346).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' into 'nnet::dense_resource<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:172->/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:346).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' into 'nnet::dense_resource<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:172->/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:346).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' into 'nnet::dense_resource<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:172->/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:346).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' into 'nnet::dense_resource<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:172->/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:346).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' into 'nnet::dense_resource<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:172->/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:346).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' into 'nnet::dense_resource<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:172->/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:346).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' into 'nnet::dense_resource<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:172->/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:346).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' into 'nnet::dense_resource<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:172->/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:346).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' into 'nnet::dense_resource<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:172->/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:346).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' into 'nnet::dense_resource<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:172->/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:346).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' into 'nnet::dense_resource<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:172->/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:346).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' into 'nnet::dense_resource<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:172->/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:346).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' into 'nnet::dense_resource<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:172->/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:346).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' into 'nnet::dense_resource<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:172->/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:346).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' into 'nnet::dense_resource<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:172->/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:346).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' into 'nnet::dense_resource<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:172->/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:346).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' into 'nnet::dense_resource<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:172->/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:346).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' into 'nnet::dense_resource<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:172->/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:346).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' into 'nnet::dense_resource<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:172->/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:346).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' into 'nnet::dense_resource<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:172->/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:346).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' into 'nnet::dense_resource<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:172->/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:346).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' into 'nnet::dense_resource<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:172->/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:346).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' into 'nnet::dense_resource<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:172->/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:346).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' into 'nnet::dense_resource<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:172->/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:346).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' into 'nnet::dense_resource<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:172->/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:346).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' into 'nnet::dense_resource<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:172->/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:346).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' into 'nnet::dense_resource<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:172->/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:346).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' into 'nnet::dense_resource<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:172->/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:346).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' into 'nnet::dense_resource<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:172->/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:346).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' into 'nnet::dense_resource<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:172->/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:346).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' into 'nnet::dense_resource<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:172->/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:346).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' into 'nnet::dense_resource<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:172->/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:346).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' into 'nnet::dense_resource<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:172->/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:346).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' into 'nnet::dense_resource<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:172->/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:346).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' into 'nnet::dense_resource<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:172->/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:346).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' into 'nnet::dense_resource<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:172->/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:346).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' into 'nnet::dense_resource<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:172->/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:346).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' into 'nnet::dense_resource<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:172->/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:346).
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 416.38 seconds. CPU system time: 0.55 seconds. Elapsed time: 420.59 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_recurrent_array_stream.h:53: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 173 seconds. CPU system time: 0.22 seconds. Elapsed time: 173.61 seconds; current allocated memory: 1.405 GB.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_87_1_proc' (/home/user/yanlun/RAE/Full_RAE/src/kernel.cpp:89) to a process function for dataflow in function 'kernel'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_92_2_proc' (/home/user/yanlun/RAE/Full_RAE/src/kernel.cpp:94) to a process function for dataflow in function 'kernel'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_109_3_proc' (/home/user/yanlun/RAE/Full_RAE/src/kernel.cpp:111) to a process function for dataflow in function 'kernel'.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject' (/home/user/yanlun/RAE/Full_RAE/src/myproject.cpp:71:1), detected/extracted 12 process function(s): 
	 'nnet::bidirectional_single<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'
	 'nnet::linear_single<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, linear_config3>'
	 'nnet::clone_stream_single<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 1024>'
	 'nnet::dense_single<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>'
	 'nnet::dense_single<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>'
	 'nnet::linear_single<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, linear_config8>'
	 'nnet::linear_single<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, linear_config9>'
	 'nnet::add_single<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>'
	 'nnet::gru_stack_single<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>'
	 'nnet::linear_single<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, linear_config13>'
	 'nnet::pointwise_conv_1d_cl_single<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>'
	 'nnet::linear_single<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, linear_config16>'.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel' (/home/user/yanlun/RAE/Full_RAE/src/kernel.cpp:79:1), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'kernel_Loop_VITIS_LOOP_87_1_proc38'
	 'kernel_Loop_VITIS_LOOP_92_2_proc39'
	 'myproject'
	 'kernel_Loop_VITIS_LOOP_109_3_proc40'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_bidirectional.h:134:9) to (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_bidirectional.h:133:23) in function 'nnet::bidirectional_single<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 323.21 seconds. CPU system time: 0.51 seconds. Elapsed time: 324.03 seconds; current allocated memory: 1.859 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'ReadInputWidth' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_sepconv1d_array_stream.h:88:12) in function 'nnet::pointwise_conv_1d_cl_single<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'DataPropagation' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_recurrent_array_stream.h:47:30) in function 'nnet::gru_stack_single<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_119_1' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_bidirectional.h:119:32) in function 'nnet::bidirectional_single<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'.
INFO: [HLS 200-472] Inferring partial write operation for 'h_state.V' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_recurrent.h:468:21)
INFO: [HLS 200-472] Inferring partial write operation for 'inputacc_zr.V' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_recurrent.h:486:27)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpres_zr.V' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_activation.h:475:17)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpres_state_h.V' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_recurrent.h:498:23)
INFO: [HLS 200-472] Inferring partial write operation for 'inputacc_h.V' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_recurrent.h:505:26)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpres_h.V' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_activation.h:490:17)
INFO: [HLS 200-472] Inferring partial write operation for 'h_state.V' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_recurrent.h:515:16)
INFO: [HLS 200-472] Inferring partial write operation for 'h_newstate' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_recurrent.h:516:26)
INFO: [HLS 200-472] Inferring partial write operation for 'h_state.V.3' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_recurrent.h:468:21)
INFO: [HLS 200-472] Inferring partial write operation for 'inputacc_zr.V' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_recurrent.h:486:27)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpres_zr.V' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_activation.h:475:17)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpres_state_h.V' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_recurrent.h:498:23)
INFO: [HLS 200-472] Inferring partial write operation for 'inputacc_h.V' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_recurrent.h:505:26)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpres_h.V' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_activation.h:490:17)
INFO: [HLS 200-472] Inferring partial write operation for 'h_state.V.3' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_recurrent.h:515:16)
INFO: [HLS 200-472] Inferring partial write operation for 'h_newstate' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_recurrent.h:516:26)
INFO: [HLS 200-472] Inferring partial write operation for 'inputacc_zr.V' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_recurrent.h:486:27)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpres_zr.V' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_activation.h:475:17)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpres_state_h.V' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_recurrent.h:498:23)
INFO: [HLS 200-472] Inferring partial write operation for 'inputacc_h.V' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_recurrent.h:505:26)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpres_h.V' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_activation.h:490:17)
INFO: [HLS 200-472] Inferring partial write operation for 'h_state.V.2' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_recurrent.h:515:16)
INFO: [HLS 200-472] Inferring partial write operation for 'h_newstate' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_recurrent.h:516:26)
INFO: [HLS 200-472] Inferring partial write operation for 'h_newstate.V' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_recurrent_array_stream.h:34:17)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_recurrent.h:563:9)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_recurrent.h:563:9)
INFO: [HLS 200-472] Inferring partial write operation for 'weights' (/home/user/yanlun/RAE/Full_RAE/src/alveo_hls4ml.cpp:44:14)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:98:24)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:99:56)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:100:46)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_com.V' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:73:39)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_com.V' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:72:51)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_com.V' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:71:37)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:98:24)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:99:56)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:100:46)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_com.V' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:73:39)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_com.V' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:72:51)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_com.V' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:71:37)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:98:24)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:99:56)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:100:46)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_com.V' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:73:39)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_com.V' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:72:51)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_com.V' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:71:37)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:98:24)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:99:56)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:100:46)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_com.V' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:73:39)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_com.V' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:72:51)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_com.V' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:71:37)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_normal.V' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_bidirectional.h:123:49)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_reverse.V' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_bidirectional.h:124:77)
INFO: [HLS 200-472] Inferring partial write operation for 'fw2_v1' (/home/user/yanlun/RAE/Full_RAE/src/alveo_hls4ml.cpp:44:14)
INFO: [HLS 200-472] Inferring partial write operation for 'w4' (/home/user/yanlun/RAE/Full_RAE/src/alveo_hls4ml.cpp:44:14)
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:62) in function 'dense_resource_rf_leq_nin_d3<ap_fixed,ap_fixed<8,1,5,3,0>,config2_2>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:62) in function 'dense_resource_rf_leq_nin_d3<ap_fixed,ap_fixed<8,1,5,3,0>,config2_1>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:62) in function 'dense_resource_rf_leq_nin_d3<ap_fixed,ap_fixed<8,1,5,3,0>,config12_2>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:62) in function 'dense_resource_rf_leq_nin_d3<ap_fixed,ap_fixed<8,1,5,3,0>,config12_1>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (/home/user/yanlun/RAE/Full_RAE/src/nnet_utils/nnet_dense_resource.h:139) in function 'dense_resource<ap_fixed<8, 1, 4, 0, 0>, ap_fixed<8, 1, 5, 3, 0>, config17_mult>'.
WARNING: [HLS 200-1449] Process dense_single<ap_fixed<8, 1, 4, 0, 0>, ap_fixed<8, 1, 5, 3, 0>, config4> has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dense_single<ap_fixed<8, 1, 4, 0, 0>, ap_fixed<8, 1, 5, 3, 0>, config6> has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process gru_stack_single<ap_fixed,ap_fixed,ap_fixed<8,1,5,3,0>,config12> has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process gru_stack_single<ap_fixed,ap_fixed,ap_fixed<8,1,5,3,0>,config12> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process myproject has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 84.14 seconds. CPU system time: 0.46 seconds. Elapsed time: 88.8 seconds; current allocated memory: 3.132 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'alveo_hls4ml' ...
WARNING: [SYN 201-103] Legalizing function name 'gru_static<ap_fixed,ap_fixed,config2_f>_Pipeline_VITIS_LOOP_466_1' to 'gru_static_ap_fixed_ap_fixed_config2_f_Pipeline_VITIS_LOOP_466_1'.
WARNING: [SYN 201-103] Legalizing function name 'gru_static<ap_fixed,ap_fixed,config2_f>_Pipeline_VITIS_LOOP_472_2' to 'gru_static_ap_fixed_ap_fixed_config2_f_Pipeline_VITIS_LOOP_472_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource_rf_leq_nin_d3<ap_fixed,ap_fixed,config2_1>_Pipeline_Result' to 'dense_resource_rf_leq_nin_d3_ap_fixed_ap_fixed_config2_1_Pipeline_Result'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource_rf_leq_nin_d3<ap_fixed,ap_fixed<8,1,5,3,0>,config2_1>' to 'dense_resource_rf_leq_nin_d3_ap_fixed_ap_fixed_8_1_5_3_0_config2_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource_rf_leq_nin_d3<ap_fixed,ap_fixed,config2_2>_Pipeline_Result' to 'dense_resource_rf_leq_nin_d3_ap_fixed_ap_fixed_config2_2_Pipeline_Result'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource_rf_leq_nin_d3<ap_fixed,ap_fixed<8,1,5,3,0>,config2_2>' to 'dense_resource_rf_leq_nin_d3_ap_fixed_ap_fixed_8_1_5_3_0_config2_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'gru_static<ap_fixed,ap_fixed,config2_f>_Pipeline_VITIS_LOOP_483_3' to 'gru_static_ap_fixed_ap_fixed_config2_f_Pipeline_VITIS_LOOP_483_3'.
WARNING: [SYN 201-103] Legalizing function name 'gru_static<ap_fixed,ap_fixed,config2_f>_Pipeline_VITIS_LOOP_468_1' to 'gru_static_ap_fixed_ap_fixed_config2_f_Pipeline_VITIS_LOOP_468_1'.
WARNING: [SYN 201-103] Legalizing function name 'gru_static<ap_fixed,ap_fixed,config2_f>_Pipeline_VITIS_LOOP_496_4' to 'gru_static_ap_fixed_ap_fixed_config2_f_Pipeline_VITIS_LOOP_496_4'.
WARNING: [SYN 201-103] Legalizing function name 'gru_static<ap_fixed,ap_fixed,config2_f>_Pipeline_VITIS_LOOP_502_5' to 'gru_static_ap_fixed_ap_fixed_config2_f_Pipeline_VITIS_LOOP_502_5'.
WARNING: [SYN 201-103] Legalizing function name 'gru_static<ap_fixed,ap_fixed,config2_f>_Pipeline_VITIS_LOOP_483_1' to 'gru_static_ap_fixed_ap_fixed_config2_f_Pipeline_VITIS_LOOP_483_1'.
WARNING: [SYN 201-103] Legalizing function name 'gru_static<ap_fixed,ap_fixed,config2_f>_Pipeline_VITIS_LOOP_513_6' to 'gru_static_ap_fixed_ap_fixed_config2_f_Pipeline_VITIS_LOOP_513_6'.
WARNING: [SYN 201-103] Legalizing function name 'gru_static<ap_fixed<8, 1, 5, 3, 0>, ap_fixed<8, 1, 5, 3, 0>, config2_f>' to 'gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s'.
WARNING: [SYN 201-103] Legalizing function name 'gru_stack<ap_fixed,ap_fixed,config2_f>_Pipeline_VITIS_LOOP_561_4' to 'gru_stack_ap_fixed_ap_fixed_config2_f_Pipeline_VITIS_LOOP_561_4'.
WARNING: [SYN 201-103] Legalizing function name 'gru_stack<ap_fixed<8, 1, 5, 3, 0>, ap_fixed<8, 1, 5, 3, 0>, config2_f>' to 'gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s'.
WARNING: [SYN 201-103] Legalizing function name 'gru_static<ap_fixed,ap_fixed,config2_b>_Pipeline_VITIS_LOOP_466_1' to 'gru_static_ap_fixed_ap_fixed_config2_b_Pipeline_VITIS_LOOP_466_1'.
WARNING: [SYN 201-103] Legalizing function name 'gru_static<ap_fixed,ap_fixed,config2_b>_Pipeline_VITIS_LOOP_472_2' to 'gru_static_ap_fixed_ap_fixed_config2_b_Pipeline_VITIS_LOOP_472_2'.
WARNING: [SYN 201-103] Legalizing function name 'gru_static<ap_fixed,ap_fixed,config2_b>_Pipeline_VITIS_LOOP_483_3' to 'gru_static_ap_fixed_ap_fixed_config2_b_Pipeline_VITIS_LOOP_483_3'.
WARNING: [SYN 201-103] Legalizing function name 'gru_static<ap_fixed,ap_fixed,config2_b>_Pipeline_VITIS_LOOP_468_1' to 'gru_static_ap_fixed_ap_fixed_config2_b_Pipeline_VITIS_LOOP_468_1'.
WARNING: [SYN 201-103] Legalizing function name 'gru_static<ap_fixed,ap_fixed,config2_b>_Pipeline_VITIS_LOOP_496_4' to 'gru_static_ap_fixed_ap_fixed_config2_b_Pipeline_VITIS_LOOP_496_4'.
WARNING: [SYN 201-103] Legalizing function name 'gru_static<ap_fixed,ap_fixed,config2_b>_Pipeline_VITIS_LOOP_502_5' to 'gru_static_ap_fixed_ap_fixed_config2_b_Pipeline_VITIS_LOOP_502_5'.
WARNING: [SYN 201-103] Legalizing function name 'gru_static<ap_fixed,ap_fixed,config2_b>_Pipeline_VITIS_LOOP_483_1' to 'gru_static_ap_fixed_ap_fixed_config2_b_Pipeline_VITIS_LOOP_483_1'.
WARNING: [SYN 201-103] Legalizing function name 'gru_static<ap_fixed,ap_fixed,config2_b>_Pipeline_VITIS_LOOP_513_6' to 'gru_static_ap_fixed_ap_fixed_config2_b_Pipeline_VITIS_LOOP_513_6'.
WARNING: [SYN 201-103] Legalizing function name 'gru_static<ap_fixed<8, 1, 5, 3, 0>, ap_fixed<8, 1, 5, 3, 0>, config2_b>' to 'gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s'.
WARNING: [SYN 201-103] Legalizing function name 'gru_stack<ap_fixed,ap_fixed,config2_b>_Pipeline_VITIS_LOOP_561_4' to 'gru_stack_ap_fixed_ap_fixed_config2_b_Pipeline_VITIS_LOOP_561_4'.
WARNING: [SYN 201-103] Legalizing function name 'gru_stack<ap_fixed<8, 1, 5, 3, 0>, ap_fixed<8, 1, 5, 3, 0>, config2_b>' to 'gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s'.
WARNING: [SYN 201-103] Legalizing function name 'bidirectional_single<ap_fixed,ap_fixed,config2>_Pipeline_VITIS_LOOP_133_3' to 'bidirectional_single_ap_fixed_ap_fixed_config2_Pipeline_VITIS_LOOP_133_3'.
WARNING: [SYN 201-103] Legalizing function name 'bidirectional_single<ap_fixed<8, 1, 5, 3, 0>, ap_fixed<8, 1, 5, 3, 0>, config2>' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'linear_single<ap_fixed<8, 1, 5, 3, 0>, ap_fixed<8, 1, 4, 0, 0>, linear_config3>' to 'linear_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_4_0_0_linear_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'clone_stream_single<ap_fixed<8, 1, 4, 0, 0>, ap_fixed<8, 1, 4, 0, 0>, 1024>' to 'clone_stream_single_ap_fixed_8_1_4_0_0_ap_fixed_8_1_4_0_0_1024_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_single<ap_fixed,ap_fixed,config4>_Pipeline_VITIS_LOOP_60_2' to 'dense_single_ap_fixed_ap_fixed_config4_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense_single<ap_fixed<8, 1, 4, 0, 0>, ap_fixed<8, 1, 5, 3, 0>, config4>' to 'dense_single_ap_fixed_8_1_4_0_0_ap_fixed_8_1_5_3_0_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_single<ap_fixed,ap_fixed,config6>_Pipeline_VITIS_LOOP_60_2' to 'dense_single_ap_fixed_ap_fixed_config6_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense_single<ap_fixed<8, 1, 4, 0, 0>, ap_fixed<8, 1, 5, 3, 0>, config6>' to 'dense_single_ap_fixed_8_1_4_0_0_ap_fixed_8_1_5_3_0_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'linear_single<ap_fixed<8, 1, 5, 3, 0>, ap_fixed<8, 1, 4, 0, 0>, linear_config8>' to 'linear_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_4_0_0_linear_config8_s'.
WARNING: [SYN 201-103] Legalizing function name 'linear_single<ap_fixed<8, 1, 5, 3, 0>, ap_fixed<8, 1, 4, 0, 0>, linear_config9>' to 'linear_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_4_0_0_linear_config9_s'.
WARNING: [SYN 201-103] Legalizing function name 'add_single<ap_fixed,ap_fixed<8,1,4,0,0>,ap_fixed<8,1,5,3,0>,config11>' to 'add_single_ap_fixed_ap_fixed_8_1_4_0_0_ap_fixed_8_1_5_3_0_config11_s'.
WARNING: [SYN 201-103] Legalizing function name 'gru_stack_single<ap_fixed,ap_fixed,ap_fixed,config12>_Pipeline_VITIS_LOOP_32_1' to 'gru_stack_single_ap_fixed_ap_fixed_ap_fixed_config12_Pipeline_VITIS_LOOP_32_1'.
WARNING: [SYN 201-103] Legalizing function name 'gru_stack_single<ap_fixed,ap_fixed,ap_fixed,config12>_Pipeline_DataPack' to 'gru_stack_single_ap_fixed_ap_fixed_ap_fixed_config12_Pipeline_DataPack'.
WARNING: [SYN 201-103] Legalizing function name 'gru_static<ap_fixed,ap_fixed,config12>_Pipeline_VITIS_LOOP_472_2' to 'gru_static_ap_fixed_ap_fixed_config12_Pipeline_VITIS_LOOP_472_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource_rf_leq_nin_d3<ap_fixed,ap_fixed,config12_1>_Pipeline_Result' to 'dense_resource_rf_leq_nin_d3_ap_fixed_ap_fixed_config12_1_Pipeline_Result'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource_rf_leq_nin_d3<ap_fixed,ap_fixed<8,1,5,3,0>,config12_1>' to 'dense_resource_rf_leq_nin_d3_ap_fixed_ap_fixed_8_1_5_3_0_config12_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource_rf_leq_nin_d3<ap_fixed,ap_fixed,config12_2>_Pipeline_Result' to 'dense_resource_rf_leq_nin_d3_ap_fixed_ap_fixed_config12_2_Pipeline_Result'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource_rf_leq_nin_d3<ap_fixed,ap_fixed<8,1,5,3,0>,config12_2>' to 'dense_resource_rf_leq_nin_d3_ap_fixed_ap_fixed_8_1_5_3_0_config12_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'gru_static<ap_fixed,ap_fixed,config12>_Pipeline_VITIS_LOOP_483_3' to 'gru_static_ap_fixed_ap_fixed_config12_Pipeline_VITIS_LOOP_483_3'.
WARNING: [SYN 201-103] Legalizing function name 'gru_static<ap_fixed,ap_fixed,config12>_Pipeline_VITIS_LOOP_468_1' to 'gru_static_ap_fixed_ap_fixed_config12_Pipeline_VITIS_LOOP_468_1'.
WARNING: [SYN 201-103] Legalizing function name 'gru_static<ap_fixed,ap_fixed,config12>_Pipeline_VITIS_LOOP_496_4' to 'gru_static_ap_fixed_ap_fixed_config12_Pipeline_VITIS_LOOP_496_4'.
WARNING: [SYN 201-103] Legalizing function name 'gru_static<ap_fixed,ap_fixed,config12>_Pipeline_VITIS_LOOP_502_5' to 'gru_static_ap_fixed_ap_fixed_config12_Pipeline_VITIS_LOOP_502_5'.
WARNING: [SYN 201-103] Legalizing function name 'gru_static<ap_fixed,ap_fixed,config12>_Pipeline_VITIS_LOOP_483_1' to 'gru_static_ap_fixed_ap_fixed_config12_Pipeline_VITIS_LOOP_483_1'.
WARNING: [SYN 201-103] Legalizing function name 'gru_static<ap_fixed,ap_fixed,config12>_Pipeline_VITIS_LOOP_513_6' to 'gru_static_ap_fixed_ap_fixed_config12_Pipeline_VITIS_LOOP_513_6'.
WARNING: [SYN 201-103] Legalizing function name 'gru_static<ap_fixed<8, 1, 5, 3, 0>, ap_fixed<8, 1, 5, 3, 0>, config12>' to 'gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config12_s'.
WARNING: [SYN 201-103] Legalizing function name 'gru_stack_single<ap_fixed,ap_fixed,ap_fixed,config12>_Pipeline_ResPack_sequences' to 'gru_stack_single_ap_fixed_ap_fixed_ap_fixed_config12_Pipeline_ResPack_sequences'.
WARNING: [SYN 201-103] Legalizing function name 'gru_stack_single<ap_fixed,ap_fixed,ap_fixed<8,1,5,3,0>,config12>' to 'gru_stack_single_ap_fixed_ap_fixed_ap_fixed_8_1_5_3_0_config12_s'.
WARNING: [SYN 201-103] Legalizing function name 'linear_single<ap_fixed<8, 1, 5, 3, 0>, ap_fixed<8, 1, 4, 0, 0>, linear_config13>' to 'linear_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_4_0_0_linear_config13_s'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv_1d_cl_single<ap_fixed,ap_fixed,config17>_Pipeline_VITIS_LOOP_97_1' to 'pointwise_conv_1d_cl_single_ap_fixed_ap_fixed_config17_Pipeline_VITIS_LOOP_97_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource<ap_fixed<8, 1, 4, 0, 0>, ap_fixed<8, 1, 5, 3, 0>, config17_mult>' to 'dense_resource_ap_fixed_8_1_4_0_0_ap_fixed_8_1_5_3_0_config17_mult_s'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv_1d_cl_single<ap_fixed,ap_fixed,config17>_Pipeline_Write' to 'pointwise_conv_1d_cl_single_ap_fixed_ap_fixed_config17_Pipeline_Write'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv_1d_cl_single<ap_fixed,ap_fixed<8,1,5,3,0>,config17>' to 'pointwise_conv_1d_cl_single_ap_fixed_ap_fixed_8_1_5_3_0_config17_s'.
WARNING: [SYN 201-103] Legalizing function name 'linear_single<ap_fixed<8, 1, 5, 3, 0>, ap_fixed<8, 1, 4, 0, 0>, linear_config16>' to 'linear_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_4_0_0_linear_config16_s'.
WARNING: [SYN 201-103] Legalizing function name 'fillWeights<ap_fixed<8, 1, 5, 3, 0>, 262144u>_Pipeline_VITIS_LOOP_42_1' to 'fillWeights_ap_fixed_8_1_5_3_0_262144u_Pipeline_VITIS_LOOP_42_1'.
WARNING: [SYN 201-103] Legalizing function name 'fillWeights<ap_fixed<8, 1, 5, 3, 0>, 262144u>' to 'fillWeights_ap_fixed_8_1_5_3_0_262144u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 18.75 seconds. CPU system time: 0.17 seconds. Elapsed time: 23.87 seconds; current allocated memory: 3.165 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.165 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_Loop_VITIS_LOOP_87_1_proc38_Pipeline_VITIS_LOOP_87_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_87_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 3.165 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 3.165 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_Loop_VITIS_LOOP_87_1_proc38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.166 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 3.166 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_Loop_VITIS_LOOP_92_2_proc39_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.83 seconds; current allocated memory: 3.166 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.166 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_Loop_VITIS_LOOP_92_2_proc39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.166 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 3.166 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bidirectional_single_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_120_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_119_1_VITIS_LOOP_120_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_119_1_VITIS_LOOP_120_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.1 seconds; current allocated memory: 3.169 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 3.169 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gru_static_ap_fixed_ap_fixed_config2_f_Pipeline_VITIS_LOOP_466_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_466_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_466_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 1.11 seconds; current allocated memory: 3.169 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 3.169 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gru_static_ap_fixed_ap_fixed_config2_f_Pipeline_VITIS_LOOP_472_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_472_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_472_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.28 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.6 seconds; current allocated memory: 3.189 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.96 seconds; current allocated memory: 3.202 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_rf_leq_nin_d3_ap_fixed_ap_fixed_config2_1_Pipeline_Result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'dense_resource_rf_leq_nin_d3<ap_fixed,ap_fixed,config2_1>_Pipeline_Result': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'Result'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Result'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0 seconds. Elapsed time: 1.38 seconds; current allocated memory: 3.202 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.202 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_rf_leq_nin_d3_ap_fixed_ap_fixed_8_1_5_3_0_config2_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul) to 3 in order to utilize available DSP registers.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'ReuseLoop': contains subfunction 'dense_resource_rf_leq_nin_d3<ap_fixed,ap_fixed,config2_1>_Pipeline_Result' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 21.6 seconds. CPU system time: 0.05 seconds. Elapsed time: 21.83 seconds; current allocated memory: 3.423 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 10.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.66 seconds; current allocated memory: 3.423 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_rf_leq_nin_d3_ap_fixed_ap_fixed_config2_2_Pipeline_Result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'dense_resource_rf_leq_nin_d3<ap_fixed,ap_fixed,config2_2>_Pipeline_Result': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'Result'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Result'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 8.55 seconds; current allocated memory: 3.423 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.423 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_rf_leq_nin_d3_ap_fixed_ap_fixed_8_1_5_3_0_config2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'ReuseLoop': contains subfunction 'dense_resource_rf_leq_nin_d3<ap_fixed,ap_fixed,config2_2>_Pipeline_Result' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 33.53 seconds. CPU system time: 0.06 seconds. Elapsed time: 33.83 seconds; current allocated memory: 3.606 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 10.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.55 seconds; current allocated memory: 3.606 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gru_static_ap_fixed_ap_fixed_config2_f_Pipeline_VITIS_LOOP_483_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_483_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_483_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 7.87 seconds; current allocated memory: 3.606 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.606 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gru_static_ap_fixed_ap_fixed_config2_f_Pipeline_VITIS_LOOP_468_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_468_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_468_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 3.606 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 3.606 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gru_static_ap_fixed_ap_fixed_config2_f_Pipeline_VITIS_LOOP_496_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_496_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_496_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 3.606 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.606 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gru_static_ap_fixed_ap_fixed_config2_f_Pipeline_VITIS_LOOP_502_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_502_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_502_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 3.606 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.96 seconds; current allocated memory: 3.606 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gru_static_ap_fixed_ap_fixed_config2_f_Pipeline_VITIS_LOOP_483_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_483_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_483_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 3.606 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.606 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gru_static_ap_fixed_ap_fixed_config2_f_Pipeline_VITIS_LOOP_513_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln813) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_513_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_513_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.64 seconds. CPU system time: 0 seconds. Elapsed time: 2.06 seconds; current allocated memory: 3.606 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 3.606 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0 seconds. Elapsed time: 0.89 seconds; current allocated memory: 3.606 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.45 seconds; current allocated memory: 3.606 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gru_stack_ap_fixed_ap_fixed_config2_f_Pipeline_VITIS_LOOP_561_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_561_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_561_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 11.56 seconds; current allocated memory: 3.606 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.606 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 3.606 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.09 seconds; current allocated memory: 3.606 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gru_static_ap_fixed_ap_fixed_config2_b_Pipeline_VITIS_LOOP_466_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_466_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_466_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.47 seconds. CPU system time: 0 seconds. Elapsed time: 11.93 seconds; current allocated memory: 3.606 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 3.606 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gru_static_ap_fixed_ap_fixed_config2_b_Pipeline_VITIS_LOOP_472_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_472_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_472_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.06 seconds; current allocated memory: 3.606 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.01 seconds; current allocated memory: 3.606 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gru_static_ap_fixed_ap_fixed_config2_b_Pipeline_VITIS_LOOP_483_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_483_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_483_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.16 seconds; current allocated memory: 3.606 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 3.606 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gru_static_ap_fixed_ap_fixed_config2_b_Pipeline_VITIS_LOOP_468_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_468_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_468_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 3.606 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.606 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gru_static_ap_fixed_ap_fixed_config2_b_Pipeline_VITIS_LOOP_496_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_496_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_496_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 3.606 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 3.606 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gru_static_ap_fixed_ap_fixed_config2_b_Pipeline_VITIS_LOOP_502_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_502_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_502_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.606 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.606 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gru_static_ap_fixed_ap_fixed_config2_b_Pipeline_VITIS_LOOP_483_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_483_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_483_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 3.606 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 3.606 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gru_static_ap_fixed_ap_fixed_config2_b_Pipeline_VITIS_LOOP_513_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln813) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_513_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_513_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.66 seconds. CPU system time: 0 seconds. Elapsed time: 2.41 seconds; current allocated memory: 3.606 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.82 seconds; current allocated memory: 3.606 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0 seconds. Elapsed time: 0.96 seconds; current allocated memory: 3.606 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.16 seconds. CPU system time: 0 seconds. Elapsed time: 4.34 seconds; current allocated memory: 3.606 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gru_stack_ap_fixed_ap_fixed_config2_b_Pipeline_VITIS_LOOP_561_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_561_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_561_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 11.67 seconds; current allocated memory: 3.606 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 3.606 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 3.606 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.04 seconds. CPU system time: 0 seconds. Elapsed time: 4.14 seconds; current allocated memory: 3.606 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bidirectional_single_ap_fixed_ap_fixed_config2_Pipeline_VITIS_LOOP_133_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_133_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 12.2 seconds; current allocated memory: 3.606 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.606 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 3.606 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 8.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 8.48 seconds; current allocated memory: 3.606 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_4_0_0_linear_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LinearLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LinearLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 23.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 23.47 seconds; current allocated memory: 3.606 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 3.606 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clone_stream_single_ap_fixed_8_1_4_0_0_ap_fixed_8_1_4_0_0_1024_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CloneLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'CloneLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.76 seconds; current allocated memory: 3.606 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.606 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_single_ap_fixed_ap_fixed_config4_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_1022) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_1021) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_1020) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_1019) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_1018) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_1017) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_1016) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_1015) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_1014) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_1013) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_1012) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_1011) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_1010) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_1009) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_1008) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_1007) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_1006) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_1005) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_1004) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_1003) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_1002) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_1001) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_1000) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_999) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_998) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_997) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_996) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_995) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_994) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_993) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_992) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_991) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_990) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_989) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_988) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_987) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_986) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_985) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_984) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_983) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_982) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_981) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_980) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_979) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_978) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_977) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_976) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_975) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_974) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_973) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_972) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_971) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_970) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_969) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_968) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_967) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_966) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_965) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_964) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_963) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_962) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_961) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_960) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_959) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_958) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_957) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_956) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_955) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_954) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_953) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_952) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_951) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_950) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_949) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_948) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_947) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_946) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_945) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_944) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_943) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_942) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_941) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_940) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_939) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_938) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_937) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_936) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_935) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_934) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_933) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_932) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_931) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_930) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_929) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_928) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_927) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_926) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_925) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_924) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_923) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_922) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_921) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_920) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_919) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_918) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_917) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_916) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_915) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_914) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_913) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_912) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_911) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_910) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_909) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_908) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_907) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_906) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_905) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_904) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_903) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_902) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_901) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_900) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_899) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_898) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_897) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_896) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_895) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_894) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_893) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_892) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_891) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_890) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_889) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_888) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_887) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_886) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_885) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_884) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_883) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_882) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_881) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_880) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_879) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_878) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_877) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_876) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_875) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_874) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_873) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_872) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_871) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_870) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_869) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_868) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_867) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_866) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_865) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_864) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_863) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_862) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_861) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_860) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_859) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_858) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_857) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_856) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_855) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_854) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_853) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_852) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_851) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_850) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_849) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_848) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_847) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_846) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_845) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_844) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_843) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_842) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_841) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_840) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_839) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_838) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_837) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_836) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_835) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_834) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_833) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_832) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_831) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_830) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_829) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_828) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_827) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_826) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_825) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_824) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_823) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_822) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_821) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_820) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_819) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_818) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_817) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_816) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_815) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_814) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_813) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_812) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_811) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_810) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_809) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_808) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_807) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_806) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_805) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_804) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_803) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_802) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_801) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_800) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_799) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_798) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_797) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_796) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_795) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_794) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_793) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_792) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_791) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_790) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_789) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_788) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_787) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_786) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_785) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_784) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_783) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_782) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_781) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_780) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_779) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_778) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_777) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_776) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_775) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_774) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_773) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_772) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_771) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_770) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_769) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_768) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_767) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_766) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_765) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_764) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_763) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_762) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_761) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_760) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_759) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_758) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_757) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_756) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_755) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_754) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_753) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_752) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_751) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_750) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_749) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_748) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_747) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_746) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_745) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_744) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_743) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_742) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_741) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_740) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_739) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_738) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_737) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_736) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_735) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_734) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_733) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_732) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_731) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_730) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_729) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_728) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_727) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_726) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_725) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_724) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_723) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_722) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_721) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_720) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_719) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_718) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_717) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_716) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_715) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_714) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_713) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_712) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_711) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_710) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_709) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_708) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_707) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_706) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_705) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_704) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_703) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_702) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_701) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_700) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_699) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_698) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_697) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_696) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_695) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_694) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_693) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_692) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_691) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_690) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_689) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_688) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_687) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_686) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_685) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_684) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_683) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_682) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_681) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_680) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_679) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_678) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_677) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_676) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_675) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_674) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_673) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_672) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_671) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_670) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_669) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_668) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_667) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_666) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_665) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_664) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_663) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_662) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_661) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_660) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_659) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_658) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_657) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_656) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_655) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_654) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_653) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_652) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_651) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_650) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_649) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_648) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_647) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_646) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_645) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_644) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_643) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_642) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_641) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_640) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_639) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_638) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_637) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_636) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_635) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_634) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_633) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_632) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_631) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_630) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_629) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_628) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_627) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_626) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_625) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_624) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_623) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_622) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_621) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_620) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_619) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_618) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_617) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_616) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_615) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_614) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_613) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_612) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_611) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_610) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_609) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_608) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_607) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_606) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_605) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_604) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_603) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_602) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_601) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_600) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_599) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_598) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_597) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_596) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_595) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_594) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_593) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_592) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_591) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_590) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_589) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_588) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_587) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_586) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_585) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_584) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_583) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_582) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_581) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_580) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_579) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_578) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_577) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_576) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_575) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_574) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_573) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_572) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_571) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_570) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_569) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_568) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_567) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_566) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_565) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_564) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_563) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_562) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_561) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_560) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_559) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_558) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_557) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_556) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_555) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_554) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_553) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_552) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_551) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_550) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_549) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_548) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_547) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_546) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_545) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_544) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_543) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_542) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_541) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_540) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_539) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_538) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_537) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_536) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_535) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_534) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_533) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_532) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_531) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_530) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_529) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_528) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_527) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_526) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_525) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_524) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_523) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_522) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_521) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_520) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_519) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_518) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_517) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_516) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_515) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_514) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_513) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_512) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.38 seconds. CPU system time: 0.25 seconds. Elapsed time: 49.2 seconds; current allocated memory: 3.606 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.84 seconds; current allocated memory: 3.606 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_single_ap_fixed_8_1_4_0_0_ap_fixed_8_1_5_3_0_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.16 seconds; current allocated memory: 3.606 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.84 seconds; current allocated memory: 3.606 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_single_ap_fixed_ap_fixed_config6_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_511) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_510) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_509) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_508) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_507) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_506) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_505) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_504) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_503) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_502) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_501) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_500) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_499) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_498) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_497) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_496) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_495) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_494) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_493) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_492) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_491) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_490) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_489) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_488) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_487) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_486) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_485) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_484) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_483) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_482) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_481) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_480) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_479) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_478) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_477) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_476) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_475) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_474) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_473) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_472) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_471) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_470) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_469) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_468) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_467) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_466) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_465) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_464) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_463) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_462) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_461) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_460) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_459) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_458) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_457) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_456) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_455) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_454) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_453) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_452) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_451) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_450) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_449) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_448) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_447) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_446) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_445) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_444) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_443) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_442) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_441) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_440) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_439) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_438) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_437) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_436) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_435) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_434) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_433) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_432) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_431) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_430) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_429) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_428) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_427) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_426) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_425) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_424) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_423) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_422) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_421) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_420) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_419) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_418) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_417) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_416) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_415) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_414) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_413) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_412) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_411) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_410) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_409) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_408) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_407) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_406) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_405) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_404) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_403) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_402) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_401) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_400) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_399) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_398) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_397) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_396) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_395) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_394) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_393) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_392) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_391) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_390) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_389) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_388) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_387) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_386) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_385) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_384) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_383) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_382) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_381) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_380) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_379) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_378) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_377) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_376) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_375) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_374) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_373) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_372) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_371) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_370) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_369) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_368) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_367) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_366) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_365) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_364) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_363) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_362) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_361) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_360) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_359) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_358) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_357) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_356) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_355) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_354) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_353) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_352) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_351) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_350) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_349) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_348) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_347) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_346) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_345) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_344) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_343) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_342) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_341) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_340) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_339) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_338) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_337) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_336) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_335) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_334) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_333) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_332) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_331) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_330) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_329) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_328) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_327) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_326) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_325) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_324) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_323) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_322) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_321) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_320) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_319) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_318) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_317) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_316) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_315) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_314) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_313) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_312) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_311) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_310) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_309) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_308) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_307) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_306) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_305) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_304) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_303) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_302) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_301) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_300) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_299) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_298) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_297) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_296) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_295) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_294) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_293) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_292) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_291) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_290) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_289) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_288) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_287) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_286) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_285) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_284) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_283) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_282) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_281) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_280) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_279) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_278) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_277) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_276) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_275) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_274) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_273) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_272) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_271) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_270) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_269) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_268) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_267) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_266) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_265) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_264) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_263) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_262) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_261) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_260) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_259) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_258) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_257) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_256) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_255) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_254) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_253) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_252) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_251) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_250) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_249) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_248) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_247) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_246) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_245) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_244) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_243) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_242) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_241) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_240) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_239) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_238) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_237) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_236) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_235) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_234) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_233) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_232) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_231) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_230) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_229) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_228) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_227) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_226) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_225) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_224) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_223) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_222) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_221) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_220) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_219) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_218) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_217) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_216) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_215) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_214) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_213) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_212) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_211) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_210) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_209) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_208) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_207) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_206) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_205) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_204) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_203) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_202) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_201) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_200) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_199) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_198) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_197) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_196) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_195) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_194) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_193) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_192) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_191) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_190) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_189) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_188) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_187) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_185) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_184) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_183) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_182) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_181) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_180) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_179) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_178) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_177) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_176) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_175) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_174) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_173) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_172) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_171) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_170) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_169) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_168) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_167) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_166) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_165) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_164) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_163) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_162) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_161) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_158) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_157) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_156) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_155) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_154) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_153) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_152) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_151) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_150) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_149) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_148) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_146) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_145) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_141) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_137) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_136) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_134) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_133) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_132) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_130) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_129) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_128) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_125) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_124) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.68 seconds. CPU system time: 0.31 seconds. Elapsed time: 51.14 seconds; current allocated memory: 3.606 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.75 seconds. CPU system time: 0 seconds. Elapsed time: 2.86 seconds; current allocated memory: 3.606 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_single_ap_fixed_8_1_4_0_0_ap_fixed_8_1_5_3_0_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.99 seconds. CPU system time: 0 seconds. Elapsed time: 3.12 seconds; current allocated memory: 3.606 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.85 seconds; current allocated memory: 3.606 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_4_0_0_linear_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LinearLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LinearLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.23 seconds; current allocated memory: 3.606 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 3.606 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_4_0_0_linear_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LinearLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LinearLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 3.606 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 3.606 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_single_ap_fixed_ap_fixed_8_1_4_0_0_ap_fixed_8_1_5_3_0_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_13_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 3.606 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 3.606 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gru_stack_single_ap_fixed_ap_fixed_ap_fixed_config12_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 3.606 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.606 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gru_stack_single_ap_fixed_ap_fixed_ap_fixed_config12_Pipeline_DataPack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DataPack'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'DataPack'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 3.606 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.82 seconds; current allocated memory: 3.606 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gru_static_ap_fixed_ap_fixed_config12_Pipeline_VITIS_LOOP_472_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_472_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_472_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.98 seconds; current allocated memory: 3.606 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.88 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.05 seconds; current allocated memory: 3.610 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_rf_leq_nin_d3_ap_fixed_ap_fixed_config12_1_Pipeline_Result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'dense_resource_rf_leq_nin_d3<ap_fixed,ap_fixed,config12_1>_Pipeline_Result': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'Result'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Result'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.52 seconds; current allocated memory: 3.610 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.610 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_rf_leq_nin_d3_ap_fixed_ap_fixed_8_1_5_3_0_config12_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'ReuseLoop': contains subfunction 'dense_resource_rf_leq_nin_d3<ap_fixed,ap_fixed,config12_1>_Pipeline_Result' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 20.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 21.12 seconds; current allocated memory: 3.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 10.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.65 seconds; current allocated memory: 3.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_rf_leq_nin_d3_ap_fixed_ap_fixed_config12_2_Pipeline_Result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'dense_resource_rf_leq_nin_d3<ap_fixed,ap_fixed,config12_2>_Pipeline_Result': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'Result'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Result'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.75 seconds. CPU system time: 0.04 seconds. Elapsed time: 8.1 seconds; current allocated memory: 3.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_rf_leq_nin_d3_ap_fixed_ap_fixed_8_1_5_3_0_config12_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'ReuseLoop': contains subfunction 'dense_resource_rf_leq_nin_d3<ap_fixed,ap_fixed,config12_2>_Pipeline_Result' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 33.65 seconds. CPU system time: 0.07 seconds. Elapsed time: 34.07 seconds; current allocated memory: 3.922 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 10.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.76 seconds; current allocated memory: 3.922 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gru_static_ap_fixed_ap_fixed_config12_Pipeline_VITIS_LOOP_483_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_483_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_483_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.63 seconds. CPU system time: 0.04 seconds. Elapsed time: 8 seconds; current allocated memory: 3.922 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.922 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gru_static_ap_fixed_ap_fixed_config12_Pipeline_VITIS_LOOP_468_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_468_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_468_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 3.922 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.922 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gru_static_ap_fixed_ap_fixed_config12_Pipeline_VITIS_LOOP_496_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_496_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_496_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 3.922 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 3.922 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gru_static_ap_fixed_ap_fixed_config12_Pipeline_VITIS_LOOP_502_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_502_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_502_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 3.922 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 3.922 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gru_static_ap_fixed_ap_fixed_config12_Pipeline_VITIS_LOOP_483_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_483_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_483_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 3.922 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 3.922 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gru_static_ap_fixed_ap_fixed_config12_Pipeline_VITIS_LOOP_513_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln813) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_513_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_513_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.48 seconds; current allocated memory: 3.922 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.922 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0 seconds. Elapsed time: 1.4 seconds; current allocated memory: 3.922 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.58 seconds; current allocated memory: 3.922 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gru_stack_single_ap_fixed_ap_fixed_ap_fixed_config12_Pipeline_ResPack_sequences' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ResPack_sequences'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ResPack_sequences'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 12.1 seconds; current allocated memory: 3.922 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 3.922 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gru_stack_single_ap_fixed_ap_fixed_ap_fixed_8_1_5_3_0_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 3.922 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.88 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.12 seconds; current allocated memory: 3.922 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_4_0_0_linear_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LinearLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LinearLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.46 seconds. CPU system time: 0 seconds. Elapsed time: 11.94 seconds; current allocated memory: 3.922 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 3.922 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv_1d_cl_single_ap_fixed_ap_fixed_config17_Pipeline_VITIS_LOOP_97_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_97_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_97_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.24 seconds. CPU system time: 0 seconds. Elapsed time: 6.62 seconds; current allocated memory: 3.922 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.97 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.55 seconds; current allocated memory: 3.922 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_ap_fixed_8_1_4_0_0_ap_fixed_8_1_5_3_0_config17_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'ReuseLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.29 seconds; current allocated memory: 3.922 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 1.17 seconds; current allocated memory: 3.922 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv_1d_cl_single_ap_fixed_ap_fixed_config17_Pipeline_Write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Write'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Write'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.96 seconds; current allocated memory: 3.922 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.922 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv_1d_cl_single_ap_fixed_ap_fixed_8_1_5_3_0_config17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.81 seconds; current allocated memory: 3.922 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.2 seconds. CPU system time: 0 seconds. Elapsed time: 1.37 seconds; current allocated memory: 3.922 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_4_0_0_linear_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LinearLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LinearLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.08 seconds; current allocated memory: 3.922 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.922 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer2_out1 (from bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_U0 to linear_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_4_0_0_linear_config3_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer3_out2 (from linear_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_4_0_0_linear_config3_U0 to clone_stream_single_ap_fixed_8_1_4_0_0_ap_fixed_8_1_4_0_0_1024_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer3_cpy13 (from clone_stream_single_ap_fixed_8_1_4_0_0_ap_fixed_8_1_4_0_0_1024_U0 to dense_single_ap_fixed_8_1_4_0_0_ap_fixed_8_1_5_3_0_config4_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer3_cpy24 (from clone_stream_single_ap_fixed_8_1_4_0_0_ap_fixed_8_1_4_0_0_1024_U0 to dense_single_ap_fixed_8_1_4_0_0_ap_fixed_8_1_5_3_0_config6_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer4_out5 (from dense_single_ap_fixed_8_1_4_0_0_ap_fixed_8_1_5_3_0_config4_U0 to linear_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_4_0_0_linear_config8_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer6_out6 (from dense_single_ap_fixed_8_1_4_0_0_ap_fixed_8_1_5_3_0_config6_U0 to linear_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_4_0_0_linear_config9_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer8_out7 (from linear_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_4_0_0_linear_config8_U0 to add_single_ap_fixed_ap_fixed_8_1_4_0_0_ap_fixed_8_1_5_3_0_config11_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer9_out8 (from linear_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_4_0_0_linear_config9_U0 to add_single_ap_fixed_ap_fixed_8_1_4_0_0_ap_fixed_8_1_5_3_0_config11_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer11_out9 (from add_single_ap_fixed_ap_fixed_8_1_4_0_0_ap_fixed_8_1_5_3_0_config11_U0 to gru_stack_single_ap_fixed_ap_fixed_ap_fixed_8_1_5_3_0_config12_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.49 seconds; current allocated memory: 3.922 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 12.34 seconds. CPU system time: 0.04 seconds. Elapsed time: 12.58 seconds; current allocated memory: 3.922 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_Loop_VITIS_LOOP_109_3_proc40_Pipeline_VITIS_LOOP_109_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_109_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_109_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 36.45 seconds. CPU system time: 0.04 seconds. Elapsed time: 36.92 seconds; current allocated memory: 3.922 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 3.922 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_Loop_VITIS_LOOP_109_3_proc40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 3.922 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.76 seconds; current allocated memory: 3.922 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 3.922 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 12.54 seconds. CPU system time: 0.04 seconds. Elapsed time: 12.9 seconds; current allocated memory: 3.922 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_42_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 36.61 seconds. CPU system time: 0.06 seconds. Elapsed time: 37.03 seconds; current allocated memory: 3.922 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 3.922 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_42_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 3.922 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.922 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_42_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 3.922 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 3.922 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_42_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 1.16 seconds; current allocated memory: 3.922 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 3.922 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_42_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 3.922 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 3.922 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_42_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.94 seconds; current allocated memory: 3.922 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 3.922 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fillWeights_ap_fixed_8_1_5_3_0_262144u_Pipeline_VITIS_LOOP_42_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_42_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 3.922 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.922 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fillWeights_ap_fixed_8_1_5_3_0_262144u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 3.922 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 3.922 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_42_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 3.922 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.922 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_129' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_42_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 3.922 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 3.922 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'alveo_hls4ml' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 3.922 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 12.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 12.95 seconds; current allocated memory: 3.922 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 37.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 37.45 seconds; current allocated memory: 3.922 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_Loop_VITIS_LOOP_87_1_proc38_Pipeline_VITIS_LOOP_87_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_Loop_VITIS_LOOP_87_1_proc38_Pipeline_VITIS_LOOP_87_1' pipeline 'VITIS_LOOP_87_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Loop_VITIS_LOOP_87_1_proc38_Pipeline_VITIS_LOOP_87_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Loop_VITIS_LOOP_87_1_proc38_Pipeline_VITIS_LOOP_87_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Loop_VITIS_LOOP_87_1_proc38_Pipeline_VITIS_LOOP_87_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Loop_VITIS_LOOP_87_1_proc38_Pipeline_VITIS_LOOP_87_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Loop_VITIS_LOOP_87_1_proc38_Pipeline_VITIS_LOOP_87_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Loop_VITIS_LOOP_87_1_proc38_Pipeline_VITIS_LOOP_87_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Loop_VITIS_LOOP_87_1_proc38_Pipeline_VITIS_LOOP_87_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Loop_VITIS_LOOP_87_1_proc38_Pipeline_VITIS_LOOP_87_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Loop_VITIS_LOOP_87_1_proc38_Pipeline_VITIS_LOOP_87_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Loop_VITIS_LOOP_87_1_proc38_Pipeline_VITIS_LOOP_87_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Loop_VITIS_LOOP_87_1_proc38_Pipeline_VITIS_LOOP_87_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Loop_VITIS_LOOP_87_1_proc38_Pipeline_VITIS_LOOP_87_1/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_Loop_VITIS_LOOP_87_1_proc38_Pipeline_VITIS_LOOP_87_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.66 seconds; current allocated memory: 3.922 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_Loop_VITIS_LOOP_87_1_proc38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_Loop_VITIS_LOOP_87_1_proc38'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.922 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_Loop_VITIS_LOOP_92_2_proc39_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_Loop_VITIS_LOOP_92_2_proc39_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Loop_VITIS_LOOP_92_2_proc39_Pipeline_VITIS_LOOP_92_2/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Loop_VITIS_LOOP_92_2_proc39_Pipeline_VITIS_LOOP_92_2/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Loop_VITIS_LOOP_92_2_proc39_Pipeline_VITIS_LOOP_92_2/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Loop_VITIS_LOOP_92_2_proc39_Pipeline_VITIS_LOOP_92_2/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Loop_VITIS_LOOP_92_2_proc39_Pipeline_VITIS_LOOP_92_2/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Loop_VITIS_LOOP_92_2_proc39_Pipeline_VITIS_LOOP_92_2/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Loop_VITIS_LOOP_92_2_proc39_Pipeline_VITIS_LOOP_92_2/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Loop_VITIS_LOOP_92_2_proc39_Pipeline_VITIS_LOOP_92_2/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Loop_VITIS_LOOP_92_2_proc39_Pipeline_VITIS_LOOP_92_2/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Loop_VITIS_LOOP_92_2_proc39_Pipeline_VITIS_LOOP_92_2/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Loop_VITIS_LOOP_92_2_proc39_Pipeline_VITIS_LOOP_92_2/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Loop_VITIS_LOOP_92_2_proc39_Pipeline_VITIS_LOOP_92_2/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_Loop_VITIS_LOOP_92_2_proc39_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.32 seconds; current allocated memory: 3.922 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_Loop_VITIS_LOOP_92_2_proc39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_Loop_VITIS_LOOP_92_2_proc39'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.922 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bidirectional_single_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_120_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bidirectional_single_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_120_2' pipeline 'VITIS_LOOP_119_1_VITIS_LOOP_120_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'bidirectional_single_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_120_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 3.922 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gru_static_ap_fixed_ap_fixed_config2_f_Pipeline_VITIS_LOOP_466_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gru_static_ap_fixed_ap_fixed_config2_f_Pipeline_VITIS_LOOP_466_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.63 seconds; current allocated memory: 3.922 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gru_static_ap_fixed_ap_fixed_config2_f_Pipeline_VITIS_LOOP_472_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gru_static_ap_fixed_ap_fixed_config2_f_Pipeline_VITIS_LOOP_472_2' pipeline 'VITIS_LOOP_472_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'gru_static_ap_fixed_ap_fixed_config2_f_Pipeline_VITIS_LOOP_472_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.96 seconds; current allocated memory: 3.922 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_rf_leq_nin_d3_ap_fixed_ap_fixed_config2_1_Pipeline_Result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_5129_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_rf_leq_nin_d3_ap_fixed_ap_fixed_config2_1_Pipeline_Result'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.4 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.72 seconds; current allocated memory: 3.922 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_rf_leq_nin_d3_ap_fixed_ap_fixed_8_1_5_3_0_config2_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_resource_rf_leq_nin_d3_ap_fixed_ap_fixed_8_1_5_3_0_config2_1_s_weights_com_V_RAM_AUTO_1R1W' to 'dense_resource_rf_leq_nin_d3_ap_fixed_ap_fixed_8_1_5_3_0_config2_1_s_weights_bkb' due to the length limit 80
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_resource_rf_leq_nin_d3_ap_fixed_ap_fixed_8_1_5_3_0_config2_1_s' is 19969 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_15_1_1': 1534 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_15ns_16ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_496_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_15s_7ns_15_19_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_rf_leq_nin_d3_ap_fixed_ap_fixed_8_1_5_3_0_config2_1_s'.
INFO: [RTMG 210-278] Implementing memory 'alveo_hls4ml_dense_resource_rf_leq_nin_d3_ap_fixed_ap_fixed_8_1_5_3_0_config2_1_s_weights_bkb' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.71 seconds; current allocated memory: 3.922 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_rf_leq_nin_d3_ap_fixed_ap_fixed_config2_2_Pipeline_Result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_5129_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_rf_leq_nin_d3_ap_fixed_ap_fixed_config2_2_Pipeline_Result'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 22.54 seconds. CPU system time: 0.27 seconds. Elapsed time: 23.1 seconds; current allocated memory: 4.017 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_rf_leq_nin_d3_ap_fixed_ap_fixed_8_1_5_3_0_config2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_resource_rf_leq_nin_d3_ap_fixed_ap_fixed_8_1_5_3_0_config2_2_s_weights_com_V_RAM_AUTO_1R1W' to 'dense_resource_rf_leq_nin_d3_ap_fixed_ap_fixed_8_1_5_3_0_config2_2_s_weights_cud' due to the length limit 80
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_resource_rf_leq_nin_d3_ap_fixed_ap_fixed_8_1_5_3_0_config2_2_s' is 19931 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_15_1_1': 1534 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_5129_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_rf_leq_nin_d3_ap_fixed_ap_fixed_8_1_5_3_0_config2_2_s'.
INFO: [RTMG 210-278] Implementing memory 'alveo_hls4ml_dense_resource_rf_leq_nin_d3_ap_fixed_ap_fixed_8_1_5_3_0_config2_2_s_weights_cud' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.65 seconds. CPU system time: 0.06 seconds. Elapsed time: 5.67 seconds; current allocated memory: 4.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gru_static_ap_fixed_ap_fixed_config2_f_Pipeline_VITIS_LOOP_483_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gru_static_ap_fixed_ap_fixed_config2_f_Pipeline_VITIS_LOOP_483_3' pipeline 'VITIS_LOOP_483_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'gru_static_ap_fixed_ap_fixed_config2_f_Pipeline_VITIS_LOOP_483_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 23.39 seconds. CPU system time: 0.24 seconds. Elapsed time: 23.9 seconds; current allocated memory: 4.254 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gru_static_ap_fixed_ap_fixed_config2_f_Pipeline_VITIS_LOOP_468_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gru_static_ap_fixed_ap_fixed_config2_f_Pipeline_VITIS_LOOP_468_1' pipeline 'VITIS_LOOP_468_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'gru_static_ap_fixed_ap_fixed_config2_f_Pipeline_VITIS_LOOP_468_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 4.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gru_static_ap_fixed_ap_fixed_config2_f_Pipeline_VITIS_LOOP_496_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gru_static_ap_fixed_ap_fixed_config2_f_Pipeline_VITIS_LOOP_496_4' pipeline 'VITIS_LOOP_496_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gru_static_ap_fixed_ap_fixed_config2_f_Pipeline_VITIS_LOOP_496_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.64 seconds; current allocated memory: 4.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gru_static_ap_fixed_ap_fixed_config2_f_Pipeline_VITIS_LOOP_502_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gru_static_ap_fixed_ap_fixed_config2_f_Pipeline_VITIS_LOOP_502_5' pipeline 'VITIS_LOOP_502_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'gru_static_ap_fixed_ap_fixed_config2_f_Pipeline_VITIS_LOOP_502_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 4.274 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gru_static_ap_fixed_ap_fixed_config2_f_Pipeline_VITIS_LOOP_483_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gru_static_ap_fixed_ap_fixed_config2_f_Pipeline_VITIS_LOOP_483_1' pipeline 'VITIS_LOOP_483_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'gru_static_ap_fixed_ap_fixed_config2_f_Pipeline_VITIS_LOOP_483_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 4.275 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gru_static_ap_fixed_ap_fixed_config2_f_Pipeline_VITIS_LOOP_513_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gru_static_ap_fixed_ap_fixed_config2_f_Pipeline_VITIS_LOOP_513_6' pipeline 'VITIS_LOOP_513_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9s_8s_15s_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_5129_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gru_static_ap_fixed_ap_fixed_config2_f_Pipeline_VITIS_LOOP_513_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.36 seconds; current allocated memory: 4.275 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_h_state_V_RAM_AUTO_1R1W' to 'gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_h_state_V_RAM_AUdEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_tmpres_RAM_AUTO_1R1W' to 'gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_tmpres_RAM_AUTO_eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_tmpres_state_zr_RAM_AUTO_1R1W' to 'gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_tmpres_state_zr_fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_tmpres_state_h_V_RAM_AUTO_1R1W' to 'gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_tmpres_state_h_Vg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_tmpres_zr_V_RAM_AUTO_1R1W' to 'gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_tmpres_zr_V_RAM_hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_tmpres_h_V_RAM_AUTO_1R1W' to 'gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_tmpres_h_V_RAM_Aibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_inputacc_zr_V_RAM_AUTO_1R1W' to 'gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_inputacc_zr_V_RAjbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_inputacc_h_V_RAM_AUTO_1R1W' to 'gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_inputacc_h_V_RAMkbM' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s'.
INFO: [RTMG 210-278] Implementing memory 'alveo_hls4ml_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_h_state_V_RAM_AUdEe' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'alveo_hls4ml_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_tmpres_RAM_AUTO_eOg' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'alveo_hls4ml_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_tmpres_state_h_Vg8j' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'alveo_hls4ml_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_tmpres_zr_V_RAM_hbi' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.97 seconds; current allocated memory: 4.285 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gru_stack_ap_fixed_ap_fixed_config2_f_Pipeline_VITIS_LOOP_561_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gru_stack_ap_fixed_ap_fixed_config2_f_Pipeline_VITIS_LOOP_561_4' pipeline 'VITIS_LOOP_561_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'gru_stack_ap_fixed_ap_fixed_config2_f_Pipeline_VITIS_LOOP_561_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11.84 seconds. CPU system time: 0.05 seconds. Elapsed time: 12.04 seconds; current allocated memory: 4.300 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_h_state_RAM_AUTO_1R1W' to 'gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_h_state_RAM_AUTO_lbW' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s'.
INFO: [RTMG 210-278] Implementing memory 'alveo_hls4ml_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_f_s_h_state_RAM_AUTO_lbW' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 4.300 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gru_static_ap_fixed_ap_fixed_config2_b_Pipeline_VITIS_LOOP_466_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gru_static_ap_fixed_ap_fixed_config2_b_Pipeline_VITIS_LOOP_466_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 12.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 12.31 seconds; current allocated memory: 4.303 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gru_static_ap_fixed_ap_fixed_config2_b_Pipeline_VITIS_LOOP_472_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gru_static_ap_fixed_ap_fixed_config2_b_Pipeline_VITIS_LOOP_472_2' pipeline 'VITIS_LOOP_472_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'gru_static_ap_fixed_ap_fixed_config2_b_Pipeline_VITIS_LOOP_472_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.3 seconds; current allocated memory: 4.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gru_static_ap_fixed_ap_fixed_config2_b_Pipeline_VITIS_LOOP_483_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gru_static_ap_fixed_ap_fixed_config2_b_Pipeline_VITIS_LOOP_483_3' pipeline 'VITIS_LOOP_483_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'gru_static_ap_fixed_ap_fixed_config2_b_Pipeline_VITIS_LOOP_483_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.4 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.59 seconds; current allocated memory: 4.365 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gru_static_ap_fixed_ap_fixed_config2_b_Pipeline_VITIS_LOOP_468_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gru_static_ap_fixed_ap_fixed_config2_b_Pipeline_VITIS_LOOP_468_1' pipeline 'VITIS_LOOP_468_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'gru_static_ap_fixed_ap_fixed_config2_b_Pipeline_VITIS_LOOP_468_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 4.377 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gru_static_ap_fixed_ap_fixed_config2_b_Pipeline_VITIS_LOOP_496_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gru_static_ap_fixed_ap_fixed_config2_b_Pipeline_VITIS_LOOP_496_4' pipeline 'VITIS_LOOP_496_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gru_static_ap_fixed_ap_fixed_config2_b_Pipeline_VITIS_LOOP_496_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 4.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gru_static_ap_fixed_ap_fixed_config2_b_Pipeline_VITIS_LOOP_502_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gru_static_ap_fixed_ap_fixed_config2_b_Pipeline_VITIS_LOOP_502_5' pipeline 'VITIS_LOOP_502_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'gru_static_ap_fixed_ap_fixed_config2_b_Pipeline_VITIS_LOOP_502_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 4.379 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gru_static_ap_fixed_ap_fixed_config2_b_Pipeline_VITIS_LOOP_483_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gru_static_ap_fixed_ap_fixed_config2_b_Pipeline_VITIS_LOOP_483_1' pipeline 'VITIS_LOOP_483_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'gru_static_ap_fixed_ap_fixed_config2_b_Pipeline_VITIS_LOOP_483_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 4.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gru_static_ap_fixed_ap_fixed_config2_b_Pipeline_VITIS_LOOP_513_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gru_static_ap_fixed_ap_fixed_config2_b_Pipeline_VITIS_LOOP_513_6' pipeline 'VITIS_LOOP_513_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9s_8s_15s_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_5129_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gru_static_ap_fixed_ap_fixed_config2_b_Pipeline_VITIS_LOOP_513_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.87 seconds; current allocated memory: 4.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_h_state_V_1_RAM_AUTO_1R1W' to 'gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_h_state_V_1_RAM_mb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_tmpres_RAM_AUTO_1R1W' to 'gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_tmpres_RAM_AUTO_ncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_tmpres_state_zr_RAM_AUTO_1R1W' to 'gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_tmpres_state_zr_ocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_tmpres_state_h_V_RAM_AUTO_1R1W' to 'gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_tmpres_state_h_VpcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_tmpres_zr_V_RAM_AUTO_1R1W' to 'gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_tmpres_zr_V_RAM_qcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_tmpres_h_V_RAM_AUTO_1R1W' to 'gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_tmpres_h_V_RAM_ArcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_inputacc_zr_V_RAM_AUTO_1R1W' to 'gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_inputacc_zr_V_RAsc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_inputacc_h_V_RAM_AUTO_1R1W' to 'gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_inputacc_h_V_RAMtde' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s'.
INFO: [RTMG 210-278] Implementing memory 'alveo_hls4ml_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_h_state_V_1_RAM_mb6' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'alveo_hls4ml_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_tmpres_RAM_AUTO_ncg' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'alveo_hls4ml_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_tmpres_state_h_VpcA' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'alveo_hls4ml_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_tmpres_zr_V_RAM_qcK' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.31 seconds; current allocated memory: 4.390 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gru_stack_ap_fixed_ap_fixed_config2_b_Pipeline_VITIS_LOOP_561_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gru_stack_ap_fixed_ap_fixed_config2_b_Pipeline_VITIS_LOOP_561_4' pipeline 'VITIS_LOOP_561_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'gru_stack_ap_fixed_ap_fixed_config2_b_Pipeline_VITIS_LOOP_561_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11.77 seconds. CPU system time: 0.04 seconds. Elapsed time: 11.97 seconds; current allocated memory: 4.409 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_h_state10_RAM_AUTO_1R1W' to 'gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_h_state10_RAM_AUTudo' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s'.
INFO: [RTMG 210-278] Implementing memory 'alveo_hls4ml_gru_stack_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_b_s_h_state10_RAM_AUTudo' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 4.423 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bidirectional_single_ap_fixed_ap_fixed_config2_Pipeline_VITIS_LOOP_133_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bidirectional_single_ap_fixed_ap_fixed_config2_Pipeline_VITIS_LOOP_133_3' pipeline 'VITIS_LOOP_133_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'bidirectional_single_ap_fixed_ap_fixed_config2_Pipeline_VITIS_LOOP_133_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11.74 seconds. CPU system time: 0.04 seconds. Elapsed time: 11.92 seconds; current allocated memory: 4.425 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_normal_V_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_norvdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_normal_V_1_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_norwdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_normal_V_2_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_norxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_normal_V_3_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_noryd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_normal_V_4_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_norzec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_normal_V_5_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_norAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_normal_V_6_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_norBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_normal_V_7_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_norCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_normal_V_8_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_norDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_normal_V_9_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_norEe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_normal_V_10_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_norFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_normal_V_11_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_norGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_normal_V_12_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_norHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_normal_V_13_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_norIfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_normal_V_14_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_norJfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_normal_V_15_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_norKfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_normal_V_16_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_norLf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_normal_V_17_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_norMgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_normal_V_18_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_norNgs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_normal_V_19_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_norOgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_normal_V_20_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_norPgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_normal_V_21_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_norQgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_normal_V_22_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_norRg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_normal_V_23_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_norShg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_normal_V_24_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_norThq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_normal_V_25_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_norUhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_normal_V_26_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_norVhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_normal_V_27_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_norWhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_normal_V_28_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_norXh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_normal_V_29_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_norYie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_normal_V_30_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_norZio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_normal_V_31_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_nor0iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_normal_V_32_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_nor1iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_normal_V_33_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_nor2iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_normal_V_34_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_nor3i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_normal_V_35_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_nor4jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_normal_V_36_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_nor5jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_normal_V_37_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_nor6jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_normal_V_38_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_nor7jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_normal_V_39_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_nor8jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_normal_V_40_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_nor9j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_normal_V_41_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_norbak' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_normal_V_42_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_norbbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_normal_V_43_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_norbck' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_normal_V_44_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_norbdk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_normal_V_45_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_norbek' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_normal_V_46_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_norbfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_normal_V_47_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_norbgk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_normal_V_48_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_norbhl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_reverse_V_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_revbil' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_reverse_V_1_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_revbjl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_reverse_V_2_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_revbkl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_reverse_V_3_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_revbll' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_reverse_V_4_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_revbml' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_reverse_V_5_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_revbnm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_reverse_V_6_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_revbom' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_reverse_V_7_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_revbpm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_reverse_V_8_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_revbqm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_reverse_V_9_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_revbrm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_reverse_V_10_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_revbsm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_reverse_V_11_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_revbtn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_reverse_V_12_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_revbun' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_reverse_V_13_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_revbvn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_reverse_V_14_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_revbwn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_reverse_V_15_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_revbxn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_reverse_V_16_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_revbyn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_reverse_V_17_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_revbzo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_reverse_V_18_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_revbAo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_reverse_V_19_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_revbBo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_reverse_V_20_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_revbCo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_reverse_V_21_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_revbDo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_reverse_V_22_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_revbEo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_reverse_V_23_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_revbFp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_reverse_V_24_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_revbGp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_reverse_V_25_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_revbHp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_reverse_V_26_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_revbIp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_reverse_V_27_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_revbJp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_reverse_V_28_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_revbKp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_reverse_V_29_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_revbLp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_reverse_V_30_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_revbMq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_reverse_V_31_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_revbNq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_reverse_V_32_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_revbOq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_reverse_V_33_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_revbPq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_reverse_V_34_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_revbQq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_reverse_V_35_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_revbRq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_reverse_V_36_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_revbSr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_reverse_V_37_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_revbTr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_reverse_V_38_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_revbUr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_reverse_V_39_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_revbVr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_reverse_V_40_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_revbWr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_reverse_V_41_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_revbXr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_reverse_V_42_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_revbYs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_reverse_V_43_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_revbZs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_reverse_V_44_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_revb0s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_reverse_V_45_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_revb1s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_reverse_V_46_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_revb2s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_reverse_V_47_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_revb3s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_reverse_V_48_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_revb4t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_forwardgru_out_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_forwardgb5t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_backwardgru_out_RAM_AUTO_1R1W' to 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_backwardb6t' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s'.
INFO: [RTMG 210-278] Implementing memory 'alveo_hls4ml_bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_temp_norvdy' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'alveo_hls4ml_bidirectional_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config2_s_forwardgb5t' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.33 seconds. CPU system time: 0.13 seconds. Elapsed time: 10.13 seconds; current allocated memory: 4.428 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_4_0_0_linear_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'linear_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_4_0_0_linear_config3_s' pipeline 'LinearLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_4_0_0_linear_config3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 26.38 seconds. CPU system time: 0.04 seconds. Elapsed time: 26.99 seconds; current allocated memory: 4.434 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clone_stream_single_ap_fixed_8_1_4_0_0_ap_fixed_8_1_4_0_0_1024_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clone_stream_single_ap_fixed_8_1_4_0_0_ap_fixed_8_1_4_0_0_1024_s' pipeline 'CloneLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clone_stream_single_ap_fixed_8_1_4_0_0_ap_fixed_8_1_4_0_0_1024_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 4.438 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_single_ap_fixed_ap_fixed_config4_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_single_ap_fixed_ap_fixed_config4_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'VITIS_LOOP_60_2' in module 'dense_single_ap_fixed_ap_fixed_config4_Pipeline_VITIS_LOOP_60_2', because the estimated Stream Port Number is 36, which is bigger than the frp_stream_port_number threshold of 20.
Resolution: For help on HLS 200-1553 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1553.html
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_single_ap_fixed_ap_fixed_config4_Pipeline_VITIS_LOOP_60_2' is 11776 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_15ns_15_4_1': 512 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_single_ap_fixed_ap_fixed_config4_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.99 seconds; current allocated memory: 4.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_single_ap_fixed_8_1_4_0_0_ap_fixed_8_1_5_3_0_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_single_ap_fixed_8_1_4_0_0_ap_fixed_8_1_5_3_0_config4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.21 seconds. CPU system time: 0.18 seconds. Elapsed time: 3.83 seconds; current allocated memory: 4.580 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_single_ap_fixed_ap_fixed_config6_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_single_ap_fixed_ap_fixed_config6_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'VITIS_LOOP_60_2' in module 'dense_single_ap_fixed_ap_fixed_config6_Pipeline_VITIS_LOOP_60_2', because the estimated Stream Port Number is 36, which is bigger than the frp_stream_port_number threshold of 20.
Resolution: For help on HLS 200-1553 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1553.html
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_single_ap_fixed_ap_fixed_config6_Pipeline_VITIS_LOOP_60_2' is 11776 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_15ns_15_4_1': 512 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_single_ap_fixed_ap_fixed_config6_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.78 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.09 seconds; current allocated memory: 4.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_single_ap_fixed_8_1_4_0_0_ap_fixed_8_1_5_3_0_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_single_ap_fixed_8_1_4_0_0_ap_fixed_8_1_5_3_0_config6_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.27 seconds. CPU system time: 0.15 seconds. Elapsed time: 3.62 seconds; current allocated memory: 4.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_4_0_0_linear_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'linear_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_4_0_0_linear_config8_s' pipeline 'LinearLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_4_0_0_linear_config8_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.27 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.66 seconds; current allocated memory: 4.792 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_4_0_0_linear_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'linear_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_4_0_0_linear_config9_s' pipeline 'LinearLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_4_0_0_linear_config9_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 4.800 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_single_ap_fixed_ap_fixed_8_1_4_0_0_ap_fixed_8_1_5_3_0_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'add_single_ap_fixed_ap_fixed_8_1_4_0_0_ap_fixed_8_1_5_3_0_config11_s' pipeline 'VITIS_LOOP_13_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_single_ap_fixed_ap_fixed_8_1_4_0_0_ap_fixed_8_1_5_3_0_config11_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 4.800 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gru_stack_single_ap_fixed_ap_fixed_ap_fixed_config12_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gru_stack_single_ap_fixed_ap_fixed_ap_fixed_config12_Pipeline_VITIS_LOOP_32_1' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'gru_stack_single_ap_fixed_ap_fixed_ap_fixed_config12_Pipeline_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 4.800 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gru_stack_single_ap_fixed_ap_fixed_ap_fixed_config12_Pipeline_DataPack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gru_stack_single_ap_fixed_ap_fixed_ap_fixed_config12_Pipeline_DataPack' pipeline 'DataPack' pipeline type 'loop pipeline'
INFO: [HLS 200-1552] Enabling free running pipeline (frp) architecture on pipeline 'DataPack' in module 'gru_stack_single_ap_fixed_ap_fixed_ap_fixed_config12_Pipeline_DataPack'. Estimated max control fanout for pipeline is 12328.
INFO: [RTGEN 206-100] Finished creating RTL model for 'gru_stack_single_ap_fixed_ap_fixed_ap_fixed_config12_Pipeline_DataPack'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 4.800 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gru_static_ap_fixed_ap_fixed_config12_Pipeline_VITIS_LOOP_472_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gru_static_ap_fixed_ap_fixed_config12_Pipeline_VITIS_LOOP_472_2' pipeline 'VITIS_LOOP_472_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'gru_static_ap_fixed_ap_fixed_config12_Pipeline_VITIS_LOOP_472_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 4.800 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_rf_leq_nin_d3_ap_fixed_ap_fixed_config12_1_Pipeline_Result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_5129_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_rf_leq_nin_d3_ap_fixed_ap_fixed_config12_1_Pipeline_Result'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.56 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.95 seconds; current allocated memory: 4.841 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_rf_leq_nin_d3_ap_fixed_ap_fixed_8_1_5_3_0_config12_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_resource_rf_leq_nin_d3_ap_fixed_ap_fixed_8_1_5_3_0_config12_1_s_weights_com_V_RAM_AUTO_1R1W' to 'dense_resource_rf_leq_nin_d3_ap_fixed_ap_fixed_8_1_5_3_0_config12_1_s_weightsb7t' due to the length limit 80
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_resource_rf_leq_nin_d3_ap_fixed_ap_fixed_8_1_5_3_0_config12_1_s' is 19931 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_15_1_1': 1534 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_rf_leq_nin_d3_ap_fixed_ap_fixed_8_1_5_3_0_config12_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.15 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.47 seconds; current allocated memory: 4.916 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_rf_leq_nin_d3_ap_fixed_ap_fixed_config12_2_Pipeline_Result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_5129_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_rf_leq_nin_d3_ap_fixed_ap_fixed_config12_2_Pipeline_Result'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 22.6 seconds. CPU system time: 0.18 seconds. Elapsed time: 23.25 seconds; current allocated memory: 5.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_rf_leq_nin_d3_ap_fixed_ap_fixed_8_1_5_3_0_config12_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_resource_rf_leq_nin_d3_ap_fixed_ap_fixed_8_1_5_3_0_config12_2_s_weights_com_V_RAM_AUTO_1R1W' to 'dense_resource_rf_leq_nin_d3_ap_fixed_ap_fixed_8_1_5_3_0_config12_2_s_weightsb8t' due to the length limit 80
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_resource_rf_leq_nin_d3_ap_fixed_ap_fixed_8_1_5_3_0_config12_2_s' is 19931 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_15_1_1': 1534 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_5129_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_rf_leq_nin_d3_ap_fixed_ap_fixed_8_1_5_3_0_config12_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.78 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.1 seconds; current allocated memory: 5.123 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gru_static_ap_fixed_ap_fixed_config12_Pipeline_VITIS_LOOP_483_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gru_static_ap_fixed_ap_fixed_config12_Pipeline_VITIS_LOOP_483_3' pipeline 'VITIS_LOOP_483_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'gru_static_ap_fixed_ap_fixed_config12_Pipeline_VITIS_LOOP_483_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 23.54 seconds. CPU system time: 0.35 seconds. Elapsed time: 24.13 seconds; current allocated memory: 5.274 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gru_static_ap_fixed_ap_fixed_config12_Pipeline_VITIS_LOOP_468_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gru_static_ap_fixed_ap_fixed_config12_Pipeline_VITIS_LOOP_468_1' pipeline 'VITIS_LOOP_468_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'gru_static_ap_fixed_ap_fixed_config12_Pipeline_VITIS_LOOP_468_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.56 seconds; current allocated memory: 5.300 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gru_static_ap_fixed_ap_fixed_config12_Pipeline_VITIS_LOOP_496_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gru_static_ap_fixed_ap_fixed_config12_Pipeline_VITIS_LOOP_496_4' pipeline 'VITIS_LOOP_496_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gru_static_ap_fixed_ap_fixed_config12_Pipeline_VITIS_LOOP_496_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 5.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gru_static_ap_fixed_ap_fixed_config12_Pipeline_VITIS_LOOP_502_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gru_static_ap_fixed_ap_fixed_config12_Pipeline_VITIS_LOOP_502_5' pipeline 'VITIS_LOOP_502_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'gru_static_ap_fixed_ap_fixed_config12_Pipeline_VITIS_LOOP_502_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.81 seconds; current allocated memory: 5.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gru_static_ap_fixed_ap_fixed_config12_Pipeline_VITIS_LOOP_483_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gru_static_ap_fixed_ap_fixed_config12_Pipeline_VITIS_LOOP_483_1' pipeline 'VITIS_LOOP_483_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'gru_static_ap_fixed_ap_fixed_config12_Pipeline_VITIS_LOOP_483_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 5.335 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gru_static_ap_fixed_ap_fixed_config12_Pipeline_VITIS_LOOP_513_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gru_static_ap_fixed_ap_fixed_config12_Pipeline_VITIS_LOOP_513_6' pipeline 'VITIS_LOOP_513_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9s_8s_15s_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_5129_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gru_static_ap_fixed_ap_fixed_config12_Pipeline_VITIS_LOOP_513_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.76 seconds; current allocated memory: 5.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config12_s_h_state_V_2_RAM_AUTO_1R1W' to 'gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config12_s_h_state_V_2_RAM_Ab9t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config12_s_tmpres_RAM_AUTO_1R1W' to 'gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config12_s_tmpres_RAM_AUTO_1cau' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config12_s_tmpres_state_zr_RAM_AUTO_1R1W' to 'gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config12_s_tmpres_state_zr_Rcbu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config12_s_tmpres_state_h_V_RAM_AUTO_1R1W' to 'gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config12_s_tmpres_state_h_V_ccu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config12_s_tmpres_zr_V_RAM_AUTO_1R1W' to 'gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config12_s_tmpres_zr_V_RAM_Acdu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config12_s_tmpres_h_V_RAM_AUTO_1R1W' to 'gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config12_s_tmpres_h_V_RAM_AUceu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config12_s_inputacc_zr_V_RAM_AUTO_1R1W' to 'gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config12_s_inputacc_zr_V_RAMcfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config12_s_inputacc_h_V_RAM_AUTO_1R1W' to 'gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config12_s_inputacc_h_V_RAM_cgu' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config12_s'.
INFO: [RTMG 210-278] Implementing memory 'alveo_hls4ml_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config12_s_h_state_V_2_RAM_Ab9t' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'alveo_hls4ml_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config12_s_tmpres_RAM_AUTO_1cau' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'alveo_hls4ml_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config12_s_tmpres_state_h_V_ccu' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'alveo_hls4ml_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config12_s_tmpres_zr_V_RAM_Acdu' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.71 seconds; current allocated memory: 5.343 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gru_stack_single_ap_fixed_ap_fixed_ap_fixed_config12_Pipeline_ResPack_sequences' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gru_stack_single_ap_fixed_ap_fixed_ap_fixed_config12_Pipeline_ResPack_sequences' pipeline 'ResPack_sequences' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'gru_stack_single_ap_fixed_ap_fixed_ap_fixed_config12_Pipeline_ResPack_sequences'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 12.18 seconds; current allocated memory: 5.363 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gru_stack_single_ap_fixed_ap_fixed_ap_fixed_8_1_5_3_0_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'gru_stack_single_ap_fixed_ap_fixed_ap_fixed_8_1_5_3_0_config12_s_h_newstate_V_RAM_AUTO_1R1W' to 'gru_stack_single_ap_fixed_ap_fixed_ap_fixed_8_1_5_3_0_config12_s_h_newstate_Vchv' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'gru_stack_single_ap_fixed_ap_fixed_ap_fixed_8_1_5_3_0_config12_s'.
INFO: [RTMG 210-278] Implementing memory 'alveo_hls4ml_gru_stack_single_ap_fixed_ap_fixed_ap_fixed_8_1_5_3_0_config12_s_h_newstate_Vchv' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.83 seconds; current allocated memory: 5.363 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_4_0_0_linear_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'linear_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_4_0_0_linear_config13_s' pipeline 'LinearLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_4_0_0_linear_config13_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11.82 seconds. CPU system time: 0.08 seconds. Elapsed time: 12.16 seconds; current allocated memory: 5.363 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv_1d_cl_single_ap_fixed_ap_fixed_config17_Pipeline_VITIS_LOOP_97_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pointwise_conv_1d_cl_single_ap_fixed_ap_fixed_config17_Pipeline_VITIS_LOOP_97_1' pipeline 'VITIS_LOOP_97_1' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'VITIS_LOOP_97_1' in module 'pointwise_conv_1d_cl_single_ap_fixed_ap_fixed_config17_Pipeline_VITIS_LOOP_97_1', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
Resolution: For help on HLS 200-1553 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1553.html
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv_1d_cl_single_ap_fixed_ap_fixed_config17_Pipeline_VITIS_LOOP_97_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.35 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.59 seconds; current allocated memory: 5.363 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_ap_fixed_8_1_4_0_0_ap_fixed_8_1_5_3_0_config17_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_resource_ap_fixed_8_1_4_0_0_ap_fixed_8_1_5_3_0_config17_mult_s_w17_ROM_AUTO_1R' to 'dense_resource_ap_fixed_8_1_4_0_0_ap_fixed_8_1_5_3_0_config17_mult_s_w17_ROM_civ' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_resource_ap_fixed_8_1_4_0_0_ap_fixed_8_1_5_3_0_config17_mult_s' pipeline 'ReuseLoop' pipeline type 'rewind pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_resource_ap_fixed_8_1_4_0_0_ap_fixed_8_1_5_3_0_config17_mult_s' is 8192 from HDL expression: (do_init_reg_4355 == 1'd0)
INFO: [RTGEN 206-100] Generating core module 'mul_8s_6s_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_15_1_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_5129_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_ap_fixed_8_1_4_0_0_ap_fixed_8_1_5_3_0_config17_mult_s'.
INFO: [RTMG 210-279] Implementing memory 'alveo_hls4ml_dense_resource_ap_fixed_8_1_4_0_0_ap_fixed_8_1_5_3_0_config17_mult_s_w17_ROM_civ' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.42 seconds. CPU system time: 0.17 seconds. Elapsed time: 3.99 seconds; current allocated memory: 5.422 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv_1d_cl_single_ap_fixed_ap_fixed_config17_Pipeline_Write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pointwise_conv_1d_cl_single_ap_fixed_ap_fixed_config17_Pipeline_Write' pipeline 'Write' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_496_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv_1d_cl_single_ap_fixed_ap_fixed_config17_Pipeline_Write'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.66 seconds. CPU system time: 0.16 seconds. Elapsed time: 3.1 seconds; current allocated memory: 5.482 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv_1d_cl_single_ap_fixed_ap_fixed_8_1_5_3_0_config17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv_1d_cl_single_ap_fixed_ap_fixed_8_1_5_3_0_config17_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 5.503 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_4_0_0_linear_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'linear_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_4_0_0_linear_config16_s' pipeline 'LinearLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_4_0_0_linear_config16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.26 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.59 seconds; current allocated memory: 5.564 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_linear_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_4_0_0_linear_config13_U0' to 'start_for_linear_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_4_0_0_linear_config13cjv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'start_for_linear_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_4_0_0_linear_config16_U0' to 'start_for_linear_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_4_0_0_linear_config16ckv' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out1_U(alveo_hls4ml_fifo_w8_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out2_U(alveo_hls4ml_fifo_w8_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_cpy13_U(alveo_hls4ml_fifo_w8_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_cpy24_U(alveo_hls4ml_fifo_w8_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out5_U(alveo_hls4ml_fifo_w8_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out6_U(alveo_hls4ml_fifo_w8_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out7_U(alveo_hls4ml_fifo_w8_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out8_U(alveo_hls4ml_fifo_w8_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out9_U(alveo_hls4ml_fifo_w8_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out10_U(alveo_hls4ml_fifo_w8_d73_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out11_U(alveo_hls4ml_fifo_w8_d73_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out12_U(alveo_hls4ml_fifo_w8_d73_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_linear_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_4_0_0_linear_config3_U0_U(alveo_hls4ml_start_for_linear_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_4_0_0_linear_config3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_clone_stream_single_ap_fixed_8_1_4_0_0_ap_fixed_8_1_4_0_0_1024_U0_U(alveo_hls4ml_start_for_clone_stream_single_ap_fixed_8_1_4_0_0_ap_fixed_8_1_4_0_0_1024_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_linear_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_4_0_0_linear_config8_U0_U(alveo_hls4ml_start_for_linear_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_4_0_0_linear_config8_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_linear_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_4_0_0_linear_config9_U0_U(alveo_hls4ml_start_for_linear_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_4_0_0_linear_config9_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_add_single_ap_fixed_ap_fixed_8_1_4_0_0_ap_fixed_8_1_5_3_0_config11_U0_U(alveo_hls4ml_start_for_add_single_ap_fixed_ap_fixed_8_1_4_0_0_ap_fixed_8_1_5_3_0_config11_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_linear_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_4_0_0_linear_config13cjv_U(alveo_hls4ml_start_for_linear_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_4_0_0_linear_config13cjv)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pointwise_conv_1d_cl_single_ap_fixed_ap_fixed_8_1_5_3_0_config17_U0_U(alveo_hls4ml_start_for_pointwise_conv_1d_cl_single_ap_fixed_ap_fixed_8_1_5_3_0_config17_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_linear_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_4_0_0_linear_config16ckv_U(alveo_hls4ml_start_for_linear_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_4_0_0_linear_config16ckv)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.61 seconds; current allocated memory: 5.565 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_Loop_VITIS_LOOP_109_3_proc40_Pipeline_VITIS_LOOP_109_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_Loop_VITIS_LOOP_109_3_proc40_Pipeline_VITIS_LOOP_109_3' pipeline 'VITIS_LOOP_109_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Loop_VITIS_LOOP_109_3_proc40_Pipeline_VITIS_LOOP_109_3/m_axi_gmem22_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Loop_VITIS_LOOP_109_3_proc40_Pipeline_VITIS_LOOP_109_3/m_axi_gmem22_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Loop_VITIS_LOOP_109_3_proc40_Pipeline_VITIS_LOOP_109_3/m_axi_gmem22_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Loop_VITIS_LOOP_109_3_proc40_Pipeline_VITIS_LOOP_109_3/m_axi_gmem22_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Loop_VITIS_LOOP_109_3_proc40_Pipeline_VITIS_LOOP_109_3/m_axi_gmem22_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Loop_VITIS_LOOP_109_3_proc40_Pipeline_VITIS_LOOP_109_3/m_axi_gmem22_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Loop_VITIS_LOOP_109_3_proc40_Pipeline_VITIS_LOOP_109_3/m_axi_gmem22_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Loop_VITIS_LOOP_109_3_proc40_Pipeline_VITIS_LOOP_109_3/m_axi_gmem22_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Loop_VITIS_LOOP_109_3_proc40_Pipeline_VITIS_LOOP_109_3/m_axi_gmem22_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Loop_VITIS_LOOP_109_3_proc40_Pipeline_VITIS_LOOP_109_3/m_axi_gmem22_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Loop_VITIS_LOOP_109_3_proc40_Pipeline_VITIS_LOOP_109_3/m_axi_gmem22_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Loop_VITIS_LOOP_109_3_proc40_Pipeline_VITIS_LOOP_109_3/m_axi_gmem22_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_Loop_VITIS_LOOP_109_3_proc40_Pipeline_VITIS_LOOP_109_3/m_axi_gmem22_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_Loop_VITIS_LOOP_109_3_proc40_Pipeline_VITIS_LOOP_109_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 37.88 seconds. CPU system time: 0.25 seconds. Elapsed time: 39.05 seconds; current allocated memory: 5.565 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_Loop_VITIS_LOOP_109_3_proc40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_Loop_VITIS_LOOP_109_3_proc40'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 5.565 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d73_S' is changed to 'fifo_w8_d73_S_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem1_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem22_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem22_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem22_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem22_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem22_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem22_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem22_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem22_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem22_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem22_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem22_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem22_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel/m_axi_gmem22_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel'.
INFO: [RTMG 210-285] Implementing FIFO 'out_c_U(alveo_hls4ml_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf1_U(alveo_hls4ml_fifo_w8_d73_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in2_buf2_U(alveo_hls4ml_fifo_w8_d73_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_buf3_U(alveo_hls4ml_fifo_w8_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_kernel_Loop_VITIS_LOOP_109_3_proc40_U0_U(alveo_hls4ml_start_for_kernel_Loop_VITIS_LOOP_109_3_proc40_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.09 seconds. Elapsed time: 5.68 seconds; current allocated memory: 5.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_1' pipeline 'VITIS_LOOP_42_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_1/m_axi_gmem2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_1/m_axi_gmem2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_1/m_axi_gmem2_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_1/m_axi_gmem2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_1/m_axi_gmem2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_1/m_axi_gmem2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_1/m_axi_gmem2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_1/m_axi_gmem2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_1/m_axi_gmem2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_1/m_axi_gmem2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_1/m_axi_gmem2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_1/m_axi_gmem2_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 38.05 seconds. CPU system time: 0.14 seconds. Elapsed time: 39.57 seconds; current allocated memory: 5.605 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_123' pipeline 'VITIS_LOOP_42_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_123/m_axi_gmem3_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_123/m_axi_gmem3_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_123/m_axi_gmem3_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_123/m_axi_gmem3_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_123/m_axi_gmem3_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_123/m_axi_gmem3_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_123/m_axi_gmem3_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_123/m_axi_gmem3_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_123/m_axi_gmem3_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_123/m_axi_gmem3_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_123/m_axi_gmem3_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_123/m_axi_gmem3_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_123'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.54 seconds; current allocated memory: 5.606 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_124' pipeline 'VITIS_LOOP_42_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_124/m_axi_gmem4_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_124/m_axi_gmem4_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_124/m_axi_gmem4_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_124/m_axi_gmem4_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_124/m_axi_gmem4_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_124/m_axi_gmem4_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_124/m_axi_gmem4_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_124/m_axi_gmem4_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_124/m_axi_gmem4_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_124/m_axi_gmem4_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_124/m_axi_gmem4_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_124/m_axi_gmem4_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_124'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.79 seconds; current allocated memory: 5.608 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_125' pipeline 'VITIS_LOOP_42_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_125/m_axi_gmem5_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_125/m_axi_gmem5_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_125/m_axi_gmem5_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_125/m_axi_gmem5_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_125/m_axi_gmem5_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_125/m_axi_gmem5_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_125/m_axi_gmem5_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_125/m_axi_gmem5_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_125/m_axi_gmem5_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_125/m_axi_gmem5_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_125/m_axi_gmem5_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_125/m_axi_gmem5_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_125'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.88 seconds; current allocated memory: 5.609 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_126' pipeline 'VITIS_LOOP_42_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_126/m_axi_gmem6_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_126/m_axi_gmem6_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_126/m_axi_gmem6_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_126/m_axi_gmem6_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_126/m_axi_gmem6_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_126/m_axi_gmem6_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_126/m_axi_gmem6_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_126/m_axi_gmem6_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_126/m_axi_gmem6_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_126/m_axi_gmem6_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_126/m_axi_gmem6_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_126/m_axi_gmem6_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_126'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.9 seconds; current allocated memory: 5.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_127' pipeline 'VITIS_LOOP_42_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_127/m_axi_gmem7_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_127/m_axi_gmem7_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_127/m_axi_gmem7_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_127/m_axi_gmem7_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_127/m_axi_gmem7_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_127/m_axi_gmem7_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_127/m_axi_gmem7_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_127/m_axi_gmem7_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_127/m_axi_gmem7_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_127/m_axi_gmem7_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_127/m_axi_gmem7_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_127/m_axi_gmem7_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_127'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.5 seconds; current allocated memory: 5.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fillWeights_ap_fixed_8_1_5_3_0_262144u_Pipeline_VITIS_LOOP_42_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fillWeights_ap_fixed_8_1_5_3_0_262144u_Pipeline_VITIS_LOOP_42_1' pipeline 'VITIS_LOOP_42_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'fillWeights_ap_fixed_8_1_5_3_0_262144u_Pipeline_VITIS_LOOP_42_1/m_axi_gmem8_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fillWeights_ap_fixed_8_1_5_3_0_262144u_Pipeline_VITIS_LOOP_42_1/m_axi_gmem8_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fillWeights_ap_fixed_8_1_5_3_0_262144u_Pipeline_VITIS_LOOP_42_1/m_axi_gmem8_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fillWeights_ap_fixed_8_1_5_3_0_262144u_Pipeline_VITIS_LOOP_42_1/m_axi_gmem8_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fillWeights_ap_fixed_8_1_5_3_0_262144u_Pipeline_VITIS_LOOP_42_1/m_axi_gmem8_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fillWeights_ap_fixed_8_1_5_3_0_262144u_Pipeline_VITIS_LOOP_42_1/m_axi_gmem8_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fillWeights_ap_fixed_8_1_5_3_0_262144u_Pipeline_VITIS_LOOP_42_1/m_axi_gmem8_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fillWeights_ap_fixed_8_1_5_3_0_262144u_Pipeline_VITIS_LOOP_42_1/m_axi_gmem8_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fillWeights_ap_fixed_8_1_5_3_0_262144u_Pipeline_VITIS_LOOP_42_1/m_axi_gmem8_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fillWeights_ap_fixed_8_1_5_3_0_262144u_Pipeline_VITIS_LOOP_42_1/m_axi_gmem8_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fillWeights_ap_fixed_8_1_5_3_0_262144u_Pipeline_VITIS_LOOP_42_1/m_axi_gmem8_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fillWeights_ap_fixed_8_1_5_3_0_262144u_Pipeline_VITIS_LOOP_42_1/m_axi_gmem8_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fillWeights_ap_fixed_8_1_5_3_0_262144u_Pipeline_VITIS_LOOP_42_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.16 seconds; current allocated memory: 5.614 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fillWeights_ap_fixed_8_1_5_3_0_262144u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fillWeights_ap_fixed_8_1_5_3_0_262144u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 5.616 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_128' pipeline 'VITIS_LOOP_42_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_128/m_axi_gmem14_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_128/m_axi_gmem14_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_128/m_axi_gmem14_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_128/m_axi_gmem14_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_128/m_axi_gmem14_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_128/m_axi_gmem14_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_128/m_axi_gmem14_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_128/m_axi_gmem14_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_128/m_axi_gmem14_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_128/m_axi_gmem14_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_128/m_axi_gmem14_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_128/m_axi_gmem14_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_128'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.4 seconds; current allocated memory: 5.618 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_129' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_129' pipeline 'VITIS_LOOP_42_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_129/m_axi_gmem15_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_129/m_axi_gmem15_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_129/m_axi_gmem15_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_129/m_axi_gmem15_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_129/m_axi_gmem15_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_129/m_axi_gmem15_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_129/m_axi_gmem15_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_129/m_axi_gmem15_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_129/m_axi_gmem15_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_129/m_axi_gmem15_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_129/m_axi_gmem15_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_129/m_axi_gmem15_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_129'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 1.98 seconds; current allocated memory: 5.619 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'alveo_hls4ml' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/gmem4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/gmem5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/gmem6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/gmem7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/gmem8' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/gmem9' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/gmem10' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/gmem11' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/gmem12' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/gmem13' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/gmem14' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/gmem15' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/gmem16' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/gmem17' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/gmem18' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/gmem19' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/gmem20' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/gmem21' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/gmem22' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/con' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/in2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/in_fw2_v1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/in_fw2_v2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/in_fw2_v3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/in_bw2_v1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/in_bw2_v2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/in_bw2_v3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/in_fwr2_v1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/in_fwr2_v2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/in_fwr2_v3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/in_bwr2_v1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/in_bwr2_v2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/in_bwr2_v3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/in_w4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/in_w6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/in_w12_v1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/in_w12_v2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/in_w12_v3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/in_wr12_v1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/in_wr12_v2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/in_wr12_v3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'alveo_hls4ml' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'con', 'in_r', 'in2', 'in_fw2_v1', 'in_fw2_v2', 'in_fw2_v3', 'in_bw2_v1', 'in_bw2_v2', 'in_bw2_v3', 'in_fwr2_v1', 'in_fwr2_v2', 'in_fwr2_v3', 'in_bwr2_v1', 'in_bwr2_v2', 'in_bwr2_v3', 'in_w4', 'in_w6', 'in_w12_v1', 'in_w12_v2', 'in_w12_v3', 'in_wr12_v1', 'in_wr12_v2', 'in_wr12_v3', 'out_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'alveo_hls4ml' is 10424 from HDL expression: ((1'b1 == ap_CS_fsm_state75) & (icmp_ln173_reg_1006 == 1'd1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'alveo_hls4ml'.
INFO: [RTMG 210-278] Implementing memory 'alveo_hls4ml_fw2_v1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'alveo_hls4ml_fwr2_v1_RAM_T2P_URAM_1R1W' using ultra RAMs.
INFO: [RTMG 210-278] Implementing memory 'alveo_hls4ml_w4_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.94 seconds. CPU system time: 0.08 seconds. Elapsed time: 6.48 seconds; current allocated memory: 5.620 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 58.57 seconds. CPU system time: 0.34 seconds. Elapsed time: 62.49 seconds; current allocated memory: 5.634 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 164.85 seconds. CPU system time: 0.34 seconds. Elapsed time: 165.2 seconds; current allocated memory: 5.814 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for alveo_hls4ml.
INFO: [VLOG 209-307] Generating Verilog RTL for alveo_hls4ml.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3438.03 seconds. CPU system time: 29.33 seconds. Elapsed time: 3708.2 seconds; current allocated memory: 5.077 GB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1741.395 ; gain = 85.992 ; free physical = 241786 ; free virtual = 400193
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
Running package_xo -xo_path /home/user/yanlun/RAE/Full_RAE/_x.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml/alveo_hls4ml/alveo_hls4ml/solution/impl/export.xo -kernel_name alveo_hls4ml -kernel_xml /home/user/yanlun/RAE/Full_RAE/_x.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml/alveo_hls4ml/alveo_hls4ml/solution/impl/ip/../kernel/kernel.xml -kernel_files {/home/user/yanlun/RAE/Full_RAE/src/kernel.cpp /home/user/yanlun/RAE/Full_RAE/src/myproject.cpp /home/user/yanlun/RAE/Full_RAE/src/alveo_hls4ml.cpp} -ip_directory /home/user/yanlun/RAE/Full_RAE/_x.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml/alveo_hls4ml/alveo_hls4ml/solution/impl/ip/ip_unzip_dir -design_xml /home/user/yanlun/RAE/Full_RAE/_x.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml/alveo_hls4ml/alveo_hls4ml/solution/.autopilot/db/alveo_hls4ml.design.xml -debug_directory /home/user/yanlun/RAE/Full_RAE/_x.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml/alveo_hls4ml/alveo_hls4ml/solution/.debug -hls_directory /home/user/yanlun/RAE/Full_RAE/_x.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml/alveo_hls4ml/alveo_hls4ml/solution/impl/ip/hls_files
INFO: [Common 17-206] Exiting Vivado at Tue Sep 19 14:30:52 2023...
INFO: [HLS 200-802] Generated output file alveo_hls4ml/solution/impl/export.xo
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1721.42 seconds. CPU system time: 40.55 seconds. Elapsed time: 1771.28 seconds; current allocated memory: 89.035 MB.
INFO: [HLS 200-1510] Running: close_project 
HLS completed successfully
INFO: [HLS 200-112] Total CPU user time: 5163.22 seconds. Total CPU system time: 70.57 seconds. Total elapsed time: 5485.31 seconds; peak allocated memory: 5.901 GB.
INFO: [Common 17-206] Exiting vitis_hls at Tue Sep 19 14:31:04 2023...
