

================================================================
== Vivado HLS Report for 'CconLayer'
================================================================
* Date:           Tue Dec  4 09:54:40 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        CNN
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.742|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2643|  2643|  2643|  2643|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  2280|  2280|       228|          -|          -|    10|    no    |
        | + Loop 1.1  |   192|   192|         2|          1|          1|   192|    yes   |
        +-------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!exitcond4)
4 --> 
	6  / (exitcond)
	5  / (!exitcond)
5 --> 
	4  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_temp = alloca [192 x i32], align 4"   --->   Operation 40 'alloca' 'p_temp' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 41 [2/2] (0.00ns)   --->   "call fastcc void @Reshape([192 x i32]* %input_val_V, [192 x i32]* %p_temp)" [./cnn.h:294]   --->   Operation 41 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.97>
ST_2 : Operation 42 [1/2] (0.00ns)   --->   "call fastcc void @Reshape([192 x i32]* %input_val_V, [192 x i32]* %p_temp)" [./cnn.h:294]   --->   Operation 42 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 43 [1/1] (0.97ns)   --->   "br label %1" [./cnn.h:295]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.97>

State 3 <SV = 2> <Delay = 1.28>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%i = phi i4 [ 0, %0 ], [ %i_16, %_ifconv ]"   --->   Operation 44 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.82ns)   --->   "%exitcond4 = icmp eq i4 %i, -6" [./cnn.h:295]   --->   Operation 45 'icmp' 'exitcond4' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 46 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.09ns)   --->   "%i_16 = add i4 %i, 1" [./cnn.h:295]   --->   Operation 47 'add' 'i_16' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %5, label %2" [./cnn.h:295]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%p_shl = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %i, i8 0)" [./cnn.h:300]   --->   Operation 49 'bitconcatenate' 'p_shl' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i12 %p_shl to i13" [./cnn.h:300]   --->   Operation 50 'zext' 'p_shl_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%p_shl2 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %i, i6 0)" [./cnn.h:300]   --->   Operation 51 'bitconcatenate' 'p_shl2' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i10 %p_shl2 to i13" [./cnn.h:300]   --->   Operation 52 'zext' 'p_shl2_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.26ns)   --->   "%tmp = sub i13 %p_shl_cast, %p_shl2_cast" [./cnn.h:300]   --->   Operation 53 'sub' 'tmp' <Predicate = (!exitcond4)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.97ns)   --->   "br label %3" [./cnn.h:297]   --->   Operation 54 'br' <Predicate = (!exitcond4)> <Delay = 0.97>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "ret void" [./cnn.h:304]   --->   Operation 55 'ret' <Predicate = (exitcond4)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i32 [ 0, %2 ], [ %sum_V, %4 ]"   --->   Operation 56 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%j = phi i8 [ 0, %2 ], [ %j_14, %4 ]"   --->   Operation 57 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%j_cast2 = zext i8 %j to i13" [./cnn.h:297]   --->   Operation 58 'zext' 'j_cast2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.98ns)   --->   "%exitcond = icmp eq i8 %j, -64" [./cnn.h:297]   --->   Operation 59 'icmp' 'exitcond' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 192, i64 192, i64 192)"   --->   Operation 60 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.28ns)   --->   "%j_14 = add i8 %j, 1" [./cnn.h:297]   --->   Operation 61 'add' 'j_14' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %_ifconv, label %4" [./cnn.h:297]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (1.26ns)   --->   "%tmp_190 = add i13 %j_cast2, %tmp" [./cnn.h:300]   --->   Operation 63 'add' 'tmp_190' <Predicate = (!exitcond)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_232_cast = sext i13 %tmp_190 to i32" [./cnn.h:300]   --->   Operation 64 'sext' 'tmp_232_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_191 = zext i32 %tmp_232_cast to i64" [./cnn.h:300]   --->   Operation 65 'zext' 'tmp_191' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_192 = zext i8 %j to i64" [./cnn.h:300]   --->   Operation 66 'zext' 'tmp_192' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%cconlayer_k_V_addr = getelementptr [1920 x i19]* @cconlayer_k_V, i64 0, i64 %tmp_191" [./cnn.h:300]   --->   Operation 67 'getelementptr' 'cconlayer_k_V_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 68 [2/2] (1.99ns)   --->   "%cconlayer_k_V_load = load i19* %cconlayer_k_V_addr, align 4" [./cnn.h:300]   --->   Operation 68 'load' 'cconlayer_k_V_load' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 10> <ROM>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%p_temp_addr = getelementptr [192 x i32]* %p_temp, i64 0, i64 %tmp_192" [./cnn.h:300]   --->   Operation 69 'getelementptr' 'p_temp_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 70 [2/2] (1.99ns)   --->   "%p_temp_load = load i32* %p_temp_addr, align 4" [./cnn.h:300]   --->   Operation 70 'load' 'p_temp_load' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 5 <SV = 4> <Delay = 8.67>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_175 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str47)" [./cnn.h:297]   --->   Operation 71 'specregionbegin' 'tmp_175' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./cnn.h:299]   --->   Operation 72 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 73 [1/2] (1.99ns)   --->   "%cconlayer_k_V_load = load i19* %cconlayer_k_V_addr, align 4" [./cnn.h:300]   --->   Operation 73 'load' 'cconlayer_k_V_load' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 10> <ROM>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%OP1_V_cast = sext i19 %cconlayer_k_V_load to i48" [./cnn.h:300]   --->   Operation 74 'sext' 'OP1_V_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 75 [1/2] (1.99ns)   --->   "%p_temp_load = load i32* %p_temp_addr, align 4" [./cnn.h:300]   --->   Operation 75 'load' 'p_temp_load' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%OP2_V_cast = sext i32 %p_temp_load to i48" [./cnn.h:300]   --->   Operation 76 'sext' 'OP2_V_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (5.02ns)   --->   "%p_Val2_17 = mul i48 %OP1_V_cast, %OP2_V_cast" [./cnn.h:300]   --->   Operation 77 'mul' 'p_Val2_17' <Predicate = (!exitcond)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_193 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_s, i16 0)" [./cnn.h:300]   --->   Operation 78 'bitconcatenate' 'tmp_193' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (1.65ns)   --->   "%p_Val2_18 = add i48 %tmp_193, %p_Val2_17" [./cnn.h:300]   --->   Operation 79 'add' 'p_Val2_18' <Predicate = (!exitcond)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%sum_V = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_18, i32 16, i32 47)" [./cnn.h:300]   --->   Operation 80 'partselect' 'sum_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str47, i32 %tmp_175)" [./cnn.h:301]   --->   Operation 81 'specregionend' 'empty' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "br label %3" [./cnn.h:297]   --->   Operation 82 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.99>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_s = zext i4 %i to i64" [./cnn.h:302]   --->   Operation 83 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%cconlayer_b_V_addr = getelementptr [10 x i16]* @cconlayer_b_V, i64 0, i64 %tmp_s" [./cnn.h:302]   --->   Operation 84 'getelementptr' 'cconlayer_b_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [2/2] (1.99ns)   --->   "%p_Val2_48 = load i16* %cconlayer_b_V_addr, align 2" [./cnn.h:302]   --->   Operation 85 'load' 'p_Val2_48' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 10> <ROM>

State 7 <SV = 5> <Delay = 5.61>
ST_7 : Operation 86 [1/2] (1.99ns)   --->   "%p_Val2_48 = load i16* %cconlayer_b_V_addr, align 2" [./cnn.h:302]   --->   Operation 86 'load' 'p_Val2_48' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 10> <ROM>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_161 = sext i32 %p_Val2_s to i33" [./cnn.h:139->./cnn.h:302]   --->   Operation 87 'sext' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_162 = sext i16 %p_Val2_48 to i33" [./cnn.h:139->./cnn.h:302]   --->   Operation 88 'sext' 'tmp_162' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_75 = sext i16 %p_Val2_48 to i32" [./cnn.h:302]   --->   Operation 89 'sext' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (1.57ns)   --->   "%p_Val2_49 = add nsw i33 %tmp_161, %tmp_162" [./cnn.h:139->./cnn.h:302]   --->   Operation 90 'add' 'p_Val2_49' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (1.57ns)   --->   "%p_Val2_46_cast = add i32 %p_Val2_s, %tmp_75" [./cnn.h:139->./cnn.h:302]   --->   Operation 91 'add' 'p_Val2_46_cast' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (1.29ns)   --->   "%tmp_163 = icmp eq i33 %p_Val2_49, 0" [./cnn.h:139->./cnn.h:302]   --->   Operation 92 'icmp' 'tmp_163' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%is_neg = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %p_Val2_49, i32 32)" [./cnn.h:139->./cnn.h:302]   --->   Operation 93 'bitselect' 'is_neg' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (1.57ns)   --->   "%tmp_239_cast = sub i32 0, %p_Val2_46_cast" [./cnn.h:139->./cnn.h:302]   --->   Operation 94 'sub' 'tmp_239_cast' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.45ns)   --->   "%p_Val2_52 = select i1 %is_neg, i32 %tmp_239_cast, i32 %p_Val2_46_cast" [./cnn.h:139->./cnn.h:302]   --->   Operation 95 'select' 'p_Val2_52' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 6> <Delay = 7.16>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%p_Val2_48_cast = zext i32 %p_Val2_52 to i33" [./cnn.h:139->./cnn.h:302]   --->   Operation 96 'zext' 'p_Val2_48_cast' <Predicate = (!tmp_163)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%p_Result_s = call i33 @llvm.part.select.i33(i33 %p_Val2_48_cast, i32 32, i32 0) nounwind" [./cnn.h:139->./cnn.h:302]   --->   Operation 97 'partselect' 'p_Result_s' <Predicate = (!tmp_163)> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%p_Result_8 = call i64 @_ssdm_op_BitConcatenate.i64.i31.i33(i31 -1, i33 %p_Result_s)" [./cnn.h:139->./cnn.h:302]   --->   Operation 98 'bitconcatenate' 'p_Result_8' <Predicate = (!tmp_163)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (2.00ns)   --->   "%tmp_164 = call i64 @llvm.cttz.i64(i64 %p_Result_8, i1 true) nounwind" [./cnn.h:139->./cnn.h:302]   --->   Operation 99 'cttz' 'tmp_164' <Predicate = (!tmp_163)> <Delay = 2.00> <Core = "CTTZ">   --->   Core 60 'CTTZ' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%num_zeros = trunc i64 %tmp_164 to i32" [./cnn.h:139->./cnn.h:302]   --->   Operation 100 'trunc' 'num_zeros' <Predicate = (!tmp_163)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (1.57ns)   --->   "%msb_idx = sub nsw i32 32, %num_zeros" [./cnn.h:139->./cnn.h:302]   --->   Operation 101 'sub' 'msb_idx' <Predicate = (!tmp_163)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_213 = trunc i32 %msb_idx to i31" [./cnn.h:139->./cnn.h:302]   --->   Operation 102 'trunc' 'tmp_213' <Predicate = (!tmp_163)> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_214 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %msb_idx, i32 31)" [./cnn.h:139->./cnn.h:302]   --->   Operation 103 'bitselect' 'tmp_214' <Predicate = (!tmp_163)> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.44ns)   --->   "%msb_idx_2 = select i1 %tmp_214, i31 0, i31 %tmp_213" [./cnn.h:139->./cnn.h:302]   --->   Operation 104 'select' 'msb_idx_2' <Predicate = (!tmp_163)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_215 = call i26 @_ssdm_op_PartSelect.i26.i31.i32.i32(i31 %msb_idx_2, i32 5, i32 30)" [./cnn.h:139->./cnn.h:302]   --->   Operation 105 'partselect' 'tmp_215' <Predicate = (!tmp_163)> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (1.28ns)   --->   "%icmp = icmp eq i26 %tmp_215, 0" [./cnn.h:139->./cnn.h:302]   --->   Operation 106 'icmp' 'icmp' <Predicate = (!tmp_163)> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_216 = trunc i31 %msb_idx_2 to i6" [./cnn.h:139->./cnn.h:302]   --->   Operation 107 'trunc' 'tmp_216' <Predicate = (!tmp_163)> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (1.30ns)   --->   "%tmp_217 = icmp ult i31 %msb_idx_2, 31" [./cnn.h:139->./cnn.h:302]   --->   Operation 108 'icmp' 'tmp_217' <Predicate = (!tmp_163)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (1.18ns)   --->   "%tmp_218 = add i6 -31, %tmp_216" [./cnn.h:139->./cnn.h:302]   --->   Operation 109 'add' 'tmp_218' <Predicate = (!tmp_163)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V)   --->   "%tmp_219 = call i33 @llvm.part.select.i33(i33 %p_Val2_48_cast, i32 32, i32 0)" [./cnn.h:139->./cnn.h:302]   --->   Operation 110 'partselect' 'tmp_219' <Predicate = (!tmp_163)> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V)   --->   "%tmp_220 = xor i6 %tmp_216, -1" [./cnn.h:139->./cnn.h:302]   --->   Operation 111 'xor' 'tmp_220' <Predicate = (!tmp_163)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V)   --->   "%tmp_221 = select i1 %tmp_217, i33 %tmp_219, i33 %p_Val2_48_cast" [./cnn.h:139->./cnn.h:302]   --->   Operation 112 'select' 'tmp_221' <Predicate = (!tmp_163)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V)   --->   "%tmp_222 = select i1 %tmp_217, i6 %tmp_220, i6 %tmp_218" [./cnn.h:139->./cnn.h:302]   --->   Operation 113 'select' 'tmp_222' <Predicate = (!tmp_163)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V)   --->   "%tmp_223 = zext i6 %tmp_222 to i33" [./cnn.h:139->./cnn.h:302]   --->   Operation 114 'zext' 'tmp_223' <Predicate = (!tmp_163)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V)   --->   "%tmp_224 = lshr i33 %tmp_221, %tmp_223" [./cnn.h:139->./cnn.h:302]   --->   Operation 115 'lshr' 'tmp_224' <Predicate = (!tmp_163)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (1.83ns) (out node of the LUT)   --->   "%tmp32_V = trunc i33 %tmp_224 to i32" [./cnn.h:139->./cnn.h:302]   --->   Operation 116 'trunc' 'tmp32_V' <Predicate = (!tmp_163)> <Delay = 1.83>

State 9 <SV = 7> <Delay = 3.34>
ST_9 : Operation 117 [1/1] (1.55ns)   --->   "%tmp_167 = sub i31 31, %msb_idx_2" [./cnn.h:139->./cnn.h:302]   --->   Operation 117 'sub' 'tmp_167' <Predicate = (icmp & !tmp_163)> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_12)   --->   "%tmp_243_cast = zext i31 %tmp_167 to i32" [./cnn.h:139->./cnn.h:302]   --->   Operation 118 'zext' 'tmp_243_cast' <Predicate = (icmp & !tmp_163)> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_12)   --->   "%tmp32_V_9 = shl i32 %p_Val2_52, %tmp_243_cast" [./cnn.h:139->./cnn.h:302]   --->   Operation 119 'shl' 'tmp32_V_9' <Predicate = (icmp & !tmp_163)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [1/1] (1.79ns) (out node of the LUT)   --->   "%tmp32_V_12 = select i1 %icmp, i32 %tmp32_V_9, i32 %tmp32_V" [./cnn.h:139->./cnn.h:302]   --->   Operation 120 'select' 'tmp32_V_12' <Predicate = (!tmp_163)> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 8> <Delay = 8.28>
ST_10 : Operation 121 [2/2] (8.28ns)   --->   "%f = uitofp i32 %tmp32_V_12 to float" [./cnn.h:139->./cnn.h:302]   --->   Operation 121 'uitofp' 'f' <Predicate = (!tmp_163)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 9> <Delay = 8.28>
ST_11 : Operation 122 [1/2] (8.28ns)   --->   "%f = uitofp i32 %tmp32_V_12 to float" [./cnn.h:139->./cnn.h:302]   --->   Operation 122 'uitofp' 'f' <Predicate = (!tmp_163)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%tmp32_V_15 = bitcast float %f to i32" [./cnn.h:139->./cnn.h:302]   --->   Operation 123 'bitcast' 'tmp32_V_15' <Predicate = (!tmp_163)> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%p_Result_s_206 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V_15, i32 23, i32 30)" [./cnn.h:139->./cnn.h:302]   --->   Operation 124 'partselect' 'p_Result_s_206' <Predicate = (!tmp_163)> <Delay = 0.00>

State 12 <SV = 10> <Delay = 2.76>
ST_12 : Operation 125 [1/1] (0.98ns)   --->   "%tmp_169 = icmp ne i8 %p_Result_s_206, -98" [./cnn.h:139->./cnn.h:302]   --->   Operation 125 'icmp' 'tmp_169' <Predicate = (!tmp_163)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_5_trunc)   --->   "%tmp_226 = trunc i32 %msb_idx to i8" [./cnn.h:139->./cnn.h:302]   --->   Operation 126 'trunc' 'tmp_226' <Predicate = (!tmp_163)> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_5_trunc)   --->   "%tmp24_cast_cast = select i1 %tmp_169, i8 112, i8 111" [./cnn.h:139->./cnn.h:302]   --->   Operation 127 'select' 'tmp24_cast_cast' <Predicate = (!tmp_163)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 128 [1/1] (1.28ns) (out node of the LUT)   --->   "%p_Repl2_5_trunc = add i8 %tmp24_cast_cast, %tmp_226" [./cnn.h:139->./cnn.h:302]   --->   Operation 128 'add' 'p_Repl2_5_trunc' <Predicate = (!tmp_163)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node x_assign)   --->   "%tmp_171 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg, i8 %p_Repl2_5_trunc)" [./cnn.h:139->./cnn.h:302]   --->   Operation 129 'bitconcatenate' 'tmp_171' <Predicate = (!tmp_163)> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node x_assign)   --->   "%p_Result_9 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V_15, i9 %tmp_171, i32 23, i32 31)" [./cnn.h:139->./cnn.h:302]   --->   Operation 130 'partset' 'p_Result_9' <Predicate = (!tmp_163)> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node x_assign)   --->   "%p_Result_16_op = xor i32 %p_Result_9, -2147483648" [./cnn.h:140->./cnn.h:302]   --->   Operation 131 'xor' 'p_Result_16_op' <Predicate = (!tmp_163)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node x_assign)   --->   "%tmp_76 = bitcast i32 %p_Result_16_op to float" [./cnn.h:140->./cnn.h:302]   --->   Operation 132 'bitcast' 'tmp_76' <Predicate = (!tmp_163)> <Delay = 0.00>
ST_12 : Operation 133 [1/1] (0.49ns) (out node of the LUT)   --->   "%x_assign = select i1 %tmp_163, float -0.000000e+00, float %tmp_76" [./cnn.h:140->./cnn.h:302]   --->   Operation 133 'select' 'x_assign' <Predicate = true> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 11> <Delay = 8.07>
ST_13 : Operation 134 [5/5] (8.07ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->./cnn.h:140->./cnn.h:302]   --->   Operation 134 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 12> <Delay = 8.07>
ST_14 : Operation 135 [4/5] (8.07ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->./cnn.h:140->./cnn.h:302]   --->   Operation 135 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 13> <Delay = 8.07>
ST_15 : Operation 136 [3/5] (8.07ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->./cnn.h:140->./cnn.h:302]   --->   Operation 136 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 14> <Delay = 8.07>
ST_16 : Operation 137 [2/5] (8.07ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->./cnn.h:140->./cnn.h:302]   --->   Operation 137 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 15> <Delay = 8.07>
ST_17 : Operation 138 [1/5] (8.07ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->./cnn.h:140->./cnn.h:302]   --->   Operation 138 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 16> <Delay = 2.65>
ST_18 : Operation 139 [1/1] (2.65ns)   --->   "%tmp_172 = fpext float %tmp_i_i to double" [./cnn.h:140->./cnn.h:302]   --->   Operation 139 'fpext' 'tmp_172' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 17> <Delay = 7.54>
ST_19 : Operation 140 [4/4] (7.54ns)   --->   "%tmp_173 = fadd double %tmp_172, 1.000000e+00" [./cnn.h:140->./cnn.h:302]   --->   Operation 140 'dadd' 'tmp_173' <Predicate = true> <Delay = 7.54> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 3> <II = 1> <Delay = 7.54> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 18> <Delay = 7.54>
ST_20 : Operation 141 [3/4] (7.54ns)   --->   "%tmp_173 = fadd double %tmp_172, 1.000000e+00" [./cnn.h:140->./cnn.h:302]   --->   Operation 141 'dadd' 'tmp_173' <Predicate = true> <Delay = 7.54> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 3> <II = 1> <Delay = 7.54> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 19> <Delay = 7.54>
ST_21 : Operation 142 [2/4] (7.54ns)   --->   "%tmp_173 = fadd double %tmp_172, 1.000000e+00" [./cnn.h:140->./cnn.h:302]   --->   Operation 142 'dadd' 'tmp_173' <Predicate = true> <Delay = 7.54> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 3> <II = 1> <Delay = 7.54> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 20> <Delay = 7.54>
ST_22 : Operation 143 [1/4] (7.54ns)   --->   "%tmp_173 = fadd double %tmp_172, 1.000000e+00" [./cnn.h:140->./cnn.h:302]   --->   Operation 143 'dadd' 'tmp_173' <Predicate = true> <Delay = 7.54> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 3> <II = 1> <Delay = 7.54> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 21> <Delay = 8.74>
ST_23 : Operation 144 [15/15] (8.74ns)   --->   "%tmp_174 = fdiv double 1.000000e+00, %tmp_173" [./cnn.h:140->./cnn.h:302]   --->   Operation 144 'ddiv' 'tmp_174' <Predicate = true> <Delay = 8.74> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 14> <II = 1> <Delay = 8.74> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 22> <Delay = 8.74>
ST_24 : Operation 145 [14/15] (8.74ns)   --->   "%tmp_174 = fdiv double 1.000000e+00, %tmp_173" [./cnn.h:140->./cnn.h:302]   --->   Operation 145 'ddiv' 'tmp_174' <Predicate = true> <Delay = 8.74> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 14> <II = 1> <Delay = 8.74> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 23> <Delay = 8.74>
ST_25 : Operation 146 [13/15] (8.74ns)   --->   "%tmp_174 = fdiv double 1.000000e+00, %tmp_173" [./cnn.h:140->./cnn.h:302]   --->   Operation 146 'ddiv' 'tmp_174' <Predicate = true> <Delay = 8.74> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 14> <II = 1> <Delay = 8.74> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 24> <Delay = 8.74>
ST_26 : Operation 147 [12/15] (8.74ns)   --->   "%tmp_174 = fdiv double 1.000000e+00, %tmp_173" [./cnn.h:140->./cnn.h:302]   --->   Operation 147 'ddiv' 'tmp_174' <Predicate = true> <Delay = 8.74> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 14> <II = 1> <Delay = 8.74> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 25> <Delay = 8.74>
ST_27 : Operation 148 [11/15] (8.74ns)   --->   "%tmp_174 = fdiv double 1.000000e+00, %tmp_173" [./cnn.h:140->./cnn.h:302]   --->   Operation 148 'ddiv' 'tmp_174' <Predicate = true> <Delay = 8.74> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 14> <II = 1> <Delay = 8.74> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 26> <Delay = 8.74>
ST_28 : Operation 149 [10/15] (8.74ns)   --->   "%tmp_174 = fdiv double 1.000000e+00, %tmp_173" [./cnn.h:140->./cnn.h:302]   --->   Operation 149 'ddiv' 'tmp_174' <Predicate = true> <Delay = 8.74> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 14> <II = 1> <Delay = 8.74> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 27> <Delay = 8.74>
ST_29 : Operation 150 [9/15] (8.74ns)   --->   "%tmp_174 = fdiv double 1.000000e+00, %tmp_173" [./cnn.h:140->./cnn.h:302]   --->   Operation 150 'ddiv' 'tmp_174' <Predicate = true> <Delay = 8.74> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 14> <II = 1> <Delay = 8.74> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 28> <Delay = 8.74>
ST_30 : Operation 151 [8/15] (8.74ns)   --->   "%tmp_174 = fdiv double 1.000000e+00, %tmp_173" [./cnn.h:140->./cnn.h:302]   --->   Operation 151 'ddiv' 'tmp_174' <Predicate = true> <Delay = 8.74> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 14> <II = 1> <Delay = 8.74> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 29> <Delay = 8.74>
ST_31 : Operation 152 [7/15] (8.74ns)   --->   "%tmp_174 = fdiv double 1.000000e+00, %tmp_173" [./cnn.h:140->./cnn.h:302]   --->   Operation 152 'ddiv' 'tmp_174' <Predicate = true> <Delay = 8.74> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 14> <II = 1> <Delay = 8.74> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 30> <Delay = 8.74>
ST_32 : Operation 153 [6/15] (8.74ns)   --->   "%tmp_174 = fdiv double 1.000000e+00, %tmp_173" [./cnn.h:140->./cnn.h:302]   --->   Operation 153 'ddiv' 'tmp_174' <Predicate = true> <Delay = 8.74> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 14> <II = 1> <Delay = 8.74> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 31> <Delay = 8.74>
ST_33 : Operation 154 [5/15] (8.74ns)   --->   "%tmp_174 = fdiv double 1.000000e+00, %tmp_173" [./cnn.h:140->./cnn.h:302]   --->   Operation 154 'ddiv' 'tmp_174' <Predicate = true> <Delay = 8.74> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 14> <II = 1> <Delay = 8.74> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 32> <Delay = 8.74>
ST_34 : Operation 155 [4/15] (8.74ns)   --->   "%tmp_174 = fdiv double 1.000000e+00, %tmp_173" [./cnn.h:140->./cnn.h:302]   --->   Operation 155 'ddiv' 'tmp_174' <Predicate = true> <Delay = 8.74> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 14> <II = 1> <Delay = 8.74> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 33> <Delay = 8.74>
ST_35 : Operation 156 [3/15] (8.74ns)   --->   "%tmp_174 = fdiv double 1.000000e+00, %tmp_173" [./cnn.h:140->./cnn.h:302]   --->   Operation 156 'ddiv' 'tmp_174' <Predicate = true> <Delay = 8.74> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 14> <II = 1> <Delay = 8.74> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 34> <Delay = 8.74>
ST_36 : Operation 157 [2/15] (8.74ns)   --->   "%tmp_174 = fdiv double 1.000000e+00, %tmp_173" [./cnn.h:140->./cnn.h:302]   --->   Operation 157 'ddiv' 'tmp_174' <Predicate = true> <Delay = 8.74> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 14> <II = 1> <Delay = 8.74> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 35> <Delay = 8.74>
ST_37 : Operation 158 [1/15] (8.74ns)   --->   "%tmp_174 = fdiv double 1.000000e+00, %tmp_173" [./cnn.h:140->./cnn.h:302]   --->   Operation 158 'ddiv' 'tmp_174' <Predicate = true> <Delay = 8.74> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 14> <II = 1> <Delay = 8.74> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 36> <Delay = 8.60>
ST_38 : Operation 159 [1/1] (3.41ns)   --->   "%res = fptrunc double %tmp_174 to float" [./cnn.h:140->./cnn.h:302]   --->   Operation 159 'fptrunc' 'res' <Predicate = true> <Delay = 3.41> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 160 [1/1] (2.65ns)   --->   "%d_assign = fpext float %res to double" [./cnn.h:141->./cnn.h:302]   --->   Operation 160 'fpext' 'd_assign' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 161 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [./cnn.h:141->./cnn.h:302]   --->   Operation 161 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_227 = trunc i64 %ireg_V to i63" [./cnn.h:141->./cnn.h:302]   --->   Operation 162 'trunc' 'tmp_227' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 163 [1/1] (0.00ns)   --->   "%isneg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [./cnn.h:141->./cnn.h:302]   --->   Operation 163 'bitselect' 'isneg' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 164 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [./cnn.h:141->./cnn.h:302]   --->   Operation 164 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_176 = zext i11 %exp_tmp_V to i12" [./cnn.h:141->./cnn.h:302]   --->   Operation 165 'zext' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_229 = trunc i64 %ireg_V to i52" [./cnn.h:141->./cnn.h:302]   --->   Operation 166 'trunc' 'tmp_229' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 167 [1/1] (1.33ns)   --->   "%tmp_178 = icmp eq i63 %tmp_227, 0" [./cnn.h:141->./cnn.h:302]   --->   Operation 167 'icmp' 'tmp_178' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 168 [1/1] (1.26ns)   --->   "%F2 = sub i12 1075, %tmp_176" [./cnn.h:141->./cnn.h:302]   --->   Operation 168 'sub' 'F2' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 169 [1/1] (1.11ns)   --->   "%tmp_179 = icmp sgt i12 %F2, 16" [./cnn.h:141->./cnn.h:302]   --->   Operation 169 'icmp' 'tmp_179' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 170 [1/1] (1.26ns)   --->   "%tmp_180 = add i12 -16, %F2" [./cnn.h:141->./cnn.h:302]   --->   Operation 170 'add' 'tmp_180' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 171 [1/1] (1.26ns)   --->   "%tmp_181 = sub i12 16, %F2" [./cnn.h:141->./cnn.h:302]   --->   Operation 171 'sub' 'tmp_181' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 172 [1/1] (1.11ns)   --->   "%tmp_182 = icmp eq i12 %F2, 16" [./cnn.h:141->./cnn.h:302]   --->   Operation 172 'icmp' 'tmp_182' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 37> <Delay = 7.73>
ST_39 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_177 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_229)" [./cnn.h:141->./cnn.h:302]   --->   Operation 173 'bitconcatenate' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 174 [1/1] (0.00ns)   --->   "%p_Result_10 = zext i53 %tmp_177 to i54" [./cnn.h:141->./cnn.h:302]   --->   Operation 174 'zext' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 175 [1/1] (1.67ns)   --->   "%man_V_3 = sub i54 0, %p_Result_10" [./cnn.h:141->./cnn.h:302]   --->   Operation 175 'sub' 'man_V_3' <Predicate = (isneg)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 176 [1/1] (0.53ns)   --->   "%man_V_4 = select i1 %isneg, i54 %man_V_3, i54 %p_Result_10" [./cnn.h:141->./cnn.h:302]   --->   Operation 176 'select' 'man_V_4' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 177 [1/1] (0.55ns)   --->   "%sh_amt = select i1 %tmp_179, i12 %tmp_180, i12 %tmp_181" [./cnn.h:141->./cnn.h:302]   --->   Operation 177 'select' 'sh_amt' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 178 [1/1] (0.00ns)   --->   "%sh_amt_cast = sext i12 %sh_amt to i32" [./cnn.h:141->./cnn.h:302]   --->   Operation 178 'sext' 'sh_amt_cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_230 = trunc i54 %man_V_4 to i32" [./cnn.h:141->./cnn.h:302]   --->   Operation 179 'trunc' 'tmp_230' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 180 [1/1] (1.11ns)   --->   "%tmp_184 = icmp ult i12 %sh_amt, 54" [./cnn.h:141->./cnn.h:302]   --->   Operation 180 'icmp' 'tmp_184' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_231 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt, i32 5, i32 11)" [./cnn.h:141->./cnn.h:302]   --->   Operation 181 'partselect' 'tmp_231' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 182 [1/1] (0.94ns)   --->   "%icmp4 = icmp eq i7 %tmp_231, 0" [./cnn.h:141->./cnn.h:302]   --->   Operation 182 'icmp' 'icmp4' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node newSel7)   --->   "%tmp_186 = zext i32 %sh_amt_cast to i54" [./cnn.h:141->./cnn.h:302]   --->   Operation 183 'zext' 'tmp_186' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node newSel7)   --->   "%tmp_187 = ashr i54 %man_V_4, %tmp_186" [./cnn.h:141->./cnn.h:302]   --->   Operation 184 'ashr' 'tmp_187' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node newSel7)   --->   "%tmp_232 = trunc i54 %tmp_187 to i32" [./cnn.h:141->./cnn.h:302]   --->   Operation 185 'trunc' 'tmp_232' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node newSel8)   --->   "%this_assign = select i1 %isneg, i32 -1, i32 0" [./cnn.h:141->./cnn.h:302]   --->   Operation 186 'select' 'this_assign' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node newSel8)   --->   "%tmp_189 = shl i32 %tmp_230, %sh_amt_cast" [./cnn.h:141->./cnn.h:302]   --->   Operation 187 'shl' 'tmp_189' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node or_cond6)   --->   "%sel_tmp1 = xor i1 %tmp_178, true" [./cnn.h:141->./cnn.h:302]   --->   Operation 188 'xor' 'sel_tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node or_cond6)   --->   "%sel_tmp2 = and i1 %tmp_182, %sel_tmp1" [./cnn.h:141->./cnn.h:302]   --->   Operation 189 'and' 'sel_tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 190 [1/1] (0.46ns)   --->   "%sel_tmp6_demorgan = or i1 %tmp_178, %tmp_182" [./cnn.h:141->./cnn.h:302]   --->   Operation 190 'or' 'sel_tmp6_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%sel_tmp6 = xor i1 %sel_tmp6_demorgan, true" [./cnn.h:141->./cnn.h:302]   --->   Operation 191 'xor' 'sel_tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 192 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp7 = and i1 %tmp_179, %sel_tmp6" [./cnn.h:141->./cnn.h:302]   --->   Operation 192 'and' 'sel_tmp7' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 193 [1/1] (0.46ns)   --->   "%sel_tmp8 = and i1 %sel_tmp7, %tmp_184" [./cnn.h:141->./cnn.h:302]   --->   Operation 193 'and' 'sel_tmp8' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%sel_tmp = xor i1 %tmp_184, true" [./cnn.h:141->./cnn.h:302]   --->   Operation 194 'xor' 'sel_tmp' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%sel_tmp5 = and i1 %sel_tmp7, %sel_tmp" [./cnn.h:141->./cnn.h:302]   --->   Operation 195 'and' 'sel_tmp5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3)   --->   "%sel_tmp21_demorgan = or i1 %sel_tmp6_demorgan, %tmp_179" [./cnn.h:141->./cnn.h:302]   --->   Operation 196 'or' 'sel_tmp21_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3)   --->   "%sel_tmp9 = xor i1 %sel_tmp21_demorgan, true" [./cnn.h:141->./cnn.h:302]   --->   Operation 197 'xor' 'sel_tmp9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 198 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp3 = and i1 %icmp4, %sel_tmp9" [./cnn.h:141->./cnn.h:302]   --->   Operation 198 'and' 'sel_tmp3' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node newSel8)   --->   "%newSel = select i1 %sel_tmp3, i32 %tmp_189, i32 %this_assign" [./cnn.h:141->./cnn.h:302]   --->   Operation 199 'select' 'newSel' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 200 [1/1] (0.46ns) (out node of the LUT)   --->   "%or_cond = or i1 %sel_tmp3, %sel_tmp5" [./cnn.h:141->./cnn.h:302]   --->   Operation 200 'or' 'or_cond' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 201 [1/1] (2.17ns) (out node of the LUT)   --->   "%newSel7 = select i1 %sel_tmp8, i32 %tmp_232, i32 %tmp_230" [./cnn.h:141->./cnn.h:302]   --->   Operation 201 'select' 'newSel7' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node or_cond6)   --->   "%or_cond5 = or i1 %sel_tmp8, %sel_tmp2" [./cnn.h:141->./cnn.h:302]   --->   Operation 202 'or' 'or_cond5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 203 [1/1] (1.79ns) (out node of the LUT)   --->   "%newSel8 = select i1 %or_cond, i32 %newSel, i32 %newSel7" [./cnn.h:141->./cnn.h:302]   --->   Operation 203 'select' 'newSel8' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 204 [1/1] (0.46ns) (out node of the LUT)   --->   "%or_cond6 = or i1 %or_cond, %or_cond5" [./cnn.h:141->./cnn.h:302]   --->   Operation 204 'or' 'or_cond6' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 205 [1/1] (0.45ns) (out node of the LUT)   --->   "%newSel9 = select i1 %or_cond6, i32 %newSel8, i32 0" [./cnn.h:141->./cnn.h:302]   --->   Operation 205 'select' 'newSel9' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 206 [1/1] (0.00ns)   --->   "%cconlayer_output_V_a = getelementptr [10 x i32]* %cconlayer_output_V, i64 0, i64 %tmp_s" [./cnn.h:302]   --->   Operation 206 'getelementptr' 'cconlayer_output_V_a' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 207 [1/1] (1.09ns)   --->   "store i32 %newSel9, i32* %cconlayer_output_V_a, align 4" [./cnn.h:302]   --->   Operation 207 'store' <Predicate = true> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_39 : Operation 208 [1/1] (0.00ns)   --->   "br label %1" [./cnn.h:295]   --->   Operation 208 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0.978ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ./cnn.h:295) [9]  (0.978 ns)

 <State 3>: 1.29ns
The critical path consists of the following:
	'icmp' operation ('exitcond4', ./cnn.h:295) [10]  (0.824 ns)
	blocking operation 0.464 ns on control path)

 <State 4>: 3.26ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ./cnn.h:297) [23]  (0 ns)
	'add' operation ('tmp_190', ./cnn.h:300) [32]  (1.26 ns)
	'getelementptr' operation ('cconlayer_k_V_addr', ./cnn.h:300) [36]  (0 ns)
	'load' operation ('cconlayer_k_V_load', ./cnn.h:300) on array 'cconlayer_k_V' [37]  (2 ns)

 <State 5>: 8.68ns
The critical path consists of the following:
	'load' operation ('cconlayer_k_V_load', ./cnn.h:300) on array 'cconlayer_k_V' [37]  (2 ns)
	'mul' operation ('p_Val2_17', ./cnn.h:300) [42]  (5.02 ns)
	'add' operation ('__Val2__', ./cnn.h:300) [44]  (1.66 ns)

 <State 6>: 2ns
The critical path consists of the following:
	'getelementptr' operation ('cconlayer_b_V_addr', ./cnn.h:302) [50]  (0 ns)
	'load' operation ('__Val2__', ./cnn.h:302) on array 'cconlayer_b_V' [51]  (2 ns)

 <State 7>: 5.61ns
The critical path consists of the following:
	'load' operation ('__Val2__', ./cnn.h:302) on array 'cconlayer_b_V' [51]  (2 ns)
	'add' operation ('p_Val2_46_cast', ./cnn.h:139->./cnn.h:302) [56]  (1.58 ns)
	'sub' operation ('tmp_239_cast', ./cnn.h:139->./cnn.h:302) [59]  (1.58 ns)
	'select' operation ('__Val2__', ./cnn.h:139->./cnn.h:302) [60]  (0.457 ns)

 <State 8>: 7.16ns
The critical path consists of the following:
	'cttz' operation ('tmp_164', ./cnn.h:139->./cnn.h:302) [64]  (2 ns)
	'sub' operation ('msb_idx', ./cnn.h:139->./cnn.h:302) [66]  (1.58 ns)
	'select' operation ('msb_idx', ./cnn.h:139->./cnn.h:302) [69]  (0.446 ns)
	'icmp' operation ('tmp_217', ./cnn.h:139->./cnn.h:302) [76]  (1.31 ns)
	'select' operation ('tmp_221', ./cnn.h:139->./cnn.h:302) [80]  (0 ns)
	'lshr' operation ('tmp_224', ./cnn.h:139->./cnn.h:302) [83]  (0 ns)

 <State 9>: 3.35ns
The critical path consists of the following:
	'sub' operation ('tmp_167', ./cnn.h:139->./cnn.h:302) [72]  (1.56 ns)
	'shl' operation ('tmp32.V', ./cnn.h:139->./cnn.h:302) [74]  (0 ns)
	'select' operation ('tmp32.V', ./cnn.h:139->./cnn.h:302) [85]  (1.79 ns)

 <State 10>: 8.29ns
The critical path consists of the following:
	'uitofp' operation ('f', ./cnn.h:139->./cnn.h:302) [86]  (8.29 ns)

 <State 11>: 8.29ns
The critical path consists of the following:
	'uitofp' operation ('f', ./cnn.h:139->./cnn.h:302) [86]  (8.29 ns)

 <State 12>: 2.77ns
The critical path consists of the following:
	'icmp' operation ('tmp_169', ./cnn.h:139->./cnn.h:302) [89]  (0.987 ns)
	'select' operation ('tmp24_cast_cast', ./cnn.h:139->./cnn.h:302) [91]  (0 ns)
	'add' operation ('p_Repl2_5_trunc', ./cnn.h:139->./cnn.h:302) [92]  (1.28 ns)
	'xor' operation ('p_Result_16_op', ./cnn.h:140->./cnn.h:302) [95]  (0 ns)
	'select' operation ('x', ./cnn.h:140->./cnn.h:302) [97]  (0.498 ns)

 <State 13>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->./cnn.h:140->./cnn.h:302) [98]  (8.08 ns)

 <State 14>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->./cnn.h:140->./cnn.h:302) [98]  (8.08 ns)

 <State 15>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->./cnn.h:140->./cnn.h:302) [98]  (8.08 ns)

 <State 16>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->./cnn.h:140->./cnn.h:302) [98]  (8.08 ns)

 <State 17>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->./cnn.h:140->./cnn.h:302) [98]  (8.08 ns)

 <State 18>: 2.66ns
The critical path consists of the following:
	'fpext' operation ('tmp_172', ./cnn.h:140->./cnn.h:302) [99]  (2.66 ns)

 <State 19>: 7.54ns
The critical path consists of the following:
	'dadd' operation ('tmp_173', ./cnn.h:140->./cnn.h:302) [100]  (7.54 ns)

 <State 20>: 7.54ns
The critical path consists of the following:
	'dadd' operation ('tmp_173', ./cnn.h:140->./cnn.h:302) [100]  (7.54 ns)

 <State 21>: 7.54ns
The critical path consists of the following:
	'dadd' operation ('tmp_173', ./cnn.h:140->./cnn.h:302) [100]  (7.54 ns)

 <State 22>: 7.54ns
The critical path consists of the following:
	'dadd' operation ('tmp_173', ./cnn.h:140->./cnn.h:302) [100]  (7.54 ns)

 <State 23>: 8.74ns
The critical path consists of the following:
	'ddiv' operation ('tmp_174', ./cnn.h:140->./cnn.h:302) [101]  (8.74 ns)

 <State 24>: 8.74ns
The critical path consists of the following:
	'ddiv' operation ('tmp_174', ./cnn.h:140->./cnn.h:302) [101]  (8.74 ns)

 <State 25>: 8.74ns
The critical path consists of the following:
	'ddiv' operation ('tmp_174', ./cnn.h:140->./cnn.h:302) [101]  (8.74 ns)

 <State 26>: 8.74ns
The critical path consists of the following:
	'ddiv' operation ('tmp_174', ./cnn.h:140->./cnn.h:302) [101]  (8.74 ns)

 <State 27>: 8.74ns
The critical path consists of the following:
	'ddiv' operation ('tmp_174', ./cnn.h:140->./cnn.h:302) [101]  (8.74 ns)

 <State 28>: 8.74ns
The critical path consists of the following:
	'ddiv' operation ('tmp_174', ./cnn.h:140->./cnn.h:302) [101]  (8.74 ns)

 <State 29>: 8.74ns
The critical path consists of the following:
	'ddiv' operation ('tmp_174', ./cnn.h:140->./cnn.h:302) [101]  (8.74 ns)

 <State 30>: 8.74ns
The critical path consists of the following:
	'ddiv' operation ('tmp_174', ./cnn.h:140->./cnn.h:302) [101]  (8.74 ns)

 <State 31>: 8.74ns
The critical path consists of the following:
	'ddiv' operation ('tmp_174', ./cnn.h:140->./cnn.h:302) [101]  (8.74 ns)

 <State 32>: 8.74ns
The critical path consists of the following:
	'ddiv' operation ('tmp_174', ./cnn.h:140->./cnn.h:302) [101]  (8.74 ns)

 <State 33>: 8.74ns
The critical path consists of the following:
	'ddiv' operation ('tmp_174', ./cnn.h:140->./cnn.h:302) [101]  (8.74 ns)

 <State 34>: 8.74ns
The critical path consists of the following:
	'ddiv' operation ('tmp_174', ./cnn.h:140->./cnn.h:302) [101]  (8.74 ns)

 <State 35>: 8.74ns
The critical path consists of the following:
	'ddiv' operation ('tmp_174', ./cnn.h:140->./cnn.h:302) [101]  (8.74 ns)

 <State 36>: 8.74ns
The critical path consists of the following:
	'ddiv' operation ('tmp_174', ./cnn.h:140->./cnn.h:302) [101]  (8.74 ns)

 <State 37>: 8.74ns
The critical path consists of the following:
	'ddiv' operation ('tmp_174', ./cnn.h:140->./cnn.h:302) [101]  (8.74 ns)

 <State 38>: 8.61ns
The critical path consists of the following:
	'fptrunc' operation ('res', ./cnn.h:140->./cnn.h:302) [102]  (3.42 ns)
	'fpext' operation ('d', ./cnn.h:141->./cnn.h:302) [103]  (2.66 ns)
	'sub' operation ('F2', ./cnn.h:141->./cnn.h:302) [115]  (1.27 ns)
	'sub' operation ('tmp_181', ./cnn.h:141->./cnn.h:302) [118]  (1.27 ns)

 <State 39>: 7.73ns
The critical path consists of the following:
	'sub' operation ('man.V', ./cnn.h:141->./cnn.h:302) [112]  (1.68 ns)
	'select' operation ('man.V', ./cnn.h:141->./cnn.h:302) [113]  (0.539 ns)
	'select' operation ('newSel7', ./cnn.h:141->./cnn.h:302) [144]  (2.17 ns)
	'select' operation ('newSel8', ./cnn.h:141->./cnn.h:302) [146]  (1.79 ns)
	'select' operation ('newSel9', ./cnn.h:141->./cnn.h:302) [148]  (0.457 ns)
	'store' operation (./cnn.h:302) of variable 'newSel9', ./cnn.h:141->./cnn.h:302 on array 'cconlayer_output_V' [150]  (1.09 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
