Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Sep  2 23:39:32 2022
| Host         : machine running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    32          
TIMING-18  Warning           Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (63)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Clock_divider_4hz/U0/CLK_OUT_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (63)
-------------------------------------------------
 There are 63 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.612        0.000                      0                  405        0.203        0.000                      0                  405        2.500        0.000                       0                   162  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.612        0.000                      0                  405        0.203        0.000                      0                  405        2.500        0.000                       0                   162  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.612ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.612ns  (required time - arrival time)
  Source:                 design_1_i/lighting_0/U0/vram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            design_1_i/lighting_0/U0/Dout_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.895ns  (logic 3.238ns (54.928%)  route 2.657ns (45.072%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    6.092ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         2.018     6.092    design_1_i/lighting_0/U0/clk
    RAMB18_X5Y42         RAMB18E1                                     r  design_1_i/lighting_0/U0/vram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     8.546 f  design_1_i/lighting_0/U0/vram_reg/DOADO[12]
                         net (fo=1, routed)           1.097     9.643    design_1_i/lighting_0/U0/led_bits[11]
    SLICE_X106Y106       LUT6 (Prop_lut6_I0_O)        0.124     9.767 f  design_1_i/lighting_0/U0/Dout_i_42/O
                         net (fo=1, routed)           0.000     9.767    design_1_i/lighting_0/U0/Dout_i_42_n_0
    SLICE_X106Y106       MUXF7 (Prop_muxf7_I0_O)      0.238    10.005 f  design_1_i/lighting_0/U0/Dout_reg_i_23/O
                         net (fo=1, routed)           0.759    10.764    design_1_i/lighting_0/U0/Dout_reg_i_23_n_0
    SLICE_X106Y109       LUT5 (Prop_lut5_I1_O)        0.298    11.062 r  design_1_i/lighting_0/U0/Dout_i_6/O
                         net (fo=1, routed)           0.452    11.514    design_1_i/lighting_0/U0/Dout_i_6_n_0
    SLICE_X108Y109       LUT6 (Prop_lut6_I3_O)        0.124    11.638 r  design_1_i/lighting_0/U0/Dout_i_1/O
                         net (fo=1, routed)           0.349    11.987    design_1_i/lighting_0/U0/Dout0
    SLICE_X110Y109       FDRE                                         r  design_1_i/lighting_0/U0/Dout_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.858    13.623    design_1_i/lighting_0/U0/clk
    SLICE_X110Y109       FDRE                                         r  design_1_i/lighting_0/U0/Dout_reg/C
                         clock pessimism              0.441    14.064    
                         clock uncertainty           -0.035    14.028    
    SLICE_X110Y109       FDRE (Setup_fdre_C_R)       -0.429    13.599    design_1_i/lighting_0/U0/Dout_reg
  -------------------------------------------------------------------
                         required time                         13.599    
                         arrival time                         -11.987    
  -------------------------------------------------------------------
                         slack                                  1.612    

Slack (MET) :             2.381ns  (required time - arrival time)
  Source:                 design_1_i/lighting_0/U0/clock_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            design_1_i/lighting_0/U0/clock_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.125ns  (logic 1.596ns (31.140%)  route 3.529ns (68.860%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.616ns = ( 13.616 - 8.000 ) 
    Source Clock Delay      (SCD):    6.127ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         2.053     6.127    design_1_i/lighting_0/U0/clk
    SLICE_X106Y110       FDRE                                         r  design_1_i/lighting_0/U0/clock_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456     6.583 f  design_1_i/lighting_0/U0/clock_counter_reg[2]/Q
                         net (fo=8, routed)           0.987     7.569    design_1_i/lighting_0/U0/clock_counter_reg[2]
    SLICE_X107Y112       LUT2 (Prop_lut2_I0_O)        0.124     7.693 r  design_1_i/lighting_0/U0/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.693    design_1_i/lighting_0/U0/i__carry_i_7_n_0
    SLICE_X107Y112       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.243 r  design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.243    design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry_n_0
    SLICE_X107Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.357    design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry__0_n_0
    SLICE_X107Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.471 r  design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.471    design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry__1_n_0
    SLICE_X107Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.585 r  design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry__2/CO[3]
                         net (fo=6, routed)           1.645    10.230    design_1_i/lighting_0/U0/data0
    SLICE_X106Y109       LUT4 (Prop_lut4_I2_O)        0.124    10.354 r  design_1_i/lighting_0/U0/clock_counter[0]_i_1/O
                         net (fo=32, routed)          0.897    11.252    design_1_i/lighting_0/U0/clock_counter0
    SLICE_X106Y115       FDRE                                         r  design_1_i/lighting_0/U0/clock_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.851    13.616    design_1_i/lighting_0/U0/clk
    SLICE_X106Y115       FDRE                                         r  design_1_i/lighting_0/U0/clock_counter_reg[20]/C
                         clock pessimism              0.482    14.098    
                         clock uncertainty           -0.035    14.062    
    SLICE_X106Y115       FDRE (Setup_fdre_C_R)       -0.429    13.633    design_1_i/lighting_0/U0/clock_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         13.633    
                         arrival time                         -11.252    
  -------------------------------------------------------------------
                         slack                                  2.381    

Slack (MET) :             2.381ns  (required time - arrival time)
  Source:                 design_1_i/lighting_0/U0/clock_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            design_1_i/lighting_0/U0/clock_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.125ns  (logic 1.596ns (31.140%)  route 3.529ns (68.860%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.616ns = ( 13.616 - 8.000 ) 
    Source Clock Delay      (SCD):    6.127ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         2.053     6.127    design_1_i/lighting_0/U0/clk
    SLICE_X106Y110       FDRE                                         r  design_1_i/lighting_0/U0/clock_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456     6.583 f  design_1_i/lighting_0/U0/clock_counter_reg[2]/Q
                         net (fo=8, routed)           0.987     7.569    design_1_i/lighting_0/U0/clock_counter_reg[2]
    SLICE_X107Y112       LUT2 (Prop_lut2_I0_O)        0.124     7.693 r  design_1_i/lighting_0/U0/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.693    design_1_i/lighting_0/U0/i__carry_i_7_n_0
    SLICE_X107Y112       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.243 r  design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.243    design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry_n_0
    SLICE_X107Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.357    design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry__0_n_0
    SLICE_X107Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.471 r  design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.471    design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry__1_n_0
    SLICE_X107Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.585 r  design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry__2/CO[3]
                         net (fo=6, routed)           1.645    10.230    design_1_i/lighting_0/U0/data0
    SLICE_X106Y109       LUT4 (Prop_lut4_I2_O)        0.124    10.354 r  design_1_i/lighting_0/U0/clock_counter[0]_i_1/O
                         net (fo=32, routed)          0.897    11.252    design_1_i/lighting_0/U0/clock_counter0
    SLICE_X106Y115       FDRE                                         r  design_1_i/lighting_0/U0/clock_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.851    13.616    design_1_i/lighting_0/U0/clk
    SLICE_X106Y115       FDRE                                         r  design_1_i/lighting_0/U0/clock_counter_reg[21]/C
                         clock pessimism              0.482    14.098    
                         clock uncertainty           -0.035    14.062    
    SLICE_X106Y115       FDRE (Setup_fdre_C_R)       -0.429    13.633    design_1_i/lighting_0/U0/clock_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         13.633    
                         arrival time                         -11.252    
  -------------------------------------------------------------------
                         slack                                  2.381    

Slack (MET) :             2.381ns  (required time - arrival time)
  Source:                 design_1_i/lighting_0/U0/clock_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            design_1_i/lighting_0/U0/clock_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.125ns  (logic 1.596ns (31.140%)  route 3.529ns (68.860%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.616ns = ( 13.616 - 8.000 ) 
    Source Clock Delay      (SCD):    6.127ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         2.053     6.127    design_1_i/lighting_0/U0/clk
    SLICE_X106Y110       FDRE                                         r  design_1_i/lighting_0/U0/clock_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456     6.583 f  design_1_i/lighting_0/U0/clock_counter_reg[2]/Q
                         net (fo=8, routed)           0.987     7.569    design_1_i/lighting_0/U0/clock_counter_reg[2]
    SLICE_X107Y112       LUT2 (Prop_lut2_I0_O)        0.124     7.693 r  design_1_i/lighting_0/U0/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.693    design_1_i/lighting_0/U0/i__carry_i_7_n_0
    SLICE_X107Y112       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.243 r  design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.243    design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry_n_0
    SLICE_X107Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.357    design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry__0_n_0
    SLICE_X107Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.471 r  design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.471    design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry__1_n_0
    SLICE_X107Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.585 r  design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry__2/CO[3]
                         net (fo=6, routed)           1.645    10.230    design_1_i/lighting_0/U0/data0
    SLICE_X106Y109       LUT4 (Prop_lut4_I2_O)        0.124    10.354 r  design_1_i/lighting_0/U0/clock_counter[0]_i_1/O
                         net (fo=32, routed)          0.897    11.252    design_1_i/lighting_0/U0/clock_counter0
    SLICE_X106Y115       FDRE                                         r  design_1_i/lighting_0/U0/clock_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.851    13.616    design_1_i/lighting_0/U0/clk
    SLICE_X106Y115       FDRE                                         r  design_1_i/lighting_0/U0/clock_counter_reg[22]/C
                         clock pessimism              0.482    14.098    
                         clock uncertainty           -0.035    14.062    
    SLICE_X106Y115       FDRE (Setup_fdre_C_R)       -0.429    13.633    design_1_i/lighting_0/U0/clock_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         13.633    
                         arrival time                         -11.252    
  -------------------------------------------------------------------
                         slack                                  2.381    

Slack (MET) :             2.381ns  (required time - arrival time)
  Source:                 design_1_i/lighting_0/U0/clock_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            design_1_i/lighting_0/U0/clock_counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.125ns  (logic 1.596ns (31.140%)  route 3.529ns (68.860%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.616ns = ( 13.616 - 8.000 ) 
    Source Clock Delay      (SCD):    6.127ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         2.053     6.127    design_1_i/lighting_0/U0/clk
    SLICE_X106Y110       FDRE                                         r  design_1_i/lighting_0/U0/clock_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456     6.583 f  design_1_i/lighting_0/U0/clock_counter_reg[2]/Q
                         net (fo=8, routed)           0.987     7.569    design_1_i/lighting_0/U0/clock_counter_reg[2]
    SLICE_X107Y112       LUT2 (Prop_lut2_I0_O)        0.124     7.693 r  design_1_i/lighting_0/U0/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.693    design_1_i/lighting_0/U0/i__carry_i_7_n_0
    SLICE_X107Y112       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.243 r  design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.243    design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry_n_0
    SLICE_X107Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.357    design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry__0_n_0
    SLICE_X107Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.471 r  design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.471    design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry__1_n_0
    SLICE_X107Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.585 r  design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry__2/CO[3]
                         net (fo=6, routed)           1.645    10.230    design_1_i/lighting_0/U0/data0
    SLICE_X106Y109       LUT4 (Prop_lut4_I2_O)        0.124    10.354 r  design_1_i/lighting_0/U0/clock_counter[0]_i_1/O
                         net (fo=32, routed)          0.897    11.252    design_1_i/lighting_0/U0/clock_counter0
    SLICE_X106Y115       FDRE                                         r  design_1_i/lighting_0/U0/clock_counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.851    13.616    design_1_i/lighting_0/U0/clk
    SLICE_X106Y115       FDRE                                         r  design_1_i/lighting_0/U0/clock_counter_reg[23]/C
                         clock pessimism              0.482    14.098    
                         clock uncertainty           -0.035    14.062    
    SLICE_X106Y115       FDRE (Setup_fdre_C_R)       -0.429    13.633    design_1_i/lighting_0/U0/clock_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         13.633    
                         arrival time                         -11.252    
  -------------------------------------------------------------------
                         slack                                  2.381    

Slack (MET) :             2.384ns  (required time - arrival time)
  Source:                 design_1_i/lighting_0/U0/clock_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            design_1_i/lighting_0/U0/clock_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.120ns  (logic 1.596ns (31.170%)  route 3.524ns (68.830%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 13.614 - 8.000 ) 
    Source Clock Delay      (SCD):    6.127ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         2.053     6.127    design_1_i/lighting_0/U0/clk
    SLICE_X106Y110       FDRE                                         r  design_1_i/lighting_0/U0/clock_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456     6.583 f  design_1_i/lighting_0/U0/clock_counter_reg[2]/Q
                         net (fo=8, routed)           0.987     7.569    design_1_i/lighting_0/U0/clock_counter_reg[2]
    SLICE_X107Y112       LUT2 (Prop_lut2_I0_O)        0.124     7.693 r  design_1_i/lighting_0/U0/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.693    design_1_i/lighting_0/U0/i__carry_i_7_n_0
    SLICE_X107Y112       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.243 r  design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.243    design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry_n_0
    SLICE_X107Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.357    design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry__0_n_0
    SLICE_X107Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.471 r  design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.471    design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry__1_n_0
    SLICE_X107Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.585 r  design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry__2/CO[3]
                         net (fo=6, routed)           1.645    10.230    design_1_i/lighting_0/U0/data0
    SLICE_X106Y109       LUT4 (Prop_lut4_I2_O)        0.124    10.354 r  design_1_i/lighting_0/U0/clock_counter[0]_i_1/O
                         net (fo=32, routed)          0.893    11.247    design_1_i/lighting_0/U0/clock_counter0
    SLICE_X106Y117       FDRE                                         r  design_1_i/lighting_0/U0/clock_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.849    13.614    design_1_i/lighting_0/U0/clk
    SLICE_X106Y117       FDRE                                         r  design_1_i/lighting_0/U0/clock_counter_reg[28]/C
                         clock pessimism              0.482    14.096    
                         clock uncertainty           -0.035    14.060    
    SLICE_X106Y117       FDRE (Setup_fdre_C_R)       -0.429    13.631    design_1_i/lighting_0/U0/clock_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         13.631    
                         arrival time                         -11.247    
  -------------------------------------------------------------------
                         slack                                  2.384    

Slack (MET) :             2.384ns  (required time - arrival time)
  Source:                 design_1_i/lighting_0/U0/clock_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            design_1_i/lighting_0/U0/clock_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.120ns  (logic 1.596ns (31.170%)  route 3.524ns (68.830%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 13.614 - 8.000 ) 
    Source Clock Delay      (SCD):    6.127ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         2.053     6.127    design_1_i/lighting_0/U0/clk
    SLICE_X106Y110       FDRE                                         r  design_1_i/lighting_0/U0/clock_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456     6.583 f  design_1_i/lighting_0/U0/clock_counter_reg[2]/Q
                         net (fo=8, routed)           0.987     7.569    design_1_i/lighting_0/U0/clock_counter_reg[2]
    SLICE_X107Y112       LUT2 (Prop_lut2_I0_O)        0.124     7.693 r  design_1_i/lighting_0/U0/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.693    design_1_i/lighting_0/U0/i__carry_i_7_n_0
    SLICE_X107Y112       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.243 r  design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.243    design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry_n_0
    SLICE_X107Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.357    design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry__0_n_0
    SLICE_X107Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.471 r  design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.471    design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry__1_n_0
    SLICE_X107Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.585 r  design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry__2/CO[3]
                         net (fo=6, routed)           1.645    10.230    design_1_i/lighting_0/U0/data0
    SLICE_X106Y109       LUT4 (Prop_lut4_I2_O)        0.124    10.354 r  design_1_i/lighting_0/U0/clock_counter[0]_i_1/O
                         net (fo=32, routed)          0.893    11.247    design_1_i/lighting_0/U0/clock_counter0
    SLICE_X106Y117       FDRE                                         r  design_1_i/lighting_0/U0/clock_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.849    13.614    design_1_i/lighting_0/U0/clk
    SLICE_X106Y117       FDRE                                         r  design_1_i/lighting_0/U0/clock_counter_reg[29]/C
                         clock pessimism              0.482    14.096    
                         clock uncertainty           -0.035    14.060    
    SLICE_X106Y117       FDRE (Setup_fdre_C_R)       -0.429    13.631    design_1_i/lighting_0/U0/clock_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         13.631    
                         arrival time                         -11.247    
  -------------------------------------------------------------------
                         slack                                  2.384    

Slack (MET) :             2.384ns  (required time - arrival time)
  Source:                 design_1_i/lighting_0/U0/clock_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            design_1_i/lighting_0/U0/clock_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.120ns  (logic 1.596ns (31.170%)  route 3.524ns (68.830%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 13.614 - 8.000 ) 
    Source Clock Delay      (SCD):    6.127ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         2.053     6.127    design_1_i/lighting_0/U0/clk
    SLICE_X106Y110       FDRE                                         r  design_1_i/lighting_0/U0/clock_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456     6.583 f  design_1_i/lighting_0/U0/clock_counter_reg[2]/Q
                         net (fo=8, routed)           0.987     7.569    design_1_i/lighting_0/U0/clock_counter_reg[2]
    SLICE_X107Y112       LUT2 (Prop_lut2_I0_O)        0.124     7.693 r  design_1_i/lighting_0/U0/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.693    design_1_i/lighting_0/U0/i__carry_i_7_n_0
    SLICE_X107Y112       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.243 r  design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.243    design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry_n_0
    SLICE_X107Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.357    design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry__0_n_0
    SLICE_X107Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.471 r  design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.471    design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry__1_n_0
    SLICE_X107Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.585 r  design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry__2/CO[3]
                         net (fo=6, routed)           1.645    10.230    design_1_i/lighting_0/U0/data0
    SLICE_X106Y109       LUT4 (Prop_lut4_I2_O)        0.124    10.354 r  design_1_i/lighting_0/U0/clock_counter[0]_i_1/O
                         net (fo=32, routed)          0.893    11.247    design_1_i/lighting_0/U0/clock_counter0
    SLICE_X106Y117       FDRE                                         r  design_1_i/lighting_0/U0/clock_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.849    13.614    design_1_i/lighting_0/U0/clk
    SLICE_X106Y117       FDRE                                         r  design_1_i/lighting_0/U0/clock_counter_reg[30]/C
                         clock pessimism              0.482    14.096    
                         clock uncertainty           -0.035    14.060    
    SLICE_X106Y117       FDRE (Setup_fdre_C_R)       -0.429    13.631    design_1_i/lighting_0/U0/clock_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         13.631    
                         arrival time                         -11.247    
  -------------------------------------------------------------------
                         slack                                  2.384    

Slack (MET) :             2.384ns  (required time - arrival time)
  Source:                 design_1_i/lighting_0/U0/clock_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            design_1_i/lighting_0/U0/clock_counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.120ns  (logic 1.596ns (31.170%)  route 3.524ns (68.830%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 13.614 - 8.000 ) 
    Source Clock Delay      (SCD):    6.127ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         2.053     6.127    design_1_i/lighting_0/U0/clk
    SLICE_X106Y110       FDRE                                         r  design_1_i/lighting_0/U0/clock_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456     6.583 f  design_1_i/lighting_0/U0/clock_counter_reg[2]/Q
                         net (fo=8, routed)           0.987     7.569    design_1_i/lighting_0/U0/clock_counter_reg[2]
    SLICE_X107Y112       LUT2 (Prop_lut2_I0_O)        0.124     7.693 r  design_1_i/lighting_0/U0/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.693    design_1_i/lighting_0/U0/i__carry_i_7_n_0
    SLICE_X107Y112       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.243 r  design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.243    design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry_n_0
    SLICE_X107Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.357    design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry__0_n_0
    SLICE_X107Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.471 r  design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.471    design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry__1_n_0
    SLICE_X107Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.585 r  design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry__2/CO[3]
                         net (fo=6, routed)           1.645    10.230    design_1_i/lighting_0/U0/data0
    SLICE_X106Y109       LUT4 (Prop_lut4_I2_O)        0.124    10.354 r  design_1_i/lighting_0/U0/clock_counter[0]_i_1/O
                         net (fo=32, routed)          0.893    11.247    design_1_i/lighting_0/U0/clock_counter0
    SLICE_X106Y117       FDRE                                         r  design_1_i/lighting_0/U0/clock_counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.849    13.614    design_1_i/lighting_0/U0/clk
    SLICE_X106Y117       FDRE                                         r  design_1_i/lighting_0/U0/clock_counter_reg[31]/C
                         clock pessimism              0.482    14.096    
                         clock uncertainty           -0.035    14.060    
    SLICE_X106Y117       FDRE (Setup_fdre_C_R)       -0.429    13.631    design_1_i/lighting_0/U0/clock_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         13.631    
                         arrival time                         -11.247    
  -------------------------------------------------------------------
                         slack                                  2.384    

Slack (MET) :             2.525ns  (required time - arrival time)
  Source:                 design_1_i/lighting_0/U0/clock_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            design_1_i/lighting_0/U0/clock_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.983ns  (logic 1.596ns (32.028%)  route 3.387ns (67.972%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.617ns = ( 13.617 - 8.000 ) 
    Source Clock Delay      (SCD):    6.127ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         2.053     6.127    design_1_i/lighting_0/U0/clk
    SLICE_X106Y110       FDRE                                         r  design_1_i/lighting_0/U0/clock_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456     6.583 f  design_1_i/lighting_0/U0/clock_counter_reg[2]/Q
                         net (fo=8, routed)           0.987     7.569    design_1_i/lighting_0/U0/clock_counter_reg[2]
    SLICE_X107Y112       LUT2 (Prop_lut2_I0_O)        0.124     7.693 r  design_1_i/lighting_0/U0/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.693    design_1_i/lighting_0/U0/i__carry_i_7_n_0
    SLICE_X107Y112       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.243 r  design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.243    design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry_n_0
    SLICE_X107Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.357    design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry__0_n_0
    SLICE_X107Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.471 r  design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.471    design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry__1_n_0
    SLICE_X107Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.585 r  design_1_i/lighting_0/U0/clock_counter0_inferred__0/i__carry__2/CO[3]
                         net (fo=6, routed)           1.645    10.230    design_1_i/lighting_0/U0/data0
    SLICE_X106Y109       LUT4 (Prop_lut4_I2_O)        0.124    10.354 r  design_1_i/lighting_0/U0/clock_counter[0]_i_1/O
                         net (fo=32, routed)          0.755    11.110    design_1_i/lighting_0/U0/clock_counter0
    SLICE_X106Y113       FDRE                                         r  design_1_i/lighting_0/U0/clock_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.852    13.617    design_1_i/lighting_0/U0/clk
    SLICE_X106Y113       FDRE                                         r  design_1_i/lighting_0/U0/clock_counter_reg[12]/C
                         clock pessimism              0.482    14.099    
                         clock uncertainty           -0.035    14.063    
    SLICE_X106Y113       FDRE (Setup_fdre_C_R)       -0.429    13.634    design_1_i/lighting_0/U0/clock_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         13.634    
                         arrival time                         -11.110    
  -------------------------------------------------------------------
                         slack                                  2.525    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/Clock_divider_4hz/U0/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            design_1_i/Clock_divider_4hz/U0/CLK_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.559%)  route 0.121ns (39.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.561     1.647    design_1_i/Clock_divider_4hz/U0/CLK_IN
    SLICE_X49Y46         FDRE                                         r  design_1_i/Clock_divider_4hz/U0/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.141     1.788 f  design_1_i/Clock_divider_4hz/U0/counter_reg[20]/Q
                         net (fo=3, routed)           0.121     1.909    design_1_i/Clock_divider_4hz/U0/counter_reg[20]
    SLICE_X48Y46         LUT6 (Prop_lut6_I3_O)        0.045     1.954 r  design_1_i/Clock_divider_4hz/U0/CLK_OUT_i_1/O
                         net (fo=1, routed)           0.000     1.954    design_1_i/Clock_divider_4hz/U0/p_0_in
    SLICE_X48Y46         FDRE                                         r  design_1_i/Clock_divider_4hz/U0/CLK_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.829     2.171    design_1_i/Clock_divider_4hz/U0/CLK_IN
    SLICE_X48Y46         FDRE                                         r  design_1_i/Clock_divider_4hz/U0/CLK_OUT_reg/C
                         clock pessimism             -0.511     1.660    
    SLICE_X48Y46         FDRE (Hold_fdre_C_D)         0.091     1.751    design_1_i/Clock_divider_4hz/U0/CLK_OUT_reg
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_1_i/lighting_0/U0/led_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            design_1_i/lighting_0/U0/read_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.395%)  route 0.177ns (55.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.718     1.805    design_1_i/lighting_0/U0/clk
    SLICE_X111Y103       FDRE                                         r  design_1_i/lighting_0/U0/led_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y103       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  design_1_i/lighting_0/U0/led_counter_reg[2]/Q
                         net (fo=5, routed)           0.177     2.122    design_1_i/lighting_0/U0/led_counter[2]
    SLICE_X106Y104       FDRE                                         r  design_1_i/lighting_0/U0/read_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.991     2.333    design_1_i/lighting_0/U0/clk
    SLICE_X106Y104       FDRE                                         r  design_1_i/lighting_0/U0/read_addr_reg[2]/C
                         clock pessimism             -0.494     1.840    
    SLICE_X106Y104       FDRE (Hold_fdre_C_D)         0.075     1.915    design_1_i/lighting_0/U0/read_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/lighting_0/U0/vram_part_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            design_1_i/lighting_0/U0/vram_part_tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.475%)  route 0.105ns (33.525%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.717     1.804    design_1_i/lighting_0/U0/clk
    SLICE_X108Y106       FDRE                                         r  design_1_i/lighting_0/U0/vram_part_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y106       FDRE (Prop_fdre_C_Q)         0.164     1.968 r  design_1_i/lighting_0/U0/vram_part_reg/Q
                         net (fo=3, routed)           0.105     2.073    design_1_i/lighting_0/U0/vram_part
    SLICE_X109Y106       LUT5 (Prop_lut5_I0_O)        0.045     2.118 r  design_1_i/lighting_0/U0/vram_part_tmp_i_1/O
                         net (fo=1, routed)           0.000     2.118    design_1_i/lighting_0/U0/vram_part_tmp_i_1_n_0
    SLICE_X109Y106       FDRE                                         r  design_1_i/lighting_0/U0/vram_part_tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.991     2.333    design_1_i/lighting_0/U0/clk
    SLICE_X109Y106       FDRE                                         r  design_1_i/lighting_0/U0/vram_part_tmp_reg/C
                         clock pessimism             -0.517     1.817    
    SLICE_X109Y106       FDRE (Hold_fdre_C_D)         0.091     1.908    design_1_i/lighting_0/U0/vram_part_tmp_reg
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 design_1_i/lighting_0/U0/led_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            design_1_i/lighting_0/U0/read_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.864%)  route 0.147ns (44.136%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.718     1.805    design_1_i/lighting_0/U0/clk
    SLICE_X111Y103       FDRE                                         r  design_1_i/lighting_0/U0/led_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y103       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  design_1_i/lighting_0/U0/led_counter_reg[3]/Q
                         net (fo=6, routed)           0.147     2.093    design_1_i/lighting_0/U0/led_counter[3]
    SLICE_X110Y105       LUT2 (Prop_lut2_I1_O)        0.045     2.138 r  design_1_i/lighting_0/U0/read_addr[3]_i_1/O
                         net (fo=1, routed)           0.000     2.138    design_1_i/lighting_0/U0/read_addr[3]
    SLICE_X110Y105       FDRE                                         r  design_1_i/lighting_0/U0/read_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.994     2.336    design_1_i/lighting_0/U0/clk
    SLICE_X110Y105       FDRE                                         r  design_1_i/lighting_0/U0/read_addr_reg[3]/C
                         clock pessimism             -0.516     1.821    
    SLICE_X110Y105       FDRE (Hold_fdre_C_D)         0.092     1.913    design_1_i/lighting_0/U0/read_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 design_1_i/lighting_0/U0/read_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            design_1_i/lighting_0/U0/vram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.128ns (29.236%)  route 0.310ns (70.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.717     1.804    design_1_i/lighting_0/U0/clk
    SLICE_X106Y104       FDRE                                         r  design_1_i/lighting_0/U0/read_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y104       FDRE (Prop_fdre_C_Q)         0.128     1.932 r  design_1_i/lighting_0/U0/read_addr_reg[2]/Q
                         net (fo=1, routed)           0.310     2.241    design_1_i/lighting_0/U0/read_addr_reg[2]
    RAMB18_X5Y42         RAMB18E1                                     r  design_1_i/lighting_0/U0/vram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.006     2.349    design_1_i/lighting_0/U0/clk
    RAMB18_X5Y42         RAMB18E1                                     r  design_1_i/lighting_0/U0/vram_reg/CLKARDCLK
                         clock pessimism             -0.494     1.855    
    RAMB18_X5Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.129     1.984    design_1_i/lighting_0/U0/vram_reg
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/lighting_0/U0/led_bit_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            design_1_i/lighting_0/U0/led_bit_counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.716     1.803    design_1_i/lighting_0/U0/clk
    SLICE_X107Y108       FDRE                                         r  design_1_i/lighting_0/U0/led_bit_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y108       FDRE (Prop_fdre_C_Q)         0.141     1.944 r  design_1_i/lighting_0/U0/led_bit_counter_reg[20]/Q
                         net (fo=2, routed)           0.117     2.061    design_1_i/lighting_0/U0/led_bit_counter_reg_n_0_[20]
    SLICE_X107Y108       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.169 r  design_1_i/lighting_0/U0/led_bit_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.169    design_1_i/lighting_0/U0/led_bit_counter_reg[20]_i_1_n_4
    SLICE_X107Y108       FDRE                                         r  design_1_i/lighting_0/U0/led_bit_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.990     2.332    design_1_i/lighting_0/U0/clk
    SLICE_X107Y108       FDRE                                         r  design_1_i/lighting_0/U0/led_bit_counter_reg[20]/C
                         clock pessimism             -0.530     1.803    
    SLICE_X107Y108       FDRE (Hold_fdre_C_D)         0.105     1.908    design_1_i/lighting_0/U0/led_bit_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/Clock_divider_4hz/U0/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            design_1_i/Clock_divider_4hz/U0/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.561     1.647    design_1_i/Clock_divider_4hz/U0/CLK_IN
    SLICE_X49Y45         FDRE                                         r  design_1_i/Clock_divider_4hz/U0/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.141     1.788 r  design_1_i/Clock_divider_4hz/U0/counter_reg[19]/Q
                         net (fo=3, routed)           0.119     1.907    design_1_i/Clock_divider_4hz/U0/counter_reg[19]
    SLICE_X49Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.015 r  design_1_i/Clock_divider_4hz/U0/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.015    design_1_i/Clock_divider_4hz/U0/counter_reg[16]_i_1_n_4
    SLICE_X49Y45         FDRE                                         r  design_1_i/Clock_divider_4hz/U0/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.829     2.171    design_1_i/Clock_divider_4hz/U0/CLK_IN
    SLICE_X49Y45         FDRE                                         r  design_1_i/Clock_divider_4hz/U0/counter_reg[19]/C
                         clock pessimism             -0.524     1.647    
    SLICE_X49Y45         FDRE (Hold_fdre_C_D)         0.105     1.752    design_1_i/Clock_divider_4hz/U0/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/Clock_divider_4hz/U0/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            design_1_i/Clock_divider_4hz/U0/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.562     1.648    design_1_i/Clock_divider_4hz/U0/CLK_IN
    SLICE_X49Y47         FDRE                                         r  design_1_i/Clock_divider_4hz/U0/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  design_1_i/Clock_divider_4hz/U0/counter_reg[27]/Q
                         net (fo=3, routed)           0.119     1.908    design_1_i/Clock_divider_4hz/U0/counter_reg[27]
    SLICE_X49Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.016 r  design_1_i/Clock_divider_4hz/U0/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.016    design_1_i/Clock_divider_4hz/U0/counter_reg[24]_i_1_n_4
    SLICE_X49Y47         FDRE                                         r  design_1_i/Clock_divider_4hz/U0/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.830     2.172    design_1_i/Clock_divider_4hz/U0/CLK_IN
    SLICE_X49Y47         FDRE                                         r  design_1_i/Clock_divider_4hz/U0/counter_reg[27]/C
                         clock pessimism             -0.524     1.648    
    SLICE_X49Y47         FDRE (Hold_fdre_C_D)         0.105     1.753    design_1_i/Clock_divider_4hz/U0/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/lighting_0/U0/led_bit_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            design_1_i/lighting_0/U0/led_bit_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.716     1.803    design_1_i/lighting_0/U0/clk
    SLICE_X107Y107       FDRE                                         r  design_1_i/lighting_0/U0/led_bit_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y107       FDRE (Prop_fdre_C_Q)         0.141     1.944 r  design_1_i/lighting_0/U0/led_bit_counter_reg[16]/Q
                         net (fo=2, routed)           0.119     2.063    design_1_i/lighting_0/U0/led_bit_counter_reg_n_0_[16]
    SLICE_X107Y107       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.171 r  design_1_i/lighting_0/U0/led_bit_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.171    design_1_i/lighting_0/U0/led_bit_counter_reg[16]_i_1_n_4
    SLICE_X107Y107       FDRE                                         r  design_1_i/lighting_0/U0/led_bit_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.990     2.332    design_1_i/lighting_0/U0/clk
    SLICE_X107Y107       FDRE                                         r  design_1_i/lighting_0/U0/led_bit_counter_reg[16]/C
                         clock pessimism             -0.530     1.803    
    SLICE_X107Y107       FDRE (Hold_fdre_C_D)         0.105     1.908    design_1_i/lighting_0/U0/led_bit_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/lighting_0/U0/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            design_1_i/lighting_0/U0/led_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.718     1.805    design_1_i/lighting_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/lighting_0/U0/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  design_1_i/lighting_0/U0/led_counter_reg[16]/Q
                         net (fo=3, routed)           0.120     2.066    design_1_i/lighting_0/U0/led_counter[16]
    SLICE_X111Y106       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.174 r  design_1_i/lighting_0/U0/led_counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     2.174    design_1_i/lighting_0/U0/led_counter0_carry__2_n_4
    SLICE_X111Y106       FDRE                                         r  design_1_i/lighting_0/U0/led_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.994     2.336    design_1_i/lighting_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/lighting_0/U0/led_counter_reg[16]/C
                         clock pessimism             -0.532     1.805    
    SLICE_X111Y106       FDRE (Hold_fdre_C_D)         0.105     1.910    design_1_i/lighting_0/U0/led_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X5Y42    design_1_i/lighting_0/U0/vram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB18_X5Y42    design_1_i/lighting_0/U0/vram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X48Y46    design_1_i/Clock_divider_4hz/U0/CLK_OUT_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X49Y41    design_1_i/Clock_divider_4hz/U0/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X49Y43    design_1_i/Clock_divider_4hz/U0/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X49Y43    design_1_i/Clock_divider_4hz/U0/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X49Y44    design_1_i/Clock_divider_4hz/U0/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X49Y44    design_1_i/Clock_divider_4hz/U0/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X49Y44    design_1_i/Clock_divider_4hz/U0/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X48Y46    design_1_i/Clock_divider_4hz/U0/CLK_OUT_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X48Y46    design_1_i/Clock_divider_4hz/U0/CLK_OUT_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X49Y41    design_1_i/Clock_divider_4hz/U0/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X49Y41    design_1_i/Clock_divider_4hz/U0/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X49Y43    design_1_i/Clock_divider_4hz/U0/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X49Y43    design_1_i/Clock_divider_4hz/U0/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X49Y43    design_1_i/Clock_divider_4hz/U0/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X49Y43    design_1_i/Clock_divider_4hz/U0/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X49Y44    design_1_i/Clock_divider_4hz/U0/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X49Y44    design_1_i/Clock_divider_4hz/U0/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y46    design_1_i/Clock_divider_4hz/U0/CLK_OUT_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y46    design_1_i/Clock_divider_4hz/U0/CLK_OUT_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y41    design_1_i/Clock_divider_4hz/U0/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y41    design_1_i/Clock_divider_4hz/U0/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y43    design_1_i/Clock_divider_4hz/U0/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y43    design_1_i/Clock_divider_4hz/U0/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y43    design_1_i/Clock_divider_4hz/U0/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y43    design_1_i/Clock_divider_4hz/U0/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44    design_1_i/Clock_divider_4hz/U0/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44    design_1_i/Clock_divider_4hz/U0/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/lighting_0/U0/marker_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/lighting_0/U0/marker_reg[29]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.758ns  (logic 0.952ns (20.006%)  route 3.806ns (79.994%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE                         0.000     0.000 r  design_1_i/lighting_0/U0/marker_reg[11]/C
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/lighting_0/U0/marker_reg[11]/Q
                         net (fo=3, routed)           0.883     1.339    design_1_i/lighting_0/U0/marker[11]
    SLICE_X102Y102       LUT4 (Prop_lut4_I0_O)        0.124     1.463 f  design_1_i/lighting_0/U0/marker[0]_i_8/O
                         net (fo=1, routed)           0.659     2.122    design_1_i/lighting_0/U0/marker[0]_i_8_n_0
    SLICE_X102Y103       LUT5 (Prop_lut5_I4_O)        0.124     2.246 f  design_1_i/lighting_0/U0/marker[0]_i_4/O
                         net (fo=2, routed)           0.603     2.849    design_1_i/lighting_0/U0/marker[0]_i_4_n_0
    SLICE_X102Y104       LUT6 (Prop_lut6_I0_O)        0.124     2.973 f  design_1_i/lighting_0/U0/marker[31]_i_5/O
                         net (fo=1, routed)           0.452     3.425    design_1_i/lighting_0/U0/marker[31]_i_5_n_0
    SLICE_X102Y104       LUT6 (Prop_lut6_I5_O)        0.124     3.549 r  design_1_i/lighting_0/U0/marker[31]_i_1/O
                         net (fo=31, routed)          1.210     4.758    design_1_i/lighting_0/U0/marker[31]_i_1_n_0
    SLICE_X103Y107       FDRE                                         r  design_1_i/lighting_0/U0/marker_reg[29]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/lighting_0/U0/marker_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/lighting_0/U0/marker_reg[30]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.758ns  (logic 0.952ns (20.006%)  route 3.806ns (79.994%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE                         0.000     0.000 r  design_1_i/lighting_0/U0/marker_reg[11]/C
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/lighting_0/U0/marker_reg[11]/Q
                         net (fo=3, routed)           0.883     1.339    design_1_i/lighting_0/U0/marker[11]
    SLICE_X102Y102       LUT4 (Prop_lut4_I0_O)        0.124     1.463 f  design_1_i/lighting_0/U0/marker[0]_i_8/O
                         net (fo=1, routed)           0.659     2.122    design_1_i/lighting_0/U0/marker[0]_i_8_n_0
    SLICE_X102Y103       LUT5 (Prop_lut5_I4_O)        0.124     2.246 f  design_1_i/lighting_0/U0/marker[0]_i_4/O
                         net (fo=2, routed)           0.603     2.849    design_1_i/lighting_0/U0/marker[0]_i_4_n_0
    SLICE_X102Y104       LUT6 (Prop_lut6_I0_O)        0.124     2.973 f  design_1_i/lighting_0/U0/marker[31]_i_5/O
                         net (fo=1, routed)           0.452     3.425    design_1_i/lighting_0/U0/marker[31]_i_5_n_0
    SLICE_X102Y104       LUT6 (Prop_lut6_I5_O)        0.124     3.549 r  design_1_i/lighting_0/U0/marker[31]_i_1/O
                         net (fo=31, routed)          1.210     4.758    design_1_i/lighting_0/U0/marker[31]_i_1_n_0
    SLICE_X103Y107       FDRE                                         r  design_1_i/lighting_0/U0/marker_reg[30]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/lighting_0/U0/marker_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/lighting_0/U0/marker_reg[31]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.758ns  (logic 0.952ns (20.006%)  route 3.806ns (79.994%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE                         0.000     0.000 r  design_1_i/lighting_0/U0/marker_reg[11]/C
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/lighting_0/U0/marker_reg[11]/Q
                         net (fo=3, routed)           0.883     1.339    design_1_i/lighting_0/U0/marker[11]
    SLICE_X102Y102       LUT4 (Prop_lut4_I0_O)        0.124     1.463 f  design_1_i/lighting_0/U0/marker[0]_i_8/O
                         net (fo=1, routed)           0.659     2.122    design_1_i/lighting_0/U0/marker[0]_i_8_n_0
    SLICE_X102Y103       LUT5 (Prop_lut5_I4_O)        0.124     2.246 f  design_1_i/lighting_0/U0/marker[0]_i_4/O
                         net (fo=2, routed)           0.603     2.849    design_1_i/lighting_0/U0/marker[0]_i_4_n_0
    SLICE_X102Y104       LUT6 (Prop_lut6_I0_O)        0.124     2.973 f  design_1_i/lighting_0/U0/marker[31]_i_5/O
                         net (fo=1, routed)           0.452     3.425    design_1_i/lighting_0/U0/marker[31]_i_5_n_0
    SLICE_X102Y104       LUT6 (Prop_lut6_I5_O)        0.124     3.549 r  design_1_i/lighting_0/U0/marker[31]_i_1/O
                         net (fo=31, routed)          1.210     4.758    design_1_i/lighting_0/U0/marker[31]_i_1_n_0
    SLICE_X103Y107       FDRE                                         r  design_1_i/lighting_0/U0/marker_reg[31]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/lighting_0/U0/marker_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/lighting_0/U0/marker_reg[25]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.620ns  (logic 0.952ns (20.606%)  route 3.668ns (79.394%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE                         0.000     0.000 r  design_1_i/lighting_0/U0/marker_reg[11]/C
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/lighting_0/U0/marker_reg[11]/Q
                         net (fo=3, routed)           0.883     1.339    design_1_i/lighting_0/U0/marker[11]
    SLICE_X102Y102       LUT4 (Prop_lut4_I0_O)        0.124     1.463 f  design_1_i/lighting_0/U0/marker[0]_i_8/O
                         net (fo=1, routed)           0.659     2.122    design_1_i/lighting_0/U0/marker[0]_i_8_n_0
    SLICE_X102Y103       LUT5 (Prop_lut5_I4_O)        0.124     2.246 f  design_1_i/lighting_0/U0/marker[0]_i_4/O
                         net (fo=2, routed)           0.603     2.849    design_1_i/lighting_0/U0/marker[0]_i_4_n_0
    SLICE_X102Y104       LUT6 (Prop_lut6_I0_O)        0.124     2.973 f  design_1_i/lighting_0/U0/marker[31]_i_5/O
                         net (fo=1, routed)           0.452     3.425    design_1_i/lighting_0/U0/marker[31]_i_5_n_0
    SLICE_X102Y104       LUT6 (Prop_lut6_I5_O)        0.124     3.549 r  design_1_i/lighting_0/U0/marker[31]_i_1/O
                         net (fo=31, routed)          1.071     4.620    design_1_i/lighting_0/U0/marker[31]_i_1_n_0
    SLICE_X103Y106       FDRE                                         r  design_1_i/lighting_0/U0/marker_reg[25]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/lighting_0/U0/marker_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/lighting_0/U0/marker_reg[26]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.620ns  (logic 0.952ns (20.606%)  route 3.668ns (79.394%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE                         0.000     0.000 r  design_1_i/lighting_0/U0/marker_reg[11]/C
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/lighting_0/U0/marker_reg[11]/Q
                         net (fo=3, routed)           0.883     1.339    design_1_i/lighting_0/U0/marker[11]
    SLICE_X102Y102       LUT4 (Prop_lut4_I0_O)        0.124     1.463 f  design_1_i/lighting_0/U0/marker[0]_i_8/O
                         net (fo=1, routed)           0.659     2.122    design_1_i/lighting_0/U0/marker[0]_i_8_n_0
    SLICE_X102Y103       LUT5 (Prop_lut5_I4_O)        0.124     2.246 f  design_1_i/lighting_0/U0/marker[0]_i_4/O
                         net (fo=2, routed)           0.603     2.849    design_1_i/lighting_0/U0/marker[0]_i_4_n_0
    SLICE_X102Y104       LUT6 (Prop_lut6_I0_O)        0.124     2.973 f  design_1_i/lighting_0/U0/marker[31]_i_5/O
                         net (fo=1, routed)           0.452     3.425    design_1_i/lighting_0/U0/marker[31]_i_5_n_0
    SLICE_X102Y104       LUT6 (Prop_lut6_I5_O)        0.124     3.549 r  design_1_i/lighting_0/U0/marker[31]_i_1/O
                         net (fo=31, routed)          1.071     4.620    design_1_i/lighting_0/U0/marker[31]_i_1_n_0
    SLICE_X103Y106       FDRE                                         r  design_1_i/lighting_0/U0/marker_reg[26]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/lighting_0/U0/marker_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/lighting_0/U0/marker_reg[27]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.620ns  (logic 0.952ns (20.606%)  route 3.668ns (79.394%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE                         0.000     0.000 r  design_1_i/lighting_0/U0/marker_reg[11]/C
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/lighting_0/U0/marker_reg[11]/Q
                         net (fo=3, routed)           0.883     1.339    design_1_i/lighting_0/U0/marker[11]
    SLICE_X102Y102       LUT4 (Prop_lut4_I0_O)        0.124     1.463 f  design_1_i/lighting_0/U0/marker[0]_i_8/O
                         net (fo=1, routed)           0.659     2.122    design_1_i/lighting_0/U0/marker[0]_i_8_n_0
    SLICE_X102Y103       LUT5 (Prop_lut5_I4_O)        0.124     2.246 f  design_1_i/lighting_0/U0/marker[0]_i_4/O
                         net (fo=2, routed)           0.603     2.849    design_1_i/lighting_0/U0/marker[0]_i_4_n_0
    SLICE_X102Y104       LUT6 (Prop_lut6_I0_O)        0.124     2.973 f  design_1_i/lighting_0/U0/marker[31]_i_5/O
                         net (fo=1, routed)           0.452     3.425    design_1_i/lighting_0/U0/marker[31]_i_5_n_0
    SLICE_X102Y104       LUT6 (Prop_lut6_I5_O)        0.124     3.549 r  design_1_i/lighting_0/U0/marker[31]_i_1/O
                         net (fo=31, routed)          1.071     4.620    design_1_i/lighting_0/U0/marker[31]_i_1_n_0
    SLICE_X103Y106       FDRE                                         r  design_1_i/lighting_0/U0/marker_reg[27]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/lighting_0/U0/marker_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/lighting_0/U0/marker_reg[28]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.620ns  (logic 0.952ns (20.606%)  route 3.668ns (79.394%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE                         0.000     0.000 r  design_1_i/lighting_0/U0/marker_reg[11]/C
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/lighting_0/U0/marker_reg[11]/Q
                         net (fo=3, routed)           0.883     1.339    design_1_i/lighting_0/U0/marker[11]
    SLICE_X102Y102       LUT4 (Prop_lut4_I0_O)        0.124     1.463 f  design_1_i/lighting_0/U0/marker[0]_i_8/O
                         net (fo=1, routed)           0.659     2.122    design_1_i/lighting_0/U0/marker[0]_i_8_n_0
    SLICE_X102Y103       LUT5 (Prop_lut5_I4_O)        0.124     2.246 f  design_1_i/lighting_0/U0/marker[0]_i_4/O
                         net (fo=2, routed)           0.603     2.849    design_1_i/lighting_0/U0/marker[0]_i_4_n_0
    SLICE_X102Y104       LUT6 (Prop_lut6_I0_O)        0.124     2.973 f  design_1_i/lighting_0/U0/marker[31]_i_5/O
                         net (fo=1, routed)           0.452     3.425    design_1_i/lighting_0/U0/marker[31]_i_5_n_0
    SLICE_X102Y104       LUT6 (Prop_lut6_I5_O)        0.124     3.549 r  design_1_i/lighting_0/U0/marker[31]_i_1/O
                         net (fo=31, routed)          1.071     4.620    design_1_i/lighting_0/U0/marker[31]_i_1_n_0
    SLICE_X103Y106       FDRE                                         r  design_1_i/lighting_0/U0/marker_reg[28]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/lighting_0/U0/marker_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/lighting_0/U0/marker_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.608ns  (logic 0.952ns (20.661%)  route 3.656ns (79.339%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE                         0.000     0.000 r  design_1_i/lighting_0/U0/marker_reg[11]/C
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/lighting_0/U0/marker_reg[11]/Q
                         net (fo=3, routed)           0.883     1.339    design_1_i/lighting_0/U0/marker[11]
    SLICE_X102Y102       LUT4 (Prop_lut4_I0_O)        0.124     1.463 f  design_1_i/lighting_0/U0/marker[0]_i_8/O
                         net (fo=1, routed)           0.659     2.122    design_1_i/lighting_0/U0/marker[0]_i_8_n_0
    SLICE_X102Y103       LUT5 (Prop_lut5_I4_O)        0.124     2.246 f  design_1_i/lighting_0/U0/marker[0]_i_4/O
                         net (fo=2, routed)           0.603     2.849    design_1_i/lighting_0/U0/marker[0]_i_4_n_0
    SLICE_X102Y104       LUT6 (Prop_lut6_I0_O)        0.124     2.973 f  design_1_i/lighting_0/U0/marker[31]_i_5/O
                         net (fo=1, routed)           0.452     3.425    design_1_i/lighting_0/U0/marker[31]_i_5_n_0
    SLICE_X102Y104       LUT6 (Prop_lut6_I5_O)        0.124     3.549 r  design_1_i/lighting_0/U0/marker[31]_i_1/O
                         net (fo=31, routed)          1.059     4.608    design_1_i/lighting_0/U0/marker[31]_i_1_n_0
    SLICE_X103Y100       FDRE                                         r  design_1_i/lighting_0/U0/marker_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/lighting_0/U0/marker_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/lighting_0/U0/marker_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.608ns  (logic 0.952ns (20.661%)  route 3.656ns (79.339%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE                         0.000     0.000 r  design_1_i/lighting_0/U0/marker_reg[11]/C
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/lighting_0/U0/marker_reg[11]/Q
                         net (fo=3, routed)           0.883     1.339    design_1_i/lighting_0/U0/marker[11]
    SLICE_X102Y102       LUT4 (Prop_lut4_I0_O)        0.124     1.463 f  design_1_i/lighting_0/U0/marker[0]_i_8/O
                         net (fo=1, routed)           0.659     2.122    design_1_i/lighting_0/U0/marker[0]_i_8_n_0
    SLICE_X102Y103       LUT5 (Prop_lut5_I4_O)        0.124     2.246 f  design_1_i/lighting_0/U0/marker[0]_i_4/O
                         net (fo=2, routed)           0.603     2.849    design_1_i/lighting_0/U0/marker[0]_i_4_n_0
    SLICE_X102Y104       LUT6 (Prop_lut6_I0_O)        0.124     2.973 f  design_1_i/lighting_0/U0/marker[31]_i_5/O
                         net (fo=1, routed)           0.452     3.425    design_1_i/lighting_0/U0/marker[31]_i_5_n_0
    SLICE_X102Y104       LUT6 (Prop_lut6_I5_O)        0.124     3.549 r  design_1_i/lighting_0/U0/marker[31]_i_1/O
                         net (fo=31, routed)          1.059     4.608    design_1_i/lighting_0/U0/marker[31]_i_1_n_0
    SLICE_X103Y100       FDRE                                         r  design_1_i/lighting_0/U0/marker_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/lighting_0/U0/marker_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/lighting_0/U0/marker_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.608ns  (logic 0.952ns (20.661%)  route 3.656ns (79.339%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE                         0.000     0.000 r  design_1_i/lighting_0/U0/marker_reg[11]/C
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/lighting_0/U0/marker_reg[11]/Q
                         net (fo=3, routed)           0.883     1.339    design_1_i/lighting_0/U0/marker[11]
    SLICE_X102Y102       LUT4 (Prop_lut4_I0_O)        0.124     1.463 f  design_1_i/lighting_0/U0/marker[0]_i_8/O
                         net (fo=1, routed)           0.659     2.122    design_1_i/lighting_0/U0/marker[0]_i_8_n_0
    SLICE_X102Y103       LUT5 (Prop_lut5_I4_O)        0.124     2.246 f  design_1_i/lighting_0/U0/marker[0]_i_4/O
                         net (fo=2, routed)           0.603     2.849    design_1_i/lighting_0/U0/marker[0]_i_4_n_0
    SLICE_X102Y104       LUT6 (Prop_lut6_I0_O)        0.124     2.973 f  design_1_i/lighting_0/U0/marker[31]_i_5/O
                         net (fo=1, routed)           0.452     3.425    design_1_i/lighting_0/U0/marker[31]_i_5_n_0
    SLICE_X102Y104       LUT6 (Prop_lut6_I5_O)        0.124     3.549 r  design_1_i/lighting_0/U0/marker[31]_i_1/O
                         net (fo=31, routed)          1.059     4.608    design_1_i/lighting_0/U0/marker[31]_i_1_n_0
    SLICE_X103Y100       FDRE                                         r  design_1_i/lighting_0/U0/marker_reg[3]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/lighting_0/U0/marker_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/lighting_0/U0/marker_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y105       FDRE                         0.000     0.000 r  design_1_i/lighting_0/U0/marker_reg[21]/C
    SLICE_X103Y105       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/lighting_0/U0/marker_reg[21]/Q
                         net (fo=3, routed)           0.115     0.256    design_1_i/lighting_0/U0/marker[21]
    SLICE_X103Y105       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.371 r  design_1_i/lighting_0/U0/marker_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.371    design_1_i/lighting_0/U0/marker_reg[24]_i_1_n_7
    SLICE_X103Y105       FDRE                                         r  design_1_i/lighting_0/U0/marker_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/lighting_0/U0/marker_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/lighting_0/U0/marker_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE                         0.000     0.000 r  design_1_i/lighting_0/U0/marker_reg[25]/C
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/lighting_0/U0/marker_reg[25]/Q
                         net (fo=4, routed)           0.117     0.258    design_1_i/lighting_0/U0/marker[25]
    SLICE_X103Y106       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.373 r  design_1_i/lighting_0/U0/marker_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.373    design_1_i/lighting_0/U0/marker_reg[28]_i_1_n_7
    SLICE_X103Y106       FDRE                                         r  design_1_i/lighting_0/U0/marker_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/lighting_0/U0/marker_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/lighting_0/U0/marker_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y107       FDRE                         0.000     0.000 r  design_1_i/lighting_0/U0/marker_reg[29]/C
    SLICE_X103Y107       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/lighting_0/U0/marker_reg[29]/Q
                         net (fo=4, routed)           0.117     0.258    design_1_i/lighting_0/U0/marker[29]
    SLICE_X103Y107       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.373 r  design_1_i/lighting_0/U0/marker_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.373    design_1_i/lighting_0/U0/marker_reg[31]_i_2_n_7
    SLICE_X103Y107       FDRE                                         r  design_1_i/lighting_0/U0/marker_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/lighting_0/U0/marker_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/lighting_0/U0/marker_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y105       FDRE                         0.000     0.000 r  design_1_i/lighting_0/U0/marker_reg[23]/C
    SLICE_X103Y105       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/lighting_0/U0/marker_reg[23]/Q
                         net (fo=3, routed)           0.122     0.263    design_1_i/lighting_0/U0/marker[23]
    SLICE_X103Y105       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.374 r  design_1_i/lighting_0/U0/marker_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.374    design_1_i/lighting_0/U0/marker_reg[24]_i_1_n_5
    SLICE_X103Y105       FDRE                                         r  design_1_i/lighting_0/U0/marker_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/lighting_0/U0/marker_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/lighting_0/U0/marker_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y107       FDRE                         0.000     0.000 r  design_1_i/lighting_0/U0/marker_reg[31]/C
    SLICE_X103Y107       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/lighting_0/U0/marker_reg[31]/Q
                         net (fo=4, routed)           0.122     0.263    design_1_i/lighting_0/U0/marker[31]
    SLICE_X103Y107       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.374 r  design_1_i/lighting_0/U0/marker_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.374    design_1_i/lighting_0/U0/marker_reg[31]_i_2_n_5
    SLICE_X103Y107       FDRE                                         r  design_1_i/lighting_0/U0/marker_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/lighting_0/U0/marker_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/lighting_0/U0/marker_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDRE                         0.000     0.000 r  design_1_i/lighting_0/U0/marker_reg[7]/C
    SLICE_X103Y101       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/lighting_0/U0/marker_reg[7]/Q
                         net (fo=4, routed)           0.122     0.263    design_1_i/lighting_0/U0/marker[7]
    SLICE_X103Y101       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.374 r  design_1_i/lighting_0/U0/marker_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.374    design_1_i/lighting_0/U0/marker_reg[8]_i_1_n_5
    SLICE_X103Y101       FDRE                                         r  design_1_i/lighting_0/U0/marker_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/lighting_0/U0/marker_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/lighting_0/U0/marker_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y100       FDRE                         0.000     0.000 r  design_1_i/lighting_0/U0/marker_reg[3]/C
    SLICE_X103Y100       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/lighting_0/U0/marker_reg[3]/Q
                         net (fo=4, routed)           0.122     0.263    design_1_i/lighting_0/U0/marker[3]
    SLICE_X103Y100       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.374 r  design_1_i/lighting_0/U0/marker_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.374    design_1_i/lighting_0/U0/marker_reg[4]_i_1_n_5
    SLICE_X103Y100       FDRE                                         r  design_1_i/lighting_0/U0/marker_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/lighting_0/U0/marker_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/lighting_0/U0/marker_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.249ns (66.052%)  route 0.128ns (33.948%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE                         0.000     0.000 r  design_1_i/lighting_0/U0/marker_reg[28]/C
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/lighting_0/U0/marker_reg[28]/Q
                         net (fo=4, routed)           0.128     0.269    design_1_i/lighting_0/U0/marker[28]
    SLICE_X103Y106       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.377 r  design_1_i/lighting_0/U0/marker_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.377    design_1_i/lighting_0/U0/marker_reg[28]_i_1_n_4
    SLICE_X103Y106       FDRE                                         r  design_1_i/lighting_0/U0/marker_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/lighting_0/U0/marker_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/lighting_0/U0/marker_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.249ns (65.802%)  route 0.129ns (34.198%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y105       FDRE                         0.000     0.000 r  design_1_i/lighting_0/U0/marker_reg[24]/C
    SLICE_X103Y105       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/lighting_0/U0/marker_reg[24]/Q
                         net (fo=4, routed)           0.129     0.270    design_1_i/lighting_0/U0/marker[24]
    SLICE_X103Y105       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.378 r  design_1_i/lighting_0/U0/marker_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.378    design_1_i/lighting_0/U0/marker_reg[24]_i_1_n_4
    SLICE_X103Y105       FDRE                                         r  design_1_i/lighting_0/U0/marker_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/lighting_0/U0/marker_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/lighting_0/U0/marker_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.249ns (65.667%)  route 0.130ns (34.333%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y103       FDRE                         0.000     0.000 r  design_1_i/lighting_0/U0/marker_reg[16]/C
    SLICE_X103Y103       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/lighting_0/U0/marker_reg[16]/Q
                         net (fo=3, routed)           0.130     0.271    design_1_i/lighting_0/U0/marker[16]
    SLICE_X103Y103       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.379 r  design_1_i/lighting_0/U0/marker_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.379    design_1_i/lighting_0/U0/marker_reg[16]_i_1_n_4
    SLICE_X103Y103       FDRE                                         r  design_1_i/lighting_0/U0/marker_reg[16]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/lighting_0/U0/Dout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            Dout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.474ns  (logic 4.177ns (64.527%)  route 2.297ns (35.473%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         2.055     6.129    design_1_i/lighting_0/U0/clk
    SLICE_X110Y109       FDRE                                         r  design_1_i/lighting_0/U0/Dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y109       FDRE (Prop_fdre_C_Q)         0.419     6.548 r  design_1_i/lighting_0/U0/Dout_reg/Q
                         net (fo=1, routed)           2.297     8.844    Dout_OBUF
    T14                  OBUF (Prop_obuf_I_O)         3.758    12.603 r  Dout_OBUF_inst/O
                         net (fo=0)                   0.000    12.603    Dout
    T14                                                               r  Dout (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/lighting_0/U0/Dout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            Dout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.054ns  (logic 1.465ns (71.303%)  route 0.590ns (28.697%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.717     1.804    design_1_i/lighting_0/U0/clk
    SLICE_X110Y109       FDRE                                         r  design_1_i/lighting_0/U0/Dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y109       FDRE (Prop_fdre_C_Q)         0.128     1.932 r  design_1_i/lighting_0/U0/Dout_reg/Q
                         net (fo=1, routed)           0.590     2.521    Dout_OBUF
    T14                  OBUF (Prop_obuf_I_O)         1.337     3.858 r  Dout_OBUF_inst/O
                         net (fo=0)                   0.000     3.858    Dout
    T14                                                               r  Dout (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           278 Endpoints
Min Delay           278 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/lighting_0/U0/colour_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.503ns  (logic 1.666ns (25.624%)  route 4.836ns (74.376%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  enable_IBUF_inst/O
                         net (fo=80, routed)          3.740     5.282    design_1_i/lighting_0/U0/enable
    SLICE_X108Y107       LUT2 (Prop_lut2_I0_O)        0.124     5.406 r  design_1_i/lighting_0/U0/colour_counter[23]_i_1/O
                         net (fo=23, routed)          1.097     6.503    design_1_i/lighting_0/U0/vram_part0
    SLICE_X105Y102       FDRE                                         r  design_1_i/lighting_0/U0/colour_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.784     5.549    design_1_i/lighting_0/U0/clk
    SLICE_X105Y102       FDRE                                         r  design_1_i/lighting_0/U0/colour_counter_reg[10]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/lighting_0/U0/colour_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.503ns  (logic 1.666ns (25.624%)  route 4.836ns (74.376%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  enable_IBUF_inst/O
                         net (fo=80, routed)          3.740     5.282    design_1_i/lighting_0/U0/enable
    SLICE_X108Y107       LUT2 (Prop_lut2_I0_O)        0.124     5.406 r  design_1_i/lighting_0/U0/colour_counter[23]_i_1/O
                         net (fo=23, routed)          1.097     6.503    design_1_i/lighting_0/U0/vram_part0
    SLICE_X105Y102       FDRE                                         r  design_1_i/lighting_0/U0/colour_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.784     5.549    design_1_i/lighting_0/U0/clk
    SLICE_X105Y102       FDRE                                         r  design_1_i/lighting_0/U0/colour_counter_reg[11]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/lighting_0/U0/colour_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.503ns  (logic 1.666ns (25.624%)  route 4.836ns (74.376%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  enable_IBUF_inst/O
                         net (fo=80, routed)          3.740     5.282    design_1_i/lighting_0/U0/enable
    SLICE_X108Y107       LUT2 (Prop_lut2_I0_O)        0.124     5.406 r  design_1_i/lighting_0/U0/colour_counter[23]_i_1/O
                         net (fo=23, routed)          1.097     6.503    design_1_i/lighting_0/U0/vram_part0
    SLICE_X105Y102       FDRE                                         r  design_1_i/lighting_0/U0/colour_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.784     5.549    design_1_i/lighting_0/U0/clk
    SLICE_X105Y102       FDRE                                         r  design_1_i/lighting_0/U0/colour_counter_reg[12]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/lighting_0/U0/colour_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.503ns  (logic 1.666ns (25.624%)  route 4.836ns (74.376%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  enable_IBUF_inst/O
                         net (fo=80, routed)          3.740     5.282    design_1_i/lighting_0/U0/enable
    SLICE_X108Y107       LUT2 (Prop_lut2_I0_O)        0.124     5.406 r  design_1_i/lighting_0/U0/colour_counter[23]_i_1/O
                         net (fo=23, routed)          1.097     6.503    design_1_i/lighting_0/U0/vram_part0
    SLICE_X105Y102       FDRE                                         r  design_1_i/lighting_0/U0/colour_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.784     5.549    design_1_i/lighting_0/U0/clk
    SLICE_X105Y102       FDRE                                         r  design_1_i/lighting_0/U0/colour_counter_reg[9]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/lighting_0/U0/colour_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.361ns  (logic 1.666ns (26.197%)  route 4.694ns (73.803%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  enable_IBUF_inst/O
                         net (fo=80, routed)          3.740     5.282    design_1_i/lighting_0/U0/enable
    SLICE_X108Y107       LUT2 (Prop_lut2_I0_O)        0.124     5.406 r  design_1_i/lighting_0/U0/colour_counter[23]_i_1/O
                         net (fo=23, routed)          0.954     6.361    design_1_i/lighting_0/U0/vram_part0
    SLICE_X105Y100       FDRE                                         r  design_1_i/lighting_0/U0/colour_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.784     5.549    design_1_i/lighting_0/U0/clk
    SLICE_X105Y100       FDRE                                         r  design_1_i/lighting_0/U0/colour_counter_reg[1]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/lighting_0/U0/colour_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.361ns  (logic 1.666ns (26.197%)  route 4.694ns (73.803%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  enable_IBUF_inst/O
                         net (fo=80, routed)          3.740     5.282    design_1_i/lighting_0/U0/enable
    SLICE_X108Y107       LUT2 (Prop_lut2_I0_O)        0.124     5.406 r  design_1_i/lighting_0/U0/colour_counter[23]_i_1/O
                         net (fo=23, routed)          0.954     6.361    design_1_i/lighting_0/U0/vram_part0
    SLICE_X105Y100       FDRE                                         r  design_1_i/lighting_0/U0/colour_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.784     5.549    design_1_i/lighting_0/U0/clk
    SLICE_X105Y100       FDRE                                         r  design_1_i/lighting_0/U0/colour_counter_reg[2]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/lighting_0/U0/colour_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.361ns  (logic 1.666ns (26.197%)  route 4.694ns (73.803%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  enable_IBUF_inst/O
                         net (fo=80, routed)          3.740     5.282    design_1_i/lighting_0/U0/enable
    SLICE_X108Y107       LUT2 (Prop_lut2_I0_O)        0.124     5.406 r  design_1_i/lighting_0/U0/colour_counter[23]_i_1/O
                         net (fo=23, routed)          0.954     6.361    design_1_i/lighting_0/U0/vram_part0
    SLICE_X105Y100       FDRE                                         r  design_1_i/lighting_0/U0/colour_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.784     5.549    design_1_i/lighting_0/U0/clk
    SLICE_X105Y100       FDRE                                         r  design_1_i/lighting_0/U0/colour_counter_reg[3]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/lighting_0/U0/colour_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.361ns  (logic 1.666ns (26.197%)  route 4.694ns (73.803%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  enable_IBUF_inst/O
                         net (fo=80, routed)          3.740     5.282    design_1_i/lighting_0/U0/enable
    SLICE_X108Y107       LUT2 (Prop_lut2_I0_O)        0.124     5.406 r  design_1_i/lighting_0/U0/colour_counter[23]_i_1/O
                         net (fo=23, routed)          0.954     6.361    design_1_i/lighting_0/U0/vram_part0
    SLICE_X105Y100       FDRE                                         r  design_1_i/lighting_0/U0/colour_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.784     5.549    design_1_i/lighting_0/U0/clk
    SLICE_X105Y100       FDRE                                         r  design_1_i/lighting_0/U0/colour_counter_reg[4]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/lighting_0/U0/colour_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.355ns  (logic 1.666ns (26.219%)  route 4.689ns (73.781%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  enable_IBUF_inst/O
                         net (fo=80, routed)          3.740     5.282    design_1_i/lighting_0/U0/enable
    SLICE_X108Y107       LUT2 (Prop_lut2_I0_O)        0.124     5.406 r  design_1_i/lighting_0/U0/colour_counter[23]_i_1/O
                         net (fo=23, routed)          0.949     6.355    design_1_i/lighting_0/U0/vram_part0
    SLICE_X105Y103       FDRE                                         r  design_1_i/lighting_0/U0/colour_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.783     5.548    design_1_i/lighting_0/U0/clk
    SLICE_X105Y103       FDRE                                         r  design_1_i/lighting_0/U0/colour_counter_reg[13]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/lighting_0/U0/colour_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.355ns  (logic 1.666ns (26.219%)  route 4.689ns (73.781%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  enable_IBUF_inst/O
                         net (fo=80, routed)          3.740     5.282    design_1_i/lighting_0/U0/enable
    SLICE_X108Y107       LUT2 (Prop_lut2_I0_O)        0.124     5.406 r  design_1_i/lighting_0/U0/colour_counter[23]_i_1/O
                         net (fo=23, routed)          0.949     6.355    design_1_i/lighting_0/U0/vram_part0
    SLICE_X105Y103       FDRE                                         r  design_1_i/lighting_0/U0/colour_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.783     5.548    design_1_i/lighting_0/U0/clk
    SLICE_X105Y103       FDRE                                         r  design_1_i/lighting_0/U0/colour_counter_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/lighting_0/U0/marker_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/lighting_0/U0/vram_reg/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.745ns  (logic 0.401ns (53.802%)  route 0.344ns (46.198%))
  Logic Levels:           5  (CARRY4=3 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE                         0.000     0.000 r  design_1_i/lighting_0/U0/marker_reg[11]/C
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/lighting_0/U0/marker_reg[11]/Q
                         net (fo=3, routed)           0.152     0.293    design_1_i/lighting_0/U0/marker[11]
    SLICE_X104Y102       LUT6 (Prop_lut6_I3_O)        0.045     0.338 r  design_1_i/lighting_0/U0/i__carry_i_1/O
                         net (fo=1, routed)           0.000     0.338    design_1_i/lighting_0/U0/i__carry_i_1_n_0
    SLICE_X104Y102       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     0.447 r  design_1_i/lighting_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.447    design_1_i/lighting_0/U0/_inferred__0/i__carry_n_0
    SLICE_X104Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.487 r  design_1_i/lighting_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.487    design_1_i/lighting_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X104Y104       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.066     0.553 r  design_1_i/lighting_0/U0/_inferred__0/i__carry__1/CO[2]
                         net (fo=10, routed)          0.192     0.745    design_1_i/lighting_0/U0/p_0_in1_in
    RAMB18_X5Y42         RAMB18E1                                     r  design_1_i/lighting_0/U0/vram_reg/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.007     2.350    design_1_i/lighting_0/U0/clk
    RAMB18_X5Y42         RAMB18E1                                     r  design_1_i/lighting_0/U0/vram_reg/CLKBWRCLK

Slack:                    inf
  Source:                 design_1_i/lighting_0/U0/marker_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/lighting_0/U0/vram_reg/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.754ns  (logic 0.401ns (53.157%)  route 0.353ns (46.843%))
  Logic Levels:           5  (CARRY4=3 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE                         0.000     0.000 r  design_1_i/lighting_0/U0/marker_reg[11]/C
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/lighting_0/U0/marker_reg[11]/Q
                         net (fo=3, routed)           0.152     0.293    design_1_i/lighting_0/U0/marker[11]
    SLICE_X104Y102       LUT6 (Prop_lut6_I3_O)        0.045     0.338 r  design_1_i/lighting_0/U0/i__carry_i_1/O
                         net (fo=1, routed)           0.000     0.338    design_1_i/lighting_0/U0/i__carry_i_1_n_0
    SLICE_X104Y102       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     0.447 r  design_1_i/lighting_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.447    design_1_i/lighting_0/U0/_inferred__0/i__carry_n_0
    SLICE_X104Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.487 r  design_1_i/lighting_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.487    design_1_i/lighting_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X104Y104       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.066     0.553 r  design_1_i/lighting_0/U0/_inferred__0/i__carry__1/CO[2]
                         net (fo=10, routed)          0.201     0.754    design_1_i/lighting_0/U0/p_0_in1_in
    RAMB18_X5Y42         RAMB18E1                                     r  design_1_i/lighting_0/U0/vram_reg/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.007     2.350    design_1_i/lighting_0/U0/clk
    RAMB18_X5Y42         RAMB18E1                                     r  design_1_i/lighting_0/U0/vram_reg/CLKBWRCLK

Slack:                    inf
  Source:                 design_1_i/lighting_0/U0/marker_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/lighting_0/U0/vram_reg/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.754ns  (logic 0.401ns (53.157%)  route 0.353ns (46.843%))
  Logic Levels:           5  (CARRY4=3 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE                         0.000     0.000 r  design_1_i/lighting_0/U0/marker_reg[11]/C
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/lighting_0/U0/marker_reg[11]/Q
                         net (fo=3, routed)           0.152     0.293    design_1_i/lighting_0/U0/marker[11]
    SLICE_X104Y102       LUT6 (Prop_lut6_I3_O)        0.045     0.338 r  design_1_i/lighting_0/U0/i__carry_i_1/O
                         net (fo=1, routed)           0.000     0.338    design_1_i/lighting_0/U0/i__carry_i_1_n_0
    SLICE_X104Y102       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     0.447 r  design_1_i/lighting_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.447    design_1_i/lighting_0/U0/_inferred__0/i__carry_n_0
    SLICE_X104Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.487 r  design_1_i/lighting_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.487    design_1_i/lighting_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X104Y104       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.066     0.553 r  design_1_i/lighting_0/U0/_inferred__0/i__carry__1/CO[2]
                         net (fo=10, routed)          0.201     0.754    design_1_i/lighting_0/U0/p_0_in1_in
    RAMB18_X5Y42         RAMB18E1                                     r  design_1_i/lighting_0/U0/vram_reg/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.007     2.350    design_1_i/lighting_0/U0/clk
    RAMB18_X5Y42         RAMB18E1                                     r  design_1_i/lighting_0/U0/vram_reg/CLKBWRCLK

Slack:                    inf
  Source:                 design_1_i/lighting_0/U0/marker_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/lighting_0/U0/vram_reg/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.793ns  (logic 0.401ns (50.576%)  route 0.392ns (49.424%))
  Logic Levels:           5  (CARRY4=3 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE                         0.000     0.000 r  design_1_i/lighting_0/U0/marker_reg[11]/C
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/lighting_0/U0/marker_reg[11]/Q
                         net (fo=3, routed)           0.152     0.293    design_1_i/lighting_0/U0/marker[11]
    SLICE_X104Y102       LUT6 (Prop_lut6_I3_O)        0.045     0.338 r  design_1_i/lighting_0/U0/i__carry_i_1/O
                         net (fo=1, routed)           0.000     0.338    design_1_i/lighting_0/U0/i__carry_i_1_n_0
    SLICE_X104Y102       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     0.447 r  design_1_i/lighting_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.447    design_1_i/lighting_0/U0/_inferred__0/i__carry_n_0
    SLICE_X104Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.487 r  design_1_i/lighting_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.487    design_1_i/lighting_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X104Y104       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.066     0.553 r  design_1_i/lighting_0/U0/_inferred__0/i__carry__1/CO[2]
                         net (fo=10, routed)          0.240     0.793    design_1_i/lighting_0/U0/p_0_in1_in
    RAMB18_X5Y42         RAMB18E1                                     r  design_1_i/lighting_0/U0/vram_reg/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.007     2.350    design_1_i/lighting_0/U0/clk
    RAMB18_X5Y42         RAMB18E1                                     r  design_1_i/lighting_0/U0/vram_reg/CLKBWRCLK

Slack:                    inf
  Source:                 design_1_i/lighting_0/U0/marker_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/lighting_0/U0/vram_reg/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.800ns  (logic 0.401ns (50.102%)  route 0.399ns (49.898%))
  Logic Levels:           5  (CARRY4=3 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE                         0.000     0.000 r  design_1_i/lighting_0/U0/marker_reg[11]/C
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/lighting_0/U0/marker_reg[11]/Q
                         net (fo=3, routed)           0.152     0.293    design_1_i/lighting_0/U0/marker[11]
    SLICE_X104Y102       LUT6 (Prop_lut6_I3_O)        0.045     0.338 r  design_1_i/lighting_0/U0/i__carry_i_1/O
                         net (fo=1, routed)           0.000     0.338    design_1_i/lighting_0/U0/i__carry_i_1_n_0
    SLICE_X104Y102       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     0.447 r  design_1_i/lighting_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.447    design_1_i/lighting_0/U0/_inferred__0/i__carry_n_0
    SLICE_X104Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.487 r  design_1_i/lighting_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.487    design_1_i/lighting_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X104Y104       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.066     0.553 r  design_1_i/lighting_0/U0/_inferred__0/i__carry__1/CO[2]
                         net (fo=10, routed)          0.247     0.800    design_1_i/lighting_0/U0/p_0_in1_in
    RAMB18_X5Y42         RAMB18E1                                     r  design_1_i/lighting_0/U0/vram_reg/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.007     2.350    design_1_i/lighting_0/U0/clk
    RAMB18_X5Y42         RAMB18E1                                     r  design_1_i/lighting_0/U0/vram_reg/CLKBWRCLK

Slack:                    inf
  Source:                 design_1_i/lighting_0/U0/marker_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/lighting_0/U0/vram_reg/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.821ns  (logic 0.401ns (48.836%)  route 0.420ns (51.164%))
  Logic Levels:           5  (CARRY4=3 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE                         0.000     0.000 r  design_1_i/lighting_0/U0/marker_reg[11]/C
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/lighting_0/U0/marker_reg[11]/Q
                         net (fo=3, routed)           0.152     0.293    design_1_i/lighting_0/U0/marker[11]
    SLICE_X104Y102       LUT6 (Prop_lut6_I3_O)        0.045     0.338 r  design_1_i/lighting_0/U0/i__carry_i_1/O
                         net (fo=1, routed)           0.000     0.338    design_1_i/lighting_0/U0/i__carry_i_1_n_0
    SLICE_X104Y102       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     0.447 r  design_1_i/lighting_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.447    design_1_i/lighting_0/U0/_inferred__0/i__carry_n_0
    SLICE_X104Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.487 r  design_1_i/lighting_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.487    design_1_i/lighting_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X104Y104       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.066     0.553 r  design_1_i/lighting_0/U0/_inferred__0/i__carry__1/CO[2]
                         net (fo=10, routed)          0.268     0.821    design_1_i/lighting_0/U0/p_0_in1_in
    RAMB18_X5Y42         RAMB18E1                                     r  design_1_i/lighting_0/U0/vram_reg/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.007     2.350    design_1_i/lighting_0/U0/clk
    RAMB18_X5Y42         RAMB18E1                                     r  design_1_i/lighting_0/U0/vram_reg/CLKBWRCLK

Slack:                    inf
  Source:                 design_1_i/lighting_0/U0/marker_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/lighting_0/U0/vram_reg/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.838ns  (logic 0.401ns (47.850%)  route 0.437ns (52.150%))
  Logic Levels:           5  (CARRY4=3 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE                         0.000     0.000 r  design_1_i/lighting_0/U0/marker_reg[11]/C
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/lighting_0/U0/marker_reg[11]/Q
                         net (fo=3, routed)           0.152     0.293    design_1_i/lighting_0/U0/marker[11]
    SLICE_X104Y102       LUT6 (Prop_lut6_I3_O)        0.045     0.338 r  design_1_i/lighting_0/U0/i__carry_i_1/O
                         net (fo=1, routed)           0.000     0.338    design_1_i/lighting_0/U0/i__carry_i_1_n_0
    SLICE_X104Y102       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     0.447 r  design_1_i/lighting_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.447    design_1_i/lighting_0/U0/_inferred__0/i__carry_n_0
    SLICE_X104Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.487 r  design_1_i/lighting_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.487    design_1_i/lighting_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X104Y104       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.066     0.553 r  design_1_i/lighting_0/U0/_inferred__0/i__carry__1/CO[2]
                         net (fo=10, routed)          0.285     0.838    design_1_i/lighting_0/U0/p_0_in1_in
    RAMB18_X5Y42         RAMB18E1                                     r  design_1_i/lighting_0/U0/vram_reg/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.007     2.350    design_1_i/lighting_0/U0/clk
    RAMB18_X5Y42         RAMB18E1                                     r  design_1_i/lighting_0/U0/vram_reg/CLKBWRCLK

Slack:                    inf
  Source:                 design_1_i/lighting_0/U0/marker_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/lighting_0/U0/vram_reg/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.838ns  (logic 0.401ns (47.850%)  route 0.437ns (52.150%))
  Logic Levels:           5  (CARRY4=3 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE                         0.000     0.000 r  design_1_i/lighting_0/U0/marker_reg[11]/C
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/lighting_0/U0/marker_reg[11]/Q
                         net (fo=3, routed)           0.152     0.293    design_1_i/lighting_0/U0/marker[11]
    SLICE_X104Y102       LUT6 (Prop_lut6_I3_O)        0.045     0.338 r  design_1_i/lighting_0/U0/i__carry_i_1/O
                         net (fo=1, routed)           0.000     0.338    design_1_i/lighting_0/U0/i__carry_i_1_n_0
    SLICE_X104Y102       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     0.447 r  design_1_i/lighting_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.447    design_1_i/lighting_0/U0/_inferred__0/i__carry_n_0
    SLICE_X104Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.487 r  design_1_i/lighting_0/U0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.487    design_1_i/lighting_0/U0/_inferred__0/i__carry__0_n_0
    SLICE_X104Y104       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.066     0.553 r  design_1_i/lighting_0/U0/_inferred__0/i__carry__1/CO[2]
                         net (fo=10, routed)          0.285     0.838    design_1_i/lighting_0/U0/p_0_in1_in
    RAMB18_X5Y42         RAMB18E1                                     r  design_1_i/lighting_0/U0/vram_reg/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.007     2.350    design_1_i/lighting_0/U0/clk
    RAMB18_X5Y42         RAMB18E1                                     r  design_1_i/lighting_0/U0/vram_reg/CLKBWRCLK

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/lighting_0/U0/clock_counter_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.158ns  (logic 0.309ns (26.729%)  route 0.848ns (73.271%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  enable_IBUF_inst/O
                         net (fo=80, routed)          0.848     1.158    design_1_i/lighting_0/U0/enable
    SLICE_X106Y117       FDRE                                         r  design_1_i/lighting_0/U0/clock_counter_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.983     2.325    design_1_i/lighting_0/U0/clk
    SLICE_X106Y117       FDRE                                         r  design_1_i/lighting_0/U0/clock_counter_reg[28]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/lighting_0/U0/clock_counter_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.158ns  (logic 0.309ns (26.729%)  route 0.848ns (73.271%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  enable_IBUF_inst/O
                         net (fo=80, routed)          0.848     1.158    design_1_i/lighting_0/U0/enable
    SLICE_X106Y117       FDRE                                         r  design_1_i/lighting_0/U0/clock_counter_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.983     2.325    design_1_i/lighting_0/U0/clk
    SLICE_X106Y117       FDRE                                         r  design_1_i/lighting_0/U0/clock_counter_reg[29]/C





