"C:/Users/sojayaweera/E155/lab1/fpga/sevensegdisp_v3/source/impl_1/top.sv=verilog,work,System Verilog"
"C:/Users/sojayaweera/E155/lab1/fpga/sevensegdisp_v3/source/impl_1/testbench.sv=verilog,work,System Verilog"
