---
layout: archive
title: "Projects"
permalink: /projects/
author_profile: true
---

{% include base_path %}


{% for post in site.portfolio %}
  {% include archive-single.html %}
{% endfor %}

<ol>
<li><p><strong>16 bit Brent Kung Adder - Layout, Back extract and Simulate in Cadence</strong> (Oct '19 - Nov '19) <br /> 
  <em>Advisor: Prof. Dinesh Sharma, EE, IITB</em> <br /> 
<ul>
  <li>   Designed the schematic & layout for a Brent Kung Adder from various functional modules, testing each of them, passing Design Rule Checking (DRC) & Layout Versus Schematic (LVS), and did Parasitic Extraction (PEX)</li> 
<li>   Combined the modules & conducted post layout simulation tests to get accurate adder functionality </li> 
  </ul>
  <a href="https://dimplekochar.github.io/files/report671.pdf">[Report]</a>
  <a href="https://github.com/dimplekochar/16_bit_BrentKung_Adder_Cadence">[files]</a></p></li>

<li><p><strong> 4X4 Butler Matrix Circuit </strong> (Aug '19 - Nov '19) <br /> 
  <em>Advisor: Prof. Jayanta Mukherjee, EE, IITB</em> <br />
  <ul>
<li> Constructed the circuit with 90 &#176 hybrids and phase delay lines for operation at frequency 5.4 GHz </li>
<li> Fabricated on FR4 substrate using microstrip transmission lines and obtained equal power division </li>  
  </ul>
    <a href="https://dimplekochar.github.io/files/report611.pdf">[Report]</a>
  <a href="https://github.com/dimplekochar/Butler_Matrix">[files]</a></p></li>

<li><p><strong> Power Amplifier Design </strong> (Feb '19 - Apr '19) <br /> 
  <em>Advisor: Prof. Jayanta Mukherjee, EE, IITB</em> <br /> 
<ul>
<li> Fabricated a power amplifier of gain 2.5 dB at 520 MHz with S<sub>11</sub> & S<sub>12</sub> values of -18 dB & -35 dB </li>
<li> Designed matching networks for the amplifier IC AFIC901N with microstrip transmission lines </li>  
  </ul>
  <a href="https://dimplekochar.github.io/files/report614.pdf">[Report]</a>
  <a href="https://github.com/dimplekochar/Power_Amplifier_Design">[files]</a></p></li>

<li><p><strong>Heart Monitor</strong></em> (Feb '19 - Mar '19) <br /> 
   <em>Advisor: Prof. Vikram Gadre, EE, IITB</em> <br /> 
<ul>
<li> Stood among the top 5 teams in the Make in India presentation organised for Technical Education Quality Improvement Programme (TEQIP)-III </li>
<li> Acquired, filtered, thresholded and interpolated the signal to obtain its power spectral density in MATLAB and predict the risk of myocardial infraction
  using digital signal processing
 </li>  
  </ul>
  <a href="https://dimplekochar.github.io/files/present338.pdf">[Presentation]</a>
  <a href="https://github.com/dimplekochar/Heart_Monitor">[files]</a></p></li>

<li><p><strong>Noise Free Roads</strong> (Jan '19 - May '19) <br /> 
  <em>Wadhwani Lab, EE, IITB</em> <br /> 
<ul>
<li> Built a device, which can be calibrated according to the horn of a vehicle, to count a specific vehicle’s honks amid noise by an amplitude-frequency threshold circuit
 </li>
<li> Transmitted this data to a server using ESP8266 wirelessly and provided for detection if the device is tampered with; can be used to monitor honking rate of a driver </li>  
  </ul>
  <a href="https://dimplekochar.github.io/files/present344.pdf">[Presentation]</a>
  <a href="https://dimplekochar.github.io/files/report344.pdf">[Report]</a></p></li>


  <li><p><strong>Pipelined RISC Microprocessor</strong> (Jul '18 - Nov '18) <br /> 
  <em>Advisor: Prof.  Virendra Singh, EE, IITB</em> <br />
    <ul>
<li> Designed IITB-RISC, an 8-register, 16-bit computer system which follows the standard 6 stage pipelines
(Instruction fetch, instruction decode, register read, execute, memory access, and write back) capable of executing 15 instructions
  and equipped it with control flow, data forwarding, data dependency hazard detection
  and hazard mitigation </li>
<li> Implemented the design in VHDL, simulated it and tested it on a DE0-Nano FPGA board </li>  
  </ul>
  <a href="https://github.com/dimplekochar/Pipelined_RISC_Microprocessor">[files]</a></p></li>

<li><p><strong>Music Genre Identification</strong> (Feb '18 - May '18) <br /> 
  <em>Advisor: Prof. Preethi Jyothi, CSE, IITB</em> <br /> 
   <ul>
<li> Researched and found that the timbre feature corresponding to the loudest parts of the song gives
better clustering of audio samples and implemented Principal Component Analysis (PCA) to show it </li>
<li> Contrived Bayesian Optimization for tuning of hyperparameters to compute posterior probability
loss; utilized Gini Index for splitting at each node in Random Forests</li>
<li> Achieved an accuracy of 56% and an F1 score of 50.65% using the Random Forest algorithm </li>
     </ul>
  <a href="https://dimplekochar.github.io/files/report419.pdf">[Report]</a>
  <a href="https://github.com/dimplekochar/Music_Genre_Identification">[files]</a></p></li>


<li><p><strong>Touchless Gesture Recognition</strong> (Feb '18 - Apr '18) <br /> 
  <em>Advisor: Prof. Siddharth Tallur, EE, IITB</em> <br /> 
  <ul>
<li> Part of a 2 member team that was awarded the best project among 70 teams </li>
<li> Designed and implemented a touchless gesture audio volume controller, motion tracker (using an LED matrix) 
  and a pattern lock by gesture detection using infrared emitters and sensors  </li>
<li> Implemented the digital logic on an Altera CPLD by coding in VHDL on Altera Quartus software </li>
     </ul>
  <a href="https://dimplekochar.github.io/files/present230.pdf">[Presentation]</a>
  <a href="https://github.com/dimplekochar/Touchless_Gesture_Recognition/">[files]</a></p></li>
</ol>

Other EE Assignments:
<ul>
<li><p><strong>Solving the generalized Sylvester’s equation AXB + CXD = E</strong> (Mar '20 - May '20) <br /> 
  <em>Guide: Prof. Virendra Sule, EE, IITB</em> <br /> 
  Studied various methods in literature and its implementation complexity in today's software. 
  <a href="https://dimplekochar.github.io/files/report613.pdf">[Report]</a></p></li>
  
  <li><p><strong>SAT solver</strong> (Oct '19 - Nov '19) <br /> 
  <em>Guide: Prof. Virendra Singh, EE, IITB</em> <br /> 
    On entering clauses in product of sum form, outputs whether SAT or UNSAT; if SAT provides a solution
  <a href="https://github.com/dimplekochar/SAT_Solver/">[files]</a></p></li>

  <li><p><strong>Simulations of Microelectronics</strong> (Jul '19 - Nov '19) <br /> 
  <em>Guide: Prof. Swaroop Ganguly, EE, IITB</em> <br /> 
    Solved Poisson equation using finite difference scheme and Newton Raphson to obtain electric field, charge, etc. for various device structures.
    Used TCAD Sentaurus for sprocess simulations of implant and sdevice simulations for effect of various recombinations.
  <a href="https://github.com/dimplekochar/MSL/">[files]</a></p></li>

  <li><p><strong>Accelerator and Processor using <a href="https://github.com/madhavPdesai/ahir">Ahir Algorithm (Aa)</a> language</strong> (Jul '19 - Nov '19) <br /> 
  <em>Guide: Prof. M. P. Desai, EE, IITB</em> <br /> 
    Coded an accelerator in Aa for parallel dot product of a data matrix with a kernel matrix. Coded and verified a processor with given ISA in Aa, converted it to VHDL,
    and used xilinx vivado and implemented it on a basys-3 fpga using minicom (UART) to communicate.
  <a href="https://github.com/dimplekochar/789">[files]</a></p></li>

  <li><p><strong>MOS Simulations</strong> (Jan '19 - Apr '19) <br /> 
  <em>Guide: Prof. Souvik Mahapatra, EE, IITB</em> <br /> 
    Simulated substrate charge, band bending, CV curves, effect of interface traps while checking variation with thickness and doping density, and Pao Sah, Brews models 
    using MATLAB
    <a href="https://github.com/dimplekochar/Physics_of_Transistors">[files]</a></p></li>

  <li><p><strong>Filter Design</strong> (Jan '19 - Apr '19) <br /> 
  <em>Guide: Prof. V. M. Gadre, EE, IITB</em> <br /> 
   Built discrete time IIR band pass and band stop filters using Chebyshev and Butterworth approximations respectively with the specifications stated and 
    constructed corresponding FIR filters with the same specifications with Kaiser window using MATLAB
    <a href="https://dimplekochar.github.io/files/report338.pdf">[Report]</a></p></li>

  <li><p><strong>Multicycle Processor</strong> (Jul '18 - Nov '18) <br /> 
  <em>Guide: Prof. Virendra Singh, EE, IITB</em> <br /> 
    Implemented a 16-bit computer system with 15 instructions in the Instruction Set Architecture in VHDL and optimized the architecture for 
    performance using point-to-point communication infrastructure
    <a href="https://github.com/dimplekochar/Multicycle_Processor">[files]</a></p></li>
 
   <li><p><strong>Reaction Game</strong> (Mar '18 - May '18) <br /> 
  <em>Guide: Prof. M. P. Desai, EE, IITB</em> <br /> 
    Coded various components like a Linear-Feedback Shift Register (LFSR), Finite State Machines (FSMs)
and an LCD control module for display using Register Transfer Level (RTL) abstractiona and implemented it on the Altera MAX3000A Complex Programmable Logic Device (CPLD) using Quartus
     <a href="https://github.com/dimplekochar/Reaction_Game">[files]</a></p></li>
 
  
  
</ul>



