{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1569516340212 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1569516340224 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 26 12:45:40 2019 " "Processing started: Thu Sep 26 12:45:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1569516340224 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569516340224 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project3 -c project3_frame " "Command: quartus_map --read_settings_files=on --write_settings_files=off project3 -c project3_frame" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569516340224 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1569516341783 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1569516341783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll " "Found entity 1: Pll" {  } { { "Pll.v" "" { Text "C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/Pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569516360989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569516360989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll_0002 " "Found entity 1: Pll_0002" {  } { { "Pll/Pll_0002.v" "" { Text "C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/Pll/Pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569516360989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569516360989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "SevenSeg.v" "" { Text "C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/SevenSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569516361005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569516361005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_frame.v 2 2 " "Found 2 design units, including 2 entities, in source file project3_frame.v" { { "Info" "ISGN_ENTITY_NAME" "1 project3_frame " "Found entity 1: project3_frame" {  } { { "project3_frame.v" "" { Text "C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569516361021 ""} { "Info" "ISGN_ENTITY_NAME" "2 SXT " "Found entity 2: SXT" {  } { { "project3_frame.v" "" { Text "C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v" 507 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569516361021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569516361021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_project3.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_project3.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_project3 " "Found entity 1: tb_project3" {  } { { "tb_project3.v" "" { Text "C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/tb_project3.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569516361027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569516361027 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wrenno_ID_w project3_frame.v(228) " "Verilog HDL Implicit Net warning at project3_frame.v(228): created implicit net for \"wrenno_ID_w\"" {  } { { "project3_frame.v" "" { Text "C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v" 228 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569516361027 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project3_frame " "Elaborating entity \"project3_frame\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1569516361121 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wrenno_ID_w project3_frame.v(228) " "Verilog HDL or VHDL warning at project3_frame.v(228): object \"wrenno_ID_w\" assigned a value but never read" {  } { { "project3_frame.v" "" { Text "C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v" 228 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1569516361123 "|project3_frame"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "wregno_ID_w project3_frame.v(165) " "Verilog HDL warning at project3_frame.v(165): object wregno_ID_w used but never assigned" {  } { { "project3_frame.v" "" { Text "C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v" 165 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1569516361283 "|project3_frame"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_reg_MEM_w project3_frame.v(167) " "Verilog HDL or VHDL warning at project3_frame.v(167): object \"wr_reg_MEM_w\" assigned a value but never read" {  } { { "project3_frame.v" "" { Text "C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v" 167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1569516361283 "|project3_frame"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "send_nop project3_frame.v(170) " "Verilog HDL warning at project3_frame.v(170): object send_nop used but never assigned" {  } { { "project3_frame.v" "" { Text "C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v" 170 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1569516361283 "|project3_frame"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PC_ID project3_frame.v(173) " "Verilog HDL or VHDL warning at project3_frame.v(173): object \"PC_ID\" assigned a value but never read" {  } { { "project3_frame.v" "" { Text "C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v" 173 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1569516361285 "|project3_frame"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "immval_ID project3_frame.v(177) " "Verilog HDL warning at project3_frame.v(177): object immval_ID used but never assigned" {  } { { "project3_frame.v" "" { Text "C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v" 177 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1569516361286 "|project3_frame"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_jmp_EX_w project3_frame.v(265) " "Verilog HDL or VHDL warning at project3_frame.v(265): object \"is_jmp_EX_w\" assigned a value but never read" {  } { { "project3_frame.v" "" { Text "C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v" 265 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1569516361287 "|project3_frame"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "br_cond_EX project3_frame.v(269) " "Verilog HDL or VHDL warning at project3_frame.v(269): object \"br_cond_EX\" assigned a value but never read" {  } { { "project3_frame.v" "" { Text "C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v" 269 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1569516361287 "|project3_frame"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_EX_w project3_frame.v(281) " "Verilog HDL or VHDL warning at project3_frame.v(281): object \"rd_EX_w\" assigned a value but never read" {  } { { "project3_frame.v" "" { Text "C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v" 281 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1569516361287 "|project3_frame"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rt_EX_w project3_frame.v(283) " "Verilog HDL or VHDL warning at project3_frame.v(283): object \"rt_EX_w\" assigned a value but never read" {  } { { "project3_frame.v" "" { Text "C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1569516361288 "|project3_frame"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_op2_EX project3_frame.v(284) " "Verilog HDL or VHDL warning at project3_frame.v(284): object \"is_op2_EX\" assigned a value but never read" {  } { { "project3_frame.v" "" { Text "C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v" 284 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1569516361288 "|project3_frame"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inst_MEM project3_frame.v(392) " "Verilog HDL or VHDL warning at project3_frame.v(392): object \"inst_MEM\" assigned a value but never read" {  } { { "project3_frame.v" "" { Text "C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v" 392 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1569516361288 "|project3_frame"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_MEM_w project3_frame.v(405) " "Verilog HDL or VHDL warning at project3_frame.v(405): object \"rd_MEM_w\" assigned a value but never read" {  } { { "project3_frame.v" "" { Text "C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v" 405 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1569516361555 "|project3_frame"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rt_MEM_w project3_frame.v(407) " "Verilog HDL or VHDL warning at project3_frame.v(407): object \"rt_MEM_w\" assigned a value but never read" {  } { { "project3_frame.v" "" { Text "C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v" 407 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1569516361555 "|project3_frame"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_op2_MEM project3_frame.v(408) " "Verilog HDL or VHDL warning at project3_frame.v(408): object \"is_op2_MEM\" assigned a value but never read" {  } { { "project3_frame.v" "" { Text "C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v" 408 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1569516361555 "|project3_frame"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "LEDR_out project3_frame.v(498) " "Verilog HDL warning at project3_frame.v(498): object LEDR_out used but never assigned" {  } { { "project3_frame.v" "" { Text "C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v" 498 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1569516361562 "|project3_frame"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "70 0 16383 project3_frame.v(112) " "Verilog HDL warning at project3_frame.v(112): number of words (70) in memory file does not match the number of elements in the address range \[0:16383\]" {  } { { "project3_frame.v" "" { Text "C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v" 112 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1569516361641 "|project3_frame"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 project3_frame.v(206) " "Verilog HDL assignment warning at project3_frame.v(206): truncated value with size 32 to match size of target (1)" {  } { { "project3_frame.v" "" { Text "C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1569516378793 "|project3_frame"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 project3_frame.v(210) " "Verilog HDL assignment warning at project3_frame.v(210): truncated value with size 32 to match size of target (1)" {  } { { "project3_frame.v" "" { Text "C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1569516378793 "|project3_frame"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 project3_frame.v(211) " "Verilog HDL assignment warning at project3_frame.v(211): truncated value with size 32 to match size of target (1)" {  } { { "project3_frame.v" "" { Text "C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1569516378807 "|project3_frame"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 project3_frame.v(212) " "Verilog HDL assignment warning at project3_frame.v(212): truncated value with size 32 to match size of target (1)" {  } { { "project3_frame.v" "" { Text "C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1569516378807 "|project3_frame"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 project3_frame.v(213) " "Verilog HDL assignment warning at project3_frame.v(213): truncated value with size 32 to match size of target (1)" {  } { { "project3_frame.v" "" { Text "C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1569516378807 "|project3_frame"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 project3_frame.v(228) " "Verilog HDL assignment warning at project3_frame.v(228): truncated value with size 4 to match size of target (1)" {  } { { "project3_frame.v" "" { Text "C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1569516378807 "|project3_frame"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 project3_frame.v(235) " "Verilog HDL assignment warning at project3_frame.v(235): truncated value with size 32 to match size of target (1)" {  } { { "project3_frame.v" "" { Text "C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1569516378808 "|project3_frame"}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "project3_frame.v(239) " "Verilog HDL Conditional Statement error at project3_frame.v(239): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "project3_frame.v" "" { Text "C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v" 239 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1569516378808 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "63 32 project3_frame.v(318) " "Verilog HDL assignment warning at project3_frame.v(318): truncated value with size 63 to match size of target (32)" {  } { { "project3_frame.v" "" { Text "C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1569516378810 "|project3_frame"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "63 32 project3_frame.v(319) " "Verilog HDL assignment warning at project3_frame.v(319): truncated value with size 63 to match size of target (32)" {  } { { "project3_frame.v" "" { Text "C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1569516378810 "|project3_frame"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "63 32 project3_frame.v(320) " "Verilog HDL assignment warning at project3_frame.v(320): truncated value with size 63 to match size of target (32)" {  } { { "project3_frame.v" "" { Text "C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1569516378810 "|project3_frame"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "63 32 project3_frame.v(321) " "Verilog HDL assignment warning at project3_frame.v(321): truncated value with size 63 to match size of target (32)" {  } { { "project3_frame.v" "" { Text "C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1569516378810 "|project3_frame"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "63 32 project3_frame.v(322) " "Verilog HDL assignment warning at project3_frame.v(322): truncated value with size 63 to match size of target (32)" {  } { { "project3_frame.v" "" { Text "C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1569516378810 "|project3_frame"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "project3_frame.v(326) " "Verilog HDL warning at project3_frame.v(326): converting signed shift amount to unsigned" {  } { { "project3_frame.v" "" { Text "C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v" 326 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1569516378812 "|project3_frame"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "63 32 project3_frame.v(326) " "Verilog HDL assignment warning at project3_frame.v(326): truncated value with size 63 to match size of target (32)" {  } { { "project3_frame.v" "" { Text "C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1569516378812 "|project3_frame"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "project3_frame.v(327) " "Verilog HDL warning at project3_frame.v(327): converting signed shift amount to unsigned" {  } { { "project3_frame.v" "" { Text "C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v" 327 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1569516378812 "|project3_frame"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "63 32 project3_frame.v(327) " "Verilog HDL assignment warning at project3_frame.v(327): truncated value with size 63 to match size of target (32)" {  } { { "project3_frame.v" "" { Text "C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1569516378813 "|project3_frame"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mispred_EX project3_frame.v(362) " "Verilog HDL Always Construct warning at project3_frame.v(362): inferring latch(es) for variable \"mispred_EX\", which holds its previous value in one or more paths through the always construct" {  } { { "project3_frame.v" "" { Text "C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v" 362 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1569516378828 "|project3_frame"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a 0 project3_frame.v(106) " "Net \"imem.data_a\" at project3_frame.v(106) has no driver or initial value, using a default initial value '0'" {  } { { "project3_frame.v" "" { Text "C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v" 106 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1569516379704 "|project3_frame"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.waddr_a 0 project3_frame.v(106) " "Net \"imem.waddr_a\" at project3_frame.v(106) has no driver or initial value, using a default initial value '0'" {  } { { "project3_frame.v" "" { Text "C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v" 106 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1569516379705 "|project3_frame"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wregno_ID_w 0 project3_frame.v(165) " "Net \"wregno_ID_w\" at project3_frame.v(165) has no driver or initial value, using a default initial value '0'" {  } { { "project3_frame.v" "" { Text "C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v" 165 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1569516379705 "|project3_frame"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "immval_ID 0 project3_frame.v(177) " "Net \"immval_ID\" at project3_frame.v(177) has no driver or initial value, using a default initial value '0'" {  } { { "project3_frame.v" "" { Text "C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v" 177 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1569516379705 "|project3_frame"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LEDR_out 0 project3_frame.v(498) " "Net \"LEDR_out\" at project3_frame.v(498) has no driver or initial value, using a default initial value '0'" {  } { { "project3_frame.v" "" { Text "C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v" 498 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1569516379705 "|project3_frame"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.we_a 0 project3_frame.v(106) " "Net \"imem.we_a\" at project3_frame.v(106) has no driver or initial value, using a default initial value '0'" {  } { { "project3_frame.v" "" { Text "C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v" 106 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1569516379709 "|project3_frame"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "send_nop 0 project3_frame.v(170) " "Net \"send_nop\" at project3_frame.v(170) has no driver or initial value, using a default initial value '0'" {  } { { "project3_frame.v" "" { Text "C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v" 170 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1569516379709 "|project3_frame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mispred_EX project3_frame.v(362) " "Inferred latch for \"mispred_EX\" at project3_frame.v(362)" {  } { { "project3_frame.v" "" { Text "C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569516379780 "|project3_frame"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1569516379885 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 43 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4981 " "Peak virtual memory: 4981 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1569516380185 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 26 12:46:20 2019 " "Processing ended: Thu Sep 26 12:46:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1569516380185 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1569516380185 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1569516380185 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1569516380185 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 43 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 43 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1569516381166 ""}
