{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669714359959 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669714359959 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 17:32:39 2022 " "Processing started: Tue Nov 29 17:32:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669714359959 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714359959 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CurriculumDesign -c CurriculumDesign " "Command: quartus_map --read_settings_files=on --write_settings_files=off CurriculumDesign -c CurriculumDesign" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714359959 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669714360265 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669714360265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/forest/desktop/quartus_prj/fpga_homework/curriculumdesign/rtl/ip_core/div_64_64/div_64_64_inst.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/forest/desktop/quartus_prj/fpga_homework/curriculumdesign/rtl/ip_core/div_64_64/div_64_64_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_64_64_inst " "Found entity 1: div_64_64_inst" {  } { { "../rtl/ip_core/div_64_64/div_64_64_inst.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/div_64_64/div_64_64_inst.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669714368096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/forest/desktop/quartus_prj/fpga_homework/curriculumdesign/rtl/wave_ctrl_fre_pha_data_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/forest/desktop/quartus_prj/fpga_homework/curriculumdesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 wave_ctrl_fre_pha_data_ctrl " "Found entity 1: wave_ctrl_fre_pha_data_ctrl" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669714368098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/forest/desktop/quartus_prj/fpga_homework/curriculumdesign/rtl/tb_wave_ctrl_fre_pha_data_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/forest/desktop/quartus_prj/fpga_homework/curriculumdesign/rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_wave_ctrl_fre_pha_data_ctrl " "Found entity 1: tb_wave_ctrl_fre_pha_data_ctrl" {  } { { "../rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669714368099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/forest/desktop/quartus_prj/fpga_homework/curriculumdesign/rtl/fre_pha_data_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/forest/desktop/quartus_prj/fpga_homework/curriculumdesign/rtl/fre_pha_data_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 fre_pha_data_ctrl " "Found entity 1: fre_pha_data_ctrl" {  } { { "../rtl/fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/fre_pha_data_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669714368101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/forest/desktop/quartus_prj/fpga_homework/curriculumdesign/rtl/wave_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/forest/desktop/quartus_prj/fpga_homework/curriculumdesign/rtl/wave_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 wave_ctrl " "Found entity 1: wave_ctrl" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669714368102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/forest/desktop/quartus_prj/fpga_homework/curriculumdesign/rtl/ip_core/sin_wave_rom_8x4096/sin_wave_rom_8x4096.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/forest/desktop/quartus_prj/fpga_homework/curriculumdesign/rtl/ip_core/sin_wave_rom_8x4096/sin_wave_rom_8x4096.v" { { "Info" "ISGN_ENTITY_NAME" "1 sin_wave_rom_8x4096 " "Found entity 1: sin_wave_rom_8x4096" {  } { { "../rtl/ip_core/sin_wave_rom_8x4096/sin_wave_rom_8x4096.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/sin_wave_rom_8x4096/sin_wave_rom_8x4096.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669714368104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/forest/desktop/quartus_prj/fpga_homework/curriculumdesign/rtl/ip_core/saw_wave_rom_8x4096/saw_wave_rom_8x4096.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/forest/desktop/quartus_prj/fpga_homework/curriculumdesign/rtl/ip_core/saw_wave_rom_8x4096/saw_wave_rom_8x4096.v" { { "Info" "ISGN_ENTITY_NAME" "1 saw_wave_rom_8x4096 " "Found entity 1: saw_wave_rom_8x4096" {  } { { "../rtl/ip_core/saw_wave_rom_8x4096/saw_wave_rom_8x4096.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/saw_wave_rom_8x4096/saw_wave_rom_8x4096.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669714368106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/forest/desktop/quartus_prj/fpga_homework/curriculumdesign/rtl/ip_core/squ_wave_rom_8x4096/squ_wave_rom_8x4096.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/forest/desktop/quartus_prj/fpga_homework/curriculumdesign/rtl/ip_core/squ_wave_rom_8x4096/squ_wave_rom_8x4096.v" { { "Info" "ISGN_ENTITY_NAME" "1 squ_wave_rom_8x4096 " "Found entity 1: squ_wave_rom_8x4096" {  } { { "../rtl/ip_core/squ_wave_rom_8x4096/squ_wave_rom_8x4096.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/squ_wave_rom_8x4096/squ_wave_rom_8x4096.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669714368107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/forest/desktop/quartus_prj/fpga_homework/curriculumdesign/rtl/ip_core/tri_wave_rom_8x4096/tri_wave_rom_8x4096.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/forest/desktop/quartus_prj/fpga_homework/curriculumdesign/rtl/ip_core/tri_wave_rom_8x4096/tri_wave_rom_8x4096.v" { { "Info" "ISGN_ENTITY_NAME" "1 tri_wave_rom_8x4096 " "Found entity 1: tri_wave_rom_8x4096" {  } { { "../rtl/ip_core/tri_wave_rom_8x4096/tri_wave_rom_8x4096.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/tri_wave_rom_8x4096/tri_wave_rom_8x4096.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669714368109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/forest/desktop/quartus_prj/fpga_homework/curriculumdesign/rtl/ip_core/div_64_64/div_64_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/forest/desktop/quartus_prj/fpga_homework/curriculumdesign/rtl/ip_core/div_64_64/div_64_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_64_64 " "Found entity 1: div_64_64" {  } { { "../rtl/ip_core/div_64_64/div_64_64.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/div_64_64/div_64_64.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669714368110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368110 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "fre_pha_data_ctrl fre_pha_data_ctrl.v(23) " "Verilog HDL Parameter Declaration warning at fre_pha_data_ctrl.v(23): Parameter Declaration in module \"fre_pha_data_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/fre_pha_data_ctrl.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1669714368111 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "fre_pha_data_ctrl fre_pha_data_ctrl.v(24) " "Verilog HDL Parameter Declaration warning at fre_pha_data_ctrl.v(24): Parameter Declaration in module \"fre_pha_data_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/fre_pha_data_ctrl.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1669714368111 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "fre_pha_data_ctrl fre_pha_data_ctrl.v(25) " "Verilog HDL Parameter Declaration warning at fre_pha_data_ctrl.v(25): Parameter Declaration in module \"fre_pha_data_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/fre_pha_data_ctrl.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1669714368111 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "wave_ctrl wave_ctrl.v(19) " "Verilog HDL Parameter Declaration warning at wave_ctrl.v(19): Parameter Declaration in module \"wave_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1669714368111 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "wave_ctrl wave_ctrl.v(20) " "Verilog HDL Parameter Declaration warning at wave_ctrl.v(20): Parameter Declaration in module \"wave_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1669714368111 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "wave_ctrl wave_ctrl.v(21) " "Verilog HDL Parameter Declaration warning at wave_ctrl.v(21): Parameter Declaration in module \"wave_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1669714368111 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "wave_ctrl wave_ctrl.v(22) " "Verilog HDL Parameter Declaration warning at wave_ctrl.v(22): Parameter Declaration in module \"wave_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1669714368111 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wave_ctrl_fre_pha_data_ctrl " "Elaborating entity \"wave_ctrl_fre_pha_data_ctrl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669714368181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fre_pha_data_ctrl fre_pha_data_ctrl:u_fre_pha_data_ctrl " "Elaborating entity \"fre_pha_data_ctrl\" for hierarchy \"fre_pha_data_ctrl:u_fre_pha_data_ctrl\"" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "u_fre_pha_data_ctrl" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714368188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_64_64_inst fre_pha_data_ctrl:u_fre_pha_data_ctrl\|div_64_64_inst:u_div_64_64_inst1 " "Elaborating entity \"div_64_64_inst\" for hierarchy \"fre_pha_data_ctrl:u_fre_pha_data_ctrl\|div_64_64_inst:u_div_64_64_inst1\"" {  } { { "../rtl/fre_pha_data_ctrl.v" "u_div_64_64_inst1" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/fre_pha_data_ctrl.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714368191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_64_64 fre_pha_data_ctrl:u_fre_pha_data_ctrl\|div_64_64_inst:u_div_64_64_inst1\|div_64_64:div_64_64_inst " "Elaborating entity \"div_64_64\" for hierarchy \"fre_pha_data_ctrl:u_fre_pha_data_ctrl\|div_64_64_inst:u_div_64_64_inst1\|div_64_64:div_64_64_inst\"" {  } { { "../rtl/ip_core/div_64_64/div_64_64_inst.v" "div_64_64_inst" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/div_64_64/div_64_64_inst.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714368199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide fre_pha_data_ctrl:u_fre_pha_data_ctrl\|div_64_64_inst:u_div_64_64_inst1\|div_64_64:div_64_64_inst\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"fre_pha_data_ctrl:u_fre_pha_data_ctrl\|div_64_64_inst:u_div_64_64_inst1\|div_64_64:div_64_64_inst\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "../rtl/ip_core/div_64_64/div_64_64.v" "LPM_DIVIDE_component" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/div_64_64/div_64_64.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714368225 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fre_pha_data_ctrl:u_fre_pha_data_ctrl\|div_64_64_inst:u_div_64_64_inst1\|div_64_64:div_64_64_inst\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"fre_pha_data_ctrl:u_fre_pha_data_ctrl\|div_64_64_inst:u_div_64_64_inst1\|div_64_64:div_64_64_inst\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "../rtl/ip_core/div_64_64/div_64_64.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/div_64_64/div_64_64.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714368226 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fre_pha_data_ctrl:u_fre_pha_data_ctrl\|div_64_64_inst:u_div_64_64_inst1\|div_64_64:div_64_64_inst\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"fre_pha_data_ctrl:u_fre_pha_data_ctrl\|div_64_64_inst:u_div_64_64_inst1\|div_64_64:div_64_64_inst\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 64 " "Parameter \"lpm_widthd\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 64 " "Parameter \"lpm_widthn\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368226 ""}  } { { "../rtl/ip_core/div_64_64/div_64_64.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/div_64_64/div_64_64.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669714368226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6ps.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6ps.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6ps " "Found entity 1: lpm_divide_6ps" {  } { { "db/lpm_divide_6ps.tdf" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/lpm_divide_6ps.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669714368269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_6ps fre_pha_data_ctrl:u_fre_pha_data_ctrl\|div_64_64_inst:u_div_64_64_inst1\|div_64_64:div_64_64_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_6ps:auto_generated " "Elaborating entity \"lpm_divide_6ps\" for hierarchy \"fre_pha_data_ctrl:u_fre_pha_data_ctrl\|div_64_64_inst:u_div_64_64_inst1\|div_64_64:div_64_64_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_6ps:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "d:/learn/quartus/quartus/libraries/megafunctions/lpm_divide.tdf" 148 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714368270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_jnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_jnh " "Found entity 1: sign_div_unsign_jnh" {  } { { "db/sign_div_unsign_jnh.tdf" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/sign_div_unsign_jnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669714368283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_jnh fre_pha_data_ctrl:u_fre_pha_data_ctrl\|div_64_64_inst:u_div_64_64_inst1\|div_64_64:div_64_64_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_6ps:auto_generated\|sign_div_unsign_jnh:divider " "Elaborating entity \"sign_div_unsign_jnh\" for hierarchy \"fre_pha_data_ctrl:u_fre_pha_data_ctrl\|div_64_64_inst:u_div_64_64_inst1\|div_64_64:div_64_64_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_6ps:auto_generated\|sign_div_unsign_jnh:divider\"" {  } { { "db/lpm_divide_6ps.tdf" "divider" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/lpm_divide_6ps.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714368283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qaf " "Found entity 1: alt_u_div_qaf" {  } { { "db/alt_u_div_qaf.tdf" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/alt_u_div_qaf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669714368509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_qaf fre_pha_data_ctrl:u_fre_pha_data_ctrl\|div_64_64_inst:u_div_64_64_inst1\|div_64_64:div_64_64_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_6ps:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_qaf:divider " "Elaborating entity \"alt_u_div_qaf\" for hierarchy \"fre_pha_data_ctrl:u_fre_pha_data_ctrl\|div_64_64_inst:u_div_64_64_inst1\|div_64_64:div_64_64_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_6ps:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_qaf:divider\"" {  } { { "db/sign_div_unsign_jnh.tdf" "divider" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/sign_div_unsign_jnh.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714368510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669714368608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7pc fre_pha_data_ctrl:u_fre_pha_data_ctrl\|div_64_64_inst:u_div_64_64_inst1\|div_64_64:div_64_64_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_6ps:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_qaf:divider\|add_sub_7pc:add_sub_0 " "Elaborating entity \"add_sub_7pc\" for hierarchy \"fre_pha_data_ctrl:u_fre_pha_data_ctrl\|div_64_64_inst:u_div_64_64_inst1\|div_64_64:div_64_64_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_6ps:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_qaf:divider\|add_sub_7pc:add_sub_0\"" {  } { { "db/alt_u_div_qaf.tdf" "add_sub_0" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/alt_u_div_qaf.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714368609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669714368651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8pc fre_pha_data_ctrl:u_fre_pha_data_ctrl\|div_64_64_inst:u_div_64_64_inst1\|div_64_64:div_64_64_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_6ps:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_qaf:divider\|add_sub_8pc:add_sub_1 " "Elaborating entity \"add_sub_8pc\" for hierarchy \"fre_pha_data_ctrl:u_fre_pha_data_ctrl\|div_64_64_inst:u_div_64_64_inst1\|div_64_64:div_64_64_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_6ps:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_qaf:divider\|add_sub_8pc:add_sub_1\"" {  } { { "db/alt_u_div_qaf.tdf" "add_sub_1" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/alt_u_div_qaf.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714368651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave_ctrl wave_ctrl:u_wave_ctrl " "Elaborating entity \"wave_ctrl\" for hierarchy \"wave_ctrl:u_wave_ctrl\"" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "u_wave_ctrl" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714368689 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "wave_ctrl.v(65) " "Verilog HDL Case Statement warning at wave_ctrl.v(65): incomplete case statement has no default case item" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 65 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1669714368690 "|wave_ctrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "wave_ctrl.v(65) " "Verilog HDL Case Statement information at wave_ctrl.v(65): all case item expressions in this case statement are onehot" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 65 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1669714368690 "|wave_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sin_wave_en wave_ctrl.v(54) " "Verilog HDL Always Construct warning at wave_ctrl.v(54): inferring latch(es) for variable \"sin_wave_en\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669714368690 "|wave_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "squ_wave_en wave_ctrl.v(54) " "Verilog HDL Always Construct warning at wave_ctrl.v(54): inferring latch(es) for variable \"squ_wave_en\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669714368691 "|wave_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tri_wave_en wave_ctrl.v(54) " "Verilog HDL Always Construct warning at wave_ctrl.v(54): inferring latch(es) for variable \"tri_wave_en\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669714368691 "|wave_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saw_wave_en wave_ctrl.v(54) " "Verilog HDL Always Construct warning at wave_ctrl.v(54): inferring latch(es) for variable \"saw_wave_en\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669714368691 "|wave_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sin_wave_rom_addr wave_ctrl.v(54) " "Verilog HDL Always Construct warning at wave_ctrl.v(54): inferring latch(es) for variable \"sin_wave_rom_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669714368691 "|wave_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "squ_wave_rom_addr wave_ctrl.v(54) " "Verilog HDL Always Construct warning at wave_ctrl.v(54): inferring latch(es) for variable \"squ_wave_rom_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669714368691 "|wave_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tri_wave_rom_addr wave_ctrl.v(54) " "Verilog HDL Always Construct warning at wave_ctrl.v(54): inferring latch(es) for variable \"tri_wave_rom_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669714368691 "|wave_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saw_wave_rom_addr wave_ctrl.v(54) " "Verilog HDL Always Construct warning at wave_ctrl.v(54): inferring latch(es) for variable \"saw_wave_rom_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669714368691 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saw_wave_rom_addr\[0\] wave_ctrl.v(54) " "Inferred latch for \"saw_wave_rom_addr\[0\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368691 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saw_wave_rom_addr\[1\] wave_ctrl.v(54) " "Inferred latch for \"saw_wave_rom_addr\[1\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368691 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saw_wave_rom_addr\[2\] wave_ctrl.v(54) " "Inferred latch for \"saw_wave_rom_addr\[2\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368691 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saw_wave_rom_addr\[3\] wave_ctrl.v(54) " "Inferred latch for \"saw_wave_rom_addr\[3\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368691 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saw_wave_rom_addr\[4\] wave_ctrl.v(54) " "Inferred latch for \"saw_wave_rom_addr\[4\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368691 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saw_wave_rom_addr\[5\] wave_ctrl.v(54) " "Inferred latch for \"saw_wave_rom_addr\[5\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368691 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saw_wave_rom_addr\[6\] wave_ctrl.v(54) " "Inferred latch for \"saw_wave_rom_addr\[6\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368691 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saw_wave_rom_addr\[7\] wave_ctrl.v(54) " "Inferred latch for \"saw_wave_rom_addr\[7\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368691 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saw_wave_rom_addr\[8\] wave_ctrl.v(54) " "Inferred latch for \"saw_wave_rom_addr\[8\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368691 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saw_wave_rom_addr\[9\] wave_ctrl.v(54) " "Inferred latch for \"saw_wave_rom_addr\[9\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368691 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saw_wave_rom_addr\[10\] wave_ctrl.v(54) " "Inferred latch for \"saw_wave_rom_addr\[10\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368691 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saw_wave_rom_addr\[11\] wave_ctrl.v(54) " "Inferred latch for \"saw_wave_rom_addr\[11\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368691 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tri_wave_rom_addr\[0\] wave_ctrl.v(54) " "Inferred latch for \"tri_wave_rom_addr\[0\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368691 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tri_wave_rom_addr\[1\] wave_ctrl.v(54) " "Inferred latch for \"tri_wave_rom_addr\[1\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368691 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tri_wave_rom_addr\[2\] wave_ctrl.v(54) " "Inferred latch for \"tri_wave_rom_addr\[2\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368691 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tri_wave_rom_addr\[3\] wave_ctrl.v(54) " "Inferred latch for \"tri_wave_rom_addr\[3\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368691 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tri_wave_rom_addr\[4\] wave_ctrl.v(54) " "Inferred latch for \"tri_wave_rom_addr\[4\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368691 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tri_wave_rom_addr\[5\] wave_ctrl.v(54) " "Inferred latch for \"tri_wave_rom_addr\[5\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368691 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tri_wave_rom_addr\[6\] wave_ctrl.v(54) " "Inferred latch for \"tri_wave_rom_addr\[6\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368691 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tri_wave_rom_addr\[7\] wave_ctrl.v(54) " "Inferred latch for \"tri_wave_rom_addr\[7\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368691 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tri_wave_rom_addr\[8\] wave_ctrl.v(54) " "Inferred latch for \"tri_wave_rom_addr\[8\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368691 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tri_wave_rom_addr\[9\] wave_ctrl.v(54) " "Inferred latch for \"tri_wave_rom_addr\[9\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368691 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tri_wave_rom_addr\[10\] wave_ctrl.v(54) " "Inferred latch for \"tri_wave_rom_addr\[10\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368691 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tri_wave_rom_addr\[11\] wave_ctrl.v(54) " "Inferred latch for \"tri_wave_rom_addr\[11\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368691 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "squ_wave_rom_addr\[0\] wave_ctrl.v(54) " "Inferred latch for \"squ_wave_rom_addr\[0\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368691 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "squ_wave_rom_addr\[1\] wave_ctrl.v(54) " "Inferred latch for \"squ_wave_rom_addr\[1\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368691 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "squ_wave_rom_addr\[2\] wave_ctrl.v(54) " "Inferred latch for \"squ_wave_rom_addr\[2\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368691 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "squ_wave_rom_addr\[3\] wave_ctrl.v(54) " "Inferred latch for \"squ_wave_rom_addr\[3\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368691 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "squ_wave_rom_addr\[4\] wave_ctrl.v(54) " "Inferred latch for \"squ_wave_rom_addr\[4\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368691 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "squ_wave_rom_addr\[5\] wave_ctrl.v(54) " "Inferred latch for \"squ_wave_rom_addr\[5\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368691 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "squ_wave_rom_addr\[6\] wave_ctrl.v(54) " "Inferred latch for \"squ_wave_rom_addr\[6\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368691 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "squ_wave_rom_addr\[7\] wave_ctrl.v(54) " "Inferred latch for \"squ_wave_rom_addr\[7\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368691 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "squ_wave_rom_addr\[8\] wave_ctrl.v(54) " "Inferred latch for \"squ_wave_rom_addr\[8\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368691 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "squ_wave_rom_addr\[9\] wave_ctrl.v(54) " "Inferred latch for \"squ_wave_rom_addr\[9\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368691 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "squ_wave_rom_addr\[10\] wave_ctrl.v(54) " "Inferred latch for \"squ_wave_rom_addr\[10\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368691 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "squ_wave_rom_addr\[11\] wave_ctrl.v(54) " "Inferred latch for \"squ_wave_rom_addr\[11\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368691 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sin_wave_rom_addr\[0\] wave_ctrl.v(54) " "Inferred latch for \"sin_wave_rom_addr\[0\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368691 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sin_wave_rom_addr\[1\] wave_ctrl.v(54) " "Inferred latch for \"sin_wave_rom_addr\[1\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368692 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sin_wave_rom_addr\[2\] wave_ctrl.v(54) " "Inferred latch for \"sin_wave_rom_addr\[2\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368692 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sin_wave_rom_addr\[3\] wave_ctrl.v(54) " "Inferred latch for \"sin_wave_rom_addr\[3\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368692 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sin_wave_rom_addr\[4\] wave_ctrl.v(54) " "Inferred latch for \"sin_wave_rom_addr\[4\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368692 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sin_wave_rom_addr\[5\] wave_ctrl.v(54) " "Inferred latch for \"sin_wave_rom_addr\[5\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368692 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sin_wave_rom_addr\[6\] wave_ctrl.v(54) " "Inferred latch for \"sin_wave_rom_addr\[6\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368692 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sin_wave_rom_addr\[7\] wave_ctrl.v(54) " "Inferred latch for \"sin_wave_rom_addr\[7\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368692 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sin_wave_rom_addr\[8\] wave_ctrl.v(54) " "Inferred latch for \"sin_wave_rom_addr\[8\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368692 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sin_wave_rom_addr\[9\] wave_ctrl.v(54) " "Inferred latch for \"sin_wave_rom_addr\[9\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368692 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sin_wave_rom_addr\[10\] wave_ctrl.v(54) " "Inferred latch for \"sin_wave_rom_addr\[10\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368692 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sin_wave_rom_addr\[11\] wave_ctrl.v(54) " "Inferred latch for \"sin_wave_rom_addr\[11\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368692 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saw_wave_en\[0\] wave_ctrl.v(54) " "Inferred latch for \"saw_wave_en\[0\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368692 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tri_wave_en\[0\] wave_ctrl.v(54) " "Inferred latch for \"tri_wave_en\[0\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368692 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "squ_wave_en\[0\] wave_ctrl.v(54) " "Inferred latch for \"squ_wave_en\[0\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368692 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sin_wave_en\[0\] wave_ctrl.v(54) " "Inferred latch for \"sin_wave_en\[0\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368692 "|wave_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin_wave_rom_8x4096 wave_ctrl:u_wave_ctrl\|sin_wave_rom_8x4096:sin_wave_rom_8x4096_inst " "Elaborating entity \"sin_wave_rom_8x4096\" for hierarchy \"wave_ctrl:u_wave_ctrl\|sin_wave_rom_8x4096:sin_wave_rom_8x4096_inst\"" {  } { { "../rtl/wave_ctrl.v" "sin_wave_rom_8x4096_inst" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714368697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wave_ctrl:u_wave_ctrl\|sin_wave_rom_8x4096:sin_wave_rom_8x4096_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"wave_ctrl:u_wave_ctrl\|sin_wave_rom_8x4096:sin_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\"" {  } { { "../rtl/ip_core/sin_wave_rom_8x4096/sin_wave_rom_8x4096.v" "altsyncram_component" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/sin_wave_rom_8x4096/sin_wave_rom_8x4096.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714368732 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wave_ctrl:u_wave_ctrl\|sin_wave_rom_8x4096:sin_wave_rom_8x4096_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"wave_ctrl:u_wave_ctrl\|sin_wave_rom_8x4096:sin_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\"" {  } { { "../rtl/ip_core/sin_wave_rom_8x4096/sin_wave_rom_8x4096.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/sin_wave_rom_8x4096/sin_wave_rom_8x4096.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714368735 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wave_ctrl:u_wave_ctrl\|sin_wave_rom_8x4096:sin_wave_rom_8x4096_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"wave_ctrl:u_wave_ctrl\|sin_wave_rom_8x4096:sin_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../../matlab_prj/sin_wave_8x4096.mif " "Parameter \"init_file\" = \"../../../matlab_prj/sin_wave_8x4096.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368735 ""}  } { { "../rtl/ip_core/sin_wave_rom_8x4096/sin_wave_rom_8x4096.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/sin_wave_rom_8x4096/sin_wave_rom_8x4096.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669714368735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k4c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k4c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k4c1 " "Found entity 1: altsyncram_k4c1" {  } { { "db/altsyncram_k4c1.tdf" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/altsyncram_k4c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669714368781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k4c1 wave_ctrl:u_wave_ctrl\|sin_wave_rom_8x4096:sin_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_k4c1:auto_generated " "Elaborating entity \"altsyncram_k4c1\" for hierarchy \"wave_ctrl:u_wave_ctrl\|sin_wave_rom_8x4096:sin_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_k4c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/learn/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714368782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "squ_wave_rom_8x4096 wave_ctrl:u_wave_ctrl\|squ_wave_rom_8x4096:squ_wave_rom_8x4096_inst " "Elaborating entity \"squ_wave_rom_8x4096\" for hierarchy \"wave_ctrl:u_wave_ctrl\|squ_wave_rom_8x4096:squ_wave_rom_8x4096_inst\"" {  } { { "../rtl/wave_ctrl.v" "squ_wave_rom_8x4096_inst" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714368790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wave_ctrl:u_wave_ctrl\|squ_wave_rom_8x4096:squ_wave_rom_8x4096_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"wave_ctrl:u_wave_ctrl\|squ_wave_rom_8x4096:squ_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\"" {  } { { "../rtl/ip_core/squ_wave_rom_8x4096/squ_wave_rom_8x4096.v" "altsyncram_component" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/squ_wave_rom_8x4096/squ_wave_rom_8x4096.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714368799 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wave_ctrl:u_wave_ctrl\|squ_wave_rom_8x4096:squ_wave_rom_8x4096_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"wave_ctrl:u_wave_ctrl\|squ_wave_rom_8x4096:squ_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\"" {  } { { "../rtl/ip_core/squ_wave_rom_8x4096/squ_wave_rom_8x4096.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/squ_wave_rom_8x4096/squ_wave_rom_8x4096.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714368803 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wave_ctrl:u_wave_ctrl\|squ_wave_rom_8x4096:squ_wave_rom_8x4096_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"wave_ctrl:u_wave_ctrl\|squ_wave_rom_8x4096:squ_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../../matlab_prj/squ_wave_8x4096.mif " "Parameter \"init_file\" = \"../../../matlab_prj/squ_wave_8x4096.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368803 ""}  } { { "../rtl/ip_core/squ_wave_rom_8x4096/squ_wave_rom_8x4096.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/squ_wave_rom_8x4096/squ_wave_rom_8x4096.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669714368803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_35c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_35c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_35c1 " "Found entity 1: altsyncram_35c1" {  } { { "db/altsyncram_35c1.tdf" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/altsyncram_35c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669714368845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_35c1 wave_ctrl:u_wave_ctrl\|squ_wave_rom_8x4096:squ_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_35c1:auto_generated " "Elaborating entity \"altsyncram_35c1\" for hierarchy \"wave_ctrl:u_wave_ctrl\|squ_wave_rom_8x4096:squ_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_35c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/learn/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714368845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_wave_rom_8x4096 wave_ctrl:u_wave_ctrl\|tri_wave_rom_8x4096:tri_wave_rom_8x4096_inst " "Elaborating entity \"tri_wave_rom_8x4096\" for hierarchy \"wave_ctrl:u_wave_ctrl\|tri_wave_rom_8x4096:tri_wave_rom_8x4096_inst\"" {  } { { "../rtl/wave_ctrl.v" "tri_wave_rom_8x4096_inst" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714368853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wave_ctrl:u_wave_ctrl\|tri_wave_rom_8x4096:tri_wave_rom_8x4096_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"wave_ctrl:u_wave_ctrl\|tri_wave_rom_8x4096:tri_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\"" {  } { { "../rtl/ip_core/tri_wave_rom_8x4096/tri_wave_rom_8x4096.v" "altsyncram_component" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/tri_wave_rom_8x4096/tri_wave_rom_8x4096.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714368858 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wave_ctrl:u_wave_ctrl\|tri_wave_rom_8x4096:tri_wave_rom_8x4096_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"wave_ctrl:u_wave_ctrl\|tri_wave_rom_8x4096:tri_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\"" {  } { { "../rtl/ip_core/tri_wave_rom_8x4096/tri_wave_rom_8x4096.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/tri_wave_rom_8x4096/tri_wave_rom_8x4096.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714368863 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wave_ctrl:u_wave_ctrl\|tri_wave_rom_8x4096:tri_wave_rom_8x4096_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"wave_ctrl:u_wave_ctrl\|tri_wave_rom_8x4096:tri_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../../matlab_prj/tri_wave_8x4096.mif " "Parameter \"init_file\" = \"../../../matlab_prj/tri_wave_8x4096.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368863 ""}  } { { "../rtl/ip_core/tri_wave_rom_8x4096/tri_wave_rom_8x4096.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/tri_wave_rom_8x4096/tri_wave_rom_8x4096.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669714368863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p4c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p4c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p4c1 " "Found entity 1: altsyncram_p4c1" {  } { { "db/altsyncram_p4c1.tdf" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/altsyncram_p4c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669714368907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p4c1 wave_ctrl:u_wave_ctrl\|tri_wave_rom_8x4096:tri_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_p4c1:auto_generated " "Elaborating entity \"altsyncram_p4c1\" for hierarchy \"wave_ctrl:u_wave_ctrl\|tri_wave_rom_8x4096:tri_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_p4c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/learn/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714368907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saw_wave_rom_8x4096 wave_ctrl:u_wave_ctrl\|saw_wave_rom_8x4096:saw_wave_rom_8x4096_inst " "Elaborating entity \"saw_wave_rom_8x4096\" for hierarchy \"wave_ctrl:u_wave_ctrl\|saw_wave_rom_8x4096:saw_wave_rom_8x4096_inst\"" {  } { { "../rtl/wave_ctrl.v" "saw_wave_rom_8x4096_inst" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714368914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wave_ctrl:u_wave_ctrl\|saw_wave_rom_8x4096:saw_wave_rom_8x4096_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"wave_ctrl:u_wave_ctrl\|saw_wave_rom_8x4096:saw_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\"" {  } { { "../rtl/ip_core/saw_wave_rom_8x4096/saw_wave_rom_8x4096.v" "altsyncram_component" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/saw_wave_rom_8x4096/saw_wave_rom_8x4096.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714368920 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wave_ctrl:u_wave_ctrl\|saw_wave_rom_8x4096:saw_wave_rom_8x4096_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"wave_ctrl:u_wave_ctrl\|saw_wave_rom_8x4096:saw_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\"" {  } { { "../rtl/ip_core/saw_wave_rom_8x4096/saw_wave_rom_8x4096.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/saw_wave_rom_8x4096/saw_wave_rom_8x4096.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714368926 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wave_ctrl:u_wave_ctrl\|saw_wave_rom_8x4096:saw_wave_rom_8x4096_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"wave_ctrl:u_wave_ctrl\|saw_wave_rom_8x4096:saw_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../../matlab_prj/saw_wave_8x4096.mif " "Parameter \"init_file\" = \"../../../matlab_prj/saw_wave_8x4096.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714368926 ""}  } { { "../rtl/ip_core/saw_wave_rom_8x4096/saw_wave_rom_8x4096.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/saw_wave_rom_8x4096/saw_wave_rom_8x4096.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669714368926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l4c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l4c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l4c1 " "Found entity 1: altsyncram_l4c1" {  } { { "db/altsyncram_l4c1.tdf" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/altsyncram_l4c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669714368967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714368967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l4c1 wave_ctrl:u_wave_ctrl\|saw_wave_rom_8x4096:saw_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_l4c1:auto_generated " "Elaborating entity \"altsyncram_l4c1\" for hierarchy \"wave_ctrl:u_wave_ctrl\|saw_wave_rom_8x4096:saw_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_l4c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/learn/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714368968 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "fre_pha_data_ctrl:u_fre_pha_data_ctrl\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fre_pha_data_ctrl:u_fre_pha_data_ctrl\|Mult0\"" {  } { { "../rtl/fre_pha_data_ctrl.v" "Mult0" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/fre_pha_data_ctrl.v" 41 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669714371499 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fre_pha_data_ctrl:u_fre_pha_data_ctrl\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fre_pha_data_ctrl:u_fre_pha_data_ctrl\|Mult1\"" {  } { { "../rtl/fre_pha_data_ctrl.v" "Mult1" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/fre_pha_data_ctrl.v" 50 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669714371499 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1669714371499 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fre_pha_data_ctrl:u_fre_pha_data_ctrl\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fre_pha_data_ctrl:u_fre_pha_data_ctrl\|lpm_mult:Mult0\"" {  } { { "../rtl/fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/fre_pha_data_ctrl.v" 41 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714372059 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fre_pha_data_ctrl:u_fre_pha_data_ctrl\|lpm_mult:Mult0 " "Instantiated megafunction \"fre_pha_data_ctrl:u_fre_pha_data_ctrl\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714372059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 20 " "Parameter \"LPM_WIDTHB\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714372059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714372059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714372059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714372059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714372059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714372059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714372059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714372059 ""}  } { { "../rtl/fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/fre_pha_data_ctrl.v" 41 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669714372059 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fre_pha_data_ctrl:u_fre_pha_data_ctrl\|lpm_mult:Mult0\|multcore:mult_core fre_pha_data_ctrl:u_fre_pha_data_ctrl\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fre_pha_data_ctrl:u_fre_pha_data_ctrl\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"fre_pha_data_ctrl:u_fre_pha_data_ctrl\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/learn/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../rtl/fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/fre_pha_data_ctrl.v" 41 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714372104 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fre_pha_data_ctrl:u_fre_pha_data_ctrl\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder fre_pha_data_ctrl:u_fre_pha_data_ctrl\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fre_pha_data_ctrl:u_fre_pha_data_ctrl\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"fre_pha_data_ctrl:u_fre_pha_data_ctrl\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/learn/quartus/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../rtl/fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/fre_pha_data_ctrl.v" 41 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714372128 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fre_pha_data_ctrl:u_fre_pha_data_ctrl\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] fre_pha_data_ctrl:u_fre_pha_data_ctrl\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fre_pha_data_ctrl:u_fre_pha_data_ctrl\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fre_pha_data_ctrl:u_fre_pha_data_ctrl\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/learn/quartus/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/fre_pha_data_ctrl.v" 41 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714372161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ogh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ogh " "Found entity 1: add_sub_ogh" {  } { { "db/add_sub_ogh.tdf" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/add_sub_ogh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669714372205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714372205 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fre_pha_data_ctrl:u_fre_pha_data_ctrl\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add fre_pha_data_ctrl:u_fre_pha_data_ctrl\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fre_pha_data_ctrl:u_fre_pha_data_ctrl\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"fre_pha_data_ctrl:u_fre_pha_data_ctrl\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/learn/quartus/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../rtl/fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/fre_pha_data_ctrl.v" 41 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714372219 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fre_pha_data_ctrl:u_fre_pha_data_ctrl\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] fre_pha_data_ctrl:u_fre_pha_data_ctrl\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fre_pha_data_ctrl:u_fre_pha_data_ctrl\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fre_pha_data_ctrl:u_fre_pha_data_ctrl\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/learn/quartus/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/fre_pha_data_ctrl.v" 41 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714372242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_sgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_sgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_sgh " "Found entity 1: add_sub_sgh" {  } { { "db/add_sub_sgh.tdf" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/add_sub_sgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669714372295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714372295 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fre_pha_data_ctrl:u_fre_pha_data_ctrl\|lpm_mult:Mult0\|altshift:external_latency_ffs fre_pha_data_ctrl:u_fre_pha_data_ctrl\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fre_pha_data_ctrl:u_fre_pha_data_ctrl\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"fre_pha_data_ctrl:u_fre_pha_data_ctrl\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/learn/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../rtl/fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/fre_pha_data_ctrl.v" 41 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714372319 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fre_pha_data_ctrl:u_fre_pha_data_ctrl\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"fre_pha_data_ctrl:u_fre_pha_data_ctrl\|lpm_mult:Mult1\"" {  } { { "../rtl/fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/fre_pha_data_ctrl.v" 50 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714372345 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fre_pha_data_ctrl:u_fre_pha_data_ctrl\|lpm_mult:Mult1 " "Instantiated megafunction \"fre_pha_data_ctrl:u_fre_pha_data_ctrl\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714372345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714372345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714372345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714372345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714372345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714372345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714372345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714372345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714372345 ""}  } { { "../rtl/fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/fre_pha_data_ctrl.v" 50 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669714372345 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fre_pha_data_ctrl:u_fre_pha_data_ctrl\|lpm_mult:Mult1\|multcore:mult_core fre_pha_data_ctrl:u_fre_pha_data_ctrl\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"fre_pha_data_ctrl:u_fre_pha_data_ctrl\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"fre_pha_data_ctrl:u_fre_pha_data_ctrl\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/learn/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../rtl/fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/fre_pha_data_ctrl.v" 50 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714372359 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fre_pha_data_ctrl:u_fre_pha_data_ctrl\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder fre_pha_data_ctrl:u_fre_pha_data_ctrl\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"fre_pha_data_ctrl:u_fre_pha_data_ctrl\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"fre_pha_data_ctrl:u_fre_pha_data_ctrl\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "d:/learn/quartus/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../rtl/fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/fre_pha_data_ctrl.v" 50 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714372365 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fre_pha_data_ctrl:u_fre_pha_data_ctrl\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] fre_pha_data_ctrl:u_fre_pha_data_ctrl\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"fre_pha_data_ctrl:u_fre_pha_data_ctrl\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fre_pha_data_ctrl:u_fre_pha_data_ctrl\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/learn/quartus/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/fre_pha_data_ctrl.v" 50 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714372375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ngh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ngh " "Found entity 1: add_sub_ngh" {  } { { "db/add_sub_ngh.tdf" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/add_sub_ngh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669714372415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714372415 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fre_pha_data_ctrl:u_fre_pha_data_ctrl\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add fre_pha_data_ctrl:u_fre_pha_data_ctrl\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"fre_pha_data_ctrl:u_fre_pha_data_ctrl\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"fre_pha_data_ctrl:u_fre_pha_data_ctrl\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/learn/quartus/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../rtl/fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/fre_pha_data_ctrl.v" 50 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714372425 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fre_pha_data_ctrl:u_fre_pha_data_ctrl\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] fre_pha_data_ctrl:u_fre_pha_data_ctrl\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"fre_pha_data_ctrl:u_fre_pha_data_ctrl\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fre_pha_data_ctrl:u_fre_pha_data_ctrl\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/learn/quartus/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/fre_pha_data_ctrl.v" 50 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714372435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rgh " "Found entity 1: add_sub_rgh" {  } { { "db/add_sub_rgh.tdf" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/add_sub_rgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669714372480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714372480 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fre_pha_data_ctrl:u_fre_pha_data_ctrl\|lpm_mult:Mult1\|altshift:external_latency_ffs fre_pha_data_ctrl:u_fre_pha_data_ctrl\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"fre_pha_data_ctrl:u_fre_pha_data_ctrl\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"fre_pha_data_ctrl:u_fre_pha_data_ctrl\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/learn/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../rtl/fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/fre_pha_data_ctrl.v" 50 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714372489 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_ctrl:u_wave_ctrl\|saw_wave_rom_addr\[0\] " "Latch wave_ctrl:u_wave_ctrl\|saw_wave_rom_addr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wave_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal wave_sel\[0\]" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669714373032 ""}  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669714373032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_ctrl:u_wave_ctrl\|saw_wave_rom_addr\[1\] " "Latch wave_ctrl:u_wave_ctrl\|saw_wave_rom_addr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wave_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal wave_sel\[0\]" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669714373032 ""}  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669714373032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_ctrl:u_wave_ctrl\|saw_wave_rom_addr\[2\] " "Latch wave_ctrl:u_wave_ctrl\|saw_wave_rom_addr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wave_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal wave_sel\[0\]" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669714373032 ""}  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669714373032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_ctrl:u_wave_ctrl\|saw_wave_rom_addr\[3\] " "Latch wave_ctrl:u_wave_ctrl\|saw_wave_rom_addr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wave_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal wave_sel\[0\]" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669714373033 ""}  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669714373033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_ctrl:u_wave_ctrl\|saw_wave_rom_addr\[4\] " "Latch wave_ctrl:u_wave_ctrl\|saw_wave_rom_addr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wave_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal wave_sel\[0\]" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669714373033 ""}  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669714373033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_ctrl:u_wave_ctrl\|saw_wave_rom_addr\[5\] " "Latch wave_ctrl:u_wave_ctrl\|saw_wave_rom_addr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wave_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal wave_sel\[0\]" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669714373033 ""}  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669714373033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_ctrl:u_wave_ctrl\|saw_wave_rom_addr\[6\] " "Latch wave_ctrl:u_wave_ctrl\|saw_wave_rom_addr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wave_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal wave_sel\[0\]" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669714373033 ""}  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669714373033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_ctrl:u_wave_ctrl\|saw_wave_rom_addr\[7\] " "Latch wave_ctrl:u_wave_ctrl\|saw_wave_rom_addr\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wave_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal wave_sel\[0\]" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669714373033 ""}  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669714373033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_ctrl:u_wave_ctrl\|saw_wave_rom_addr\[8\] " "Latch wave_ctrl:u_wave_ctrl\|saw_wave_rom_addr\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wave_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal wave_sel\[0\]" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669714373033 ""}  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669714373033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_ctrl:u_wave_ctrl\|saw_wave_rom_addr\[9\] " "Latch wave_ctrl:u_wave_ctrl\|saw_wave_rom_addr\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wave_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal wave_sel\[0\]" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669714373033 ""}  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669714373033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_ctrl:u_wave_ctrl\|saw_wave_rom_addr\[10\] " "Latch wave_ctrl:u_wave_ctrl\|saw_wave_rom_addr\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wave_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal wave_sel\[0\]" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669714373033 ""}  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669714373033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_ctrl:u_wave_ctrl\|saw_wave_rom_addr\[11\] " "Latch wave_ctrl:u_wave_ctrl\|saw_wave_rom_addr\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wave_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal wave_sel\[0\]" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669714373033 ""}  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669714373033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_ctrl:u_wave_ctrl\|tri_wave_rom_addr\[0\] " "Latch wave_ctrl:u_wave_ctrl\|tri_wave_rom_addr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wave_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal wave_sel\[0\]" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669714373033 ""}  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669714373033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_ctrl:u_wave_ctrl\|tri_wave_rom_addr\[1\] " "Latch wave_ctrl:u_wave_ctrl\|tri_wave_rom_addr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wave_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal wave_sel\[0\]" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669714373033 ""}  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669714373033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_ctrl:u_wave_ctrl\|tri_wave_rom_addr\[2\] " "Latch wave_ctrl:u_wave_ctrl\|tri_wave_rom_addr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wave_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal wave_sel\[0\]" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669714373033 ""}  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669714373033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_ctrl:u_wave_ctrl\|tri_wave_rom_addr\[3\] " "Latch wave_ctrl:u_wave_ctrl\|tri_wave_rom_addr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wave_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal wave_sel\[0\]" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669714373033 ""}  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669714373033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_ctrl:u_wave_ctrl\|tri_wave_rom_addr\[4\] " "Latch wave_ctrl:u_wave_ctrl\|tri_wave_rom_addr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wave_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal wave_sel\[0\]" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669714373033 ""}  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669714373033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_ctrl:u_wave_ctrl\|tri_wave_rom_addr\[5\] " "Latch wave_ctrl:u_wave_ctrl\|tri_wave_rom_addr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wave_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal wave_sel\[0\]" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669714373033 ""}  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669714373033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_ctrl:u_wave_ctrl\|tri_wave_rom_addr\[6\] " "Latch wave_ctrl:u_wave_ctrl\|tri_wave_rom_addr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wave_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal wave_sel\[0\]" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669714373034 ""}  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669714373034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_ctrl:u_wave_ctrl\|tri_wave_rom_addr\[7\] " "Latch wave_ctrl:u_wave_ctrl\|tri_wave_rom_addr\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wave_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal wave_sel\[0\]" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669714373034 ""}  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669714373034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_ctrl:u_wave_ctrl\|tri_wave_rom_addr\[8\] " "Latch wave_ctrl:u_wave_ctrl\|tri_wave_rom_addr\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wave_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal wave_sel\[0\]" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669714373034 ""}  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669714373034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_ctrl:u_wave_ctrl\|tri_wave_rom_addr\[9\] " "Latch wave_ctrl:u_wave_ctrl\|tri_wave_rom_addr\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wave_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal wave_sel\[0\]" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669714373034 ""}  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669714373034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_ctrl:u_wave_ctrl\|tri_wave_rom_addr\[10\] " "Latch wave_ctrl:u_wave_ctrl\|tri_wave_rom_addr\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wave_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal wave_sel\[0\]" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669714373034 ""}  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669714373034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_ctrl:u_wave_ctrl\|tri_wave_rom_addr\[11\] " "Latch wave_ctrl:u_wave_ctrl\|tri_wave_rom_addr\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wave_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal wave_sel\[0\]" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669714373034 ""}  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669714373034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_ctrl:u_wave_ctrl\|squ_wave_rom_addr\[0\] " "Latch wave_ctrl:u_wave_ctrl\|squ_wave_rom_addr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wave_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal wave_sel\[0\]" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669714373034 ""}  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669714373034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_ctrl:u_wave_ctrl\|squ_wave_rom_addr\[1\] " "Latch wave_ctrl:u_wave_ctrl\|squ_wave_rom_addr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wave_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal wave_sel\[0\]" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669714373034 ""}  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669714373034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_ctrl:u_wave_ctrl\|squ_wave_rom_addr\[2\] " "Latch wave_ctrl:u_wave_ctrl\|squ_wave_rom_addr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wave_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal wave_sel\[0\]" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669714373034 ""}  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669714373034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_ctrl:u_wave_ctrl\|squ_wave_rom_addr\[3\] " "Latch wave_ctrl:u_wave_ctrl\|squ_wave_rom_addr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wave_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal wave_sel\[0\]" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669714373034 ""}  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669714373034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_ctrl:u_wave_ctrl\|squ_wave_rom_addr\[4\] " "Latch wave_ctrl:u_wave_ctrl\|squ_wave_rom_addr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wave_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal wave_sel\[0\]" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669714373034 ""}  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669714373034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_ctrl:u_wave_ctrl\|squ_wave_rom_addr\[5\] " "Latch wave_ctrl:u_wave_ctrl\|squ_wave_rom_addr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wave_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal wave_sel\[0\]" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669714373034 ""}  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669714373034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_ctrl:u_wave_ctrl\|squ_wave_rom_addr\[6\] " "Latch wave_ctrl:u_wave_ctrl\|squ_wave_rom_addr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wave_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal wave_sel\[0\]" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669714373034 ""}  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669714373034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_ctrl:u_wave_ctrl\|squ_wave_rom_addr\[7\] " "Latch wave_ctrl:u_wave_ctrl\|squ_wave_rom_addr\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wave_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal wave_sel\[0\]" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669714373034 ""}  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669714373034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_ctrl:u_wave_ctrl\|squ_wave_rom_addr\[8\] " "Latch wave_ctrl:u_wave_ctrl\|squ_wave_rom_addr\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wave_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal wave_sel\[0\]" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669714373034 ""}  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669714373034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_ctrl:u_wave_ctrl\|squ_wave_rom_addr\[9\] " "Latch wave_ctrl:u_wave_ctrl\|squ_wave_rom_addr\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wave_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal wave_sel\[0\]" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669714373034 ""}  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669714373034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_ctrl:u_wave_ctrl\|squ_wave_rom_addr\[10\] " "Latch wave_ctrl:u_wave_ctrl\|squ_wave_rom_addr\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wave_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal wave_sel\[0\]" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669714373034 ""}  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669714373034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_ctrl:u_wave_ctrl\|squ_wave_rom_addr\[11\] " "Latch wave_ctrl:u_wave_ctrl\|squ_wave_rom_addr\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wave_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal wave_sel\[0\]" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669714373034 ""}  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669714373034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_ctrl:u_wave_ctrl\|sin_wave_rom_addr\[0\] " "Latch wave_ctrl:u_wave_ctrl\|sin_wave_rom_addr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wave_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal wave_sel\[0\]" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669714373035 ""}  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669714373035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_ctrl:u_wave_ctrl\|sin_wave_rom_addr\[1\] " "Latch wave_ctrl:u_wave_ctrl\|sin_wave_rom_addr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wave_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal wave_sel\[0\]" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669714373035 ""}  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669714373035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_ctrl:u_wave_ctrl\|sin_wave_rom_addr\[2\] " "Latch wave_ctrl:u_wave_ctrl\|sin_wave_rom_addr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wave_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal wave_sel\[0\]" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669714373035 ""}  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669714373035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_ctrl:u_wave_ctrl\|sin_wave_rom_addr\[3\] " "Latch wave_ctrl:u_wave_ctrl\|sin_wave_rom_addr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wave_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal wave_sel\[0\]" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669714373035 ""}  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669714373035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_ctrl:u_wave_ctrl\|sin_wave_rom_addr\[4\] " "Latch wave_ctrl:u_wave_ctrl\|sin_wave_rom_addr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wave_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal wave_sel\[0\]" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669714373035 ""}  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669714373035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_ctrl:u_wave_ctrl\|sin_wave_rom_addr\[5\] " "Latch wave_ctrl:u_wave_ctrl\|sin_wave_rom_addr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wave_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal wave_sel\[0\]" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669714373035 ""}  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669714373035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_ctrl:u_wave_ctrl\|sin_wave_rom_addr\[6\] " "Latch wave_ctrl:u_wave_ctrl\|sin_wave_rom_addr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wave_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal wave_sel\[0\]" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669714373035 ""}  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669714373035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_ctrl:u_wave_ctrl\|sin_wave_rom_addr\[7\] " "Latch wave_ctrl:u_wave_ctrl\|sin_wave_rom_addr\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wave_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal wave_sel\[0\]" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669714373035 ""}  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669714373035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_ctrl:u_wave_ctrl\|sin_wave_rom_addr\[8\] " "Latch wave_ctrl:u_wave_ctrl\|sin_wave_rom_addr\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wave_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal wave_sel\[0\]" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669714373035 ""}  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669714373035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_ctrl:u_wave_ctrl\|sin_wave_rom_addr\[9\] " "Latch wave_ctrl:u_wave_ctrl\|sin_wave_rom_addr\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wave_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal wave_sel\[0\]" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669714373035 ""}  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669714373035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_ctrl:u_wave_ctrl\|sin_wave_rom_addr\[10\] " "Latch wave_ctrl:u_wave_ctrl\|sin_wave_rom_addr\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wave_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal wave_sel\[0\]" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669714373035 ""}  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669714373035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_ctrl:u_wave_ctrl\|sin_wave_rom_addr\[11\] " "Latch wave_ctrl:u_wave_ctrl\|sin_wave_rom_addr\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wave_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal wave_sel\[0\]" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669714373035 ""}  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669714373035 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/fre_pha_data_ctrl.v" 104 -1 0 } } { "../rtl/fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/fre_pha_data_ctrl.v" 95 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1669714373055 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1669714373056 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[10\] GND " "Pin \"data_out\[10\]\" is stuck at GND" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669714382195 "|wave_ctrl_fre_pha_data_ctrl|data_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[11\] GND " "Pin \"data_out\[11\]\" is stuck at GND" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669714382195 "|wave_ctrl_fre_pha_data_ctrl|data_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[12\] GND " "Pin \"data_out\[12\]\" is stuck at GND" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669714382195 "|wave_ctrl_fre_pha_data_ctrl|data_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[13\] GND " "Pin \"data_out\[13\]\" is stuck at GND" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669714382195 "|wave_ctrl_fre_pha_data_ctrl|data_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[14\] GND " "Pin \"data_out\[14\]\" is stuck at GND" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669714382195 "|wave_ctrl_fre_pha_data_ctrl|data_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[15\] GND " "Pin \"data_out\[15\]\" is stuck at GND" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669714382195 "|wave_ctrl_fre_pha_data_ctrl|data_out[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1669714382195 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669714382355 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669714384106 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669714384509 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714384509 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pha_x\[1\] " "No output dependent on input pin \"pha_x\[1\]\"" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669714384754 "|wave_ctrl_fre_pha_data_ctrl|pha_x[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pha_x\[2\] " "No output dependent on input pin \"pha_x\[2\]\"" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669714384754 "|wave_ctrl_fre_pha_data_ctrl|pha_x[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pha_x\[3\] " "No output dependent on input pin \"pha_x\[3\]\"" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669714384754 "|wave_ctrl_fre_pha_data_ctrl|pha_x[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pha_x\[4\] " "No output dependent on input pin \"pha_x\[4\]\"" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669714384754 "|wave_ctrl_fre_pha_data_ctrl|pha_x[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pha_x\[5\] " "No output dependent on input pin \"pha_x\[5\]\"" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669714384754 "|wave_ctrl_fre_pha_data_ctrl|pha_x[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pha_x\[6\] " "No output dependent on input pin \"pha_x\[6\]\"" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669714384754 "|wave_ctrl_fre_pha_data_ctrl|pha_x[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pha_x\[7\] " "No output dependent on input pin \"pha_x\[7\]\"" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669714384754 "|wave_ctrl_fre_pha_data_ctrl|pha_x[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1669714384754 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6810 " "Implemented 6810 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "52 " "Implemented 52 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669714384754 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669714384754 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6710 " "Implemented 6710 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669714384754 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1669714384754 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669714384754 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 128 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 128 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669714384779 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 17:33:04 2022 " "Processing ended: Tue Nov 29 17:33:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669714384779 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669714384779 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669714384779 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714384779 ""}
