

================================================================
== Vivado HLS Report for 'sort'
================================================================
* Date:           Fri Jun 29 15:42:02 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        bubble_sort
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+---------+------+---------+---------+
    |     Latency    |    Interval    | Pipeline|
    |  min |   max   |  min |   max   |   Type  |
    +------+---------+------+---------+---------+
    |  4002|  2002002|  4002|  2002002|   none  |
    +------+---------+------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+---------+----------+-----------+-----------+---------+----------+
        |             |     Latency    | Iteration|  Initiation Interval  |   Trip  |          |
        |  Loop Name  |  min |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------+------+---------+----------+-----------+-----------+---------+----------+
        |- Loop 1     |  2000|  2000000| 2 ~ 2000 |          -|          -|     1000|    no    |
        | + Loop 1.1  |     0|     1998|         2|          -|          -| 0 ~ 999 |    no    |
        |- Loop 2     |  2000|     2000|         2|          -|          -|     1000|    no    |
        +-------------+------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
	5  / (tmp)
3 --> 
	4  / (!exitcond1)
	2  / (exitcond1)
4 --> 
	3  / true
5 --> 
	6  / (!exitcond)
6 --> 
	5  / true

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %a) nounwind, !map !7"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %out_r) nounwind, !map !13"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @sort_str) nounwind"
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %1" [bubble_sort/sort.c:7]

 <State 2> : 1.77ns
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%indvars_iv = phi i11 [ %i, %4 ], [ 999, %0 ]"
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %indvars_iv, i32 10)" [bubble_sort/sort.c:7]
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind"
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader.preheader, label %.preheader2.preheader" [bubble_sort/sort.c:7]
ST_2 : Operation 15 [1/1] (1.76ns)   --->   "br label %.preheader2" [bubble_sort/sort.c:9]
ST_2 : Operation 16 [1/1] (1.76ns)   --->   "br label %.preheader" [bubble_sort/sort.c:19]

 <State 3> : 5.21ns
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%j = phi i10 [ %j_1, %._crit_edge ], [ 0, %.preheader2.preheader ]"
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%j_cast = zext i10 %j to i11" [bubble_sort/sort.c:9]
ST_3 : Operation 19 [1/1] (1.88ns)   --->   "%exitcond1 = icmp eq i11 %j_cast, %indvars_iv" [bubble_sort/sort.c:9]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 999, i64 0) nounwind"
ST_3 : Operation 21 [1/1] (1.95ns)   --->   "%j_1 = add i10 %j, 1" [bubble_sort/sort.c:11]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %4, label %2" [bubble_sort/sort.c:9]
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_1 = zext i10 %j to i64" [bubble_sort/sort.c:11]
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [1000 x i32]* %a, i64 0, i64 %tmp_1" [bubble_sort/sort.c:11]
ST_3 : Operation 25 [2/2] (3.25ns)   --->   "%tmp_2 = load i32* %a_addr, align 4" [bubble_sort/sort.c:11]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_3 = zext i10 %j_1 to i64" [bubble_sort/sort.c:11]
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr [1000 x i32]* %a, i64 0, i64 %tmp_3" [bubble_sort/sort.c:11]
ST_3 : Operation 28 [2/2] (3.25ns)   --->   "%a_load_1 = load i32* %a_addr_1, align 4" [bubble_sort/sort.c:11]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 29 [1/1] (1.97ns)   --->   "%i = add i11 %indvars_iv, -1" [bubble_sort/sort.c:7]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br label %1" [bubble_sort/sort.c:7]

 <State 4> : 6.51ns
ST_4 : Operation 31 [1/2] (3.25ns)   --->   "%tmp_2 = load i32* %a_addr, align 4" [bubble_sort/sort.c:11]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 32 [1/2] (3.25ns)   --->   "%a_load_1 = load i32* %a_addr_1, align 4" [bubble_sort/sort.c:11]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 33 [1/1] (2.47ns)   --->   "%tmp_4 = icmp sgt i32 %tmp_2, %a_load_1" [bubble_sort/sort.c:11]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %3, label %._crit_edge" [bubble_sort/sort.c:11]
ST_4 : Operation 35 [1/1] (3.25ns)   --->   "store i32 %a_load_1, i32* %a_addr, align 4" [bubble_sort/sort.c:13]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 36 [1/1] (3.25ns)   --->   "store i32 %tmp_2, i32* %a_addr_1, align 4" [bubble_sort/sort.c:14]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "br label %._crit_edge" [bubble_sort/sort.c:15]
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "br label %.preheader2" [bubble_sort/sort.c:9]

 <State 5> : 3.25ns
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%i_1 = phi i10 [ %i_2, %5 ], [ 0, %.preheader.preheader ]"
ST_5 : Operation 40 [1/1] (1.77ns)   --->   "%exitcond = icmp eq i10 %i_1, -24" [bubble_sort/sort.c:19]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind"
ST_5 : Operation 42 [1/1] (1.95ns)   --->   "%i_2 = add i10 %i_1, 1" [bubble_sort/sort.c:19]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %6, label %5" [bubble_sort/sort.c:19]
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_5 = zext i10 %i_1 to i64" [bubble_sort/sort.c:20]
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr [1000 x i32]* %a, i64 0, i64 %tmp_5" [bubble_sort/sort.c:20]
ST_5 : Operation 46 [2/2] (3.25ns)   --->   "%a_load = load i32* %a_addr_2, align 4" [bubble_sort/sort.c:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "ret void" [bubble_sort/sort.c:21]

 <State 6> : 6.51ns
ST_6 : Operation 48 [1/2] (3.25ns)   --->   "%a_load = load i32* %a_addr_2, align 4" [bubble_sort/sort.c:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%out_addr = getelementptr [1000 x i32]* %out_r, i64 0, i64 %tmp_5" [bubble_sort/sort.c:20]
ST_6 : Operation 50 [1/1] (3.25ns)   --->   "store i32 %a_load, i32* %out_addr, align 4" [bubble_sort/sort.c:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "br label %.preheader" [bubble_sort/sort.c:19]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', bubble_sort/sort.c:7) [8]  (1.77 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', bubble_sort/sort.c:11) [15]  (1.77 ns)

 <State 3>: 5.21ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', bubble_sort/sort.c:11) [15]  (0 ns)
	'add' operation ('j', bubble_sort/sort.c:11) [19]  (1.96 ns)
	'getelementptr' operation ('a_addr_1', bubble_sort/sort.c:11) [26]  (0 ns)
	'load' operation ('a_load_1', bubble_sort/sort.c:11) on array 'a' [27]  (3.25 ns)

 <State 4>: 6.51ns
The critical path consists of the following:
	'load' operation ('tmp', bubble_sort/sort.c:11) on array 'a' [24]  (3.25 ns)
	'store' operation (bubble_sort/sort.c:14) of variable 'tmp', bubble_sort/sort.c:11 on array 'a' [32]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', bubble_sort/sort.c:19) [42]  (0 ns)
	'getelementptr' operation ('a_addr_2', bubble_sort/sort.c:20) [49]  (0 ns)
	'load' operation ('a_load', bubble_sort/sort.c:20) on array 'a' [50]  (3.25 ns)

 <State 6>: 6.51ns
The critical path consists of the following:
	'load' operation ('a_load', bubble_sort/sort.c:20) on array 'a' [50]  (3.25 ns)
	'store' operation (bubble_sort/sort.c:20) of variable 'a_load', bubble_sort/sort.c:20 on array 'out_r' [52]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
