// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "Conv1DMac_new407.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic Conv1DMac_new407::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic Conv1DMac_new407::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<3> Conv1DMac_new407::ap_ST_fsm_state1 = "1";
const sc_lv<3> Conv1DMac_new407::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<3> Conv1DMac_new407::ap_ST_fsm_state6 = "100";
const bool Conv1DMac_new407::ap_const_boolean_1 = true;
const sc_lv<32> Conv1DMac_new407::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> Conv1DMac_new407::ap_const_lv32_1 = "1";
const bool Conv1DMac_new407::ap_const_boolean_0 = false;
const sc_lv<1> Conv1DMac_new407::ap_const_lv1_0 = "0";
const sc_lv<1> Conv1DMac_new407::ap_const_lv1_1 = "1";
const sc_lv<23> Conv1DMac_new407::ap_const_lv23_0 = "00000000000000000000000";
const sc_lv<12> Conv1DMac_new407::ap_const_lv12_0 = "000000000000";
const sc_lv<5> Conv1DMac_new407::ap_const_lv5_0 = "00000";
const sc_lv<7> Conv1DMac_new407::ap_const_lv7_0 = "0000000";
const sc_lv<8> Conv1DMac_new407::ap_const_lv8_0 = "00000000";
const sc_lv<6> Conv1DMac_new407::ap_const_lv6_0 = "000000";
const sc_lv<23> Conv1DMac_new407::ap_const_lv23_400000 = "10000000000000000000000";
const sc_lv<23> Conv1DMac_new407::ap_const_lv23_1 = "1";
const sc_lv<12> Conv1DMac_new407::ap_const_lv12_400 = "10000000000";
const sc_lv<10> Conv1DMac_new407::ap_const_lv10_0 = "0000000000";
const sc_lv<4> Conv1DMac_new407::ap_const_lv4_0 = "0000";
const sc_lv<7> Conv1DMac_new407::ap_const_lv7_40 = "1000000";
const sc_lv<5> Conv1DMac_new407::ap_const_lv5_1 = "1";
const sc_lv<7> Conv1DMac_new407::ap_const_lv7_3F = "111111";
const sc_lv<7> Conv1DMac_new407::ap_const_lv7_1 = "1";
const sc_lv<12> Conv1DMac_new407::ap_const_lv12_1 = "1";
const sc_lv<32> Conv1DMac_new407::ap_const_lv32_F = "1111";
const sc_lv<32> Conv1DMac_new407::ap_const_lv32_7 = "111";
const sc_lv<32> Conv1DMac_new407::ap_const_lv32_E = "1110";
const sc_lv<32> Conv1DMac_new407::ap_const_lv32_6 = "110";
const sc_lv<32> Conv1DMac_new407::ap_const_lv32_5 = "101";
const sc_lv<8> Conv1DMac_new407::ap_const_lv8_12 = "10010";
const sc_lv<8> Conv1DMac_new407::ap_const_lv8_28 = "101000";
const sc_lv<8> Conv1DMac_new407::ap_const_lv8_16 = "10110";
const sc_lv<8> Conv1DMac_new407::ap_const_lv8_C = "1100";
const sc_lv<8> Conv1DMac_new407::ap_const_lv8_FD = "11111101";
const sc_lv<8> Conv1DMac_new407::ap_const_lv8_18 = "11000";
const sc_lv<8> Conv1DMac_new407::ap_const_lv8_1B = "11011";
const sc_lv<8> Conv1DMac_new407::ap_const_lv8_F2 = "11110010";
const sc_lv<8> Conv1DMac_new407::ap_const_lv8_15 = "10101";
const sc_lv<8> Conv1DMac_new407::ap_const_lv8_22 = "100010";
const sc_lv<8> Conv1DMac_new407::ap_const_lv8_25 = "100101";
const sc_lv<8> Conv1DMac_new407::ap_const_lv8_FC = "11111100";
const sc_lv<8> Conv1DMac_new407::ap_const_lv8_A = "1010";
const sc_lv<8> Conv1DMac_new407::ap_const_lv8_10 = "10000";
const sc_lv<8> Conv1DMac_new407::ap_const_lv8_FF = "11111111";
const sc_lv<8> Conv1DMac_new407::ap_const_lv8_5 = "101";
const sc_lv<8> Conv1DMac_new407::ap_const_lv8_1E = "11110";
const sc_lv<8> Conv1DMac_new407::ap_const_lv8_1D = "11101";
const sc_lv<8> Conv1DMac_new407::ap_const_lv8_13 = "10011";
const sc_lv<8> Conv1DMac_new407::ap_const_lv8_4 = "100";
const sc_lv<8> Conv1DMac_new407::ap_const_lv8_14 = "10100";
const sc_lv<8> Conv1DMac_new407::ap_const_lv8_6 = "110";
const sc_lv<8> Conv1DMac_new407::ap_const_lv8_24 = "100100";
const sc_lv<8> Conv1DMac_new407::ap_const_lv8_D = "1101";
const sc_lv<8> Conv1DMac_new407::ap_const_lv8_F = "1111";
const sc_lv<8> Conv1DMac_new407::ap_const_lv8_20 = "100000";
const sc_lv<8> Conv1DMac_new407::ap_const_lv8_11 = "10001";
const sc_lv<8> Conv1DMac_new407::ap_const_lv8_1A = "11010";
const sc_lv<32> Conv1DMac_new407::ap_const_lv32_2 = "10";

Conv1DMac_new407::Conv1DMac_new407(sc_module_name name) : sc_module(name), mVcdFile(0) {
    weights1_m_weights_V_U = new Conv1DMac_new407_zec("weights1_m_weights_V_U");
    weights1_m_weights_V_U->clk(ap_clk);
    weights1_m_weights_V_U->reset(ap_rst);
    weights1_m_weights_V_U->address0(weights1_m_weights_V_address0);
    weights1_m_weights_V_U->ce0(weights1_m_weights_V_ce0);
    weights1_m_weights_V_U->q0(weights1_m_weights_V_q0);
    weights1_m_weights_V_1_U = new Conv1DMac_new407_Aem("weights1_m_weights_V_1_U");
    weights1_m_weights_V_1_U->clk(ap_clk);
    weights1_m_weights_V_1_U->reset(ap_rst);
    weights1_m_weights_V_1_U->address0(weights1_m_weights_V_1_address0);
    weights1_m_weights_V_1_U->ce0(weights1_m_weights_V_1_ce0);
    weights1_m_weights_V_1_U->q0(weights1_m_weights_V_1_q0);
    weights1_m_weights_V_2_U = new Conv1DMac_new407_Bew("weights1_m_weights_V_2_U");
    weights1_m_weights_V_2_U->clk(ap_clk);
    weights1_m_weights_V_2_U->reset(ap_rst);
    weights1_m_weights_V_2_U->address0(weights1_m_weights_V_2_address0);
    weights1_m_weights_V_2_U->ce0(weights1_m_weights_V_2_ce0);
    weights1_m_weights_V_2_U->q0(weights1_m_weights_V_2_q0);
    weights1_m_weights_V_3_U = new Conv1DMac_new407_CeG("weights1_m_weights_V_3_U");
    weights1_m_weights_V_3_U->clk(ap_clk);
    weights1_m_weights_V_3_U->reset(ap_rst);
    weights1_m_weights_V_3_U->address0(weights1_m_weights_V_3_address0);
    weights1_m_weights_V_3_U->ce0(weights1_m_weights_V_3_ce0);
    weights1_m_weights_V_3_U->q0(weights1_m_weights_V_3_q0);
    computeS1_mux_164DeQ_U45 = new computeS1_mux_164DeQ<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4,8>("computeS1_mux_164DeQ_U45");
    computeS1_mux_164DeQ_U45->din0(ap_var_for_const0);
    computeS1_mux_164DeQ_U45->din1(ap_var_for_const0);
    computeS1_mux_164DeQ_U45->din2(ap_var_for_const1);
    computeS1_mux_164DeQ_U45->din3(ap_var_for_const0);
    computeS1_mux_164DeQ_U45->din4(ap_var_for_const0);
    computeS1_mux_164DeQ_U45->din5(ap_var_for_const2);
    computeS1_mux_164DeQ_U45->din6(ap_var_for_const3);
    computeS1_mux_164DeQ_U45->din7(ap_var_for_const0);
    computeS1_mux_164DeQ_U45->din8(ap_var_for_const4);
    computeS1_mux_164DeQ_U45->din9(ap_var_for_const5);
    computeS1_mux_164DeQ_U45->din10(ap_var_for_const6);
    computeS1_mux_164DeQ_U45->din11(ap_var_for_const7);
    computeS1_mux_164DeQ_U45->din12(ap_var_for_const8);
    computeS1_mux_164DeQ_U45->din13(ap_var_for_const0);
    computeS1_mux_164DeQ_U45->din14(ap_var_for_const9);
    computeS1_mux_164DeQ_U45->din15(ap_var_for_const0);
    computeS1_mux_164DeQ_U45->din16(nm_t_mid2_reg_1117_pp0_iter2_reg);
    computeS1_mux_164DeQ_U45->dout(tmp_95_fu_895_p18);
    computeS1_mux_164DeQ_U46 = new computeS1_mux_164DeQ<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4,8>("computeS1_mux_164DeQ_U46");
    computeS1_mux_164DeQ_U46->din0(ap_var_for_const10);
    computeS1_mux_164DeQ_U46->din1(ap_var_for_const1);
    computeS1_mux_164DeQ_U46->din2(ap_var_for_const0);
    computeS1_mux_164DeQ_U46->din3(ap_var_for_const11);
    computeS1_mux_164DeQ_U46->din4(ap_var_for_const12);
    computeS1_mux_164DeQ_U46->din5(ap_var_for_const0);
    computeS1_mux_164DeQ_U46->din6(ap_var_for_const13);
    computeS1_mux_164DeQ_U46->din7(ap_var_for_const0);
    computeS1_mux_164DeQ_U46->din8(ap_var_for_const14);
    computeS1_mux_164DeQ_U46->din9(ap_var_for_const0);
    computeS1_mux_164DeQ_U46->din10(ap_var_for_const1);
    computeS1_mux_164DeQ_U46->din11(ap_var_for_const0);
    computeS1_mux_164DeQ_U46->din12(ap_var_for_const14);
    computeS1_mux_164DeQ_U46->din13(ap_var_for_const15);
    computeS1_mux_164DeQ_U46->din14(ap_var_for_const16);
    computeS1_mux_164DeQ_U46->din15(ap_var_for_const14);
    computeS1_mux_164DeQ_U46->din16(nm_t_mid2_reg_1117_pp0_iter2_reg);
    computeS1_mux_164DeQ_U46->dout(tmp_96_fu_938_p18);
    computeS1_mux_164DeQ_U47 = new computeS1_mux_164DeQ<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4,8>("computeS1_mux_164DeQ_U47");
    computeS1_mux_164DeQ_U47->din0(ap_var_for_const0);
    computeS1_mux_164DeQ_U47->din1(ap_var_for_const17);
    computeS1_mux_164DeQ_U47->din2(ap_var_for_const18);
    computeS1_mux_164DeQ_U47->din3(ap_var_for_const0);
    computeS1_mux_164DeQ_U47->din4(ap_var_for_const0);
    computeS1_mux_164DeQ_U47->din5(ap_var_for_const0);
    computeS1_mux_164DeQ_U47->din6(ap_var_for_const19);
    computeS1_mux_164DeQ_U47->din7(ap_var_for_const20);
    computeS1_mux_164DeQ_U47->din8(ap_var_for_const0);
    computeS1_mux_164DeQ_U47->din9(ap_var_for_const21);
    computeS1_mux_164DeQ_U47->din10(ap_var_for_const22);
    computeS1_mux_164DeQ_U47->din11(ap_var_for_const23);
    computeS1_mux_164DeQ_U47->din12(ap_var_for_const24);
    computeS1_mux_164DeQ_U47->din13(ap_var_for_const0);
    computeS1_mux_164DeQ_U47->din14(ap_var_for_const25);
    computeS1_mux_164DeQ_U47->din15(ap_var_for_const26);
    computeS1_mux_164DeQ_U47->din16(nm_t_mid2_reg_1117_pp0_iter2_reg);
    computeS1_mux_164DeQ_U47->dout(tmp_97_fu_981_p18);
    computeS1_mux_164DeQ_U48 = new computeS1_mux_164DeQ<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4,8>("computeS1_mux_164DeQ_U48");
    computeS1_mux_164DeQ_U48->din0(ap_var_for_const19);
    computeS1_mux_164DeQ_U48->din1(ap_var_for_const27);
    computeS1_mux_164DeQ_U48->din2(ap_var_for_const0);
    computeS1_mux_164DeQ_U48->din3(ap_var_for_const0);
    computeS1_mux_164DeQ_U48->din4(ap_var_for_const20);
    computeS1_mux_164DeQ_U48->din5(ap_var_for_const10);
    computeS1_mux_164DeQ_U48->din6(ap_var_for_const17);
    computeS1_mux_164DeQ_U48->din7(ap_var_for_const26);
    computeS1_mux_164DeQ_U48->din8(ap_var_for_const22);
    computeS1_mux_164DeQ_U48->din9(ap_var_for_const28);
    computeS1_mux_164DeQ_U48->din10(ap_var_for_const11);
    computeS1_mux_164DeQ_U48->din11(ap_var_for_const28);
    computeS1_mux_164DeQ_U48->din12(ap_var_for_const0);
    computeS1_mux_164DeQ_U48->din13(ap_var_for_const3);
    computeS1_mux_164DeQ_U48->din14(ap_var_for_const0);
    computeS1_mux_164DeQ_U48->din15(ap_var_for_const28);
    computeS1_mux_164DeQ_U48->din16(nm_t_mid2_reg_1117_pp0_iter2_reg);
    computeS1_mux_164DeQ_U48->dout(tmp_98_fu_1024_p18);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state6);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_01001);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten5_reg_1108 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( tmp_82_reg_1135_pp0_iter2_reg );

    SC_METHOD(thread_ap_block_pp0_stage0_11001);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten5_reg_1108 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( tmp_82_reg_1135_pp0_iter2_reg );

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten5_reg_1108 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( tmp_82_reg_1135_pp0_iter2_reg );

    SC_METHOD(thread_ap_block_state1);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter1);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( exitcond_flatten5_reg_1108 );

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter2);

    SC_METHOD(thread_ap_block_state5_pp0_stage0_iter3);
    sensitive << ( out_V_V_full_n );
    sensitive << ( tmp_82_reg_1135_pp0_iter2_reg );

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state2);
    sensitive << ( exitcond_flatten5_fu_341_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state6 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( real_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( internal_ap_ready );

    SC_METHOD(thread_exitcond_flatten5_fu_341_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( indvar_flatten5_reg_265 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_exitcond_flatten_fu_353_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( indvar_flatten_reg_276 );
    sensitive << ( exitcond_flatten5_fu_341_p2 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_in_V_V_blk_n);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( exitcond_flatten5_reg_1108 );

    SC_METHOD(thread_in_V_V_read);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten5_reg_1108 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_indvar_flatten_next5_fu_347_p2);
    sensitive << ( indvar_flatten5_reg_265 );

    SC_METHOD(thread_indvar_flatten_next_fu_485_p3);
    sensitive << ( exitcond_flatten_fu_353_p2 );
    sensitive << ( indvar_flatten_op_fu_479_p2 );

    SC_METHOD(thread_indvar_flatten_op_fu_479_p2);
    sensitive << ( indvar_flatten_reg_276 );

    SC_METHOD(thread_internal_ap_ready);
    sensitive << ( ap_CS_fsm_state6 );

    SC_METHOD(thread_macRegisters_0_V_fu_828_p2);
    sensitive << ( p_Val2_s_141_reg_1174 );
    sensitive << ( tmp1_fu_822_p2 );

    SC_METHOD(thread_macRegisters_1_V_fu_842_p2);
    sensitive << ( p_Val2_75_1_reg_1184 );
    sensitive << ( tmp2_fu_836_p2 );

    SC_METHOD(thread_macRegisters_2_V_fu_856_p2);
    sensitive << ( p_Val2_75_2_reg_1194 );
    sensitive << ( tmp3_fu_850_p2 );

    SC_METHOD(thread_macRegisters_3_V_fu_870_p2);
    sensitive << ( p_Val2_75_3_reg_1204 );
    sensitive << ( tmp4_fu_864_p2 );

    SC_METHOD(thread_nm_1_fu_401_p2);
    sensitive << ( nm_mid_fu_359_p3 );

    SC_METHOD(thread_nm_mid2_fu_449_p3);
    sensitive << ( nm_mid_fu_359_p3 );
    sensitive << ( tmp_73_mid_fu_395_p2 );
    sensitive << ( nm_1_fu_401_p2 );

    SC_METHOD(thread_nm_mid_fu_359_p3);
    sensitive << ( nm_reg_287 );
    sensitive << ( exitcond_flatten_fu_353_p2 );

    SC_METHOD(thread_nm_t_mid2_fu_441_p3);
    sensitive << ( tmp_73_mid_fu_395_p2 );
    sensitive << ( tmp_620_fu_421_p1 );
    sensitive << ( nm_t_mid_fu_375_p3 );

    SC_METHOD(thread_nm_t_mid_fu_375_p3);
    sensitive << ( tmp_fu_329_p1 );
    sensitive << ( exitcond_flatten_fu_353_p2 );

    SC_METHOD(thread_not_exitcond_flatten_fu_383_p2);
    sensitive << ( exitcond_flatten_fu_353_p2 );

    SC_METHOD(thread_out_V_V_blk_n);
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( tmp_82_reg_1135_pp0_iter2_reg );

    SC_METHOD(thread_out_V_V_din);
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( tmp_82_reg_1135_pp0_iter2_reg );
    sensitive << ( ap_block_pp0_stage0_01001 );
    sensitive << ( p_Val2_20_3_fu_1061_p2 );
    sensitive << ( p_Val2_20_2_fu_1018_p2 );
    sensitive << ( p_Val2_20_1_fu_975_p2 );
    sensitive << ( p_Val2_7_fu_932_p2 );

    SC_METHOD(thread_out_V_V_write);
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( tmp_82_reg_1135_pp0_iter2_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_p_Val2_1_fu_583_p0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( p_s_fu_500_p1 );

    SC_METHOD(thread_p_Val2_1_fu_583_p1);
    sensitive << ( weights1_m_weights_V_1_q0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_p_Val2_1_fu_583_p2);
    sensitive << ( p_Val2_1_fu_583_p0 );
    sensitive << ( p_Val2_1_fu_583_p1 );

    SC_METHOD(thread_p_Val2_20_1_fu_975_p2);
    sensitive << ( macRegisters_1_V_fu_842_p2 );
    sensitive << ( tmp_96_fu_938_p18 );

    SC_METHOD(thread_p_Val2_20_2_fu_1018_p2);
    sensitive << ( macRegisters_2_V_fu_856_p2 );
    sensitive << ( tmp_97_fu_981_p18 );

    SC_METHOD(thread_p_Val2_20_3_fu_1061_p2);
    sensitive << ( macRegisters_3_V_fu_870_p2 );
    sensitive << ( tmp_98_fu_1024_p18 );

    SC_METHOD(thread_p_Val2_2_fu_659_p0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( p_s_fu_500_p1 );

    SC_METHOD(thread_p_Val2_2_fu_659_p1);
    sensitive << ( weights1_m_weights_V_2_q0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_p_Val2_2_fu_659_p2);
    sensitive << ( p_Val2_2_fu_659_p0 );
    sensitive << ( p_Val2_2_fu_659_p1 );

    SC_METHOD(thread_p_Val2_3_fu_735_p0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( p_s_fu_500_p1 );

    SC_METHOD(thread_p_Val2_3_fu_735_p1);
    sensitive << ( weights1_m_weights_V_3_q0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_p_Val2_3_fu_735_p2);
    sensitive << ( p_Val2_3_fu_735_p0 );
    sensitive << ( p_Val2_3_fu_735_p1 );

    SC_METHOD(thread_p_Val2_7_fu_932_p2);
    sensitive << ( macRegisters_0_V_fu_828_p2 );
    sensitive << ( tmp_95_fu_895_p18 );

    SC_METHOD(thread_p_Val2_s_fu_507_p0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( p_s_fu_500_p1 );

    SC_METHOD(thread_p_Val2_s_fu_507_p1);
    sensitive << ( weights1_m_weights_V_q0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_p_Val2_s_fu_507_p2);
    sensitive << ( p_Val2_s_fu_507_p0 );
    sensitive << ( p_Val2_s_fu_507_p1 );

    SC_METHOD(thread_p_s_fu_500_p1);
    sensitive << ( tmp_V_reg_1149 );

    SC_METHOD(thread_qb_assign_1_1_fu_649_p2);
    sensitive << ( tmp_203_1_fu_643_p2 );
    sensitive << ( tmp_625_fu_607_p3 );

    SC_METHOD(thread_qb_assign_1_2_fu_725_p2);
    sensitive << ( tmp_203_2_fu_719_p2 );
    sensitive << ( tmp_628_fu_683_p3 );

    SC_METHOD(thread_qb_assign_1_3_fu_801_p2);
    sensitive << ( tmp_203_3_fu_795_p2 );
    sensitive << ( tmp_631_fu_759_p3 );

    SC_METHOD(thread_qb_assign_1_fu_573_p2);
    sensitive << ( tmp_80_fu_567_p2 );
    sensitive << ( tmp_622_fu_531_p3 );

    SC_METHOD(thread_real_start);
    sensitive << ( ap_start );
    sensitive << ( start_full_n );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_sf_1_fu_473_p2);
    sensitive << ( sf_mid2_fu_413_p3 );

    SC_METHOD(thread_sf_cast1_fu_457_p1);
    sensitive << ( sf_mid2_fu_413_p3 );

    SC_METHOD(thread_sf_mid2_fu_413_p3);
    sensitive << ( sf_reg_298 );
    sensitive << ( tmp_s_fu_407_p2 );

    SC_METHOD(thread_start_out);
    sensitive << ( real_start );

    SC_METHOD(thread_start_write);
    sensitive << ( real_start );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_tmp1_fu_822_p2);
    sensitive << ( macRegisters_0_V_3_fu_184 );
    sensitive << ( tmp_81_fu_819_p1 );

    SC_METHOD(thread_tmp2_fu_836_p2);
    sensitive << ( macRegisters_1_V_3_fu_188 );
    sensitive << ( tmp_204_1_fu_833_p1 );

    SC_METHOD(thread_tmp3_fu_850_p2);
    sensitive << ( macRegisters_2_V_3_fu_192 );
    sensitive << ( tmp_204_2_fu_847_p1 );

    SC_METHOD(thread_tmp4_fu_864_p2);
    sensitive << ( macRegisters_3_V_3_fu_196 );
    sensitive << ( tmp_204_3_fu_861_p1 );

    SC_METHOD(thread_tmp_203_1_fu_643_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( exitcond_flatten5_reg_1108_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_86_fu_635_p3 );

    SC_METHOD(thread_tmp_203_2_fu_719_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( exitcond_flatten5_reg_1108_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_90_fu_711_p3 );

    SC_METHOD(thread_tmp_203_3_fu_795_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( exitcond_flatten5_reg_1108_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_94_fu_787_p3 );

    SC_METHOD(thread_tmp_204_1_fu_833_p1);
    sensitive << ( qb_assign_1_1_reg_1189 );

    SC_METHOD(thread_tmp_204_2_fu_847_p1);
    sensitive << ( qb_assign_1_2_reg_1199 );

    SC_METHOD(thread_tmp_204_3_fu_861_p1);
    sensitive << ( qb_assign_1_3_reg_1209 );

    SC_METHOD(thread_tmp_54_fu_389_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( sf_reg_298 );
    sensitive << ( exitcond_flatten5_fu_341_p2 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_tmp_620_fu_421_p1);
    sensitive << ( nm_1_fu_401_p2 );

    SC_METHOD(thread_tmp_621_fu_513_p3);
    sensitive << ( p_Val2_s_fu_507_p2 );

    SC_METHOD(thread_tmp_622_fu_531_p3);
    sensitive << ( p_Val2_s_fu_507_p2 );

    SC_METHOD(thread_tmp_623_fu_539_p1);
    sensitive << ( p_Val2_s_fu_507_p2 );

    SC_METHOD(thread_tmp_624_fu_589_p3);
    sensitive << ( p_Val2_1_fu_583_p2 );

    SC_METHOD(thread_tmp_625_fu_607_p3);
    sensitive << ( p_Val2_1_fu_583_p2 );

    SC_METHOD(thread_tmp_626_fu_615_p1);
    sensitive << ( p_Val2_1_fu_583_p2 );

    SC_METHOD(thread_tmp_627_fu_665_p3);
    sensitive << ( p_Val2_2_fu_659_p2 );

    SC_METHOD(thread_tmp_628_fu_683_p3);
    sensitive << ( p_Val2_2_fu_659_p2 );

    SC_METHOD(thread_tmp_629_fu_691_p1);
    sensitive << ( p_Val2_2_fu_659_p2 );

    SC_METHOD(thread_tmp_630_fu_741_p3);
    sensitive << ( p_Val2_3_fu_735_p2 );

    SC_METHOD(thread_tmp_631_fu_759_p3);
    sensitive << ( p_Val2_3_fu_735_p2 );

    SC_METHOD(thread_tmp_632_fu_767_p1);
    sensitive << ( p_Val2_3_fu_735_p2 );

    SC_METHOD(thread_tmp_72_fu_333_p3);
    sensitive << ( tmp_fu_329_p1 );

    SC_METHOD(thread_tmp_72_mid1_fu_425_p3);
    sensitive << ( tmp_620_fu_421_p1 );

    SC_METHOD(thread_tmp_72_mid2_fu_433_p3);
    sensitive << ( tmp_73_mid_fu_395_p2 );
    sensitive << ( tmp_72_mid1_fu_425_p3 );
    sensitive << ( tmp_72_mid_fu_367_p3 );

    SC_METHOD(thread_tmp_72_mid_fu_367_p3);
    sensitive << ( exitcond_flatten_fu_353_p2 );
    sensitive << ( tmp_72_fu_333_p3 );

    SC_METHOD(thread_tmp_73_mid_fu_395_p2);
    sensitive << ( tmp_54_fu_389_p2 );
    sensitive << ( not_exitcond_flatten_fu_383_p2 );

    SC_METHOD(thread_tmp_74_fu_461_p2);
    sensitive << ( sf_cast1_fu_457_p1 );
    sensitive << ( tmp_72_mid2_fu_433_p3 );

    SC_METHOD(thread_tmp_75_fu_493_p1);
    sensitive << ( tmp_74_reg_1130 );

    SC_METHOD(thread_tmp_77_fu_543_p2);
    sensitive << ( tmp_623_fu_539_p1 );
    sensitive << ( tmp_621_fu_513_p3 );

    SC_METHOD(thread_tmp_78_fu_549_p4);
    sensitive << ( p_Val2_s_fu_507_p2 );

    SC_METHOD(thread_tmp_79_fu_559_p3);
    sensitive << ( tmp_78_fu_549_p4 );
    sensitive << ( tmp_77_fu_543_p2 );

    SC_METHOD(thread_tmp_80_fu_567_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( exitcond_flatten5_reg_1108_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_79_fu_559_p3 );

    SC_METHOD(thread_tmp_81_fu_819_p1);
    sensitive << ( qb_assign_1_reg_1179 );

    SC_METHOD(thread_tmp_82_fu_467_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( exitcond_flatten5_fu_341_p2 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( sf_mid2_fu_413_p3 );

    SC_METHOD(thread_tmp_84_fu_619_p2);
    sensitive << ( tmp_626_fu_615_p1 );
    sensitive << ( tmp_624_fu_589_p3 );

    SC_METHOD(thread_tmp_85_fu_625_p4);
    sensitive << ( p_Val2_1_fu_583_p2 );

    SC_METHOD(thread_tmp_86_fu_635_p3);
    sensitive << ( tmp_85_fu_625_p4 );
    sensitive << ( tmp_84_fu_619_p2 );

    SC_METHOD(thread_tmp_88_fu_695_p2);
    sensitive << ( tmp_629_fu_691_p1 );
    sensitive << ( tmp_627_fu_665_p3 );

    SC_METHOD(thread_tmp_89_fu_701_p4);
    sensitive << ( p_Val2_2_fu_659_p2 );

    SC_METHOD(thread_tmp_90_fu_711_p3);
    sensitive << ( tmp_89_fu_701_p4 );
    sensitive << ( tmp_88_fu_695_p2 );

    SC_METHOD(thread_tmp_92_fu_771_p2);
    sensitive << ( tmp_632_fu_767_p1 );
    sensitive << ( tmp_630_fu_741_p3 );

    SC_METHOD(thread_tmp_93_fu_777_p4);
    sensitive << ( p_Val2_3_fu_735_p2 );

    SC_METHOD(thread_tmp_94_fu_787_p3);
    sensitive << ( tmp_93_fu_777_p4 );
    sensitive << ( tmp_92_fu_771_p2 );

    SC_METHOD(thread_tmp_fu_329_p1);
    sensitive << ( nm_reg_287 );

    SC_METHOD(thread_tmp_s_fu_407_p2);
    sensitive << ( exitcond_flatten_fu_353_p2 );
    sensitive << ( tmp_73_mid_fu_395_p2 );

    SC_METHOD(thread_weights1_m_weights_V_1_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_75_fu_493_p1 );

    SC_METHOD(thread_weights1_m_weights_V_1_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_weights1_m_weights_V_2_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_75_fu_493_p1 );

    SC_METHOD(thread_weights1_m_weights_V_2_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_weights1_m_weights_V_3_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_75_fu_493_p1 );

    SC_METHOD(thread_weights1_m_weights_V_3_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_weights1_m_weights_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_75_fu_493_p1 );

    SC_METHOD(thread_weights1_m_weights_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( exitcond_flatten5_fu_341_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_THREAD(thread_ap_var_for_const0);

    SC_THREAD(thread_ap_var_for_const1);

    SC_THREAD(thread_ap_var_for_const2);

    SC_THREAD(thread_ap_var_for_const3);

    SC_THREAD(thread_ap_var_for_const4);

    SC_THREAD(thread_ap_var_for_const5);

    SC_THREAD(thread_ap_var_for_const6);

    SC_THREAD(thread_ap_var_for_const7);

    SC_THREAD(thread_ap_var_for_const8);

    SC_THREAD(thread_ap_var_for_const9);

    SC_THREAD(thread_ap_var_for_const10);

    SC_THREAD(thread_ap_var_for_const11);

    SC_THREAD(thread_ap_var_for_const12);

    SC_THREAD(thread_ap_var_for_const13);

    SC_THREAD(thread_ap_var_for_const14);

    SC_THREAD(thread_ap_var_for_const15);

    SC_THREAD(thread_ap_var_for_const16);

    SC_THREAD(thread_ap_var_for_const17);

    SC_THREAD(thread_ap_var_for_const18);

    SC_THREAD(thread_ap_var_for_const19);

    SC_THREAD(thread_ap_var_for_const20);

    SC_THREAD(thread_ap_var_for_const21);

    SC_THREAD(thread_ap_var_for_const22);

    SC_THREAD(thread_ap_var_for_const23);

    SC_THREAD(thread_ap_var_for_const24);

    SC_THREAD(thread_ap_var_for_const25);

    SC_THREAD(thread_ap_var_for_const26);

    SC_THREAD(thread_ap_var_for_const27);

    SC_THREAD(thread_ap_var_for_const28);

    start_once_reg = SC_LOGIC_0;
    ap_done_reg = SC_LOGIC_0;
    ap_CS_fsm = "001";
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter3 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "Conv1DMac_new407_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, start_full_n, "(port)start_full_n");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, start_out, "(port)start_out");
    sc_trace(mVcdFile, start_write, "(port)start_write");
    sc_trace(mVcdFile, in_V_V_dout, "(port)in_V_V_dout");
    sc_trace(mVcdFile, in_V_V_empty_n, "(port)in_V_V_empty_n");
    sc_trace(mVcdFile, in_V_V_read, "(port)in_V_V_read");
    sc_trace(mVcdFile, out_V_V_din, "(port)out_V_V_din");
    sc_trace(mVcdFile, out_V_V_full_n, "(port)out_V_V_full_n");
    sc_trace(mVcdFile, out_V_V_write, "(port)out_V_V_write");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, real_start, "real_start");
    sc_trace(mVcdFile, start_once_reg, "start_once_reg");
    sc_trace(mVcdFile, ap_done_reg, "ap_done_reg");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, internal_ap_ready, "internal_ap_ready");
    sc_trace(mVcdFile, weights1_m_weights_V_address0, "weights1_m_weights_V_address0");
    sc_trace(mVcdFile, weights1_m_weights_V_ce0, "weights1_m_weights_V_ce0");
    sc_trace(mVcdFile, weights1_m_weights_V_q0, "weights1_m_weights_V_q0");
    sc_trace(mVcdFile, weights1_m_weights_V_1_address0, "weights1_m_weights_V_1_address0");
    sc_trace(mVcdFile, weights1_m_weights_V_1_ce0, "weights1_m_weights_V_1_ce0");
    sc_trace(mVcdFile, weights1_m_weights_V_1_q0, "weights1_m_weights_V_1_q0");
    sc_trace(mVcdFile, weights1_m_weights_V_2_address0, "weights1_m_weights_V_2_address0");
    sc_trace(mVcdFile, weights1_m_weights_V_2_ce0, "weights1_m_weights_V_2_ce0");
    sc_trace(mVcdFile, weights1_m_weights_V_2_q0, "weights1_m_weights_V_2_q0");
    sc_trace(mVcdFile, weights1_m_weights_V_3_address0, "weights1_m_weights_V_3_address0");
    sc_trace(mVcdFile, weights1_m_weights_V_3_ce0, "weights1_m_weights_V_3_ce0");
    sc_trace(mVcdFile, weights1_m_weights_V_3_q0, "weights1_m_weights_V_3_q0");
    sc_trace(mVcdFile, in_V_V_blk_n, "in_V_V_blk_n");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, exitcond_flatten5_reg_1108, "exitcond_flatten5_reg_1108");
    sc_trace(mVcdFile, out_V_V_blk_n, "out_V_V_blk_n");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter3, "ap_enable_reg_pp0_iter3");
    sc_trace(mVcdFile, tmp_82_reg_1135, "tmp_82_reg_1135");
    sc_trace(mVcdFile, tmp_82_reg_1135_pp0_iter2_reg, "tmp_82_reg_1135_pp0_iter2_reg");
    sc_trace(mVcdFile, indvar_flatten5_reg_265, "indvar_flatten5_reg_265");
    sc_trace(mVcdFile, indvar_flatten_reg_276, "indvar_flatten_reg_276");
    sc_trace(mVcdFile, nm_reg_287, "nm_reg_287");
    sc_trace(mVcdFile, sf_reg_298, "sf_reg_298");
    sc_trace(mVcdFile, exitcond_flatten5_fu_341_p2, "exitcond_flatten5_fu_341_p2");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter1, "ap_block_state3_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter2, "ap_block_state4_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage0_iter3, "ap_block_state5_pp0_stage0_iter3");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, exitcond_flatten5_reg_1108_pp0_iter1_reg, "exitcond_flatten5_reg_1108_pp0_iter1_reg");
    sc_trace(mVcdFile, indvar_flatten_next5_fu_347_p2, "indvar_flatten_next5_fu_347_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, nm_t_mid2_fu_441_p3, "nm_t_mid2_fu_441_p3");
    sc_trace(mVcdFile, nm_t_mid2_reg_1117, "nm_t_mid2_reg_1117");
    sc_trace(mVcdFile, nm_t_mid2_reg_1117_pp0_iter1_reg, "nm_t_mid2_reg_1117_pp0_iter1_reg");
    sc_trace(mVcdFile, nm_t_mid2_reg_1117_pp0_iter2_reg, "nm_t_mid2_reg_1117_pp0_iter2_reg");
    sc_trace(mVcdFile, nm_mid2_fu_449_p3, "nm_mid2_fu_449_p3");
    sc_trace(mVcdFile, tmp_74_fu_461_p2, "tmp_74_fu_461_p2");
    sc_trace(mVcdFile, tmp_74_reg_1130, "tmp_74_reg_1130");
    sc_trace(mVcdFile, tmp_82_fu_467_p2, "tmp_82_fu_467_p2");
    sc_trace(mVcdFile, tmp_82_reg_1135_pp0_iter1_reg, "tmp_82_reg_1135_pp0_iter1_reg");
    sc_trace(mVcdFile, sf_1_fu_473_p2, "sf_1_fu_473_p2");
    sc_trace(mVcdFile, indvar_flatten_next_fu_485_p3, "indvar_flatten_next_fu_485_p3");
    sc_trace(mVcdFile, tmp_V_reg_1149, "tmp_V_reg_1149");
    sc_trace(mVcdFile, p_Val2_s_141_reg_1174, "p_Val2_s_141_reg_1174");
    sc_trace(mVcdFile, qb_assign_1_fu_573_p2, "qb_assign_1_fu_573_p2");
    sc_trace(mVcdFile, qb_assign_1_reg_1179, "qb_assign_1_reg_1179");
    sc_trace(mVcdFile, p_Val2_75_1_reg_1184, "p_Val2_75_1_reg_1184");
    sc_trace(mVcdFile, qb_assign_1_1_fu_649_p2, "qb_assign_1_1_fu_649_p2");
    sc_trace(mVcdFile, qb_assign_1_1_reg_1189, "qb_assign_1_1_reg_1189");
    sc_trace(mVcdFile, p_Val2_75_2_reg_1194, "p_Val2_75_2_reg_1194");
    sc_trace(mVcdFile, qb_assign_1_2_fu_725_p2, "qb_assign_1_2_fu_725_p2");
    sc_trace(mVcdFile, qb_assign_1_2_reg_1199, "qb_assign_1_2_reg_1199");
    sc_trace(mVcdFile, p_Val2_75_3_reg_1204, "p_Val2_75_3_reg_1204");
    sc_trace(mVcdFile, qb_assign_1_3_fu_801_p2, "qb_assign_1_3_fu_801_p2");
    sc_trace(mVcdFile, qb_assign_1_3_reg_1209, "qb_assign_1_3_reg_1209");
    sc_trace(mVcdFile, ap_block_state1, "ap_block_state1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state2, "ap_condition_pp0_exit_iter0_state2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, tmp_75_fu_493_p1, "tmp_75_fu_493_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_01001, "ap_block_pp0_stage0_01001");
    sc_trace(mVcdFile, macRegisters_0_V_3_fu_184, "macRegisters_0_V_3_fu_184");
    sc_trace(mVcdFile, macRegisters_0_V_fu_828_p2, "macRegisters_0_V_fu_828_p2");
    sc_trace(mVcdFile, macRegisters_1_V_3_fu_188, "macRegisters_1_V_3_fu_188");
    sc_trace(mVcdFile, macRegisters_1_V_fu_842_p2, "macRegisters_1_V_fu_842_p2");
    sc_trace(mVcdFile, macRegisters_2_V_3_fu_192, "macRegisters_2_V_3_fu_192");
    sc_trace(mVcdFile, macRegisters_2_V_fu_856_p2, "macRegisters_2_V_fu_856_p2");
    sc_trace(mVcdFile, macRegisters_3_V_3_fu_196, "macRegisters_3_V_3_fu_196");
    sc_trace(mVcdFile, macRegisters_3_V_fu_870_p2, "macRegisters_3_V_fu_870_p2");
    sc_trace(mVcdFile, tmp_fu_329_p1, "tmp_fu_329_p1");
    sc_trace(mVcdFile, exitcond_flatten_fu_353_p2, "exitcond_flatten_fu_353_p2");
    sc_trace(mVcdFile, tmp_72_fu_333_p3, "tmp_72_fu_333_p3");
    sc_trace(mVcdFile, tmp_54_fu_389_p2, "tmp_54_fu_389_p2");
    sc_trace(mVcdFile, not_exitcond_flatten_fu_383_p2, "not_exitcond_flatten_fu_383_p2");
    sc_trace(mVcdFile, nm_mid_fu_359_p3, "nm_mid_fu_359_p3");
    sc_trace(mVcdFile, tmp_73_mid_fu_395_p2, "tmp_73_mid_fu_395_p2");
    sc_trace(mVcdFile, tmp_s_fu_407_p2, "tmp_s_fu_407_p2");
    sc_trace(mVcdFile, nm_1_fu_401_p2, "nm_1_fu_401_p2");
    sc_trace(mVcdFile, tmp_620_fu_421_p1, "tmp_620_fu_421_p1");
    sc_trace(mVcdFile, tmp_72_mid1_fu_425_p3, "tmp_72_mid1_fu_425_p3");
    sc_trace(mVcdFile, tmp_72_mid_fu_367_p3, "tmp_72_mid_fu_367_p3");
    sc_trace(mVcdFile, nm_t_mid_fu_375_p3, "nm_t_mid_fu_375_p3");
    sc_trace(mVcdFile, sf_mid2_fu_413_p3, "sf_mid2_fu_413_p3");
    sc_trace(mVcdFile, sf_cast1_fu_457_p1, "sf_cast1_fu_457_p1");
    sc_trace(mVcdFile, tmp_72_mid2_fu_433_p3, "tmp_72_mid2_fu_433_p3");
    sc_trace(mVcdFile, indvar_flatten_op_fu_479_p2, "indvar_flatten_op_fu_479_p2");
    sc_trace(mVcdFile, p_Val2_s_fu_507_p0, "p_Val2_s_fu_507_p0");
    sc_trace(mVcdFile, p_s_fu_500_p1, "p_s_fu_500_p1");
    sc_trace(mVcdFile, p_Val2_s_fu_507_p1, "p_Val2_s_fu_507_p1");
    sc_trace(mVcdFile, p_Val2_s_fu_507_p2, "p_Val2_s_fu_507_p2");
    sc_trace(mVcdFile, tmp_623_fu_539_p1, "tmp_623_fu_539_p1");
    sc_trace(mVcdFile, tmp_621_fu_513_p3, "tmp_621_fu_513_p3");
    sc_trace(mVcdFile, tmp_78_fu_549_p4, "tmp_78_fu_549_p4");
    sc_trace(mVcdFile, tmp_77_fu_543_p2, "tmp_77_fu_543_p2");
    sc_trace(mVcdFile, tmp_79_fu_559_p3, "tmp_79_fu_559_p3");
    sc_trace(mVcdFile, tmp_80_fu_567_p2, "tmp_80_fu_567_p2");
    sc_trace(mVcdFile, tmp_622_fu_531_p3, "tmp_622_fu_531_p3");
    sc_trace(mVcdFile, p_Val2_1_fu_583_p0, "p_Val2_1_fu_583_p0");
    sc_trace(mVcdFile, p_Val2_1_fu_583_p1, "p_Val2_1_fu_583_p1");
    sc_trace(mVcdFile, p_Val2_1_fu_583_p2, "p_Val2_1_fu_583_p2");
    sc_trace(mVcdFile, tmp_626_fu_615_p1, "tmp_626_fu_615_p1");
    sc_trace(mVcdFile, tmp_624_fu_589_p3, "tmp_624_fu_589_p3");
    sc_trace(mVcdFile, tmp_85_fu_625_p4, "tmp_85_fu_625_p4");
    sc_trace(mVcdFile, tmp_84_fu_619_p2, "tmp_84_fu_619_p2");
    sc_trace(mVcdFile, tmp_86_fu_635_p3, "tmp_86_fu_635_p3");
    sc_trace(mVcdFile, tmp_203_1_fu_643_p2, "tmp_203_1_fu_643_p2");
    sc_trace(mVcdFile, tmp_625_fu_607_p3, "tmp_625_fu_607_p3");
    sc_trace(mVcdFile, p_Val2_2_fu_659_p0, "p_Val2_2_fu_659_p0");
    sc_trace(mVcdFile, p_Val2_2_fu_659_p1, "p_Val2_2_fu_659_p1");
    sc_trace(mVcdFile, p_Val2_2_fu_659_p2, "p_Val2_2_fu_659_p2");
    sc_trace(mVcdFile, tmp_629_fu_691_p1, "tmp_629_fu_691_p1");
    sc_trace(mVcdFile, tmp_627_fu_665_p3, "tmp_627_fu_665_p3");
    sc_trace(mVcdFile, tmp_89_fu_701_p4, "tmp_89_fu_701_p4");
    sc_trace(mVcdFile, tmp_88_fu_695_p2, "tmp_88_fu_695_p2");
    sc_trace(mVcdFile, tmp_90_fu_711_p3, "tmp_90_fu_711_p3");
    sc_trace(mVcdFile, tmp_203_2_fu_719_p2, "tmp_203_2_fu_719_p2");
    sc_trace(mVcdFile, tmp_628_fu_683_p3, "tmp_628_fu_683_p3");
    sc_trace(mVcdFile, p_Val2_3_fu_735_p0, "p_Val2_3_fu_735_p0");
    sc_trace(mVcdFile, p_Val2_3_fu_735_p1, "p_Val2_3_fu_735_p1");
    sc_trace(mVcdFile, p_Val2_3_fu_735_p2, "p_Val2_3_fu_735_p2");
    sc_trace(mVcdFile, tmp_632_fu_767_p1, "tmp_632_fu_767_p1");
    sc_trace(mVcdFile, tmp_630_fu_741_p3, "tmp_630_fu_741_p3");
    sc_trace(mVcdFile, tmp_93_fu_777_p4, "tmp_93_fu_777_p4");
    sc_trace(mVcdFile, tmp_92_fu_771_p2, "tmp_92_fu_771_p2");
    sc_trace(mVcdFile, tmp_94_fu_787_p3, "tmp_94_fu_787_p3");
    sc_trace(mVcdFile, tmp_203_3_fu_795_p2, "tmp_203_3_fu_795_p2");
    sc_trace(mVcdFile, tmp_631_fu_759_p3, "tmp_631_fu_759_p3");
    sc_trace(mVcdFile, tmp_81_fu_819_p1, "tmp_81_fu_819_p1");
    sc_trace(mVcdFile, tmp1_fu_822_p2, "tmp1_fu_822_p2");
    sc_trace(mVcdFile, tmp_204_1_fu_833_p1, "tmp_204_1_fu_833_p1");
    sc_trace(mVcdFile, tmp2_fu_836_p2, "tmp2_fu_836_p2");
    sc_trace(mVcdFile, tmp_204_2_fu_847_p1, "tmp_204_2_fu_847_p1");
    sc_trace(mVcdFile, tmp3_fu_850_p2, "tmp3_fu_850_p2");
    sc_trace(mVcdFile, tmp_204_3_fu_861_p1, "tmp_204_3_fu_861_p1");
    sc_trace(mVcdFile, tmp4_fu_864_p2, "tmp4_fu_864_p2");
    sc_trace(mVcdFile, tmp_95_fu_895_p18, "tmp_95_fu_895_p18");
    sc_trace(mVcdFile, tmp_96_fu_938_p18, "tmp_96_fu_938_p18");
    sc_trace(mVcdFile, tmp_97_fu_981_p18, "tmp_97_fu_981_p18");
    sc_trace(mVcdFile, tmp_98_fu_1024_p18, "tmp_98_fu_1024_p18");
    sc_trace(mVcdFile, p_Val2_20_3_fu_1061_p2, "p_Val2_20_3_fu_1061_p2");
    sc_trace(mVcdFile, p_Val2_20_2_fu_1018_p2, "p_Val2_20_2_fu_1018_p2");
    sc_trace(mVcdFile, p_Val2_20_1_fu_975_p2, "p_Val2_20_1_fu_975_p2");
    sc_trace(mVcdFile, p_Val2_7_fu_932_p2, "p_Val2_7_fu_932_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state6, "ap_CS_fsm_state6");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
#endif

    }
}

Conv1DMac_new407::~Conv1DMac_new407() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete weights1_m_weights_V_U;
    delete weights1_m_weights_V_1_U;
    delete weights1_m_weights_V_2_U;
    delete weights1_m_weights_V_3_U;
    delete computeS1_mux_164DeQ_U45;
    delete computeS1_mux_164DeQ_U46;
    delete computeS1_mux_164DeQ_U47;
    delete computeS1_mux_164DeQ_U48;
}

void Conv1DMac_new407::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_lv8_0;
}

void Conv1DMac_new407::thread_ap_var_for_const1() {
    ap_var_for_const1 = ap_const_lv8_12;
}

void Conv1DMac_new407::thread_ap_var_for_const2() {
    ap_var_for_const2 = ap_const_lv8_28;
}

void Conv1DMac_new407::thread_ap_var_for_const3() {
    ap_var_for_const3 = ap_const_lv8_16;
}

void Conv1DMac_new407::thread_ap_var_for_const4() {
    ap_var_for_const4 = ap_const_lv8_C;
}

void Conv1DMac_new407::thread_ap_var_for_const5() {
    ap_var_for_const5 = ap_const_lv8_FD;
}

void Conv1DMac_new407::thread_ap_var_for_const6() {
    ap_var_for_const6 = ap_const_lv8_18;
}

void Conv1DMac_new407::thread_ap_var_for_const7() {
    ap_var_for_const7 = ap_const_lv8_1B;
}

void Conv1DMac_new407::thread_ap_var_for_const8() {
    ap_var_for_const8 = ap_const_lv8_F2;
}

void Conv1DMac_new407::thread_ap_var_for_const9() {
    ap_var_for_const9 = ap_const_lv8_15;
}

void Conv1DMac_new407::thread_ap_var_for_const10() {
    ap_var_for_const10 = ap_const_lv8_22;
}

void Conv1DMac_new407::thread_ap_var_for_const11() {
    ap_var_for_const11 = ap_const_lv8_25;
}

void Conv1DMac_new407::thread_ap_var_for_const12() {
    ap_var_for_const12 = ap_const_lv8_FC;
}

void Conv1DMac_new407::thread_ap_var_for_const13() {
    ap_var_for_const13 = ap_const_lv8_A;
}

void Conv1DMac_new407::thread_ap_var_for_const14() {
    ap_var_for_const14 = ap_const_lv8_10;
}

void Conv1DMac_new407::thread_ap_var_for_const15() {
    ap_var_for_const15 = ap_const_lv8_FF;
}

void Conv1DMac_new407::thread_ap_var_for_const16() {
    ap_var_for_const16 = ap_const_lv8_5;
}

void Conv1DMac_new407::thread_ap_var_for_const17() {
    ap_var_for_const17 = ap_const_lv8_1E;
}

void Conv1DMac_new407::thread_ap_var_for_const18() {
    ap_var_for_const18 = ap_const_lv8_1D;
}

void Conv1DMac_new407::thread_ap_var_for_const19() {
    ap_var_for_const19 = ap_const_lv8_13;
}

void Conv1DMac_new407::thread_ap_var_for_const20() {
    ap_var_for_const20 = ap_const_lv8_4;
}

void Conv1DMac_new407::thread_ap_var_for_const21() {
    ap_var_for_const21 = ap_const_lv8_14;
}

void Conv1DMac_new407::thread_ap_var_for_const22() {
    ap_var_for_const22 = ap_const_lv8_6;
}

void Conv1DMac_new407::thread_ap_var_for_const23() {
    ap_var_for_const23 = ap_const_lv8_24;
}

void Conv1DMac_new407::thread_ap_var_for_const24() {
    ap_var_for_const24 = ap_const_lv8_D;
}

void Conv1DMac_new407::thread_ap_var_for_const25() {
    ap_var_for_const25 = ap_const_lv8_F;
}

void Conv1DMac_new407::thread_ap_var_for_const26() {
    ap_var_for_const26 = ap_const_lv8_20;
}

void Conv1DMac_new407::thread_ap_var_for_const27() {
    ap_var_for_const27 = ap_const_lv8_11;
}

void Conv1DMac_new407::thread_ap_var_for_const28() {
    ap_var_for_const28 = ap_const_lv8_1A;
}

void Conv1DMac_new407::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_done_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_continue.read())) {
            ap_done_reg = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
            ap_done_reg = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()) && 
             esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                    esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read())) {
                ap_enable_reg_pp0_iter1 = (ap_condition_pp0_exit_iter0_state2.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            ap_enable_reg_pp0_iter3 = ap_enable_reg_pp0_iter2.read();
        } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                    esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
            ap_enable_reg_pp0_iter3 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten5_fu_341_p2.read()))) {
        indvar_flatten5_reg_265 = indvar_flatten_next5_fu_347_p2.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        indvar_flatten5_reg_265 = ap_const_lv23_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten5_fu_341_p2.read()))) {
        indvar_flatten_reg_276 = indvar_flatten_next_fu_485_p3.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        indvar_flatten_reg_276 = ap_const_lv12_0;
    }
    if ((esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_82_reg_1135_pp0_iter2_reg.read()))) {
        macRegisters_0_V_3_fu_184 = macRegisters_0_V_fu_828_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_1) && 
                 esl_seteq<1,1,1>(tmp_82_reg_1135_pp0_iter2_reg.read(), ap_const_lv1_1) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)))) {
        macRegisters_0_V_3_fu_184 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_82_reg_1135_pp0_iter2_reg.read()))) {
        macRegisters_1_V_3_fu_188 = macRegisters_1_V_fu_842_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_1) && 
                 esl_seteq<1,1,1>(tmp_82_reg_1135_pp0_iter2_reg.read(), ap_const_lv1_1) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)))) {
        macRegisters_1_V_3_fu_188 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_82_reg_1135_pp0_iter2_reg.read()))) {
        macRegisters_2_V_3_fu_192 = macRegisters_2_V_fu_856_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_1) && 
                 esl_seteq<1,1,1>(tmp_82_reg_1135_pp0_iter2_reg.read(), ap_const_lv1_1) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)))) {
        macRegisters_2_V_3_fu_192 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_82_reg_1135_pp0_iter2_reg.read()))) {
        macRegisters_3_V_3_fu_196 = macRegisters_3_V_fu_870_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_1) && 
                 esl_seteq<1,1,1>(tmp_82_reg_1135_pp0_iter2_reg.read(), ap_const_lv1_1) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)))) {
        macRegisters_3_V_3_fu_196 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten5_fu_341_p2.read()))) {
        nm_reg_287 = nm_mid2_fu_449_p3.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        nm_reg_287 = ap_const_lv5_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten5_fu_341_p2.read()))) {
        sf_reg_298 = sf_1_fu_473_p2.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        sf_reg_298 = ap_const_lv7_0;
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        start_once_reg = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_0, internal_ap_ready.read()))) {
            start_once_reg = ap_const_logic_1;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, internal_ap_ready.read())) {
            start_once_reg = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        exitcond_flatten5_reg_1108 = exitcond_flatten5_fu_341_p2.read();
        exitcond_flatten5_reg_1108_pp0_iter1_reg = exitcond_flatten5_reg_1108.read();
        nm_t_mid2_reg_1117_pp0_iter1_reg = nm_t_mid2_reg_1117.read();
        tmp_82_reg_1135_pp0_iter1_reg = tmp_82_reg_1135.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten5_fu_341_p2.read()))) {
        nm_t_mid2_reg_1117 = nm_t_mid2_fu_441_p3.read();
        tmp_74_reg_1130 = tmp_74_fu_461_p2.read();
        tmp_82_reg_1135 = tmp_82_fu_467_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) {
        nm_t_mid2_reg_1117_pp0_iter2_reg = nm_t_mid2_reg_1117_pp0_iter1_reg.read();
        tmp_82_reg_1135_pp0_iter2_reg = tmp_82_reg_1135_pp0_iter1_reg.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten5_reg_1108_pp0_iter1_reg.read()))) {
        p_Val2_75_1_reg_1184 = p_Val2_1_fu_583_p2.read().range(14, 7);
        p_Val2_75_2_reg_1194 = p_Val2_2_fu_659_p2.read().range(14, 7);
        p_Val2_75_3_reg_1204 = p_Val2_3_fu_735_p2.read().range(14, 7);
        p_Val2_s_141_reg_1174 = p_Val2_s_fu_507_p2.read().range(14, 7);
        qb_assign_1_1_reg_1189 = qb_assign_1_1_fu_649_p2.read();
        qb_assign_1_2_reg_1199 = qb_assign_1_2_fu_725_p2.read();
        qb_assign_1_3_reg_1209 = qb_assign_1_3_fu_801_p2.read();
        qb_assign_1_reg_1179 = qb_assign_1_fu_573_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(exitcond_flatten5_reg_1108.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        tmp_V_reg_1149 = in_V_V_dout.read();
    }
}

void Conv1DMac_new407::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void Conv1DMac_new407::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void Conv1DMac_new407::thread_ap_CS_fsm_state6() {
    ap_CS_fsm_state6 = ap_CS_fsm.read()[2];
}

void Conv1DMac_new407::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new407::thread_ap_block_pp0_stage0_01001() {
    ap_block_pp0_stage0_01001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(exitcond_flatten5_reg_1108.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_1) && 
  esl_seteq<1,1,1>(tmp_82_reg_1135_pp0_iter2_reg.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void Conv1DMac_new407::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(exitcond_flatten5_reg_1108.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_1) && 
  esl_seteq<1,1,1>(tmp_82_reg_1135_pp0_iter2_reg.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void Conv1DMac_new407::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(exitcond_flatten5_reg_1108.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_1) && 
  esl_seteq<1,1,1>(tmp_82_reg_1135_pp0_iter2_reg.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void Conv1DMac_new407::thread_ap_block_state1() {
    ap_block_state1 = (esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1));
}

void Conv1DMac_new407::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new407::thread_ap_block_state3_pp0_stage0_iter1() {
    ap_block_state3_pp0_stage0_iter1 = (esl_seteq<1,1,1>(exitcond_flatten5_reg_1108.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()));
}

void Conv1DMac_new407::thread_ap_block_state4_pp0_stage0_iter2() {
    ap_block_state4_pp0_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new407::thread_ap_block_state5_pp0_stage0_iter3() {
    ap_block_state5_pp0_stage0_iter3 = (esl_seteq<1,1,1>(tmp_82_reg_1135_pp0_iter2_reg.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read()));
}

void Conv1DMac_new407::thread_ap_condition_pp0_exit_iter0_state2() {
    if (esl_seteq<1,1,1>(exitcond_flatten5_fu_341_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_0;
    }
}

void Conv1DMac_new407::thread_ap_done() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_done_reg.read();
    }
}

void Conv1DMac_new407::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void Conv1DMac_new407::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void Conv1DMac_new407::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter3.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void Conv1DMac_new407::thread_ap_ready() {
    ap_ready = internal_ap_ready.read();
}

void Conv1DMac_new407::thread_exitcond_flatten5_fu_341_p2() {
    exitcond_flatten5_fu_341_p2 = (!indvar_flatten5_reg_265.read().is_01() || !ap_const_lv23_400000.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten5_reg_265.read() == ap_const_lv23_400000);
}

void Conv1DMac_new407::thread_exitcond_flatten_fu_353_p2() {
    exitcond_flatten_fu_353_p2 = (!indvar_flatten_reg_276.read().is_01() || !ap_const_lv12_400.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten_reg_276.read() == ap_const_lv12_400);
}

void Conv1DMac_new407::thread_in_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(exitcond_flatten5_reg_1108.read(), ap_const_lv1_0))) {
        in_V_V_blk_n = in_V_V_empty_n.read();
    } else {
        in_V_V_blk_n = ap_const_logic_1;
    }
}

void Conv1DMac_new407::thread_in_V_V_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(exitcond_flatten5_reg_1108.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        in_V_V_read = ap_const_logic_1;
    } else {
        in_V_V_read = ap_const_logic_0;
    }
}

void Conv1DMac_new407::thread_indvar_flatten_next5_fu_347_p2() {
    indvar_flatten_next5_fu_347_p2 = (!ap_const_lv23_1.is_01() || !indvar_flatten5_reg_265.read().is_01())? sc_lv<23>(): (sc_biguint<23>(ap_const_lv23_1) + sc_biguint<23>(indvar_flatten5_reg_265.read()));
}

void Conv1DMac_new407::thread_indvar_flatten_next_fu_485_p3() {
    indvar_flatten_next_fu_485_p3 = (!exitcond_flatten_fu_353_p2.read()[0].is_01())? sc_lv<12>(): ((exitcond_flatten_fu_353_p2.read()[0].to_bool())? ap_const_lv12_1: indvar_flatten_op_fu_479_p2.read());
}

void Conv1DMac_new407::thread_indvar_flatten_op_fu_479_p2() {
    indvar_flatten_op_fu_479_p2 = (!indvar_flatten_reg_276.read().is_01() || !ap_const_lv12_1.is_01())? sc_lv<12>(): (sc_biguint<12>(indvar_flatten_reg_276.read()) + sc_biguint<12>(ap_const_lv12_1));
}

void Conv1DMac_new407::thread_internal_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
        internal_ap_ready = ap_const_logic_1;
    } else {
        internal_ap_ready = ap_const_logic_0;
    }
}

void Conv1DMac_new407::thread_macRegisters_0_V_fu_828_p2() {
    macRegisters_0_V_fu_828_p2 = (!p_Val2_s_141_reg_1174.read().is_01() || !tmp1_fu_822_p2.read().is_01())? sc_lv<8>(): (sc_biguint<8>(p_Val2_s_141_reg_1174.read()) + sc_biguint<8>(tmp1_fu_822_p2.read()));
}

void Conv1DMac_new407::thread_macRegisters_1_V_fu_842_p2() {
    macRegisters_1_V_fu_842_p2 = (!p_Val2_75_1_reg_1184.read().is_01() || !tmp2_fu_836_p2.read().is_01())? sc_lv<8>(): (sc_biguint<8>(p_Val2_75_1_reg_1184.read()) + sc_biguint<8>(tmp2_fu_836_p2.read()));
}

void Conv1DMac_new407::thread_macRegisters_2_V_fu_856_p2() {
    macRegisters_2_V_fu_856_p2 = (!p_Val2_75_2_reg_1194.read().is_01() || !tmp3_fu_850_p2.read().is_01())? sc_lv<8>(): (sc_biguint<8>(p_Val2_75_2_reg_1194.read()) + sc_biguint<8>(tmp3_fu_850_p2.read()));
}

void Conv1DMac_new407::thread_macRegisters_3_V_fu_870_p2() {
    macRegisters_3_V_fu_870_p2 = (!p_Val2_75_3_reg_1204.read().is_01() || !tmp4_fu_864_p2.read().is_01())? sc_lv<8>(): (sc_biguint<8>(p_Val2_75_3_reg_1204.read()) + sc_biguint<8>(tmp4_fu_864_p2.read()));
}

void Conv1DMac_new407::thread_nm_1_fu_401_p2() {
    nm_1_fu_401_p2 = (!ap_const_lv5_1.is_01() || !nm_mid_fu_359_p3.read().is_01())? sc_lv<5>(): (sc_biguint<5>(ap_const_lv5_1) + sc_biguint<5>(nm_mid_fu_359_p3.read()));
}

void Conv1DMac_new407::thread_nm_mid2_fu_449_p3() {
    nm_mid2_fu_449_p3 = (!tmp_73_mid_fu_395_p2.read()[0].is_01())? sc_lv<5>(): ((tmp_73_mid_fu_395_p2.read()[0].to_bool())? nm_1_fu_401_p2.read(): nm_mid_fu_359_p3.read());
}

void Conv1DMac_new407::thread_nm_mid_fu_359_p3() {
    nm_mid_fu_359_p3 = (!exitcond_flatten_fu_353_p2.read()[0].is_01())? sc_lv<5>(): ((exitcond_flatten_fu_353_p2.read()[0].to_bool())? ap_const_lv5_0: nm_reg_287.read());
}

void Conv1DMac_new407::thread_nm_t_mid2_fu_441_p3() {
    nm_t_mid2_fu_441_p3 = (!tmp_73_mid_fu_395_p2.read()[0].is_01())? sc_lv<4>(): ((tmp_73_mid_fu_395_p2.read()[0].to_bool())? tmp_620_fu_421_p1.read(): nm_t_mid_fu_375_p3.read());
}

void Conv1DMac_new407::thread_nm_t_mid_fu_375_p3() {
    nm_t_mid_fu_375_p3 = (!exitcond_flatten_fu_353_p2.read()[0].is_01())? sc_lv<4>(): ((exitcond_flatten_fu_353_p2.read()[0].to_bool())? ap_const_lv4_0: tmp_fu_329_p1.read());
}

void Conv1DMac_new407::thread_not_exitcond_flatten_fu_383_p2() {
    not_exitcond_flatten_fu_383_p2 = (exitcond_flatten_fu_353_p2.read() ^ ap_const_lv1_1);
}

void Conv1DMac_new407::thread_out_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(tmp_82_reg_1135_pp0_iter2_reg.read(), ap_const_lv1_1))) {
        out_V_V_blk_n = out_V_V_full_n.read();
    } else {
        out_V_V_blk_n = ap_const_logic_1;
    }
}

void Conv1DMac_new407::thread_out_V_V_din() {
    out_V_V_din = esl_concat<24,8>(esl_concat<16,8>(esl_concat<8,8>(p_Val2_20_3_fu_1061_p2.read(), p_Val2_20_2_fu_1018_p2.read()), p_Val2_20_1_fu_975_p2.read()), p_Val2_7_fu_932_p2.read());
}

void Conv1DMac_new407::thread_out_V_V_write() {
    if ((esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(tmp_82_reg_1135_pp0_iter2_reg.read(), ap_const_lv1_1) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        out_V_V_write = ap_const_logic_1;
    } else {
        out_V_V_write = ap_const_logic_0;
    }
}

void Conv1DMac_new407::thread_p_Val2_1_fu_583_p0() {
    p_Val2_1_fu_583_p0 =  (sc_lv<8>) (p_s_fu_500_p1.read());
}

void Conv1DMac_new407::thread_p_Val2_1_fu_583_p1() {
    p_Val2_1_fu_583_p1 = weights1_m_weights_V_1_q0.read();
}

void Conv1DMac_new407::thread_p_Val2_1_fu_583_p2() {
    p_Val2_1_fu_583_p2 = (!p_Val2_1_fu_583_p0.read().is_01() || !p_Val2_1_fu_583_p1.read().is_01())? sc_lv<16>(): sc_bigint<8>(p_Val2_1_fu_583_p0.read()) * sc_bigint<8>(p_Val2_1_fu_583_p1.read());
}

void Conv1DMac_new407::thread_p_Val2_20_1_fu_975_p2() {
    p_Val2_20_1_fu_975_p2 = (!macRegisters_1_V_fu_842_p2.read().is_01() || !tmp_96_fu_938_p18.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_1_V_fu_842_p2.read()) + sc_biguint<8>(tmp_96_fu_938_p18.read()));
}

void Conv1DMac_new407::thread_p_Val2_20_2_fu_1018_p2() {
    p_Val2_20_2_fu_1018_p2 = (!macRegisters_2_V_fu_856_p2.read().is_01() || !tmp_97_fu_981_p18.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_2_V_fu_856_p2.read()) + sc_biguint<8>(tmp_97_fu_981_p18.read()));
}

void Conv1DMac_new407::thread_p_Val2_20_3_fu_1061_p2() {
    p_Val2_20_3_fu_1061_p2 = (!macRegisters_3_V_fu_870_p2.read().is_01() || !tmp_98_fu_1024_p18.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_3_V_fu_870_p2.read()) + sc_biguint<8>(tmp_98_fu_1024_p18.read()));
}

void Conv1DMac_new407::thread_p_Val2_2_fu_659_p0() {
    p_Val2_2_fu_659_p0 =  (sc_lv<8>) (p_s_fu_500_p1.read());
}

void Conv1DMac_new407::thread_p_Val2_2_fu_659_p1() {
    p_Val2_2_fu_659_p1 = weights1_m_weights_V_2_q0.read();
}

void Conv1DMac_new407::thread_p_Val2_2_fu_659_p2() {
    p_Val2_2_fu_659_p2 = (!p_Val2_2_fu_659_p0.read().is_01() || !p_Val2_2_fu_659_p1.read().is_01())? sc_lv<16>(): sc_bigint<8>(p_Val2_2_fu_659_p0.read()) * sc_bigint<8>(p_Val2_2_fu_659_p1.read());
}

void Conv1DMac_new407::thread_p_Val2_3_fu_735_p0() {
    p_Val2_3_fu_735_p0 =  (sc_lv<8>) (p_s_fu_500_p1.read());
}

void Conv1DMac_new407::thread_p_Val2_3_fu_735_p1() {
    p_Val2_3_fu_735_p1 = weights1_m_weights_V_3_q0.read();
}

void Conv1DMac_new407::thread_p_Val2_3_fu_735_p2() {
    p_Val2_3_fu_735_p2 = (!p_Val2_3_fu_735_p0.read().is_01() || !p_Val2_3_fu_735_p1.read().is_01())? sc_lv<16>(): sc_bigint<8>(p_Val2_3_fu_735_p0.read()) * sc_bigint<8>(p_Val2_3_fu_735_p1.read());
}

void Conv1DMac_new407::thread_p_Val2_7_fu_932_p2() {
    p_Val2_7_fu_932_p2 = (!macRegisters_0_V_fu_828_p2.read().is_01() || !tmp_95_fu_895_p18.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_0_V_fu_828_p2.read()) + sc_biguint<8>(tmp_95_fu_895_p18.read()));
}

void Conv1DMac_new407::thread_p_Val2_s_fu_507_p0() {
    p_Val2_s_fu_507_p0 =  (sc_lv<8>) (p_s_fu_500_p1.read());
}

void Conv1DMac_new407::thread_p_Val2_s_fu_507_p1() {
    p_Val2_s_fu_507_p1 = weights1_m_weights_V_q0.read();
}

void Conv1DMac_new407::thread_p_Val2_s_fu_507_p2() {
    p_Val2_s_fu_507_p2 = (!p_Val2_s_fu_507_p0.read().is_01() || !p_Val2_s_fu_507_p1.read().is_01())? sc_lv<16>(): sc_bigint<8>(p_Val2_s_fu_507_p0.read()) * sc_bigint<8>(p_Val2_s_fu_507_p1.read());
}

void Conv1DMac_new407::thread_p_s_fu_500_p1() {
    p_s_fu_500_p1 = esl_sext<16,8>(tmp_V_reg_1149.read());
}

void Conv1DMac_new407::thread_qb_assign_1_1_fu_649_p2() {
    qb_assign_1_1_fu_649_p2 = (tmp_203_1_fu_643_p2.read() & tmp_625_fu_607_p3.read());
}

void Conv1DMac_new407::thread_qb_assign_1_2_fu_725_p2() {
    qb_assign_1_2_fu_725_p2 = (tmp_203_2_fu_719_p2.read() & tmp_628_fu_683_p3.read());
}

void Conv1DMac_new407::thread_qb_assign_1_3_fu_801_p2() {
    qb_assign_1_3_fu_801_p2 = (tmp_203_3_fu_795_p2.read() & tmp_631_fu_759_p3.read());
}

void Conv1DMac_new407::thread_qb_assign_1_fu_573_p2() {
    qb_assign_1_fu_573_p2 = (tmp_80_fu_567_p2.read() & tmp_622_fu_531_p3.read());
}

void Conv1DMac_new407::thread_real_start() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_full_n.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()))) {
        real_start = ap_const_logic_0;
    } else {
        real_start = ap_start.read();
    }
}

void Conv1DMac_new407::thread_sf_1_fu_473_p2() {
    sf_1_fu_473_p2 = (!sf_mid2_fu_413_p3.read().is_01() || !ap_const_lv7_1.is_01())? sc_lv<7>(): (sc_biguint<7>(sf_mid2_fu_413_p3.read()) + sc_biguint<7>(ap_const_lv7_1));
}

void Conv1DMac_new407::thread_sf_cast1_fu_457_p1() {
    sf_cast1_fu_457_p1 = esl_zext<10,7>(sf_mid2_fu_413_p3.read());
}

void Conv1DMac_new407::thread_sf_mid2_fu_413_p3() {
    sf_mid2_fu_413_p3 = (!tmp_s_fu_407_p2.read()[0].is_01())? sc_lv<7>(): ((tmp_s_fu_407_p2.read()[0].to_bool())? ap_const_lv7_0: sf_reg_298.read());
}

void Conv1DMac_new407::thread_start_out() {
    start_out = real_start.read();
}

void Conv1DMac_new407::thread_start_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()))) {
        start_write = ap_const_logic_1;
    } else {
        start_write = ap_const_logic_0;
    }
}

void Conv1DMac_new407::thread_tmp1_fu_822_p2() {
    tmp1_fu_822_p2 = (!tmp_81_fu_819_p1.read().is_01() || !macRegisters_0_V_3_fu_184.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_81_fu_819_p1.read()) + sc_biguint<8>(macRegisters_0_V_3_fu_184.read()));
}

void Conv1DMac_new407::thread_tmp2_fu_836_p2() {
    tmp2_fu_836_p2 = (!tmp_204_1_fu_833_p1.read().is_01() || !macRegisters_1_V_3_fu_188.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_204_1_fu_833_p1.read()) + sc_biguint<8>(macRegisters_1_V_3_fu_188.read()));
}

void Conv1DMac_new407::thread_tmp3_fu_850_p2() {
    tmp3_fu_850_p2 = (!tmp_204_2_fu_847_p1.read().is_01() || !macRegisters_2_V_3_fu_192.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_204_2_fu_847_p1.read()) + sc_biguint<8>(macRegisters_2_V_3_fu_192.read()));
}

void Conv1DMac_new407::thread_tmp4_fu_864_p2() {
    tmp4_fu_864_p2 = (!tmp_204_3_fu_861_p1.read().is_01() || !macRegisters_3_V_3_fu_196.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_204_3_fu_861_p1.read()) + sc_biguint<8>(macRegisters_3_V_3_fu_196.read()));
}

void Conv1DMac_new407::thread_tmp_203_1_fu_643_p2() {
    tmp_203_1_fu_643_p2 = (!tmp_86_fu_635_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_86_fu_635_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new407::thread_tmp_203_2_fu_719_p2() {
    tmp_203_2_fu_719_p2 = (!tmp_90_fu_711_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_90_fu_711_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new407::thread_tmp_203_3_fu_795_p2() {
    tmp_203_3_fu_795_p2 = (!tmp_94_fu_787_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_94_fu_787_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new407::thread_tmp_204_1_fu_833_p1() {
    tmp_204_1_fu_833_p1 = esl_zext<8,1>(qb_assign_1_1_reg_1189.read());
}

void Conv1DMac_new407::thread_tmp_204_2_fu_847_p1() {
    tmp_204_2_fu_847_p1 = esl_zext<8,1>(qb_assign_1_2_reg_1199.read());
}

void Conv1DMac_new407::thread_tmp_204_3_fu_861_p1() {
    tmp_204_3_fu_861_p1 = esl_zext<8,1>(qb_assign_1_3_reg_1209.read());
}

void Conv1DMac_new407::thread_tmp_54_fu_389_p2() {
    tmp_54_fu_389_p2 = (!sf_reg_298.read().is_01() || !ap_const_lv7_40.is_01())? sc_lv<1>(): sc_lv<1>(sf_reg_298.read() == ap_const_lv7_40);
}

void Conv1DMac_new407::thread_tmp_620_fu_421_p1() {
    tmp_620_fu_421_p1 = nm_1_fu_401_p2.read().range(4-1, 0);
}

void Conv1DMac_new407::thread_tmp_621_fu_513_p3() {
    tmp_621_fu_513_p3 = p_Val2_s_fu_507_p2.read().range(15, 15);
}

void Conv1DMac_new407::thread_tmp_622_fu_531_p3() {
    tmp_622_fu_531_p3 = p_Val2_s_fu_507_p2.read().range(6, 6);
}

void Conv1DMac_new407::thread_tmp_623_fu_539_p1() {
    tmp_623_fu_539_p1 = p_Val2_s_fu_507_p2.read().range(1-1, 0);
}

void Conv1DMac_new407::thread_tmp_624_fu_589_p3() {
    tmp_624_fu_589_p3 = p_Val2_1_fu_583_p2.read().range(15, 15);
}

void Conv1DMac_new407::thread_tmp_625_fu_607_p3() {
    tmp_625_fu_607_p3 = p_Val2_1_fu_583_p2.read().range(6, 6);
}

void Conv1DMac_new407::thread_tmp_626_fu_615_p1() {
    tmp_626_fu_615_p1 = p_Val2_1_fu_583_p2.read().range(1-1, 0);
}

void Conv1DMac_new407::thread_tmp_627_fu_665_p3() {
    tmp_627_fu_665_p3 = p_Val2_2_fu_659_p2.read().range(15, 15);
}

void Conv1DMac_new407::thread_tmp_628_fu_683_p3() {
    tmp_628_fu_683_p3 = p_Val2_2_fu_659_p2.read().range(6, 6);
}

void Conv1DMac_new407::thread_tmp_629_fu_691_p1() {
    tmp_629_fu_691_p1 = p_Val2_2_fu_659_p2.read().range(1-1, 0);
}

void Conv1DMac_new407::thread_tmp_630_fu_741_p3() {
    tmp_630_fu_741_p3 = p_Val2_3_fu_735_p2.read().range(15, 15);
}

void Conv1DMac_new407::thread_tmp_631_fu_759_p3() {
    tmp_631_fu_759_p3 = p_Val2_3_fu_735_p2.read().range(6, 6);
}

void Conv1DMac_new407::thread_tmp_632_fu_767_p1() {
    tmp_632_fu_767_p1 = p_Val2_3_fu_735_p2.read().range(1-1, 0);
}

void Conv1DMac_new407::thread_tmp_72_fu_333_p3() {
    tmp_72_fu_333_p3 = esl_concat<4,6>(tmp_fu_329_p1.read(), ap_const_lv6_0);
}

void Conv1DMac_new407::thread_tmp_72_mid1_fu_425_p3() {
    tmp_72_mid1_fu_425_p3 = esl_concat<4,6>(tmp_620_fu_421_p1.read(), ap_const_lv6_0);
}

void Conv1DMac_new407::thread_tmp_72_mid2_fu_433_p3() {
    tmp_72_mid2_fu_433_p3 = (!tmp_73_mid_fu_395_p2.read()[0].is_01())? sc_lv<10>(): ((tmp_73_mid_fu_395_p2.read()[0].to_bool())? tmp_72_mid1_fu_425_p3.read(): tmp_72_mid_fu_367_p3.read());
}

void Conv1DMac_new407::thread_tmp_72_mid_fu_367_p3() {
    tmp_72_mid_fu_367_p3 = (!exitcond_flatten_fu_353_p2.read()[0].is_01())? sc_lv<10>(): ((exitcond_flatten_fu_353_p2.read()[0].to_bool())? ap_const_lv10_0: tmp_72_fu_333_p3.read());
}

void Conv1DMac_new407::thread_tmp_73_mid_fu_395_p2() {
    tmp_73_mid_fu_395_p2 = (tmp_54_fu_389_p2.read() & not_exitcond_flatten_fu_383_p2.read());
}

void Conv1DMac_new407::thread_tmp_74_fu_461_p2() {
    tmp_74_fu_461_p2 = (!sf_cast1_fu_457_p1.read().is_01() || !tmp_72_mid2_fu_433_p3.read().is_01())? sc_lv<10>(): (sc_biguint<10>(sf_cast1_fu_457_p1.read()) + sc_biguint<10>(tmp_72_mid2_fu_433_p3.read()));
}

void Conv1DMac_new407::thread_tmp_75_fu_493_p1() {
    tmp_75_fu_493_p1 = esl_zext<64,10>(tmp_74_reg_1130.read());
}

void Conv1DMac_new407::thread_tmp_77_fu_543_p2() {
    tmp_77_fu_543_p2 = (tmp_623_fu_539_p1.read() | tmp_621_fu_513_p3.read());
}

void Conv1DMac_new407::thread_tmp_78_fu_549_p4() {
    tmp_78_fu_549_p4 = p_Val2_s_fu_507_p2.read().range(5, 1);
}

void Conv1DMac_new407::thread_tmp_79_fu_559_p3() {
    tmp_79_fu_559_p3 = esl_concat<5,1>(tmp_78_fu_549_p4.read(), tmp_77_fu_543_p2.read());
}

void Conv1DMac_new407::thread_tmp_80_fu_567_p2() {
    tmp_80_fu_567_p2 = (!tmp_79_fu_559_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_79_fu_559_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new407::thread_tmp_81_fu_819_p1() {
    tmp_81_fu_819_p1 = esl_zext<8,1>(qb_assign_1_reg_1179.read());
}

void Conv1DMac_new407::thread_tmp_82_fu_467_p2() {
    tmp_82_fu_467_p2 = (!sf_mid2_fu_413_p3.read().is_01() || !ap_const_lv7_3F.is_01())? sc_lv<1>(): sc_lv<1>(sf_mid2_fu_413_p3.read() == ap_const_lv7_3F);
}

void Conv1DMac_new407::thread_tmp_84_fu_619_p2() {
    tmp_84_fu_619_p2 = (tmp_626_fu_615_p1.read() | tmp_624_fu_589_p3.read());
}

void Conv1DMac_new407::thread_tmp_85_fu_625_p4() {
    tmp_85_fu_625_p4 = p_Val2_1_fu_583_p2.read().range(5, 1);
}

void Conv1DMac_new407::thread_tmp_86_fu_635_p3() {
    tmp_86_fu_635_p3 = esl_concat<5,1>(tmp_85_fu_625_p4.read(), tmp_84_fu_619_p2.read());
}

void Conv1DMac_new407::thread_tmp_88_fu_695_p2() {
    tmp_88_fu_695_p2 = (tmp_629_fu_691_p1.read() | tmp_627_fu_665_p3.read());
}

void Conv1DMac_new407::thread_tmp_89_fu_701_p4() {
    tmp_89_fu_701_p4 = p_Val2_2_fu_659_p2.read().range(5, 1);
}

void Conv1DMac_new407::thread_tmp_90_fu_711_p3() {
    tmp_90_fu_711_p3 = esl_concat<5,1>(tmp_89_fu_701_p4.read(), tmp_88_fu_695_p2.read());
}

void Conv1DMac_new407::thread_tmp_92_fu_771_p2() {
    tmp_92_fu_771_p2 = (tmp_632_fu_767_p1.read() | tmp_630_fu_741_p3.read());
}

void Conv1DMac_new407::thread_tmp_93_fu_777_p4() {
    tmp_93_fu_777_p4 = p_Val2_3_fu_735_p2.read().range(5, 1);
}

void Conv1DMac_new407::thread_tmp_94_fu_787_p3() {
    tmp_94_fu_787_p3 = esl_concat<5,1>(tmp_93_fu_777_p4.read(), tmp_92_fu_771_p2.read());
}

void Conv1DMac_new407::thread_tmp_fu_329_p1() {
    tmp_fu_329_p1 = nm_reg_287.read().range(4-1, 0);
}

void Conv1DMac_new407::thread_tmp_s_fu_407_p2() {
    tmp_s_fu_407_p2 = (tmp_73_mid_fu_395_p2.read() | exitcond_flatten_fu_353_p2.read());
}

void Conv1DMac_new407::thread_weights1_m_weights_V_1_address0() {
    weights1_m_weights_V_1_address0 =  (sc_lv<10>) (tmp_75_fu_493_p1.read());
}

void Conv1DMac_new407::thread_weights1_m_weights_V_1_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        weights1_m_weights_V_1_ce0 = ap_const_logic_1;
    } else {
        weights1_m_weights_V_1_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new407::thread_weights1_m_weights_V_2_address0() {
    weights1_m_weights_V_2_address0 =  (sc_lv<10>) (tmp_75_fu_493_p1.read());
}

void Conv1DMac_new407::thread_weights1_m_weights_V_2_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        weights1_m_weights_V_2_ce0 = ap_const_logic_1;
    } else {
        weights1_m_weights_V_2_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new407::thread_weights1_m_weights_V_3_address0() {
    weights1_m_weights_V_3_address0 =  (sc_lv<10>) (tmp_75_fu_493_p1.read());
}

void Conv1DMac_new407::thread_weights1_m_weights_V_3_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        weights1_m_weights_V_3_ce0 = ap_const_logic_1;
    } else {
        weights1_m_weights_V_3_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new407::thread_weights1_m_weights_V_address0() {
    weights1_m_weights_V_address0 =  (sc_lv<10>) (tmp_75_fu_493_p1.read());
}

void Conv1DMac_new407::thread_weights1_m_weights_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        weights1_m_weights_V_ce0 = ap_const_logic_1;
    } else {
        weights1_m_weights_V_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new407::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((!(esl_seteq<1,1,1>(exitcond_flatten5_fu_341_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) && !(esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_0) && esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if (((esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) || (esl_seteq<1,1,1>(exitcond_flatten5_fu_341_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
  esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())))) {
                ap_NS_fsm = ap_ST_fsm_state6;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm = "XXX";
            break;
    }
}

}

