strict digraph "" {
	node [label="\N"];
	"263:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8c06320dd0>",
		fillcolor=firebrick,
		label="263:NS
Reg_addr <= 5'd05;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8c06320dd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_215:AL"	 [def_var="['Reg_addr']",
		label="Leaf_215:AL"];
	"263:NS" -> "Leaf_215:AL"	 [cond="[]",
		lineno=None];
	"227:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f8c06320390>",
		fillcolor=lightcyan,
		label="227:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"228:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8c06320e50>",
		fillcolor=firebrick,
		label="228:NS
Reg_addr <= 5'd03;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8c06320e50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"227:CA" -> "228:NS"	 [cond="[]",
		lineno=None];
	"228:NS" -> "Leaf_215:AL"	 [cond="[]",
		lineno=None];
	"255:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f8c06323210>",
		fillcolor=springgreen,
		label="255:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"256:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8c06323410>",
		fillcolor=firebrick,
		label="256:NS
Reg_addr <= 5'd14;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8c06323410>]",
		style=filled,
		typ=NonblockingSubstitution];
	"255:IF" -> "256:NS"	 [cond="['PktLengthReg']",
		label="(PktLengthReg < 1519)",
		lineno=255];
	"258:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8c06323290>",
		fillcolor=firebrick,
		label="258:NS
Reg_addr <= 5'd15;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8c06323290>]",
		style=filled,
		typ=NonblockingSubstitution];
	"255:IF" -> "258:NS"	 [cond="['PktLengthReg']",
		label="!((PktLengthReg < 1519))",
		lineno=255];
	"221:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f8c06323790>",
		fillcolor=lightcyan,
		label="221:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"222:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8c06323850>",
		fillcolor=firebrick,
		label="222:NS
Reg_addr <= 5'd01;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8c06323850>]",
		style=filled,
		typ=NonblockingSubstitution];
	"221:CA" -> "222:NS"	 [cond="[]",
		lineno=None];
	"254:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8c06323990>",
		fillcolor=firebrick,
		label="254:NS
Reg_addr <= 5'd13;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8c06323990>]",
		style=filled,
		typ=NonblockingSubstitution];
	"254:NS" -> "Leaf_215:AL"	 [cond="[]",
		lineno=None];
	"259:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f8c06323ad0>",
		fillcolor=lightcyan,
		label="259:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"260:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8c06323b10>",
		fillcolor=firebrick,
		label="260:NS
Reg_addr <= 5'd05;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8c06323b10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"259:CA" -> "260:NS"	 [cond="[]",
		lineno=None];
	"220:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8c06323c50>",
		fillcolor=firebrick,
		label="220:NS
Reg_addr <= 5'd00;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8c06323c50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"220:NS" -> "Leaf_215:AL"	 [cond="[]",
		lineno=None];
	"237:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8c06323d90>",
		fillcolor=firebrick,
		label="237:NS
Reg_addr <= 5'd05;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8c06323d90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"237:NS" -> "Leaf_215:AL"	 [cond="[]",
		lineno=None];
	"226:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8c06323ed0>",
		fillcolor=firebrick,
		label="226:NS
Reg_addr <= 5'd02;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8c06323ed0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"226:NS" -> "Leaf_215:AL"	 [cond="[]",
		lineno=None];
	"239:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8c06325050>",
		fillcolor=firebrick,
		label="239:NS
Reg_addr <= 5'd06;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8c06325050>]",
		style=filled,
		typ=NonblockingSubstitution];
	"239:NS" -> "Leaf_215:AL"	 [cond="[]",
		lineno=None];
	"244:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8c06325190>",
		fillcolor=firebrick,
		label="244:NS
Reg_addr <= 5'd08;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8c06325190>]",
		style=filled,
		typ=NonblockingSubstitution];
	"244:NS" -> "Leaf_215:AL"	 [cond="[]",
		lineno=None];
	"231:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f8c063252d0>",
		fillcolor=lightcyan,
		label="231:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"232:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8c06325310>",
		fillcolor=firebrick,
		label="232:NS
Reg_addr <= 5'd04;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8c06325310>]",
		style=filled,
		typ=NonblockingSubstitution];
	"231:CA" -> "232:NS"	 [cond="[]",
		lineno=None];
	"216:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f8c06325450>",
		fillcolor=springgreen,
		label="216:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"217:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8c0632aa50>",
		fillcolor=firebrick,
		label="217:NS
Reg_addr <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8c0632aa50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"216:IF" -> "217:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=216];
	"218:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f8c06325490>",
		fillcolor=linen,
		label="218:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"216:IF" -> "218:CS"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=216];
	"242:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f8c06325dd0>",
		fillcolor=lightcyan,
		label="242:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"243:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f8c06325e50>",
		fillcolor=springgreen,
		label="243:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"242:CA" -> "243:IF"	 [cond="[]",
		lineno=None];
	"225:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f8c06325710>",
		fillcolor=lightcyan,
		label="225:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"225:CA" -> "226:NS"	 [cond="[]",
		lineno=None];
	"252:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8c0632a150>",
		fillcolor=firebrick,
		label="252:NS
Reg_addr <= 5'd12;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8c0632a150>]",
		style=filled,
		typ=NonblockingSubstitution];
	"252:NS" -> "Leaf_215:AL"	 [cond="[]",
		lineno=None];
	"217:NS" -> "Leaf_215:AL"	 [cond="[]",
		lineno=None];
	"253:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f8c06325f90>",
		fillcolor=springgreen,
		label="253:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"253:IF" -> "255:IF"	 [cond="['PktLengthReg']",
		label="!((PktLengthReg < 1024))",
		lineno=253];
	"253:IF" -> "254:NS"	 [cond="['PktLengthReg']",
		label="(PktLengthReg < 1024)",
		lineno=253];
	"245:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f8c06325e90>",
		fillcolor=springgreen,
		label="245:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"246:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8c0632a6d0>",
		fillcolor=firebrick,
		label="246:NS
Reg_addr <= 5'd09;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8c0632a6d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"245:IF" -> "246:NS"	 [cond="['PktLengthReg']",
		label="(PktLengthReg == 64)",
		lineno=245];
	"247:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f8c06325ed0>",
		fillcolor=springgreen,
		label="247:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"245:IF" -> "247:IF"	 [cond="['PktLengthReg']",
		label="!((PktLengthReg == 64))",
		lineno=245];
	"234:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f8c06325950>",
		fillcolor=lightcyan,
		label="234:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"235:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f8c06325a10>",
		fillcolor=linen,
		label="235:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"234:CA" -> "235:CS"	 [cond="[]",
		lineno=None];
	"250:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8c0632a390>",
		fillcolor=firebrick,
		label="250:NS
Reg_addr <= 5'd11;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8c0632a390>]",
		style=filled,
		typ=NonblockingSubstitution];
	"250:NS" -> "Leaf_215:AL"	 [cond="[]",
		lineno=None];
	"240:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f8c06325bd0>",
		fillcolor=lightcyan,
		label="240:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"241:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8c06325c50>",
		fillcolor=firebrick,
		label="241:NS
Reg_addr <= 5'd07;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8c06325c50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"240:CA" -> "241:NS"	 [cond="[]",
		lineno=None];
	"215:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f8c0632abd0>",
		clk_sens=True,
		fillcolor=gold,
		label="215:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'PktTypeReg', 'PktErrTypeReg', 'CurrentState', 'PktLengthReg']"];
	"215:AL" -> "216:IF"	 [cond="[]",
		lineno=None];
	"235:CS" -> "259:CA"	 [cond="['PktErrTypeReg']",
		label=PktErrTypeReg,
		lineno=235];
	"235:CS" -> "242:CA"	 [cond="['PktErrTypeReg']",
		label=PktErrTypeReg,
		lineno=235];
	"235:CS" -> "240:CA"	 [cond="['PktErrTypeReg']",
		label=PktErrTypeReg,
		lineno=235];
	"238:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f8c06325b50>",
		fillcolor=lightcyan,
		label="238:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"235:CS" -> "238:CA"	 [cond="['PktErrTypeReg']",
		label=PktErrTypeReg,
		lineno=235];
	"236:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f8c06325ad0>",
		fillcolor=lightcyan,
		label="236:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"235:CS" -> "236:CA"	 [cond="['PktErrTypeReg']",
		label=PktErrTypeReg,
		lineno=235];
	"219:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f8c06325590>",
		fillcolor=lightcyan,
		label="219:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"219:CA" -> "220:NS"	 [cond="[]",
		lineno=None];
	"241:NS" -> "Leaf_215:AL"	 [cond="[]",
		lineno=None];
	"243:IF" -> "244:NS"	 [cond="['PktLengthReg']",
		label="(PktLengthReg < 64)",
		lineno=243];
	"243:IF" -> "245:IF"	 [cond="['PktLengthReg']",
		label="!((PktLengthReg < 64))",
		lineno=243];
	"232:NS" -> "Leaf_215:AL"	 [cond="[]",
		lineno=None];
	"222:NS" -> "Leaf_215:AL"	 [cond="[]",
		lineno=None];
	"256:NS" -> "Leaf_215:AL"	 [cond="[]",
		lineno=None];
	"251:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f8c06325f50>",
		fillcolor=springgreen,
		label="251:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"251:IF" -> "252:NS"	 [cond="['PktLengthReg']",
		label="(PktLengthReg < 512)",
		lineno=251];
	"251:IF" -> "253:IF"	 [cond="['PktLengthReg']",
		label="!((PktLengthReg < 512))",
		lineno=251];
	"248:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8c06323650>",
		fillcolor=firebrick,
		label="248:NS
Reg_addr <= 5'd10;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8c06323650>]",
		style=filled,
		typ=NonblockingSubstitution];
	"248:NS" -> "Leaf_215:AL"	 [cond="[]",
		lineno=None];
	"229:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f8c06325790>",
		fillcolor=lightcyan,
		label="229:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"230:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8c06325810>",
		fillcolor=firebrick,
		label="230:NS
Reg_addr <= 5'd16;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8c06325810>]",
		style=filled,
		typ=NonblockingSubstitution];
	"229:CA" -> "230:NS"	 [cond="[]",
		lineno=None];
	"230:NS" -> "Leaf_215:AL"	 [cond="[]",
		lineno=None];
	"246:NS" -> "Leaf_215:AL"	 [cond="[]",
		lineno=None];
	"260:NS" -> "Leaf_215:AL"	 [cond="[]",
		lineno=None];
	"218:CS" -> "221:CA"	 [cond="['CurrentState']",
		label=CurrentState,
		lineno=218];
	"218:CS" -> "234:CA"	 [cond="['CurrentState']",
		label=CurrentState,
		lineno=218];
	"218:CS" -> "219:CA"	 [cond="['CurrentState']",
		label=CurrentState,
		lineno=218];
	"223:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f8c06325650>",
		fillcolor=lightcyan,
		label="223:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"218:CS" -> "223:CA"	 [cond="['CurrentState']",
		label=CurrentState,
		lineno=218];
	"262:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f8c0632aa10>",
		fillcolor=lightcyan,
		label="262:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"218:CS" -> "262:CA"	 [cond="['CurrentState']",
		label=CurrentState,
		lineno=218];
	"224:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f8c06325690>",
		fillcolor=linen,
		label="224:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"223:CA" -> "224:CS"	 [cond="[]",
		lineno=None];
	"224:CS" -> "227:CA"	 [cond="['PktTypeReg']",
		label=PktTypeReg,
		lineno=224];
	"224:CS" -> "231:CA"	 [cond="['PktTypeReg']",
		label=PktTypeReg,
		lineno=224];
	"224:CS" -> "225:CA"	 [cond="['PktTypeReg']",
		label=PktTypeReg,
		lineno=224];
	"224:CS" -> "229:CA"	 [cond="['PktTypeReg']",
		label=PktTypeReg,
		lineno=224];
	"238:CA" -> "239:NS"	 [cond="[]",
		lineno=None];
	"262:CA" -> "263:NS"	 [cond="[]",
		lineno=None];
	"249:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f8c06325f10>",
		fillcolor=springgreen,
		label="249:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"249:IF" -> "250:NS"	 [cond="['PktLengthReg']",
		label="(PktLengthReg < 256)",
		lineno=249];
	"249:IF" -> "251:IF"	 [cond="['PktLengthReg']",
		label="!((PktLengthReg < 256))",
		lineno=249];
	"247:IF" -> "248:NS"	 [cond="['PktLengthReg']",
		label="(PktLengthReg < 128)",
		lineno=247];
	"247:IF" -> "249:IF"	 [cond="['PktLengthReg']",
		label="!((PktLengthReg < 128))",
		lineno=247];
	"236:CA" -> "237:NS"	 [cond="[]",
		lineno=None];
	"258:NS" -> "Leaf_215:AL"	 [cond="[]",
		lineno=None];
}
