ram_32x256.v,verilog,xil_defaultlib,../../../../system.srcs/sources_1/ip/ram_32x256/sim/ram_32x256.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
