../../../../../../bench/verilog/tests/core/wb/bus/mpsoc_msi_wb_bfm_master.sv
../../../../../../bench/verilog/tests/core/wb/bus/mpsoc_msi_wb_bfm_memory.sv
../../../../../../bench/verilog/tests/core/wb/bus/mpsoc_msi_wb_bfm_slave.sv
../../../../../../bench/verilog/tests/core/wb/bus/mpsoc_msi_wb_bfm_transactor.sv
../../../../../../bench/verilog/tests/core/wb/main/vlog_tap_generator.sv
../../../../../../bench/verilog/tests/core/wb/main/vlog_tb_utils.sv
../../../../../../bench/verilog/tests/core/wb/main/wb_mpram_tb.sv

../../../../../../rtl/verilog/wb/core/mpsoc_wb_ram_generic.sv
../../../../../../rtl/verilog/wb/core/mpsoc_wb_mpram.sv
