Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Mar 19 22:04:47 2017
| Host         : DESKTOP-QUJLBQI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file image_processor_wrapper_control_sets_placed.rpt
| Design       : image_processor_wrapper
| Device       : xc7a100t
----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   117 |
| Unused register locations in slices containing registers |   290 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1619 |          469 |
| No           | No                    | Yes                    |            1326 |          351 |
| No           | Yes                   | No                     |             647 |          183 |
| Yes          | No                    | No                     |             120 |           39 |
| Yes          | No                    | Yes                    |             449 |          109 |
| Yes          | Yes                   | No                     |            2053 |          449 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------+----------------+
|              Clock Signal             |                                               Enable Signal                                               |                                          Set/Reset Signal                                         | Slice Load Count | Bel Load Count |
+---------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------+----------------+
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/rpremod/_not0001      | image_processor_inst/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int[0] |                1 |              1 |
|  clk_wiz_inst/inst/clk_out2           |                                                                                                           | image_processor_inst/vga_controller_inst/vgadriver_inst/H0                                        |                1 |              1 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/new_image_reg0                                                                       | image_processor_inst/new_image                                                                    |                1 |              1 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int[0]         | reset_IBUF                                                                                        |                1 |              1 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb             | reset_IBUF                                                                                        |                1 |              1 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb               | image_processor_inst/jpeg_inst/input_fifo_reset                                                   |                1 |              1 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/aflogic/FULL_inv | image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb       |                1 |              1 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int[0]           | image_processor_inst/jpeg_inst/input_fifo_reset                                                   |                1 |              1 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/rpremod/_not0001        | image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int[0]   |                1 |              1 |
|  clk_wiz_inst/inst/clk_out2           |                                                                                                           | image_processor_inst/vga_controller_inst/vgadriver_inst/V0                                        |                1 |              1 |
|  clk_wiz_inst/inst/clk_out1           |                                                                                                           | image_processor_inst/jpeg_inst/input_fifo_reset                                                   |                2 |              2 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/img_proc_write[1]_i_1_n_0                                                            | reset_IBUF                                                                                        |                1 |              2 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_huffman_p/state                                                       | image_processor_inst/jpeg_inst/jpeg_huffman_p/reset                                               |                2 |              4 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N292                                       | image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N269                               |                1 |              4 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols_address                                    | image_processor_inst/jpeg_inst/jpeg_huffman_p/reset                                               |                1 |              4 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N95                                        | image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N101                               |                1 |              4 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32608                                     | image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577                             |                2 |              4 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_huffman_p/ce22_out                                                    | image_processor_inst/jpeg_inst/jpeg_huffman_p/reset                                               |                4 |              5 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_header_p/next_state                                                   | reset_IBUF                                                                                        |                4 |              6 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_huffman_p/ac_dc_counter                                               | image_processor_inst/jpeg_inst/jpeg_huffman_p/reset                                               |                2 |              6 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_dequantize_p/ce50_out                                                 | reset_IBUF                                                                                        |                2 |              6 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_huffman_p/zeros_counter                                               | image_processor_inst/jpeg_inst/jpeg_huffman_p/reset                                               |                3 |              6 |
|  clk_wiz_inst/inst/clk_out2           |                                                                                                           | image_processor_inst/vga_controller_inst/vgadriver_inst/column[7]_i_1_n_0                         |                2 |              6 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N21                                        | reset_IBUF                                                                                        |                2 |              7 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N103                                       | reset_IBUF                                                                                        |                2 |              7 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_huffman_p/symbols                                                     | image_processor_inst/jpeg_inst/jpeg_huffman_p/reset                                               |                5 |              8 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_huffman_p/sr_ce                                                       | image_processor_inst/jpeg_inst/jpeg_huffman_p/reset                                               |                2 |              8 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_header_p/width[15]_i_1_n_0                                            | reset_IBUF                                                                                        |                3 |              8 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_header_p/width[7]_i_1_n_0                                             | reset_IBUF                                                                                        |                2 |              8 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_upsampling_p/counter_out[7]_i_1_n_0                                   | reset_IBUF                                                                                        |                3 |              8 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_header_p/next_nr_of_ht3_codes_dc                                      | reset_IBUF                                                                                        |                1 |              8 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_header_p/nr_of_ht0_codes_ac[7]_i_1_n_0                                | reset_IBUF                                                                                        |                1 |              8 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_header_p/next_comp2_sampl_factor                                      | reset_IBUF                                                                                        |                2 |              8 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/RDY                                        | reset_IBUF                                                                                        |                3 |              8 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_header_p/next_counter2[5]                                             | reset_IBUF                                                                                        |                3 |              8 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_header_p/next_counter2[11]                                            | reset_IBUF                                                                                        |                8 |              8 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_header_p/next_otherlength[11]                                         | reset_IBUF                                                                                        |                2 |              8 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_tables_address                                           | image_processor_inst/jpeg_inst/jpeg_huffman_p/reset                                               |                3 |              8 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/ram_regout_en                         | image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int[0]   |                2 |              8 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_header_p/next_nr_of_ht0_codes_dc                                      | reset_IBUF                                                                                        |                2 |              8 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_header_p/height[15]_i_1_n_0                                           | reset_IBUF                                                                                        |                1 |              8 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_header_p/height[7]_i_1_n_0                                            | reset_IBUF                                                                                        |                5 |              8 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_header_p/next_comp1_sampl_factor                                      | reset_IBUF                                                                                        |                2 |              8 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_header_p/next_comp3_sampl_factor                                      | reset_IBUF                                                                                        |                3 |              8 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_header_p/next_components                                              | reset_IBUF                                                                                        |                3 |              8 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_header_p/otherlength[7]_i_1_n_0                                       | reset_IBUF                                                                                        |                2 |              8 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_header_p/next_nr_of_ht1_codes_ac                                      | reset_IBUF                                                                                        |                3 |              8 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_header_p/next_nr_of_ht1_codes_dc                                      | reset_IBUF                                                                                        |                2 |              8 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_header_p/next_nr_of_ht2_codes_ac                                      | reset_IBUF                                                                                        |                2 |              8 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_header_p/next_nr_of_ht2_codes_dc                                      | reset_IBUF                                                                                        |                2 |              8 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_header_p/next_nr_of_ht3_codes_ac                                      | reset_IBUF                                                                                        |                2 |              8 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_idct_p/in_counter0                                                    | reset_IBUF                                                                                        |                2 |              8 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_upsampling_p/ce_in9_out                                               | image_processor_inst/jpeg_inst/jpeg_upsampling_p/wea_Y_D1                                         |                2 |              9 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/ed_go                                                                                | reset_IBUF                                                                                        |                4 |              9 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/ram_regout_en                       | image_processor_inst/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int[0] |                3 |             10 |
|  image_processor_inst/y_base_regn_0_0 | image_processor_inst/y_base_reg[9]_i_1_n_0                                                                | image_processor_inst/state0                                                                       |                5 |             10 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_check_FF_p/ready_o                                                    | reset_IBUF                                                                                        |                3 |             10 |
|  clk_wiz_inst/inst/clk_out2           |                                                                                                           | image_processor_inst/vga_controller_inst/vgadriver_inst/column[4]_i_1_n_0                         |                2 |             10 |
|  image_processor_inst/y_base_regn_0_0 |                                                                                                           | image_processor_inst/state0                                                                       |                5 |             10 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_huffman_p/data[15]_i_1_n_0                                            | image_processor_inst/jpeg_inst/jpeg_huffman_p/reset                                               |                3 |             11 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N278                                       | image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N269                               |                2 |             12 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N279                                       | image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N269                               |                2 |             12 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N280                                       | image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N269                               |                2 |             12 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_dezigzag_p/do_copy                                                    | image_processor_inst/jpeg_inst/jpeg_dezigzag_p/sr_out[63][11]_i_1_n_0                             |                5 |             12 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N285                                       | image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N269                               |                2 |             12 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N284                                       | image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N269                               |                2 |             12 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N283                                       | image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N269                               |                2 |             12 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N282                                       | image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N269                               |                3 |             12 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N281                                       | image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N269                               |                2 |             12 |
| ~image_processor_inst/ready_o         |                                                                                                           |                                                                                                   |                4 |             14 |
|  clk_wiz_inst/inst/clk_out1           |                                                                                                           | image_processor_inst/jpeg_inst/jpeg_huffman_p/reset                                               |                6 |             15 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32600                                     | image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577                             |                3 |             15 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32601                                     | image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577                             |                2 |             15 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32599                                     | image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577                             |                2 |             15 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32595                                     | image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577                             |                2 |             15 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32597                                     | image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577                             |                3 |             15 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32596                                     | image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577                             |                2 |             15 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32594                                     | image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577                             |                2 |             15 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32598                                     | image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577                             |                2 |             15 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_huffman_p/last_dc_Y0                                                  | image_processor_inst/jpeg_inst/jpeg_huffman_p/reset                                               |                5 |             16 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/N49                                        |                                                                                                   |                4 |             16 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/N50                                        |                                                                                                   |                4 |             16 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_huffman_p/code_build                                                  | image_processor_inst/jpeg_inst/jpeg_huffman_p/reset                                               |                6 |             16 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_huffman_p/code_read                                                   | image_processor_inst/jpeg_inst/jpeg_huffman_p/reset                                               |                3 |             16 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_header_p/next_counter1                                                | reset_IBUF                                                                                        |                5 |             16 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/N48                                        |                                                                                                   |                4 |             16 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/N51                                        |                                                                                                   |                4 |             16 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_huffman_p/last_dc_Cb0                                                 | image_processor_inst/jpeg_inst/jpeg_huffman_p/reset                                               |                7 |             16 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_huffman_p/last_dc_Cr0                                                 | image_processor_inst/jpeg_inst/jpeg_huffman_p/reset                                               |                7 |             16 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_dezigzag_p/datavalid_o                                                | reset_IBUF                                                                                        |                7 |             18 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/ed_x_reg0                                                                            | image_processor_inst/state0                                                                       |               10 |             20 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/rpremod/RAM_RD_EN1_1  | image_processor_inst/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int[0] |                6 |             22 |
|  clk_wiz_inst/inst/clk_out1           |                                                                                                           | image_processor_inst/state0                                                                       |               10 |             22 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/rpremod/RAM_RD_EN1_1    | image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int[0]   |                8 |             22 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/R_o[7]_i_1_n_0                                            |                                                                                                   |                7 |             24 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/target_r0                                                                            | reset_IBUF                                                                                        |                9 |             24 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N353                                       | image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N269                               |                6 |             30 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32676                                     | image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577                             |                8 |             33 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/DEBUG_RAM_WR_EN                     | image_processor_inst/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb     |                9 |             33 |
|  clk_wiz_inst/inst/clk_out2           |                                                                                                           |                                                                                                   |               16 |             34 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/DEBUG_RAM_WR_EN                       | image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb       |               13 |             36 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/width[15]_i_1_n_0                                                          | reset_IBUF                                                                                        |               20 |             37 |
|  clk_wiz_inst/inst/clk_out1           |                                                                                                           | image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb       |               11 |             37 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_header_p/header_select_o                                              | reset_IBUF                                                                                        |               15 |             37 |
|  clk_wiz_inst/inst/clk_out1           |                                                                                                           | image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int[0]   |               14 |             39 |
|  clk_wiz_inst/inst/clk_out1           |                                                                                                           | image_processor_inst/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb     |               11 |             45 |
|  clk_wiz_inst/inst/clk_out1           |                                                                                                           | image_processor_inst/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int[0] |               11 |             46 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_dequantize_p/qt0_0_ce                                                 |                                                                                                   |               17 |             56 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_dequantize_p/qt0_1_ce                                                 |                                                                                                   |               17 |             56 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_dequantize_p/qt1_0_ce                                                 |                                                                                                   |               17 |             56 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_dequantize_p/qt1_1_ce                                                 |                                                                                                   |               17 |             56 |
|  clk_wiz_inst/inst/clk_out1           |                                                                                                           | reset_IBUF                                                                                        |               37 |             75 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_dezigzag_p/sr_out[62]                                                 | reset_IBUF                                                                                        |              118 |            744 |
|  clk_wiz_inst/inst/clk_out1           | image_processor_inst/jpeg_inst/jpeg_dezigzag_p/sr_in[63][11]_i_1_n_0                                      | reset_IBUF                                                                                        |              130 |            774 |
|  clk_wiz_inst/inst/clk_out1           |                                                                                                           | image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N269                               |              200 |            817 |
|  clk_wiz_inst/inst/clk_out1           |                                                                                                           | image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577                             |              221 |            847 |
|  clk_wiz_inst/inst/clk_out1           |                                                                                                           |                                                                                                   |              449 |           1571 |
+---------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------+----------------+


