Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jan  9 11:15:18 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file SP_OV_wrapper_timing_summary_routed.rpt -pb SP_OV_wrapper_timing_summary_routed.pb -rpx SP_OV_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : SP_OV_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.655    -9897.521                   3965                20519        0.042        0.000                      0                20519       -0.402       -1.608                       4                 10548  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
SP_OV_i/CASCADE_MMCM/inst/clk_in1    {0.000 1.087}        2.174           459.982         
  clk_out1_SP_OV_clk_wiz_1_2_2       {0.136 1.223}        2.174           459.982         
  clk_out2_SP_OV_clk_wiz_1_2_2       {0.272 1.359}        2.174           459.982         
  clk_out3_SP_OV_clk_wiz_1_2_2       {0.408 1.495}        2.174           459.982         
  clkfbout_SP_OV_clk_wiz_1_2_2       {0.000 2.174}        4.348           229.991         
SP_OV_i/DELAYTIMER_CLK/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_SP_OV_clk_wiz_0_1         {0.000 1.613}        3.226           310.000         
  clk_out2_SP_OV_clk_wiz_0_1         {0.000 3.970}        7.940           125.938         
  clkfbout_SP_OV_clk_wiz_0_1         {0.000 25.000}       50.000          20.000          
SP_OV_i/REF_CLK/inst/clk_in1         {0.000 5.000}        10.000          100.000         
  clk_out1_SP_OV_clk_wiz_1_1_1       {0.000 1.087}        2.174           460.000         
  clk_out2_SP_OV_clk_wiz_1_1_1       {0.136 1.223}        2.174           460.000         
  clk_out3_SP_OV_clk_wiz_1_1_1       {0.272 1.359}        2.174           460.000         
  clk_out4_SP_OV_clk_wiz_1_1_1       {0.408 1.495}        2.174           460.000         
  clk_out5_SP_OV_clk_wiz_1_1_1       {0.543 1.630}        2.174           460.000         
  clkfbout_SP_OV_clk_wiz_1_1_1       {0.000 25.000}       50.000          20.000          
clk_fpga_0                           {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SP_OV_i/CASCADE_MMCM/inst/clk_in1                                                                                                                                                      0.287        0.000                       0                     1  
  clk_out1_SP_OV_clk_wiz_1_2_2                                                                                                                                                         0.019        0.000                       0                    18  
  clk_out2_SP_OV_clk_wiz_1_2_2                                                                                                                                                         0.019        0.000                       0                    18  
  clk_out3_SP_OV_clk_wiz_1_2_2                                                                                                                                                         0.019        0.000                       0                    18  
  clkfbout_SP_OV_clk_wiz_1_2_2                                                                                                                                                         2.193        0.000                       0                     3  
SP_OV_i/DELAYTIMER_CLK/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_SP_OV_clk_wiz_0_1                                                                                                                                                           0.001        0.000                       0                    51  
  clk_out2_SP_OV_clk_wiz_0_1              -0.224       -3.222                     32                  528        0.139        0.000                      0                  528        3.470        0.000                       0                   402  
  clkfbout_SP_OV_clk_wiz_0_1                                                                                                                                                          47.845        0.000                       0                     3  
SP_OV_i/REF_CLK/inst/clk_in1                                                                                                                                                           3.000        0.000                       0                     1  
  clk_out1_SP_OV_clk_wiz_1_1_1            -2.847     -826.614                   1473                 2149        0.082        0.000                      0                 2149       -0.402       -1.608                       4                  1871  
  clk_out2_SP_OV_clk_wiz_1_1_1                                                                                                                                                         0.019        0.000                       0                    18  
  clk_out3_SP_OV_clk_wiz_1_1_1                                                                                                                                                         0.019        0.000                       0                    18  
  clk_out4_SP_OV_clk_wiz_1_1_1                                                                                                                                                         0.019        0.000                       0                    18  
  clk_out5_SP_OV_clk_wiz_1_1_1                                                                                                                                                         0.019        0.000                       0                    18  
  clkfbout_SP_OV_clk_wiz_1_1_1                                                                                                                                                        47.845        0.000                       0                     3  
clk_fpga_0                                 0.141        0.000                      0                15480        0.052        0.000                      0                15480        4.020        0.000                       0                  8086  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_SP_OV_clk_wiz_1_1_1  clk_out1_SP_OV_clk_wiz_0_1         -3.818     -843.164                    240                  240        0.104        0.000                      0                  240  
clk_fpga_0                    clk_out1_SP_OV_clk_wiz_0_1         -3.415     -156.800                     48                   48        0.105        0.000                      0                   48  
clk_out1_SP_OV_clk_wiz_1_1_1  clk_out2_SP_OV_clk_wiz_0_1         -4.601    -1133.808                    272                  272        0.213        0.000                      0                  272  
clk_fpga_0                    clk_out2_SP_OV_clk_wiz_0_1         -4.655    -1619.706                    396                  396        0.042        0.000                      0                  396  
clk_out1_SP_OV_clk_wiz_1_2_2  clk_out1_SP_OV_clk_wiz_1_1_1       -1.128      -12.970                     16                   16        0.164        0.000                      0                   16  
clk_out2_SP_OV_clk_wiz_1_2_2  clk_out1_SP_OV_clk_wiz_1_1_1       -1.101      -11.653                     16                   16        0.062        0.000                      0                   16  
clk_out3_SP_OV_clk_wiz_1_2_2  clk_out1_SP_OV_clk_wiz_1_1_1       -1.376      -11.902                     16                   16        0.045        0.000                      0                   16  
clk_out2_SP_OV_clk_wiz_0_1    clk_out1_SP_OV_clk_wiz_1_1_1       -4.201       -4.201                      1                    1        0.267        0.000                      0                    1  
clk_out2_SP_OV_clk_wiz_1_1_1  clk_out1_SP_OV_clk_wiz_1_1_1       -0.934       -8.929                     16                   16        0.133        0.000                      0                   16  
clk_out3_SP_OV_clk_wiz_1_1_1  clk_out1_SP_OV_clk_wiz_1_1_1       -1.319       -9.676                     13                   16        0.044        0.000                      0                   16  
clk_out4_SP_OV_clk_wiz_1_1_1  clk_out1_SP_OV_clk_wiz_1_1_1       -1.340       -8.140                     12                   16        0.104        0.000                      0                   16  
clk_out5_SP_OV_clk_wiz_1_1_1  clk_out1_SP_OV_clk_wiz_1_1_1       -1.527      -11.355                     15                   16        0.250        0.000                      0                   16  
clk_fpga_0                    clk_out1_SP_OV_clk_wiz_1_1_1       -4.491    -6424.212                   1770                 1770        0.047        0.000                      0                 1770  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SP_OV_i/CASCADE_MMCM/inst/clk_in1
  To Clock:  SP_OV_i/CASCADE_MMCM/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SP_OV_i/CASCADE_MMCM/inst/clk_in1
Waveform(ns):       { 0.000 1.087 }
Period(ns):         2.174
Sources:            { SP_OV_i/CASCADE_MMCM/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         2.174       0.925      MMCME2_ADV_X1Y2  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       2.174       97.826     MMCME2_ADV_X1Y2  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            0.800         1.087       0.287      MMCME2_ADV_X1Y2  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            0.800         1.087       0.287      MMCME2_ADV_X1Y2  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            0.800         1.087       0.287      MMCME2_ADV_X1Y2  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            0.800         1.087       0.287      MMCME2_ADV_X1Y2  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SP_OV_clk_wiz_1_2_2
  To Clock:  clk_out1_SP_OV_clk_wiz_1_2_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_SP_OV_clk_wiz_1_2_2
Waveform(ns):       { 0.136 1.223 }
Period(ns):         2.174
Sources:            { SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y17   SP_OV_i/CASCADE_MMCM/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.174       0.925      MMCME2_ADV_X1Y2  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X37Y80     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X39Y78     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X48Y83     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X39Y78     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X43Y96     SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X46Y97     SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X87Y113    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X90Y121    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.174       211.186    MMCME2_ADV_X1Y2  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X87Y113    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X89Y124    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X91Y122    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X91Y122    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X91Y122    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X37Y80     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X37Y80     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X39Y78     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X48Y83     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X39Y78     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X48Y83     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X46Y97     SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X90Y121    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X90Y121    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X89Y114    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X90Y121    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X90Y121    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X46Y97     SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X89Y114    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X39Y78     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_SP_OV_clk_wiz_1_2_2
  To Clock:  clk_out2_SP_OV_clk_wiz_1_2_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_SP_OV_clk_wiz_1_2_2
Waveform(ns):       { 0.272 1.359 }
Period(ns):         2.174
Sources:            { SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y18   SP_OV_i/CASCADE_MMCM/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.174       0.925      MMCME2_ADV_X1Y2  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X42Y82     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X40Y76     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X36Y78     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X40Y76     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X40Y94     SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X40Y96     SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X94Y117    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X93Y111    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.174       211.186    MMCME2_ADV_X1Y2  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X40Y96     SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X94Y117    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X94Y117    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X94Y117    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X94Y117    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X36Y78     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X40Y96     SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X42Y82     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X40Y76     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X36Y78     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X40Y94     SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X40Y76     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X40Y76     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X93Y111    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X90Y107    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X93Y111    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X91Y110    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X100Y117   SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X93Y111    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X42Y82     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_SP_OV_clk_wiz_1_2_2
  To Clock:  clk_out3_SP_OV_clk_wiz_1_2_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_SP_OV_clk_wiz_1_2_2
Waveform(ns):       { 0.408 1.495 }
Period(ns):         2.174
Sources:            { SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y19   SP_OV_i/CASCADE_MMCM/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         2.174       0.925      MMCME2_ADV_X1Y2  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X43Y78     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X41Y76     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X43Y78     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X46Y77     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X38Y98     SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X40Y95     SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X90Y106    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X90Y114    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       2.174       211.186    MMCME2_ADV_X1Y2  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X41Y76     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X46Y77     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X90Y114    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X90Y120    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X90Y120    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X90Y120    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X96Y122    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X90Y120    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X46Y77     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X90Y114    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X40Y95     SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X90Y106    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X90Y120    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X97Y113    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X90Y120    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X97Y113    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X90Y120    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X90Y120    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X85Y117    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X43Y78     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_SP_OV_clk_wiz_1_2_2
  To Clock:  clkfbout_SP_OV_clk_wiz_1_2_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_SP_OV_clk_wiz_1_2_2
Waveform(ns):       { 0.000 2.174 }
Period(ns):         4.348
Sources:            { SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         4.348       2.193      BUFGCTRL_X0Y20   SP_OV_i/CASCADE_MMCM/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         4.348       3.099      MMCME2_ADV_X1Y2  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         4.348       3.099      MMCME2_ADV_X1Y2  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       4.348       95.652     MMCME2_ADV_X1Y2  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       4.348       209.012    MMCME2_ADV_X1Y2  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
  To Clock:  SP_OV_i/DELAYTIMER_CLK/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SP_OV_i/DELAYTIMER_CLK/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SP_OV_clk_wiz_0_1
  To Clock:  clk_out1_SP_OV_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_SP_OV_clk_wiz_0_1
Waveform(ns):       { 0.000 1.613 }
Period(ns):         3.226
Sources:            { SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         3.226       0.001      IDELAYCTRL_X1Y2  SP_OV_i/IDELAY_CTRL_WRAPPER_0/U0/IDELAYCTRL_inst/REFCLK
Min Period  n/a     IDELAYE2/C          n/a            2.360         3.226       0.866      IDELAY_X1Y149    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/C
Min Period  n/a     IDELAYE2/C          n/a            2.360         3.226       0.866      IDELAY_X1Y147    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/IDELAYE2_inst/C
Min Period  n/a     IDELAYE2/C          n/a            2.360         3.226       0.866      IDELAY_X1Y148    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/IDELAYE2_inst/C
Min Period  n/a     IDELAYE2/C          n/a            2.360         3.226       0.866      IDELAY_X1Y145    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst/C
Min Period  n/a     IDELAYE2/C          n/a            2.360         3.226       0.866      IDELAY_X1Y146    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst/C
Min Period  n/a     IDELAYE2/C          n/a            2.360         3.226       0.866      IDELAY_X1Y143    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/C
Min Period  n/a     IDELAYE2/C          n/a            2.360         3.226       0.866      IDELAY_X1Y144    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/IDELAYE2_inst/C
Min Period  n/a     IDELAYE2/C          n/a            2.360         3.226       0.866      IDELAY_X1Y141    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/IDELAYE2_inst/C
Min Period  n/a     IDELAYE2/C          n/a            2.360         3.226       0.866      IDELAY_X1Y142    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/C
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         3.226       2.038      IDELAYCTRL_X1Y2  SP_OV_i/IDELAY_CTRL_WRAPPER_0/U0/IDELAYCTRL_inst/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       3.226       210.134    MMCME2_ADV_X0Y0  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_SP_OV_clk_wiz_0_1
  To Clock:  clk_out2_SP_OV_clk_wiz_0_1

Setup :           32  Failing Endpoints,  Worst Slack       -0.224ns,  Total Violation       -3.222ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.224ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.940ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@7.940ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.687ns  (logic 3.114ns (40.511%)  route 4.573ns (59.489%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.466ns = ( 9.406 - 7.940 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.762     1.762    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.628     1.631    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X51Y78         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y78         FDRE (Prop_fdre_C_Q)         0.419     2.050 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/Q
                         net (fo=2, routed)           1.433     3.483    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg_n_0_[2]
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.299     3.782 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry_i_3__0/O
                         net (fo=1, routed)           0.000     3.782    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry_i_3__0_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.332 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.332    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.446 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.446    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__0_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.560 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.560    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__1_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.674 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.674    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__2_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.788 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.788    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__3_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.902 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.902    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__4_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.016 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.016    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__5_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.350 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__6/O[1]
                         net (fo=2, routed)           1.154     6.504    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__6_n_6
    SLICE_X48Y71         LUT4 (Prop_lut4_I1_O)        0.303     6.807 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2_i_5__0/O
                         net (fo=1, routed)           0.000     6.807    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2_i_5__0_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.208 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.275     8.483    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2_n_0
    SLICE_X48Y76         LUT2 (Prop_lut2_I0_O)        0.124     8.607 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0/O
                         net (fo=32, routed)          0.711     9.318    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0_n_0
    SLICE_X48Y74         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      7.940     7.940 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.940 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.570     9.511    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     6.161 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     7.852    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.943 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.463     9.406    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X48Y74         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[1]/C
                         clock pessimism              0.014     9.420    
                         clock uncertainty           -0.121     9.299    
    SLICE_X48Y74         FDRE (Setup_fdre_C_CE)      -0.205     9.094    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[1]
  -------------------------------------------------------------------
                         required time                          9.094    
                         arrival time                          -9.318    
  -------------------------------------------------------------------
                         slack                                 -0.224    

Slack (VIOLATED) :        -0.224ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.940ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@7.940ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.687ns  (logic 3.114ns (40.511%)  route 4.573ns (59.489%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.466ns = ( 9.406 - 7.940 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.762     1.762    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.628     1.631    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X51Y78         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y78         FDRE (Prop_fdre_C_Q)         0.419     2.050 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/Q
                         net (fo=2, routed)           1.433     3.483    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg_n_0_[2]
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.299     3.782 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry_i_3__0/O
                         net (fo=1, routed)           0.000     3.782    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry_i_3__0_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.332 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.332    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.446 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.446    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__0_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.560 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.560    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__1_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.674 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.674    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__2_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.788 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.788    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__3_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.902 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.902    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__4_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.016 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.016    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__5_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.350 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__6/O[1]
                         net (fo=2, routed)           1.154     6.504    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__6_n_6
    SLICE_X48Y71         LUT4 (Prop_lut4_I1_O)        0.303     6.807 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2_i_5__0/O
                         net (fo=1, routed)           0.000     6.807    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2_i_5__0_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.208 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.275     8.483    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2_n_0
    SLICE_X48Y76         LUT2 (Prop_lut2_I0_O)        0.124     8.607 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0/O
                         net (fo=32, routed)          0.711     9.318    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0_n_0
    SLICE_X48Y74         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      7.940     7.940 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.940 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.570     9.511    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     6.161 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     7.852    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.943 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.463     9.406    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X48Y74         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[26]/C
                         clock pessimism              0.014     9.420    
                         clock uncertainty           -0.121     9.299    
    SLICE_X48Y74         FDRE (Setup_fdre_C_CE)      -0.205     9.094    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[26]
  -------------------------------------------------------------------
                         required time                          9.094    
                         arrival time                          -9.318    
  -------------------------------------------------------------------
                         slack                                 -0.224    

Slack (VIOLATED) :        -0.224ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.940ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@7.940ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.687ns  (logic 3.114ns (40.511%)  route 4.573ns (59.489%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.466ns = ( 9.406 - 7.940 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.762     1.762    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.628     1.631    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X51Y78         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y78         FDRE (Prop_fdre_C_Q)         0.419     2.050 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/Q
                         net (fo=2, routed)           1.433     3.483    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg_n_0_[2]
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.299     3.782 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry_i_3__0/O
                         net (fo=1, routed)           0.000     3.782    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry_i_3__0_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.332 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.332    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.446 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.446    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__0_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.560 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.560    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__1_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.674 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.674    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__2_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.788 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.788    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__3_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.902 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.902    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__4_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.016 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.016    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__5_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.350 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__6/O[1]
                         net (fo=2, routed)           1.154     6.504    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__6_n_6
    SLICE_X48Y71         LUT4 (Prop_lut4_I1_O)        0.303     6.807 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2_i_5__0/O
                         net (fo=1, routed)           0.000     6.807    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2_i_5__0_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.208 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.275     8.483    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2_n_0
    SLICE_X48Y76         LUT2 (Prop_lut2_I0_O)        0.124     8.607 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0/O
                         net (fo=32, routed)          0.711     9.318    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0_n_0
    SLICE_X48Y74         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      7.940     7.940 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.940 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.570     9.511    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     6.161 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     7.852    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.943 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.463     9.406    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X48Y74         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[27]/C
                         clock pessimism              0.014     9.420    
                         clock uncertainty           -0.121     9.299    
    SLICE_X48Y74         FDRE (Setup_fdre_C_CE)      -0.205     9.094    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[27]
  -------------------------------------------------------------------
                         required time                          9.094    
                         arrival time                          -9.318    
  -------------------------------------------------------------------
                         slack                                 -0.224    

Slack (VIOLATED) :        -0.173ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.940ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@7.940ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.638ns  (logic 3.114ns (40.771%)  route 4.524ns (59.229%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 9.408 - 7.940 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.762     1.762    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.628     1.631    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X51Y78         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y78         FDRE (Prop_fdre_C_Q)         0.419     2.050 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/Q
                         net (fo=2, routed)           1.433     3.483    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg_n_0_[2]
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.299     3.782 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry_i_3__0/O
                         net (fo=1, routed)           0.000     3.782    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry_i_3__0_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.332 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.332    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.446 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.446    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__0_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.560 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.560    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__1_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.674 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.674    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__2_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.788 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.788    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__3_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.902 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.902    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__4_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.016 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.016    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__5_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.350 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__6/O[1]
                         net (fo=2, routed)           1.154     6.504    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__6_n_6
    SLICE_X48Y71         LUT4 (Prop_lut4_I1_O)        0.303     6.807 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2_i_5__0/O
                         net (fo=1, routed)           0.000     6.807    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2_i_5__0_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.208 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.275     8.483    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2_n_0
    SLICE_X48Y76         LUT2 (Prop_lut2_I0_O)        0.124     8.607 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0/O
                         net (fo=32, routed)          0.662     9.269    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0_n_0
    SLICE_X49Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      7.940     7.940 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.940 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.570     9.511    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     6.161 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     7.852    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.943 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.465     9.408    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X49Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[13]/C
                         clock pessimism              0.014     9.422    
                         clock uncertainty           -0.121     9.301    
    SLICE_X49Y76         FDRE (Setup_fdre_C_CE)      -0.205     9.096    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[13]
  -------------------------------------------------------------------
                         required time                          9.096    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                 -0.173    

Slack (VIOLATED) :        -0.173ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.940ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@7.940ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.638ns  (logic 3.114ns (40.771%)  route 4.524ns (59.229%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 9.408 - 7.940 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.762     1.762    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.628     1.631    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X51Y78         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y78         FDRE (Prop_fdre_C_Q)         0.419     2.050 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/Q
                         net (fo=2, routed)           1.433     3.483    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg_n_0_[2]
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.299     3.782 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry_i_3__0/O
                         net (fo=1, routed)           0.000     3.782    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry_i_3__0_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.332 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.332    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.446 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.446    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__0_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.560 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.560    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__1_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.674 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.674    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__2_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.788 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.788    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__3_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.902 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.902    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__4_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.016 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.016    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__5_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.350 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__6/O[1]
                         net (fo=2, routed)           1.154     6.504    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__6_n_6
    SLICE_X48Y71         LUT4 (Prop_lut4_I1_O)        0.303     6.807 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2_i_5__0/O
                         net (fo=1, routed)           0.000     6.807    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2_i_5__0_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.208 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.275     8.483    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2_n_0
    SLICE_X48Y76         LUT2 (Prop_lut2_I0_O)        0.124     8.607 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0/O
                         net (fo=32, routed)          0.662     9.269    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0_n_0
    SLICE_X49Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      7.940     7.940 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.940 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.570     9.511    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     6.161 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     7.852    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.943 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.465     9.408    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X49Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[14]/C
                         clock pessimism              0.014     9.422    
                         clock uncertainty           -0.121     9.301    
    SLICE_X49Y76         FDRE (Setup_fdre_C_CE)      -0.205     9.096    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[14]
  -------------------------------------------------------------------
                         required time                          9.096    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                 -0.173    

Slack (VIOLATED) :        -0.173ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.940ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@7.940ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.638ns  (logic 3.114ns (40.771%)  route 4.524ns (59.229%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 9.408 - 7.940 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.762     1.762    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.628     1.631    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X51Y78         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y78         FDRE (Prop_fdre_C_Q)         0.419     2.050 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/Q
                         net (fo=2, routed)           1.433     3.483    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg_n_0_[2]
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.299     3.782 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry_i_3__0/O
                         net (fo=1, routed)           0.000     3.782    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry_i_3__0_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.332 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.332    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.446 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.446    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__0_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.560 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.560    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__1_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.674 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.674    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__2_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.788 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.788    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__3_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.902 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.902    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__4_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.016 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.016    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__5_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.350 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__6/O[1]
                         net (fo=2, routed)           1.154     6.504    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__6_n_6
    SLICE_X48Y71         LUT4 (Prop_lut4_I1_O)        0.303     6.807 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2_i_5__0/O
                         net (fo=1, routed)           0.000     6.807    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2_i_5__0_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.208 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.275     8.483    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2_n_0
    SLICE_X48Y76         LUT2 (Prop_lut2_I0_O)        0.124     8.607 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0/O
                         net (fo=32, routed)          0.662     9.269    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0_n_0
    SLICE_X49Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      7.940     7.940 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.940 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.570     9.511    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     6.161 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     7.852    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.943 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.465     9.408    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X49Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[8]/C
                         clock pessimism              0.014     9.422    
                         clock uncertainty           -0.121     9.301    
    SLICE_X49Y76         FDRE (Setup_fdre_C_CE)      -0.205     9.096    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[8]
  -------------------------------------------------------------------
                         required time                          9.096    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                 -0.173    

Slack (VIOLATED) :        -0.173ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.940ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@7.940ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.638ns  (logic 3.114ns (40.771%)  route 4.524ns (59.229%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 9.408 - 7.940 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.762     1.762    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.628     1.631    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X51Y78         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y78         FDRE (Prop_fdre_C_Q)         0.419     2.050 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/Q
                         net (fo=2, routed)           1.433     3.483    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg_n_0_[2]
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.299     3.782 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry_i_3__0/O
                         net (fo=1, routed)           0.000     3.782    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry_i_3__0_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.332 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.332    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.446 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.446    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__0_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.560 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.560    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__1_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.674 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.674    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__2_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.788 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.788    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__3_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.902 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.902    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__4_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.016 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.016    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__5_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.350 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__6/O[1]
                         net (fo=2, routed)           1.154     6.504    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__6_n_6
    SLICE_X48Y71         LUT4 (Prop_lut4_I1_O)        0.303     6.807 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2_i_5__0/O
                         net (fo=1, routed)           0.000     6.807    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2_i_5__0_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.208 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.275     8.483    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2_n_0
    SLICE_X48Y76         LUT2 (Prop_lut2_I0_O)        0.124     8.607 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0/O
                         net (fo=32, routed)          0.662     9.269    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0_n_0
    SLICE_X49Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      7.940     7.940 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.940 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.570     9.511    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     6.161 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     7.852    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.943 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.465     9.408    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X49Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[9]/C
                         clock pessimism              0.014     9.422    
                         clock uncertainty           -0.121     9.301    
    SLICE_X49Y76         FDRE (Setup_fdre_C_CE)      -0.205     9.096    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[9]
  -------------------------------------------------------------------
                         required time                          9.096    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                 -0.173    

Slack (VIOLATED) :        -0.166ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.940ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@7.940ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.668ns  (logic 3.114ns (40.610%)  route 4.554ns (59.390%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 9.409 - 7.940 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.762     1.762    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.628     1.631    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X51Y78         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y78         FDRE (Prop_fdre_C_Q)         0.419     2.050 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/Q
                         net (fo=2, routed)           1.433     3.483    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg_n_0_[2]
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.299     3.782 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry_i_3__0/O
                         net (fo=1, routed)           0.000     3.782    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry_i_3__0_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.332 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.332    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.446 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.446    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__0_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.560 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.560    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__1_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.674 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.674    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__2_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.788 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.788    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__3_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.902 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.902    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__4_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.016 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.016    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__5_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.350 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__6/O[1]
                         net (fo=2, routed)           1.154     6.504    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__6_n_6
    SLICE_X48Y71         LUT4 (Prop_lut4_I1_O)        0.303     6.807 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2_i_5__0/O
                         net (fo=1, routed)           0.000     6.807    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2_i_5__0_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.208 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.275     8.483    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2_n_0
    SLICE_X48Y76         LUT2 (Prop_lut2_I0_O)        0.124     8.607 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0/O
                         net (fo=32, routed)          0.692     9.299    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0_n_0
    SLICE_X46Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      7.940     7.940 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.940 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.570     9.511    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     6.161 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     7.852    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.943 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.466     9.409    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X46Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[19]/C
                         clock pessimism              0.014     9.423    
                         clock uncertainty           -0.121     9.302    
    SLICE_X46Y76         FDRE (Setup_fdre_C_CE)      -0.169     9.133    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[19]
  -------------------------------------------------------------------
                         required time                          9.133    
                         arrival time                          -9.299    
  -------------------------------------------------------------------
                         slack                                 -0.166    

Slack (VIOLATED) :        -0.166ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.940ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@7.940ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.668ns  (logic 3.114ns (40.610%)  route 4.554ns (59.390%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 9.409 - 7.940 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.762     1.762    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.628     1.631    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X51Y78         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y78         FDRE (Prop_fdre_C_Q)         0.419     2.050 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/Q
                         net (fo=2, routed)           1.433     3.483    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg_n_0_[2]
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.299     3.782 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry_i_3__0/O
                         net (fo=1, routed)           0.000     3.782    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry_i_3__0_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.332 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.332    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.446 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.446    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__0_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.560 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.560    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__1_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.674 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.674    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__2_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.788 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.788    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__3_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.902 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.902    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__4_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.016 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.016    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__5_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.350 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__6/O[1]
                         net (fo=2, routed)           1.154     6.504    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__6_n_6
    SLICE_X48Y71         LUT4 (Prop_lut4_I1_O)        0.303     6.807 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2_i_5__0/O
                         net (fo=1, routed)           0.000     6.807    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2_i_5__0_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.208 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.275     8.483    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2_n_0
    SLICE_X48Y76         LUT2 (Prop_lut2_I0_O)        0.124     8.607 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0/O
                         net (fo=32, routed)          0.692     9.299    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0_n_0
    SLICE_X46Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      7.940     7.940 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.940 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.570     9.511    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     6.161 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     7.852    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.943 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.466     9.409    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X46Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[22]/C
                         clock pessimism              0.014     9.423    
                         clock uncertainty           -0.121     9.302    
    SLICE_X46Y76         FDRE (Setup_fdre_C_CE)      -0.169     9.133    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[22]
  -------------------------------------------------------------------
                         required time                          9.133    
                         arrival time                          -9.299    
  -------------------------------------------------------------------
                         slack                                 -0.166    

Slack (VIOLATED) :        -0.166ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.940ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@7.940ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.668ns  (logic 3.114ns (40.610%)  route 4.554ns (59.390%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 9.409 - 7.940 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.762     1.762    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.628     1.631    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X51Y78         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y78         FDRE (Prop_fdre_C_Q)         0.419     2.050 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[2]/Q
                         net (fo=2, routed)           1.433     3.483    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg_n_0_[2]
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.299     3.782 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry_i_3__0/O
                         net (fo=1, routed)           0.000     3.782    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry_i_3__0_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.332 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.332    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.446 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.446    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__0_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.560 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.560    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__1_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.674 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.674    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__2_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.788 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.788    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__3_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.902 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.902    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__4_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.016 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.016    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__5_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.350 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__6/O[1]
                         net (fo=2, routed)           1.154     6.504    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/minusOp_carry__6_n_6
    SLICE_X48Y71         LUT4 (Prop_lut4_I1_O)        0.303     6.807 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2_i_5__0/O
                         net (fo=1, routed)           0.000     6.807    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2_i_5__0_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.208 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.275     8.483    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim0_carry__2_n_0
    SLICE_X48Y76         LUT2 (Prop_lut2_I0_O)        0.124     8.607 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0/O
                         net (fo=32, routed)          0.692     9.299    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0_n_0
    SLICE_X46Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      7.940     7.940 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.940 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.570     9.511    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     6.161 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     7.852    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.943 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.466     9.409    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X46Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[23]/C
                         clock pessimism              0.014     9.423    
                         clock uncertainty           -0.121     9.302    
    SLICE_X46Y76         FDRE (Setup_fdre_C_CE)      -0.169     9.133    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[23]
  -------------------------------------------------------------------
                         required time                          9.133    
                         arrival time                          -9.299    
  -------------------------------------------------------------------
                         slack                                 -0.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.141ns (12.121%)  route 1.022ns (87.879%))
  Logic Levels:           0  
  Clock Path Skew:        1.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.580     0.580    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.544     0.546    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X53Y72         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y72         FDSE (Prop_fdse_C_Q)         0.141     0.687 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/Q
                         net (fo=34, routed)          1.022     1.709    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X57Y73         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.846     0.846    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.120     1.122    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X54Y72         LUT2 (Prop_lut2_I1_O)        0.056     1.178 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH_i_1__1/O
                         net (fo=32, routed)          0.411     1.588    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X57Y73         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
                         clock pessimism              0.000     1.588    
    SLICE_X57Y73         FDRE (Hold_fdre_C_R)        -0.018     1.570    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.141ns (12.121%)  route 1.022ns (87.879%))
  Logic Levels:           0  
  Clock Path Skew:        1.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.580     0.580    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.544     0.546    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X53Y72         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y72         FDSE (Prop_fdse_C_Q)         0.141     0.687 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/Q
                         net (fo=34, routed)          1.022     1.709    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X57Y73         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.846     0.846    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.120     1.122    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X54Y72         LUT2 (Prop_lut2_I1_O)        0.056     1.178 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH_i_1__1/O
                         net (fo=32, routed)          0.411     1.588    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X57Y73         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
                         clock pessimism              0.000     1.588    
    SLICE_X57Y73         FDRE (Hold_fdre_C_R)        -0.018     1.570    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.141ns (12.121%)  route 1.022ns (87.879%))
  Logic Levels:           0  
  Clock Path Skew:        1.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.580     0.580    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.544     0.546    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X53Y72         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y72         FDSE (Prop_fdse_C_Q)         0.141     0.687 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/Q
                         net (fo=34, routed)          1.022     1.709    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X57Y73         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.846     0.846    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.120     1.122    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X54Y72         LUT2 (Prop_lut2_I1_O)        0.056     1.178 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH_i_1__1/O
                         net (fo=32, routed)          0.411     1.588    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X57Y73         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
                         clock pessimism              0.000     1.588    
    SLICE_X57Y73         FDRE (Hold_fdre_C_R)        -0.018     1.570    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.141ns (12.121%)  route 1.022ns (87.879%))
  Logic Levels:           0  
  Clock Path Skew:        1.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.580     0.580    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.544     0.546    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X53Y72         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y72         FDSE (Prop_fdse_C_Q)         0.141     0.687 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/Q
                         net (fo=34, routed)          1.022     1.709    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X57Y73         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.846     0.846    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.120     1.122    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X54Y72         LUT2 (Prop_lut2_I1_O)        0.056     1.178 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH_i_1__1/O
                         net (fo=32, routed)          0.411     1.588    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X57Y73         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
                         clock pessimism              0.000     1.588    
    SLICE_X57Y73         FDRE (Hold_fdre_C_R)        -0.018     1.570    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.689%)  route 0.120ns (25.311%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    1.028ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.580     0.580    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.799     0.801    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X54Y72         LUT2 (Prop_lut2_I1_O)        0.045     0.846 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH_i_1__1/O
                         net (fo=32, routed)          0.182     1.028    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X57Y72         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDRE (Prop_fdre_C_Q)         0.141     1.169 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/Q
                         net (fo=2, routed)           0.120     1.289    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[11]
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.449 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.449    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.503 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.503    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[12]
    SLICE_X57Y73         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.846     0.846    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.120     1.122    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X54Y72         LUT2 (Prop_lut2_I1_O)        0.056     1.178 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH_i_1__1/O
                         net (fo=32, routed)          0.411     1.588    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X57Y73         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
                         clock pessimism             -0.331     1.257    
    SLICE_X57Y73         FDRE (Hold_fdre_C_D)         0.105     1.362    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.261%)  route 0.120ns (24.739%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    1.028ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.580     0.580    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.799     0.801    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X54Y72         LUT2 (Prop_lut2_I1_O)        0.045     0.846 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH_i_1__1/O
                         net (fo=32, routed)          0.182     1.028    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X57Y72         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDRE (Prop_fdre_C_Q)         0.141     1.169 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/Q
                         net (fo=2, routed)           0.120     1.289    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[11]
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.449 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.449    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.514 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.514    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[14]
    SLICE_X57Y73         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.846     0.846    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.120     1.122    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X54Y72         LUT2 (Prop_lut2_I1_O)        0.056     1.178 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH_i_1__1/O
                         net (fo=32, routed)          0.411     1.588    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X57Y73         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
                         clock pessimism             -0.331     1.257    
    SLICE_X57Y73         FDRE (Hold_fdre_C_D)         0.105     1.362    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.190ns  (logic 0.141ns (11.845%)  route 1.049ns (88.155%))
  Logic Levels:           0  
  Clock Path Skew:        1.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.580     0.580    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.544     0.546    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X53Y72         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y72         FDSE (Prop_fdse_C_Q)         0.141     0.687 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/Q
                         net (fo=34, routed)          1.049     1.736    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X57Y75         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.846     0.846    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.120     1.122    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X54Y72         LUT2 (Prop_lut2_I1_O)        0.056     1.178 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH_i_1__1/O
                         net (fo=32, routed)          0.403     1.580    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X57Y75         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
                         clock pessimism              0.000     1.580    
    SLICE_X57Y75         FDRE (Hold_fdre_C_R)        -0.018     1.562    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.190ns  (logic 0.141ns (11.845%)  route 1.049ns (88.155%))
  Logic Levels:           0  
  Clock Path Skew:        1.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.580     0.580    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.544     0.546    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X53Y72         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y72         FDSE (Prop_fdse_C_Q)         0.141     0.687 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/Q
                         net (fo=34, routed)          1.049     1.736    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X57Y75         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.846     0.846    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.120     1.122    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X54Y72         LUT2 (Prop_lut2_I1_O)        0.056     1.178 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH_i_1__1/O
                         net (fo=32, routed)          0.403     1.580    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X57Y75         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/C
                         clock pessimism              0.000     1.580    
    SLICE_X57Y75         FDRE (Hold_fdre_C_R)        -0.018     1.562    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.190ns  (logic 0.141ns (11.845%)  route 1.049ns (88.155%))
  Logic Levels:           0  
  Clock Path Skew:        1.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.580     0.580    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.544     0.546    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X53Y72         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y72         FDSE (Prop_fdse_C_Q)         0.141     0.687 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/Q
                         net (fo=34, routed)          1.049     1.736    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X57Y75         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.846     0.846    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.120     1.122    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X54Y72         LUT2 (Prop_lut2_I1_O)        0.056     1.178 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH_i_1__1/O
                         net (fo=32, routed)          0.403     1.580    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X57Y75         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
                         clock pessimism              0.000     1.580    
    SLICE_X57Y75         FDRE (Hold_fdre_C_R)        -0.018     1.562    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.190ns  (logic 0.141ns (11.845%)  route 1.049ns (88.155%))
  Logic Levels:           0  
  Clock Path Skew:        1.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.580     0.580    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.544     0.546    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X53Y72         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y72         FDSE (Prop_fdse_C_Q)         0.141     0.687 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/Q
                         net (fo=34, routed)          1.049     1.736    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X57Y75         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.846     0.846    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.120     1.122    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X54Y72         LUT2 (Prop_lut2_I1_O)        0.056     1.178 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH_i_1__1/O
                         net (fo=32, routed)          0.403     1.580    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X57Y75         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/C
                         clock pessimism              0.000     1.580    
    SLICE_X57Y75         FDRE (Hold_fdre_C_R)        -0.018     1.562    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_SP_OV_clk_wiz_0_1
Waveform(ns):       { 0.000 3.970 }
Period(ns):         7.940
Sources:            { SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         7.940       5.785      BUFGCTRL_X0Y1    SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         7.940       5.786      DSP48_X2Y20      SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         7.940       5.786      DSP48_X3Y26      SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_2/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         7.940       5.786      DSP48_X2Y25      SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_3/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         7.940       5.786      DSP48_X2Y24      SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         7.940       6.691      MMCME2_ADV_X0Y0  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         7.940       6.940      SLICE_X51Y75     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.940       6.940      SLICE_X51Y75     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.940       6.940      SLICE_X51Y77     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.940       6.940      SLICE_X51Y77     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       7.940       205.420    MMCME2_ADV_X0Y0  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.970       3.470      SLICE_X51Y77     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.970       3.470      SLICE_X51Y77     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.970       3.470      SLICE_X51Y77     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.970       3.470      SLICE_X51Y77     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.970       3.470      SLICE_X51Y77     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.970       3.470      SLICE_X51Y77     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.970       3.470      SLICE_X51Y77     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.970       3.470      SLICE_X52Y73     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.970       3.470      SLICE_X52Y73     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.970       3.470      SLICE_X48Y71     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.970       3.470      SLICE_X47Y66     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.970       3.470      SLICE_X47Y66     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.970       3.470      SLICE_X47Y66     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.970       3.470      SLICE_X47Y66     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.970       3.470      SLICE_X44Y72     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.970       3.470      SLICE_X44Y72     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.970       3.470      SLICE_X44Y72     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.970       3.470      SLICE_X48Y71     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.970       3.470      SLICE_X48Y71     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.970       3.470      SLICE_X48Y71     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[26]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_SP_OV_clk_wiz_0_1
  To Clock:  clkfbout_SP_OV_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_SP_OV_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y7    SP_OV_i/DELAYTIMER_CLK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  SP_OV_i/REF_CLK/inst/clk_in1
  To Clock:  SP_OV_i/REF_CLK/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SP_OV_i/REF_CLK/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SP_OV_i/REF_CLK/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SP_OV_clk_wiz_1_1_1
  To Clock:  clk_out1_SP_OV_clk_wiz_1_1_1

Setup :         1473  Failing Endpoints,  Worst Slack       -2.847ns,  Total Violation     -826.614ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            4  Failing Endpoints,  Worst Slack       -0.402ns,  Total Violation       -1.608ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.847ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        4.917ns  (logic 1.546ns (31.439%)  route 3.371ns (68.561%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 3.648 - 2.174 ) 
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806     1.806    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.641     1.644    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X41Y79         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.419     2.063 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[8]/Q
                         net (fo=5, routed)           1.158     3.221    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/p_6_in
    SLICE_X35Y78         LUT3 (Prop_lut3_I1_O)        0.325     3.546 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_27/O
                         net (fo=3, routed)           0.738     4.284    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_27_n_0
    SLICE_X35Y77         LUT5 (Prop_lut5_I3_O)        0.352     4.636 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_20/O
                         net (fo=1, routed)           0.647     5.283    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_20_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I0_O)        0.326     5.609 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_7/O
                         net (fo=4, routed)           0.828     6.437    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_7_n_0
    SLICE_X43Y79         LUT5 (Prop_lut5_I1_O)        0.124     6.561 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL[3]_i_1/O
                         net (fo=1, routed)           0.000     6.561    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL[3]
    SLICE_X43Y79         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.471     3.648    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X43Y79         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[3]/C
                         clock pessimism              0.147     3.795    
                         clock uncertainty           -0.111     3.684    
    SLICE_X43Y79         FDRE (Setup_fdre_C_D)        0.031     3.715    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[3]
  -------------------------------------------------------------------
                         required time                          3.715    
                         arrival time                          -6.561    
  -------------------------------------------------------------------
                         slack                                 -2.847    

Slack (VIOLATED) :        -2.831ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        4.945ns  (logic 1.574ns (31.827%)  route 3.371ns (68.173%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 3.648 - 2.174 ) 
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806     1.806    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.641     1.644    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X41Y79         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.419     2.063 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[8]/Q
                         net (fo=5, routed)           1.158     3.221    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/p_6_in
    SLICE_X35Y78         LUT3 (Prop_lut3_I1_O)        0.325     3.546 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_27/O
                         net (fo=3, routed)           0.738     4.284    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_27_n_0
    SLICE_X35Y77         LUT5 (Prop_lut5_I3_O)        0.352     4.636 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_20/O
                         net (fo=1, routed)           0.647     5.283    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_20_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I0_O)        0.326     5.609 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_7/O
                         net (fo=4, routed)           0.828     6.437    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_7_n_0
    SLICE_X43Y79         LUT5 (Prop_lut5_I1_O)        0.152     6.589 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL[4]_i_2/O
                         net (fo=1, routed)           0.000     6.589    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL[4]
    SLICE_X43Y79         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.471     3.648    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X43Y79         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[4]/C
                         clock pessimism              0.147     3.795    
                         clock uncertainty           -0.111     3.684    
    SLICE_X43Y79         FDRE (Setup_fdre_C_D)        0.075     3.759    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[4]
  -------------------------------------------------------------------
                         required time                          3.759    
                         arrival time                          -6.589    
  -------------------------------------------------------------------
                         slack                                 -2.831    

Slack (VIOLATED) :        -2.795ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4DEL_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        4.817ns  (logic 1.251ns (25.970%)  route 3.566ns (74.030%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.774ns = ( 3.948 - 2.174 ) 
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806     1.806    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.975     1.978    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X94Y112        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y112        FDRE (Prop_fdre_C_Q)         0.478     2.456 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[0]/Q
                         net (fo=5, routed)           1.218     3.674    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg_n_0_[0]
    SLICE_X91Y120        LUT4 (Prop_lut4_I2_O)        0.323     3.997 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4DEL[4]_i_9/O
                         net (fo=3, routed)           1.019     5.016    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4DEL[4]_i_9_n_0
    SLICE_X91Y111        LUT6 (Prop_lut6_I3_O)        0.326     5.342 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4DEL[4]_i_6/O
                         net (fo=2, routed)           1.329     6.671    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4DEL[4]_i_6_n_0
    SLICE_X93Y121        LUT6 (Prop_lut6_I3_O)        0.124     6.795 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4DEL[4]_i_2/O
                         net (fo=1, routed)           0.000     6.795    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4DEL[4]_i_2_n_0
    SLICE_X93Y121        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4DEL_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.771     3.948    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X93Y121        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4DEL_reg[4]/C
                         clock pessimism              0.132     4.080    
                         clock uncertainty           -0.111     3.969    
    SLICE_X93Y121        FDRE (Setup_fdre_C_D)        0.031     4.000    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4DEL_reg[4]
  -------------------------------------------------------------------
                         required time                          4.000    
                         arrival time                          -6.795    
  -------------------------------------------------------------------
                         slack                                 -2.795    

Slack (VIOLATED) :        -2.721ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 1.318ns (27.698%)  route 3.440ns (72.302%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 3.648 - 2.174 ) 
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806     1.806    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.641     1.644    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X41Y79         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.419     2.063 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[8]/Q
                         net (fo=5, routed)           1.158     3.221    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/p_6_in
    SLICE_X35Y78         LUT3 (Prop_lut3_I1_O)        0.325     3.546 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_27/O
                         net (fo=3, routed)           0.738     4.284    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_27_n_0
    SLICE_X35Y77         LUT5 (Prop_lut5_I3_O)        0.326     4.610 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_19/O
                         net (fo=2, routed)           0.649     5.259    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_19_n_0
    SLICE_X35Y78         LUT6 (Prop_lut6_I5_O)        0.124     5.383 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_6/O
                         net (fo=4, routed)           0.895     6.278    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_6_n_0
    SLICE_X39Y80         LUT5 (Prop_lut5_I3_O)        0.124     6.402 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[3]_i_1/O
                         net (fo=1, routed)           0.000     6.402    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[3]
    SLICE_X39Y80         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.471     3.648    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X39Y80         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[3]/C
                         clock pessimism              0.114     3.762    
                         clock uncertainty           -0.111     3.651    
    SLICE_X39Y80         FDRE (Setup_fdre_C_D)        0.031     3.682    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[3]
  -------------------------------------------------------------------
                         required time                          3.682    
                         arrival time                          -6.402    
  -------------------------------------------------------------------
                         slack                                 -2.721    

Slack (VIOLATED) :        -2.708ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/SDELAY_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        4.699ns  (logic 1.193ns (25.387%)  route 3.506ns (74.613%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 3.660 - 2.174 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806     1.806    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.653     1.656    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/MCLK
    SLICE_X49Y95         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.419     2.075 r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[12]/Q
                         net (fo=2, routed)           0.902     2.977    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/p_10_in
    SLICE_X42Y98         LUT3 (Prop_lut3_I1_O)        0.322     3.299 r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/SDELAY[4]_i_11/O
                         net (fo=5, routed)           0.959     4.258    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/SDELAY[4]_i_11_n_0
    SLICE_X41Y95         LUT6 (Prop_lut6_I2_O)        0.328     4.586 r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/SDELAY[4]_i_4/O
                         net (fo=3, routed)           1.152     5.738    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/SDELAY[4]_i_4_n_0
    SLICE_X48Y97         LUT6 (Prop_lut6_I1_O)        0.124     5.862 r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/SDELAY[4]_i_2/O
                         net (fo=2, routed)           0.494     6.355    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/SDELAY[4]_i_2_n_0
    SLICE_X42Y97         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/SDELAY_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.483     3.660    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/MCLK
    SLICE_X42Y97         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/SDELAY_reg[4]/C
                         clock pessimism              0.114     3.774    
                         clock uncertainty           -0.111     3.663    
    SLICE_X42Y97         FDRE (Setup_fdre_C_D)       -0.016     3.647    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/SDELAY_reg[4]
  -------------------------------------------------------------------
                         required time                          3.647    
                         arrival time                          -6.355    
  -------------------------------------------------------------------
                         slack                                 -2.708    

Slack (VIOLATED) :        -2.703ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        4.784ns  (logic 1.344ns (28.091%)  route 3.440ns (71.909%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 3.648 - 2.174 ) 
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806     1.806    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.641     1.644    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X41Y79         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.419     2.063 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[8]/Q
                         net (fo=5, routed)           1.158     3.221    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/p_6_in
    SLICE_X35Y78         LUT3 (Prop_lut3_I1_O)        0.325     3.546 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_27/O
                         net (fo=3, routed)           0.738     4.284    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_27_n_0
    SLICE_X35Y77         LUT5 (Prop_lut5_I3_O)        0.326     4.610 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_19/O
                         net (fo=2, routed)           0.649     5.259    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_19_n_0
    SLICE_X35Y78         LUT6 (Prop_lut6_I5_O)        0.124     5.383 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_6/O
                         net (fo=4, routed)           0.895     6.278    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_6_n_0
    SLICE_X39Y80         LUT5 (Prop_lut5_I2_O)        0.150     6.428 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_3/O
                         net (fo=1, routed)           0.000     6.428    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]
    SLICE_X39Y80         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.471     3.648    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X39Y80         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[4]/C
                         clock pessimism              0.114     3.762    
                         clock uncertainty           -0.111     3.651    
    SLICE_X39Y80         FDRE (Setup_fdre_C_D)        0.075     3.726    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[4]
  -------------------------------------------------------------------
                         required time                          3.726    
                         arrival time                          -6.428    
  -------------------------------------------------------------------
                         slack                                 -2.703    

Slack (VIOLATED) :        -2.614ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        4.650ns  (logic 1.320ns (28.387%)  route 3.330ns (71.613%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 3.648 - 2.174 ) 
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806     1.806    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.641     1.644    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X41Y79         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.419     2.063 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[11]/Q
                         net (fo=2, routed)           0.724     2.787    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/p_9_in
    SLICE_X45Y81         LUT3 (Prop_lut3_I1_O)        0.299     3.086 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_21/O
                         net (fo=4, routed)           1.176     4.262    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_21_n_0
    SLICE_X36Y78         LUT5 (Prop_lut5_I0_O)        0.150     4.412 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_17/O
                         net (fo=2, routed)           0.641     5.054    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[4]_i_17_n_0
    SLICE_X37Y78         LUT6 (Prop_lut6_I3_O)        0.328     5.382 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[2]_i_3/O
                         net (fo=2, routed)           0.789     6.170    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[2]_i_3_n_0
    SLICE_X39Y80         LUT3 (Prop_lut3_I2_O)        0.124     6.294 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[2]_i_1/O
                         net (fo=1, routed)           0.000     6.294    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[2]
    SLICE_X39Y80         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.471     3.648    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X39Y80         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[2]/C
                         clock pessimism              0.114     3.762    
                         clock uncertainty           -0.111     3.651    
    SLICE_X39Y80         FDRE (Setup_fdre_C_D)        0.029     3.680    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[2]
  -------------------------------------------------------------------
                         required time                          3.680    
                         arrival time                          -6.294    
  -------------------------------------------------------------------
                         slack                                 -2.614    

Slack (VIOLATED) :        -2.578ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4DEL_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        4.690ns  (logic 1.251ns (26.675%)  route 3.439ns (73.325%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.777ns = ( 3.951 - 2.174 ) 
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806     1.806    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.975     1.978    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X94Y112        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y112        FDRE (Prop_fdre_C_Q)         0.478     2.456 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[0]/Q
                         net (fo=5, routed)           1.218     3.674    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg_n_0_[0]
    SLICE_X91Y120        LUT4 (Prop_lut4_I2_O)        0.323     3.997 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4DEL[4]_i_9/O
                         net (fo=3, routed)           1.019     5.016    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4DEL[4]_i_9_n_0
    SLICE_X91Y111        LUT6 (Prop_lut6_I3_O)        0.326     5.342 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4DEL[4]_i_6/O
                         net (fo=2, routed)           1.202     6.544    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4DEL[4]_i_6_n_0
    SLICE_X94Y119        LUT6 (Prop_lut6_I3_O)        0.124     6.668 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4DEL[3]_i_1/O
                         net (fo=1, routed)           0.000     6.668    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4DEL[3]_i_1_n_0
    SLICE_X94Y119        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4DEL_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.774     3.951    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X94Y119        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4DEL_reg[3]/C
                         clock pessimism              0.169     4.120    
                         clock uncertainty           -0.111     4.009    
    SLICE_X94Y119        FDRE (Setup_fdre_C_D)        0.081     4.090    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4DEL_reg[3]
  -------------------------------------------------------------------
                         required time                          4.090    
                         arrival time                          -6.668    
  -------------------------------------------------------------------
                         slack                                 -2.578    

Slack (VIOLATED) :        -2.495ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        4.571ns  (logic 1.194ns (26.119%)  route 3.377ns (73.881%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.782ns = ( 3.956 - 2.174 ) 
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806     1.806    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.974     1.977    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X93Y112        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y112        FDRE (Prop_fdre_C_Q)         0.419     2.396 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]/Q
                         net (fo=5, routed)           1.201     3.597    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg_n_0_[1]
    SLICE_X90Y118        LUT4 (Prop_lut4_I3_O)        0.323     3.920 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL[4]_i_9/O
                         net (fo=3, routed)           0.995     4.915    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL[4]_i_9_n_0
    SLICE_X94Y117        LUT6 (Prop_lut6_I0_O)        0.328     5.243 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL[4]_i_4/O
                         net (fo=3, routed)           1.182     6.424    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL[4]_i_4_n_0
    SLICE_X94Y115        LUT6 (Prop_lut6_I1_O)        0.124     6.548 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL[4]_i_2/O
                         net (fo=1, routed)           0.000     6.548    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL[4]_i_2_n_0
    SLICE_X94Y115        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.779     3.956    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X94Y115        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL_reg[4]/C
                         clock pessimism              0.132     4.088    
                         clock uncertainty           -0.111     3.977    
    SLICE_X94Y115        FDRE (Setup_fdre_C_D)        0.077     4.054    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL_reg[4]
  -------------------------------------------------------------------
                         required time                          4.054    
                         arrival time                          -6.548    
  -------------------------------------------------------------------
                         slack                                 -2.495    

Slack (VIOLATED) :        -2.398ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/EDELAY_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 1.202ns (27.682%)  route 3.140ns (72.318%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 3.658 - 2.174 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806     1.806    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.653     1.656    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/MCLK
    SLICE_X49Y95         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.419     2.075 r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[9]/Q
                         net (fo=6, routed)           1.300     3.375    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/p_7_in
    SLICE_X41Y96         LUT3 (Prop_lut3_I1_O)        0.327     3.702 r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/SDELAY[2]_i_6/O
                         net (fo=2, routed)           0.642     4.343    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/SDELAY[2]_i_6_n_0
    SLICE_X41Y96         LUT5 (Prop_lut5_I3_O)        0.332     4.675 r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/SDELAY[2]_i_4/O
                         net (fo=1, routed)           0.729     5.405    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/SDELAY[2]_i_4_n_0
    SLICE_X45Y96         LUT6 (Prop_lut6_I4_O)        0.124     5.529 r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/SDELAY[2]_i_1/O
                         net (fo=2, routed)           0.470     5.998    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/SDELAY[2]_i_1_n_0
    SLICE_X48Y97         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/EDELAY_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.481     3.658    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/MCLK
    SLICE_X48Y97         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/EDELAY_reg[2]/C
                         clock pessimism              0.148     3.806    
                         clock uncertainty           -0.111     3.695    
    SLICE_X48Y97         FDRE (Setup_fdre_C_D)       -0.095     3.600    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/EDELAY_reg[2]
  -------------------------------------------------------------------
                         required time                          3.600    
                         arrival time                          -5.998    
  -------------------------------------------------------------------
                         slack                                 -2.398    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.256ns (45.198%)  route 0.310ns (54.802%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.558     0.560    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/aclk
    SLICE_X37Y96         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[8]/Q
                         net (fo=1, routed)           0.310     1.011    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/Q[8]
    SLICE_X32Y104        LUT2 (Prop_lut2_I1_O)        0.045     1.056 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[11]_i_5/O
                         net (fo=1, routed)           0.000     1.056    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[11]_i_5_n_0
    SLICE_X32Y104        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.126 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.126    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[48]_0[8]
    SLICE_X32Y104        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.913     0.915    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X32Y104        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism             -0.005     0.910    
    SLICE_X32Y104        FDRE (Hold_fdre_C_D)         0.134     1.044    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.291ns (48.387%)  route 0.310ns (51.613%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.558     0.560    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/aclk
    SLICE_X37Y96         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[8]/Q
                         net (fo=1, routed)           0.310     1.011    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/Q[8]
    SLICE_X32Y104        LUT2 (Prop_lut2_I1_O)        0.045     1.056 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[11]_i_5/O
                         net (fo=1, routed)           0.000     1.056    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[11]_i_5_n_0
    SLICE_X32Y104        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.161 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.161    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[48]_0[9]
    SLICE_X32Y104        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.913     0.915    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X32Y104        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism             -0.005     0.910    
    SLICE_X32Y104        FDRE (Hold_fdre_C_D)         0.134     1.044    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.077%)  route 0.285ns (66.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.627     0.629    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/aclk
    SLICE_X51Y120        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y120        FDRE (Prop_fdre_C_Q)         0.141     0.770 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[46]/Q
                         net (fo=1, routed)           0.285     1.055    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/out[6]
    RAMB18_X3Y48         RAMB18E1                                     r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.960     0.962    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X3Y48         RAMB18E1                                     r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.238     0.725    
    RAMB18_X3Y48         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.908    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.331ns (51.606%)  route 0.310ns (48.394%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.558     0.560    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/aclk
    SLICE_X37Y96         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[8]/Q
                         net (fo=1, routed)           0.310     1.011    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/Q[8]
    SLICE_X32Y104        LUT2 (Prop_lut2_I1_O)        0.045     1.056 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[11]_i_5/O
                         net (fo=1, routed)           0.000     1.056    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[11]_i_5_n_0
    SLICE_X32Y104        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145     1.201 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.201    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[48]_0[10]
    SLICE_X32Y104        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.913     0.915    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X32Y104        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[10]/C
                         clock pessimism             -0.005     0.910    
    SLICE_X32Y104        FDRE (Hold_fdre_C_D)         0.134     1.044    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.351ns (53.069%)  route 0.310ns (46.931%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.558     0.560    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/aclk
    SLICE_X37Y96         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[8]/Q
                         net (fo=1, routed)           0.310     1.011    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/Q[8]
    SLICE_X32Y104        LUT2 (Prop_lut2_I1_O)        0.045     1.056 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[11]_i_5/O
                         net (fo=1, routed)           0.000     1.056    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[11]_i_5_n_0
    SLICE_X32Y104        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.165     1.221 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.221    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[48]_0[11]
    SLICE_X32Y104        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.913     0.915    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X32Y104        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]/C
                         clock pessimism             -0.005     0.910    
    SLICE_X32Y104        FDRE (Hold_fdre_C_D)         0.134     1.044    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.212%)  route 0.297ns (67.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.948ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.634     0.636    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/aclk
    SLICE_X41Y117        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y117        FDRE (Prop_fdre_C_Q)         0.141     0.777 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[45]/Q
                         net (fo=1, routed)           0.297     1.074    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/out[5]
    RAMB18_X2Y46         RAMB18E1                                     r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.946     0.948    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X2Y46         RAMB18E1                                     r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.238     0.711    
    RAMB18_X2Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.894    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.211%)  route 0.297ns (67.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.948ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.634     0.636    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/aclk
    SLICE_X41Y117        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y117        FDRE (Prop_fdre_C_Q)         0.141     0.777 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[44]/Q
                         net (fo=1, routed)           0.297     1.074    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/out[4]
    RAMB18_X2Y46         RAMB18E1                                     r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.946     0.948    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X2Y46         RAMB18E1                                     r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.238     0.711    
    RAMB18_X2Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.894    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.209ns (73.239%)  route 0.076ns (26.761%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.686     0.688    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X92Y115        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y115        FDRE (Prop_fdre_C_Q)         0.164     0.852 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[9]/Q
                         net (fo=6, routed)           0.076     0.928    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg_n_0_[9]
    SLICE_X93Y115        LUT6 (Prop_lut6_I4_O)        0.045     0.973 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[0]_i_1/O
                         net (fo=1, routed)           0.000     0.973    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[0]_i_1_n_0
    SLICE_X93Y115        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.958     0.960    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X93Y115        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL_reg[0]/C
                         clock pessimism             -0.259     0.701    
    SLICE_X93Y115        FDRE (Hold_fdre_C_D)         0.091     0.792    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdata1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ldata1_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.549     0.551    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X41Y79         FDSE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdata1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDSE (Prop_fdse_C_Q)         0.141     0.692 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdata1_reg/Q
                         net (fo=3, routed)           0.128     0.820    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdata1
    SLICE_X41Y77         FDSE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ldata1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.813     0.815    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X41Y77         FDSE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ldata1_reg/C
                         clock pessimism             -0.252     0.563    
    SLICE_X41Y77         FDSE (Hold_fdse_C_D)         0.070     0.633    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ldata1_reg
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           0.820    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.370%)  route 0.308ns (68.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.948ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.634     0.636    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/aclk
    SLICE_X41Y117        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y117        FDRE (Prop_fdre_C_Q)         0.141     0.777 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[47]/Q
                         net (fo=1, routed)           0.308     1.086    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/out[7]
    RAMB18_X2Y46         RAMB18E1                                     r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.946     0.948    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X2Y46         RAMB18E1                                     r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.238     0.711    
    RAMB18_X2Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.894    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_SP_OV_clk_wiz_1_1_1
Waveform(ns):       { 0.000 1.087 }
Period(ns):         2.174
Sources:            { SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         2.174       -0.402     RAMB18_X2Y44     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         2.174       -0.402     RAMB18_X3Y48     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         2.174       -0.402     RAMB18_X2Y46     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         2.174       -0.402     RAMB18_X2Y45     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y0    SP_OV_i/REF_CLK/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.174       0.925      MMCME2_ADV_X1Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X96Y92     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X96Y92     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X96Y92     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X96Y93     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.174       211.186    MMCME2_ADV_X1Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X96Y93     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X96Y93     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X96Y93     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X96Y93     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X96Y94     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X96Y94     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X96Y94     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X96Y94     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X96Y95     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X96Y95     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X42Y77     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X42Y77     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X42Y77     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X42Y77     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X30Y107    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/has_aresetn.sclr_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X31Y105    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X31Y105    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X31Y105    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X31Y105    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X31Y106    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[20]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_SP_OV_clk_wiz_1_1_1
  To Clock:  clk_out2_SP_OV_clk_wiz_1_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_SP_OV_clk_wiz_1_1_1
Waveform(ns):       { 0.136 1.223 }
Period(ns):         2.174
Sources:            { SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y4    SP_OV_i/REF_CLK/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.174       0.925      MMCME2_ADV_X1Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X41Y83     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X43Y77     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X37Y78     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X37Y77     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X41Y94     SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X41Y93     SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X91Y113    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X95Y110    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[9]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.174       211.186    MMCME2_ADV_X1Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X93Y108    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X93Y124    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X37Y77     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X41Y93     SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X41Y93     SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X43Y77     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X37Y77     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X95Y110    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X95Y110    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X100Y118   SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X41Y94     SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X41Y94     SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X37Y78     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X91Y113    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X91Y113    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X91Y113    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X91Y113    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X90Y118    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X90Y118    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X91Y113    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_SP_OV_clk_wiz_1_1_1
  To Clock:  clk_out3_SP_OV_clk_wiz_1_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_SP_OV_clk_wiz_1_1_1
Waveform(ns):       { 0.272 1.359 }
Period(ns):         2.174
Sources:            { SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y5    SP_OV_i/REF_CLK/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         2.174       0.925      MMCME2_ADV_X1Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X41Y84     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X39Y76     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X40Y83     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X39Y76     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X42Y96     SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X41Y96     SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X95Y111    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X96Y113    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       2.174       211.186    MMCME2_ADV_X1Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X39Y76     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X39Y76     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X96Y113    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X96Y113    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X91Y107    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X42Y96     SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X91Y107    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X88Y114    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X41Y84     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X41Y84     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X95Y111    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X41Y84     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X39Y76     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X40Y83     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X39Y76     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X41Y96     SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X95Y111    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X96Y113    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X90Y124    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X90Y124    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_SP_OV_clk_wiz_1_1_1
  To Clock:  clk_out4_SP_OV_clk_wiz_1_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_SP_OV_clk_wiz_1_1_1
Waveform(ns):       { 0.408 1.495 }
Period(ns):         2.174
Sources:            { SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y6    SP_OV_i/REF_CLK/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         2.174       0.925      MMCME2_ADV_X1Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X39Y81     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X42Y76     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X39Y81     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X42Y76     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X41Y95     SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X41Y97     SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X94Y111    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X92Y111    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       2.174       211.186    MMCME2_ADV_X1Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X42Y76     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X42Y76     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X92Y111    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X92Y111    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X92Y111    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X92Y111    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X101Y117   SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X88Y108    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X92Y111    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X92Y111    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X94Y111    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X94Y111    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X95Y125    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X94Y111    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X94Y111    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X39Y81     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X39Y81     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X92Y114    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X90Y115    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X39Y81     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_SP_OV_clk_wiz_1_1_1
  To Clock:  clk_out5_SP_OV_clk_wiz_1_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out5_SP_OV_clk_wiz_1_1_1
Waveform(ns):       { 0.543 1.630 }
Period(ns):         2.174
Sources:            { SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y3    SP_OV_i/REF_CLK/inst/clkout5_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         2.174       0.925      MMCME2_ADV_X1Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT4
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X44Y77     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X40Y75     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X46Y74     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X39Y82     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X46Y99     SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X43Y99     SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X88Y113    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X90Y110    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       2.174       211.186    MMCME2_ADV_X1Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X46Y74     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X91Y123    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X44Y77     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X46Y74     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X46Y99     SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X88Y113    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X91Y121    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X91Y121    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X96Y111    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X91Y108    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X40Y75     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X101Y116   SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X44Y77     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X40Y75     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X39Y82     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X39Y82     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X43Y99     SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X90Y110    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X101Y116   SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X96Y111    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_SP_OV_clk_wiz_1_1_1
  To Clock:  clkfbout_SP_OV_clk_wiz_1_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_SP_OV_clk_wiz_1_1_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y8    SP_OV_i/REF_CLK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL1/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.431ns  (logic 1.386ns (16.440%)  route 7.045ns (83.560%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.742 - 10.000 ) 
    Source Clock Delay      (SCD):    3.262ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.968     3.262    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL1/U0/s_axi_aclk
    SLICE_X104Y117       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL1/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y117       FDRE (Prop_fdre_C_Q)         0.518     3.780 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL1/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           1.200     4.980    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X99Y115        LUT6 (Prop_lut6_I0_O)        0.124     5.104 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.915     6.019    SP_OV_i/axi_interconnect_0/tier2_xbar_4/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[2]
    SLICE_X100Y111       LUT6 (Prop_lut6_I1_O)        0.124     6.143 r  SP_OV_i/axi_interconnect_0/tier2_xbar_4/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.857     7.000    SP_OV_i/axi_interconnect_0/tier2_xbar_4/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_2
    SLICE_X96Y107        LUT6 (Prop_lut6_I0_O)        0.124     7.124 r  SP_OV_i/axi_interconnect_0/tier2_xbar_4/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.303     7.427    SP_OV_i/axi_interconnect_0/tier2_xbar_4/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__1
    SLICE_X95Y106        LUT5 (Prop_lut5_I4_O)        0.124     7.551 r  SP_OV_i/axi_interconnect_0/tier2_xbar_4/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           1.606     9.157    SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[4]
    SLICE_X54Y94         LUT6 (Prop_lut6_I3_O)        0.124     9.281 r  SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.504     9.785    SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc_reg[0]_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I0_O)        0.124     9.909 r  SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.881    10.790    SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__1
    SLICE_X37Y94         LUT5 (Prop_lut5_I4_O)        0.124    10.914 r  SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.779    11.693    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.562    12.742    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.129    12.870    
                         clock uncertainty           -0.154    12.716    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883    11.833    SP_OV_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.833    
                         arrival time                         -11.693    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.216ns  (logic 1.450ns (15.733%)  route 7.766ns (84.267%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[10])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[10]
                         net (fo=34, routed)          7.766    12.247    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_wdata[10]
    SLICE_X32Y71         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.467    12.646    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_aclk
    SLICE_X32Y71         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]/C
                         clock pessimism              0.229    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X32Y71         FDRE (Setup_fdre_C_D)       -0.028    12.693    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]
  -------------------------------------------------------------------
                         required time                         12.693    
                         arrival time                         -12.247    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.005ns  (logic 1.450ns (16.102%)  route 7.555ns (83.897%))
  Logic Levels:           0  
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 12.639 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[7])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[7]
                         net (fo=35, routed)          7.555    12.036    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/s_axi_wdata[7]
    SLICE_X51Y65         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.460    12.639    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y65         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/C
                         clock pessimism              0.129    12.768    
                         clock uncertainty           -0.154    12.614    
    SLICE_X51Y65         FDRE (Setup_fdre_C_D)       -0.081    12.533    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]
  -------------------------------------------------------------------
                         required time                         12.533    
                         arrival time                         -12.036    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.510ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.155ns  (logic 1.450ns (15.839%)  route 7.705ns (84.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 12.782 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[12])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[12]
                         net (fo=34, routed)          7.705    12.186    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/s_axi_wdata[12]
    SLICE_X97Y86         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.603    12.782    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X97Y86         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/C
                         clock pessimism              0.129    12.911    
                         clock uncertainty           -0.154    12.757    
    SLICE_X97Y86         FDRE (Setup_fdre_C_D)       -0.061    12.696    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]
  -------------------------------------------------------------------
                         required time                         12.696    
                         arrival time                         -12.186    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.530ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.131ns  (logic 1.450ns (15.879%)  route 7.681ns (84.121%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[23])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[23]
                         net (fo=28, routed)          7.681    12.162    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_wdata[23]
    SLICE_X34Y72         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.466    12.645    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y72         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/C
                         clock pessimism              0.229    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X34Y72         FDRE (Setup_fdre_C_D)       -0.028    12.692    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]
  -------------------------------------------------------------------
                         required time                         12.692    
                         arrival time                         -12.162    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.538ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.059ns  (logic 1.450ns (16.005%)  route 7.609ns (83.995%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=43, routed)          7.609    12.090    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/s_axi_wdata[4]
    SLICE_X61Y88         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.537    12.716    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X61Y88         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
                         clock pessimism              0.129    12.845    
                         clock uncertainty           -0.154    12.691    
    SLICE_X61Y88         FDRE (Setup_fdre_C_D)       -0.062    12.629    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]
  -------------------------------------------------------------------
                         required time                         12.629    
                         arrival time                         -12.090    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio_OE_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.113ns  (logic 1.450ns (15.911%)  route 7.663ns (84.089%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[9])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[9]
                         net (fo=34, routed)          7.663    12.144    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_wdata[9]
    SLICE_X31Y67         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio_OE_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.517    12.696    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y67         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio_OE_reg[22]/C
                         clock pessimism              0.229    12.925    
                         clock uncertainty           -0.154    12.771    
    SLICE_X31Y67         FDSE (Setup_fdse_C_D)       -0.067    12.704    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio_OE_reg[22]
  -------------------------------------------------------------------
                         required time                         12.704    
                         arrival time                         -12.144    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.561ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.111ns  (logic 1.450ns (15.914%)  route 7.661ns (84.086%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[22])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[22]
                         net (fo=28, routed)          7.661    12.142    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_wdata[22]
    SLICE_X36Y72         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.465    12.644    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y72         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C
                         clock pessimism              0.229    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X36Y72         FDRE (Setup_fdre_C_D)       -0.016    12.703    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]
  -------------------------------------------------------------------
                         required time                         12.703    
                         arrival time                         -12.142    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.083ns  (logic 1.450ns (15.964%)  route 7.633ns (84.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns = ( 12.779 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[12])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[12]
                         net (fo=34, routed)          7.633    12.114    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/s_axi_wdata[12]
    SLICE_X97Y82         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.600    12.779    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X97Y82         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/C
                         clock pessimism              0.129    12.908    
                         clock uncertainty           -0.154    12.754    
    SLICE_X97Y82         FDRE (Setup_fdre_C_D)       -0.067    12.687    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]
  -------------------------------------------------------------------
                         required time                         12.687    
                         arrival time                         -12.114    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.576ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio_OE_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.104ns  (logic 1.450ns (15.927%)  route 7.654ns (84.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[23])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[23]
                         net (fo=28, routed)          7.654    12.135    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_wdata[23]
    SLICE_X28Y68         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio_OE_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.515    12.694    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y68         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio_OE_reg[8]/C
                         clock pessimism              0.229    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X28Y68         FDSE (Setup_fdse_C_D)       -0.058    12.711    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio_OE_reg[8]
  -------------------------------------------------------------------
                         required time                         12.711    
                         arrival time                         -12.135    
  -------------------------------------------------------------------
                         slack                                  0.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/ip2bus_data_i_D1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.585%)  route 0.215ns (60.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.552     0.888    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/s_axi_aclk
    SLICE_X49Y62         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/ip2bus_data_i_D1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/ip2bus_data_i_D1_reg[21]/Q
                         net (fo=1, routed)           0.215     1.244    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[10]
    SLICE_X53Y63         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.815     1.181    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X53Y63         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X53Y63         FDRE (Hold_fdre_C_D)         0.046     1.192    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.295%)  route 0.296ns (67.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.552     0.888    SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X53Y94         FDRE                                         r  SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/Q
                         net (fo=1, routed)           0.296     1.324    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[14]
    SLICE_X38Y93         SRLC32E                                      r  SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.824     1.190    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y93         SRLC32E                                      r  SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X38Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.272    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/ip2bus_data_i_D1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.127%)  route 0.249ns (63.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.633     0.969    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/s_axi_aclk
    SLICE_X53Y109        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/ip2bus_data_i_D1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y109        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/ip2bus_data_i_D1_reg[12]/Q
                         net (fo=1, routed)           0.249     1.359    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[19]
    SLICE_X49Y107        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.909     1.275    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X49Y107        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]/C
                         clock pessimism             -0.039     1.236    
    SLICE_X49Y107        FDRE (Hold_fdre_C_D)         0.070     1.306    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.292%)  route 0.296ns (67.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.552     0.888    SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X53Y94         FDRE                                         r  SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/Q
                         net (fo=1, routed)           0.296     1.324    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[15]
    SLICE_X38Y93         SRLC32E                                      r  SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.824     1.190    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y93         SRLC32E                                      r  SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X38Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.270    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DATA0/U0/gpio_core_1/Dual.gpio_Data_In_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[27].reg1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.880%)  route 0.173ns (48.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    1.025ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.689     1.025    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DATA0/U0/gpio_core_1/s_axi_aclk
    SLICE_X91Y101        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DATA0/U0/gpio_core_1/Dual.gpio_Data_In_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y101        FDRE (Prop_fdre_C_Q)         0.141     1.166 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DATA0/U0/gpio_core_1/Dual.gpio_Data_In_reg[27]/Q
                         net (fo=1, routed)           0.173     1.339    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DATA0/U0/gpio_core_1/gpio_Data_In[27]
    SLICE_X92Y99         LUT5 (Prop_lut5_I0_O)        0.045     1.384 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[27].reg1[27]_i_1/O
                         net (fo=1, routed)           0.000     1.384    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[27].reg1[27]_i_1_n_0
    SLICE_X92Y99         FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[27].reg1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.877     1.243    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DATA0/U0/gpio_core_1/s_axi_aclk
    SLICE_X92Y99         FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[27].reg1_reg[27]/C
                         clock pessimism             -0.035     1.208    
    SLICE_X92Y99         FDRE (Hold_fdre_C_D)         0.121     1.329    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[27].reg1_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio_Data_In_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[12].reg1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.913%)  route 0.247ns (57.087%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.555     0.891    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio_Data_In_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio_Data_In_reg[12]/Q
                         net (fo=1, routed)           0.247     1.279    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/gpio_Data_In[12]
    SLICE_X50Y61         LUT5 (Prop_lut5_I0_O)        0.045     1.324 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[12].reg1[12]_i_1/O
                         net (fo=1, routed)           0.000     1.324    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[12].reg1[12]_i_1_n_0
    SLICE_X50Y61         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[12].reg1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.818     1.184    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y61         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[12].reg1_reg[12]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X50Y61         FDRE (Hold_fdre_C_D)         0.120     1.269    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[12].reg1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DATA0/U0/gpio_core_1/Dual.gpio2_OE_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[17].reg3_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.255%)  route 0.145ns (43.745%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.662     0.998    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DATA0/U0/gpio_core_1/s_axi_aclk
    SLICE_X67Y101        FDSE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DATA0/U0/gpio_core_1/Dual.gpio2_OE_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y101        FDSE (Prop_fdse_C_Q)         0.141     1.139 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DATA0/U0/gpio_core_1/Dual.gpio2_OE_reg[17]/Q
                         net (fo=1, routed)           0.145     1.284    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DATA0/U0/gpio_core_1/gpio2_io_t[14]
    SLICE_X67Y99         LUT5 (Prop_lut5_I1_O)        0.045     1.329 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[17].reg3[17]_i_1/O
                         net (fo=1, routed)           0.000     1.329    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DATA0/U0/gpio_core_1/Read_Reg2_In[17]
    SLICE_X67Y99         FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[17].reg3_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.849     1.215    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DATA0/U0/gpio_core_1/s_axi_aclk
    SLICE_X67Y99         FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[17].reg3_reg[17]/C
                         clock pessimism             -0.035     1.180    
    SLICE_X67Y99         FDRE (Hold_fdre_C_D)         0.092     1.272    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DATA0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[17].reg3_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.912%)  route 0.301ns (68.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.552     0.888    SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X52Y94         FDRE                                         r  SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.301     1.329    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[10]
    SLICE_X36Y92         SRLC32E                                      r  SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.823     1.189    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y92         SRLC32E                                      r  SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.035     1.154    
    SLICE_X36Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.271    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/ST_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/ST_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.335%)  route 0.150ns (44.665%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.635     0.971    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/ST_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X52Y100        FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/ST_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/ST_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/Q
                         net (fo=4, routed)           0.150     1.262    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/ST_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg_n_0_[3]
    SLICE_X53Y99         LUT6 (Prop_lut6_I5_O)        0.045     1.307 r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/ST_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.307    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/ST_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state[0]_i_1_n_0
    SLICE_X53Y99         FDSE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/ST_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.821     1.187    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/ST_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X53Y99         FDSE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/ST_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X53Y99         FDSE (Hold_fdse_C_D)         0.091     1.243    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/ST_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.164ns (36.212%)  route 0.289ns (63.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.551     0.887    SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X50Y91         FDRE                                         r  SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/Q
                         net (fo=1, routed)           0.289     1.339    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[11]
    SLICE_X36Y91         SRLC32E                                      r  SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.823     1.189    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y91         SRLC32E                                      r  SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.035     1.154    
    SLICE_X36Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.271    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X64Y88    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/ip2bus_data_i_D1_reg[31]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X65Y91    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/ip2bus_data_i_D1_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X65Y91    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/ip2bus_data_i_D1_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X64Y89    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/ip2bus_data_i_D1_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X65Y91    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/ip2bus_data_i_D1_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X64Y91    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/ip2bus_data_i_D1_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X63Y92    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/ip2bus_data_i_D1_reg[8]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X65Y91    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/ip2bus_data_i_D1_reg[9]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X61Y84    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/ip2bus_rdack_i_D1_reg/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y91    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y92    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y91    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y92    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y93    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y93    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y93    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y92    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y93    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y93    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y93    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y93    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y93    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y93    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y94    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SP_OV_clk_wiz_1_1_1
  To Clock:  clk_out1_SP_OV_clk_wiz_0_1

Setup :          240  Failing Endpoints,  Worst Slack       -3.818ns,  Total Violation     -843.164ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.818ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.070ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@93.548ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@93.478ns)
  Data Path Delay:        2.955ns  (logic 0.518ns (17.530%)  route 2.437ns (82.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 95.412 - 93.548 ) 
    Source Clock Delay      (SCD):    2.060ns = ( 95.538 - 93.478 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.636ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     93.478    93.478 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.478 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806    95.284    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    91.491 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    93.380    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    93.481 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        2.057    95.538    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X112Y111       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.518    96.056 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[26]/Q
                         net (fo=1, routed)           2.437    98.493    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst_0[1]
    IDELAY_X1Y111        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                     93.548    93.548 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.548 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.570    95.119    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    91.769 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    93.460    SP_OV_i/DELAYTIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    93.551 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          1.861    95.412    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/RCLK
    IDELAY_X1Y111        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    95.412    
                         clock uncertainty           -0.636    94.777    
    IDELAY_X1Y111        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.102    94.675    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         94.675    
                         arrival time                         -98.493    
  -------------------------------------------------------------------
                         slack                                 -3.818    

Slack (VIOLATED) :        -3.805ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.070ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@93.548ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@93.478ns)
  Data Path Delay:        2.941ns  (logic 0.518ns (17.613%)  route 2.423ns (82.387%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 95.415 - 93.548 ) 
    Source Clock Delay      (SCD):    2.063ns = ( 95.541 - 93.478 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.636ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     93.478    93.478 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.478 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806    95.284    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    91.491 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    93.380    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    93.481 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        2.060    95.541    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X112Y103       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.518    96.059 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[26]/Q
                         net (fo=1, routed)           2.423    98.482    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst_0[1]
    IDELAY_X1Y103        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                     93.548    93.548 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.548 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.570    95.119    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    91.769 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    93.460    SP_OV_i/DELAYTIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    93.551 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          1.864    95.415    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/RCLK
    IDELAY_X1Y103        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    95.415    
                         clock uncertainty           -0.636    94.780    
    IDELAY_X1Y103        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.102    94.678    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         94.678    
                         arrival time                         -98.482    
  -------------------------------------------------------------------
                         slack                                 -3.805    

Slack (VIOLATED) :        -3.802ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.070ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@93.548ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@93.478ns)
  Data Path Delay:        2.939ns  (logic 0.518ns (17.626%)  route 2.421ns (82.374%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 95.412 - 93.548 ) 
    Source Clock Delay      (SCD):    2.060ns = ( 95.538 - 93.478 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.636ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     93.478    93.478 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.478 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806    95.284    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    91.491 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    93.380    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    93.481 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        2.057    95.538    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X112Y111       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.518    96.056 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[27]/Q
                         net (fo=1, routed)           2.421    98.477    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst_0[2]
    IDELAY_X1Y111        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                     93.548    93.548 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.548 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.570    95.119    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    91.769 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    93.460    SP_OV_i/DELAYTIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    93.551 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          1.861    95.412    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/RCLK
    IDELAY_X1Y111        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    95.412    
                         clock uncertainty           -0.636    94.777    
    IDELAY_X1Y111        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.102    94.675    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         94.675    
                         arrival time                         -98.477    
  -------------------------------------------------------------------
                         slack                                 -3.802    

Slack (VIOLATED) :        -3.798ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.070ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@93.548ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@93.478ns)
  Data Path Delay:        2.932ns  (logic 0.456ns (15.550%)  route 2.476ns (84.450%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 95.410 - 93.548 ) 
    Source Clock Delay      (SCD):    2.060ns = ( 95.538 - 93.478 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.636ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     93.478    93.478 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.478 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806    95.284    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    91.491 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    93.380    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    93.481 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        2.057    95.538    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X113Y138       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y138       FDRE (Prop_fdre_C_Q)         0.456    95.994 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[28]/Q
                         net (fo=1, routed)           2.476    98.471    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst_0[3]
    IDELAY_X1Y135        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                     93.548    93.548 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.548 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.570    95.119    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    91.769 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    93.460    SP_OV_i/DELAYTIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    93.551 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          1.859    95.410    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/RCLK
    IDELAY_X1Y135        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    95.410    
                         clock uncertainty           -0.636    94.775    
    IDELAY_X1Y135        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.102    94.673    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         94.673    
                         arrival time                         -98.471    
  -------------------------------------------------------------------
                         slack                                 -3.798    

Slack (VIOLATED) :        -3.797ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/IDELAYE2_inst/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.070ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@93.548ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@93.478ns)
  Data Path Delay:        2.933ns  (logic 0.518ns (17.658%)  route 2.415ns (82.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 95.411 - 93.548 ) 
    Source Clock Delay      (SCD):    2.059ns = ( 95.537 - 93.478 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.636ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     93.478    93.478 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.478 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806    95.284    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    91.491 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    93.380    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    93.481 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        2.056    95.537    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X112Y112       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y112       FDRE (Prop_fdre_C_Q)         0.518    96.055 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[33]/Q
                         net (fo=1, routed)           2.415    98.471    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/DEBUG3[3]
    IDELAY_X1Y112        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/IDELAYE2_inst/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                     93.548    93.548 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.548 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.570    95.119    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    91.769 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    93.460    SP_OV_i/DELAYTIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    93.551 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          1.860    95.411    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/RCLK
    IDELAY_X1Y112        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    95.411    
                         clock uncertainty           -0.636    94.776    
    IDELAY_X1Y112        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.102    94.674    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         94.674    
                         arrival time                         -98.471    
  -------------------------------------------------------------------
                         slack                                 -3.797    

Slack (VIOLATED) :        -3.768ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.070ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@93.548ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@93.478ns)
  Data Path Delay:        2.908ns  (logic 0.518ns (17.812%)  route 2.390ns (82.188%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 95.411 - 93.548 ) 
    Source Clock Delay      (SCD):    2.055ns = ( 95.533 - 93.478 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.636ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     93.478    93.478 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.478 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806    95.284    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    91.491 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    93.380    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    93.481 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        2.052    95.533    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X112Y133       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y133       FDRE (Prop_fdre_C_Q)         0.518    96.051 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[18]/Q
                         net (fo=1, routed)           2.390    98.441    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst_0[3]
    IDELAY_X1Y137        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                     93.548    93.548 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.548 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.570    95.119    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    91.769 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    93.460    SP_OV_i/DELAYTIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    93.551 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          1.860    95.411    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/RCLK
    IDELAY_X1Y137        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    95.411    
                         clock uncertainty           -0.636    94.776    
    IDELAY_X1Y137        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.102    94.674    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         94.674    
                         arrival time                         -98.441    
  -------------------------------------------------------------------
                         slack                                 -3.768    

Slack (VIOLATED) :        -3.758ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.070ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@93.548ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@93.478ns)
  Data Path Delay:        2.911ns  (logic 0.518ns (17.796%)  route 2.393ns (82.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns = ( 95.416 - 93.548 ) 
    Source Clock Delay      (SCD):    2.048ns = ( 95.526 - 93.478 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.636ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     93.478    93.478 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.478 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806    95.284    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    91.491 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    93.380    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    93.481 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        2.045    95.526    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X108Y129       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y129       FDRE (Prop_fdre_C_Q)         0.518    96.044 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[4]/Q
                         net (fo=1, routed)           2.393    98.437    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/DEBUG0[4]
    IDELAY_X1Y149        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                     93.548    93.548 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.548 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.570    95.119    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    91.769 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    93.460    SP_OV_i/DELAYTIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    93.551 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          1.865    95.416    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/RCLK
    IDELAY_X1Y149        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    95.416    
                         clock uncertainty           -0.636    94.781    
    IDELAY_X1Y149        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.102    94.679    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         94.679    
                         arrival time                         -98.437    
  -------------------------------------------------------------------
                         slack                                 -3.758    

Slack (VIOLATED) :        -3.748ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/IDELAYE2_inst/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.070ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@93.548ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@93.478ns)
  Data Path Delay:        2.884ns  (logic 0.456ns (15.814%)  route 2.428ns (84.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns = ( 95.414 - 93.548 ) 
    Source Clock Delay      (SCD):    2.063ns = ( 95.541 - 93.478 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.636ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     93.478    93.478 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.478 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806    95.284    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    91.491 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    93.380    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    93.481 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        2.060    95.541    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X113Y105       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.456    95.997 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[8]/Q
                         net (fo=1, routed)           2.428    98.425    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/IDELAYE2_inst_0[3]
    IDELAY_X1Y107        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/IDELAYE2_inst/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                     93.548    93.548 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.548 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.570    95.119    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    91.769 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    93.460    SP_OV_i/DELAYTIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    93.551 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          1.863    95.414    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/RCLK
    IDELAY_X1Y107        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    95.414    
                         clock uncertainty           -0.636    94.779    
    IDELAY_X1Y107        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.102    94.677    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         94.677    
                         arrival time                         -98.425    
  -------------------------------------------------------------------
                         slack                                 -3.748    

Slack (VIOLATED) :        -3.736ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.070ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@93.548ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@93.478ns)
  Data Path Delay:        2.872ns  (logic 0.456ns (15.878%)  route 2.416ns (84.122%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 95.410 - 93.548 ) 
    Source Clock Delay      (SCD):    2.058ns = ( 95.536 - 93.478 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.636ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     93.478    93.478 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.478 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806    95.284    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    91.491 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    93.380    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    93.481 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        2.055    95.536    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X109Y138       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y138       FDRE (Prop_fdre_C_Q)         0.456    95.992 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[25]/Q
                         net (fo=1, routed)           2.416    98.408    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst_0[0]
    IDELAY_X1Y135        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                     93.548    93.548 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.548 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.570    95.119    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    91.769 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    93.460    SP_OV_i/DELAYTIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    93.551 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          1.859    95.410    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/RCLK
    IDELAY_X1Y135        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    95.410    
                         clock uncertainty           -0.636    94.775    
    IDELAY_X1Y135        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[0])
                                                     -0.102    94.673    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         94.673    
                         arrival time                         -98.408    
  -------------------------------------------------------------------
                         slack                                 -3.736    

Slack (VIOLATED) :        -3.722ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.070ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@93.548ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@93.478ns)
  Data Path Delay:        2.858ns  (logic 0.518ns (18.122%)  route 2.340ns (81.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 95.412 - 93.548 ) 
    Source Clock Delay      (SCD):    2.060ns = ( 95.538 - 93.478 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.636ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     93.478    93.478 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.478 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806    95.284    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    91.491 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    93.380    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    93.481 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        2.057    95.538    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X112Y111       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.518    96.056 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[29]/Q
                         net (fo=1, routed)           2.340    98.397    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst_0[4]
    IDELAY_X1Y111        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                     93.548    93.548 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.548 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.570    95.119    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    91.769 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    93.460    SP_OV_i/DELAYTIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    93.551 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          1.861    95.412    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/RCLK
    IDELAY_X1Y111        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    95.412    
                         clock uncertainty           -0.636    94.777    
    IDELAY_X1Y111        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.102    94.675    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         94.675    
                         arrival time                         -98.397    
  -------------------------------------------------------------------
                         slack                                 -3.722    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.164ns (15.210%)  route 0.914ns (84.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    0.717ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.636ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.715     0.717    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X112Y133       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y133       FDRE (Prop_fdre_C_Q)         0.164     0.881 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[18]/Q
                         net (fo=1, routed)           0.914     1.795    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst_0[3]
    IDELAY_X1Y137        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.846     0.846    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DELAYTIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          0.994     0.996    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/RCLK
    IDELAY_X1Y137        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     0.996    
                         clock uncertainty            0.636     1.632    
    IDELAY_X1Y137        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[3])
                                                      0.060     1.692    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.164ns (15.168%)  route 0.917ns (84.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.636ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.710     0.712    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X112Y121       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDRE (Prop_fdre_C_Q)         0.164     0.876 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[16]/Q
                         net (fo=1, routed)           0.917     1.793    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst_0[1]
    IDELAY_X1Y121        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.846     0.846    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DELAYTIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          0.986     0.988    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/RCLK
    IDELAY_X1Y121        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     0.988    
                         clock uncertainty            0.636     1.624    
    IDELAY_X1Y121        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[1])
                                                      0.060     1.684    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.164ns (15.115%)  route 0.921ns (84.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.000ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.636ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.720     0.722    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X112Y103       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.164     0.886 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[25]/Q
                         net (fo=1, routed)           0.921     1.807    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst_0[0]
    IDELAY_X1Y103        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.846     0.846    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DELAYTIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          0.998     1.000    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/RCLK
    IDELAY_X1Y103        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     1.000    
                         clock uncertainty            0.636     1.636    
    IDELAY_X1Y103        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[0])
                                                      0.060     1.696    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.164ns (15.013%)  route 0.928ns (84.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.636ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.718     0.720    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X112Y111       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.164     0.884 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[29]/Q
                         net (fo=1, routed)           0.928     1.812    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst_0[4]
    IDELAY_X1Y111        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.846     0.846    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DELAYTIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          0.996     0.998    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/RCLK
    IDELAY_X1Y111        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     0.998    
                         clock uncertainty            0.636     1.634    
    IDELAY_X1Y111        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[4])
                                                      0.060     1.694    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/IDELAYE2_inst/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.164ns (14.876%)  route 0.938ns (85.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    0.719ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.636ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.717     0.719    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X112Y112       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y112       FDRE (Prop_fdre_C_Q)         0.164     0.883 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[33]/Q
                         net (fo=1, routed)           0.938     1.822    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/DEBUG3[3]
    IDELAY_X1Y112        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/IDELAYE2_inst/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.846     0.846    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DELAYTIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          0.994     0.996    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/RCLK
    IDELAY_X1Y112        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     0.996    
                         clock uncertainty            0.636     1.632    
    IDELAY_X1Y112        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[3])
                                                      0.060     1.692    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.141ns (12.789%)  route 0.961ns (87.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.995ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.636ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.718     0.720    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X113Y138       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y138       FDRE (Prop_fdre_C_Q)         0.141     0.861 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[28]/Q
                         net (fo=1, routed)           0.961     1.823    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst_0[3]
    IDELAY_X1Y135        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.846     0.846    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DELAYTIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          0.993     0.995    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/RCLK
    IDELAY_X1Y135        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     0.995    
                         clock uncertainty            0.636     1.631    
    IDELAY_X1Y135        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[3])
                                                      0.060     1.691    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.164ns (14.803%)  route 0.944ns (85.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.636ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.718     0.720    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X112Y111       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.164     0.884 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[27]/Q
                         net (fo=1, routed)           0.944     1.828    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst_0[2]
    IDELAY_X1Y111        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.846     0.846    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DELAYTIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          0.996     0.998    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/RCLK
    IDELAY_X1Y111        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     0.998    
                         clock uncertainty            0.636     1.634    
    IDELAY_X1Y111        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[2])
                                                      0.060     1.694    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.120ns  (logic 0.164ns (14.642%)  route 0.956ns (85.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.000ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.636ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.720     0.722    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X112Y103       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.164     0.886 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[26]/Q
                         net (fo=1, routed)           0.956     1.842    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst_0[1]
    IDELAY_X1Y103        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.846     0.846    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DELAYTIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          0.998     1.000    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/RCLK
    IDELAY_X1Y103        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     1.000    
                         clock uncertainty            0.636     1.636    
    IDELAY_X1Y103        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[1])
                                                      0.060     1.696    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.164ns (14.540%)  route 0.964ns (85.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.987ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.636ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.710     0.712    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X112Y127       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y127       FDRE (Prop_fdre_C_Q)         0.164     0.876 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[26]/Q
                         net (fo=1, routed)           0.964     1.840    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst_0[1]
    IDELAY_X1Y127        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.846     0.846    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DELAYTIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          0.985     0.987    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/RCLK
    IDELAY_X1Y127        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     0.987    
                         clock uncertainty            0.636     1.623    
    IDELAY_X1Y127        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[1])
                                                      0.060     1.683    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.164ns (14.498%)  route 0.967ns (85.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.999ns
    Source Clock Delay      (SCD):    0.721ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.636ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.719     0.721    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X112Y140       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y140       FDRE (Prop_fdre_C_Q)         0.164     0.885 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[4]/Q
                         net (fo=1, routed)           0.967     1.852    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/DEBUG0[4]
    IDELAY_X1Y142        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.846     0.846    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DELAYTIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          0.997     0.999    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/RCLK
    IDELAY_X1Y142        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     0.999    
                         clock uncertainty            0.636     1.635    
    IDELAY_X1Y142        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[4])
                                                      0.060     1.695    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.158    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_SP_OV_clk_wiz_0_1

Setup :           48  Failing Endpoints,  Worst Slack       -3.415ns,  Total Violation     -156.800ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.415ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.323ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@90.323ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        1.677ns  (logic 0.456ns (27.195%)  route 1.221ns (72.805%))
  Logic Levels:           0  
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns = ( 92.191 - 90.323 ) 
    Source Clock Delay      (SCD):    3.349ns = ( 93.349 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        2.055    93.349    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X107Y144       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y144       FDSE (Prop_fdse_C_Q)         0.456    93.805 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          1.221    95.026    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/LD
    IDELAY_X1Y149        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                     90.323    90.323 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    90.323 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.570    91.893    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    88.543 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    90.235    SP_OV_i/DELAYTIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    90.326 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          1.865    92.191    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/RCLK
    IDELAY_X1Y149        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    92.191    
                         clock uncertainty           -0.483    91.708    
    IDELAY_X1Y149        IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097    91.611    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         91.611    
                         arrival time                         -95.026    
  -------------------------------------------------------------------
                         slack                                 -3.415    

Slack (VIOLATED) :        -3.413ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.323ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@90.323ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        1.675ns  (logic 0.456ns (27.230%)  route 1.219ns (72.770%))
  Logic Levels:           0  
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns = ( 92.191 - 90.323 ) 
    Source Clock Delay      (SCD):    3.349ns = ( 93.349 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        2.055    93.349    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X107Y144       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y144       FDSE (Prop_fdse_C_Q)         0.456    93.805 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          1.219    95.024    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/LD
    IDELAY_X1Y148        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                     90.323    90.323 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    90.323 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.570    91.893    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    88.543 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    90.235    SP_OV_i/DELAYTIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    90.326 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          1.865    92.191    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/RCLK
    IDELAY_X1Y148        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    92.191    
                         clock uncertainty           -0.483    91.708    
    IDELAY_X1Y148        IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097    91.611    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         91.611    
                         arrival time                         -95.024    
  -------------------------------------------------------------------
                         slack                                 -3.413    

Slack (VIOLATED) :        -3.393ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL5/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.323ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@90.323ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        1.655ns  (logic 0.456ns (27.554%)  route 1.199ns (72.446%))
  Logic Levels:           0  
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns = ( 92.191 - 90.323 ) 
    Source Clock Delay      (SCD):    3.349ns = ( 93.349 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        2.055    93.349    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL5/U0/gpio_core_1/s_axi_aclk
    SLICE_X107Y105       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL5/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDSE (Prop_fdse_C_Q)         0.456    93.805 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL5/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          1.199    95.004    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/LD
    IDELAY_X1Y101        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                     90.323    90.323 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    90.323 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.570    91.893    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    88.543 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    90.235    SP_OV_i/DELAYTIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    90.326 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          1.865    92.191    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/RCLK
    IDELAY_X1Y101        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    92.191    
                         clock uncertainty           -0.483    91.708    
    IDELAY_X1Y101        IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097    91.611    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         91.611    
                         arrival time                         -95.004    
  -------------------------------------------------------------------
                         slack                                 -3.393    

Slack (VIOLATED) :        -3.387ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.323ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@90.323ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        1.644ns  (logic 0.456ns (27.742%)  route 1.188ns (72.258%))
  Logic Levels:           0  
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.850ns = ( 92.173 - 90.323 ) 
    Source Clock Delay      (SCD):    3.336ns = ( 93.336 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        2.042    93.336    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL3/U0/gpio_core_1/s_axi_aclk
    SLICE_X109Y120       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y120       FDSE (Prop_fdse_C_Q)         0.456    93.792 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          1.188    94.980    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/LD
    IDELAY_X1Y124        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                     90.323    90.323 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    90.323 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.570    91.893    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    88.543 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    90.235    SP_OV_i/DELAYTIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    90.326 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          1.847    92.173    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/RCLK
    IDELAY_X1Y124        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    92.173    
                         clock uncertainty           -0.483    91.690    
    IDELAY_X1Y124        IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097    91.593    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         91.593    
                         arrival time                         -94.980    
  -------------------------------------------------------------------
                         slack                                 -3.387    

Slack (VIOLATED) :        -3.380ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.323ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@90.323ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        1.643ns  (logic 0.456ns (27.762%)  route 1.187ns (72.238%))
  Logic Levels:           0  
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 92.179 - 90.323 ) 
    Source Clock Delay      (SCD):    3.336ns = ( 93.336 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        2.042    93.336    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL3/U0/gpio_core_1/s_axi_aclk
    SLICE_X109Y120       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y120       FDSE (Prop_fdse_C_Q)         0.456    93.792 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          1.187    94.979    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/LD
    IDELAY_X1Y120        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                     90.323    90.323 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    90.323 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.570    91.893    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    88.543 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    90.235    SP_OV_i/DELAYTIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    90.326 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          1.853    92.179    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/RCLK
    IDELAY_X1Y120        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    92.179    
                         clock uncertainty           -0.483    91.696    
    IDELAY_X1Y120        IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097    91.599    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         91.599    
                         arrival time                         -94.979    
  -------------------------------------------------------------------
                         slack                                 -3.380    

Slack (VIOLATED) :        -3.374ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL5/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.323ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@90.323ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        1.634ns  (logic 0.456ns (27.914%)  route 1.178ns (72.086%))
  Logic Levels:           0  
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns = ( 92.189 - 90.323 ) 
    Source Clock Delay      (SCD):    3.349ns = ( 93.349 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        2.055    93.349    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL5/U0/gpio_core_1/s_axi_aclk
    SLICE_X107Y105       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL5/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDSE (Prop_fdse_C_Q)         0.456    93.805 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL5/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          1.178    94.983    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/LD
    IDELAY_X1Y107        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                     90.323    90.323 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    90.323 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.570    91.893    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    88.543 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    90.235    SP_OV_i/DELAYTIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    90.326 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          1.863    92.189    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/RCLK
    IDELAY_X1Y107        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    92.189    
                         clock uncertainty           -0.483    91.706    
    IDELAY_X1Y107        IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097    91.609    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         91.609    
                         arrival time                         -94.983    
  -------------------------------------------------------------------
                         slack                                 -3.374    

Slack (VIOLATED) :        -3.364ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL5/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.323ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@90.323ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        1.623ns  (logic 0.456ns (28.099%)  route 1.167ns (71.901%))
  Logic Levels:           0  
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 92.188 - 90.323 ) 
    Source Clock Delay      (SCD):    3.349ns = ( 93.349 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        2.055    93.349    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL5/U0/gpio_core_1/s_axi_aclk
    SLICE_X107Y105       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL5/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDSE (Prop_fdse_C_Q)         0.456    93.805 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL5/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          1.167    94.972    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/LD
    IDELAY_X1Y110        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                     90.323    90.323 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    90.323 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.570    91.893    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    88.543 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    90.235    SP_OV_i/DELAYTIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    90.326 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          1.862    92.188    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/RCLK
    IDELAY_X1Y110        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    92.188    
                         clock uncertainty           -0.483    91.705    
    IDELAY_X1Y110        IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097    91.608    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         91.608    
                         arrival time                         -94.972    
  -------------------------------------------------------------------
                         slack                                 -3.364    

Slack (VIOLATED) :        -3.361ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.323ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@90.323ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        1.620ns  (logic 0.456ns (28.143%)  route 1.164ns (71.857%))
  Logic Levels:           0  
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns = ( 92.189 - 90.323 ) 
    Source Clock Delay      (SCD):    3.349ns = ( 93.349 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        2.055    93.349    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X107Y144       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y144       FDSE (Prop_fdse_C_Q)         0.456    93.805 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          1.164    94.969    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/LD
    IDELAY_X1Y141        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                     90.323    90.323 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    90.323 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.570    91.893    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    88.543 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    90.235    SP_OV_i/DELAYTIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    90.326 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          1.863    92.189    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/RCLK
    IDELAY_X1Y141        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    92.189    
                         clock uncertainty           -0.483    91.706    
    IDELAY_X1Y141        IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097    91.609    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         91.609    
                         arrival time                         -94.969    
  -------------------------------------------------------------------
                         slack                                 -3.361    

Slack (VIOLATED) :        -3.305ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.323ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@90.323ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        1.559ns  (logic 0.518ns (33.227%)  route 1.041ns (66.773%))
  Logic Levels:           0  
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.853ns = ( 92.176 - 90.323 ) 
    Source Clock Delay      (SCD):    3.342ns = ( 93.342 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        2.048    93.342    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0/gpio_core_1/s_axi_aclk
    SLICE_X108Y134       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y134       FDSE (Prop_fdse_C_Q)         0.518    93.860 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          1.041    94.901    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/LD
    IDELAY_X1Y127        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                     90.323    90.323 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    90.323 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.570    91.893    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    88.543 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    90.235    SP_OV_i/DELAYTIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    90.326 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          1.850    92.176    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/RCLK
    IDELAY_X1Y127        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    92.176    
                         clock uncertainty           -0.483    91.693    
    IDELAY_X1Y127        IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097    91.596    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         91.596    
                         arrival time                         -94.901    
  -------------------------------------------------------------------
                         slack                                 -3.305    

Slack (VIOLATED) :        -3.300ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.323ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@90.323ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        1.559ns  (logic 0.456ns (29.247%)  route 1.103ns (70.753%))
  Logic Levels:           0  
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.852ns = ( 92.175 - 90.323 ) 
    Source Clock Delay      (SCD):    3.336ns = ( 93.336 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        2.042    93.336    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL3/U0/gpio_core_1/s_axi_aclk
    SLICE_X109Y120       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y120       FDSE (Prop_fdse_C_Q)         0.456    93.792 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          1.103    94.895    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/LD
    IDELAY_X1Y126        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                     90.323    90.323 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    90.323 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.570    91.893    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    88.543 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    90.235    SP_OV_i/DELAYTIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    90.326 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          1.849    92.175    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/RCLK
    IDELAY_X1Y126        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    92.175    
                         clock uncertainty           -0.483    91.692    
    IDELAY_X1Y126        IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097    91.595    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         91.595    
                         arrival time                         -94.895    
  -------------------------------------------------------------------
                         slack                                 -3.300    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.141ns (24.758%)  route 0.429ns (75.242%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.000ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.717     1.053    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X107Y144       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y144       FDSE (Prop_fdse_C_Q)         0.141     1.194 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.429     1.623    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/LD
    IDELAY_X1Y145        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.846     0.846    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DELAYTIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          0.998     1.000    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/RCLK
    IDELAY_X1Y145        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     1.000    
                         clock uncertainty            0.483     1.483    
    IDELAY_X1Y145        IDELAYE2 (Hold_idelaye2_C_LD)
                                                      0.035     1.518    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.164ns (29.056%)  route 0.400ns (70.944%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.984ns
    Source Clock Delay      (SCD):    1.049ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.713     1.049    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0/gpio_core_1/s_axi_aclk
    SLICE_X108Y134       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y134       FDSE (Prop_fdse_C_Q)         0.164     1.213 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.400     1.613    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/LD
    IDELAY_X1Y125        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.846     0.846    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DELAYTIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          0.982     0.984    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/RCLK
    IDELAY_X1Y125        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     0.984    
                         clock uncertainty            0.483     1.467    
    IDELAY_X1Y125        IDELAYE2 (Hold_idelaye2_C_LD)
                                                      0.035     1.502    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.613    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.141ns (24.121%)  route 0.444ns (75.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.992ns
    Source Clock Delay      (SCD):    1.044ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.708     1.044    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL3/U0/gpio_core_1/s_axi_aclk
    SLICE_X109Y120       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y120       FDSE (Prop_fdse_C_Q)         0.141     1.185 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.444     1.629    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/LD
    IDELAY_X1Y117        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.846     0.846    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DELAYTIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          0.990     0.992    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/RCLK
    IDELAY_X1Y117        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     0.992    
                         clock uncertainty            0.483     1.475    
    IDELAY_X1Y117        IDELAYE2 (Hold_idelaye2_C_LD)
                                                      0.035     1.510    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL5/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.141ns (24.120%)  route 0.444ns (75.880%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.000ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.717     1.053    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL5/U0/gpio_core_1/s_axi_aclk
    SLICE_X107Y105       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL5/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDSE (Prop_fdse_C_Q)         0.141     1.194 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL5/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.444     1.638    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/LD
    IDELAY_X1Y106        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.846     0.846    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DELAYTIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          0.998     1.000    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/RCLK
    IDELAY_X1Y106        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     1.000    
                         clock uncertainty            0.483     1.483    
    IDELAY_X1Y106        IDELAYE2 (Hold_idelaye2_C_LD)
                                                      0.035     1.518    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.141ns (24.121%)  route 0.444ns (75.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns
    Source Clock Delay      (SCD):    1.044ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.708     1.044    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL3/U0/gpio_core_1/s_axi_aclk
    SLICE_X109Y120       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y120       FDSE (Prop_fdse_C_Q)         0.141     1.185 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.444     1.629    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/LD
    IDELAY_X1Y121        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.846     0.846    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DELAYTIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          0.986     0.988    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/RCLK
    IDELAY_X1Y121        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     0.988    
                         clock uncertainty            0.483     1.471    
    IDELAY_X1Y121        IDELAYE2 (Hold_idelaye2_C_LD)
                                                      0.035     1.506    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL5/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.141ns (23.937%)  route 0.448ns (76.063%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.000ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.717     1.053    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL5/U0/gpio_core_1/s_axi_aclk
    SLICE_X107Y105       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL5/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDSE (Prop_fdse_C_Q)         0.141     1.194 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL5/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.448     1.642    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/LD
    IDELAY_X1Y104        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.846     0.846    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DELAYTIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          0.998     1.000    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/RCLK
    IDELAY_X1Y104        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     1.000    
                         clock uncertainty            0.483     1.483    
    IDELAY_X1Y104        IDELAYE2 (Hold_idelaye2_C_LD)
                                                      0.035     1.518    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.141ns (23.950%)  route 0.448ns (76.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    1.052ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.716     1.052    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y139       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y139       FDSE (Prop_fdse_C_Q)         0.141     1.193 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.448     1.641    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/LD
    IDELAY_X1Y138        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.846     0.846    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DELAYTIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          0.996     0.998    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/RCLK
    IDELAY_X1Y138        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     0.998    
                         clock uncertainty            0.483     1.481    
    IDELAY_X1Y138        IDELAYE2 (Hold_idelaye2_C_LD)
                                                      0.035     1.516    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.164ns (27.733%)  route 0.427ns (72.267%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    1.049ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.713     1.049    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL4/U0/gpio_core_1/s_axi_aclk
    SLICE_X108Y115       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y115       FDSE (Prop_fdse_C_Q)         0.164     1.213 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.427     1.640    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/LD
    IDELAY_X1Y115        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.846     0.846    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DELAYTIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          0.992     0.994    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/RCLK
    IDELAY_X1Y115        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     0.994    
                         clock uncertainty            0.483     1.477    
    IDELAY_X1Y115        IDELAYE2 (Hold_idelaye2_C_LD)
                                                      0.035     1.512    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.141ns (23.897%)  route 0.449ns (76.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.987ns
    Source Clock Delay      (SCD):    1.044ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.708     1.044    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL3/U0/gpio_core_1/s_axi_aclk
    SLICE_X109Y120       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y120       FDSE (Prop_fdse_C_Q)         0.141     1.185 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.449     1.634    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/LD
    IDELAY_X1Y122        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.846     0.846    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DELAYTIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          0.985     0.987    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/RCLK
    IDELAY_X1Y122        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     0.987    
                         clock uncertainty            0.483     1.470    
    IDELAY_X1Y122        IDELAYE2 (Hold_idelaye2_C_LD)
                                                      0.035     1.505    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.141ns (23.699%)  route 0.454ns (76.301%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.000ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.717     1.053    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X107Y144       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y144       FDSE (Prop_fdse_C_Q)         0.141     1.194 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.454     1.648    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/LD
    IDELAY_X1Y146        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.846     0.846    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DELAYTIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          0.998     1.000    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/RCLK
    IDELAY_X1Y146        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     1.000    
                         clock uncertainty            0.483     1.483    
    IDELAY_X1Y146        IDELAYE2 (Hold_idelaye2_C_LD)
                                                      0.035     1.518    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.130    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SP_OV_clk_wiz_1_1_1
  To Clock:  clk_out2_SP_OV_clk_wiz_0_1

Setup :          272  Failing Endpoints,  Worst Slack       -4.601ns,  Total Violation    -1133.808ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.601ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lwin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_3/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CEP
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.010ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@1691.315ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@1691.305ns)
  Data Path Delay:        4.453ns  (logic 0.642ns (14.418%)  route 3.811ns (85.582%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 1694.034 - 1691.315 ) 
    Source Clock Delay      (SCD):    1.704ns = ( 1693.009 - 1691.305 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.649ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                   1691.305  1691.305 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1691.305 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806  1693.111    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793  1689.318 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889  1691.207    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  1691.308 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.701  1693.009    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X54Y79         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lwin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y79         FDRE (Prop_fdre_C_Q)         0.518  1693.527 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lwin_reg/Q
                         net (fo=6, routed)           2.196  1695.723    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_stop_or_3/Op2[0]
    SLICE_X40Y68         LUT2 (Prop_lut2_I1_O)        0.124  1695.847 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_stop_or_3/Res[0]_INST_0/O
                         net (fo=1, routed)           1.614  1697.461    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_3/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/CE
    DSP48_X2Y25          DSP48E1                                      r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_3/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CEP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                   1691.315  1691.315 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1691.315 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.570  1692.885    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349  1689.536 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691  1691.227    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1691.318 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.883  1693.201    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/CTR_CTL_3/U0/TCLK
    SLICE_X36Y68         LUT3 (Prop_lut3_I0_O)        0.100  1693.301 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/CTR_CTL_3/U0/O_CLK/O
                         net (fo=1, routed)           0.732  1694.034    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_3/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/CLK
    DSP48_X2Y25          DSP48E1                                      r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_3/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
                         clock pessimism              0.000  1694.034    
                         clock uncertainty           -0.649  1693.385    
    DSP48_X2Y25          DSP48E1 (Setup_dsp48e1_CLK_CEP)
                                                     -0.524  1692.861    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_3/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive
  -------------------------------------------------------------------
                         required time                       1692.861    
                         arrival time                       -1697.461    
  -------------------------------------------------------------------
                         slack                                 -4.601    

Slack (VIOLATED) :        -4.597ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.010ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@1691.315ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@1691.305ns)
  Data Path Delay:        3.579ns  (logic 0.766ns (21.401%)  route 2.813ns (78.599%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 1692.845 - 1691.315 ) 
    Source Clock Delay      (SCD):    1.704ns = ( 1693.009 - 1691.305 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.649ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                   1691.305  1691.305 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1691.305 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806  1693.111    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793  1689.318 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889  1691.207    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  1691.308 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.701  1693.009    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X54Y79         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y79         FDRE (Prop_fdre_C_Q)         0.518  1693.527 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           1.391  1694.918    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Op1[0]
    SLICE_X56Y72         LUT2 (Prop_lut2_I0_O)        0.124  1695.042 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Res[0]_INST_0/O
                         net (fo=36, routed)          0.573  1695.615    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_i_1__1_n_0
    SLICE_X55Y72         LUT2 (Prop_lut2_I1_O)        0.124  1695.739 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1/O
                         net (fo=32, routed)          0.849  1696.588    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1_n_0
    SLICE_X55Y71         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                   1691.315  1691.315 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1691.315 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.570  1692.885    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349  1689.536 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691  1691.227    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1691.318 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.527  1692.845    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X55Y71         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[20]/C
                         clock pessimism              0.000  1692.845    
                         clock uncertainty           -0.649  1692.195    
    SLICE_X55Y71         FDRE (Setup_fdre_C_CE)      -0.205  1691.990    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[20]
  -------------------------------------------------------------------
                         required time                       1691.990    
                         arrival time                       -1696.588    
  -------------------------------------------------------------------
                         slack                                 -4.597    

Slack (VIOLATED) :        -4.597ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.010ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@1691.315ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@1691.305ns)
  Data Path Delay:        3.579ns  (logic 0.766ns (21.401%)  route 2.813ns (78.599%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 1692.845 - 1691.315 ) 
    Source Clock Delay      (SCD):    1.704ns = ( 1693.009 - 1691.305 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.649ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                   1691.305  1691.305 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1691.305 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806  1693.111    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793  1689.318 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889  1691.207    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  1691.308 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.701  1693.009    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X54Y79         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y79         FDRE (Prop_fdre_C_Q)         0.518  1693.527 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           1.391  1694.918    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Op1[0]
    SLICE_X56Y72         LUT2 (Prop_lut2_I0_O)        0.124  1695.042 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Res[0]_INST_0/O
                         net (fo=36, routed)          0.573  1695.615    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_i_1__1_n_0
    SLICE_X55Y72         LUT2 (Prop_lut2_I1_O)        0.124  1695.739 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1/O
                         net (fo=32, routed)          0.849  1696.588    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1_n_0
    SLICE_X55Y71         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                   1691.315  1691.315 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1691.315 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.570  1692.885    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349  1689.536 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691  1691.227    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1691.318 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.527  1692.845    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X55Y71         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[21]/C
                         clock pessimism              0.000  1692.845    
                         clock uncertainty           -0.649  1692.195    
    SLICE_X55Y71         FDRE (Setup_fdre_C_CE)      -0.205  1691.990    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[21]
  -------------------------------------------------------------------
                         required time                       1691.990    
                         arrival time                       -1696.588    
  -------------------------------------------------------------------
                         slack                                 -4.597    

Slack (VIOLATED) :        -4.597ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.010ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@1691.315ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@1691.305ns)
  Data Path Delay:        3.579ns  (logic 0.766ns (21.401%)  route 2.813ns (78.599%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 1692.845 - 1691.315 ) 
    Source Clock Delay      (SCD):    1.704ns = ( 1693.009 - 1691.305 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.649ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                   1691.305  1691.305 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1691.305 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806  1693.111    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793  1689.318 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889  1691.207    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  1691.308 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.701  1693.009    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X54Y79         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y79         FDRE (Prop_fdre_C_Q)         0.518  1693.527 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           1.391  1694.918    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Op1[0]
    SLICE_X56Y72         LUT2 (Prop_lut2_I0_O)        0.124  1695.042 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Res[0]_INST_0/O
                         net (fo=36, routed)          0.573  1695.615    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_i_1__1_n_0
    SLICE_X55Y72         LUT2 (Prop_lut2_I1_O)        0.124  1695.739 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1/O
                         net (fo=32, routed)          0.849  1696.588    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1_n_0
    SLICE_X55Y71         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                   1691.315  1691.315 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1691.315 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.570  1692.885    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349  1689.536 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691  1691.227    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1691.318 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.527  1692.845    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X55Y71         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[24]/C
                         clock pessimism              0.000  1692.845    
                         clock uncertainty           -0.649  1692.195    
    SLICE_X55Y71         FDRE (Setup_fdre_C_CE)      -0.205  1691.990    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[24]
  -------------------------------------------------------------------
                         required time                       1691.990    
                         arrival time                       -1696.588    
  -------------------------------------------------------------------
                         slack                                 -4.597    

Slack (VIOLATED) :        -4.597ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.010ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@1691.315ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@1691.305ns)
  Data Path Delay:        3.579ns  (logic 0.766ns (21.401%)  route 2.813ns (78.599%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 1692.845 - 1691.315 ) 
    Source Clock Delay      (SCD):    1.704ns = ( 1693.009 - 1691.305 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.649ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                   1691.305  1691.305 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1691.305 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806  1693.111    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793  1689.318 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889  1691.207    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  1691.308 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.701  1693.009    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X54Y79         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y79         FDRE (Prop_fdre_C_Q)         0.518  1693.527 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           1.391  1694.918    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Op1[0]
    SLICE_X56Y72         LUT2 (Prop_lut2_I0_O)        0.124  1695.042 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Res[0]_INST_0/O
                         net (fo=36, routed)          0.573  1695.615    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_i_1__1_n_0
    SLICE_X55Y72         LUT2 (Prop_lut2_I1_O)        0.124  1695.739 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1/O
                         net (fo=32, routed)          0.849  1696.588    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1_n_0
    SLICE_X55Y71         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                   1691.315  1691.315 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1691.315 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.570  1692.885    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349  1689.536 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691  1691.227    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1691.318 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.527  1692.845    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X55Y71         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[3]/C
                         clock pessimism              0.000  1692.845    
                         clock uncertainty           -0.649  1692.195    
    SLICE_X55Y71         FDRE (Setup_fdre_C_CE)      -0.205  1691.990    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[3]
  -------------------------------------------------------------------
                         required time                       1691.990    
                         arrival time                       -1696.588    
  -------------------------------------------------------------------
                         slack                                 -4.597    

Slack (VIOLATED) :        -4.597ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.010ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@1691.315ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@1691.305ns)
  Data Path Delay:        3.579ns  (logic 0.766ns (21.401%)  route 2.813ns (78.599%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 1692.845 - 1691.315 ) 
    Source Clock Delay      (SCD):    1.704ns = ( 1693.009 - 1691.305 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.649ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                   1691.305  1691.305 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1691.305 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806  1693.111    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793  1689.318 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889  1691.207    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  1691.308 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.701  1693.009    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X54Y79         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y79         FDRE (Prop_fdre_C_Q)         0.518  1693.527 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           1.391  1694.918    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Op1[0]
    SLICE_X56Y72         LUT2 (Prop_lut2_I0_O)        0.124  1695.042 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Res[0]_INST_0/O
                         net (fo=36, routed)          0.573  1695.615    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_i_1__1_n_0
    SLICE_X55Y72         LUT2 (Prop_lut2_I1_O)        0.124  1695.739 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1/O
                         net (fo=32, routed)          0.849  1696.588    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1_n_0
    SLICE_X55Y71         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                   1691.315  1691.315 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1691.315 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.570  1692.885    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349  1689.536 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691  1691.227    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1691.318 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.527  1692.845    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X55Y71         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[8]/C
                         clock pessimism              0.000  1692.845    
                         clock uncertainty           -0.649  1692.195    
    SLICE_X55Y71         FDRE (Setup_fdre_C_CE)      -0.205  1691.990    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[8]
  -------------------------------------------------------------------
                         required time                       1691.990    
                         arrival time                       -1696.588    
  -------------------------------------------------------------------
                         slack                                 -4.597    

Slack (VIOLATED) :        -4.597ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.010ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@1691.315ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@1691.305ns)
  Data Path Delay:        3.579ns  (logic 0.766ns (21.401%)  route 2.813ns (78.599%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 1692.845 - 1691.315 ) 
    Source Clock Delay      (SCD):    1.704ns = ( 1693.009 - 1691.305 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.649ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                   1691.305  1691.305 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1691.305 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806  1693.111    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793  1689.318 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889  1691.207    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  1691.308 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.701  1693.009    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X54Y79         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y79         FDRE (Prop_fdre_C_Q)         0.518  1693.527 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           1.391  1694.918    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Op1[0]
    SLICE_X56Y72         LUT2 (Prop_lut2_I0_O)        0.124  1695.042 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Res[0]_INST_0/O
                         net (fo=36, routed)          0.573  1695.615    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_i_1__1_n_0
    SLICE_X55Y72         LUT2 (Prop_lut2_I1_O)        0.124  1695.739 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1/O
                         net (fo=32, routed)          0.849  1696.588    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1_n_0
    SLICE_X55Y71         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                   1691.315  1691.315 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1691.315 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.570  1692.885    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349  1689.536 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691  1691.227    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1691.318 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.527  1692.845    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X55Y71         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[9]/C
                         clock pessimism              0.000  1692.845    
                         clock uncertainty           -0.649  1692.195    
    SLICE_X55Y71         FDRE (Setup_fdre_C_CE)      -0.205  1691.990    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[9]
  -------------------------------------------------------------------
                         required time                       1691.990    
                         arrival time                       -1696.588    
  -------------------------------------------------------------------
                         slack                                 -4.597    

Slack (VIOLATED) :        -4.564ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.010ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@1691.315ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@1691.305ns)
  Data Path Delay:        3.583ns  (logic 0.766ns (21.382%)  route 2.817ns (78.618%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 1692.846 - 1691.315 ) 
    Source Clock Delay      (SCD):    1.704ns = ( 1693.009 - 1691.305 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.649ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                   1691.305  1691.305 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1691.305 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806  1693.111    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793  1689.318 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889  1691.207    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  1691.308 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.701  1693.009    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X54Y79         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y79         FDRE (Prop_fdre_C_Q)         0.518  1693.527 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           1.391  1694.918    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Op1[0]
    SLICE_X56Y72         LUT2 (Prop_lut2_I0_O)        0.124  1695.042 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Res[0]_INST_0/O
                         net (fo=36, routed)          0.573  1695.615    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_i_1__1_n_0
    SLICE_X55Y72         LUT2 (Prop_lut2_I1_O)        0.124  1695.739 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1/O
                         net (fo=32, routed)          0.853  1696.591    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1_n_0
    SLICE_X54Y70         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                   1691.315  1691.315 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1691.315 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.570  1692.885    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349  1689.536 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691  1691.227    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1691.318 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.528  1692.846    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X54Y70         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[13]/C
                         clock pessimism              0.000  1692.846    
                         clock uncertainty           -0.649  1692.196    
    SLICE_X54Y70         FDRE (Setup_fdre_C_CE)      -0.169  1692.027    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[13]
  -------------------------------------------------------------------
                         required time                       1692.027    
                         arrival time                       -1696.591    
  -------------------------------------------------------------------
                         slack                                 -4.564    

Slack (VIOLATED) :        -4.564ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.010ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@1691.315ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@1691.305ns)
  Data Path Delay:        3.583ns  (logic 0.766ns (21.382%)  route 2.817ns (78.618%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 1692.846 - 1691.315 ) 
    Source Clock Delay      (SCD):    1.704ns = ( 1693.009 - 1691.305 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.649ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                   1691.305  1691.305 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1691.305 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806  1693.111    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793  1689.318 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889  1691.207    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  1691.308 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.701  1693.009    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X54Y79         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y79         FDRE (Prop_fdre_C_Q)         0.518  1693.527 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           1.391  1694.918    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Op1[0]
    SLICE_X56Y72         LUT2 (Prop_lut2_I0_O)        0.124  1695.042 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Res[0]_INST_0/O
                         net (fo=36, routed)          0.573  1695.615    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_i_1__1_n_0
    SLICE_X55Y72         LUT2 (Prop_lut2_I1_O)        0.124  1695.739 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1/O
                         net (fo=32, routed)          0.853  1696.591    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1_n_0
    SLICE_X54Y70         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                   1691.315  1691.315 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1691.315 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.570  1692.885    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349  1689.536 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691  1691.227    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1691.318 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.528  1692.846    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X54Y70         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[1]/C
                         clock pessimism              0.000  1692.846    
                         clock uncertainty           -0.649  1692.196    
    SLICE_X54Y70         FDRE (Setup_fdre_C_CE)      -0.169  1692.027    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[1]
  -------------------------------------------------------------------
                         required time                       1692.027    
                         arrival time                       -1696.591    
  -------------------------------------------------------------------
                         slack                                 -4.564    

Slack (VIOLATED) :        -4.564ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.010ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@1691.315ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@1691.305ns)
  Data Path Delay:        3.583ns  (logic 0.766ns (21.382%)  route 2.817ns (78.618%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 1692.846 - 1691.315 ) 
    Source Clock Delay      (SCD):    1.704ns = ( 1693.009 - 1691.305 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.649ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                   1691.305  1691.305 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1691.305 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806  1693.111    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793  1689.318 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889  1691.207    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  1691.308 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.701  1693.009    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X54Y79         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y79         FDRE (Prop_fdre_C_Q)         0.518  1693.527 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           1.391  1694.918    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Op1[0]
    SLICE_X56Y72         LUT2 (Prop_lut2_I0_O)        0.124  1695.042 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Res[0]_INST_0/O
                         net (fo=36, routed)          0.573  1695.615    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_i_1__1_n_0
    SLICE_X55Y72         LUT2 (Prop_lut2_I1_O)        0.124  1695.739 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1/O
                         net (fo=32, routed)          0.853  1696.591    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1_n_0
    SLICE_X54Y70         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                   1691.315  1691.315 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1691.315 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.570  1692.885    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349  1689.536 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691  1691.227    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1691.318 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.528  1692.846    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X54Y70         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[22]/C
                         clock pessimism              0.000  1692.846    
                         clock uncertainty           -0.649  1692.196    
    SLICE_X54Y70         FDRE (Setup_fdre_C_CE)      -0.169  1692.027    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[22]
  -------------------------------------------------------------------
                         required time                       1692.027    
                         arrival time                       -1696.591    
  -------------------------------------------------------------------
                         slack                                 -4.564    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.209ns (19.229%)  route 0.878ns (80.771%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.649ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.569     0.571    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X54Y79         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y79         FDRE (Prop_fdre_C_Q)         0.164     0.735 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.571     1.306    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op2[0]
    SLICE_X45Y70         LUT2 (Prop_lut2_I1_O)        0.045     1.351 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.307     1.658    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X44Y73         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.846     0.846    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.811     0.813    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X44Y73         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[5]/C
                         clock pessimism              0.000     0.813    
                         clock uncertainty            0.649     1.462    
    SLICE_X44Y73         FDRE (Hold_fdre_C_R)        -0.018     1.444    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.209ns (18.901%)  route 0.897ns (81.099%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.649ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.569     0.571    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X54Y79         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y79         FDRE (Prop_fdre_C_Q)         0.164     0.735 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.571     1.306    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op2[0]
    SLICE_X45Y70         LUT2 (Prop_lut2_I1_O)        0.045     1.351 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.325     1.676    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X48Y68         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.846     0.846    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.817     0.819    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X48Y68         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[17]/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.649     1.468    
    SLICE_X48Y68         FDRE (Hold_fdre_C_R)        -0.018     1.450    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.209ns (18.901%)  route 0.897ns (81.099%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.649ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.569     0.571    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X54Y79         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y79         FDRE (Prop_fdre_C_Q)         0.164     0.735 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.571     1.306    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op2[0]
    SLICE_X45Y70         LUT2 (Prop_lut2_I1_O)        0.045     1.351 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.325     1.676    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X48Y68         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.846     0.846    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.817     0.819    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X48Y68         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[18]/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.649     1.468    
    SLICE_X48Y68         FDRE (Hold_fdre_C_R)        -0.018     1.450    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.209ns (18.901%)  route 0.897ns (81.099%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.649ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.569     0.571    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X54Y79         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y79         FDRE (Prop_fdre_C_Q)         0.164     0.735 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.571     1.306    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op2[0]
    SLICE_X45Y70         LUT2 (Prop_lut2_I1_O)        0.045     1.351 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.325     1.676    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X48Y68         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.846     0.846    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.817     0.819    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X48Y68         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[19]/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.649     1.468    
    SLICE_X48Y68         FDRE (Hold_fdre_C_R)        -0.018     1.450    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.209ns (18.901%)  route 0.897ns (81.099%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.649ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.569     0.571    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X54Y79         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y79         FDRE (Prop_fdre_C_Q)         0.164     0.735 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.571     1.306    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op2[0]
    SLICE_X45Y70         LUT2 (Prop_lut2_I1_O)        0.045     1.351 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.325     1.676    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X48Y68         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.846     0.846    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.817     0.819    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X48Y68         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[9]/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.649     1.468    
    SLICE_X48Y68         FDRE (Hold_fdre_C_R)        -0.018     1.450    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.209ns (18.893%)  route 0.897ns (81.107%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.649ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.569     0.571    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X54Y79         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y79         FDRE (Prop_fdre_C_Q)         0.164     0.735 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.571     1.306    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op2[0]
    SLICE_X45Y70         LUT2 (Prop_lut2_I1_O)        0.045     1.351 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.326     1.677    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X47Y69         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.846     0.846    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.816     0.818    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X47Y69         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[12]/C
                         clock pessimism              0.000     0.818    
                         clock uncertainty            0.649     1.467    
    SLICE_X47Y69         FDRE (Hold_fdre_C_R)        -0.018     1.449    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.209ns (18.893%)  route 0.897ns (81.107%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.649ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.569     0.571    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X54Y79         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y79         FDRE (Prop_fdre_C_Q)         0.164     0.735 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.571     1.306    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op2[0]
    SLICE_X45Y70         LUT2 (Prop_lut2_I1_O)        0.045     1.351 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.326     1.677    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X47Y69         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.846     0.846    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.816     0.818    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X47Y69         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[13]/C
                         clock pessimism              0.000     0.818    
                         clock uncertainty            0.649     1.467    
    SLICE_X47Y69         FDRE (Hold_fdre_C_R)        -0.018     1.449    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.209ns (18.893%)  route 0.897ns (81.107%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.649ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.569     0.571    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X54Y79         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y79         FDRE (Prop_fdre_C_Q)         0.164     0.735 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.571     1.306    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op2[0]
    SLICE_X45Y70         LUT2 (Prop_lut2_I1_O)        0.045     1.351 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.326     1.677    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X47Y69         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.846     0.846    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.816     0.818    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X47Y69         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[14]/C
                         clock pessimism              0.000     0.818    
                         clock uncertainty            0.649     1.467    
    SLICE_X47Y69         FDRE (Hold_fdre_C_R)        -0.018     1.449    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.209ns (18.893%)  route 0.897ns (81.107%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.649ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.569     0.571    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X54Y79         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y79         FDRE (Prop_fdre_C_Q)         0.164     0.735 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.571     1.306    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op2[0]
    SLICE_X45Y70         LUT2 (Prop_lut2_I1_O)        0.045     1.351 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.326     1.677    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X47Y69         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.846     0.846    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.816     0.818    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X47Y69         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[16]/C
                         clock pessimism              0.000     0.818    
                         clock uncertainty            0.649     1.467    
    SLICE_X47Y69         FDRE (Hold_fdre_C_R)        -0.018     1.449    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.209ns (18.893%)  route 0.897ns (81.107%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.649ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.569     0.571    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X54Y79         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y79         FDRE (Prop_fdre_C_Q)         0.164     0.735 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.571     1.306    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op2[0]
    SLICE_X45Y70         LUT2 (Prop_lut2_I1_O)        0.045     1.351 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.326     1.677    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X47Y69         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.846     0.846    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.816     0.818    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X47Y69         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[1]/C
                         clock pessimism              0.000     0.818    
                         clock uncertainty            0.649     1.467    
    SLICE_X47Y69         FDRE (Hold_fdre_C_R)        -0.018     1.449    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.228    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out2_SP_OV_clk_wiz_0_1

Setup :          396  Failing Endpoints,  Worst Slack       -4.655ns,  Total Violation    -1619.706ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.655ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_clk_ctl_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.025ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@2930.025ns - clk_fpga_0 rise@2930.000ns)
  Data Path Delay:        2.207ns  (logic 0.642ns (29.088%)  route 1.565ns (70.912%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 2931.479 - 2930.025 ) 
    Source Clock Delay      (SCD):    2.913ns = ( 2932.913 - 2930.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   2930.000  2930.000 r  
    PS7_X0Y0             PS7                          0.000  2930.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  2931.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  2931.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.619  2932.913    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y75         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75         FDRE (Prop_fdre_C_Q)         0.518  2933.431 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.447  2933.878    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Op1[0]
    SLICE_X50Y75         LUT2 (Prop_lut2_I0_O)        0.124  2934.002 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Res[0]_INST_0/O
                         net (fo=36, routed)          1.118  2935.120    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_i_1__2_n_0
    SLICE_X50Y74         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_clk_ctl_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                   2930.025  2930.025 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2930.025 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.570  2931.595    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349  2928.245 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691  2929.937    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  2930.028 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.452  2931.479    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X50Y74         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_clk_ctl_reg/C
                         clock pessimism              0.000  2931.479    
                         clock uncertainty           -0.491  2930.989    
    SLICE_X50Y74         FDSE (Setup_fdse_C_S)       -0.524  2930.465    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_clk_ctl_reg
  -------------------------------------------------------------------
                         required time                       2930.465    
                         arrival time                       -2935.120    
  -------------------------------------------------------------------
                         slack                                 -4.655    

Slack (VIOLATED) :        -4.655ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.025ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@2930.025ns - clk_fpga_0 rise@2930.000ns)
  Data Path Delay:        2.207ns  (logic 0.642ns (29.088%)  route 1.565ns (70.912%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 2931.479 - 2930.025 ) 
    Source Clock Delay      (SCD):    2.913ns = ( 2932.913 - 2930.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   2930.000  2930.000 r  
    PS7_X0Y0             PS7                          0.000  2930.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  2931.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  2931.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.619  2932.913    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y75         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75         FDRE (Prop_fdre_C_Q)         0.518  2933.431 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.447  2933.878    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Op1[0]
    SLICE_X50Y75         LUT2 (Prop_lut2_I0_O)        0.124  2934.002 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Res[0]_INST_0/O
                         net (fo=36, routed)          1.118  2935.120    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_i_1__2_n_0
    SLICE_X50Y74         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                   2930.025  2930.025 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2930.025 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.570  2931.595    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349  2928.245 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691  2929.937    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  2930.028 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.452  2931.479    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X50Y74         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[12]/C
                         clock pessimism              0.000  2931.479    
                         clock uncertainty           -0.491  2930.989    
    SLICE_X50Y74         FDRE (Setup_fdre_C_R)       -0.524  2930.465    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[12]
  -------------------------------------------------------------------
                         required time                       2930.465    
                         arrival time                       -2935.120    
  -------------------------------------------------------------------
                         slack                                 -4.655    

Slack (VIOLATED) :        -4.655ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.025ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@2930.025ns - clk_fpga_0 rise@2930.000ns)
  Data Path Delay:        2.207ns  (logic 0.642ns (29.088%)  route 1.565ns (70.912%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 2931.479 - 2930.025 ) 
    Source Clock Delay      (SCD):    2.913ns = ( 2932.913 - 2930.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   2930.000  2930.000 r  
    PS7_X0Y0             PS7                          0.000  2930.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  2931.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  2931.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.619  2932.913    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y75         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75         FDRE (Prop_fdre_C_Q)         0.518  2933.431 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.447  2933.878    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Op1[0]
    SLICE_X50Y75         LUT2 (Prop_lut2_I0_O)        0.124  2934.002 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Res[0]_INST_0/O
                         net (fo=36, routed)          1.118  2935.120    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_i_1__2_n_0
    SLICE_X50Y74         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                   2930.025  2930.025 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2930.025 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.570  2931.595    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349  2928.245 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691  2929.937    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  2930.028 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.452  2931.479    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X50Y74         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[28]/C
                         clock pessimism              0.000  2931.479    
                         clock uncertainty           -0.491  2930.989    
    SLICE_X50Y74         FDRE (Setup_fdre_C_R)       -0.524  2930.465    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[28]
  -------------------------------------------------------------------
                         required time                       2930.465    
                         arrival time                       -2935.120    
  -------------------------------------------------------------------
                         slack                                 -4.655    

Slack (VIOLATED) :        -4.655ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.025ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@2930.025ns - clk_fpga_0 rise@2930.000ns)
  Data Path Delay:        2.207ns  (logic 0.642ns (29.088%)  route 1.565ns (70.912%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 2931.479 - 2930.025 ) 
    Source Clock Delay      (SCD):    2.913ns = ( 2932.913 - 2930.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   2930.000  2930.000 r  
    PS7_X0Y0             PS7                          0.000  2930.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  2931.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  2931.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.619  2932.913    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y75         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75         FDRE (Prop_fdre_C_Q)         0.518  2933.431 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.447  2933.878    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Op1[0]
    SLICE_X50Y75         LUT2 (Prop_lut2_I0_O)        0.124  2934.002 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Res[0]_INST_0/O
                         net (fo=36, routed)          1.118  2935.120    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_i_1__2_n_0
    SLICE_X50Y74         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                   2930.025  2930.025 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2930.025 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.570  2931.595    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349  2928.245 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691  2929.937    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  2930.028 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.452  2931.479    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X50Y74         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[29]/C
                         clock pessimism              0.000  2931.479    
                         clock uncertainty           -0.491  2930.989    
    SLICE_X50Y74         FDRE (Setup_fdre_C_R)       -0.524  2930.465    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[29]
  -------------------------------------------------------------------
                         required time                       2930.465    
                         arrival time                       -2935.120    
  -------------------------------------------------------------------
                         slack                                 -4.655    

Slack (VIOLATED) :        -4.655ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.025ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@2930.025ns - clk_fpga_0 rise@2930.000ns)
  Data Path Delay:        2.207ns  (logic 0.642ns (29.088%)  route 1.565ns (70.912%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 2931.479 - 2930.025 ) 
    Source Clock Delay      (SCD):    2.913ns = ( 2932.913 - 2930.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   2930.000  2930.000 r  
    PS7_X0Y0             PS7                          0.000  2930.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  2931.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  2931.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.619  2932.913    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y75         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75         FDRE (Prop_fdre_C_Q)         0.518  2933.431 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.447  2933.878    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Op1[0]
    SLICE_X50Y75         LUT2 (Prop_lut2_I0_O)        0.124  2934.002 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Res[0]_INST_0/O
                         net (fo=36, routed)          1.118  2935.120    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_i_1__2_n_0
    SLICE_X50Y74         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                   2930.025  2930.025 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2930.025 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.570  2931.595    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349  2928.245 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691  2929.937    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  2930.028 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.452  2931.479    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X50Y74         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[2]/C
                         clock pessimism              0.000  2931.479    
                         clock uncertainty           -0.491  2930.989    
    SLICE_X50Y74         FDRE (Setup_fdre_C_R)       -0.524  2930.465    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[2]
  -------------------------------------------------------------------
                         required time                       2930.465    
                         arrival time                       -2935.120    
  -------------------------------------------------------------------
                         slack                                 -4.655    

Slack (VIOLATED) :        -4.655ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.025ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@2930.025ns - clk_fpga_0 rise@2930.000ns)
  Data Path Delay:        2.207ns  (logic 0.642ns (29.088%)  route 1.565ns (70.912%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 2931.479 - 2930.025 ) 
    Source Clock Delay      (SCD):    2.913ns = ( 2932.913 - 2930.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   2930.000  2930.000 r  
    PS7_X0Y0             PS7                          0.000  2930.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  2931.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  2931.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.619  2932.913    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y75         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75         FDRE (Prop_fdre_C_Q)         0.518  2933.431 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.447  2933.878    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Op1[0]
    SLICE_X50Y75         LUT2 (Prop_lut2_I0_O)        0.124  2934.002 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Res[0]_INST_0/O
                         net (fo=36, routed)          1.118  2935.120    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_i_1__2_n_0
    SLICE_X50Y74         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                   2930.025  2930.025 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2930.025 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.570  2931.595    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349  2928.245 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691  2929.937    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  2930.028 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.452  2931.479    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X50Y74         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[5]/C
                         clock pessimism              0.000  2931.479    
                         clock uncertainty           -0.491  2930.989    
    SLICE_X50Y74         FDRE (Setup_fdre_C_R)       -0.524  2930.465    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[5]
  -------------------------------------------------------------------
                         required time                       2930.465    
                         arrival time                       -2935.120    
  -------------------------------------------------------------------
                         slack                                 -4.655    

Slack (VIOLATED) :        -4.655ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.025ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@2930.025ns - clk_fpga_0 rise@2930.000ns)
  Data Path Delay:        2.207ns  (logic 0.642ns (29.088%)  route 1.565ns (70.912%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 2931.479 - 2930.025 ) 
    Source Clock Delay      (SCD):    2.913ns = ( 2932.913 - 2930.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   2930.000  2930.000 r  
    PS7_X0Y0             PS7                          0.000  2930.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  2931.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  2931.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.619  2932.913    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y75         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75         FDRE (Prop_fdre_C_Q)         0.518  2933.431 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.447  2933.878    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Op1[0]
    SLICE_X50Y75         LUT2 (Prop_lut2_I0_O)        0.124  2934.002 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Res[0]_INST_0/O
                         net (fo=36, routed)          1.118  2935.120    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_i_1__2_n_0
    SLICE_X50Y74         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                   2930.025  2930.025 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2930.025 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.570  2931.595    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349  2928.245 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691  2929.937    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  2930.028 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.452  2931.479    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X50Y74         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[6]/C
                         clock pessimism              0.000  2931.479    
                         clock uncertainty           -0.491  2930.989    
    SLICE_X50Y74         FDRE (Setup_fdre_C_R)       -0.524  2930.465    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[6]
  -------------------------------------------------------------------
                         required time                       2930.465    
                         arrival time                       -2935.120    
  -------------------------------------------------------------------
                         slack                                 -4.655    

Slack (VIOLATED) :        -4.655ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.025ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@2930.025ns - clk_fpga_0 rise@2930.000ns)
  Data Path Delay:        2.207ns  (logic 0.642ns (29.088%)  route 1.565ns (70.912%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 2931.479 - 2930.025 ) 
    Source Clock Delay      (SCD):    2.913ns = ( 2932.913 - 2930.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   2930.000  2930.000 r  
    PS7_X0Y0             PS7                          0.000  2930.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  2931.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  2931.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.619  2932.913    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y75         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75         FDRE (Prop_fdre_C_Q)         0.518  2933.431 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.447  2933.878    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Op1[0]
    SLICE_X50Y75         LUT2 (Prop_lut2_I0_O)        0.124  2934.002 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_2/Res[0]_INST_0/O
                         net (fo=36, routed)          1.118  2935.120    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_i_1__2_n_0
    SLICE_X50Y74         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                   2930.025  2930.025 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2930.025 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.570  2931.595    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349  2928.245 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691  2929.937    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  2930.028 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.452  2931.479    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X50Y74         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[9]/C
                         clock pessimism              0.000  2931.479    
                         clock uncertainty           -0.491  2930.989    
    SLICE_X50Y74         FDRE (Setup_fdre_C_R)       -0.524  2930.465    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/pipelined_count_reg[9]
  -------------------------------------------------------------------
                         required time                       2930.465    
                         arrival time                       -2935.120    
  -------------------------------------------------------------------
                         slack                                 -4.655    

Slack (VIOLATED) :        -4.590ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.025ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@2930.025ns - clk_fpga_0 rise@2930.000ns)
  Data Path Delay:        2.460ns  (logic 0.842ns (34.235%)  route 1.618ns (65.765%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -1.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 2931.554 - 2930.025 ) 
    Source Clock Delay      (SCD):    2.989ns = ( 2932.989 - 2930.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   2930.000  2930.000 r  
    PS7_X0Y0             PS7                          0.000  2930.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  2931.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  2931.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.695  2932.989    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y72         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.419  2933.408 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.195  2933.603    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Op2[0]
    SLICE_X56Y72         LUT2 (Prop_lut2_I1_O)        0.299  2933.902 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Res[0]_INST_0/O
                         net (fo=36, routed)          0.573  2934.475    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_i_1__1_n_0
    SLICE_X55Y72         LUT2 (Prop_lut2_I1_O)        0.124  2934.599 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1/O
                         net (fo=32, routed)          0.849  2935.449    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1_n_0
    SLICE_X55Y71         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                   2930.025  2930.025 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2930.025 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.570  2931.595    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349  2928.245 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691  2929.937    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  2930.028 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.527  2931.554    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X55Y71         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[20]/C
                         clock pessimism              0.000  2931.554    
                         clock uncertainty           -0.491  2931.063    
    SLICE_X55Y71         FDRE (Setup_fdre_C_CE)      -0.205  2930.858    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[20]
  -------------------------------------------------------------------
                         required time                       2930.858    
                         arrival time                       -2935.448    
  -------------------------------------------------------------------
                         slack                                 -4.590    

Slack (VIOLATED) :        -4.590ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.025ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@2930.025ns - clk_fpga_0 rise@2930.000ns)
  Data Path Delay:        2.460ns  (logic 0.842ns (34.235%)  route 1.618ns (65.765%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -1.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 2931.554 - 2930.025 ) 
    Source Clock Delay      (SCD):    2.989ns = ( 2932.989 - 2930.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   2930.000  2930.000 r  
    PS7_X0Y0             PS7                          0.000  2930.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  2931.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  2931.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.695  2932.989    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y72         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.419  2933.408 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.195  2933.603    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Op2[0]
    SLICE_X56Y72         LUT2 (Prop_lut2_I1_O)        0.299  2933.902 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Res[0]_INST_0/O
                         net (fo=36, routed)          0.573  2934.475    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_i_1__1_n_0
    SLICE_X55Y72         LUT2 (Prop_lut2_I1_O)        0.124  2934.599 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1/O
                         net (fo=32, routed)          0.849  2935.449    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1_n_0
    SLICE_X55Y71         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                   2930.025  2930.025 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2930.025 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.570  2931.595    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349  2928.245 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691  2929.937    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  2930.028 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.527  2931.554    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X55Y71         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[21]/C
                         clock pessimism              0.000  2931.554    
                         clock uncertainty           -0.491  2931.063    
    SLICE_X55Y71         FDRE (Setup_fdre_C_CE)      -0.205  2930.858    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[21]
  -------------------------------------------------------------------
                         required time                       2930.858    
                         arrival time                       -2935.448    
  -------------------------------------------------------------------
                         slack                                 -4.590    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.141ns (26.662%)  route 0.388ns (73.338%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.551     0.887    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y64         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.388     1.415    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/D[30]
    SLICE_X51Y78         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.846     0.846    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.810     0.812    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X51Y78         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[30]/C
                         clock pessimism              0.000     0.812    
                         clock uncertainty            0.491     1.303    
    SLICE_X51Y78         FDRE (Hold_fdre_C_D)         0.071     1.374    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.148ns (30.471%)  route 0.338ns (69.529%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.546     0.882    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y72         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.148     1.030 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/Q
                         net (fo=2, routed)           0.338     1.367    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/D[22]
    SLICE_X46Y75         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.846     0.846    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.810     0.812    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X46Y75         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[22]/C
                         clock pessimism              0.000     0.812    
                         clock uncertainty            0.491     1.303    
    SLICE_X46Y75         FDRE (Hold_fdre_C_D)         0.011     1.314    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.141ns (25.472%)  route 0.413ns (74.528%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.543     0.879    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y75         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/Q
                         net (fo=2, routed)           0.413     1.432    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/D[18]
    SLICE_X46Y75         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.846     0.846    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.810     0.812    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X46Y75         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[18]/C
                         clock pessimism              0.000     0.812    
                         clock uncertainty            0.491     1.303    
    SLICE_X46Y75         FDRE (Hold_fdre_C_D)         0.064     1.367    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.164ns (29.508%)  route 0.392ns (70.492%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.548     0.884    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y65         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[18]/Q
                         net (fo=2, routed)           0.392     1.439    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/D[13]
    SLICE_X49Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.846     0.846    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.811     0.813    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X49Y76         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[13]/C
                         clock pessimism              0.000     0.813    
                         clock uncertainty            0.491     1.304    
    SLICE_X49Y76         FDRE (Hold_fdre_C_D)         0.070     1.374    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.141ns (25.658%)  route 0.409ns (74.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.549     0.885    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y68         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/Q
                         net (fo=2, routed)           0.409     1.434    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/D[4]
    SLICE_X44Y71         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.846     0.846    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.814     0.816    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X44Y71         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[4]/C
                         clock pessimism              0.000     0.816    
                         clock uncertainty            0.491     1.307    
    SLICE_X44Y71         FDRE (Hold_fdre_C_D)         0.061     1.368    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.434    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.128ns (25.956%)  route 0.365ns (74.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.550     0.886    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y67         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.128     1.014 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/Q
                         net (fo=2, routed)           0.365     1.379    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/D[0]
    SLICE_X49Y70         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.846     0.846    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.815     0.817    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X49Y70         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[0]/C
                         clock pessimism              0.000     0.817    
                         clock uncertainty            0.491     1.308    
    SLICE_X49Y70         FDRE (Hold_fdre_C_D)         0.004     1.312    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.128ns (25.218%)  route 0.380ns (74.782%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.551     0.887    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y66         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=2, routed)           0.380     1.394    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/D[8]
    SLICE_X47Y68         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.846     0.846    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.817     0.819    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X47Y68         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[8]/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.491     1.310    
    SLICE_X47Y68         FDRE (Hold_fdre_C_D)         0.017     1.327    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.141ns (25.604%)  route 0.410ns (74.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.550     0.886    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y67         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]/Q
                         net (fo=2, routed)           0.410     1.436    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/D[10]
    SLICE_X49Y70         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.846     0.846    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.815     0.817    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X49Y70         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[10]/C
                         clock pessimism              0.000     0.817    
                         clock uncertainty            0.491     1.308    
    SLICE_X49Y70         FDRE (Hold_fdre_C_D)         0.061     1.369    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.436    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.164ns (29.314%)  route 0.395ns (70.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.809ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.548     0.884    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y72         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y72         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=2, routed)           0.395     1.443    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/D[8]
    SLICE_X52Y73         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.846     0.846    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.807     0.809    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X52Y73         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[8]/C
                         clock pessimism              0.000     0.809    
                         clock uncertainty            0.491     1.300    
    SLICE_X52Y73         FDRE (Hold_fdre_C_D)         0.075     1.375    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.141ns (25.376%)  route 0.415ns (74.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.548     0.884    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y69         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[14]/Q
                         net (fo=2, routed)           0.415     1.439    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/D[17]
    SLICE_X49Y69         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.846     0.846    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.816     0.818    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X49Y69         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[17]/C
                         clock pessimism              0.000     0.818    
                         clock uncertainty            0.491     1.309    
    SLICE_X49Y69         FDRE (Hold_fdre_C_D)         0.061     1.370    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.069    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SP_OV_clk_wiz_1_2_2
  To Clock:  clk_out1_SP_OV_clk_wiz_1_1_1

Setup :           16  Failing Endpoints,  Worst Slack       -1.128ns,  Total Violation      -12.970ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.128ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_2  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.951ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_2_2 fall@1.223ns)
  Data Path Delay:        1.381ns  (logic 0.459ns (33.246%)  route 0.922ns (66.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 3.895 - 2.174 ) 
    Source Clock Delay      (SCD):    1.897ns = ( 3.120 - 1.223 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_2 fall edge)
                                                      1.223     1.223 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     1.223 f  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          1.983     3.206    SP_OV_i/CASCADE_MMCM/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.081 f  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.125    SP_OV_i/CASCADE_MMCM/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.226 f  SP_OV_i/CASCADE_MMCM/inst/clkout1_buf/O
                         net (fo=16, routed)          1.894     3.120    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[5]
    SLICE_X89Y124        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y124        FDRE (Prop_fdre_C_Q)         0.459     3.579 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[13]/Q
                         net (fo=1, routed)           0.922     4.500    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[13]
    SLICE_X87Y114        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.718     3.895    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X87Y114        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[13]/C
                         clock pessimism              0.000     3.895    
                         clock uncertainty           -0.427     3.468    
    SLICE_X87Y114        FDRE (Setup_fdre_C_D)       -0.095     3.373    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[13]
  -------------------------------------------------------------------
                         required time                          3.373    
                         arrival time                          -4.500    
  -------------------------------------------------------------------
                         slack                                 -1.128    

Slack (VIOLATED) :        -1.115ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_2  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.951ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_2_2 fall@1.223ns)
  Data Path Delay:        1.361ns  (logic 0.459ns (33.737%)  route 0.902ns (66.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 3.895 - 2.174 ) 
    Source Clock Delay      (SCD):    1.959ns = ( 3.182 - 1.223 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_2 fall edge)
                                                      1.223     1.223 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     1.223 f  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          1.983     3.206    SP_OV_i/CASCADE_MMCM/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.081 f  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.125    SP_OV_i/CASCADE_MMCM/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.226 f  SP_OV_i/CASCADE_MMCM/inst/clkout1_buf/O
                         net (fo=16, routed)          1.956     3.182    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[5]
    SLICE_X91Y122        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y122        FDRE (Prop_fdre_C_Q)         0.459     3.641 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[13]/Q
                         net (fo=1, routed)           0.902     4.542    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[13]
    SLICE_X87Y114        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.718     3.895    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X87Y114        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[13]/C
                         clock pessimism              0.000     3.895    
                         clock uncertainty           -0.427     3.468    
    SLICE_X87Y114        FDRE (Setup_fdre_C_D)       -0.040     3.428    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[13]
  -------------------------------------------------------------------
                         required time                          3.428    
                         arrival time                          -4.542    
  -------------------------------------------------------------------
                         slack                                 -1.115    

Slack (VIOLATED) :        -0.997ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_2  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.038ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_2_2 rise@0.136ns)
  Data Path Delay:        2.371ns  (logic 0.518ns (21.845%)  route 1.853ns (78.155%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 3.660 - 2.174 ) 
    Source Clock Delay      (SCD):    1.655ns = ( 1.791 - 0.136 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_2 rise edge)
                                                      0.136     0.136 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.136 r  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          1.983     2.119    SP_OV_i/CASCADE_MMCM/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.168 r  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.038    SP_OV_i/CASCADE_MMCM/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.139 r  SP_OV_i/CASCADE_MMCM/inst/clkout1_buf/O
                         net (fo=16, routed)          1.652     1.791    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/SCS_CLKS[5]
    SLICE_X46Y97         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDRE (Prop_fdre_C_Q)         0.518     2.309 r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[5]/Q
                         net (fo=1, routed)           1.853     4.162    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/DELAY[5]
    SLICE_X43Y97         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.483     3.660    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/MCLK
    SLICE_X43Y97         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[5]/C
                         clock pessimism              0.000     3.660    
                         clock uncertainty           -0.427     3.232    
    SLICE_X43Y97         FDRE (Setup_fdre_C_D)       -0.067     3.165    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[5]
  -------------------------------------------------------------------
                         required time                          3.165    
                         arrival time                          -4.162    
  -------------------------------------------------------------------
                         slack                                 -0.997    

Slack (VIOLATED) :        -0.976ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_2  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.951ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_2_2 fall@1.223ns)
  Data Path Delay:        1.255ns  (logic 0.459ns (36.584%)  route 0.796ns (63.416%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 3.643 - 2.174 ) 
    Source Clock Delay      (SCD):    1.645ns = ( 2.868 - 1.223 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_2 fall edge)
                                                      1.223     1.223 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     1.223 f  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          1.983     3.206    SP_OV_i/CASCADE_MMCM/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.081 f  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.125    SP_OV_i/CASCADE_MMCM/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.226 f  SP_OV_i/CASCADE_MMCM/inst/clkout1_buf/O
                         net (fo=16, routed)          1.642     2.868    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[5]
    SLICE_X48Y83         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE (Prop_fdre_C_Q)         0.459     3.327 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[13]/Q
                         net (fo=1, routed)           0.796     4.123    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[13]
    SLICE_X44Y76         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.466     3.643    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X44Y76         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[13]/C
                         clock pessimism              0.000     3.643    
                         clock uncertainty           -0.427     3.215    
    SLICE_X44Y76         FDRE (Setup_fdre_C_D)       -0.069     3.146    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[13]
  -------------------------------------------------------------------
                         required time                          3.146    
                         arrival time                          -4.123    
  -------------------------------------------------------------------
                         slack                                 -0.976    

Slack (VIOLATED) :        -0.897ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_2  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.951ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_2_2 fall@1.223ns)
  Data Path Delay:        1.182ns  (logic 0.459ns (38.844%)  route 0.723ns (61.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.782ns = ( 3.956 - 2.174 ) 
    Source Clock Delay      (SCD):    1.959ns = ( 3.182 - 1.223 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_2 fall edge)
                                                      1.223     1.223 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     1.223 f  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          1.983     3.206    SP_OV_i/CASCADE_MMCM/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.081 f  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.125    SP_OV_i/CASCADE_MMCM/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.226 f  SP_OV_i/CASCADE_MMCM/inst/clkout1_buf/O
                         net (fo=16, routed)          1.956     3.182    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[5]
    SLICE_X91Y122        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y122        FDRE (Prop_fdre_C_Q)         0.459     3.641 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[13]/Q
                         net (fo=1, routed)           0.723     4.364    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[13]
    SLICE_X93Y112        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.779     3.956    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X93Y112        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[13]/C
                         clock pessimism              0.000     3.956    
                         clock uncertainty           -0.427     3.529    
    SLICE_X93Y112        FDRE (Setup_fdre_C_D)       -0.062     3.467    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[13]
  -------------------------------------------------------------------
                         required time                          3.467    
                         arrival time                          -4.364    
  -------------------------------------------------------------------
                         slack                                 -0.897    

Slack (VIOLATED) :        -0.843ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_2  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.951ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_2_2 fall@1.223ns)
  Data Path Delay:        1.145ns  (logic 0.459ns (40.102%)  route 0.686ns (59.898%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.780ns = ( 3.954 - 2.174 ) 
    Source Clock Delay      (SCD):    1.959ns = ( 3.182 - 1.223 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_2 fall edge)
                                                      1.223     1.223 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     1.223 f  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          1.983     3.206    SP_OV_i/CASCADE_MMCM/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.081 f  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.125    SP_OV_i/CASCADE_MMCM/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.226 f  SP_OV_i/CASCADE_MMCM/inst/clkout1_buf/O
                         net (fo=16, routed)          1.956     3.182    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[5]
    SLICE_X91Y122        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y122        FDRE (Prop_fdre_C_Q)         0.459     3.641 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[13]/Q
                         net (fo=1, routed)           0.686     4.326    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[13]
    SLICE_X91Y114        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.777     3.954    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X91Y114        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[13]/C
                         clock pessimism              0.000     3.954    
                         clock uncertainty           -0.427     3.527    
    SLICE_X91Y114        FDRE (Setup_fdre_C_D)       -0.043     3.484    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[13]
  -------------------------------------------------------------------
                         required time                          3.484    
                         arrival time                          -4.326    
  -------------------------------------------------------------------
                         slack                                 -0.843    

Slack (VIOLATED) :        -0.833ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_2  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.038ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_2_2 rise@0.136ns)
  Data Path Delay:        2.219ns  (logic 0.518ns (23.345%)  route 1.701ns (76.655%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.780ns = ( 3.954 - 2.174 ) 
    Source Clock Delay      (SCD):    1.962ns = ( 2.098 - 0.136 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_2 rise edge)
                                                      0.136     0.136 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.136 r  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          1.983     2.119    SP_OV_i/CASCADE_MMCM/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.168 r  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.038    SP_OV_i/CASCADE_MMCM/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.139 r  SP_OV_i/CASCADE_MMCM/inst/clkout1_buf/O
                         net (fo=16, routed)          1.959     2.098    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[5]
    SLICE_X90Y121        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y121        FDRE (Prop_fdre_C_Q)         0.518     2.616 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[5]/Q
                         net (fo=1, routed)           1.701     4.317    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[5]
    SLICE_X90Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.777     3.954    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X90Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[5]/C
                         clock pessimism              0.000     3.954    
                         clock uncertainty           -0.427     3.527    
    SLICE_X90Y113        FDRE (Setup_fdre_C_D)       -0.043     3.484    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[5]
  -------------------------------------------------------------------
                         required time                          3.484    
                         arrival time                          -4.317    
  -------------------------------------------------------------------
                         slack                                 -0.833    

Slack (VIOLATED) :        -0.818ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_2  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.038ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_2_2 rise@0.136ns)
  Data Path Delay:        2.213ns  (logic 0.518ns (23.412%)  route 1.695ns (76.588%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.774ns = ( 3.948 - 2.174 ) 
    Source Clock Delay      (SCD):    1.962ns = ( 2.098 - 0.136 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_2 rise edge)
                                                      0.136     0.136 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.136 r  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          1.983     2.119    SP_OV_i/CASCADE_MMCM/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.168 r  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.038    SP_OV_i/CASCADE_MMCM/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.139 r  SP_OV_i/CASCADE_MMCM/inst/clkout1_buf/O
                         net (fo=16, routed)          1.959     2.098    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[5]
    SLICE_X90Y121        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y121        FDRE (Prop_fdre_C_Q)         0.518     2.616 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[5]/Q
                         net (fo=1, routed)           1.695     4.310    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[5]
    SLICE_X90Y119        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.771     3.948    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X90Y119        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[5]/C
                         clock pessimism              0.000     3.948    
                         clock uncertainty           -0.427     3.521    
    SLICE_X90Y119        FDRE (Setup_fdre_C_D)       -0.028     3.493    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[5]
  -------------------------------------------------------------------
                         required time                          3.493    
                         arrival time                          -4.310    
  -------------------------------------------------------------------
                         slack                                 -0.818    

Slack (VIOLATED) :        -0.785ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_2  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.951ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_2_2 fall@1.223ns)
  Data Path Delay:        1.165ns  (logic 0.459ns (39.397%)  route 0.706ns (60.603%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.781ns = ( 3.955 - 2.174 ) 
    Source Clock Delay      (SCD):    1.912ns = ( 3.135 - 1.223 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_2 fall edge)
                                                      1.223     1.223 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     1.223 f  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          1.983     3.206    SP_OV_i/CASCADE_MMCM/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.081 f  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.125    SP_OV_i/CASCADE_MMCM/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.226 f  SP_OV_i/CASCADE_MMCM/inst/clkout1_buf/O
                         net (fo=16, routed)          1.909     3.135    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[5]
    SLICE_X87Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y113        FDRE (Prop_fdre_C_Q)         0.459     3.594 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[13]/Q
                         net (fo=1, routed)           0.706     4.300    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[13]
    SLICE_X92Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.778     3.955    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X92Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[13]/C
                         clock pessimism              0.000     3.955    
                         clock uncertainty           -0.427     3.528    
    SLICE_X92Y113        FDRE (Setup_fdre_C_D)       -0.013     3.515    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[13]
  -------------------------------------------------------------------
                         required time                          3.515    
                         arrival time                          -4.300    
  -------------------------------------------------------------------
                         slack                                 -0.785    

Slack (VIOLATED) :        -0.766ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_2  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.038ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_2_2 rise@0.136ns)
  Data Path Delay:        2.148ns  (logic 0.456ns (21.233%)  route 1.692ns (78.767%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 3.648 - 2.174 ) 
    Source Clock Delay      (SCD):    1.641ns = ( 1.777 - 0.136 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_2 rise edge)
                                                      0.136     0.136 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.136 r  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          1.983     2.119    SP_OV_i/CASCADE_MMCM/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.168 r  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.038    SP_OV_i/CASCADE_MMCM/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.139 r  SP_OV_i/CASCADE_MMCM/inst/clkout1_buf/O
                         net (fo=16, routed)          1.638     1.777    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[5]
    SLICE_X39Y78         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.456     2.233 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[5]/Q
                         net (fo=1, routed)           1.692     3.924    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[5]
    SLICE_X41Y79         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.471     3.648    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X41Y79         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[5]/C
                         clock pessimism              0.000     3.648    
                         clock uncertainty           -0.427     3.220    
    SLICE_X41Y79         FDRE (Setup_fdre_C_D)       -0.062     3.158    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[5]
  -------------------------------------------------------------------
                         required time                          3.158    
                         arrival time                          -3.924    
  -------------------------------------------------------------------
                         slack                                 -0.766    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_2  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.136ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_2_2 rise@0.136ns)
  Data Path Delay:        0.789ns  (logic 0.141ns (17.874%)  route 0.648ns (82.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.548ns = ( 0.684 - 0.136 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_2 rise edge)
                                                      0.136     0.136 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.136 r  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          0.674     0.810    SP_OV_i/CASCADE_MMCM/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.585 r  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.112    SP_OV_i/CASCADE_MMCM/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.138 r  SP_OV_i/CASCADE_MMCM/inst/clkout1_buf/O
                         net (fo=16, routed)          0.546     0.684    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[5]
    SLICE_X39Y78         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.141     0.825 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[5]/Q
                         net (fo=1, routed)           0.648     1.472    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]_0[5]
    SLICE_X40Y77         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.813     0.815    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X40Y77         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[5]/C
                         clock pessimism              0.000     0.815    
                         clock uncertainty            0.427     1.242    
    SLICE_X40Y77         FDRE (Hold_fdre_C_D)         0.066     1.308    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_2  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.136ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_2_2 rise@0.136ns)
  Data Path Delay:        0.823ns  (logic 0.141ns (17.136%)  route 0.682ns (82.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.663ns = ( 0.799 - 0.136 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_2 rise edge)
                                                      0.136     0.136 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.136 r  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          0.674     0.810    SP_OV_i/CASCADE_MMCM/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.585 r  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.112    SP_OV_i/CASCADE_MMCM/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.138 r  SP_OV_i/CASCADE_MMCM/inst/clkout1_buf/O
                         net (fo=16, routed)          0.661     0.799    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[5]
    SLICE_X89Y114        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y114        FDRE (Prop_fdre_C_Q)         0.141     0.940 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[5]/Q
                         net (fo=1, routed)           0.682     1.622    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[5]
    SLICE_X99Y116        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.959     0.961    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X99Y116        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[5]/C
                         clock pessimism              0.000     0.961    
                         clock uncertainty            0.427     1.388    
    SLICE_X99Y116        FDRE (Hold_fdre_C_D)         0.066     1.454    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_2  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.136ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_2_2 rise@0.136ns)
  Data Path Delay:        0.802ns  (logic 0.164ns (20.460%)  route 0.638ns (79.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.956ns
    Source Clock Delay      (SCD):    0.680ns = ( 0.816 - 0.136 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_2 rise edge)
                                                      0.136     0.136 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.136 r  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          0.674     0.810    SP_OV_i/CASCADE_MMCM/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.585 r  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.112    SP_OV_i/CASCADE_MMCM/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.138 r  SP_OV_i/CASCADE_MMCM/inst/clkout1_buf/O
                         net (fo=16, routed)          0.678     0.816    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[5]
    SLICE_X90Y121        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y121        FDRE (Prop_fdre_C_Q)         0.164     0.980 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[5]/Q
                         net (fo=1, routed)           0.638     1.618    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[5]
    SLICE_X90Y119        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.954     0.956    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X90Y119        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[5]/C
                         clock pessimism              0.000     0.956    
                         clock uncertainty            0.427     1.383    
    SLICE_X90Y119        FDRE (Hold_fdre_C_D)         0.063     1.446    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_2  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.136ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_2_2 rise@0.136ns)
  Data Path Delay:        0.811ns  (logic 0.164ns (20.223%)  route 0.647ns (79.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.964ns
    Source Clock Delay      (SCD):    0.680ns = ( 0.816 - 0.136 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_2 rise edge)
                                                      0.136     0.136 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.136 r  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          0.674     0.810    SP_OV_i/CASCADE_MMCM/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.585 r  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.112    SP_OV_i/CASCADE_MMCM/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.138 r  SP_OV_i/CASCADE_MMCM/inst/clkout1_buf/O
                         net (fo=16, routed)          0.678     0.816    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[5]
    SLICE_X90Y121        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y121        FDRE (Prop_fdre_C_Q)         0.164     0.980 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[5]/Q
                         net (fo=1, routed)           0.647     1.627    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[5]
    SLICE_X92Y110        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.962     0.964    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X92Y110        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[5]/C
                         clock pessimism              0.000     0.964    
                         clock uncertainty            0.427     1.391    
    SLICE_X92Y110        FDRE (Hold_fdre_C_D)         0.064     1.455    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_2  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.136ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_2_2 rise@0.136ns)
  Data Path Delay:        0.812ns  (logic 0.164ns (20.199%)  route 0.648ns (79.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.953ns
    Source Clock Delay      (SCD):    0.680ns = ( 0.816 - 0.136 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_2 rise edge)
                                                      0.136     0.136 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.136 r  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          0.674     0.810    SP_OV_i/CASCADE_MMCM/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.585 r  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.112    SP_OV_i/CASCADE_MMCM/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.138 r  SP_OV_i/CASCADE_MMCM/inst/clkout1_buf/O
                         net (fo=16, routed)          0.678     0.816    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[5]
    SLICE_X90Y121        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y121        FDRE (Prop_fdre_C_Q)         0.164     0.980 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[5]/Q
                         net (fo=1, routed)           0.648     1.628    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[5]
    SLICE_X93Y122        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.951     0.953    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X93Y122        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[5]/C
                         clock pessimism              0.000     0.953    
                         clock uncertainty            0.427     1.380    
    SLICE_X93Y122        FDRE (Hold_fdre_C_D)         0.066     1.446    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_2  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.136ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_2_2 rise@0.136ns)
  Data Path Delay:        0.816ns  (logic 0.141ns (17.287%)  route 0.675ns (82.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.548ns = ( 0.684 - 0.136 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_2 rise edge)
                                                      0.136     0.136 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.136 r  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          0.674     0.810    SP_OV_i/CASCADE_MMCM/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.585 r  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.112    SP_OV_i/CASCADE_MMCM/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.138 r  SP_OV_i/CASCADE_MMCM/inst/clkout1_buf/O
                         net (fo=16, routed)          0.546     0.684    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[5]
    SLICE_X39Y78         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.141     0.825 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[5]/Q
                         net (fo=1, routed)           0.675     1.499    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[5]
    SLICE_X41Y79         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.815     0.817    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X41Y79         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[5]/C
                         clock pessimism              0.000     0.817    
                         clock uncertainty            0.427     1.244    
    SLICE_X41Y79         FDRE (Hold_fdre_C_D)         0.071     1.315    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_2  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.136ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_2_2 rise@0.136ns)
  Data Path Delay:        0.834ns  (logic 0.164ns (19.658%)  route 0.670ns (80.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.559ns = ( 0.695 - 0.136 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_2 rise edge)
                                                      0.136     0.136 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.136 r  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          0.674     0.810    SP_OV_i/CASCADE_MMCM/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.585 r  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.112    SP_OV_i/CASCADE_MMCM/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.138 r  SP_OV_i/CASCADE_MMCM/inst/clkout1_buf/O
                         net (fo=16, routed)          0.557     0.695    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/SCS_CLKS[5]
    SLICE_X46Y97         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDRE (Prop_fdre_C_Q)         0.164     0.859 r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[5]/Q
                         net (fo=1, routed)           0.670     1.529    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/DELAY[5]
    SLICE_X43Y97         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.827     0.829    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/MCLK
    SLICE_X43Y97         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[5]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.427     1.256    
    SLICE_X43Y97         FDRE (Hold_fdre_C_D)         0.070     1.326    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.326    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_2  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.136ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_2_2 rise@0.136ns)
  Data Path Delay:        0.908ns  (logic 0.164ns (18.064%)  route 0.744ns (81.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.680ns = ( 0.816 - 0.136 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_2 rise edge)
                                                      0.136     0.136 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.136 r  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          0.674     0.810    SP_OV_i/CASCADE_MMCM/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.585 r  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.112    SP_OV_i/CASCADE_MMCM/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.138 r  SP_OV_i/CASCADE_MMCM/inst/clkout1_buf/O
                         net (fo=16, routed)          0.678     0.816    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[5]
    SLICE_X90Y121        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y121        FDRE (Prop_fdre_C_Q)         0.164     0.980 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[5]/Q
                         net (fo=1, routed)           0.744     1.724    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[5]
    SLICE_X90Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.959     0.961    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X90Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[5]/C
                         clock pessimism              0.000     0.961    
                         clock uncertainty            0.427     1.388    
    SLICE_X90Y113        FDRE (Hold_fdre_C_D)         0.076     1.464    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_2  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.223ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_2_2 fall@1.223ns)
  Data Path Delay:        0.305ns  (logic 0.146ns (47.904%)  route 0.159ns (52.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.550ns = ( 1.773 - 1.223 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_2 fall edge)
                                                      1.223     1.223 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     1.223 f  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          0.674     1.897    SP_OV_i/CASCADE_MMCM/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.502 f  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.199    SP_OV_i/CASCADE_MMCM/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.225 f  SP_OV_i/CASCADE_MMCM/inst/clkout1_buf/O
                         net (fo=16, routed)          0.548     1.773    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[5]
    SLICE_X37Y80         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDRE (Prop_fdre_C_Q)         0.146     1.919 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[13]/Q
                         net (fo=1, routed)           0.159     2.077    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]_0[13]
    SLICE_X41Y79         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.815     0.817    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X41Y79         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[13]/C
                         clock pessimism              0.000     0.817    
                         clock uncertainty            0.427     1.244    
    SLICE_X41Y79         FDRE (Hold_fdre_C_D)         0.072     1.316    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_2  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.223ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_2_2 fall@1.223ns)
  Data Path Delay:        0.319ns  (logic 0.146ns (45.808%)  route 0.173ns (54.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.558ns = ( 1.781 - 1.223 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_2 fall edge)
                                                      1.223     1.223 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     1.223 f  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          0.674     1.897    SP_OV_i/CASCADE_MMCM/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.502 f  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.199    SP_OV_i/CASCADE_MMCM/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.225 f  SP_OV_i/CASCADE_MMCM/inst/clkout1_buf/O
                         net (fo=16, routed)          0.556     1.781    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/SCS_CLKS[5]
    SLICE_X43Y96         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.146     1.927 r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[13]/Q
                         net (fo=1, routed)           0.173     2.099    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/DELAY[13]
    SLICE_X45Y97         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.827     0.829    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/MCLK
    SLICE_X45Y97         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[13]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.427     1.256    
    SLICE_X45Y97         FDRE (Hold_fdre_C_D)         0.071     1.327    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.772    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_SP_OV_clk_wiz_1_2_2
  To Clock:  clk_out1_SP_OV_clk_wiz_1_1_1

Setup :           16  Failing Endpoints,  Worst Slack       -1.101ns,  Total Violation      -11.653ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.101ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_2_2  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.815ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out2_SP_OV_clk_wiz_1_2_2 fall@1.359ns)
  Data Path Delay:        1.289ns  (logic 0.524ns (40.655%)  route 0.765ns (59.345%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.783ns = ( 3.957 - 2.174 ) 
    Source Clock Delay      (SCD):    1.970ns = ( 3.329 - 1.359 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_2_2 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     1.359 f  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          1.983     3.342    SP_OV_i/CASCADE_MMCM/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -0.945 f  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     1.261    SP_OV_i/CASCADE_MMCM/inst/clk_out2_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.362 f  SP_OV_i/CASCADE_MMCM/inst/clkout2_buf/O
                         net (fo=16, routed)          1.967     3.329    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[6]
    SLICE_X94Y117        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y117        FDRE (Prop_fdre_C_Q)         0.524     3.853 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[14]/Q
                         net (fo=1, routed)           0.765     4.618    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[14]
    SLICE_X94Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.780     3.957    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X94Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[14]/C
                         clock pessimism              0.000     3.957    
                         clock uncertainty           -0.427     3.530    
    SLICE_X94Y113        FDRE (Setup_fdre_C_D)       -0.013     3.517    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[14]
  -------------------------------------------------------------------
                         required time                          3.517    
                         arrival time                          -4.618    
  -------------------------------------------------------------------
                         slack                                 -1.101    

Slack (VIOLATED) :        -1.081ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_2_2  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.815ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out2_SP_OV_clk_wiz_1_2_2 fall@1.359ns)
  Data Path Delay:        1.229ns  (logic 0.524ns (42.641%)  route 0.705ns (57.359%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 3.646 - 2.174 ) 
    Source Clock Delay      (SCD):    1.641ns = ( 3.000 - 1.359 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_2_2 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     1.359 f  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          1.983     3.342    SP_OV_i/CASCADE_MMCM/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -0.945 f  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     1.261    SP_OV_i/CASCADE_MMCM/inst/clk_out2_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.362 f  SP_OV_i/CASCADE_MMCM/inst/clkout2_buf/O
                         net (fo=16, routed)          1.638     3.000    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[6]
    SLICE_X36Y78         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.524     3.524 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[14]/Q
                         net (fo=1, routed)           0.705     4.229    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[14]
    SLICE_X44Y78         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.469     3.646    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X44Y78         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[14]/C
                         clock pessimism              0.000     3.646    
                         clock uncertainty           -0.427     3.218    
    SLICE_X44Y78         FDRE (Setup_fdre_C_D)       -0.071     3.147    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[14]
  -------------------------------------------------------------------
                         required time                          3.147    
                         arrival time                          -4.229    
  -------------------------------------------------------------------
                         slack                                 -1.081    

Slack (VIOLATED) :        -1.055ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_2_2  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.815ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out2_SP_OV_clk_wiz_1_2_2 fall@1.359ns)
  Data Path Delay:        1.179ns  (logic 0.459ns (38.938%)  route 0.720ns (61.062%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 3.659 - 2.174 ) 
    Source Clock Delay      (SCD):    1.654ns = ( 3.013 - 1.359 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_2_2 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     1.359 f  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          1.983     3.342    SP_OV_i/CASCADE_MMCM/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -0.945 f  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     1.261    SP_OV_i/CASCADE_MMCM/inst/clk_out2_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.362 f  SP_OV_i/CASCADE_MMCM/inst/clkout2_buf/O
                         net (fo=16, routed)          1.651     3.013    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/SCS_CLKS[6]
    SLICE_X40Y94         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.459     3.472 r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[14]/Q
                         net (fo=1, routed)           0.720     4.192    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/DELAY[14]
    SLICE_X45Y97         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.482     3.659    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/MCLK
    SLICE_X45Y97         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[14]/C
                         clock pessimism              0.000     3.659    
                         clock uncertainty           -0.427     3.231    
    SLICE_X45Y97         FDRE (Setup_fdre_C_D)       -0.095     3.136    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[14]
  -------------------------------------------------------------------
                         required time                          3.136    
                         arrival time                          -4.192    
  -------------------------------------------------------------------
                         slack                                 -1.055    

Slack (VIOLATED) :        -0.962ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_2_2  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.815ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out2_SP_OV_clk_wiz_1_2_2 fall@1.359ns)
  Data Path Delay:        1.147ns  (logic 0.524ns (45.702%)  route 0.623ns (54.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.780ns = ( 3.954 - 2.174 ) 
    Source Clock Delay      (SCD):    1.970ns = ( 3.329 - 1.359 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_2_2 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     1.359 f  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          1.983     3.342    SP_OV_i/CASCADE_MMCM/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -0.945 f  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     1.261    SP_OV_i/CASCADE_MMCM/inst/clk_out2_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.362 f  SP_OV_i/CASCADE_MMCM/inst/clkout2_buf/O
                         net (fo=16, routed)          1.967     3.329    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[6]
    SLICE_X94Y117        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y117        FDRE (Prop_fdre_C_Q)         0.524     3.853 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[14]/Q
                         net (fo=1, routed)           0.623     4.475    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[14]
    SLICE_X92Y115        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.777     3.954    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X92Y115        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[14]/C
                         clock pessimism              0.000     3.954    
                         clock uncertainty           -0.427     3.527    
    SLICE_X92Y115        FDRE (Setup_fdre_C_D)       -0.013     3.514    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[14]
  -------------------------------------------------------------------
                         required time                          3.514    
                         arrival time                          -4.475    
  -------------------------------------------------------------------
                         slack                                 -0.962    

Slack (VIOLATED) :        -0.951ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_2_2  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.815ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out2_SP_OV_clk_wiz_1_2_2 fall@1.359ns)
  Data Path Delay:        1.137ns  (logic 0.524ns (46.086%)  route 0.613ns (53.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.781ns = ( 3.955 - 2.174 ) 
    Source Clock Delay      (SCD):    1.970ns = ( 3.329 - 1.359 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_2_2 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     1.359 f  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          1.983     3.342    SP_OV_i/CASCADE_MMCM/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -0.945 f  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     1.261    SP_OV_i/CASCADE_MMCM/inst/clk_out2_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.362 f  SP_OV_i/CASCADE_MMCM/inst/clkout2_buf/O
                         net (fo=16, routed)          1.967     3.329    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[6]
    SLICE_X94Y117        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y117        FDRE (Prop_fdre_C_Q)         0.524     3.853 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[14]/Q
                         net (fo=1, routed)           0.613     4.466    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[14]
    SLICE_X94Y116        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.778     3.955    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X94Y116        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[14]/C
                         clock pessimism              0.000     3.955    
                         clock uncertainty           -0.427     3.528    
    SLICE_X94Y116        FDRE (Setup_fdre_C_D)       -0.013     3.515    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[14]
  -------------------------------------------------------------------
                         required time                          3.515    
                         arrival time                          -4.466    
  -------------------------------------------------------------------
                         slack                                 -0.951    

Slack (VIOLATED) :        -0.853ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_2_2  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.815ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out2_SP_OV_clk_wiz_1_2_2 fall@1.359ns)
  Data Path Delay:        1.002ns  (logic 0.524ns (52.288%)  route 0.478ns (47.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 3.648 - 2.174 ) 
    Source Clock Delay      (SCD):    1.645ns = ( 3.004 - 1.359 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_2_2 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     1.359 f  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          1.983     3.342    SP_OV_i/CASCADE_MMCM/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -0.945 f  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     1.261    SP_OV_i/CASCADE_MMCM/inst/clk_out2_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.362 f  SP_OV_i/CASCADE_MMCM/inst/clkout2_buf/O
                         net (fo=16, routed)          1.642     3.004    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[6]
    SLICE_X42Y82         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.524     3.528 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[14]/Q
                         net (fo=1, routed)           0.478     4.006    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]_0[14]
    SLICE_X41Y80         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.471     3.648    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X41Y80         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[14]/C
                         clock pessimism              0.000     3.648    
                         clock uncertainty           -0.427     3.220    
    SLICE_X41Y80         FDRE (Setup_fdre_C_D)       -0.067     3.153    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[14]
  -------------------------------------------------------------------
                         required time                          3.153    
                         arrival time                          -4.006    
  -------------------------------------------------------------------
                         slack                                 -0.853    

Slack (VIOLATED) :        -0.837ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_2_2  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.815ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out2_SP_OV_clk_wiz_1_2_2 fall@1.359ns)
  Data Path Delay:        1.006ns  (logic 0.524ns (52.094%)  route 0.482ns (47.906%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.781ns = ( 3.955 - 2.174 ) 
    Source Clock Delay      (SCD):    1.970ns = ( 3.329 - 1.359 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_2_2 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     1.359 f  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          1.983     3.342    SP_OV_i/CASCADE_MMCM/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -0.945 f  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     1.261    SP_OV_i/CASCADE_MMCM/inst/clk_out2_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.362 f  SP_OV_i/CASCADE_MMCM/inst/clkout2_buf/O
                         net (fo=16, routed)          1.967     3.329    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[6]
    SLICE_X94Y117        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y117        FDRE (Prop_fdre_C_Q)         0.524     3.853 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[14]/Q
                         net (fo=1, routed)           0.482     4.335    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[14]
    SLICE_X94Y116        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.778     3.955    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X94Y116        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[14]/C
                         clock pessimism              0.000     3.955    
                         clock uncertainty           -0.427     3.528    
    SLICE_X94Y116        FDRE (Setup_fdre_C_D)       -0.030     3.498    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[14]
  -------------------------------------------------------------------
                         required time                          3.498    
                         arrival time                          -4.335    
  -------------------------------------------------------------------
                         slack                                 -0.837    

Slack (VIOLATED) :        -0.755ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_2_2  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.815ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out2_SP_OV_clk_wiz_1_2_2 fall@1.359ns)
  Data Path Delay:        0.933ns  (logic 0.459ns (49.189%)  route 0.474ns (50.811%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.780ns = ( 3.954 - 2.174 ) 
    Source Clock Delay      (SCD):    1.974ns = ( 3.333 - 1.359 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_2_2 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     1.359 f  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          1.983     3.342    SP_OV_i/CASCADE_MMCM/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -0.945 f  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     1.261    SP_OV_i/CASCADE_MMCM/inst/clk_out2_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.362 f  SP_OV_i/CASCADE_MMCM/inst/clkout2_buf/O
                         net (fo=16, routed)          1.971     3.333    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[6]
    SLICE_X91Y110        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y110        FDRE (Prop_fdre_C_Q)         0.459     3.792 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[14]/Q
                         net (fo=1, routed)           0.474     4.266    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[14]
    SLICE_X90Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.777     3.954    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X90Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[14]/C
                         clock pessimism              0.000     3.954    
                         clock uncertainty           -0.427     3.527    
    SLICE_X90Y113        FDRE (Setup_fdre_C_D)       -0.016     3.511    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[14]
  -------------------------------------------------------------------
                         required time                          3.511    
                         arrival time                          -4.266    
  -------------------------------------------------------------------
                         slack                                 -0.755    

Slack (VIOLATED) :        -0.670ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_2_2  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.902ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out2_SP_OV_clk_wiz_1_2_2 rise@0.272ns)
  Data Path Delay:        1.895ns  (logic 0.456ns (24.062%)  route 1.439ns (75.938%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 3.660 - 2.174 ) 
    Source Clock Delay      (SCD):    1.654ns = ( 1.926 - 0.272 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_2_2 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.272 r  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          1.983     2.255    SP_OV_i/CASCADE_MMCM/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.032 r  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     0.174    SP_OV_i/CASCADE_MMCM/inst/clk_out2_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     0.275 r  SP_OV_i/CASCADE_MMCM/inst/clkout2_buf/O
                         net (fo=16, routed)          1.651     1.926    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/SCS_CLKS[6]
    SLICE_X40Y96         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.456     2.382 r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[6]/Q
                         net (fo=1, routed)           1.439     3.821    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/DELAY[6]
    SLICE_X43Y97         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.483     3.660    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/MCLK
    SLICE_X43Y97         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[6]/C
                         clock pessimism              0.000     3.660    
                         clock uncertainty           -0.427     3.232    
    SLICE_X43Y97         FDRE (Setup_fdre_C_D)       -0.081     3.151    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[6]
  -------------------------------------------------------------------
                         required time                          3.151    
                         arrival time                          -3.821    
  -------------------------------------------------------------------
                         slack                                 -0.670    

Slack (VIOLATED) :        -0.628ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_2_2  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.902ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out2_SP_OV_clk_wiz_1_2_2 rise@0.272ns)
  Data Path Delay:        1.877ns  (logic 0.456ns (24.297%)  route 1.421ns (75.703%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 3.645 - 2.174 ) 
    Source Clock Delay      (SCD):    1.636ns = ( 1.908 - 0.272 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_2_2 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.272 r  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          1.983     2.255    SP_OV_i/CASCADE_MMCM/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.032 r  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     0.174    SP_OV_i/CASCADE_MMCM/inst/clk_out2_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     0.275 r  SP_OV_i/CASCADE_MMCM/inst/clkout2_buf/O
                         net (fo=16, routed)          1.633     1.908    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[6]
    SLICE_X40Y76         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y76         FDRE (Prop_fdre_C_Q)         0.456     2.364 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[6]/Q
                         net (fo=1, routed)           1.421     3.785    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]_0[6]
    SLICE_X40Y77         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.468     3.645    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X40Y77         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[6]/C
                         clock pessimism              0.000     3.645    
                         clock uncertainty           -0.427     3.217    
    SLICE_X40Y77         FDRE (Setup_fdre_C_D)       -0.061     3.156    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[6]
  -------------------------------------------------------------------
                         required time                          3.156    
                         arrival time                          -3.785    
  -------------------------------------------------------------------
                         slack                                 -0.628    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_2_2  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.272ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_1_2_2 rise@0.272ns)
  Data Path Delay:        0.548ns  (logic 0.141ns (25.717%)  route 0.407ns (74.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.956ns
    Source Clock Delay      (SCD):    0.688ns = ( 0.960 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_2_2 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.272 r  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          0.674     0.946    SP_OV_i/CASCADE_MMCM/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.449 r  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     0.248    SP_OV_i/CASCADE_MMCM/inst/clk_out2_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.274 r  SP_OV_i/CASCADE_MMCM/inst/clkout2_buf/O
                         net (fo=16, routed)          0.686     0.960    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[6]
    SLICE_X93Y111        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y111        FDRE (Prop_fdre_C_Q)         0.141     1.101 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[6]/Q
                         net (fo=1, routed)           0.407     1.508    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[6]
    SLICE_X90Y119        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.954     0.956    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X90Y119        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[6]/C
                         clock pessimism              0.000     0.956    
                         clock uncertainty            0.427     1.383    
    SLICE_X90Y119        FDRE (Hold_fdre_C_D)         0.063     1.446    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_2_2  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.272ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_1_2_2 rise@0.272ns)
  Data Path Delay:        0.557ns  (logic 0.141ns (25.313%)  route 0.416ns (74.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.688ns = ( 0.960 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_2_2 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.272 r  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          0.674     0.946    SP_OV_i/CASCADE_MMCM/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.449 r  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     0.248    SP_OV_i/CASCADE_MMCM/inst/clk_out2_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.274 r  SP_OV_i/CASCADE_MMCM/inst/clkout2_buf/O
                         net (fo=16, routed)          0.686     0.960    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[6]
    SLICE_X93Y111        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y111        FDRE (Prop_fdre_C_Q)         0.141     1.101 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[6]/Q
                         net (fo=1, routed)           0.416     1.517    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[6]
    SLICE_X95Y117        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.957     0.959    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X95Y117        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[6]/C
                         clock pessimism              0.000     0.959    
                         clock uncertainty            0.427     1.386    
    SLICE_X95Y117        FDRE (Hold_fdre_C_D)         0.046     1.432    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           1.517    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_2_2  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.272ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_1_2_2 rise@0.272ns)
  Data Path Delay:        0.655ns  (logic 0.141ns (21.522%)  route 0.514ns (78.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.688ns = ( 0.960 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_2_2 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.272 r  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          0.674     0.946    SP_OV_i/CASCADE_MMCM/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.449 r  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     0.248    SP_OV_i/CASCADE_MMCM/inst/clk_out2_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.274 r  SP_OV_i/CASCADE_MMCM/inst/clkout2_buf/O
                         net (fo=16, routed)          0.686     0.960    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[6]
    SLICE_X93Y111        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y111        FDRE (Prop_fdre_C_Q)         0.141     1.101 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[6]/Q
                         net (fo=1, routed)           0.514     1.615    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[6]
    SLICE_X94Y118        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.956     0.958    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X94Y118        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[6]/C
                         clock pessimism              0.000     0.958    
                         clock uncertainty            0.427     1.385    
    SLICE_X94Y118        FDRE (Hold_fdre_C_D)         0.064     1.449    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_2_2  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.272ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_1_2_2 rise@0.272ns)
  Data Path Delay:        0.671ns  (logic 0.164ns (24.442%)  route 0.507ns (75.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.686ns = ( 0.958 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_2_2 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.272 r  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          0.674     0.946    SP_OV_i/CASCADE_MMCM/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.449 r  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     0.248    SP_OV_i/CASCADE_MMCM/inst/clk_out2_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.274 r  SP_OV_i/CASCADE_MMCM/inst/clkout2_buf/O
                         net (fo=16, routed)          0.684     0.958    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[6]
    SLICE_X100Y117       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y117       FDRE (Prop_fdre_C_Q)         0.164     1.122 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[6]/Q
                         net (fo=1, routed)           0.507     1.629    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[6]
    SLICE_X98Y117        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.958     0.960    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X98Y117        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[6]/C
                         clock pessimism              0.000     0.960    
                         clock uncertainty            0.427     1.387    
    SLICE_X98Y117        FDRE (Hold_fdre_C_D)         0.063     1.450    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_2_2  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.272ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_1_2_2 rise@0.272ns)
  Data Path Delay:        0.685ns  (logic 0.141ns (20.591%)  route 0.544ns (79.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.546ns = ( 0.817 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_2_2 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.272 r  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          0.674     0.946    SP_OV_i/CASCADE_MMCM/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.449 r  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     0.248    SP_OV_i/CASCADE_MMCM/inst/clk_out2_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.274 r  SP_OV_i/CASCADE_MMCM/inst/clkout2_buf/O
                         net (fo=16, routed)          0.544     0.817    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[6]
    SLICE_X40Y76         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y76         FDRE (Prop_fdre_C_Q)         0.141     0.958 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[6]/Q
                         net (fo=1, routed)           0.544     1.502    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]_0[6]
    SLICE_X40Y77         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.813     0.815    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X40Y77         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[6]/C
                         clock pessimism              0.000     0.815    
                         clock uncertainty            0.427     1.242    
    SLICE_X40Y77         FDRE (Hold_fdre_C_D)         0.070     1.312    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_2_2  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.272ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_1_2_2 rise@0.272ns)
  Data Path Delay:        0.688ns  (logic 0.141ns (20.491%)  route 0.547ns (79.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.558ns = ( 0.829 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_2_2 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.272 r  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          0.674     0.946    SP_OV_i/CASCADE_MMCM/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.449 r  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     0.248    SP_OV_i/CASCADE_MMCM/inst/clk_out2_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.274 r  SP_OV_i/CASCADE_MMCM/inst/clkout2_buf/O
                         net (fo=16, routed)          0.556     0.829    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/SCS_CLKS[6]
    SLICE_X40Y96         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.141     0.970 r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[6]/Q
                         net (fo=1, routed)           0.547     1.518    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/DELAY[6]
    SLICE_X43Y97         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.827     0.829    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/MCLK
    SLICE_X43Y97         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[6]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.427     1.256    
    SLICE_X43Y97         FDRE (Hold_fdre_C_D)         0.066     1.322    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_2_2  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.272ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_1_2_2 rise@0.272ns)
  Data Path Delay:        0.721ns  (logic 0.141ns (19.550%)  route 0.580ns (80.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.546ns = ( 0.817 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_2_2 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.272 r  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          0.674     0.946    SP_OV_i/CASCADE_MMCM/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.449 r  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     0.248    SP_OV_i/CASCADE_MMCM/inst/clk_out2_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.274 r  SP_OV_i/CASCADE_MMCM/inst/clkout2_buf/O
                         net (fo=16, routed)          0.544     0.817    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[6]
    SLICE_X40Y76         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y76         FDRE (Prop_fdre_C_Q)         0.141     0.958 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[6]/Q
                         net (fo=1, routed)           0.580     1.539    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[6]
    SLICE_X41Y77         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.813     0.815    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X41Y77         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[6]/C
                         clock pessimism              0.000     0.815    
                         clock uncertainty            0.427     1.242    
    SLICE_X41Y77         FDRE (Hold_fdre_C_D)         0.078     1.320    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.539    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_2_2  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.272ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_1_2_2 rise@0.272ns)
  Data Path Delay:        0.752ns  (logic 0.164ns (21.816%)  route 0.588ns (78.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.965ns
    Source Clock Delay      (SCD):    0.689ns = ( 0.961 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_2_2 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.272 r  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          0.674     0.946    SP_OV_i/CASCADE_MMCM/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.449 r  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     0.248    SP_OV_i/CASCADE_MMCM/inst/clk_out2_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.274 r  SP_OV_i/CASCADE_MMCM/inst/clkout2_buf/O
                         net (fo=16, routed)          0.687     0.961    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[6]
    SLICE_X90Y107        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y107        FDRE (Prop_fdre_C_Q)         0.164     1.125 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[6]/Q
                         net (fo=1, routed)           0.588     1.713    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[6]
    SLICE_X90Y108        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.963     0.965    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X90Y108        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[6]/C
                         clock pessimism              0.000     0.965    
                         clock uncertainty            0.427     1.392    
    SLICE_X90Y108        FDRE (Hold_fdre_C_D)         0.060     1.452    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.915ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_2_2  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.359ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_1_2_2 fall@1.359ns)
  Data Path Delay:        0.320ns  (logic 0.167ns (52.165%)  route 0.153ns (47.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns = ( 1.910 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_2_2 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     1.359 f  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          0.674     2.033    SP_OV_i/CASCADE_MMCM/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395     0.638 f  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.335    SP_OV_i/CASCADE_MMCM/inst/clk_out2_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.361 f  SP_OV_i/CASCADE_MMCM/inst/clkout2_buf/O
                         net (fo=16, routed)          0.550     1.910    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[6]
    SLICE_X42Y82         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.167     2.077 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[14]/Q
                         net (fo=1, routed)           0.153     2.231    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]_0[14]
    SLICE_X41Y80         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.816     0.818    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X41Y80         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[14]/C
                         clock pessimism              0.000     0.818    
                         clock uncertainty            0.427     1.245    
    SLICE_X41Y80         FDRE (Hold_fdre_C_D)         0.070     1.315    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.917ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_2_2  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.359ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_1_2_2 fall@1.359ns)
  Data Path Delay:        0.318ns  (logic 0.146ns (45.892%)  route 0.172ns (54.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.688ns = ( 2.047 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_2_2 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     1.359 f  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          0.674     2.033    SP_OV_i/CASCADE_MMCM/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395     0.638 f  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.335    SP_OV_i/CASCADE_MMCM/inst/clk_out2_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.361 f  SP_OV_i/CASCADE_MMCM/inst/clkout2_buf/O
                         net (fo=16, routed)          0.686     2.047    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[6]
    SLICE_X91Y110        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y110        FDRE (Prop_fdre_C_Q)         0.146     2.193 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[14]/Q
                         net (fo=1, routed)           0.172     2.365    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[14]
    SLICE_X90Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.959     0.961    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X90Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[14]/C
                         clock pessimism              0.000     0.961    
                         clock uncertainty            0.427     1.388    
    SLICE_X90Y113        FDRE (Hold_fdre_C_D)         0.060     1.448    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.917    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_SP_OV_clk_wiz_1_2_2
  To Clock:  clk_out1_SP_OV_clk_wiz_1_1_1

Setup :           16  Failing Endpoints,  Worst Slack       -1.376ns,  Total Violation      -11.902ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.376ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_2_2  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.679ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out3_SP_OV_clk_wiz_1_2_2 fall@1.495ns)
  Data Path Delay:        1.355ns  (logic 0.524ns (38.669%)  route 0.831ns (61.331%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.783ns = ( 3.957 - 2.174 ) 
    Source Clock Delay      (SCD):    1.963ns = ( 3.458 - 1.495 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_2_2 fall edge)
                                                      1.495     1.495 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     1.495 f  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          1.983     3.478    SP_OV_i/CASCADE_MMCM/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287    -0.809 f  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     1.397    SP_OV_i/CASCADE_MMCM/inst/clk_out3_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.498 f  SP_OV_i/CASCADE_MMCM/inst/clkout3_buf/O
                         net (fo=16, routed)          1.960     3.458    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[7]
    SLICE_X90Y120        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y120        FDRE (Prop_fdre_C_Q)         0.524     3.982 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[15]/Q
                         net (fo=1, routed)           0.831     4.813    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[15]
    SLICE_X97Y114        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.780     3.957    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X97Y114        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]/C
                         clock pessimism              0.000     3.957    
                         clock uncertainty           -0.427     3.530    
    SLICE_X97Y114        FDRE (Setup_fdre_C_D)       -0.093     3.437    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]
  -------------------------------------------------------------------
                         required time                          3.437    
                         arrival time                          -4.813    
  -------------------------------------------------------------------
                         slack                                 -1.376    

Slack (VIOLATED) :        -1.342ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_2_2  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.679ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out3_SP_OV_clk_wiz_1_2_2 fall@1.495ns)
  Data Path Delay:        1.258ns  (logic 0.524ns (41.639%)  route 0.734ns (58.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 3.895 - 2.174 ) 
    Source Clock Delay      (SCD):    1.963ns = ( 3.458 - 1.495 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_2_2 fall edge)
                                                      1.495     1.495 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     1.495 f  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          1.983     3.478    SP_OV_i/CASCADE_MMCM/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287    -0.809 f  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     1.397    SP_OV_i/CASCADE_MMCM/inst/clk_out3_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.498 f  SP_OV_i/CASCADE_MMCM/inst/clkout3_buf/O
                         net (fo=16, routed)          1.960     3.458    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[7]
    SLICE_X90Y120        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y120        FDRE (Prop_fdre_C_Q)         0.524     3.982 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[15]/Q
                         net (fo=1, routed)           0.734     4.716    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[15]
    SLICE_X87Y114        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.718     3.895    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X87Y114        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]/C
                         clock pessimism              0.000     3.895    
                         clock uncertainty           -0.427     3.468    
    SLICE_X87Y114        FDRE (Setup_fdre_C_D)       -0.093     3.375    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]
  -------------------------------------------------------------------
                         required time                          3.375    
                         arrival time                          -4.716    
  -------------------------------------------------------------------
                         slack                                 -1.342    

Slack (VIOLATED) :        -1.310ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_2_2  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.679ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out3_SP_OV_clk_wiz_1_2_2 fall@1.495ns)
  Data Path Delay:        1.337ns  (logic 0.524ns (39.180%)  route 0.813ns (60.820%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.781ns = ( 3.955 - 2.174 ) 
    Source Clock Delay      (SCD):    1.976ns = ( 3.471 - 1.495 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_2_2 fall edge)
                                                      1.495     1.495 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     1.495 f  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          1.983     3.478    SP_OV_i/CASCADE_MMCM/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287    -0.809 f  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     1.397    SP_OV_i/CASCADE_MMCM/inst/clk_out3_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.498 f  SP_OV_i/CASCADE_MMCM/inst/clkout3_buf/O
                         net (fo=16, routed)          1.973     3.471    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[7]
    SLICE_X90Y106        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y106        FDRE (Prop_fdre_C_Q)         0.524     3.995 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[15]/Q
                         net (fo=1, routed)           0.813     4.808    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[15]
    SLICE_X92Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.778     3.955    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X92Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[15]/C
                         clock pessimism              0.000     3.955    
                         clock uncertainty           -0.427     3.528    
    SLICE_X92Y113        FDRE (Setup_fdre_C_D)       -0.030     3.498    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[15]
  -------------------------------------------------------------------
                         required time                          3.498    
                         arrival time                          -4.808    
  -------------------------------------------------------------------
                         slack                                 -1.310    

Slack (VIOLATED) :        -1.306ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_2_2  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.679ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out3_SP_OV_clk_wiz_1_2_2 fall@1.495ns)
  Data Path Delay:        1.290ns  (logic 0.524ns (40.620%)  route 0.766ns (59.380%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 3.657 - 2.174 ) 
    Source Clock Delay      (SCD):    1.656ns = ( 3.151 - 1.495 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_2_2 fall edge)
                                                      1.495     1.495 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     1.495 f  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          1.983     3.478    SP_OV_i/CASCADE_MMCM/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287    -0.809 f  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     1.397    SP_OV_i/CASCADE_MMCM/inst/clk_out3_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.498 f  SP_OV_i/CASCADE_MMCM/inst/clkout3_buf/O
                         net (fo=16, routed)          1.653     3.151    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/SCS_CLKS[7]
    SLICE_X38Y98         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDRE (Prop_fdre_C_Q)         0.524     3.675 r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[15]/Q
                         net (fo=1, routed)           0.766     4.441    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/DELAY[15]
    SLICE_X49Y95         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.480     3.657    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/MCLK
    SLICE_X49Y95         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[15]/C
                         clock pessimism              0.000     3.657    
                         clock uncertainty           -0.427     3.229    
    SLICE_X49Y95         FDRE (Setup_fdre_C_D)       -0.095     3.134    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[15]
  -------------------------------------------------------------------
                         required time                          3.134    
                         arrival time                          -4.441    
  -------------------------------------------------------------------
                         slack                                 -1.306    

Slack (VIOLATED) :        -1.289ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_2_2  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.679ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out3_SP_OV_clk_wiz_1_2_2 fall@1.495ns)
  Data Path Delay:        1.318ns  (logic 0.524ns (39.751%)  route 0.794ns (60.249%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.783ns = ( 3.957 - 2.174 ) 
    Source Clock Delay      (SCD):    1.963ns = ( 3.458 - 1.495 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_2_2 fall edge)
                                                      1.495     1.495 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     1.495 f  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          1.983     3.478    SP_OV_i/CASCADE_MMCM/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287    -0.809 f  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     1.397    SP_OV_i/CASCADE_MMCM/inst/clk_out3_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.498 f  SP_OV_i/CASCADE_MMCM/inst/clkout3_buf/O
                         net (fo=16, routed)          1.960     3.458    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[7]
    SLICE_X90Y120        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y120        FDRE (Prop_fdre_C_Q)         0.524     3.982 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[15]/Q
                         net (fo=1, routed)           0.794     4.776    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[15]
    SLICE_X94Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.780     3.957    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X94Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]/C
                         clock pessimism              0.000     3.957    
                         clock uncertainty           -0.427     3.530    
    SLICE_X94Y113        FDRE (Setup_fdre_C_D)       -0.043     3.487    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]
  -------------------------------------------------------------------
                         required time                          3.487    
                         arrival time                          -4.776    
  -------------------------------------------------------------------
                         slack                                 -1.289    

Slack (VIOLATED) :        -1.190ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_2_2  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.679ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out3_SP_OV_clk_wiz_1_2_2 fall@1.495ns)
  Data Path Delay:        1.166ns  (logic 0.524ns (44.947%)  route 0.642ns (55.053%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.780ns = ( 3.954 - 2.174 ) 
    Source Clock Delay      (SCD):    1.963ns = ( 3.458 - 1.495 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_2_2 fall edge)
                                                      1.495     1.495 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     1.495 f  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          1.983     3.478    SP_OV_i/CASCADE_MMCM/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287    -0.809 f  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     1.397    SP_OV_i/CASCADE_MMCM/inst/clk_out3_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.498 f  SP_OV_i/CASCADE_MMCM/inst/clkout3_buf/O
                         net (fo=16, routed)          1.960     3.458    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[7]
    SLICE_X90Y120        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y120        FDRE (Prop_fdre_C_Q)         0.524     3.982 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[15]/Q
                         net (fo=1, routed)           0.642     4.623    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[15]
    SLICE_X91Y114        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.777     3.954    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X91Y114        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]/C
                         clock pessimism              0.000     3.954    
                         clock uncertainty           -0.427     3.527    
    SLICE_X91Y114        FDRE (Setup_fdre_C_D)       -0.093     3.434    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]
  -------------------------------------------------------------------
                         required time                          3.434    
                         arrival time                          -4.623    
  -------------------------------------------------------------------
                         slack                                 -1.190    

Slack (VIOLATED) :        -1.123ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_2_2  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.679ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out3_SP_OV_clk_wiz_1_2_2 fall@1.495ns)
  Data Path Delay:        1.128ns  (logic 0.459ns (40.705%)  route 0.669ns (59.295%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 3.648 - 2.174 ) 
    Source Clock Delay      (SCD):    1.640ns = ( 3.135 - 1.495 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_2_2 fall edge)
                                                      1.495     1.495 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     1.495 f  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          1.983     3.478    SP_OV_i/CASCADE_MMCM/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287    -0.809 f  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     1.397    SP_OV_i/CASCADE_MMCM/inst/clk_out3_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.498 f  SP_OV_i/CASCADE_MMCM/inst/clkout3_buf/O
                         net (fo=16, routed)          1.637     3.135    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[7]
    SLICE_X43Y78         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.459     3.594 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[15]/Q
                         net (fo=1, routed)           0.669     4.262    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]_0[15]
    SLICE_X41Y80         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.471     3.648    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X41Y80         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]/C
                         clock pessimism              0.000     3.648    
                         clock uncertainty           -0.427     3.220    
    SLICE_X41Y80         FDRE (Setup_fdre_C_D)       -0.081     3.139    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]
  -------------------------------------------------------------------
                         required time                          3.139    
                         arrival time                          -4.262    
  -------------------------------------------------------------------
                         slack                                 -1.123    

Slack (VIOLATED) :        -0.873ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_2_2  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.679ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out3_SP_OV_clk_wiz_1_2_2 fall@1.495ns)
  Data Path Delay:        0.885ns  (logic 0.459ns (51.874%)  route 0.426ns (48.126%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 3.646 - 2.174 ) 
    Source Clock Delay      (SCD):    1.640ns = ( 3.135 - 1.495 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_2_2 fall edge)
                                                      1.495     1.495 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     1.495 f  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          1.983     3.478    SP_OV_i/CASCADE_MMCM/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287    -0.809 f  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     1.397    SP_OV_i/CASCADE_MMCM/inst/clk_out3_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.498 f  SP_OV_i/CASCADE_MMCM/inst/clkout3_buf/O
                         net (fo=16, routed)          1.637     3.135    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[7]
    SLICE_X43Y78         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.459     3.594 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[15]/Q
                         net (fo=1, routed)           0.426     4.019    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[15]
    SLICE_X44Y78         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.469     3.646    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X44Y78         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[15]/C
                         clock pessimism              0.000     3.646    
                         clock uncertainty           -0.427     3.218    
    SLICE_X44Y78         FDRE (Setup_fdre_C_D)       -0.072     3.146    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[15]
  -------------------------------------------------------------------
                         required time                          3.146    
                         arrival time                          -4.019    
  -------------------------------------------------------------------
                         slack                                 -0.873    

Slack (VIOLATED) :        -0.516ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_2_2  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.766ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out3_SP_OV_clk_wiz_1_2_2 rise@0.408ns)
  Data Path Delay:        1.607ns  (logic 0.518ns (32.230%)  route 1.089ns (67.770%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.772ns = ( 3.946 - 2.174 ) 
    Source Clock Delay      (SCD):    1.962ns = ( 2.370 - 0.408 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_2_2 rise edge)
                                                      0.408     0.408 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.408 r  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          1.983     2.391    SP_OV_i/CASCADE_MMCM/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287    -1.896 r  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     0.310    SP_OV_i/CASCADE_MMCM/inst/clk_out3_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     0.411 r  SP_OV_i/CASCADE_MMCM/inst/clkout3_buf/O
                         net (fo=16, routed)          1.959     2.370    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[7]
    SLICE_X96Y122        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y122        FDRE (Prop_fdre_C_Q)         0.518     2.888 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[7]/Q
                         net (fo=1, routed)           1.089     3.977    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[7]
    SLICE_X93Y122        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.769     3.946    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X93Y122        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[7]/C
                         clock pessimism              0.000     3.946    
                         clock uncertainty           -0.427     3.519    
    SLICE_X93Y122        FDRE (Setup_fdre_C_D)       -0.058     3.461    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[7]
  -------------------------------------------------------------------
                         required time                          3.461    
                         arrival time                          -3.977    
  -------------------------------------------------------------------
                         slack                                 -0.516    

Slack (VIOLATED) :        -0.461ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_2_2  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.766ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out3_SP_OV_clk_wiz_1_2_2 rise@0.408ns)
  Data Path Delay:        1.561ns  (logic 0.456ns (29.212%)  route 1.105ns (70.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.780ns = ( 3.954 - 2.174 ) 
    Source Clock Delay      (SCD):    1.974ns = ( 2.382 - 0.408 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_2_2 rise edge)
                                                      0.408     0.408 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.408 r  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          1.983     2.391    SP_OV_i/CASCADE_MMCM/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287    -1.896 r  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     0.310    SP_OV_i/CASCADE_MMCM/inst/clk_out3_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     0.411 r  SP_OV_i/CASCADE_MMCM/inst/clkout3_buf/O
                         net (fo=16, routed)          1.971     2.382    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[7]
    SLICE_X97Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y113        FDRE (Prop_fdre_C_Q)         0.456     2.838 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[7]/Q
                         net (fo=1, routed)           1.105     3.943    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[7]
    SLICE_X90Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.777     3.954    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X90Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]/C
                         clock pessimism              0.000     3.954    
                         clock uncertainty           -0.427     3.527    
    SLICE_X90Y113        FDRE (Setup_fdre_C_D)       -0.045     3.482    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]
  -------------------------------------------------------------------
                         required time                          3.482    
                         arrival time                          -3.943    
  -------------------------------------------------------------------
                         slack                                 -0.461    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_2_2  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.408ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out3_SP_OV_clk_wiz_1_2_2 rise@0.408ns)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.765%)  route 0.248ns (60.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.686ns = ( 1.094 - 0.408 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_2_2 rise edge)
                                                      0.408     0.408 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.408 r  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          0.674     1.082    SP_OV_i/CASCADE_MMCM/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.395    -0.313 r  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     0.384    SP_OV_i/CASCADE_MMCM/inst/clk_out3_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.410 r  SP_OV_i/CASCADE_MMCM/inst/clkout3_buf/O
                         net (fo=16, routed)          0.684     1.094    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[7]
    SLICE_X90Y114        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y114        FDRE (Prop_fdre_C_Q)         0.164     1.258 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[7]/Q
                         net (fo=1, routed)           0.248     1.506    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[7]
    SLICE_X95Y117        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.957     0.959    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X95Y117        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[7]/C
                         clock pessimism              0.000     0.959    
                         clock uncertainty            0.427     1.386    
    SLICE_X95Y117        FDRE (Hold_fdre_C_D)         0.075     1.461    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_2_2  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.408ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out3_SP_OV_clk_wiz_1_2_2 rise@0.408ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.697%)  route 0.277ns (66.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.558ns = ( 0.965 - 0.408 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_2_2 rise edge)
                                                      0.408     0.408 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.408 r  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          0.674     1.082    SP_OV_i/CASCADE_MMCM/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.395    -0.313 r  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     0.384    SP_OV_i/CASCADE_MMCM/inst/clk_out3_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.410 r  SP_OV_i/CASCADE_MMCM/inst/clkout3_buf/O
                         net (fo=16, routed)          0.556     0.965    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/SCS_CLKS[7]
    SLICE_X40Y95         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141     1.106 r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[7]/Q
                         net (fo=1, routed)           0.277     1.384    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/DELAY[7]
    SLICE_X43Y97         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.827     0.829    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/MCLK
    SLICE_X43Y97         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[7]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.427     1.256    
    SLICE_X43Y97         FDRE (Hold_fdre_C_D)         0.070     1.326    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.326    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_2_2  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.408ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out3_SP_OV_clk_wiz_1_2_2 rise@0.408ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.724%)  route 0.249ns (60.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.548ns = ( 0.955 - 0.408 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_2_2 rise edge)
                                                      0.408     0.408 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.408 r  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          0.674     1.082    SP_OV_i/CASCADE_MMCM/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.395    -0.313 r  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     0.384    SP_OV_i/CASCADE_MMCM/inst/clk_out3_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.410 r  SP_OV_i/CASCADE_MMCM/inst/clkout3_buf/O
                         net (fo=16, routed)          0.546     0.955    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[7]
    SLICE_X46Y77         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y77         FDRE (Prop_fdre_C_Q)         0.164     1.119 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[7]/Q
                         net (fo=1, routed)           0.249     1.368    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[7]
    SLICE_X44Y78         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.814     0.816    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X44Y78         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[7]/C
                         clock pessimism              0.000     0.816    
                         clock uncertainty            0.427     1.243    
    SLICE_X44Y78         FDRE (Hold_fdre_C_D)         0.055     1.298    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_2_2  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.408ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out3_SP_OV_clk_wiz_1_2_2 rise@0.408ns)
  Data Path Delay:        0.536ns  (logic 0.141ns (26.304%)  route 0.395ns (73.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.661ns = ( 1.069 - 0.408 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_2_2 rise edge)
                                                      0.408     0.408 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.408 r  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          0.674     1.082    SP_OV_i/CASCADE_MMCM/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.395    -0.313 r  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     0.384    SP_OV_i/CASCADE_MMCM/inst/clk_out3_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.410 r  SP_OV_i/CASCADE_MMCM/inst/clkout3_buf/O
                         net (fo=16, routed)          0.659     1.069    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[7]
    SLICE_X85Y117        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y117        FDRE (Prop_fdre_C_Q)         0.141     1.210 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[7]/Q
                         net (fo=1, routed)           0.395     1.605    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[7]
    SLICE_X98Y117        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.958     0.960    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X98Y117        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[7]/C
                         clock pessimism              0.000     0.960    
                         clock uncertainty            0.427     1.387    
    SLICE_X98Y117        FDRE (Hold_fdre_C_D)         0.060     1.447    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_2_2  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.408ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out3_SP_OV_clk_wiz_1_2_2 rise@0.408ns)
  Data Path Delay:        0.539ns  (logic 0.141ns (26.159%)  route 0.398ns (73.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.687ns = ( 1.095 - 0.408 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_2_2 rise edge)
                                                      0.408     0.408 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.408 r  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          0.674     1.082    SP_OV_i/CASCADE_MMCM/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.395    -0.313 r  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     0.384    SP_OV_i/CASCADE_MMCM/inst/clk_out3_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.410 r  SP_OV_i/CASCADE_MMCM/inst/clkout3_buf/O
                         net (fo=16, routed)          0.685     1.095    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[7]
    SLICE_X97Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y113        FDRE (Prop_fdre_C_Q)         0.141     1.236 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[7]/Q
                         net (fo=1, routed)           0.398     1.634    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[7]
    SLICE_X90Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.959     0.961    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X90Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]/C
                         clock pessimism              0.000     0.961    
                         clock uncertainty            0.427     1.388    
    SLICE_X90Y113        FDRE (Hold_fdre_C_D)         0.076     1.464    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_2_2  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.408ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out3_SP_OV_clk_wiz_1_2_2 rise@0.408ns)
  Data Path Delay:        0.539ns  (logic 0.164ns (30.415%)  route 0.375ns (69.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.953ns
    Source Clock Delay      (SCD):    0.681ns = ( 1.089 - 0.408 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_2_2 rise edge)
                                                      0.408     0.408 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.408 r  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          0.674     1.082    SP_OV_i/CASCADE_MMCM/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.395    -0.313 r  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     0.384    SP_OV_i/CASCADE_MMCM/inst/clk_out3_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.410 r  SP_OV_i/CASCADE_MMCM/inst/clkout3_buf/O
                         net (fo=16, routed)          0.679     1.089    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[7]
    SLICE_X96Y122        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y122        FDRE (Prop_fdre_C_Q)         0.164     1.253 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[7]/Q
                         net (fo=1, routed)           0.375     1.628    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[7]
    SLICE_X93Y122        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.951     0.953    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X93Y122        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[7]/C
                         clock pessimism              0.000     0.953    
                         clock uncertainty            0.427     1.380    
    SLICE_X93Y122        FDRE (Hold_fdre_C_D)         0.072     1.452    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_2_2  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.408ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out3_SP_OV_clk_wiz_1_2_2 rise@0.408ns)
  Data Path Delay:        0.513ns  (logic 0.141ns (27.510%)  route 0.372ns (72.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.546ns = ( 0.953 - 0.408 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_2_2 rise edge)
                                                      0.408     0.408 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.408 r  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          0.674     1.082    SP_OV_i/CASCADE_MMCM/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.395    -0.313 r  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     0.384    SP_OV_i/CASCADE_MMCM/inst/clk_out3_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.410 r  SP_OV_i/CASCADE_MMCM/inst/clkout3_buf/O
                         net (fo=16, routed)          0.544     0.953    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[7]
    SLICE_X41Y76         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.141     1.094 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[7]/Q
                         net (fo=1, routed)           0.372     1.466    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]_0[7]
    SLICE_X41Y77         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.813     0.815    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X41Y77         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]/C
                         clock pessimism              0.000     0.815    
                         clock uncertainty            0.427     1.242    
    SLICE_X41Y77         FDRE (Hold_fdre_C_D)         0.047     1.289    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_2_2  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.408ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out3_SP_OV_clk_wiz_1_2_2 rise@0.408ns)
  Data Path Delay:        0.553ns  (logic 0.141ns (25.492%)  route 0.412ns (74.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.687ns = ( 1.095 - 0.408 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_2_2 rise edge)
                                                      0.408     0.408 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.408 r  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          0.674     1.082    SP_OV_i/CASCADE_MMCM/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.395    -0.313 r  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     0.384    SP_OV_i/CASCADE_MMCM/inst/clk_out3_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.410 r  SP_OV_i/CASCADE_MMCM/inst/clkout3_buf/O
                         net (fo=16, routed)          0.685     1.095    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[7]
    SLICE_X97Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y113        FDRE (Prop_fdre_C_Q)         0.141     1.236 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[7]/Q
                         net (fo=1, routed)           0.412     1.648    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[7]
    SLICE_X96Y115        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.959     0.961    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X96Y115        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[7]/C
                         clock pessimism              0.000     0.961    
                         clock uncertainty            0.427     1.388    
    SLICE_X96Y115        FDRE (Hold_fdre_C_D)         0.064     1.452    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             1.045ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_2_2  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.495ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out3_SP_OV_clk_wiz_1_2_2 fall@1.495ns)
  Data Path Delay:        0.301ns  (logic 0.146ns (48.530%)  route 0.155ns (51.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.548ns = ( 2.042 - 1.495 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_2_2 fall edge)
                                                      1.495     1.495 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     1.495 f  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          0.674     2.169    SP_OV_i/CASCADE_MMCM/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.395     0.774 f  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     1.471    SP_OV_i/CASCADE_MMCM/inst/clk_out3_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.497 f  SP_OV_i/CASCADE_MMCM/inst/clkout3_buf/O
                         net (fo=16, routed)          0.546     2.042    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[7]
    SLICE_X43Y78         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.146     2.188 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[15]/Q
                         net (fo=1, routed)           0.155     2.343    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[15]
    SLICE_X44Y78         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.814     0.816    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X44Y78         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[15]/C
                         clock pessimism              0.000     0.816    
                         clock uncertainty            0.427     1.243    
    SLICE_X44Y78         FDRE (Hold_fdre_C_D)         0.055     1.298    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.096ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_2_2  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.495ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out3_SP_OV_clk_wiz_1_2_2 fall@1.495ns)
  Data Path Delay:        0.366ns  (logic 0.146ns (39.930%)  route 0.220ns (60.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.548ns = ( 2.042 - 1.495 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.316ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_2_2 fall edge)
                                                      1.495     1.495 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     1.495 f  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          0.674     2.169    SP_OV_i/CASCADE_MMCM/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.395     0.774 f  SP_OV_i/CASCADE_MMCM/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     1.471    SP_OV_i/CASCADE_MMCM/inst/clk_out3_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.497 f  SP_OV_i/CASCADE_MMCM/inst/clkout3_buf/O
                         net (fo=16, routed)          0.546     2.042    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[7]
    SLICE_X43Y78         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.146     2.188 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[15]/Q
                         net (fo=1, routed)           0.220     2.408    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]_0[15]
    SLICE_X41Y80         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.816     0.818    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X41Y80         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]/C
                         clock pessimism              0.000     0.818    
                         clock uncertainty            0.427     1.245    
    SLICE_X41Y80         FDRE (Hold_fdre_C_D)         0.066     1.311    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  1.096    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_SP_OV_clk_wiz_0_1
  To Clock:  clk_out1_SP_OV_clk_wiz_1_1_1

Setup :            1  Failing Endpoint ,  Worst Slack       -4.201ns,  Total Violation       -4.201ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.201ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/IDAT_IND_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@754.348ns - clk_out2_SP_OV_clk_wiz_0_1 rise@754.342ns)
  Data Path Delay:        3.413ns  (logic 0.766ns (22.444%)  route 2.647ns (77.556%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 755.806 - 754.348 ) 
    Source Clock Delay      (SCD):    1.631ns = ( 755.973 - 754.342 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.649ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                    754.342   754.342 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   754.342 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.762   756.104    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715   752.389 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   754.244    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   754.345 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.628   755.973    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X50Y78         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/IDAT_IND_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y78         FDRE (Prop_fdre_C_Q)         0.518   756.491 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/IDAT_IND_reg/Q
                         net (fo=4, routed)           1.750   758.241    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/stopped_reg_0[0]
    SLICE_X53Y72         LUT6 (Prop_lut6_I1_O)        0.124   758.365 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/stopped_i_2/O
                         net (fo=1, routed)           0.897   759.262    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/EX_TRIG_CTL_0/U0/stopped
    SLICE_X52Y72         LUT2 (Prop_lut2_I0_O)        0.124   759.386 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/stopped_i_1/O
                         net (fo=1, routed)           0.000   759.386    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg_1
    SLICE_X52Y72         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                    754.348   754.348 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   754.348 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612   755.960    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   752.535 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   754.260    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   754.351 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.455   755.806    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X52Y72         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg/C
                         clock pessimism              0.000   755.806    
                         clock uncertainty           -0.649   755.156    
    SLICE_X52Y72         FDRE (Setup_fdre_C_D)        0.029   755.185    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg
  -------------------------------------------------------------------
                         required time                        755.185    
                         arrival time                        -759.386    
  -------------------------------------------------------------------
                         slack                                 -4.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@3.970ns period=7.940ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.231ns (18.231%)  route 1.036ns (81.769%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.649ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.580     0.580    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.550     0.552    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X44Y69         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y69         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/Q
                         net (fo=4, routed)           0.584     1.277    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/stopped_reg_1[0]
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.045     1.322 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/stopped_i_2/O
                         net (fo=1, routed)           0.452     1.774    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/EX_TRIG_CTL_0/U0/stopped
    SLICE_X52Y72         LUT2 (Prop_lut2_I0_O)        0.045     1.819 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/stopped_i_1/O
                         net (fo=1, routed)           0.000     1.819    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg_1
    SLICE_X52Y72         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.809     0.811    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X52Y72         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg/C
                         clock pessimism              0.000     0.811    
                         clock uncertainty            0.649     1.460    
    SLICE_X52Y72         FDRE (Hold_fdre_C_D)         0.091     1.551    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.267    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_SP_OV_clk_wiz_1_1_1
  To Clock:  clk_out1_SP_OV_clk_wiz_1_1_1

Setup :           16  Failing Endpoints,  Worst Slack       -0.934ns,  Total Violation       -8.929ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.934ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_1_1  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.951ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out2_SP_OV_clk_wiz_1_1_1 fall@1.223ns)
  Data Path Delay:        1.236ns  (logic 0.459ns (37.132%)  route 0.777ns (62.868%))
  Logic Levels:           0  
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.781ns = ( 3.955 - 2.174 ) 
    Source Clock Delay      (SCD):    1.980ns = ( 3.203 - 1.223 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.223     1.223 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.223 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806     3.029    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -0.764 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     1.125    SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.226 f  SP_OV_i/REF_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          1.977     3.203    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[1]
    SLICE_X95Y110        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y110        FDRE (Prop_fdre_C_Q)         0.459     3.662 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[9]/Q
                         net (fo=1, routed)           0.777     4.439    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[9]
    SLICE_X94Y116        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.778     3.955    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X94Y116        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[9]/C
                         clock pessimism             -0.174     3.781    
                         clock uncertainty           -0.231     3.550    
    SLICE_X94Y116        FDRE (Setup_fdre_C_D)       -0.045     3.505    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[9]
  -------------------------------------------------------------------
                         required time                          3.505    
                         arrival time                          -4.439    
  -------------------------------------------------------------------
                         slack                                 -0.934    

Slack (VIOLATED) :        -0.882ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_1_1  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.951ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out2_SP_OV_clk_wiz_1_1_1 fall@1.223ns)
  Data Path Delay:        1.147ns  (logic 0.524ns (45.695%)  route 0.623ns (54.305%))
  Logic Levels:           0  
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.783ns = ( 3.957 - 2.174 ) 
    Source Clock Delay      (SCD):    1.972ns = ( 3.195 - 1.223 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.223     1.223 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.223 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806     3.029    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -0.764 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     1.125    SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.226 f  SP_OV_i/REF_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          1.969     3.195    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[1]
    SLICE_X100Y118       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y118       FDRE (Prop_fdre_C_Q)         0.524     3.719 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[9]/Q
                         net (fo=1, routed)           0.623     4.342    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[9]
    SLICE_X95Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.780     3.957    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X95Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[9]/C
                         clock pessimism             -0.174     3.783    
                         clock uncertainty           -0.231     3.552    
    SLICE_X95Y113        FDRE (Setup_fdre_C_D)       -0.092     3.460    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[9]
  -------------------------------------------------------------------
                         required time                          3.460    
                         arrival time                          -4.342    
  -------------------------------------------------------------------
                         slack                                 -0.882    

Slack (VIOLATED) :        -0.851ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_1_1  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.951ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out2_SP_OV_clk_wiz_1_1_1 fall@1.223ns)
  Data Path Delay:        1.201ns  (logic 0.459ns (38.230%)  route 0.742ns (61.770%))
  Logic Levels:           0  
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.781ns = ( 3.955 - 2.174 ) 
    Source Clock Delay      (SCD):    1.961ns = ( 3.184 - 1.223 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.223     1.223 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.223 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806     3.029    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -0.764 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     1.125    SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.226 f  SP_OV_i/REF_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          1.958     3.184    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[1]
    SLICE_X93Y124        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y124        FDRE (Prop_fdre_C_Q)         0.459     3.643 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[9]/Q
                         net (fo=1, routed)           0.742     4.384    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[9]
    SLICE_X92Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.778     3.955    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X92Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[9]/C
                         clock pessimism             -0.174     3.781    
                         clock uncertainty           -0.231     3.550    
    SLICE_X92Y113        FDRE (Setup_fdre_C_D)       -0.016     3.534    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[9]
  -------------------------------------------------------------------
                         required time                          3.534    
                         arrival time                          -4.384    
  -------------------------------------------------------------------
                         slack                                 -0.851    

Slack (VIOLATED) :        -0.797ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_1_1  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.951ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out2_SP_OV_clk_wiz_1_1_1 fall@1.223ns)
  Data Path Delay:        1.098ns  (logic 0.459ns (41.813%)  route 0.639ns (58.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.780ns = ( 3.954 - 2.174 ) 
    Source Clock Delay      (SCD):    1.980ns = ( 3.203 - 1.223 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.223     1.223 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.223 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806     3.029    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -0.764 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     1.125    SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.226 f  SP_OV_i/REF_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          1.977     3.203    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[1]
    SLICE_X93Y108        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y108        FDRE (Prop_fdre_C_Q)         0.459     3.662 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[9]/Q
                         net (fo=1, routed)           0.639     4.301    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[9]
    SLICE_X92Y115        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.777     3.954    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X92Y115        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[9]/C
                         clock pessimism             -0.174     3.780    
                         clock uncertainty           -0.231     3.549    
    SLICE_X92Y115        FDRE (Setup_fdre_C_D)       -0.045     3.504    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[9]
  -------------------------------------------------------------------
                         required time                          3.504    
                         arrival time                          -4.301    
  -------------------------------------------------------------------
                         slack                                 -0.797    

Slack (VIOLATED) :        -0.795ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_1_1  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.951ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out2_SP_OV_clk_wiz_1_1_1 fall@1.223ns)
  Data Path Delay:        1.082ns  (logic 0.459ns (42.411%)  route 0.623ns (57.589%))
  Logic Levels:           0  
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.783ns = ( 3.957 - 2.174 ) 
    Source Clock Delay      (SCD):    1.980ns = ( 3.203 - 1.223 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.223     1.223 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.223 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806     3.029    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -0.764 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     1.125    SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.226 f  SP_OV_i/REF_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          1.977     3.203    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[1]
    SLICE_X95Y110        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y110        FDRE (Prop_fdre_C_Q)         0.459     3.662 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[9]/Q
                         net (fo=1, routed)           0.623     4.285    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[9]
    SLICE_X97Y114        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.780     3.957    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X97Y114        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[9]/C
                         clock pessimism             -0.174     3.783    
                         clock uncertainty           -0.231     3.552    
    SLICE_X97Y114        FDRE (Setup_fdre_C_D)       -0.062     3.490    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[9]
  -------------------------------------------------------------------
                         required time                          3.490    
                         arrival time                          -4.285    
  -------------------------------------------------------------------
                         slack                                 -0.795    

Slack (VIOLATED) :        -0.646ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_1_1  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.951ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out2_SP_OV_clk_wiz_1_1_1 fall@1.223ns)
  Data Path Delay:        0.970ns  (logic 0.459ns (47.307%)  route 0.511ns (52.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 3.657 - 2.174 ) 
    Source Clock Delay      (SCD):    1.657ns = ( 2.880 - 1.223 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.223     1.223 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.223 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806     3.029    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -0.764 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     1.125    SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.226 f  SP_OV_i/REF_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          1.654     2.880    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/SCS_CLKS[1]
    SLICE_X41Y93         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.459     3.339 r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[9]/Q
                         net (fo=1, routed)           0.511     3.850    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/DELAY[9]
    SLICE_X49Y95         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.480     3.657    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/MCLK
    SLICE_X49Y95         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[9]/C
                         clock pessimism             -0.174     3.483    
                         clock uncertainty           -0.231     3.252    
    SLICE_X49Y95         FDRE (Setup_fdre_C_D)       -0.047     3.205    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[9]
  -------------------------------------------------------------------
                         required time                          3.205    
                         arrival time                          -3.850    
  -------------------------------------------------------------------
                         slack                                 -0.646    

Slack (VIOLATED) :        -0.636ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_1_1  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.951ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out2_SP_OV_clk_wiz_1_1_1 fall@1.223ns)
  Data Path Delay:        0.951ns  (logic 0.459ns (48.271%)  route 0.492ns (51.729%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 3.645 - 2.174 ) 
    Source Clock Delay      (SCD):    1.640ns = ( 2.863 - 1.223 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.223     1.223 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.223 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806     3.029    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -0.764 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     1.125    SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.226 f  SP_OV_i/REF_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          1.637     2.863    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[1]
    SLICE_X43Y77         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.459     3.322 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[9]/Q
                         net (fo=1, routed)           0.492     3.814    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]_0[9]
    SLICE_X41Y77         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.468     3.645    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X41Y77         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[9]/C
                         clock pessimism             -0.174     3.471    
                         clock uncertainty           -0.231     3.240    
    SLICE_X41Y77         FDRE (Setup_fdre_C_D)       -0.062     3.178    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[9]
  -------------------------------------------------------------------
                         required time                          3.178    
                         arrival time                          -3.814    
  -------------------------------------------------------------------
                         slack                                 -0.636    

Slack (VIOLATED) :        -0.518ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_1_1  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.038ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out2_SP_OV_clk_wiz_1_1_1 rise@0.136ns)
  Data Path Delay:        1.922ns  (logic 0.518ns (26.952%)  route 1.404ns (73.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.782ns = ( 3.956 - 2.174 ) 
    Source Clock Delay      (SCD):    1.968ns = ( 2.104 - 0.136 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.136     0.136 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.136 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806     1.942    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.851 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     0.038    SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.139 r  SP_OV_i/REF_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          1.965     2.104    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[1]
    SLICE_X90Y118        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y118        FDRE (Prop_fdre_C_Q)         0.518     2.622 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/Q
                         net (fo=1, routed)           1.404     4.026    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[1]
    SLICE_X93Y112        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.779     3.956    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X93Y112        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]/C
                         clock pessimism             -0.174     3.782    
                         clock uncertainty           -0.231     3.551    
    SLICE_X93Y112        FDRE (Setup_fdre_C_D)       -0.043     3.508    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]
  -------------------------------------------------------------------
                         required time                          3.508    
                         arrival time                          -4.026    
  -------------------------------------------------------------------
                         slack                                 -0.518    

Slack (VIOLATED) :        -0.517ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_1_1  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.038ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out2_SP_OV_clk_wiz_1_1_1 rise@0.136ns)
  Data Path Delay:        1.885ns  (logic 0.456ns (24.195%)  route 1.429ns (75.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 3.659 - 2.174 ) 
    Source Clock Delay      (SCD):    1.657ns = ( 1.793 - 0.136 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.136     0.136 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.136 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806     1.942    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.851 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     0.038    SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.139 r  SP_OV_i/REF_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          1.654     1.793    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/SCS_CLKS[1]
    SLICE_X41Y94         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.456     2.249 r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[1]/Q
                         net (fo=1, routed)           1.429     3.678    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/DELAY[1]
    SLICE_X45Y97         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.482     3.659    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/MCLK
    SLICE_X45Y97         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[1]/C
                         clock pessimism             -0.174     3.485    
                         clock uncertainty           -0.231     3.254    
    SLICE_X45Y97         FDRE (Setup_fdre_C_D)       -0.093     3.161    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[1]
  -------------------------------------------------------------------
                         required time                          3.161    
                         arrival time                          -3.678    
  -------------------------------------------------------------------
                         slack                                 -0.517    

Slack (VIOLATED) :        -0.475ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_1_1  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.951ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out2_SP_OV_clk_wiz_1_1_1 fall@1.223ns)
  Data Path Delay:        0.804ns  (logic 0.459ns (57.082%)  route 0.345ns (42.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 3.645 - 2.174 ) 
    Source Clock Delay      (SCD):    1.641ns = ( 2.864 - 1.223 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.223     1.223 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.223 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806     3.029    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -0.764 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     1.125    SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.226 f  SP_OV_i/REF_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          1.638     2.864    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[1]
    SLICE_X37Y77         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDRE (Prop_fdre_C_Q)         0.459     3.323 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[9]/Q
                         net (fo=1, routed)           0.345     3.668    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[9]
    SLICE_X40Y77         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.468     3.645    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X40Y77         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[9]/C
                         clock pessimism             -0.174     3.471    
                         clock uncertainty           -0.231     3.240    
    SLICE_X40Y77         FDRE (Setup_fdre_C_D)       -0.047     3.193    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[9]
  -------------------------------------------------------------------
                         required time                          3.193    
                         arrival time                          -3.668    
  -------------------------------------------------------------------
                         slack                                 -0.475    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_1_1  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.136ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_1_1_1 rise@0.136ns)
  Data Path Delay:        0.595ns  (logic 0.141ns (23.688%)  route 0.454ns (76.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.550ns = ( 0.686 - 0.136 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.136     0.136 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.136 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     0.732    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.417 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.112    SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.138 r  SP_OV_i/REF_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.548     0.686    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[1]
    SLICE_X37Y78         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y78         FDRE (Prop_fdre_C_Q)         0.141     0.827 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[1]/Q
                         net (fo=1, routed)           0.454     1.281    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[1]
    SLICE_X44Y78         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.814     0.816    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X44Y78         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[1]/C
                         clock pessimism              0.050     0.866    
                         clock uncertainty            0.231     1.097    
    SLICE_X44Y78         FDRE (Hold_fdre_C_D)         0.051     1.148    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_1_1  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.136ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_1_1_1 rise@0.136ns)
  Data Path Delay:        0.654ns  (logic 0.141ns (21.562%)  route 0.513ns (78.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.688ns = ( 0.824 - 0.136 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.136     0.136 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.136 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     0.732    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.417 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.112    SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.138 r  SP_OV_i/REF_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.686     0.824    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[1]
    SLICE_X91Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y113        FDRE (Prop_fdre_C_Q)         0.141     0.965 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[1]/Q
                         net (fo=1, routed)           0.513     1.478    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[1]
    SLICE_X92Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.959     0.961    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X92Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[1]/C
                         clock pessimism              0.050     1.011    
                         clock uncertainty            0.231     1.242    
    SLICE_X92Y113        FDRE (Hold_fdre_C_D)         0.076     1.318    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_1_1  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.136ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_1_1_1 rise@0.136ns)
  Data Path Delay:        0.668ns  (logic 0.141ns (21.115%)  route 0.527ns (78.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.555ns = ( 0.691 - 0.136 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.136     0.136 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.136 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     0.732    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.417 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.112    SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.138 r  SP_OV_i/REF_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.553     0.691    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[1]
    SLICE_X41Y83         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.141     0.832 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[1]/Q
                         net (fo=1, routed)           0.527     1.358    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]_0[1]
    SLICE_X41Y80         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.816     0.818    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X41Y80         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[1]/C
                         clock pessimism              0.050     0.868    
                         clock uncertainty            0.231     1.099    
    SLICE_X41Y80         FDRE (Hold_fdre_C_D)         0.070     1.169    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_1_1  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.136ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_1_1_1 rise@0.136ns)
  Data Path Delay:        0.671ns  (logic 0.164ns (24.435%)  route 0.507ns (75.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.685ns = ( 0.821 - 0.136 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.136     0.136 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.136 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     0.732    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.417 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.112    SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.138 r  SP_OV_i/REF_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.683     0.821    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[1]
    SLICE_X90Y118        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y118        FDRE (Prop_fdre_C_Q)         0.164     0.985 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[1]/Q
                         net (fo=1, routed)           0.507     1.492    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[1]
    SLICE_X94Y116        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.958     0.960    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X94Y116        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[1]/C
                         clock pessimism              0.050     1.010    
                         clock uncertainty            0.231     1.241    
    SLICE_X94Y116        FDRE (Hold_fdre_C_D)         0.060     1.301    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_1_1  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.136ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_1_1_1 rise@0.136ns)
  Data Path Delay:        0.682ns  (logic 0.141ns (20.673%)  route 0.541ns (79.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.688ns = ( 0.824 - 0.136 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.136     0.136 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.136 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     0.732    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.417 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.112    SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.138 r  SP_OV_i/REF_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.686     0.824    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[1]
    SLICE_X91Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y113        FDRE (Prop_fdre_C_Q)         0.141     0.965 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/Q
                         net (fo=1, routed)           0.541     1.506    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[1]
    SLICE_X92Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.959     0.961    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X92Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[1]/C
                         clock pessimism              0.050     1.011    
                         clock uncertainty            0.231     1.242    
    SLICE_X92Y113        FDRE (Hold_fdre_C_D)         0.064     1.306    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_1_1  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.136ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_1_1_1 rise@0.136ns)
  Data Path Delay:        0.699ns  (logic 0.141ns (20.173%)  route 0.558ns (79.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.688ns = ( 0.824 - 0.136 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.136     0.136 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.136 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     0.732    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.417 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.112    SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.138 r  SP_OV_i/REF_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.686     0.824    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[1]
    SLICE_X91Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y113        FDRE (Prop_fdre_C_Q)         0.141     0.965 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]/Q
                         net (fo=1, routed)           0.558     1.523    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[1]
    SLICE_X97Y114        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.960     0.962    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X97Y114        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[1]/C
                         clock pessimism              0.050     1.012    
                         clock uncertainty            0.231     1.243    
    SLICE_X97Y114        FDRE (Hold_fdre_C_D)         0.076     1.319    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_1_1  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.136ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_1_1_1 rise@0.136ns)
  Data Path Delay:        0.721ns  (logic 0.141ns (19.565%)  route 0.580ns (80.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns = ( 0.696 - 0.136 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.136     0.136 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.136 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     0.732    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.417 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.112    SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.138 r  SP_OV_i/REF_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.558     0.696    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/SCS_CLKS[1]
    SLICE_X41Y94         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141     0.837 r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[1]/Q
                         net (fo=1, routed)           0.580     1.416    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/DELAY[1]
    SLICE_X45Y97         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.827     0.829    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/MCLK
    SLICE_X45Y97         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[1]/C
                         clock pessimism              0.050     0.879    
                         clock uncertainty            0.231     1.110    
    SLICE_X45Y97         FDRE (Hold_fdre_C_D)         0.047     1.157    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_1_1  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.136ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_1_1_1 rise@0.136ns)
  Data Path Delay:        0.812ns  (logic 0.164ns (20.199%)  route 0.648ns (79.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.685ns = ( 0.821 - 0.136 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.136     0.136 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.136 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     0.732    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.417 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.112    SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.138 r  SP_OV_i/REF_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.683     0.821    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[1]
    SLICE_X90Y118        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y118        FDRE (Prop_fdre_C_Q)         0.164     0.985 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/Q
                         net (fo=1, routed)           0.648     1.633    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[1]
    SLICE_X93Y112        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.960     0.962    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X93Y112        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]/C
                         clock pessimism              0.050     1.012    
                         clock uncertainty            0.231     1.243    
    SLICE_X93Y112        FDRE (Hold_fdre_C_D)         0.076     1.319    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_1_1  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.223ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_1_1_1 fall@1.223ns)
  Data Path Delay:        0.268ns  (logic 0.146ns (54.457%)  route 0.122ns (45.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.550ns = ( 1.773 - 1.223 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.223     1.223 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.223 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     1.819    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.670 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.199    SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.225 f  SP_OV_i/REF_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.548     1.773    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[1]
    SLICE_X37Y77         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDRE (Prop_fdre_C_Q)         0.146     1.919 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[9]/Q
                         net (fo=1, routed)           0.122     2.041    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[9]
    SLICE_X40Y77         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.813     0.815    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X40Y77         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[9]/C
                         clock pessimism              0.050     0.865    
                         clock uncertainty            0.231     1.096    
    SLICE_X40Y77         FDRE (Hold_fdre_C_D)         0.075     1.171    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.930ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_1_1  {rise@0.136ns fall@1.223ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.223ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_1_1_1 fall@1.223ns)
  Data Path Delay:        0.325ns  (logic 0.146ns (44.940%)  route 0.179ns (55.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.550ns = ( 1.773 - 1.223 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.223     1.223 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.223 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     1.819    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.670 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.199    SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.225 f  SP_OV_i/REF_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.548     1.773    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[1]
    SLICE_X43Y77         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.146     1.919 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[9]/Q
                         net (fo=1, routed)           0.179     2.097    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]_0[9]
    SLICE_X41Y77         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.813     0.815    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X41Y77         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[9]/C
                         clock pessimism              0.050     0.865    
                         clock uncertainty            0.231     1.096    
    SLICE_X41Y77         FDRE (Hold_fdre_C_D)         0.071     1.167    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.930    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_SP_OV_clk_wiz_1_1_1
  To Clock:  clk_out1_SP_OV_clk_wiz_1_1_1

Setup :           13  Failing Endpoints,  Worst Slack       -1.319ns,  Total Violation       -9.676ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.319ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_1_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.815ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out3_SP_OV_clk_wiz_1_1_1 fall@1.359ns)
  Data Path Delay:        1.524ns  (logic 0.459ns (30.127%)  route 1.065ns (69.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.784ns = ( 3.958 - 2.174 ) 
    Source Clock Delay      (SCD):    1.909ns = ( 3.268 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.359 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806     3.165    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -0.628 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     1.261    SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.362 f  SP_OV_i/REF_CLK/inst/clkout3_buf/O
                         net (fo=16, routed)          1.906     3.268    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[2]
    SLICE_X87Y118        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_fdre_C_Q)         0.459     3.727 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[10]/Q
                         net (fo=1, routed)           1.065     4.791    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[10]
    SLICE_X93Y110        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.781     3.958    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X93Y110        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[10]/C
                         clock pessimism             -0.174     3.784    
                         clock uncertainty           -0.231     3.553    
    SLICE_X93Y110        FDRE (Setup_fdre_C_D)       -0.081     3.472    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[10]
  -------------------------------------------------------------------
                         required time                          3.472    
                         arrival time                          -4.791    
  -------------------------------------------------------------------
                         slack                                 -1.319    

Slack (VIOLATED) :        -1.226ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_1_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.815ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out3_SP_OV_clk_wiz_1_1_1 fall@1.359ns)
  Data Path Delay:        1.416ns  (logic 0.524ns (37.000%)  route 0.892ns (63.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.784ns = ( 3.958 - 2.174 ) 
    Source Clock Delay      (SCD):    1.959ns = ( 3.318 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.359 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806     3.165    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -0.628 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     1.261    SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.362 f  SP_OV_i/REF_CLK/inst/clkout3_buf/O
                         net (fo=16, routed)          1.956     3.318    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[2]
    SLICE_X90Y124        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y124        FDRE (Prop_fdre_C_Q)         0.524     3.842 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[10]/Q
                         net (fo=1, routed)           0.892     4.734    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[10]
    SLICE_X92Y110        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.781     3.958    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X92Y110        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[10]/C
                         clock pessimism             -0.174     3.784    
                         clock uncertainty           -0.231     3.553    
    SLICE_X92Y110        FDRE (Setup_fdre_C_D)       -0.045     3.508    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[10]
  -------------------------------------------------------------------
                         required time                          3.508    
                         arrival time                          -4.734    
  -------------------------------------------------------------------
                         slack                                 -1.226    

Slack (VIOLATED) :        -1.096ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_1_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.815ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out3_SP_OV_clk_wiz_1_1_1 fall@1.359ns)
  Data Path Delay:        1.265ns  (logic 0.524ns (41.427%)  route 0.741ns (58.573%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.780ns = ( 3.954 - 2.174 ) 
    Source Clock Delay      (SCD):    1.959ns = ( 3.318 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.359 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806     3.165    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -0.628 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     1.261    SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.362 f  SP_OV_i/REF_CLK/inst/clkout3_buf/O
                         net (fo=16, routed)          1.956     3.318    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[2]
    SLICE_X90Y124        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y124        FDRE (Prop_fdre_C_Q)         0.524     3.842 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[10]/Q
                         net (fo=1, routed)           0.741     4.583    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[10]
    SLICE_X91Y114        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.777     3.954    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X91Y114        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[10]/C
                         clock pessimism             -0.174     3.780    
                         clock uncertainty           -0.231     3.549    
    SLICE_X91Y114        FDRE (Setup_fdre_C_D)       -0.062     3.487    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[10]
  -------------------------------------------------------------------
                         required time                          3.487    
                         arrival time                          -4.583    
  -------------------------------------------------------------------
                         slack                                 -1.096    

Slack (VIOLATED) :        -1.063ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_1_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.815ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out3_SP_OV_clk_wiz_1_1_1 fall@1.359ns)
  Data Path Delay:        1.220ns  (logic 0.459ns (37.634%)  route 0.761ns (62.366%))
  Logic Levels:           0  
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 3.643 - 2.174 ) 
    Source Clock Delay      (SCD):    1.650ns = ( 3.009 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.359 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806     3.165    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -0.628 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     1.261    SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.362 f  SP_OV_i/REF_CLK/inst/clkout3_buf/O
                         net (fo=16, routed)          1.647     3.009    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[2]
    SLICE_X41Y84         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDRE (Prop_fdre_C_Q)         0.459     3.468 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[10]/Q
                         net (fo=1, routed)           0.761     4.228    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]_0[10]
    SLICE_X44Y76         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.466     3.643    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X44Y76         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[10]/C
                         clock pessimism             -0.174     3.469    
                         clock uncertainty           -0.231     3.238    
    SLICE_X44Y76         FDRE (Setup_fdre_C_D)       -0.072     3.166    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[10]
  -------------------------------------------------------------------
                         required time                          3.166    
                         arrival time                          -4.228    
  -------------------------------------------------------------------
                         slack                                 -1.063    

Slack (VIOLATED) :        -1.001ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_1_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.815ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out3_SP_OV_clk_wiz_1_1_1 fall@1.359ns)
  Data Path Delay:        1.203ns  (logic 0.524ns (43.540%)  route 0.679ns (56.460%))
  Logic Levels:           0  
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.781ns = ( 3.955 - 2.174 ) 
    Source Clock Delay      (SCD):    1.976ns = ( 3.335 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.359 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806     3.165    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -0.628 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     1.261    SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.362 f  SP_OV_i/REF_CLK/inst/clkout3_buf/O
                         net (fo=16, routed)          1.973     3.335    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[2]
    SLICE_X90Y111        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y111        FDRE (Prop_fdre_C_Q)         0.524     3.859 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[10]/Q
                         net (fo=1, routed)           0.679     4.538    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[10]
    SLICE_X94Y116        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.778     3.955    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X94Y116        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[10]/C
                         clock pessimism             -0.174     3.781    
                         clock uncertainty           -0.231     3.550    
    SLICE_X94Y116        FDRE (Setup_fdre_C_D)       -0.013     3.537    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[10]
  -------------------------------------------------------------------
                         required time                          3.537    
                         arrival time                          -4.538    
  -------------------------------------------------------------------
                         slack                                 -1.001    

Slack (VIOLATED) :        -0.979ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_1_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.815ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out3_SP_OV_clk_wiz_1_1_1 fall@1.359ns)
  Data Path Delay:        1.168ns  (logic 0.524ns (44.857%)  route 0.644ns (55.143%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 3.657 - 2.174 ) 
    Source Clock Delay      (SCD):    1.657ns = ( 3.016 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.359 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806     3.165    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -0.628 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     1.261    SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.362 f  SP_OV_i/REF_CLK/inst/clkout3_buf/O
                         net (fo=16, routed)          1.654     3.016    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/SCS_CLKS[2]
    SLICE_X42Y96         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.524     3.540 r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[10]/Q
                         net (fo=1, routed)           0.644     4.184    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/DELAY[10]
    SLICE_X49Y94         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.480     3.657    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/MCLK
    SLICE_X49Y94         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[10]/C
                         clock pessimism             -0.174     3.483    
                         clock uncertainty           -0.231     3.252    
    SLICE_X49Y94         FDRE (Setup_fdre_C_D)       -0.047     3.205    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[10]
  -------------------------------------------------------------------
                         required time                          3.205    
                         arrival time                          -4.184    
  -------------------------------------------------------------------
                         slack                                 -0.979    

Slack (VIOLATED) :        -0.968ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_1_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.815ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out3_SP_OV_clk_wiz_1_1_1 fall@1.359ns)
  Data Path Delay:        1.134ns  (logic 0.459ns (40.477%)  route 0.675ns (59.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.780ns = ( 3.954 - 2.174 ) 
    Source Clock Delay      (SCD):    1.979ns = ( 3.338 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.359 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806     3.165    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -0.628 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     1.261    SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.362 f  SP_OV_i/REF_CLK/inst/clkout3_buf/O
                         net (fo=16, routed)          1.976     3.338    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[2]
    SLICE_X95Y111        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y111        FDRE (Prop_fdre_C_Q)         0.459     3.797 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[10]/Q
                         net (fo=1, routed)           0.675     4.472    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[10]
    SLICE_X90Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.777     3.954    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X90Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[10]/C
                         clock pessimism             -0.174     3.780    
                         clock uncertainty           -0.231     3.549    
    SLICE_X90Y113        FDRE (Setup_fdre_C_D)       -0.045     3.504    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[10]
  -------------------------------------------------------------------
                         required time                          3.504    
                         arrival time                          -4.472    
  -------------------------------------------------------------------
                         slack                                 -0.968    

Slack (VIOLATED) :        -0.908ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_1_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.815ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out3_SP_OV_clk_wiz_1_1_1 fall@1.359ns)
  Data Path Delay:        1.051ns  (logic 0.459ns (43.668%)  route 0.592ns (56.332%))
  Logic Levels:           0  
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 3.648 - 2.174 ) 
    Source Clock Delay      (SCD):    1.649ns = ( 3.008 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.359 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806     3.165    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -0.628 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     1.261    SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.362 f  SP_OV_i/REF_CLK/inst/clkout3_buf/O
                         net (fo=16, routed)          1.646     3.008    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[2]
    SLICE_X40Y83         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y83         FDRE (Prop_fdre_C_Q)         0.459     3.467 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[10]/Q
                         net (fo=1, routed)           0.592     4.059    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[10]
    SLICE_X40Y79         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.471     3.648    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X40Y79         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[10]/C
                         clock pessimism             -0.174     3.474    
                         clock uncertainty           -0.231     3.243    
    SLICE_X40Y79         FDRE (Setup_fdre_C_D)       -0.092     3.151    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[10]
  -------------------------------------------------------------------
                         required time                          3.151    
                         arrival time                          -4.059    
  -------------------------------------------------------------------
                         slack                                 -0.908    

Slack (VIOLATED) :        -0.320ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_1_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.902ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out3_SP_OV_clk_wiz_1_1_1 rise@0.272ns)
  Data Path Delay:        1.554ns  (logic 0.456ns (29.335%)  route 1.098ns (70.665%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 3.645 - 2.174 ) 
    Source Clock Delay      (SCD):    1.640ns = ( 1.912 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.272 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806     2.078    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.715 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     0.174    SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.275 r  SP_OV_i/REF_CLK/inst/clkout3_buf/O
                         net (fo=16, routed)          1.637     1.912    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[2]
    SLICE_X39Y76         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.456     2.368 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[2]/Q
                         net (fo=1, routed)           1.098     3.466    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]_0[2]
    SLICE_X41Y77         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.468     3.645    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X41Y77         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[2]/C
                         clock pessimism             -0.174     3.471    
                         clock uncertainty           -0.231     3.240    
    SLICE_X41Y77         FDRE (Setup_fdre_C_D)       -0.093     3.147    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[2]
  -------------------------------------------------------------------
                         required time                          3.147    
                         arrival time                          -3.466    
  -------------------------------------------------------------------
                         slack                                 -0.320    

Slack (VIOLATED) :        -0.243ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_1_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.902ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out3_SP_OV_clk_wiz_1_1_1 rise@0.272ns)
  Data Path Delay:        1.453ns  (logic 0.518ns (35.647%)  route 0.935ns (64.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.783ns = ( 3.957 - 2.174 ) 
    Source Clock Delay      (SCD):    1.977ns = ( 2.249 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.272 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806     2.078    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.715 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     0.174    SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.275 r  SP_OV_i/REF_CLK/inst/clkout3_buf/O
                         net (fo=16, routed)          1.974     2.249    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[2]
    SLICE_X96Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y113        FDRE (Prop_fdre_C_Q)         0.518     2.767 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.935     3.702    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[2]
    SLICE_X97Y114        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.780     3.957    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X97Y114        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[2]/C
                         clock pessimism             -0.174     3.783    
                         clock uncertainty           -0.231     3.552    
    SLICE_X97Y114        FDRE (Setup_fdre_C_D)       -0.093     3.459    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[2]
  -------------------------------------------------------------------
                         required time                          3.459    
                         arrival time                          -3.702    
  -------------------------------------------------------------------
                         slack                                 -0.243    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_1_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.272ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out3_SP_OV_clk_wiz_1_1_1 rise@0.272ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.929%)  route 0.231ns (62.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.691ns = ( 0.963 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.272 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     0.868    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.281 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     0.248    SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.274 r  SP_OV_i/REF_CLK/inst/clkout3_buf/O
                         net (fo=16, routed)          0.689     0.963    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[2]
    SLICE_X91Y107        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y107        FDRE (Prop_fdre_C_Q)         0.141     1.104 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.231     1.335    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[2]
    SLICE_X93Y112        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.960     0.962    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X93Y112        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[2]/C
                         clock pessimism              0.050     1.012    
                         clock uncertainty            0.231     1.243    
    SLICE_X93Y112        FDRE (Hold_fdre_C_D)         0.047     1.290    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_1_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.272ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out3_SP_OV_clk_wiz_1_1_1 rise@0.272ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.437%)  route 0.232ns (58.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.689ns = ( 0.961 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.272 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     0.868    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.281 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     0.248    SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.274 r  SP_OV_i/REF_CLK/inst/clkout3_buf/O
                         net (fo=16, routed)          0.687     0.961    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[2]
    SLICE_X96Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y113        FDRE (Prop_fdre_C_Q)         0.164     1.125 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.232     1.357    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[2]
    SLICE_X90Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.959     0.961    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X90Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[2]/C
                         clock pessimism              0.050     1.011    
                         clock uncertainty            0.231     1.242    
    SLICE_X90Y113        FDRE (Hold_fdre_C_D)         0.064     1.306    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_1_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.272ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out3_SP_OV_clk_wiz_1_1_1 rise@0.272ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.649%)  route 0.351ns (71.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.964ns
    Source Clock Delay      (SCD):    0.663ns = ( 0.935 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.272 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     0.868    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.281 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     0.248    SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.274 r  SP_OV_i/REF_CLK/inst/clkout3_buf/O
                         net (fo=16, routed)          0.661     0.935    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[2]
    SLICE_X84Y117        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y117        FDRE (Prop_fdre_C_Q)         0.141     1.076 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.351     1.427    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[2]
    SLICE_X93Y110        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.962     0.964    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X93Y110        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[2]/C
                         clock pessimism              0.050     1.014    
                         clock uncertainty            0.231     1.245    
    SLICE_X93Y110        FDRE (Hold_fdre_C_D)         0.070     1.315    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_1_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.272ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out3_SP_OV_clk_wiz_1_1_1 rise@0.272ns)
  Data Path Delay:        0.519ns  (logic 0.141ns (27.170%)  route 0.378ns (72.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns = ( 0.831 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.272 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     0.868    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.281 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     0.248    SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.274 r  SP_OV_i/REF_CLK/inst/clkout3_buf/O
                         net (fo=16, routed)          0.558     0.831    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/SCS_CLKS[2]
    SLICE_X41Y96         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDRE (Prop_fdre_C_Q)         0.141     0.972 r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[2]/Q
                         net (fo=1, routed)           0.378     1.350    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/DELAY[2]
    SLICE_X45Y97         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.827     0.829    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/MCLK
    SLICE_X45Y97         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[2]/C
                         clock pessimism              0.050     0.879    
                         clock uncertainty            0.231     1.110    
    SLICE_X45Y97         FDRE (Hold_fdre_C_D)         0.075     1.185    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_1_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.272ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out3_SP_OV_clk_wiz_1_1_1 rise@0.272ns)
  Data Path Delay:        0.512ns  (logic 0.164ns (32.022%)  route 0.348ns (67.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.689ns = ( 0.961 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.272 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     0.868    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.281 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     0.248    SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.274 r  SP_OV_i/REF_CLK/inst/clkout3_buf/O
                         net (fo=16, routed)          0.687     0.961    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[2]
    SLICE_X96Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y113        FDRE (Prop_fdre_C_Q)         0.164     1.125 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.348     1.473    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[2]
    SLICE_X97Y114        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.960     0.962    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X97Y114        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[2]/C
                         clock pessimism              0.050     1.012    
                         clock uncertainty            0.231     1.243    
    SLICE_X97Y114        FDRE (Hold_fdre_C_D)         0.047     1.290    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_1_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.272ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out3_SP_OV_clk_wiz_1_1_1 rise@0.272ns)
  Data Path Delay:        0.570ns  (logic 0.141ns (24.741%)  route 0.429ns (75.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.548ns = ( 0.819 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.272 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     0.868    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.281 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     0.248    SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.274 r  SP_OV_i/REF_CLK/inst/clkout3_buf/O
                         net (fo=16, routed)          0.546     0.819    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[2]
    SLICE_X39Y76         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.141     0.960 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.429     1.389    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[2]
    SLICE_X40Y77         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.813     0.815    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X40Y77         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[2]/C
                         clock pessimism              0.050     0.865    
                         clock uncertainty            0.231     1.096    
    SLICE_X40Y77         FDRE (Hold_fdre_C_D)         0.072     1.168    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_1_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.272ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out3_SP_OV_clk_wiz_1_1_1 rise@0.272ns)
  Data Path Delay:        0.573ns  (logic 0.141ns (24.587%)  route 0.432ns (75.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.548ns = ( 0.819 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.272 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     0.868    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.281 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     0.248    SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.274 r  SP_OV_i/REF_CLK/inst/clkout3_buf/O
                         net (fo=16, routed)          0.546     0.819    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[2]
    SLICE_X39Y76         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.141     0.960 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.432     1.393    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]_0[2]
    SLICE_X41Y77         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.813     0.815    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X41Y77         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[2]/C
                         clock pessimism              0.050     0.865    
                         clock uncertainty            0.231     1.096    
    SLICE_X41Y77         FDRE (Hold_fdre_C_D)         0.047     1.143    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_1_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.272ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out3_SP_OV_clk_wiz_1_1_1 rise@0.272ns)
  Data Path Delay:        0.635ns  (logic 0.141ns (22.197%)  route 0.494ns (77.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.665ns = ( 0.937 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.272 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     0.868    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.281 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     0.248    SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.274 r  SP_OV_i/REF_CLK/inst/clkout3_buf/O
                         net (fo=16, routed)          0.663     0.937    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[2]
    SLICE_X88Y114        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDRE (Prop_fdre_C_Q)         0.141     1.078 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.494     1.572    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[2]
    SLICE_X92Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.959     0.961    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X92Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[2]/C
                         clock pessimism              0.050     1.011    
                         clock uncertainty            0.231     1.242    
    SLICE_X92Y113        FDRE (Hold_fdre_C_D)         0.076     1.318    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.572    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             1.130ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_1_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.359ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out3_SP_OV_clk_wiz_1_1_1 fall@1.359ns)
  Data Path Delay:        0.396ns  (logic 0.167ns (42.156%)  route 0.229ns (57.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns = ( 1.918 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.359 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     1.955    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.806 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.335    SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.361 f  SP_OV_i/REF_CLK/inst/clkout3_buf/O
                         net (fo=16, routed)          0.558     1.918    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/SCS_CLKS[2]
    SLICE_X42Y96         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.167     2.085 r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[10]/Q
                         net (fo=1, routed)           0.229     2.315    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/DELAY[10]
    SLICE_X49Y94         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.826     0.828    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/MCLK
    SLICE_X49Y94         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[10]/C
                         clock pessimism              0.050     0.878    
                         clock uncertainty            0.231     1.109    
    SLICE_X49Y94         FDRE (Hold_fdre_C_D)         0.075     1.184    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.147ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_1_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.359ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out3_SP_OV_clk_wiz_1_1_1 fall@1.359ns)
  Data Path Delay:        0.379ns  (logic 0.146ns (38.511%)  route 0.233ns (61.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.555ns = ( 1.913 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.359 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     1.955    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.806 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.335    SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.361 f  SP_OV_i/REF_CLK/inst/clkout3_buf/O
                         net (fo=16, routed)          0.553     1.913    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[2]
    SLICE_X40Y83         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y83         FDRE (Prop_fdre_C_Q)         0.146     2.059 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[10]/Q
                         net (fo=1, routed)           0.233     2.293    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[10]
    SLICE_X40Y79         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.815     0.817    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X40Y79         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[10]/C
                         clock pessimism              0.050     0.867    
                         clock uncertainty            0.231     1.098    
    SLICE_X40Y79         FDRE (Hold_fdre_C_D)         0.047     1.145    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  1.147    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_SP_OV_clk_wiz_1_1_1
  To Clock:  clk_out1_SP_OV_clk_wiz_1_1_1

Setup :           12  Failing Endpoints,  Worst Slack       -1.340ns,  Total Violation       -8.140ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.340ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SP_OV_clk_wiz_1_1_1  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.679ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out4_SP_OV_clk_wiz_1_1_1 fall@1.495ns)
  Data Path Delay:        1.341ns  (logic 0.459ns (34.222%)  route 0.882ns (65.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.782ns = ( 3.956 - 2.174 ) 
    Source Clock Delay      (SCD):    1.962ns = ( 3.457 - 1.495 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.495     1.495 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.495 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806     3.301    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.793    -0.492 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889     1.397    SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.498 f  SP_OV_i/REF_CLK/inst/clkout4_buf/O
                         net (fo=16, routed)          1.959     3.457    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[3]
    SLICE_X95Y125        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y125        FDRE (Prop_fdre_C_Q)         0.459     3.916 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[11]/Q
                         net (fo=1, routed)           0.882     4.798    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[11]
    SLICE_X93Y112        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.779     3.956    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X93Y112        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[11]/C
                         clock pessimism             -0.174     3.782    
                         clock uncertainty           -0.231     3.551    
    SLICE_X93Y112        FDRE (Setup_fdre_C_D)       -0.093     3.458    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[11]
  -------------------------------------------------------------------
                         required time                          3.458    
                         arrival time                          -4.798    
  -------------------------------------------------------------------
                         slack                                 -1.340    

Slack (VIOLATED) :        -1.121ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SP_OV_clk_wiz_1_1_1  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.679ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out4_SP_OV_clk_wiz_1_1_1 fall@1.495ns)
  Data Path Delay:        1.052ns  (logic 0.524ns (49.832%)  route 0.528ns (50.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 3.895 - 2.174 ) 
    Source Clock Delay      (SCD):    1.972ns = ( 3.467 - 1.495 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.495     1.495 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.495 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806     3.301    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.793    -0.492 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889     1.397    SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.498 f  SP_OV_i/REF_CLK/inst/clkout4_buf/O
                         net (fo=16, routed)          1.969     3.467    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[3]
    SLICE_X90Y115        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y115        FDRE (Prop_fdre_C_Q)         0.524     3.991 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[11]/Q
                         net (fo=1, routed)           0.528     4.518    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[11]
    SLICE_X87Y114        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.718     3.895    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X87Y114        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[11]/C
                         clock pessimism             -0.174     3.721    
                         clock uncertainty           -0.231     3.490    
    SLICE_X87Y114        FDRE (Setup_fdre_C_D)       -0.093     3.397    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[11]
  -------------------------------------------------------------------
                         required time                          3.397    
                         arrival time                          -4.518    
  -------------------------------------------------------------------
                         slack                                 -1.121    

Slack (VIOLATED) :        -1.065ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SP_OV_clk_wiz_1_1_1  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.679ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out4_SP_OV_clk_wiz_1_1_1 fall@1.495ns)
  Data Path Delay:        1.124ns  (logic 0.459ns (40.852%)  route 0.665ns (59.148%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 3.659 - 2.174 ) 
    Source Clock Delay      (SCD):    1.657ns = ( 3.152 - 1.495 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.495     1.495 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.495 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806     3.301    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.793    -0.492 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889     1.397    SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.498 f  SP_OV_i/REF_CLK/inst/clkout4_buf/O
                         net (fo=16, routed)          1.654     3.152    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/SCS_CLKS[3]
    SLICE_X41Y95         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.459     3.611 r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[11]/Q
                         net (fo=1, routed)           0.665     4.275    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/DELAY[11]
    SLICE_X45Y97         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.482     3.659    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/MCLK
    SLICE_X45Y97         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[11]/C
                         clock pessimism             -0.174     3.485    
                         clock uncertainty           -0.231     3.254    
    SLICE_X45Y97         FDRE (Setup_fdre_C_D)       -0.043     3.211    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[11]
  -------------------------------------------------------------------
                         required time                          3.211    
                         arrival time                          -4.275    
  -------------------------------------------------------------------
                         slack                                 -1.065    

Slack (VIOLATED) :        -1.054ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SP_OV_clk_wiz_1_1_1  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.679ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out4_SP_OV_clk_wiz_1_1_1 fall@1.495ns)
  Data Path Delay:        1.036ns  (logic 0.524ns (50.567%)  route 0.512ns (49.433%))
  Logic Levels:           0  
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.780ns = ( 3.954 - 2.174 ) 
    Source Clock Delay      (SCD):    1.979ns = ( 3.474 - 1.495 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.495     1.495 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.495 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806     3.301    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.793    -0.492 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889     1.397    SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.498 f  SP_OV_i/REF_CLK/inst/clkout4_buf/O
                         net (fo=16, routed)          1.976     3.474    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[3]
    SLICE_X94Y111        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y111        FDRE (Prop_fdre_C_Q)         0.524     3.998 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[11]/Q
                         net (fo=1, routed)           0.512     4.510    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[11]
    SLICE_X91Y114        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.777     3.954    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X91Y114        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[11]/C
                         clock pessimism             -0.174     3.780    
                         clock uncertainty           -0.231     3.549    
    SLICE_X91Y114        FDRE (Setup_fdre_C_D)       -0.093     3.456    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[11]
  -------------------------------------------------------------------
                         required time                          3.456    
                         arrival time                          -4.510    
  -------------------------------------------------------------------
                         slack                                 -1.054    

Slack (VIOLATED) :        -0.953ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SP_OV_clk_wiz_1_1_1  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.679ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out4_SP_OV_clk_wiz_1_1_1 fall@1.495ns)
  Data Path Delay:        0.961ns  (logic 0.459ns (47.740%)  route 0.502ns (52.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 3.648 - 2.174 ) 
    Source Clock Delay      (SCD):    1.647ns = ( 3.142 - 1.495 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.495     1.495 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.495 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806     3.301    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.793    -0.492 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889     1.397    SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.498 f  SP_OV_i/REF_CLK/inst/clkout4_buf/O
                         net (fo=16, routed)          1.644     3.142    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[3]
    SLICE_X39Y81         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.459     3.601 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[11]/Q
                         net (fo=1, routed)           0.502     4.103    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]_0[11]
    SLICE_X41Y79         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.471     3.648    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X41Y79         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[11]/C
                         clock pessimism             -0.174     3.474    
                         clock uncertainty           -0.231     3.243    
    SLICE_X41Y79         FDRE (Setup_fdre_C_D)       -0.093     3.150    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[11]
  -------------------------------------------------------------------
                         required time                          3.150    
                         arrival time                          -4.103    
  -------------------------------------------------------------------
                         slack                                 -0.953    

Slack (VIOLATED) :        -0.885ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SP_OV_clk_wiz_1_1_1  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.679ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out4_SP_OV_clk_wiz_1_1_1 fall@1.495ns)
  Data Path Delay:        0.939ns  (logic 0.459ns (48.878%)  route 0.480ns (51.122%))
  Logic Levels:           0  
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 3.648 - 2.174 ) 
    Source Clock Delay      (SCD):    1.647ns = ( 3.142 - 1.495 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.495     1.495 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.495 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806     3.301    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.793    -0.492 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889     1.397    SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.498 f  SP_OV_i/REF_CLK/inst/clkout4_buf/O
                         net (fo=16, routed)          1.644     3.142    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[3]
    SLICE_X39Y81         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.459     3.601 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[11]/Q
                         net (fo=1, routed)           0.480     4.081    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[11]
    SLICE_X41Y79         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.471     3.648    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X41Y79         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[11]/C
                         clock pessimism             -0.174     3.474    
                         clock uncertainty           -0.231     3.243    
    SLICE_X41Y79         FDRE (Setup_fdre_C_D)       -0.047     3.196    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[11]
  -------------------------------------------------------------------
                         required time                          3.196    
                         arrival time                          -4.081    
  -------------------------------------------------------------------
                         slack                                 -0.885    

Slack (VIOLATED) :        -0.816ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SP_OV_clk_wiz_1_1_1  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.679ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out4_SP_OV_clk_wiz_1_1_1 fall@1.495ns)
  Data Path Delay:        0.847ns  (logic 0.524ns (61.839%)  route 0.323ns (38.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.780ns = ( 3.954 - 2.174 ) 
    Source Clock Delay      (SCD):    1.976ns = ( 3.471 - 1.495 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.495     1.495 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.495 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806     3.301    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.793    -0.492 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889     1.397    SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.498 f  SP_OV_i/REF_CLK/inst/clkout4_buf/O
                         net (fo=16, routed)          1.973     3.471    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[3]
    SLICE_X92Y114        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y114        FDRE (Prop_fdre_C_Q)         0.524     3.995 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[11]/Q
                         net (fo=1, routed)           0.323     4.318    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[11]
    SLICE_X90Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.777     3.954    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X90Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[11]/C
                         clock pessimism             -0.174     3.780    
                         clock uncertainty           -0.231     3.549    
    SLICE_X90Y113        FDRE (Setup_fdre_C_D)       -0.047     3.502    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[11]
  -------------------------------------------------------------------
                         required time                          3.502    
                         arrival time                          -4.318    
  -------------------------------------------------------------------
                         slack                                 -0.816    

Slack (VIOLATED) :        -0.809ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SP_OV_clk_wiz_1_1_1  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.679ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out4_SP_OV_clk_wiz_1_1_1 fall@1.495ns)
  Data Path Delay:        0.856ns  (logic 0.524ns (61.198%)  route 0.332ns (38.802%))
  Logic Levels:           0  
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.783ns = ( 3.957 - 2.174 ) 
    Source Clock Delay      (SCD):    1.979ns = ( 3.474 - 1.495 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.495     1.495 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.495 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806     3.301    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.793    -0.492 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889     1.397    SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.498 f  SP_OV_i/REF_CLK/inst/clkout4_buf/O
                         net (fo=16, routed)          1.976     3.474    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[3]
    SLICE_X94Y111        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y111        FDRE (Prop_fdre_C_Q)         0.524     3.998 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[11]/Q
                         net (fo=1, routed)           0.332     4.330    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[11]
    SLICE_X94Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.780     3.957    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X94Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[11]/C
                         clock pessimism             -0.174     3.783    
                         clock uncertainty           -0.231     3.552    
    SLICE_X94Y113        FDRE (Setup_fdre_C_D)       -0.031     3.521    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[11]
  -------------------------------------------------------------------
                         required time                          3.521    
                         arrival time                          -4.330    
  -------------------------------------------------------------------
                         slack                                 -0.809    

Slack (VIOLATED) :        -0.050ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SP_OV_clk_wiz_1_1_1  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.766ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out4_SP_OV_clk_wiz_1_1_1 rise@0.408ns)
  Data Path Delay:        1.181ns  (logic 0.456ns (38.605%)  route 0.725ns (61.395%))
  Logic Levels:           0  
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.784ns = ( 3.958 - 2.174 ) 
    Source Clock Delay      (SCD):    1.974ns = ( 2.382 - 0.408 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.408     0.408 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.408 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806     2.214    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.793    -1.579 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889     0.310    SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     0.411 r  SP_OV_i/REF_CLK/inst/clkout4_buf/O
                         net (fo=16, routed)          1.971     2.382    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[3]
    SLICE_X101Y117       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y117       FDRE (Prop_fdre_C_Q)         0.456     2.838 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.725     3.563    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[3]
    SLICE_X93Y110        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.781     3.958    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X93Y110        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[3]/C
                         clock pessimism             -0.174     3.784    
                         clock uncertainty           -0.231     3.553    
    SLICE_X93Y110        FDRE (Setup_fdre_C_D)       -0.040     3.513    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[3]
  -------------------------------------------------------------------
                         required time                          3.513    
                         arrival time                          -3.563    
  -------------------------------------------------------------------
                         slack                                 -0.050    

Slack (VIOLATED) :        -0.032ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SP_OV_clk_wiz_1_1_1  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.766ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out4_SP_OV_clk_wiz_1_1_1 rise@0.408ns)
  Data Path Delay:        1.104ns  (logic 0.518ns (46.930%)  route 0.586ns (53.070%))
  Logic Levels:           0  
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.780ns = ( 3.954 - 2.174 ) 
    Source Clock Delay      (SCD):    1.978ns = ( 2.386 - 0.408 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.408     0.408 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.408 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806     2.214    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.793    -1.579 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889     0.310    SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     0.411 r  SP_OV_i/REF_CLK/inst/clkout4_buf/O
                         net (fo=16, routed)          1.975     2.386    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[3]
    SLICE_X92Y111        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y111        FDRE (Prop_fdre_C_Q)         0.518     2.904 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.586     3.489    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[3]
    SLICE_X91Y114        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.777     3.954    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X91Y114        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[3]/C
                         clock pessimism             -0.174     3.780    
                         clock uncertainty           -0.231     3.549    
    SLICE_X91Y114        FDRE (Setup_fdre_C_D)       -0.092     3.457    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[3]
  -------------------------------------------------------------------
                         required time                          3.457    
                         arrival time                          -3.489    
  -------------------------------------------------------------------
                         slack                                 -0.032    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SP_OV_clk_wiz_1_1_1  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.408ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out4_SP_OV_clk_wiz_1_1_1 rise@0.408ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.109%)  route 0.157ns (48.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.548ns = ( 0.955 - 0.408 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.408     0.408 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.408 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     1.004    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150    -0.145 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     0.384    SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.410 r  SP_OV_i/REF_CLK/inst/clkout4_buf/O
                         net (fo=16, routed)          0.546     0.955    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[3]
    SLICE_X42Y76         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.164     1.119 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.157     1.276    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[3]
    SLICE_X41Y77         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.813     0.815    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X41Y77         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[3]/C
                         clock pessimism              0.050     0.865    
                         clock uncertainty            0.231     1.096    
    SLICE_X41Y77         FDRE (Hold_fdre_C_D)         0.076     1.172    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SP_OV_clk_wiz_1_1_1  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.408ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out4_SP_OV_clk_wiz_1_1_1 rise@0.408ns)
  Data Path Delay:        0.314ns  (logic 0.164ns (52.221%)  route 0.150ns (47.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.548ns = ( 0.955 - 0.408 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.408     0.408 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.408 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     1.004    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150    -0.145 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     0.384    SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.410 r  SP_OV_i/REF_CLK/inst/clkout4_buf/O
                         net (fo=16, routed)          0.546     0.955    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[3]
    SLICE_X42Y76         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.164     1.119 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.150     1.269    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]_0[3]
    SLICE_X41Y77         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.813     0.815    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X41Y77         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[3]/C
                         clock pessimism              0.050     0.865    
                         clock uncertainty            0.231     1.096    
    SLICE_X41Y77         FDRE (Hold_fdre_C_D)         0.047     1.143    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SP_OV_clk_wiz_1_1_1  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.408ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out4_SP_OV_clk_wiz_1_1_1 rise@0.408ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.324%)  route 0.168ns (50.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.690ns = ( 1.098 - 0.408 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.408     0.408 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.408 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     1.004    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150    -0.145 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     0.384    SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.410 r  SP_OV_i/REF_CLK/inst/clkout4_buf/O
                         net (fo=16, routed)          0.688     1.098    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[3]
    SLICE_X92Y111        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y111        FDRE (Prop_fdre_C_Q)         0.164     1.262 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.168     1.430    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[3]
    SLICE_X94Y112        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.961     0.963    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X94Y112        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]/C
                         clock pessimism              0.050     1.013    
                         clock uncertainty            0.231     1.244    
    SLICE_X94Y112        FDRE (Hold_fdre_C_D)         0.053     1.297    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SP_OV_clk_wiz_1_1_1  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.408ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out4_SP_OV_clk_wiz_1_1_1 rise@0.408ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.674%)  route 0.224ns (61.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns = ( 0.968 - 0.408 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.408     0.408 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.408 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     1.004    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150    -0.145 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     0.384    SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.410 r  SP_OV_i/REF_CLK/inst/clkout4_buf/O
                         net (fo=16, routed)          0.559     0.968    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/SCS_CLKS[3]
    SLICE_X41Y97         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.141     1.109 r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[3]/Q
                         net (fo=1, routed)           0.224     1.333    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/DELAY[3]
    SLICE_X45Y97         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.827     0.829    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/MCLK
    SLICE_X45Y97         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[3]/C
                         clock pessimism              0.050     0.879    
                         clock uncertainty            0.231     1.110    
    SLICE_X45Y97         FDRE (Hold_fdre_C_D)         0.047     1.157    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SP_OV_clk_wiz_1_1_1  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.408ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out4_SP_OV_clk_wiz_1_1_1 rise@0.408ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.372%)  route 0.223ns (57.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.690ns = ( 1.098 - 0.408 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.408     0.408 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.408 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     1.004    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150    -0.145 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     0.384    SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.410 r  SP_OV_i/REF_CLK/inst/clkout4_buf/O
                         net (fo=16, routed)          0.688     1.098    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[3]
    SLICE_X92Y111        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y111        FDRE (Prop_fdre_C_Q)         0.164     1.262 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.223     1.485    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[3]
    SLICE_X90Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.959     0.961    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X90Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[3]/C
                         clock pessimism              0.050     1.011    
                         clock uncertainty            0.231     1.242    
    SLICE_X90Y113        FDRE (Hold_fdre_C_D)         0.064     1.306    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.485    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SP_OV_clk_wiz_1_1_1  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.408ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out4_SP_OV_clk_wiz_1_1_1 rise@0.408ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.041%)  route 0.273ns (65.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.964ns
    Source Clock Delay      (SCD):    0.688ns = ( 1.096 - 0.408 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.408     0.408 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.408 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     1.004    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150    -0.145 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     0.384    SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.410 r  SP_OV_i/REF_CLK/inst/clkout4_buf/O
                         net (fo=16, routed)          0.686     1.096    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[3]
    SLICE_X101Y117       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y117       FDRE (Prop_fdre_C_Q)         0.141     1.237 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.273     1.510    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[3]
    SLICE_X93Y110        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.962     0.964    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X93Y110        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[3]/C
                         clock pessimism              0.050     1.014    
                         clock uncertainty            0.231     1.245    
    SLICE_X93Y110        FDRE (Hold_fdre_C_D)         0.078     1.323    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SP_OV_clk_wiz_1_1_1  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.408ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out4_SP_OV_clk_wiz_1_1_1 rise@0.408ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.076%)  route 0.226ns (57.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.690ns = ( 1.098 - 0.408 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.408     0.408 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.408 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     1.004    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150    -0.145 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     0.384    SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.410 r  SP_OV_i/REF_CLK/inst/clkout4_buf/O
                         net (fo=16, routed)          0.688     1.098    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[3]
    SLICE_X92Y111        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y111        FDRE (Prop_fdre_C_Q)         0.164     1.262 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.226     1.487    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[3]
    SLICE_X91Y114        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.959     0.961    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X91Y114        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[3]/C
                         clock pessimism              0.050     1.011    
                         clock uncertainty            0.231     1.242    
    SLICE_X91Y114        FDRE (Hold_fdre_C_D)         0.047     1.289    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.487    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SP_OV_clk_wiz_1_1_1  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.408ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out4_SP_OV_clk_wiz_1_1_1 rise@0.408ns)
  Data Path Delay:        0.489ns  (logic 0.141ns (28.827%)  route 0.348ns (71.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.964ns
    Source Clock Delay      (SCD):    0.668ns = ( 1.076 - 0.408 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.408     0.408 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.408 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     1.004    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150    -0.145 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     0.384    SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.410 r  SP_OV_i/REF_CLK/inst/clkout4_buf/O
                         net (fo=16, routed)          0.666     1.076    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[3]
    SLICE_X88Y108        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y108        FDRE (Prop_fdre_C_Q)         0.141     1.217 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.348     1.565    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[3]
    SLICE_X92Y110        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.962     0.964    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X92Y110        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[3]/C
                         clock pessimism              0.050     1.014    
                         clock uncertainty            0.231     1.245    
    SLICE_X92Y110        FDRE (Hold_fdre_C_D)         0.064     1.309    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.565    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             1.148ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SP_OV_clk_wiz_1_1_1  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.495ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out4_SP_OV_clk_wiz_1_1_1 fall@1.495ns)
  Data Path Delay:        0.282ns  (logic 0.167ns (59.145%)  route 0.115ns (40.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.688ns = ( 2.183 - 1.495 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.495     1.495 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.495 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     2.091    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150     0.942 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     1.471    SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.497 f  SP_OV_i/REF_CLK/inst/clkout4_buf/O
                         net (fo=16, routed)          0.686     2.183    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[3]
    SLICE_X92Y114        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y114        FDRE (Prop_fdre_C_Q)         0.167     2.350 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[11]/Q
                         net (fo=1, routed)           0.115     2.465    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[11]
    SLICE_X90Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.959     0.961    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X90Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[11]/C
                         clock pessimism              0.050     1.011    
                         clock uncertainty            0.231     1.242    
    SLICE_X90Y113        FDRE (Hold_fdre_C_D)         0.075     1.317    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           2.465    
  -------------------------------------------------------------------
                         slack                                  1.148    

Slack (MET) :             1.167ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SP_OV_clk_wiz_1_1_1  {rise@0.408ns fall@1.495ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.495ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out4_SP_OV_clk_wiz_1_1_1 fall@1.495ns)
  Data Path Delay:        0.283ns  (logic 0.167ns (58.960%)  route 0.116ns (41.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.691ns = ( 2.186 - 1.495 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.495     1.495 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.495 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     2.091    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150     0.942 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     1.471    SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.497 f  SP_OV_i/REF_CLK/inst/clkout4_buf/O
                         net (fo=16, routed)          0.689     2.186    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[3]
    SLICE_X94Y111        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y111        FDRE (Prop_fdre_C_Q)         0.167     2.353 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[11]/Q
                         net (fo=1, routed)           0.116     2.469    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[11]
    SLICE_X94Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.960     0.962    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X94Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[11]/C
                         clock pessimism              0.050     1.012    
                         clock uncertainty            0.231     1.243    
    SLICE_X94Y113        FDRE (Hold_fdre_C_D)         0.059     1.302    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  1.167    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_SP_OV_clk_wiz_1_1_1
  To Clock:  clk_out1_SP_OV_clk_wiz_1_1_1

Setup :           15  Failing Endpoints,  Worst Slack       -1.527ns,  Total Violation      -11.355ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.527ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out5_SP_OV_clk_wiz_1_1_1  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.543ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out5_SP_OV_clk_wiz_1_1_1 fall@1.630ns)
  Data Path Delay:        1.392ns  (logic 0.459ns (32.985%)  route 0.933ns (67.015%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.782ns = ( 3.956 - 2.174 ) 
    Source Clock Delay      (SCD):    1.961ns = ( 3.591 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.630     1.630 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806     3.436    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.793    -0.357 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.889     1.532    SP_OV_i/REF_CLK/inst/clk_out5_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.633 f  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          1.958     3.591    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[4]
    SLICE_X91Y123        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y123        FDRE (Prop_fdre_C_Q)         0.459     4.050 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[12]/Q
                         net (fo=1, routed)           0.933     4.983    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[12]
    SLICE_X93Y112        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.779     3.956    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X93Y112        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[12]/C
                         clock pessimism             -0.174     3.782    
                         clock uncertainty           -0.231     3.551    
    SLICE_X93Y112        FDRE (Setup_fdre_C_D)       -0.095     3.456    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[12]
  -------------------------------------------------------------------
                         required time                          3.456    
                         arrival time                          -4.983    
  -------------------------------------------------------------------
                         slack                                 -1.527    

Slack (VIOLATED) :        -1.395ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out5_SP_OV_clk_wiz_1_1_1  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.543ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out5_SP_OV_clk_wiz_1_1_1 fall@1.630ns)
  Data Path Delay:        1.228ns  (logic 0.459ns (37.392%)  route 0.769ns (62.608%))
  Logic Levels:           0  
  Clock Path Skew:        -0.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 3.895 - 2.174 ) 
    Source Clock Delay      (SCD):    1.965ns = ( 3.595 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.630     1.630 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806     3.436    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.793    -0.357 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.889     1.532    SP_OV_i/REF_CLK/inst/clk_out5_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.633 f  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          1.962     3.595    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[4]
    SLICE_X91Y121        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y121        FDRE (Prop_fdre_C_Q)         0.459     4.054 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[12]/Q
                         net (fo=1, routed)           0.769     4.823    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[12]
    SLICE_X87Y114        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.718     3.895    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X87Y114        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[12]/C
                         clock pessimism             -0.174     3.721    
                         clock uncertainty           -0.231     3.490    
    SLICE_X87Y114        FDRE (Setup_fdre_C_D)       -0.062     3.428    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[12]
  -------------------------------------------------------------------
                         required time                          3.428    
                         arrival time                          -4.823    
  -------------------------------------------------------------------
                         slack                                 -1.395    

Slack (VIOLATED) :        -1.378ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out5_SP_OV_clk_wiz_1_1_1  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.543ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out5_SP_OV_clk_wiz_1_1_1 fall@1.630ns)
  Data Path Delay:        1.275ns  (logic 0.459ns (36.004%)  route 0.816ns (63.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.781ns = ( 3.955 - 2.174 ) 
    Source Clock Delay      (SCD):    1.978ns = ( 3.608 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.630     1.630 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806     3.436    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.793    -0.357 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.889     1.532    SP_OV_i/REF_CLK/inst/clk_out5_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.633 f  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          1.975     3.608    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[4]
    SLICE_X91Y108        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y108        FDRE (Prop_fdre_C_Q)         0.459     4.067 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[12]/Q
                         net (fo=1, routed)           0.816     4.883    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[12]
    SLICE_X94Y116        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.778     3.955    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X94Y116        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[12]/C
                         clock pessimism             -0.174     3.781    
                         clock uncertainty           -0.231     3.550    
    SLICE_X94Y116        FDRE (Setup_fdre_C_D)       -0.045     3.505    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[12]
  -------------------------------------------------------------------
                         required time                          3.505    
                         arrival time                          -4.883    
  -------------------------------------------------------------------
                         slack                                 -1.378    

Slack (VIOLATED) :        -1.348ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out5_SP_OV_clk_wiz_1_1_1  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.543ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out5_SP_OV_clk_wiz_1_1_1 fall@1.630ns)
  Data Path Delay:        1.264ns  (logic 0.459ns (36.325%)  route 0.805ns (63.675%))
  Logic Levels:           0  
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.782ns = ( 3.956 - 2.174 ) 
    Source Clock Delay      (SCD):    1.965ns = ( 3.595 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.630     1.630 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806     3.436    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.793    -0.357 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.889     1.532    SP_OV_i/REF_CLK/inst/clk_out5_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.633 f  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          1.962     3.595    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[4]
    SLICE_X91Y121        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y121        FDRE (Prop_fdre_C_Q)         0.459     4.054 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[12]/Q
                         net (fo=1, routed)           0.805     4.859    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[12]
    SLICE_X93Y112        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.779     3.956    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X93Y112        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[12]/C
                         clock pessimism             -0.174     3.782    
                         clock uncertainty           -0.231     3.551    
    SLICE_X93Y112        FDRE (Setup_fdre_C_D)       -0.040     3.511    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[12]
  -------------------------------------------------------------------
                         required time                          3.511    
                         arrival time                          -4.859    
  -------------------------------------------------------------------
                         slack                                 -1.348    

Slack (VIOLATED) :        -1.252ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out5_SP_OV_clk_wiz_1_1_1  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.543ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out5_SP_OV_clk_wiz_1_1_1 fall@1.630ns)
  Data Path Delay:        1.153ns  (logic 0.524ns (45.438%)  route 0.629ns (54.562%))
  Logic Levels:           0  
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 3.657 - 2.174 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 3.288 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.630     1.630 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806     3.436    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.793    -0.357 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.889     1.532    SP_OV_i/REF_CLK/inst/clk_out5_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.633 f  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          1.655     3.288    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/SCS_CLKS[4]
    SLICE_X46Y99         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.524     3.812 r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[12]/Q
                         net (fo=1, routed)           0.629     4.442    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/DELAY[12]
    SLICE_X49Y95         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.480     3.657    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/MCLK
    SLICE_X49Y95         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[12]/C
                         clock pessimism             -0.174     3.483    
                         clock uncertainty           -0.231     3.252    
    SLICE_X49Y95         FDRE (Setup_fdre_C_D)       -0.062     3.190    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[12]
  -------------------------------------------------------------------
                         required time                          3.190    
                         arrival time                          -4.442    
  -------------------------------------------------------------------
                         slack                                 -1.252    

Slack (VIOLATED) :        -1.216ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out5_SP_OV_clk_wiz_1_1_1  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.543ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out5_SP_OV_clk_wiz_1_1_1 fall@1.630ns)
  Data Path Delay:        1.111ns  (logic 0.524ns (47.176%)  route 0.587ns (52.824%))
  Logic Levels:           0  
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 3.643 - 2.174 ) 
    Source Clock Delay      (SCD):    1.637ns = ( 3.267 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.630     1.630 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806     3.436    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.793    -0.357 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.889     1.532    SP_OV_i/REF_CLK/inst/clk_out5_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.633 f  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          1.634     3.267    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[4]
    SLICE_X46Y74         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y74         FDRE (Prop_fdre_C_Q)         0.524     3.791 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[12]/Q
                         net (fo=1, routed)           0.587     4.378    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[12]
    SLICE_X44Y76         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.466     3.643    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X44Y76         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[12]/C
                         clock pessimism             -0.174     3.469    
                         clock uncertainty           -0.231     3.238    
    SLICE_X44Y76         FDRE (Setup_fdre_C_D)       -0.075     3.163    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[12]
  -------------------------------------------------------------------
                         required time                          3.163    
                         arrival time                          -4.378    
  -------------------------------------------------------------------
                         slack                                 -1.216    

Slack (VIOLATED) :        -1.172ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out5_SP_OV_clk_wiz_1_1_1  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.543ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out5_SP_OV_clk_wiz_1_1_1 fall@1.630ns)
  Data Path Delay:        1.051ns  (logic 0.459ns (43.688%)  route 0.592ns (56.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 3.648 - 2.174 ) 
    Source Clock Delay      (SCD):    1.640ns = ( 3.270 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.630     1.630 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806     3.436    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.793    -0.357 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.889     1.532    SP_OV_i/REF_CLK/inst/clk_out5_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.633 f  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          1.637     3.270    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[4]
    SLICE_X44Y77         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.459     3.729 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[12]/Q
                         net (fo=1, routed)           0.592     4.321    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]_0[12]
    SLICE_X41Y79         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.471     3.648    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X41Y79         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[12]/C
                         clock pessimism             -0.174     3.474    
                         clock uncertainty           -0.231     3.243    
    SLICE_X41Y79         FDRE (Setup_fdre_C_D)       -0.093     3.150    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[12]
  -------------------------------------------------------------------
                         required time                          3.150    
                         arrival time                          -4.321    
  -------------------------------------------------------------------
                         slack                                 -1.172    

Slack (VIOLATED) :        -1.045ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out5_SP_OV_clk_wiz_1_1_1  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.543ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out5_SP_OV_clk_wiz_1_1_1 fall@1.630ns)
  Data Path Delay:        1.005ns  (logic 0.459ns (45.692%)  route 0.546ns (54.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.781ns = ( 3.955 - 2.174 ) 
    Source Clock Delay      (SCD):    1.915ns = ( 3.545 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.630     1.630 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806     3.436    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.793    -0.357 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.889     1.532    SP_OV_i/REF_CLK/inst/clk_out5_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.633 f  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          1.912     3.545    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[4]
    SLICE_X88Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y113        FDRE (Prop_fdre_C_Q)         0.459     4.004 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[12]/Q
                         net (fo=1, routed)           0.546     4.550    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[12]
    SLICE_X92Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.778     3.955    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X92Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[12]/C
                         clock pessimism             -0.174     3.781    
                         clock uncertainty           -0.231     3.550    
    SLICE_X92Y113        FDRE (Setup_fdre_C_D)       -0.045     3.505    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[12]
  -------------------------------------------------------------------
                         required time                          3.505    
                         arrival time                          -4.550    
  -------------------------------------------------------------------
                         slack                                 -1.045    

Slack (VIOLATED) :        -0.217ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_SP_OV_clk_wiz_1_1_1  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.630ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out5_SP_OV_clk_wiz_1_1_1 rise@0.543ns)
  Data Path Delay:        1.212ns  (logic 0.518ns (42.753%)  route 0.694ns (57.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.780ns = ( 3.954 - 2.174 ) 
    Source Clock Delay      (SCD):    1.971ns = ( 2.514 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806     2.349    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.793    -1.444 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.889     0.445    SP_OV_i/REF_CLK/inst/clk_out5_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.546 r  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          1.968     2.514    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[4]
    SLICE_X98Y119        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y119        FDRE (Prop_fdre_C_Q)         0.518     3.032 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[4]/Q
                         net (fo=1, routed)           0.694     3.726    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[4]
    SLICE_X91Y114        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.777     3.954    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X91Y114        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[4]/C
                         clock pessimism             -0.174     3.780    
                         clock uncertainty           -0.231     3.549    
    SLICE_X91Y114        FDRE (Setup_fdre_C_D)       -0.040     3.509    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[4]
  -------------------------------------------------------------------
                         required time                          3.509    
                         arrival time                          -3.726    
  -------------------------------------------------------------------
                         slack                                 -0.217    

Slack (VIOLATED) :        -0.189ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_SP_OV_clk_wiz_1_1_1  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.630ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out5_SP_OV_clk_wiz_1_1_1 rise@0.543ns)
  Data Path Delay:        1.178ns  (logic 0.456ns (38.721%)  route 0.722ns (61.279%))
  Logic Levels:           0  
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.783ns = ( 3.957 - 2.174 ) 
    Source Clock Delay      (SCD):    1.975ns = ( 2.518 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.806     2.349    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.793    -1.444 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.889     0.445    SP_OV_i/REF_CLK/inst/clk_out5_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.546 r  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          1.972     2.518    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[4]
    SLICE_X101Y116       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y116       FDRE (Prop_fdre_C_Q)         0.456     2.974 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[4]/Q
                         net (fo=1, routed)           0.722     3.696    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[4]
    SLICE_X94Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.780     3.957    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X94Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[4]/C
                         clock pessimism             -0.174     3.783    
                         clock uncertainty           -0.231     3.552    
    SLICE_X94Y113        FDRE (Setup_fdre_C_D)       -0.045     3.507    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[4]
  -------------------------------------------------------------------
                         required time                          3.507    
                         arrival time                          -3.696    
  -------------------------------------------------------------------
                         slack                                 -0.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_SP_OV_clk_wiz_1_1_1  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.543ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out5_SP_OV_clk_wiz_1_1_1 rise@0.543ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.727%)  route 0.161ns (53.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.547ns = ( 1.090 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     1.140    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150    -0.009 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.529     0.519    SP_OV_i/REF_CLK/inst/clk_out5_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.545 r  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          0.545     1.090    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[4]
    SLICE_X40Y75         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDRE (Prop_fdre_C_Q)         0.141     1.231 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[4]/Q
                         net (fo=1, routed)           0.161     1.392    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]_0[4]
    SLICE_X40Y77         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.813     0.815    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X40Y77         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[4]/C
                         clock pessimism              0.050     0.865    
                         clock uncertainty            0.231     1.096    
    SLICE_X40Y77         FDRE (Hold_fdre_C_D)         0.046     1.142    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_SP_OV_clk_wiz_1_1_1  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.543ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out5_SP_OV_clk_wiz_1_1_1 rise@0.543ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.215%)  route 0.228ns (61.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns = ( 1.104 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     1.140    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150    -0.009 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.529     0.519    SP_OV_i/REF_CLK/inst/clk_out5_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.545 r  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          0.559     1.104    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/SCS_CLKS[4]
    SLICE_X43Y99         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141     1.245 r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[4]/Q
                         net (fo=1, routed)           0.228     1.473    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/DELAY[4]
    SLICE_X45Y97         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.827     0.829    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/MCLK
    SLICE_X45Y97         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[4]/C
                         clock pessimism              0.050     0.879    
                         clock uncertainty            0.231     1.110    
    SLICE_X45Y97         FDRE (Hold_fdre_C_D)         0.078     1.188    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_SP_OV_clk_wiz_1_1_1  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.543ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out5_SP_OV_clk_wiz_1_1_1 rise@0.543ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.215%)  route 0.228ns (61.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.554ns = ( 1.097 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     1.140    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150    -0.009 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.529     0.519    SP_OV_i/REF_CLK/inst/clk_out5_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.545 r  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          0.552     1.097    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[4]
    SLICE_X39Y82         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDRE (Prop_fdre_C_Q)         0.141     1.238 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[4]/Q
                         net (fo=1, routed)           0.228     1.466    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[4]
    SLICE_X40Y79         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.815     0.817    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X40Y79         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[4]/C
                         clock pessimism              0.050     0.867    
                         clock uncertainty            0.231     1.098    
    SLICE_X40Y79         FDRE (Hold_fdre_C_D)         0.071     1.169    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_SP_OV_clk_wiz_1_1_1  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.543ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out5_SP_OV_clk_wiz_1_1_1 rise@0.543ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.300%)  route 0.233ns (58.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.690ns = ( 1.234 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     1.140    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150    -0.009 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.529     0.519    SP_OV_i/REF_CLK/inst/clk_out5_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.545 r  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          0.688     1.234    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[4]
    SLICE_X90Y110        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y110        FDRE (Prop_fdre_C_Q)         0.164     1.398 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[4]/Q
                         net (fo=1, routed)           0.233     1.631    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[15]_0[4]
    SLICE_X92Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.959     0.961    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X92Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[4]/C
                         clock pessimism              0.050     1.011    
                         clock uncertainty            0.231     1.242    
    SLICE_X92Y113        FDRE (Hold_fdre_C_D)         0.075     1.317    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_SP_OV_clk_wiz_1_1_1  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.543ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out5_SP_OV_clk_wiz_1_1_1 rise@0.543ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.018%)  route 0.262ns (64.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.689ns = ( 1.233 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     1.140    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150    -0.009 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.529     0.519    SP_OV_i/REF_CLK/inst/clk_out5_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.545 r  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          0.687     1.233    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[4]
    SLICE_X101Y116       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y116       FDRE (Prop_fdre_C_Q)         0.141     1.374 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[4]/Q
                         net (fo=1, routed)           0.262     1.635    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[15]_0[4]
    SLICE_X94Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.960     0.962    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X94Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[4]/C
                         clock pessimism              0.050     1.012    
                         clock uncertainty            0.231     1.243    
    SLICE_X94Y113        FDRE (Hold_fdre_C_D)         0.076     1.319    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_SP_OV_clk_wiz_1_1_1  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.543ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out5_SP_OV_clk_wiz_1_1_1 rise@0.543ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.061%)  route 0.226ns (57.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.690ns = ( 1.234 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     1.140    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150    -0.009 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.529     0.519    SP_OV_i/REF_CLK/inst/clk_out5_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.545 r  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          0.688     1.234    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[4]
    SLICE_X90Y110        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y110        FDRE (Prop_fdre_C_Q)         0.164     1.398 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[4]/Q
                         net (fo=1, routed)           0.226     1.623    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[4]
    SLICE_X95Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.960     0.962    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X95Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[4]/C
                         clock pessimism              0.050     1.012    
                         clock uncertainty            0.231     1.243    
    SLICE_X95Y113        FDRE (Hold_fdre_C_D)         0.057     1.300    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_SP_OV_clk_wiz_1_1_1  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.543ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out5_SP_OV_clk_wiz_1_1_1 rise@0.543ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.166%)  route 0.216ns (56.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.691ns = ( 1.235 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     1.140    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150    -0.009 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.529     0.519    SP_OV_i/REF_CLK/inst/clk_out5_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.545 r  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          0.689     1.235    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[4]
    SLICE_X96Y111        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y111        FDRE (Prop_fdre_C_Q)         0.164     1.399 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[4]/Q
                         net (fo=1, routed)           0.216     1.615    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[15]_0[4]
    SLICE_X97Y114        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.960     0.962    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X97Y114        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[4]/C
                         clock pessimism              0.050     1.012    
                         clock uncertainty            0.231     1.243    
    SLICE_X97Y114        FDRE (Hold_fdre_C_D)         0.047     1.290    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_SP_OV_clk_wiz_1_1_1  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.543ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out5_SP_OV_clk_wiz_1_1_1 rise@0.543ns)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.086%)  route 0.267ns (61.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.686ns = ( 1.230 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     1.140    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150    -0.009 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.529     0.519    SP_OV_i/REF_CLK/inst/clk_out5_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.545 r  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          0.684     1.230    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[4]
    SLICE_X98Y119        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y119        FDRE (Prop_fdre_C_Q)         0.164     1.394 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[4]/Q
                         net (fo=1, routed)           0.267     1.660    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[15]_0[4]
    SLICE_X91Y114        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.959     0.961    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X91Y114        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[4]/C
                         clock pessimism              0.050     1.011    
                         clock uncertainty            0.231     1.242    
    SLICE_X91Y114        FDRE (Hold_fdre_C_D)         0.078     1.320    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             1.385ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out5_SP_OV_clk_wiz_1_1_1  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.630ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out5_SP_OV_clk_wiz_1_1_1 fall@1.630ns)
  Data Path Delay:        0.408ns  (logic 0.146ns (35.823%)  route 0.262ns (64.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.665ns = ( 2.296 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.630     1.630 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     2.227    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150     1.078 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.529     1.606    SP_OV_i/REF_CLK/inst/clk_out5_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.632 f  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          0.663     2.296    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[4]
    SLICE_X88Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y113        FDRE (Prop_fdre_C_Q)         0.146     2.442 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[12]/Q
                         net (fo=1, routed)           0.262     2.703    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[12]
    SLICE_X92Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.959     0.961    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X92Y113        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[12]/C
                         clock pessimism              0.050     1.011    
                         clock uncertainty            0.231     1.242    
    SLICE_X92Y113        FDRE (Hold_fdre_C_D)         0.076     1.318    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           2.703    
  -------------------------------------------------------------------
                         slack                                  1.385    

Slack (MET) :             1.394ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out5_SP_OV_clk_wiz_1_1_1  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.630ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out5_SP_OV_clk_wiz_1_1_1 fall@1.630ns)
  Data Path Delay:        0.359ns  (logic 0.146ns (40.709%)  route 0.213ns (59.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.550ns = ( 2.180 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.630     1.630 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.597     2.227    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150     1.078 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.529     1.606    SP_OV_i/REF_CLK/inst/clk_out5_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.632 f  SP_OV_i/REF_CLK/inst/clkout5_buf/O
                         net (fo=17, routed)          0.548     2.180    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[4]
    SLICE_X44Y77         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.146     2.326 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[12]/Q
                         net (fo=1, routed)           0.213     2.539    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[15]_0[12]
    SLICE_X41Y79         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.815     0.817    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X41Y79         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[12]/C
                         clock pessimism              0.050     0.867    
                         clock uncertainty            0.231     1.098    
    SLICE_X41Y79         FDRE (Hold_fdre_C_D)         0.047     1.145    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           2.539    
  -------------------------------------------------------------------
                         slack                                  1.394    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_SP_OV_clk_wiz_1_1_1

Setup :         1770  Failing Endpoints,  Worst Slack       -4.491ns,  Total Violation    -6424.213ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.491ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.054ns  (logic 1.596ns (52.261%)  route 1.458ns (47.739%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 31.984 - 30.435 ) 
    Source Clock Delay      (SCD):    3.013ns = ( 33.013 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.719    33.013    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X89Y88         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y88         FDRE (Prop_fdre_C_Q)         0.456    33.469 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/Q
                         net (fo=3, routed)           0.798    34.267    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/DEL0[3]
    SLICE_X87Y87         LUT4 (Prop_lut4_I3_O)        0.124    34.391 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[0]_i_36/O
                         net (fo=1, routed)           0.000    34.391    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[0]_i_36_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.941 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.941    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]_i_21_n_0
    SLICE_X87Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.055 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    35.055    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]_i_12_n_0
    SLICE_X87Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.169 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.169    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]_i_3_n_0
    SLICE_X87Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.283 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.659    35.943    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]_i_2_n_0
    SLICE_X86Y90         LUT2 (Prop_lut2_I0_O)        0.124    36.067 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[0]_i_1/O
                         net (fo=1, routed)           0.000    36.067    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[0]_i_1_n_0
    SLICE_X86Y90         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612    32.047    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.547    31.984    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/clk
    SLICE_X86Y90         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]/C
                         clock pessimism              0.000    31.984    
                         clock uncertainty           -0.490    31.495    
    SLICE_X86Y90         FDRE (Setup_fdre_C_D)        0.081    31.576    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]
  -------------------------------------------------------------------
                         required time                         31.576    
                         arrival time                         -36.067    
  -------------------------------------------------------------------
                         slack                                 -4.491    

Slack (VIOLATED) :        -4.486ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.743ns  (logic 0.580ns (21.143%)  route 2.163ns (78.857%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.849ns = ( 32.284 - 30.435 ) 
    Source Clock Delay      (SCD):    3.332ns = ( 33.332 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        2.038    33.332    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA2/U0/gpio_core_1/s_axi_aclk
    SLICE_X107Y127       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y127       FDRE (Prop_fdre_C_Q)         0.456    33.788 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=48, routed)          1.368    35.156    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/STAGE[2]
    SLICE_X111Y127       LUT4 (Prop_lut4_I3_O)        0.124    35.280 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps[19]_i_1/O
                         net (fo=5, routed)           0.795    36.075    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps[19]_i_1_n_0
    SLICE_X109Y127       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612    32.047    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.846    32.284    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X109Y127       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[16]/C
                         clock pessimism              0.000    32.284    
                         clock uncertainty           -0.490    31.794    
    SLICE_X109Y127       FDRE (Setup_fdre_C_CE)      -0.205    31.589    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[16]
  -------------------------------------------------------------------
                         required time                         31.589    
                         arrival time                         -36.075    
  -------------------------------------------------------------------
                         slack                                 -4.486    

Slack (VIOLATED) :        -4.486ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.743ns  (logic 0.580ns (21.143%)  route 2.163ns (78.857%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.849ns = ( 32.284 - 30.435 ) 
    Source Clock Delay      (SCD):    3.332ns = ( 33.332 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        2.038    33.332    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA2/U0/gpio_core_1/s_axi_aclk
    SLICE_X107Y127       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y127       FDRE (Prop_fdre_C_Q)         0.456    33.788 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=48, routed)          1.368    35.156    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/STAGE[2]
    SLICE_X111Y127       LUT4 (Prop_lut4_I3_O)        0.124    35.280 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps[19]_i_1/O
                         net (fo=5, routed)           0.795    36.075    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps[19]_i_1_n_0
    SLICE_X109Y127       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612    32.047    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.846    32.284    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X109Y127       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[17]/C
                         clock pessimism              0.000    32.284    
                         clock uncertainty           -0.490    31.794    
    SLICE_X109Y127       FDRE (Setup_fdre_C_CE)      -0.205    31.589    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[17]
  -------------------------------------------------------------------
                         required time                         31.589    
                         arrival time                         -36.075    
  -------------------------------------------------------------------
                         slack                                 -4.486    

Slack (VIOLATED) :        -4.486ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.743ns  (logic 0.580ns (21.143%)  route 2.163ns (78.857%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.849ns = ( 32.284 - 30.435 ) 
    Source Clock Delay      (SCD):    3.332ns = ( 33.332 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        2.038    33.332    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA2/U0/gpio_core_1/s_axi_aclk
    SLICE_X107Y127       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y127       FDRE (Prop_fdre_C_Q)         0.456    33.788 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=48, routed)          1.368    35.156    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/STAGE[2]
    SLICE_X111Y127       LUT4 (Prop_lut4_I3_O)        0.124    35.280 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps[19]_i_1/O
                         net (fo=5, routed)           0.795    36.075    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps[19]_i_1_n_0
    SLICE_X109Y127       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612    32.047    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.846    32.284    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X109Y127       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[18]/C
                         clock pessimism              0.000    32.284    
                         clock uncertainty           -0.490    31.794    
    SLICE_X109Y127       FDRE (Setup_fdre_C_CE)      -0.205    31.589    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[18]
  -------------------------------------------------------------------
                         required time                         31.589    
                         arrival time                         -36.075    
  -------------------------------------------------------------------
                         slack                                 -4.486    

Slack (VIOLATED) :        -4.486ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.743ns  (logic 0.580ns (21.143%)  route 2.163ns (78.857%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.849ns = ( 32.284 - 30.435 ) 
    Source Clock Delay      (SCD):    3.332ns = ( 33.332 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        2.038    33.332    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA2/U0/gpio_core_1/s_axi_aclk
    SLICE_X107Y127       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y127       FDRE (Prop_fdre_C_Q)         0.456    33.788 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=48, routed)          1.368    35.156    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/STAGE[2]
    SLICE_X111Y127       LUT4 (Prop_lut4_I3_O)        0.124    35.280 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps[19]_i_1/O
                         net (fo=5, routed)           0.795    36.075    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps[19]_i_1_n_0
    SLICE_X109Y127       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612    32.047    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.846    32.284    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X109Y127       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[19]/C
                         clock pessimism              0.000    32.284    
                         clock uncertainty           -0.490    31.794    
    SLICE_X109Y127       FDRE (Setup_fdre_C_CE)      -0.205    31.589    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[19]
  -------------------------------------------------------------------
                         required time                         31.589    
                         arrival time                         -36.075    
  -------------------------------------------------------------------
                         slack                                 -4.486    

Slack (VIOLATED) :        -4.454ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.016ns  (logic 1.596ns (52.922%)  route 1.420ns (47.078%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 31.985 - 30.435 ) 
    Source Clock Delay      (SCD):    3.011ns = ( 33.011 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.717    33.011    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X80Y87         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y87         FDRE (Prop_fdre_C_Q)         0.456    33.467 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/Q
                         net (fo=3, routed)           0.690    34.157    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/DEL2[3]
    SLICE_X81Y88         LUT4 (Prop_lut4_I3_O)        0.124    34.281 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[2]_i_36/O
                         net (fo=1, routed)           0.000    34.281    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[2]_i_36_n_0
    SLICE_X81Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.831 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.831    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]_i_21_n_0
    SLICE_X81Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.945 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.945    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]_i_12_n_0
    SLICE_X81Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.059 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.059    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]_i_3_n_0
    SLICE_X81Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.173 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.729    35.903    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]_i_2_n_0
    SLICE_X82Y91         LUT2 (Prop_lut2_I0_O)        0.124    36.027 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[2]_i_1/O
                         net (fo=1, routed)           0.000    36.027    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[2]_i_1_n_0
    SLICE_X82Y91         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612    32.047    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.548    31.985    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/clk
    SLICE_X82Y91         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]/C
                         clock pessimism              0.000    31.985    
                         clock uncertainty           -0.490    31.496    
    SLICE_X82Y91         FDRE (Setup_fdre_C_D)        0.077    31.573    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]
  -------------------------------------------------------------------
                         required time                         31.573    
                         arrival time                         -36.027    
  -------------------------------------------------------------------
                         slack                                 -4.454    

Slack (VIOLATED) :        -4.445ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.958ns  (logic 1.772ns (59.907%)  route 1.186ns (40.093%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -1.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 32.043 - 30.435 ) 
    Source Clock Delay      (SCD):    3.070ns = ( 33.070 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.776    33.070    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X90Y86         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y86         FDRE (Prop_fdre_C_Q)         0.478    33.548 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=3, routed)           0.575    34.123    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/DEL3[1]
    SLICE_X93Y86         LUT4 (Prop_lut4_I3_O)        0.296    34.419 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[3]_i_37/O
                         net (fo=1, routed)           0.000    34.419    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[3]_i_37_n_0
    SLICE_X93Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.951 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.951    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]_i_21_n_0
    SLICE_X93Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.065 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    35.065    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]_i_12_n_0
    SLICE_X93Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.179 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.179    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]_i_3_n_0
    SLICE_X93Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.293 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.611    35.904    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts0
    SLICE_X91Y89         LUT2 (Prop_lut2_I0_O)        0.124    36.028 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[3]_i_1/O
                         net (fo=1, routed)           0.000    36.028    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[3]_i_1_n_0
    SLICE_X91Y89         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612    32.047    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.606    32.043    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/clk
    SLICE_X91Y89         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]/C
                         clock pessimism              0.000    32.043    
                         clock uncertainty           -0.490    31.554    
    SLICE_X91Y89         FDRE (Setup_fdre_C_D)        0.029    31.583    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]
  -------------------------------------------------------------------
                         required time                         31.583    
                         arrival time                         -36.028    
  -------------------------------------------------------------------
                         slack                                 -4.445    

Slack (VIOLATED) :        -4.400ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.913ns  (logic 1.703ns (58.462%)  route 1.210ns (41.538%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -1.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 31.983 - 30.435 ) 
    Source Clock Delay      (SCD):    3.010ns = ( 33.010 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.716    33.010    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X83Y85         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y85         FDRE (Prop_fdre_C_Q)         0.419    33.429 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=3, routed)           0.620    34.049    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/DEL1[1]
    SLICE_X82Y85         LUT4 (Prop_lut4_I3_O)        0.296    34.345 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[1]_i_37/O
                         net (fo=1, routed)           0.000    34.345    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[1]_i_37_n_0
    SLICE_X82Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.858 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.858    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_21_n_0
    SLICE_X82Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.975 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.975    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_12_n_0
    SLICE_X82Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.092 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.092    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_3_n_0
    SLICE_X82Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.209 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.590    35.799    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_2_n_0
    SLICE_X85Y88         LUT2 (Prop_lut2_I0_O)        0.124    35.923 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[1]_i_1/O
                         net (fo=1, routed)           0.000    35.923    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[1]_i_1_n_0
    SLICE_X85Y88         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612    32.047    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.546    31.983    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/clk
    SLICE_X85Y88         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]/C
                         clock pessimism              0.000    31.983    
                         clock uncertainty           -0.490    31.494    
    SLICE_X85Y88         FDRE (Setup_fdre_C_D)        0.029    31.523    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]
  -------------------------------------------------------------------
                         required time                         31.523    
                         arrival time                         -35.923    
  -------------------------------------------------------------------
                         slack                                 -4.400    

Slack (VIOLATED) :        -4.334ns  (required time - arrival time)
  Source:                 SP_OV_i/T_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.847ns  (logic 0.704ns (24.729%)  route 2.143ns (75.271%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -1.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 31.892 - 30.435 ) 
    Source Clock Delay      (SCD):    2.919ns = ( 32.919 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.625    32.919    SP_OV_i/T_UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y78         FDRE                                         r  SP_OV_i/T_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y78         FDRE (Prop_fdre_C_Q)         0.456    33.375 f  SP_OV_i/T_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=5, routed)           1.246    34.621    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ex_stop_en
    SLICE_X53Y72         LUT6 (Prop_lut6_I4_O)        0.124    34.745 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/stopped_i_2/O
                         net (fo=1, routed)           0.897    35.642    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/EX_TRIG_CTL_0/U0/stopped
    SLICE_X52Y72         LUT2 (Prop_lut2_I0_O)        0.124    35.766 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/stopped_i_1/O
                         net (fo=1, routed)           0.000    35.766    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg_1
    SLICE_X52Y72         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612    32.047    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.455    31.892    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X52Y72         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg/C
                         clock pessimism              0.000    31.892    
                         clock uncertainty           -0.490    31.403    
    SLICE_X52Y72         FDRE (Setup_fdre_C_D)        0.029    31.432    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg
  -------------------------------------------------------------------
                         required time                         31.432    
                         arrival time                         -35.766    
  -------------------------------------------------------------------
                         slack                                 -4.334    

Slack (VIOLATED) :        -4.323ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.291ns  (logic 0.580ns (25.316%)  route 1.711ns (74.684%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 31.985 - 30.435 ) 
    Source Clock Delay      (SCD):    3.004ns = ( 33.004 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.710    33.004    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y89         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDRE (Prop_fdre_C_Q)         0.456    33.460 f  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.587    34.047    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rst
    SLICE_X57Y89         LUT3 (Prop_lut3_I2_O)        0.124    34.171 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/crst00/O
                         net (fo=6, routed)           1.124    35.295    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/p_0_in
    SLICE_X82Y91         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        1.612    32.047    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        1.548    31.985    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/clk
    SLICE_X82Y91         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]/C
                         clock pessimism              0.000    31.985    
                         clock uncertainty           -0.490    31.496    
    SLICE_X82Y91         FDRE (Setup_fdre_C_R)       -0.524    30.972    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]
  -------------------------------------------------------------------
                         required time                         30.972    
                         arrival time                         -35.295    
  -------------------------------------------------------------------
                         slack                                 -4.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.148ns (29.820%)  route 0.348ns (70.180%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.629     0.965    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y116        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y116        FDRE (Prop_fdre_C_Q)         0.148     1.113 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=2, routed)           0.348     1.461    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/s_axis_config_tdata[29]
    SLICE_X53Y102        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.909     0.911    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/aclk
    SLICE_X53Y102        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[29]/C
                         clock pessimism              0.000     0.911    
                         clock uncertainty            0.490     1.401    
    SLICE_X53Y102        FDRE (Hold_fdre_C_D)         0.013     1.414    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.461    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.148ns (29.157%)  route 0.360ns (70.843%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.631     0.967    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y118        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y118        FDRE (Prop_fdre_C_Q)         0.148     1.115 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=2, routed)           0.360     1.475    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/s_axis_config_tdata[24]
    SLICE_X40Y107        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.911     0.913    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/aclk
    SLICE_X40Y107        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[24]/C
                         clock pessimism              0.000     0.913    
                         clock uncertainty            0.490     1.403    
    SLICE_X40Y107        FDRE (Hold_fdre_C_D)         0.019     1.422    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.164ns (29.724%)  route 0.388ns (70.276%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.629     0.965    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y116        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y116        FDRE (Prop_fdre_C_Q)         0.164     1.129 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2, routed)           0.388     1.517    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/s_axis_config_tdata[31]
    SLICE_X50Y103        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.908     0.910    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/aclk
    SLICE_X50Y103        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[31]/C
                         clock pessimism              0.000     0.910    
                         clock uncertainty            0.490     1.400    
    SLICE_X50Y103        FDRE (Hold_fdre_C_D)         0.063     1.463    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.517    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.141ns (25.143%)  route 0.420ns (74.857%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.629     0.965    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y116        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y116        FDRE (Prop_fdre_C_Q)         0.141     1.106 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/Q
                         net (fo=2, routed)           0.420     1.526    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/s_axis_config_tdata[43]
    SLICE_X51Y101        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.909     0.911    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/aclk
    SLICE_X51Y101        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[43]/C
                         clock pessimism              0.000     0.911    
                         clock uncertainty            0.490     1.401    
    SLICE_X51Y101        FDRE (Hold_fdre_C_D)         0.070     1.471    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.526    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.128ns (25.487%)  route 0.374ns (74.513%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.630     0.966    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y115        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDRE (Prop_fdre_C_Q)         0.128     1.094 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/Q
                         net (fo=2, routed)           0.374     1.468    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/s_axis_config_tdata[39]
    SLICE_X50Y103        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.908     0.910    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/aclk
    SLICE_X50Y103        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[39]/C
                         clock pessimism              0.000     0.910    
                         clock uncertainty            0.490     1.400    
    SLICE_X50Y103        FDRE (Hold_fdre_C_D)         0.009     1.409    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.164ns (35.215%)  route 0.302ns (64.785%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.656     0.992    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X54Y110        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y110        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/Q
                         net (fo=2, routed)           0.302     1.458    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/s_axis_config_tdata[34]
    SLICE_X54Y96         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.847     0.849    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/aclk
    SLICE_X54Y96         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[34]/C
                         clock pessimism              0.000     0.849    
                         clock uncertainty            0.490     1.339    
    SLICE_X54Y96         FDRE (Hold_fdre_C_D)         0.059     1.398    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.141ns (25.817%)  route 0.405ns (74.183%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.635     0.971    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y116        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/Q
                         net (fo=2, routed)           0.405     1.517    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/s_axis_config_tdata[39]
    SLICE_X36Y106        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.912     0.914    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/aclk
    SLICE_X36Y106        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[39]/C
                         clock pessimism              0.000     0.914    
                         clock uncertainty            0.490     1.404    
    SLICE_X36Y106        FDRE (Hold_fdre_C_D)         0.052     1.456    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.517    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/pipelined_dc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.164ns (29.274%)  route 0.396ns (70.726%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.577     0.913    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X62Y89         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[16]/Q
                         net (fo=2, routed)           0.396     1.473    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/DC2[15]
    SLICE_X60Y89         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/pipelined_dc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.848     0.850    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/clk
    SLICE_X60Y89         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/pipelined_dc_reg[15]/C
                         clock pessimism              0.000     0.850    
                         clock uncertainty            0.490     1.340    
    SLICE_X60Y89         FDRE (Hold_fdre_C_D)         0.071     1.411    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/pipelined_dc_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/pipelined_dc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.141ns (25.483%)  route 0.412ns (74.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.603     0.939    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X97Y86         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y86         FDRE (Prop_fdre_C_Q)         0.141     1.080 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[18]/Q
                         net (fo=2, routed)           0.412     1.492    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/DC3[13]
    SLICE_X98Y86         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/pipelined_dc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.875     0.877    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/clk
    SLICE_X98Y86         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/pipelined_dc_reg[13]/C
                         clock pessimism              0.000     0.877    
                         clock uncertainty            0.490     1.367    
    SLICE_X98Y86         FDRE (Hold_fdre_C_D)         0.063     1.430    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/pipelined_dc_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.141ns (24.982%)  route 0.423ns (75.018%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.637     0.973    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y112        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y112        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/Q
                         net (fo=2, routed)           0.423     1.537    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/s_axis_config_tdata[34]
    SLICE_X43Y105        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8088, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1869, routed)        0.912     0.914    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/aclk
    SLICE_X43Y105        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[34]/C
                         clock pessimism              0.000     0.914    
                         clock uncertainty            0.490     1.404    
    SLICE_X43Y105        FDRE (Hold_fdre_C_D)         0.071     1.475    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.062    





