
*** Running vivado
    with args -log ra_pq_s_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ra_pq_s_wrapper.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source ra_pq_s_wrapper.tcl -notrace
Command: synth_design -top ra_pq_s_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7528
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1138.828 ; gain = 30.586
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ra_pq_s_wrapper' [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/ra_pq_s/ra_pq_s_wrapper.sv:14]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/ra_pq_s/debounce.sv:13]
	Parameter CLKPD_NS bound to: 10 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DEBOUNCE_MS bound to: 10 - type: integer 
	Parameter CTRBITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debounce' (1#1) [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/ra_pq_s/debounce.sv:13]
INFO: [Synth 8-6157] synthesizing module 'single_pulser' [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/ra_pq_s/single_pulser.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'single_pulser' (2#1) [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/ra_pq_s/single_pulser.sv:12]
INFO: [Synth 8-6157] synthesizing module 'pq_rd_if' [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/pq_rd_if.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'pq_rd_if' (2#1) [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/pq_rd_if.sv:13]
INFO: [Synth 8-6157] synthesizing module 'ra_pq_s' [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/ra_pq_s/ra_pq_s.sv:18]
INFO: [Synth 8-6157] synthesizing module 'ra_pq_sort2' [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/ra_pq_s/ra_pq_sort2.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'ra_pq_sort2' (3#1) [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/ra_pq_s/ra_pq_sort2.sv:13]
INFO: [Synth 8-6157] synthesizing module 'ra_pq_reg' [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/ra_pq_s/ra_pq_reg.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'ra_pq_reg' (4#1) [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/ra_pq_s/ra_pq_reg.sv:12]
INFO: [Synth 8-6157] synthesizing module 'ra_pq_mux3' [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/ra_pq_s/ra_pq_mux3.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'ra_pq_mux3' (5#1) [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/ra_pq_s/ra_pq_mux3.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'ra_pq_s' (6#1) [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/ra_pq_s/ra_pq_s.sv:18]
INFO: [Synth 8-6157] synthesizing module 'sevenseg_ctl' [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/ra_pq_s/sevenseg_ctl.sv:18]
INFO: [Synth 8-6157] synthesizing module 'period_enb' [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/ra_pq_s/period_enb.sv:20]
	Parameter PERIOD_MS bound to: 1 - type: integer 
	Parameter PERIOD_US bound to: 1000 - type: integer 
	Parameter PERIOD_NS bound to: 1000000 - type: integer 
	Parameter CLKFREQ_MHZ bound to: 100 - type: integer 
	Parameter CLKPD_NS bound to: 10 - type: integer 
	Parameter PERIOD_COUNT_LIMIT bound to: 100000 - type: integer 
	Parameter PERIOD_COUNT_BITS bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'period_enb' (7#1) [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/ra_pq_s/period_enb.sv:20]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/ra_pq_s/counter.sv:23]
	Parameter W bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (8#1) [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/ra_pq_s/counter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'dec_3_8_n' [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/ra_pq_s/dec_3_8_n.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/ra_pq_s/dec_3_8_n.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'dec_3_8_n' (9#1) [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/ra_pq_s/dec_3_8_n.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mux8' [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/ra_pq_s/mux8.sv:23]
	Parameter W bound to: 7 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/ra_pq_s/mux8.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'mux8' (10#1) [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/ra_pq_s/mux8.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sevenseg_ext_n' [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/ra_pq_s/sevenseg_ext_n.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'sevenseg_ext_n' (11#1) [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/ra_pq_s/sevenseg_ext_n.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'sevenseg_ctl' (12#1) [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/ra_pq_s/sevenseg_ctl.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'ra_pq_s_wrapper' (13#1) [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/ra_pq_s/ra_pq_s_wrapper.sv:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1278.867 ; gain = 170.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1278.867 ; gain = 170.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1278.867 ; gain = 170.625
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1417.805 ; gain = 31.312
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/ra_pq_s/ra_pq.xdc]
Finished Parsing XDC File [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/ra_pq_s/ra_pq.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/ra_pq_s/ra_pq.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ra_pq_s_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ra_pq_s_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1773.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.364 . Memory (MB): peak = 1773.387 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:46 ; elapsed = 00:00:45 . Memory (MB): peak = 1773.387 ; gain = 665.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:46 ; elapsed = 00:00:45 . Memory (MB): peak = 1773.387 ; gain = 665.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:45 . Memory (MB): peak = 1773.387 ; gain = 665.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:50 ; elapsed = 00:00:50 . Memory (MB): peak = 1773.387 ; gain = 665.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2048  
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4092  
	   4 Input   32 Bit        Muxes := 2     
	   8 Input    8 Bit        Muxes := 1     
	  17 Input    7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:36 ; elapsed = 00:05:31 . Memory (MB): peak = 1773.387 ; gain = 665.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:51 ; elapsed = 00:05:49 . Memory (MB): peak = 1773.387 ; gain = 665.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:39 ; elapsed = 00:06:39 . Memory (MB): peak = 1880.363 ; gain = 772.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:02 ; elapsed = 00:08:18 . Memory (MB): peak = 1890.176 ; gain = 781.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:23 ; elapsed = 00:08:43 . Memory (MB): peak = 1985.770 ; gain = 877.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:24 ; elapsed = 00:08:43 . Memory (MB): peak = 1985.770 ; gain = 877.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:08:35 ; elapsed = 00:09:55 . Memory (MB): peak = 1985.770 ; gain = 877.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:08:36 ; elapsed = 00:09:56 . Memory (MB): peak = 1985.770 ; gain = 877.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:08:47 ; elapsed = 00:10:07 . Memory (MB): peak = 1985.770 ; gain = 877.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:08:48 ; elapsed = 00:10:08 . Memory (MB): peak = 1985.770 ; gain = 877.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |  4109|
|3     |LUT1   |     6|
|4     |LUT2   |     7|
|5     |LUT3   | 48474|
|6     |LUT4   | 16355|
|7     |LUT5   | 57034|
|8     |LUT6   | 16434|
|9     |FDRE   | 49224|
|10    |IBUF   |    20|
|11    |OBUF   |    19|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:08:48 ; elapsed = 00:10:08 . Memory (MB): peak = 1985.770 ; gain = 877.527
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:08:06 ; elapsed = 00:09:41 . Memory (MB): peak = 1985.770 ; gain = 383.008
Synthesis Optimization Complete : Time (s): cpu = 00:08:48 ; elapsed = 00:10:09 . Memory (MB): peak = 1985.770 ; gain = 877.527
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2005.684 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4109 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 2213.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:09:49 ; elapsed = 00:11:11 . Memory (MB): peak = 2213.828 ; gain = 1105.586
INFO: [Common 17-1381] The checkpoint 'C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/ra_pq_s/ra_pq_s_project.runs/synth_1/ra_pq_s_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 2213.828 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file ra_pq_s_wrapper_utilization_synth.rpt -pb ra_pq_s_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul  7 14:22:58 2022...
