$comment
	File created using the following command:
		vcd file IDL_Integrador.msim.vcd -direction
$end
$date
	Mon Jul 28 18:42:14 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module comparador12_vlg_vec_tst $end
$var reg 1 ! A0 $end
$var reg 1 " A1 $end
$var reg 1 # A2 $end
$var reg 1 $ A3 $end
$var reg 1 % A4 $end
$var reg 1 & A5 $end
$var reg 1 ' A6 $end
$var reg 1 ( A7 $end
$var reg 1 ) A8 $end
$var reg 1 * A9 $end
$var reg 1 + A10 $end
$var reg 1 , A11 $end
$var reg 1 - B0 $end
$var reg 1 . B1 $end
$var reg 1 / B2 $end
$var reg 1 0 B3 $end
$var reg 1 1 B4 $end
$var reg 1 2 B5 $end
$var reg 1 3 B6 $end
$var reg 1 4 B7 $end
$var reg 1 5 B8 $end
$var reg 1 6 B9 $end
$var reg 1 7 B10 $end
$var reg 1 8 B11 $end
$var wire 1 9 igual $end
$var wire 1 : mayor $end
$var wire 1 ; menor $end
$var wire 1 < sampler $end
$scope module i1 $end
$var wire 1 = gnd $end
$var wire 1 > vcc $end
$var wire 1 ? unknown $end
$var tri1 1 @ devclrn $end
$var tri1 1 A devpor $end
$var tri1 1 B devoe $end
$var wire 1 C igual~output_o $end
$var wire 1 D menor~output_o $end
$var wire 1 E mayor~output_o $end
$var wire 1 F A10~input_o $end
$var wire 1 G B10~input_o $end
$var wire 1 H B11~input_o $end
$var wire 1 I A11~input_o $end
$var wire 1 J inst7~1_combout $end
$var wire 1 K B6~input_o $end
$var wire 1 L A7~input_o $end
$var wire 1 M B7~input_o $end
$var wire 1 N A6~input_o $end
$var wire 1 O inst|inst7~1_combout $end
$var wire 1 P B3~input_o $end
$var wire 1 Q B2~input_o $end
$var wire 1 R A3~input_o $end
$var wire 1 S A2~input_o $end
$var wire 1 T inst13~0_combout $end
$var wire 1 U A4~input_o $end
$var wire 1 V B4~input_o $end
$var wire 1 W A5~input_o $end
$var wire 1 X B5~input_o $end
$var wire 1 Y inst|inst7~0_combout $end
$var wire 1 Z B0~input_o $end
$var wire 1 [ A0~input_o $end
$var wire 1 \ B1~input_o $end
$var wire 1 ] A1~input_o $end
$var wire 1 ^ inst|inst1|inst7~0_combout $end
$var wire 1 _ inst|inst7~2_combout $end
$var wire 1 ` B8~input_o $end
$var wire 1 a A8~input_o $end
$var wire 1 b A9~input_o $end
$var wire 1 c B9~input_o $end
$var wire 1 d inst7~0_combout $end
$var wire 1 e inst7~2_combout $end
$var wire 1 f inst|inst1|inst7~combout $end
$var wire 1 g inst13~4_combout $end
$var wire 1 h inst|inst1|inst|inst11~0_combout $end
$var wire 1 i inst|inst|inst|inst11~0_combout $end
$var wire 1 j inst13~5_combout $end
$var wire 1 k inst|inst|inst1|inst11~0_combout $end
$var wire 1 l inst|inst1|inst1|inst11~0_combout $end
$var wire 1 m inst13~6_combout $end
$var wire 1 n inst13~1_combout $end
$var wire 1 o inst13~2_combout $end
$var wire 1 p inst13~3_combout $end
$var wire 1 q inst13~7_combout $end
$var wire 1 r inst|inst|inst1|a~0_combout $end
$var wire 1 s inst|inst|inst|a~0_combout $end
$var wire 1 t inst15~3_combout $end
$var wire 1 u inst|inst1|inst|a~0_combout $end
$var wire 1 v inst|inst1|inst1|a~0_combout $end
$var wire 1 w inst15~4_combout $end
$var wire 1 x inst15~1_combout $end
$var wire 1 y inst15~0_combout $end
$var wire 1 z inst15~2_combout $end
$var wire 1 { inst15~5_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
1'
1(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
17
18
09
1:
0;
x<
0=
1>
x?
1@
1A
1B
0C
0D
1E
0F
1G
1H
0I
0J
0K
1L
0M
1N
0O
0P
0Q
0R
0S
1T
0U
0V
0W
0X
1Y
0Z
0[
0\
0]
1^
0_
0`
0a
0b
0c
1d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
1o
1p
0q
0r
1s
1t
0u
0v
1w
0x
0y
0z
1{
$end
#460000
1.
1/
10
11
12
13
14
15
16
1\
1Q
1P
1V
1X
1K
1M
1`
1c
0<
1l
0^
1h
0T
1k
0Y
0s
1O
1n
0d
1g
1f
0t
1t
1m
1j
0w
1q
0{
1D
0E
1;
0:
#510000
0.
0/
00
01
02
03
04
05
06
0\
0Q
0P
0V
0X
0K
0M
0`
0c
1<
0l
1^
0h
1T
0k
1Y
1s
0O
0n
1d
0m
0g
0f
1m
0j
1w
0q
0m
0D
0;
1q
1{
1D
1E
1;
1:
0q
0D
0;
#1000000
