5 18 101 7 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (cond1.vcd) 2 -o (cond1.cdd) 2 -v (cond1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 cond1.v 1 30 1
2 1 1 7 130013 3 100c 0 0 1 1 d
2 2 1 7 f000f 3 100c 0 0 1 1 c
2 3 1a 7 b000f 5 118c 1 2 1 18 0 1 1 1 0 0
2 4 1 7 b000b 3 100c 0 0 1 1 b
2 5 19 7 b0013 5 100c 3 4 1 18 0 1 1 1 0 0
2 6 1 7 70007 0 1410 0 0 1 1 a
2 7 35 7 70013 6 e 5 6
1 a 1 3 60008 1 0 0 0 1 17 1 1 0 1 1 0
1 b 2 4 70008 1 0 0 0 1 17 0 1 0 1 1 0
1 c 3 5 70008 1 0 0 0 1 17 0 1 0 1 1 0
1 d 4 5 7000b 1 0 0 0 1 17 0 1 0 1 1 0
4 7 7 7 f 7 7 7
3 1 main.$u0 "main.$u0" 0 cond1.v 0 28 1
