0.6
2019.1
May 24 2019
15:06:07
D:/1111/DCCDL/final project/vivado/at_lab/at_lab.sim/sim_1/synth/func/xsim/stage1_tb_func_synth.v,1672825846,verilog,,D:/1111/DCCDL/final project/vivado/at_lab/at_lab.srcs/sim_1/new/stage1_tb.v,,Complex_multiplier_16pt;Complex_multiplier_64pt;ROM_16;butterfly_radix4;butterfly_radix4_2;fft_two_stage_top;glbl;multiplier_15bits;multiplier_15bits_3;multiplier_15bits_4;multiplier_15bits_5;multiplier_17bits;multiplier_17bits_0;multiplier_17bits_1;multiplier_17bits_2;stage_1;stage_2,,,,,,,,
D:/1111/DCCDL/final project/vivado/at_lab/at_lab.srcs/sim_1/new/stage1_tb.v,1672824634,verilog,,,,stage1_tb,,,,,,,,
