// Seed: 2293099194
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    input wor id_2,
    input uwire id_3,
    input tri0 id_4,
    input tri id_5,
    input tri id_6,
    input supply0 id_7,
    output tri1 id_8,
    output uwire id_9,
    output tri1 id_10,
    input tri id_11
);
  wire id_13;
  wire id_14;
  module_0(
      id_13, id_13, id_13, id_13, id_14
  );
endmodule
