

================================================================
== Vivado HLS Report for 'aes'
================================================================
* Date:           Sat May 16 00:00:33 2015

* Version:        2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)
* Project:        aes_runner
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.75|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|        21|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+---------+--------------+--------+
|        RTL Ports       | Dir | Bits| Protocol| Source Object| C Type |
+------------------------+-----+-----+---------+--------------+--------+
|s_axi_AXILiteS_AWVALID  |  in |    1|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_AWREADY  | out |    1|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_AWADDR   |  in |    7|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_WVALID   |  in |    1|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_WREADY   | out |    1|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_WDATA    |  in |   32|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_WSTRB    |  in |    4|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_ARVALID  |  in |    1|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_ARREADY  | out |    1|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_ARADDR   |  in |    7|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_RVALID   | out |    1|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_RREADY   |  in |    1|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_RDATA    | out |   32|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_RRESP    | out |    2|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_BVALID   | out |    1|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_BREADY   |  in |    1|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_BRESP    | out |    2|  s_axi  |   AXILiteS   | scalar |
+------------------------+-----+-----+---------+--------------+--------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 39
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / (!exitcond)
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	19  / true
* FSM state operations: 

 <State 1>: 8.75ns
ST_1: sourceAddress_assign [1/1] 0.00ns
:13  %sourceAddress_assign = alloca i32, align 4

ST_1: destinationAddress_assign [1/1] 0.00ns
:14  %destinationAddress_assign = alloca i32, align 4

ST_1: p_req12 [2/2] 8.75ns
:34  %p_req12 = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m_mm2s_ctl, i32 1)

ST_1: m_s2mm_ctl_addr [1/1] 0.00ns
:39  %m_s2mm_ctl_addr = getelementptr i32* %m_s2mm_ctl, i64 12

ST_1: p_req22 [2/2] 8.75ns
:40  %p_req22 = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m_s2mm_ctl_addr, i32 1)


 <State 2>: 8.75ns
ST_2: p_req12 [1/2] 8.75ns
:34  %p_req12 = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m_mm2s_ctl, i32 1)

ST_2: p_req22 [1/2] 8.75ns
:40  %p_req22 = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m_s2mm_ctl_addr, i32 1)


 <State 3>: 8.75ns
ST_3: m_mm2s_ctl_req10 [1/1] 8.75ns
:36  %m_mm2s_ctl_req10 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %m_mm2s_ctl, i32 1)

ST_3: stg_48 [1/1] 8.75ns
:37  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %m_mm2s_ctl, i32 0)

ST_3: m_mm2s_ctl_resp11 [2/2] 8.75ns
:38  %m_mm2s_ctl_resp11 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m_mm2s_ctl)

ST_3: m_s2mm_ctl_addr_req20 [1/1] 8.75ns
:42  %m_s2mm_ctl_addr_req20 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %m_s2mm_ctl_addr, i32 1)

ST_3: stg_51 [1/1] 8.75ns
:43  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %m_s2mm_ctl_addr, i32 0)

ST_3: m_s2mm_ctl_addr_resp21 [2/2] 8.75ns
:44  %m_s2mm_ctl_addr_resp21 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m_s2mm_ctl_addr)


 <State 4>: 8.75ns
ST_4: length_read [1/1] 0.00ns
:10  %length_read = call i32 @_ssdm_op_Read.ap_vld.i32(i32 %length_r)

ST_4: destinationAddress_read [1/1] 0.00ns
:11  %destinationAddress_read = call i32 @_ssdm_op_Read.ap_vld.i32(i32 %destinationAddress)

ST_4: sourceAddress_read [1/1] 0.00ns
:12  %sourceAddress_read = call i32 @_ssdm_op_Read.ap_vld.i32(i32 %sourceAddress)

ST_4: stg_56 [1/1] 0.00ns
:15  store volatile i32 %sourceAddress_read, i32* %sourceAddress_assign, align 4

ST_4: stg_57 [1/1] 0.00ns
:16  store volatile i32 %destinationAddress_read, i32* %destinationAddress_assign, align 4

ST_4: key_local_V [1/1] 0.00ns
:33  %key_local_V = call i128 @_ssdm_op_Read.ap_vld.i128P(i128* %key_in_V)

ST_4: empty_94 [1/1] 8.75ns
:35  %empty_94 = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %m_mm2s_ctl)

ST_4: m_mm2s_ctl_resp11 [1/2] 8.75ns
:38  %m_mm2s_ctl_resp11 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m_mm2s_ctl)

ST_4: empty_95 [1/1] 8.75ns
:41  %empty_95 = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %m_s2mm_ctl_addr)

ST_4: m_s2mm_ctl_addr_resp21 [1/2] 8.75ns
:44  %m_s2mm_ctl_addr_resp21 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m_s2mm_ctl_addr)

ST_4: m_mm2s_ctl_load_req [2/2] 8.75ns
:45  %m_mm2s_ctl_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m_mm2s_ctl, i32 1)

ST_4: m_s2mm_ctl_load_req [2/2] 8.75ns
:53  %m_s2mm_ctl_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m_s2mm_ctl_addr, i32 1)


 <State 5>: 8.75ns
ST_5: m_mm2s_ctl_load_req [1/2] 8.75ns
:45  %m_mm2s_ctl_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m_mm2s_ctl, i32 1)

ST_5: m_mm2s_ctl_read [1/1] 8.75ns
:46  %m_mm2s_ctl_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %m_mm2s_ctl)

ST_5: tmp_39 [1/1] 0.00ns
:47  %tmp_39 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %m_mm2s_ctl_read, i32 3, i32 31)

ST_5: tmp_325 [1/1] 0.00ns
:48  %tmp_325 = trunc i32 %m_mm2s_ctl_read to i2

ST_5: m_s2mm_ctl_load_req [1/2] 8.75ns
:53  %m_s2mm_ctl_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m_s2mm_ctl_addr, i32 1)

ST_5: m_s2mm_ctl_addr_read [1/1] 8.75ns
:54  %m_s2mm_ctl_addr_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %m_s2mm_ctl_addr)

ST_5: tmp_40 [1/1] 0.00ns
:55  %tmp_40 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %m_s2mm_ctl_addr_read, i32 3, i32 31)

ST_5: tmp_326 [1/1] 0.00ns
:56  %tmp_326 = trunc i32 %m_s2mm_ctl_addr_read to i2


 <State 6>: 8.75ns
ST_6: m_mm2s_ctl_assign [1/1] 0.00ns
:49  %m_mm2s_ctl_assign = call i32 @_ssdm_op_BitConcatenate.i32.i29.i1.i2(i29 %tmp_39, i1 true, i2 %tmp_325)

ST_6: m_mm2s_ctl_req8 [1/1] 8.75ns
:50  %m_mm2s_ctl_req8 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %m_mm2s_ctl, i32 1)

ST_6: stg_75 [1/1] 8.75ns
:51  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %m_mm2s_ctl, i32 %m_mm2s_ctl_assign)

ST_6: m_mm2s_ctl_resp9 [2/2] 8.75ns
:52  %m_mm2s_ctl_resp9 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m_mm2s_ctl)

ST_6: tmp [1/1] 0.00ns
:57  %tmp = call i32 @_ssdm_op_BitConcatenate.i32.i29.i1.i2(i29 %tmp_40, i1 true, i2 %tmp_326)

ST_6: m_s2mm_ctl_addr_req18 [1/1] 8.75ns
:58  %m_s2mm_ctl_addr_req18 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %m_s2mm_ctl_addr, i32 1)

ST_6: stg_79 [1/1] 8.75ns
:59  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %m_s2mm_ctl_addr, i32 %tmp)

ST_6: m_s2mm_ctl_addr_resp19 [2/2] 8.75ns
:60  %m_s2mm_ctl_addr_resp19 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m_s2mm_ctl_addr)


 <State 7>: 8.75ns
ST_7: m_mm2s_ctl_resp9 [1/2] 8.75ns
:52  %m_mm2s_ctl_resp9 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m_mm2s_ctl)

ST_7: m_s2mm_ctl_addr_resp19 [1/2] 8.75ns
:60  %m_s2mm_ctl_addr_resp19 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m_s2mm_ctl_addr)

ST_7: p_req [2/2] 8.75ns
:61  %p_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m_mm2s_ctl, i32 1)

ST_7: p_req17 [2/2] 8.75ns
:66  %p_req17 = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m_s2mm_ctl_addr, i32 1)


 <State 8>: 8.75ns
ST_8: p_req [1/2] 8.75ns
:61  %p_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m_mm2s_ctl, i32 1)

ST_8: p_req17 [1/2] 8.75ns
:66  %p_req17 = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m_s2mm_ctl_addr, i32 1)


 <State 9>: 8.75ns
ST_9: m_mm2s_ctl_req6 [1/1] 8.75ns
:63  %m_mm2s_ctl_req6 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %m_mm2s_ctl, i32 1)

ST_9: stg_88 [1/1] 8.75ns
:64  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %m_mm2s_ctl, i32 0)

ST_9: m_mm2s_ctl_resp7 [2/2] 8.75ns
:65  %m_mm2s_ctl_resp7 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m_mm2s_ctl)

ST_9: m_s2mm_ctl_addr_req15 [1/1] 8.75ns
:68  %m_s2mm_ctl_addr_req15 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %m_s2mm_ctl_addr, i32 1)

ST_9: stg_91 [1/1] 8.75ns
:69  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %m_s2mm_ctl_addr, i32 0)

ST_9: m_s2mm_ctl_addr_resp16 [2/2] 8.75ns
:70  %m_s2mm_ctl_addr_resp16 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m_s2mm_ctl_addr)


 <State 10>: 8.75ns
ST_10: empty_96 [1/1] 8.75ns
:62  %empty_96 = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %m_mm2s_ctl)

ST_10: m_mm2s_ctl_resp7 [1/2] 8.75ns
:65  %m_mm2s_ctl_resp7 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m_mm2s_ctl)

ST_10: empty_97 [1/1] 8.75ns
:67  %empty_97 = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %m_s2mm_ctl_addr)

ST_10: m_s2mm_ctl_addr_resp16 [1/2] 8.75ns
:70  %m_s2mm_ctl_addr_resp16 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m_s2mm_ctl_addr)

ST_10: m_mm2s_ctl_load_1_req [2/2] 8.75ns
:71  %m_mm2s_ctl_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m_mm2s_ctl, i32 1)

ST_10: m_s2mm_ctl_load_1_req [2/2] 8.75ns
:96  %m_s2mm_ctl_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m_s2mm_ctl_addr, i32 1)


 <State 11>: 8.75ns
ST_11: m_mm2s_ctl_load_1_req [1/2] 8.75ns
:71  %m_mm2s_ctl_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m_mm2s_ctl, i32 1)

ST_11: m_mm2s_ctl_read_1 [1/1] 8.75ns
:72  %m_mm2s_ctl_read_1 = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %m_mm2s_ctl)

ST_11: tmp_41 [1/1] 0.00ns
:73  %tmp_41 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %m_mm2s_ctl_read_1, i32 1, i32 31)

ST_11: m_s2mm_ctl_load_1_req [1/2] 8.75ns
:96  %m_s2mm_ctl_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m_s2mm_ctl_addr, i32 1)

ST_11: m_s2mm_ctl_addr_read_1 [1/1] 8.75ns
:97  %m_s2mm_ctl_addr_read_1 = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %m_s2mm_ctl_addr)

ST_11: tmp_43 [1/1] 0.00ns
:98  %tmp_43 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %m_s2mm_ctl_addr_read_1, i32 1, i32 31)


 <State 12>: 8.75ns
ST_12: tmp_s [1/1] 0.00ns
:74  %tmp_s = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_41, i1 true)

ST_12: m_mm2s_ctl_req4 [1/1] 8.75ns
:75  %m_mm2s_ctl_req4 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %m_mm2s_ctl, i32 1)

ST_12: stg_107 [1/1] 8.75ns
:76  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %m_mm2s_ctl, i32 %tmp_s)

ST_12: m_mm2s_ctl_resp5 [2/2] 8.75ns
:77  %m_mm2s_ctl_resp5 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m_mm2s_ctl)

ST_12: tmp_27 [1/1] 0.00ns
:99  %tmp_27 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_43, i1 true)

ST_12: m_s2mm_ctl_addr_req13 [1/1] 8.75ns
:100  %m_s2mm_ctl_addr_req13 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %m_s2mm_ctl_addr, i32 1)

ST_12: stg_111 [1/1] 8.75ns
:101  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %m_s2mm_ctl_addr, i32 %tmp_27)

ST_12: m_s2mm_ctl_addr_resp14 [2/2] 8.75ns
:102  %m_s2mm_ctl_addr_resp14 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m_s2mm_ctl_addr)


 <State 13>: 8.75ns
ST_13: m_mm2s_ctl_resp5 [1/2] 8.75ns
:77  %m_mm2s_ctl_resp5 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m_mm2s_ctl)

ST_13: m_mm2s_ctl_load_2_req [2/2] 8.75ns
:78  %m_mm2s_ctl_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m_mm2s_ctl, i32 1)

ST_13: m_s2mm_ctl_addr_resp14 [1/2] 8.75ns
:102  %m_s2mm_ctl_addr_resp14 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m_s2mm_ctl_addr)

ST_13: m_s2mm_ctl_load_2_req [2/2] 8.75ns
:103  %m_s2mm_ctl_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m_s2mm_ctl_addr, i32 1)


 <State 14>: 8.75ns
ST_14: m_mm2s_ctl_load_2_req [1/2] 8.75ns
:78  %m_mm2s_ctl_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m_mm2s_ctl, i32 1)

ST_14: m_mm2s_ctl_read_2 [1/1] 8.75ns
:79  %m_mm2s_ctl_read_2 = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %m_mm2s_ctl)

ST_14: tmp_42 [1/1] 0.00ns
:80  %tmp_42 = call i19 @_ssdm_op_PartSelect.i19.i32.i32.i32(i32 %m_mm2s_ctl_read_2, i32 13, i32 31)

ST_14: tmp_327 [1/1] 0.00ns
:81  %tmp_327 = trunc i32 %m_mm2s_ctl_read_2 to i12

ST_14: m_s2mm_ctl_load_2_req [1/2] 8.75ns
:103  %m_s2mm_ctl_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m_s2mm_ctl_addr, i32 1)

ST_14: m_s2mm_ctl_addr_read_2 [1/1] 8.75ns
:104  %m_s2mm_ctl_addr_read_2 = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %m_s2mm_ctl_addr)

ST_14: tmp_44 [1/1] 0.00ns
:105  %tmp_44 = call i19 @_ssdm_op_PartSelect.i19.i32.i32.i32(i32 %m_s2mm_ctl_addr_read_2, i32 13, i32 31)

ST_14: tmp_329 [1/1] 0.00ns
:106  %tmp_329 = trunc i32 %m_s2mm_ctl_addr_read_2 to i12


 <State 15>: 8.75ns
ST_15: empty [1/1] 0.00ns
:31  %empty = load volatile i32* %sourceAddress_assign, align 4

ST_15: empty_93 [1/1] 0.00ns
:32  %empty_93 = load volatile i32* %destinationAddress_assign, align 4

ST_15: tmp_26 [1/1] 0.00ns
:82  %tmp_26 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i1.i12(i19 %tmp_42, i1 true, i12 %tmp_327)

ST_15: m_mm2s_ctl_req [1/1] 8.75ns
:83  %m_mm2s_ctl_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %m_mm2s_ctl, i32 1)

ST_15: stg_129 [1/1] 8.75ns
:84  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %m_mm2s_ctl, i32 %tmp_26)

ST_15: m_mm2s_ctl_resp [2/2] 8.75ns
:85  %m_mm2s_ctl_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m_mm2s_ctl)

ST_15: tmp_28 [1/1] 0.00ns
:107  %tmp_28 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i1.i12(i19 %tmp_44, i1 true, i12 %tmp_329)

ST_15: m_s2mm_ctl_addr_req [1/1] 8.75ns
:108  %m_s2mm_ctl_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %m_s2mm_ctl_addr, i32 1)

ST_15: stg_133 [1/1] 8.75ns
:109  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %m_s2mm_ctl_addr, i32 %tmp_28)

ST_15: m_s2mm_ctl_addr_resp [2/2] 8.75ns
:110  %m_s2mm_ctl_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m_s2mm_ctl_addr)


 <State 16>: 8.75ns
ST_16: m_mm2s_ctl_resp [1/2] 8.75ns
:85  %m_mm2s_ctl_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m_mm2s_ctl)

ST_16: sourceAddress_assign_load [1/1] 0.00ns
:86  %sourceAddress_assign_load = load volatile i32* %sourceAddress_assign, align 4

ST_16: m_mm2s_ctl_addr [1/1] 0.00ns
:87  %m_mm2s_ctl_addr = getelementptr i32* %m_mm2s_ctl, i64 6

ST_16: m_mm2s_ctl_addr_req [1/1] 8.75ns
:88  %m_mm2s_ctl_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %m_mm2s_ctl_addr, i32 1)

ST_16: stg_139 [1/1] 8.75ns
:89  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %m_mm2s_ctl_addr, i32 %sourceAddress_assign_load)

ST_16: m_mm2s_ctl_addr_resp [2/2] 8.75ns
:90  %m_mm2s_ctl_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m_mm2s_ctl_addr)

ST_16: m_s2mm_ctl_addr_resp [1/2] 8.75ns
:110  %m_s2mm_ctl_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m_s2mm_ctl_addr)

ST_16: destinationAddress_assign_load [1/1] 0.00ns
:111  %destinationAddress_assign_load = load volatile i32* %destinationAddress_assign, align 4

ST_16: m_s2mm_ctl_addr_1 [1/1] 0.00ns
:112  %m_s2mm_ctl_addr_1 = getelementptr i32* %m_s2mm_ctl, i64 18

ST_16: m_s2mm_ctl_addr_1_req [1/1] 8.75ns
:113  %m_s2mm_ctl_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %m_s2mm_ctl_addr_1, i32 1)

ST_16: stg_145 [1/1] 8.75ns
:114  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %m_s2mm_ctl_addr_1, i32 %destinationAddress_assign_load)

ST_16: m_s2mm_ctl_addr_1_resp [2/2] 8.75ns
:115  %m_s2mm_ctl_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m_s2mm_ctl_addr_1)


 <State 17>: 8.75ns
ST_17: m_mm2s_ctl_addr_resp [1/2] 8.75ns
:90  %m_mm2s_ctl_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m_mm2s_ctl_addr)

ST_17: read_length [1/1] 0.00ns
:91  %read_length = shl i32 %length_read, 4

ST_17: m_mm2s_ctl_addr_1 [1/1] 0.00ns
:92  %m_mm2s_ctl_addr_1 = getelementptr i32* %m_mm2s_ctl, i64 10

ST_17: m_mm2s_ctl_addr_1_req [1/1] 8.75ns
:93  %m_mm2s_ctl_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %m_mm2s_ctl_addr_1, i32 1)

ST_17: stg_151 [1/1] 8.75ns
:94  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %m_mm2s_ctl_addr_1, i32 %read_length)

ST_17: m_mm2s_ctl_addr_1_resp [2/2] 8.75ns
:95  %m_mm2s_ctl_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m_mm2s_ctl_addr_1)

ST_17: m_s2mm_ctl_addr_1_resp [1/2] 8.75ns
:115  %m_s2mm_ctl_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m_s2mm_ctl_addr_1)

ST_17: m_s2mm_ctl_addr_2 [1/1] 0.00ns
:116  %m_s2mm_ctl_addr_2 = getelementptr i32* %m_s2mm_ctl, i64 22

ST_17: m_s2mm_ctl_addr_2_req [1/1] 8.75ns
:117  %m_s2mm_ctl_addr_2_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %m_s2mm_ctl_addr_2, i32 1)

ST_17: stg_156 [1/1] 8.75ns
:118  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %m_s2mm_ctl_addr_2, i32 %read_length)

ST_17: m_s2mm_ctl_addr_2_resp [2/2] 8.75ns
:119  %m_s2mm_ctl_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m_s2mm_ctl_addr_2)


 <State 18>: 8.75ns
ST_18: stg_158 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %m_mm2s_ctl), !map !7

ST_18: stg_159 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %m_s2mm_ctl), !map !13

ST_18: stg_160 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %sourceAddress), !map !17

ST_18: stg_161 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i128* %key_in_V), !map !23

ST_18: stg_162 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 %destinationAddress), !map !29

ST_18: stg_163 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32 %length_r), !map !33

ST_18: stg_164 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i128* %s_in_V_V), !map !37

ST_18: stg_165 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i128* %s_out_V_V), !map !41

ST_18: stg_166 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i1 false) nounwind, !map !45

ST_18: stg_167 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @str) nounwind

ST_18: stg_168 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecWire(i32 %length_r, [10 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16) nounwind

ST_18: stg_169 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecWire(i32 %destinationAddress, [10 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16) nounwind

ST_18: stg_170 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecWire(i128* %key_in_V, [10 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16) nounwind

ST_18: stg_171 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecWire(i32 %sourceAddress, [10 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16) nounwind

ST_18: stg_172 [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecWire(i32* %m_s2mm_ctl, [6 x i8]* @p_str27, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16)

ST_18: stg_173 [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecWire(i32* %m_mm2s_ctl, [6 x i8]* @p_str27, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16)

ST_18: stg_174 [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecWire(i32 0, [11 x i8]* @p_str38, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16) nounwind

ST_18: stg_175 [1/1] 0.00ns
:24  call void (...)* @_ssdm_op_SpecWire(i32 0, [10 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16) nounwind

ST_18: stg_176 [1/1] 0.00ns
:25  call void (...)* @_ssdm_op_SpecWire(i128* %s_out_V_V, [5 x i8]* @p_str49, i32 0, i32 0, i32 0, i32 1000, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16) nounwind

ST_18: stg_177 [1/1] 0.00ns
:26  call void (...)* @_ssdm_op_SpecWire(i128* %s_in_V_V, [5 x i8]* @p_str49, i32 0, i32 0, i32 0, i32 1000, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16) nounwind

ST_18: stg_178 [1/1] 0.00ns
:27  call void (...)* @_ssdm_op_SpecWire(i32 %length_r, [7 x i8]* @p_str510, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16) nounwind

ST_18: stg_179 [1/1] 0.00ns
:28  call void (...)* @_ssdm_op_SpecWire(i32 %destinationAddress, [7 x i8]* @p_str510, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16) nounwind

ST_18: stg_180 [1/1] 0.00ns
:29  call void (...)* @_ssdm_op_SpecWire(i128* %key_in_V, [7 x i8]* @p_str510, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16) nounwind

ST_18: stg_181 [1/1] 0.00ns
:30  call void (...)* @_ssdm_op_SpecWire(i32 %sourceAddress, [7 x i8]* @p_str510, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16) nounwind

ST_18: m_mm2s_ctl_addr_1_resp [1/2] 8.75ns
:95  %m_mm2s_ctl_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m_mm2s_ctl_addr_1)

ST_18: m_s2mm_ctl_addr_2_resp [1/2] 8.75ns
:119  %m_s2mm_ctl_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m_s2mm_ctl_addr_2)

ST_18: stg_184 [1/1] 1.57ns
:120  br label %1


 <State 19>: 2.52ns
ST_19: iterations [1/1] 0.00ns
:0  %iterations = phi i32 [ 0, %0 ], [ %iterations_1, %2 ]

ST_19: exitcond [1/1] 2.52ns
:1  %exitcond = icmp eq i32 %iterations, %length_read

ST_19: iterations_1 [1/1] 2.44ns
:2  %iterations_1 = add nsw i32 %iterations, 1

ST_19: stg_188 [1/1] 0.00ns
:3  br i1 %exitcond, label %3, label %2

ST_19: stg_189 [1/1] 0.00ns
:0  ret i1 true


 <State 20>: 1.37ns
ST_20: tmp_V [1/1] 0.00ns
:0  %tmp_V = call i128 @_ssdm_op_Read.axis.volatile.i128P(i128* %s_in_V_V)

ST_20: encrypted_data_V [20/20] 1.37ns
:1  %encrypted_data_V = call fastcc i128 @aestest(i128 %tmp_V, i128 %key_local_V)


 <State 21>: 7.87ns
ST_21: encrypted_data_V [19/20] 7.87ns
:1  %encrypted_data_V = call fastcc i128 @aestest(i128 %tmp_V, i128 %key_local_V)


 <State 22>: 7.87ns
ST_22: encrypted_data_V [18/20] 7.87ns
:1  %encrypted_data_V = call fastcc i128 @aestest(i128 %tmp_V, i128 %key_local_V)


 <State 23>: 7.87ns
ST_23: encrypted_data_V [17/20] 7.87ns
:1  %encrypted_data_V = call fastcc i128 @aestest(i128 %tmp_V, i128 %key_local_V)


 <State 24>: 7.87ns
ST_24: encrypted_data_V [16/20] 7.87ns
:1  %encrypted_data_V = call fastcc i128 @aestest(i128 %tmp_V, i128 %key_local_V)


 <State 25>: 7.87ns
ST_25: encrypted_data_V [15/20] 7.87ns
:1  %encrypted_data_V = call fastcc i128 @aestest(i128 %tmp_V, i128 %key_local_V)


 <State 26>: 7.87ns
ST_26: encrypted_data_V [14/20] 7.87ns
:1  %encrypted_data_V = call fastcc i128 @aestest(i128 %tmp_V, i128 %key_local_V)


 <State 27>: 7.87ns
ST_27: encrypted_data_V [13/20] 7.87ns
:1  %encrypted_data_V = call fastcc i128 @aestest(i128 %tmp_V, i128 %key_local_V)


 <State 28>: 7.87ns
ST_28: encrypted_data_V [12/20] 7.87ns
:1  %encrypted_data_V = call fastcc i128 @aestest(i128 %tmp_V, i128 %key_local_V)


 <State 29>: 7.87ns
ST_29: encrypted_data_V [11/20] 7.87ns
:1  %encrypted_data_V = call fastcc i128 @aestest(i128 %tmp_V, i128 %key_local_V)


 <State 30>: 7.87ns
ST_30: encrypted_data_V [10/20] 7.87ns
:1  %encrypted_data_V = call fastcc i128 @aestest(i128 %tmp_V, i128 %key_local_V)


 <State 31>: 7.87ns
ST_31: encrypted_data_V [9/20] 7.87ns
:1  %encrypted_data_V = call fastcc i128 @aestest(i128 %tmp_V, i128 %key_local_V)


 <State 32>: 7.87ns
ST_32: encrypted_data_V [8/20] 7.87ns
:1  %encrypted_data_V = call fastcc i128 @aestest(i128 %tmp_V, i128 %key_local_V)


 <State 33>: 7.87ns
ST_33: encrypted_data_V [7/20] 7.87ns
:1  %encrypted_data_V = call fastcc i128 @aestest(i128 %tmp_V, i128 %key_local_V)


 <State 34>: 7.87ns
ST_34: encrypted_data_V [6/20] 7.87ns
:1  %encrypted_data_V = call fastcc i128 @aestest(i128 %tmp_V, i128 %key_local_V)


 <State 35>: 7.87ns
ST_35: encrypted_data_V [5/20] 7.87ns
:1  %encrypted_data_V = call fastcc i128 @aestest(i128 %tmp_V, i128 %key_local_V)


 <State 36>: 7.87ns
ST_36: encrypted_data_V [4/20] 7.87ns
:1  %encrypted_data_V = call fastcc i128 @aestest(i128 %tmp_V, i128 %key_local_V)


 <State 37>: 7.87ns
ST_37: encrypted_data_V [3/20] 7.87ns
:1  %encrypted_data_V = call fastcc i128 @aestest(i128 %tmp_V, i128 %key_local_V)


 <State 38>: 7.87ns
ST_38: encrypted_data_V [2/20] 7.87ns
:1  %encrypted_data_V = call fastcc i128 @aestest(i128 %tmp_V, i128 %key_local_V)


 <State 39>: 7.87ns
ST_39: encrypted_data_V [1/20] 7.87ns
:1  %encrypted_data_V = call fastcc i128 @aestest(i128 %tmp_V, i128 %key_local_V)

ST_39: stg_211 [1/1] 0.00ns
:2  call void @_ssdm_op_Write.axis.volatile.i128P(i128* %s_out_V_V, i128 %encrypted_data_V)

ST_39: stg_212 [1/1] 0.00ns
:3  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
