#
# Tcl file to be sourced by RTL compiler for synthesis
#
# Filename:  sythesis_extra.tcl
# Author:    Addison Elliott
# Date:	     16 Nov 2018
# Modified:  16 Nov 2018
#


#
# Preserve instances of LOGIC0 and LOGIC1
#
set_attribute preserve true {PC AC IR}
