###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: LAB229D

Implementation : rev_21
Synopsys VHDL Compiler, Version comp202303synp1, Build 100R, Built May 29 2023 11:23:06, @

@N|Running in 64-bit mode
@N:"Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\top.vhd":5:7:5:9|Top entity is set to top.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:/lscc/radiant/2023.1/ip/pmi/pmi_iCE40UP.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'Z:/es4/Final-20241122T182447Z-001/Final/source/impl_1/NES_controller.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'Z:/es4/Final-20241122T182447Z-001/Final/source/impl_1/vga.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'Z:/es4/Final-20241122T182447Z-001/Final/source/impl_1/up_arrow_rom.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'Z:/es4/Final-20241122T182447Z-001/Final/source/impl_1/right_arrow_rom.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'Z:/es4/Final-20241122T182447Z-001/Final/source/impl_1/left_arrow_rom.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'Z:/es4/Final-20241122T182447Z-001/Final/source/impl_1/down_arrow_rom.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'Z:/es4/Final-20241122T182447Z-001/Final/source/impl_1/randomizer.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'Z:/es4/Final-20241122T182447Z-001/Final/source/impl_1/pattern_gen_helper.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'Z:/es4/Final-20241122T182447Z-001/Final/source/impl_1/arrow_selector.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'Z:/es4/Final-20241122T182447Z-001/Final/source/impl_1/pattern_gen.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'Z:/es4/Final-20241122T182447Z-001/Final/source/impl_1/top.vhd'.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 91MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec  6 16:20:06 2024

###########################################################]
