==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6599:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6678:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6733:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6812:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6888:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6967:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7046:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7122:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7202:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7268:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7347:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7402:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7478:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7557:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7633:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7709:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7788:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7865:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:05:01 ; elapsed = 00:08:30 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 1750 ; free virtual = 10607
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:05:01 ; elapsed = 00:08:30 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 1750 ; free virtual = 10607
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:05:02 ; elapsed = 00:08:31 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 1743 ; free virtual = 10604
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'int_63_div3' into 'operator_int_64_div6' (test.cpp:2733) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_64_div6' into 'operator_long_div6' (test.cpp:2739) automatically.
WARNING: [SYNCHK 200-23] test.cpp:2724: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:05:02 ; elapsed = 00:08:31 . Memory (MB): peak = 565.324 ; gain = 192.719 ; free physical = 1726 ; free virtual = 10588
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (test.cpp:2721) in function 'int_63_div3' completely.
INFO: [XFORM 203-602] Inlining function 'lut_r0_div3' into 'lut_div3_chunk' (test.cpp:1401) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r1_div3' into 'lut_div3_chunk' (test.cpp:1402) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q0_div3' into 'lut_div3_chunk' (test.cpp:1403) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q1_div3' into 'lut_div3_chunk' (test.cpp:1404) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q2_div3' into 'lut_div3_chunk' (test.cpp:1405) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q3_div3' into 'lut_div3_chunk' (test.cpp:1406) automatically.
INFO: [XFORM 203-602] Inlining function 'int_63_div3' into 'operator_int_64_div6' (test.cpp:2733) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_64_div6' into 'operator_long_div6' (test.cpp:2739) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:05:03 ; elapsed = 00:08:32 . Memory (MB): peak = 565.402 ; gain = 192.797 ; free physical = 1702 ; free virtual = 10567
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:05:03 ; elapsed = 00:08:32 . Memory (MB): peak = 565.402 ; gain = 192.797 ; free physical = 1695 ; free virtual = 10559
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_long_div6' ...
WARNING: [SYN 201-107] Renaming port name 'operator_long_div6/in' to 'operator_long_div6/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div3_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 249.72 seconds; current allocated memory: 232.964 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 233.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_long_div6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (28.424ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	wire read on port 'in_r' (0 ns)
	'call' operation ('call_ret_i_i', test.cpp:2719->test.cpp:2733->test.cpp:2739) to 'lut_div3_chunk' (3.55 ns)
	'call' operation ('call_ret4_i_i', test.cpp:2725->test.cpp:2733->test.cpp:2739) to 'lut_div3_chunk' (3.55 ns)
	'call' operation ('call_ret4_1_i_i', test.cpp:2725->test.cpp:2733->test.cpp:2739) to 'lut_div3_chunk' (3.55 ns)
	'call' operation ('call_ret4_2_i_i', test.cpp:2725->test.cpp:2733->test.cpp:2739) to 'lut_div3_chunk' (3.55 ns)
	'call' operation ('call_ret4_3_i_i', test.cpp:2725->test.cpp:2733->test.cpp:2739) to 'lut_div3_chunk' (3.55 ns)
	'call' operation ('call_ret4_4_i_i', test.cpp:2725->test.cpp:2733->test.cpp:2739) to 'lut_div3_chunk' (3.55 ns)
	'call' operation ('call_ret4_5_i_i', test.cpp:2725->test.cpp:2733->test.cpp:2739) to 'lut_div3_chunk' (3.55 ns)
	'call' operation ('call_ret4_6_i_i', test.cpp:2725->test.cpp:2733->test.cpp:2739) to 'lut_div3_chunk' (3.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 233.557 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 233.823 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut_div3_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'operator_long_div6_mux_646_1_1_1' to 'operator_long_divbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_long_divbkb': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut_div3_chunk'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 234.956 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_long_div6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_long_div6/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_long_div6' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_long_div6'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 236.185 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:05:04 ; elapsed = 00:08:33 . Memory (MB): peak = 565.402 ; gain = 192.797 ; free physical = 2010 ; free virtual = 10878
INFO: [SYSC 207-301] Generating SystemC RTL for operator_long_div6.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_long_div6.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_long_div6.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div7'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:06:20 ; elapsed = 00:07:57 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 2114 ; free virtual = 9729
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:06:20 ; elapsed = 00:07:57 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 2114 ; free virtual = 9729
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:06:20 ; elapsed = 00:07:58 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 2113 ; free virtual = 9730
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:06:21 ; elapsed = 00:07:58 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 2111 ; free virtual = 9729
INFO: [XFORM 203-602] Inlining function 'int_63_div3' into 'operator_long_div6' (test.cpp:287) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:06:21 ; elapsed = 00:07:59 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 2095 ; free virtual = 9711
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:06:21 ; elapsed = 00:07:59 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 2092 ; free virtual = 9708
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_long_div6' ...
WARNING: [SYN 201-107] Renaming port name 'operator_long_div6/in' to 'operator_long_div6/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div3_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 231.6 seconds; current allocated memory: 149.231 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 149.339 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_long_div6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 149.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 150.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut_div3_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut_div3_chunk'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 150.313 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_long_div6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_long_div6/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_long_div6' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_long_div6'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 151.406 MB.
INFO: [RTMG 210-279] Implementing memory 'lut_div3_chunk_r0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div3_chunk_r1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div3_chunk_q0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div3_chunk_q1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div3_chunk_q2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div3_chunk_q3_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:06:22 ; elapsed = 00:08:00 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 2078 ; free virtual = 9698
INFO: [SYSC 207-301] Generating SystemC RTL for operator_long_div6.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_long_div6.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_long_div6.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div7'.
INFO: [HLS 200-10] Cleaning up the solution database.
