WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2508342 heartbeat IPC: 3.9867 cumulative IPC: 3.9867 (Simulation time: 0 hr 0 min 17 sec) 
Warmup finished CPU 0 instructions: 10000002 cycles: 2508343 cumulative IPC: 3.9867 (Simulation time: 0 hr 0 min 17 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 2508343 (Simulation time: 0 hr 0 min 17 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 8418624 heartbeat IPC: 1.69197 cumulative IPC: 1.69197 (Simulation time: 0 hr 0 min 46 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 14402080 heartbeat IPC: 1.67128 cumulative IPC: 1.68156 (Simulation time: 0 hr 1 min 14 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 20329802 heartbeat IPC: 1.68699 cumulative IPC: 1.68337 (Simulation time: 0 hr 1 min 43 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 26358937 heartbeat IPC: 1.65862 cumulative IPC: 1.67711 (Simulation time: 0 hr 2 min 11 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 32468136 heartbeat IPC: 1.63688 cumulative IPC: 1.66891 (Simulation time: 0 hr 2 min 41 sec) 
Simulation finished CPU 0 instructions: 50000002 cycles: 29959795 cumulative IPC: 1.66891 (Simulation time: 0 hr 2 min 41 sec) 

Simulation complete CPU 0 instructions: 50000002 cycles: 29959795 (Simulation time: 0 hr 2 min 41 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs traces/for_measure/657.xz_s-4994B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.66891 instructions: 50000002 cycles: 29959795
CPU 0 Branch Prediction Accuracy: 86.2681% MPKI: 14.394 Average ROB Occupancy at Mispredict: 28.6961
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00012
BRANCH_INDIRECT: 0.00102
BRANCH_CONDITIONAL: 14.3928
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 2e-05

LLC TOTAL       ACCESS:      18178  HIT:       9101  MISS:       9077
LLC LOAD         ACCESS:       6870  HIT:       4313  MISS:       2557
LLC RFO          ACCESS:       7897  HIT:       1389  MISS:       6508
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:       3385  HIT:       3385  MISS:          0
LLC TRANSLATION  ACCESS:         26  HIT:         14  MISS:         12
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 86.1836 cycles
cpu0_DTLB TOTAL       ACCESS:    6850726  HIT:    6713324  MISS:     137402
cpu0_DTLB LOAD         ACCESS:    6850726  HIT:    6713324  MISS:     137402
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 5.79992 cycles
cpu0_ITLB TOTAL       ACCESS:     524713  HIT:     524713  MISS:          0
cpu0_ITLB LOAD         ACCESS:     524713  HIT:     524713  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:    8069072  HIT:    7254752  MISS:     814320
cpu0_L1D LOAD         ACCESS:    4941731  HIT:    4268129  MISS:     673602
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    3127135  HIT:    2986621  MISS:     140514
cpu0_L1D TRANSLATION  ACCESS:        206  HIT:          2  MISS:        204
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 7.35617 cycles
cpu0_L1I TOTAL       ACCESS:     605913  HIT:     605906  MISS:          7
cpu0_L1I LOAD         ACCESS:     605913  HIT:     605906  MISS:          7
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 169.858 cycles
cpu0_L2C TOTAL       ACCESS:     724900  HIT:     708241  MISS:      16659
cpu0_L2C LOAD         ACCESS:     428862  HIT:     421992  MISS:       6870
cpu0_L2C RFO          ACCESS:      50116  HIT:      42217  MISS:       7899
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     245769  HIT:     243905  MISS:       1864
cpu0_L2C TRANSLATION  ACCESS:        153  HIT:        127  MISS:         26
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 65.2778 cycles
cpu0_STLB TOTAL       ACCESS:      94828  HIT:      94673  MISS:        155
cpu0_STLB LOAD         ACCESS:      94828  HIT:      94673  MISS:        155
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 245.917 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:       8551
  ROW_BUFFER_MISS:        526
 AVG DBUS CONGESTED CYCLE:    3.92415
 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0  FULL:          0

