// Seed: 2957022949
program module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  specify
    if (id_4) (negedge id_5 => (id_6 +: id_5)) = (1, id_3);
    (id_7 => id_8) = ({-1 && id_2.id_6} - id_3);
  endspecify
  parameter id_9 = -1 !== id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = id_2;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_5,
      id_5
  );
endmodule
