Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/altera/13.0sp1/projects/CYC2_FX2LP_LED/ --output-directory=C:/altera/13.0sp1/projects/CYC2_FX2LP_LED/QsysCore/ --report-file=bsf:C:/altera/13.0sp1/projects/CYC2_FX2LP_LED/QsysCore.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C5T144C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:/altera/13.0sp1/projects/CYC2_FX2LP_LED/QsysCore.qsys
Progress: Loading CYC2_FX2LP_LED/QsysCore.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding spi_slave_to_avalon_mm_master_bridge_0 [spi_slave_to_avalon_mm_master_bridge 13.0]
Progress: Parameterizing module spi_slave_to_avalon_mm_master_bridge_0
Progress: Adding pio_0 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/altera/13.0sp1/projects/CYC2_FX2LP_LED/ --output-directory=C:/altera/13.0sp1/projects/CYC2_FX2LP_LED/QsysCore/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/altera/13.0sp1/projects/CYC2_FX2LP_LED/QsysCore.sopcinfo --report-file=html:C:/altera/13.0sp1/projects/CYC2_FX2LP_LED/QsysCore.html --report-file=qip:C:/altera/13.0sp1/projects/CYC2_FX2LP_LED/QsysCore/synthesis/QsysCore.qip --report-file=cmp:C:/altera/13.0sp1/projects/CYC2_FX2LP_LED/QsysCore.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C5T144C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:/altera/13.0sp1/projects/CYC2_FX2LP_LED/QsysCore.qsys --language=VERILOG
Progress: Loading CYC2_FX2LP_LED/QsysCore.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding spi_slave_to_avalon_mm_master_bridge_0 [spi_slave_to_avalon_mm_master_bridge 13.0]
Progress: Parameterizing module spi_slave_to_avalon_mm_master_bridge_0
Progress: Adding pio_0 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: QsysCore: Generating QsysCore "QsysCore" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 3 modules, 5 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 5 modules, 11 connections
Info: reset_adaptation_transform: After transform: 6 modules, 13 connections
Info: merlin_mm_transform: After transform: 6 modules, 13 connections
Info: spi_slave_to_avalon_mm_master_bridge_0: "QsysCore" instantiated spi_slave_to_avalon_mm_master_bridge "spi_slave_to_avalon_mm_master_bridge_0"
Info: pio_0: Starting RTL generation for module 'QsysCore_pio_0'
Info: pio_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=QsysCore_pio_0 --dir=C:/Users/zaurus/AppData/Local/Temp/alt8421_4911187937292721407.dir/0004_pio_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/zaurus/AppData/Local/Temp/alt8421_4911187937292721407.dir/0004_pio_0_gen//QsysCore_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'QsysCore_pio_0'
Info: pio_0: "QsysCore" instantiated altera_avalon_pio "pio_0"
Info: spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator: "QsysCore" instantiated altera_merlin_master_translator "spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator"
Info: pio_0_s1_translator: "QsysCore" instantiated altera_merlin_slave_translator "pio_0_s1_translator"
Info: rst_controller: "QsysCore" instantiated altera_reset_controller "rst_controller"
Info: QsysCore: Done QsysCore" with 6 modules, 19 files, 279533 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
