Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Aug  4 19:06:39 2017
| Host         : DESKTOP-VK82MLB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file IIR1stOrder_test_timing_summary_routed.rpt -rpx IIR1stOrder_test_timing_summary_routed.rpx
| Design       : IIR1stOrder_test
| Device       : 7k160t-fbg676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 40 register/latch pins with no clock driven by root clock pin: ADC1/LTC2195_SPI_inst/spi_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ADC1/spi_data_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ADC1/spi_data_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ADC1/spi_data_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ADC1/spi_trigger_reg/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: DAC0/AD_9783_SPI_inst/spi_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DAC0/spi_data_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DAC0/spi_data_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DAC0/spi_data_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DAC0/spi_data_reg[8]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: DAC0/spi_trigger_reg/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: new_param_deser/deser_clk_origin/div_clk_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: startup_reset/rst_in_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 284 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.275        0.000                      0                 1388       -0.051       -0.051                      1                 1388       -0.350       -0.350                       1                   612  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  MMCME2_BASE_inst_n_2  {0.000 2.500}        5.000           200.000         
  clkDLYi               {0.625 3.125}        5.000           200.000         
  clkFB                 {0.000 5.000}        10.000          100.000         
  clkFB_1               {0.000 5.000}        10.000          100.000         
  clkPS_int             {0.000 5.000}        10.000          100.000         
  clk_div_int           {1.250 6.250}        10.000          100.000         
  clk_int               {0.000 0.625}        1.250           800.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                           0.806        0.000                      0                 1161        0.096        0.000                      0                 1161        3.000        0.000                       0                   543  
  MMCME2_BASE_inst_n_2        2.049        0.000                      0                   31        0.328        0.000                      0                   31        2.150        0.000                       0                    36  
  clkDLYi                                                                                                                                                                 3.400        0.000                       0                     3  
  clkFB                                                                                                                                                                   8.751        0.000                       0                     2  
  clkFB_1                                                                                                                                                                 8.751        0.000                       0                     2  
  clkPS_int                                                                                                                                                               8.400        0.000                       0                     3  
  clk_div_int                 6.987        0.000                      0                    9        0.181        0.000                      0                    9        4.600        0.000                       0                    11  
  clk_int                                                                                                                                                                -0.350       -0.350                       1                    12  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_div_int           clk                         1.833        0.000                      0                  100        2.410        0.000                      0                  100  
clk                   MMCME2_BASE_inst_n_2        0.275        0.000                      0                   16       -0.051       -0.051                      1                   16  
clk                   clk_div_int                 0.425        0.000                      0                    9        5.718        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      7.154        0.000                      0                   65        0.269        0.000                      0                   65  
**async_default**  clk                clkPS_int                2.695        0.000                      0                    1        0.322        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.806ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 ADC1/ADC0_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PI/yNew1__0/RSTB
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.104ns  (logic 0.601ns (7.416%)  route 7.503ns (92.584%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.073ns = ( 14.073 - 10.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=566, routed)         1.904     4.782    ADC1/clk_in
    SLICE_X0Y6           FDRE                                         r  ADC1/ADC0_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.269     5.051 f  ADC1/ADC0_out_reg[12]/Q
                         net (fo=3, routed)           0.725     5.775    ADC1/trans_in[12]
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.053     5.828 r  ADC1/b1x0[60]_i_5/O
                         net (fo=1, routed)           0.000     5.828    ADC1/b1x0[60]_i_5_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.279     6.107 r  ADC1/b1x0_reg[60]_i_1/CO[1]
                         net (fo=288, routed)         6.779    12.886    PID/PI/CO[0]
    DSP48_X0Y47          DSP48E1                                      r  PID/PI/yNew1__0/RSTB
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.399    14.073    PID/PI/clk_in
    DSP48_X0Y47          DSP48E1                                      r  PID/PI/yNew1__0/CLK
                         clock pessimism              0.214    14.287    
                         clock uncertainty           -0.035    14.252    
    DSP48_X0Y47          DSP48E1 (Setup_dsp48e1_CLK_RSTB)
                                                     -0.560    13.692    PID/PI/yNew1__0
  -------------------------------------------------------------------
                         required time                         13.692    
                         arrival time                         -12.886    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.924ns  (required time - arrival time)
  Source:                 ADC1/ADC0_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PI/yNew1/RSTB
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.988ns  (logic 0.601ns (7.524%)  route 7.387ns (92.477%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.075ns = ( 14.075 - 10.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=566, routed)         1.904     4.782    ADC1/clk_in
    SLICE_X0Y6           FDRE                                         r  ADC1/ADC0_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.269     5.051 f  ADC1/ADC0_out_reg[12]/Q
                         net (fo=3, routed)           0.725     5.775    ADC1/trans_in[12]
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.053     5.828 r  ADC1/b1x0[60]_i_5/O
                         net (fo=1, routed)           0.000     5.828    ADC1/b1x0[60]_i_5_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.279     6.107 r  ADC1/b1x0_reg[60]_i_1/CO[1]
                         net (fo=288, routed)         6.663    12.770    PID/PI/CO[0]
    DSP48_X0Y46          DSP48E1                                      r  PID/PI/yNew1/RSTB
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.401    14.075    PID/PI/clk_in
    DSP48_X0Y46          DSP48E1                                      r  PID/PI/yNew1/CLK
                         clock pessimism              0.214    14.289    
                         clock uncertainty           -0.035    14.254    
    DSP48_X0Y46          DSP48E1 (Setup_dsp48e1_CLK_RSTB)
                                                     -0.560    13.694    PID/PI/yNew1
  -------------------------------------------------------------------
                         required time                         13.694    
                         arrival time                         -12.770    
  -------------------------------------------------------------------
                         slack                                  0.924    

Slack (MET) :             1.039ns  (required time - arrival time)
  Source:                 ADC1/ADC0_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PI/y_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.926ns  (logic 0.601ns (7.583%)  route 7.325ns (92.417%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.010ns = ( 14.010 - 10.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=566, routed)         1.904     4.782    ADC1/clk_in
    SLICE_X0Y6           FDRE                                         r  ADC1/ADC0_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.269     5.051 f  ADC1/ADC0_out_reg[12]/Q
                         net (fo=3, routed)           0.725     5.775    ADC1/trans_in[12]
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.053     5.828 r  ADC1/b1x0[60]_i_5/O
                         net (fo=1, routed)           0.000     5.828    ADC1/b1x0[60]_i_5_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.279     6.107 r  ADC1/b1x0_reg[60]_i_1/CO[1]
                         net (fo=288, routed)         6.600    12.708    PID/PI/CO[0]
    SLICE_X10Y117        FDRE                                         r  PID/PI/y_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.337    14.010    PID/PI/clk_in
    SLICE_X10Y117        FDRE                                         r  PID/PI/y_reg[30]/C
                         clock pessimism              0.214    14.225    
                         clock uncertainty           -0.035    14.189    
    SLICE_X10Y117        FDRE (Setup_fdre_C_R)       -0.443    13.746    PID/PI/y_reg[30]
  -------------------------------------------------------------------
                         required time                         13.746    
                         arrival time                         -12.708    
  -------------------------------------------------------------------
                         slack                                  1.039    

Slack (MET) :             1.039ns  (required time - arrival time)
  Source:                 ADC1/ADC0_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PI/y_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.926ns  (logic 0.601ns (7.583%)  route 7.325ns (92.417%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.010ns = ( 14.010 - 10.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=566, routed)         1.904     4.782    ADC1/clk_in
    SLICE_X0Y6           FDRE                                         r  ADC1/ADC0_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.269     5.051 f  ADC1/ADC0_out_reg[12]/Q
                         net (fo=3, routed)           0.725     5.775    ADC1/trans_in[12]
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.053     5.828 r  ADC1/b1x0[60]_i_5/O
                         net (fo=1, routed)           0.000     5.828    ADC1/b1x0[60]_i_5_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.279     6.107 r  ADC1/b1x0_reg[60]_i_1/CO[1]
                         net (fo=288, routed)         6.600    12.708    PID/PI/CO[0]
    SLICE_X10Y117        FDRE                                         r  PID/PI/y_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.337    14.010    PID/PI/clk_in
    SLICE_X10Y117        FDRE                                         r  PID/PI/y_reg[31]/C
                         clock pessimism              0.214    14.225    
                         clock uncertainty           -0.035    14.189    
    SLICE_X10Y117        FDRE (Setup_fdre_C_R)       -0.443    13.746    PID/PI/y_reg[31]
  -------------------------------------------------------------------
                         required time                         13.746    
                         arrival time                         -12.708    
  -------------------------------------------------------------------
                         slack                                  1.039    

Slack (MET) :             1.079ns  (required time - arrival time)
  Source:                 ADC1/ADC0_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sweep_hold_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.421ns  (logic 0.753ns (8.941%)  route 7.668ns (91.059%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.068ns = ( 14.068 - 10.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=566, routed)         1.904     4.782    ADC1/clk_in
    SLICE_X0Y6           FDRE                                         r  ADC1/ADC0_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.269     5.051 f  ADC1/ADC0_out_reg[12]/Q
                         net (fo=3, routed)           0.725     5.775    ADC1/trans_in[12]
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.053     5.828 r  ADC1/b1x0[60]_i_5/O
                         net (fo=1, routed)           0.000     5.828    ADC1/b1x0[60]_i_5_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.279     6.107 f  ADC1/b1x0_reg[60]_i_1/CO[1]
                         net (fo=288, routed)         6.944    13.051    ADC1_n_22
    SLICE_X3Y119         LUT1 (Prop_lut1_I0_O)        0.152    13.203 r  sweep_hold_i_1/O
                         net (fo=1, routed)           0.000    13.203    sweep_hold_i_1_n_0
    SLICE_X3Y119         FDRE                                         r  sweep_hold_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.395    14.068    clk_in
    SLICE_X3Y119         FDRE                                         r  sweep_hold_reg/C
                         clock pessimism              0.214    14.283    
                         clock uncertainty           -0.035    14.247    
    SLICE_X3Y119         FDRE (Setup_fdre_C_D)        0.035    14.282    sweep_hold_reg
  -------------------------------------------------------------------
                         required time                         14.282    
                         arrival time                         -13.203    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.102ns  (required time - arrival time)
  Source:                 PID/PD/yNew1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PD/yNew1__2/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.358ns  (logic 6.046ns (72.334%)  route 2.312ns (27.666%))
  Logic Levels:           10  (CARRY4=7 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 14.276 - 10.000 ) 
    Source Clock Delay      (SCD):    4.591ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=566, routed)         1.713     4.591    PID/PD/clk_in
    DSP48_X0Y36          DSP48E1                                      r  PID/PD/yNew1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.397     7.988 r  PID/PD/yNew1__1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.988    PID/PD/yNew1__1_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.286     9.274 r  PID/PD/yNew1__2/P[21]
                         net (fo=2, routed)           1.090    10.364    PID/PD/yNew1__2_n_84
    SLICE_X11Y94         LUT2 (Prop_lut2_I0_O)        0.053    10.417 r  PID/PD/yNew1_carry__4_i_2/O
                         net (fo=1, routed)           0.000    10.417    PID/PD/yNew1_carry__4_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    10.652 r  PID/PD/yNew1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.652    PID/PD/yNew1_carry__4_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    10.865 r  PID/PD/yNew1_carry__5/O[1]
                         net (fo=2, routed)           0.487    11.352    PID/PD/yNew1_carry__5_n_6
    SLICE_X12Y95         LUT2 (Prop_lut2_I0_O)        0.152    11.504 r  PID/PD/yNew0_carry__9_i_3/O
                         net (fo=1, routed)           0.000    11.504    PID/PD/yNew0_carry__9_i_3_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    11.814 r  PID/PD/yNew0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.814    PID/PD/yNew0_carry__9_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.874 r  PID/PD/yNew0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.874    PID/PD/yNew0_carry__10_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.934 r  PID/PD/yNew0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    11.934    PID/PD/yNew0_carry__11_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.994 r  PID/PD/yNew0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    11.994    PID/PD/yNew0_carry__12_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    12.214 r  PID/PD/yNew0_carry__13/O[1]
                         net (fo=3, routed)           0.736    12.949    PID/PD/yNew0[15]
    DSP48_X0Y37          DSP48E1                                      r  PID/PD/yNew1__2/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.602    14.276    PID/PD/clk_in
    DSP48_X0Y37          DSP48E1                                      r  PID/PD/yNew1__2/CLK
                         clock pessimism              0.294    14.570    
                         clock uncertainty           -0.035    14.535    
    DSP48_X0Y37          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.483    14.052    PID/PD/yNew1__2
  -------------------------------------------------------------------
                         required time                         14.052    
                         arrival time                         -12.949    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.140ns  (required time - arrival time)
  Source:                 ADC1/ADC0_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PI/y_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.827ns  (logic 0.601ns (7.679%)  route 7.226ns (92.321%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.012ns = ( 14.012 - 10.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=566, routed)         1.904     4.782    ADC1/clk_in
    SLICE_X0Y6           FDRE                                         r  ADC1/ADC0_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.269     5.051 f  ADC1/ADC0_out_reg[12]/Q
                         net (fo=3, routed)           0.725     5.775    ADC1/trans_in[12]
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.053     5.828 r  ADC1/b1x0[60]_i_5/O
                         net (fo=1, routed)           0.000     5.828    ADC1/b1x0[60]_i_5_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.279     6.107 r  ADC1/b1x0_reg[60]_i_1/CO[1]
                         net (fo=288, routed)         6.501    12.608    PID/PI/CO[0]
    SLICE_X10Y114        FDRE                                         r  PID/PI/y_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.339    14.012    PID/PI/clk_in
    SLICE_X10Y114        FDRE                                         r  PID/PI/y_reg[18]/C
                         clock pessimism              0.214    14.227    
                         clock uncertainty           -0.035    14.191    
    SLICE_X10Y114        FDRE (Setup_fdre_C_R)       -0.443    13.748    PID/PI/y_reg[18]
  -------------------------------------------------------------------
                         required time                         13.748    
                         arrival time                         -12.608    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.140ns  (required time - arrival time)
  Source:                 ADC1/ADC0_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PI/y_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.827ns  (logic 0.601ns (7.679%)  route 7.226ns (92.321%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.012ns = ( 14.012 - 10.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=566, routed)         1.904     4.782    ADC1/clk_in
    SLICE_X0Y6           FDRE                                         r  ADC1/ADC0_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.269     5.051 f  ADC1/ADC0_out_reg[12]/Q
                         net (fo=3, routed)           0.725     5.775    ADC1/trans_in[12]
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.053     5.828 r  ADC1/b1x0[60]_i_5/O
                         net (fo=1, routed)           0.000     5.828    ADC1/b1x0[60]_i_5_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.279     6.107 r  ADC1/b1x0_reg[60]_i_1/CO[1]
                         net (fo=288, routed)         6.501    12.608    PID/PI/CO[0]
    SLICE_X10Y114        FDRE                                         r  PID/PI/y_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.339    14.012    PID/PI/clk_in
    SLICE_X10Y114        FDRE                                         r  PID/PI/y_reg[19]/C
                         clock pessimism              0.214    14.227    
                         clock uncertainty           -0.035    14.191    
    SLICE_X10Y114        FDRE (Setup_fdre_C_R)       -0.443    13.748    PID/PI/y_reg[19]
  -------------------------------------------------------------------
                         required time                         13.748    
                         arrival time                         -12.608    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.140ns  (required time - arrival time)
  Source:                 ADC1/ADC0_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PI/y_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.827ns  (logic 0.601ns (7.679%)  route 7.226ns (92.321%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.012ns = ( 14.012 - 10.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=566, routed)         1.904     4.782    ADC1/clk_in
    SLICE_X0Y6           FDRE                                         r  ADC1/ADC0_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.269     5.051 f  ADC1/ADC0_out_reg[12]/Q
                         net (fo=3, routed)           0.725     5.775    ADC1/trans_in[12]
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.053     5.828 r  ADC1/b1x0[60]_i_5/O
                         net (fo=1, routed)           0.000     5.828    ADC1/b1x0[60]_i_5_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.279     6.107 r  ADC1/b1x0_reg[60]_i_1/CO[1]
                         net (fo=288, routed)         6.501    12.608    PID/PI/CO[0]
    SLICE_X10Y114        FDRE                                         r  PID/PI/y_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.339    14.012    PID/PI/clk_in
    SLICE_X10Y114        FDRE                                         r  PID/PI/y_reg[20]/C
                         clock pessimism              0.214    14.227    
                         clock uncertainty           -0.035    14.191    
    SLICE_X10Y114        FDRE (Setup_fdre_C_R)       -0.443    13.748    PID/PI/y_reg[20]
  -------------------------------------------------------------------
                         required time                         13.748    
                         arrival time                         -12.608    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.140ns  (required time - arrival time)
  Source:                 ADC1/ADC0_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PI/y_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.827ns  (logic 0.601ns (7.679%)  route 7.226ns (92.321%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.012ns = ( 14.012 - 10.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=566, routed)         1.904     4.782    ADC1/clk_in
    SLICE_X0Y6           FDRE                                         r  ADC1/ADC0_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.269     5.051 f  ADC1/ADC0_out_reg[12]/Q
                         net (fo=3, routed)           0.725     5.775    ADC1/trans_in[12]
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.053     5.828 r  ADC1/b1x0[60]_i_5/O
                         net (fo=1, routed)           0.000     5.828    ADC1/b1x0[60]_i_5_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.279     6.107 r  ADC1/b1x0_reg[60]_i_1/CO[1]
                         net (fo=288, routed)         6.501    12.608    PID/PI/CO[0]
    SLICE_X10Y114        FDRE                                         r  PID/PI/y_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.339    14.012    PID/PI/clk_in
    SLICE_X10Y114        FDRE                                         r  PID/PI/y_reg[21]/C
                         clock pessimism              0.214    14.227    
                         clock uncertainty           -0.035    14.191    
    SLICE_X10Y114        FDRE (Setup_fdre_C_R)       -0.443    13.748    PID/PI/y_reg[21]
  -------------------------------------------------------------------
                         required time                         13.748    
                         arrival time                         -12.608    
  -------------------------------------------------------------------
                         slack                                  1.140    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 startup_reset/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startup_reset/rst_in_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.128ns (65.815%)  route 0.066ns (34.185%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=566, routed)         0.635     1.736    startup_reset/clk_in
    SLICE_X9Y52          FDRE                                         r  startup_reset/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.100     1.836 f  startup_reset/counter_reg[10]/Q
                         net (fo=4, routed)           0.066     1.903    startup_reset/counter_reg[10]
    SLICE_X8Y52          LUT6 (Prop_lut6_I2_O)        0.028     1.931 r  startup_reset/rst_in_i_1/O
                         net (fo=1, routed)           0.000     1.931    startup_reset/rst_in_i_1_n_0
    SLICE_X8Y52          FDRE                                         r  startup_reset/rst_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=566, routed)         0.855     2.104    startup_reset/clk_in
    SLICE_X8Y52          FDRE                                         r  startup_reset/rst_in_reg/C
                         clock pessimism             -0.356     1.747    
    SLICE_X8Y52          FDRE (Hold_fdre_C_D)         0.087     1.834    startup_reset/rst_in_reg
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 b1x00__0_i_13/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PI/b0x11__2/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.118ns (31.140%)  route 0.261ns (68.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=566, routed)         0.633     1.734    clk_in
    SLICE_X12Y96         FDRE                                         r  b1x00__0_i_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.118     1.852 r  b1x00__0_i_13/Q
                         net (fo=4, routed)           0.261     2.113    PID/PI/b1x00__0_i_1[2]
    DSP48_X0Y41          DSP48E1                                      r  PID/PI/b0x11__2/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=566, routed)         0.845     2.094    PID/PI/clk_in
    DSP48_X0Y41          DSP48E1                                      r  PID/PI/b0x11__2/CLK
                         clock pessimism             -0.155     1.939    
    DSP48_X0Y41          DSP48E1 (Hold_dsp48e1_CLK_B[2])
                                                      0.070     2.009    PID/PI/b0x11__2
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 b1x00__0_i_14/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PI/b0x11__2/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.118ns (31.017%)  route 0.262ns (68.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=566, routed)         0.633     1.734    clk_in
    SLICE_X12Y96         FDRE                                         r  b1x00__0_i_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.118     1.852 r  b1x00__0_i_14/Q
                         net (fo=4, routed)           0.262     2.115    PID/PI/b1x00__0_i_1[1]
    DSP48_X0Y41          DSP48E1                                      r  PID/PI/b0x11__2/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=566, routed)         0.845     2.094    PID/PI/clk_in
    DSP48_X0Y41          DSP48E1                                      r  PID/PI/b0x11__2/CLK
                         clock pessimism             -0.155     1.939    
    DSP48_X0Y41          DSP48E1 (Hold_dsp48e1_CLK_B[1])
                                                      0.070     2.009    PID/PI/b0x11__2
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 b1x00__0_i_10/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PI/b0x11__2/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.118ns (31.065%)  route 0.262ns (68.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=566, routed)         0.634     1.735    clk_in
    SLICE_X12Y97         FDRE                                         r  b1x00__0_i_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.118     1.853 r  b1x00__0_i_10/Q
                         net (fo=4, routed)           0.262     2.115    PID/PI/b1x00__0_i_1[5]
    DSP48_X0Y41          DSP48E1                                      r  PID/PI/b0x11__2/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=566, routed)         0.845     2.094    PID/PI/clk_in
    DSP48_X0Y41          DSP48E1                                      r  PID/PI/b0x11__2/CLK
                         clock pessimism             -0.155     1.939    
    DSP48_X0Y41          DSP48E1 (Hold_dsp48e1_CLK_B[5])
                                                      0.070     2.009    PID/PI/b0x11__2
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 b1x00__0_i_9/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PI/b0x11__2/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.118ns (31.007%)  route 0.263ns (68.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=566, routed)         0.634     1.735    clk_in
    SLICE_X12Y97         FDRE                                         r  b1x00__0_i_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.118     1.853 r  b1x00__0_i_9/Q
                         net (fo=4, routed)           0.263     2.116    PID/PI/b1x00__0_i_1[6]
    DSP48_X0Y41          DSP48E1                                      r  PID/PI/b0x11__2/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=566, routed)         0.845     2.094    PID/PI/clk_in
    DSP48_X0Y41          DSP48E1                                      r  PID/PI/b0x11__2/CLK
                         clock pessimism             -0.155     1.939    
    DSP48_X0Y41          DSP48E1 (Hold_dsp48e1_CLK_B[6])
                                                      0.070     2.009    PID/PI/b0x11__2
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 relockSweep/current_val_f_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            relockSweep/signal_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.100ns (54.561%)  route 0.083ns (45.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=566, routed)         0.602     1.703    relockSweep/clk_in
    SLICE_X3Y127         FDRE                                         r  relockSweep/current_val_f_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.100     1.803 r  relockSweep/current_val_f_reg[24]/Q
                         net (fo=1, routed)           0.083     1.887    relockSweep/p_0_in[8]
    SLICE_X2Y127         FDRE                                         r  relockSweep/signal_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=566, routed)         0.800     2.049    relockSweep/clk_in
    SLICE_X2Y127         FDRE                                         r  relockSweep/signal_out_reg[8]/C
                         clock pessimism             -0.334     1.714    
    SLICE_X2Y127         FDRE (Hold_fdre_C_D)         0.064     1.778    relockSweep/signal_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 b1x00__0_i_2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PI/b0x11__2/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.118ns (30.394%)  route 0.270ns (69.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=566, routed)         0.634     1.735    clk_in
    SLICE_X12Y99         FDRE                                         r  b1x00__0_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.118     1.853 r  b1x00__0_i_2/Q
                         net (fo=4, routed)           0.270     2.123    PID/PI/b1x00__0_i_1[13]
    DSP48_X0Y41          DSP48E1                                      r  PID/PI/b0x11__2/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=566, routed)         0.845     2.094    PID/PI/clk_in
    DSP48_X0Y41          DSP48E1                                      r  PID/PI/b0x11__2/CLK
                         clock pessimism             -0.155     1.939    
    DSP48_X0Y41          DSP48E1 (Hold_dsp48e1_CLK_B[13])
                                                      0.070     2.009    PID/PI/b0x11__2
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 ADC1/FSM_onehot_state_f_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/spi_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.146ns (30.990%)  route 0.325ns (69.010%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=566, routed)         0.665     1.766    ADC1/clk_in
    SLICE_X6Y50          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDCE (Prop_fdce_C_Q)         0.118     1.884 f  ADC1/FSM_onehot_state_f_reg[11]/Q
                         net (fo=7, routed)           0.325     2.209    ADC1/FSM_onehot_state_f_reg_n_0_[11]
    SLICE_X6Y49          LUT6 (Prop_lut6_I1_O)        0.028     2.237 r  ADC1/spi_data[7]_i_1/O
                         net (fo=1, routed)           0.000     2.237    ADC1/spi_data[7]_i_1_n_0
    SLICE_X6Y49          FDRE                                         r  ADC1/spi_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=566, routed)         0.957     2.206    ADC1/clk_in
    SLICE_X6Y49          FDRE                                         r  ADC1/spi_data_reg[7]/C
                         clock pessimism             -0.175     2.030    
    SLICE_X6Y49          FDRE (Hold_fdre_C_D)         0.087     2.117    ADC1/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 b1x00__0_i_3/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PI/b0x11__2/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.118ns (29.867%)  route 0.277ns (70.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=566, routed)         0.634     1.735    clk_in
    SLICE_X12Y98         FDRE                                         r  b1x00__0_i_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.118     1.853 r  b1x00__0_i_3/Q
                         net (fo=4, routed)           0.277     2.130    PID/PI/b1x00__0_i_1[12]
    DSP48_X0Y41          DSP48E1                                      r  PID/PI/b0x11__2/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=566, routed)         0.845     2.094    PID/PI/clk_in
    DSP48_X0Y41          DSP48E1                                      r  PID/PI/b0x11__2/CLK
                         clock pessimism             -0.155     1.939    
    DSP48_X0Y41          DSP48E1 (Hold_dsp48e1_CLK_B[12])
                                                      0.070     2.009    PID/PI/b0x11__2
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 b1x00__0_i_4/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PI/b0x11__2/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.118ns (29.492%)  route 0.282ns (70.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=566, routed)         0.634     1.735    clk_in
    SLICE_X12Y98         FDRE                                         r  b1x00__0_i_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.118     1.853 r  b1x00__0_i_4/Q
                         net (fo=4, routed)           0.282     2.135    PID/PI/b1x00__0_i_1[11]
    DSP48_X0Y41          DSP48E1                                      r  PID/PI/b0x11__2/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=566, routed)         0.845     2.094    PID/PI/clk_in
    DSP48_X0Y41          DSP48E1                                      r  PID/PI/b0x11__2/CLK
                         clock pessimism             -0.155     1.939    
    DSP48_X0Y41          DSP48E1 (Hold_dsp48e1_CLK_B[11])
                                                      0.070     2.009    PID/PI/b0x11__2
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.600         10.000      8.400      BUFGCTRL_X0Y5    BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  DAC0/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X0Y88      ADC1/FR_out_reg[4]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X0Y88      ADC1/FR_out_reg[5]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X0Y88      ADC1/FR_out_reg[6]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X0Y88      ADC1/FR_out_reg[7]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X4Y50      ADC1/FSM_onehot_state_f_reg[2]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X4Y49      ADC1/FSM_onehot_state_f_reg[5]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X6Y50      ADC1/FSM_onehot_state_f_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  DAC0/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DAC0/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DAC0/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.000       4.600      SLICE_X4Y50      ADC1/FSM_onehot_state_f_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.000       4.600      SLICE_X4Y49      ADC1/FSM_onehot_state_f_reg[5]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.000       4.600      SLICE_X6Y50      ADC1/FSM_onehot_state_f_reg[8]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.400         5.000       4.600      SLICE_X3Y51      ADC1/counter_f_reg[2]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.400         5.000       4.600      SLICE_X2Y51      ADC1/counter_f_reg[4]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.400         5.000       4.600      SLICE_X2Y51      ADC1/counter_f_reg[7]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DAC0/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DAC0/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X0Y7       ADC1/ADC0_out_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X0Y6       ADC1/ADC0_out_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X0Y8       ADC1/ADC0_out_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X0Y88      ADC1/FR_out_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X0Y88      ADC1/FR_out_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X0Y88      ADC1/FR_out_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  MMCME2_BASE_inst_n_2
  To Clock:  MMCME2_BASE_inst_n_2

Setup :            0  Failing Endpoints,  Worst Slack        2.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.328ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.049ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[15].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.264ns  (logic 0.269ns (11.882%)  route 1.995ns (88.118%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.424ns = ( 13.424 - 5.000 ) 
    Source Clock Delay      (SCD):    8.924ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=566, routed)         1.965     4.843    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.499     8.924    DAC0/clkD
    SLICE_X1Y129         FDRE                                         r  DAC0/data_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDRE (Prop_fdre_C_Q)         0.269     9.193 r  DAC0/data_in_reg[15]/Q
                         net (fo=1, routed)           1.995    11.187    DAC0/data_in[15]
    OLOGIC_X0Y190        ODDR                                         r  DAC0/pins[15].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.833     9.506    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.460    13.424    DAC0/clkD
    OLOGIC_X0Y190        ODDR                                         r  DAC0/pins[15].ODDR_inst/C
                         clock pessimism              0.460    13.885    
                         clock uncertainty           -0.072    13.813    
    OLOGIC_X0Y190        ODDR (Setup_oddr_C_D1)      -0.576    13.237    DAC0/pins[15].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.237    
                         arrival time                         -11.187    
  -------------------------------------------------------------------
                         slack                                  2.049    

Slack (MET) :             2.105ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[12].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.208ns  (logic 0.269ns (12.185%)  route 1.939ns (87.815%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.423ns = ( 13.423 - 5.000 ) 
    Source Clock Delay      (SCD):    8.924ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=566, routed)         1.965     4.843    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.499     8.924    DAC0/clkD
    SLICE_X1Y129         FDRE                                         r  DAC0/data_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDRE (Prop_fdre_C_Q)         0.269     9.193 r  DAC0/data_in_reg[12]/Q
                         net (fo=1, routed)           1.939    11.131    DAC0/data_in[12]
    OLOGIC_X0Y186        ODDR                                         r  DAC0/pins[12].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.833     9.506    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.459    13.423    DAC0/clkD
    OLOGIC_X0Y186        ODDR                                         r  DAC0/pins[12].ODDR_inst/C
                         clock pessimism              0.460    13.884    
                         clock uncertainty           -0.072    13.812    
    OLOGIC_X0Y186        ODDR (Setup_oddr_C_D1)      -0.576    13.236    DAC0/pins[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.236    
                         arrival time                         -11.131    
  -------------------------------------------------------------------
                         slack                                  2.105    

Slack (MET) :             2.162ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[14].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 0.269ns (12.504%)  route 1.882ns (87.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.424ns = ( 13.424 - 5.000 ) 
    Source Clock Delay      (SCD):    8.924ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=566, routed)         1.965     4.843    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.499     8.924    DAC0/clkD
    SLICE_X1Y129         FDRE                                         r  DAC0/data_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDRE (Prop_fdre_C_Q)         0.269     9.193 r  DAC0/data_in_reg[14]/Q
                         net (fo=1, routed)           1.882    11.075    DAC0/data_in[14]
    OLOGIC_X0Y188        ODDR                                         r  DAC0/pins[14].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.833     9.506    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.460    13.424    DAC0/clkD
    OLOGIC_X0Y188        ODDR                                         r  DAC0/pins[14].ODDR_inst/C
                         clock pessimism              0.460    13.885    
                         clock uncertainty           -0.072    13.813    
    OLOGIC_X0Y188        ODDR (Setup_oddr_C_D1)      -0.576    13.237    DAC0/pins[14].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.237    
                         arrival time                         -11.075    
  -------------------------------------------------------------------
                         slack                                  2.162    

Slack (MET) :             2.211ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[9].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.101ns  (logic 0.269ns (12.804%)  route 1.832ns (87.196%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.422ns = ( 13.422 - 5.000 ) 
    Source Clock Delay      (SCD):    8.923ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=566, routed)         1.965     4.843    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.498     8.923    DAC0/clkD
    SLICE_X1Y128         FDRE                                         r  DAC0/data_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDRE (Prop_fdre_C_Q)         0.269     9.192 r  DAC0/data_in_reg[9]/Q
                         net (fo=1, routed)           1.832    11.023    DAC0/data_in[9]
    OLOGIC_X0Y184        ODDR                                         r  DAC0/pins[9].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.833     9.506    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.458    13.422    DAC0/clkD
    OLOGIC_X0Y184        ODDR                                         r  DAC0/pins[9].ODDR_inst/C
                         clock pessimism              0.460    13.883    
                         clock uncertainty           -0.072    13.811    
    OLOGIC_X0Y184        ODDR (Setup_oddr_C_D1)      -0.576    13.235    DAC0/pins[9].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.235    
                         arrival time                         -11.023    
  -------------------------------------------------------------------
                         slack                                  2.211    

Slack (MET) :             2.220ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[8].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.091ns  (logic 0.269ns (12.866%)  route 1.822ns (87.134%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.420ns = ( 13.420 - 5.000 ) 
    Source Clock Delay      (SCD):    8.923ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=566, routed)         1.965     4.843    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.498     8.923    DAC0/clkD
    SLICE_X1Y128         FDRE                                         r  DAC0/data_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDRE (Prop_fdre_C_Q)         0.269     9.192 r  DAC0/data_in_reg[8]/Q
                         net (fo=1, routed)           1.822    11.013    DAC0/data_in[8]
    OLOGIC_X0Y182        ODDR                                         r  DAC0/pins[8].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.833     9.506    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.456    13.420    DAC0/clkD
    OLOGIC_X0Y182        ODDR                                         r  DAC0/pins[8].ODDR_inst/C
                         clock pessimism              0.460    13.881    
                         clock uncertainty           -0.072    13.809    
    OLOGIC_X0Y182        ODDR (Setup_oddr_C_D1)      -0.576    13.233    DAC0/pins[8].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.233    
                         arrival time                         -11.013    
  -------------------------------------------------------------------
                         slack                                  2.220    

Slack (MET) :             2.303ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[10].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.269ns (13.429%)  route 1.734ns (86.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.416ns = ( 13.416 - 5.000 ) 
    Source Clock Delay      (SCD):    8.923ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=566, routed)         1.965     4.843    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.498     8.923    DAC0/clkD
    SLICE_X1Y128         FDRE                                         r  DAC0/data_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDRE (Prop_fdre_C_Q)         0.269     9.192 r  DAC0/data_in_reg[10]/Q
                         net (fo=1, routed)           1.734    10.926    DAC0/data_in[10]
    OLOGIC_X0Y178        ODDR                                         r  DAC0/pins[10].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.833     9.506    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.452    13.416    DAC0/clkD
    OLOGIC_X0Y178        ODDR                                         r  DAC0/pins[10].ODDR_inst/C
                         clock pessimism              0.460    13.877    
                         clock uncertainty           -0.072    13.805    
    OLOGIC_X0Y178        ODDR (Setup_oddr_C_D1)      -0.576    13.229    DAC0/pins[10].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.229    
                         arrival time                         -10.926    
  -------------------------------------------------------------------
                         slack                                  2.303    

Slack (MET) :             2.316ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[11].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.992ns  (logic 0.269ns (13.507%)  route 1.723ns (86.493%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.417ns = ( 13.417 - 5.000 ) 
    Source Clock Delay      (SCD):    8.923ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=566, routed)         1.965     4.843    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.498     8.923    DAC0/clkD
    SLICE_X1Y128         FDRE                                         r  DAC0/data_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDRE (Prop_fdre_C_Q)         0.269     9.192 r  DAC0/data_in_reg[11]/Q
                         net (fo=1, routed)           1.723    10.914    DAC0/data_in[11]
    OLOGIC_X0Y180        ODDR                                         r  DAC0/pins[11].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.833     9.506    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.453    13.417    DAC0/clkD
    OLOGIC_X0Y180        ODDR                                         r  DAC0/pins[11].ODDR_inst/C
                         clock pessimism              0.460    13.878    
                         clock uncertainty           -0.072    13.806    
    OLOGIC_X0Y180        ODDR (Setup_oddr_C_D1)      -0.576    13.230    DAC0/pins[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.230    
                         arrival time                         -10.914    
  -------------------------------------------------------------------
                         slack                                  2.316    

Slack (MET) :             2.486ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[13].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 0.269ns (14.803%)  route 1.548ns (85.197%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.414ns = ( 13.414 - 5.000 ) 
    Source Clock Delay      (SCD):    8.924ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=566, routed)         1.965     4.843    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.499     8.924    DAC0/clkD
    SLICE_X1Y129         FDRE                                         r  DAC0/data_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDRE (Prop_fdre_C_Q)         0.269     9.193 r  DAC0/data_in_reg[13]/Q
                         net (fo=1, routed)           1.548    10.741    DAC0/data_in[13]
    OLOGIC_X0Y176        ODDR                                         r  DAC0/pins[13].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.833     9.506    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.450    13.414    DAC0/clkD
    OLOGIC_X0Y176        ODDR                                         r  DAC0/pins[13].ODDR_inst/C
                         clock pessimism              0.460    13.875    
                         clock uncertainty           -0.072    13.803    
    OLOGIC_X0Y176        ODDR (Setup_oddr_C_D1)      -0.576    13.227    DAC0/pins[13].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.227    
                         arrival time                         -10.741    
  -------------------------------------------------------------------
                         slack                                  2.486    

Slack (MET) :             2.505ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[5].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.801ns  (logic 0.269ns (14.934%)  route 1.532ns (85.066%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.414ns = ( 13.414 - 5.000 ) 
    Source Clock Delay      (SCD):    8.921ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=566, routed)         1.965     4.843    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.496     8.921    DAC0/clkD
    SLICE_X1Y127         FDRE                                         r  DAC0/data_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.269     9.190 r  DAC0/data_in_reg[5]/Q
                         net (fo=1, routed)           1.532    10.722    DAC0/data_in[5]
    OLOGIC_X0Y174        ODDR                                         r  DAC0/pins[5].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.833     9.506    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.450    13.414    DAC0/clkD
    OLOGIC_X0Y174        ODDR                                         r  DAC0/pins[5].ODDR_inst/C
                         clock pessimism              0.460    13.875    
                         clock uncertainty           -0.072    13.803    
    OLOGIC_X0Y174        ODDR (Setup_oddr_C_D1)      -0.576    13.227    DAC0/pins[5].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.227    
                         arrival time                         -10.722    
  -------------------------------------------------------------------
                         slack                                  2.505    

Slack (MET) :             2.507ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[4].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.801ns  (logic 0.269ns (14.935%)  route 1.532ns (85.065%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.416ns = ( 13.416 - 5.000 ) 
    Source Clock Delay      (SCD):    8.921ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=566, routed)         1.965     4.843    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.496     8.921    DAC0/clkD
    SLICE_X1Y127         FDRE                                         r  DAC0/data_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.269     9.190 r  DAC0/data_in_reg[4]/Q
                         net (fo=1, routed)           1.532    10.722    DAC0/data_in[4]
    OLOGIC_X0Y172        ODDR                                         r  DAC0/pins[4].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.833     9.506    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.452    13.416    DAC0/clkD
    OLOGIC_X0Y172        ODDR                                         r  DAC0/pins[4].ODDR_inst/C
                         clock pessimism              0.460    13.877    
                         clock uncertainty           -0.072    13.805    
    OLOGIC_X0Y172        ODDR (Setup_oddr_C_D1)      -0.576    13.229    DAC0/pins[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.229    
                         arrival time                         -10.722    
  -------------------------------------------------------------------
                         slack                                  2.507    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[6].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.100ns (33.256%)  route 0.201ns (66.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.100ns
    Source Clock Delay      (SCD):    3.398ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=566, routed)         0.697     1.798    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          0.593     3.398    DAC0/clkD
    SLICE_X0Y167         FDRE                                         r  DAC0/data_in_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y167         FDRE (Prop_fdre_C_Q)         0.100     3.498 r  DAC0/data_in_reg[32]/Q
                         net (fo=15, routed)          0.201     3.699    DAC0/data_in[32]
    OLOGIC_X0Y168        ODDR                                         r  DAC0/pins[6].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=566, routed)         0.946     2.195    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          0.826     4.100    DAC0/clkD
    OLOGIC_X0Y168        ODDR                                         r  DAC0/pins[6].ODDR_inst/C
                         clock pessimism             -0.641     3.458    
    OLOGIC_X0Y168        ODDR (Hold_oddr_C_D2)       -0.087     3.371    DAC0/pins[6].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.371    
                         arrival time                           3.699    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[7].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.100ns (27.907%)  route 0.258ns (72.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.098ns
    Source Clock Delay      (SCD):    3.398ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=566, routed)         0.697     1.798    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          0.593     3.398    DAC0/clkD
    SLICE_X0Y167         FDRE                                         r  DAC0/data_in_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y167         FDRE (Prop_fdre_C_Q)         0.100     3.498 r  DAC0/data_in_reg[32]/Q
                         net (fo=15, routed)          0.258     3.757    DAC0/data_in[32]
    OLOGIC_X0Y170        ODDR                                         r  DAC0/pins[7].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=566, routed)         0.946     2.195    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          0.824     4.098    DAC0/clkD
    OLOGIC_X0Y170        ODDR                                         r  DAC0/pins[7].ODDR_inst/C
                         clock pessimism             -0.641     3.456    
    OLOGIC_X0Y170        ODDR (Hold_oddr_C_D2)       -0.087     3.369    DAC0/pins[7].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.369    
                         arrival time                           3.757    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[3].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.100ns (26.254%)  route 0.281ns (73.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.105ns
    Source Clock Delay      (SCD):    3.398ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=566, routed)         0.697     1.798    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          0.593     3.398    DAC0/clkD
    SLICE_X0Y167         FDRE                                         r  DAC0/data_in_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y167         FDRE (Prop_fdre_C_Q)         0.100     3.498 r  DAC0/data_in_reg[32]/Q
                         net (fo=15, routed)          0.281     3.779    DAC0/data_in[32]
    OLOGIC_X0Y162        ODDR                                         r  DAC0/pins[3].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=566, routed)         0.946     2.195    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          0.831     4.105    DAC0/clkD
    OLOGIC_X0Y162        ODDR                                         r  DAC0/pins[3].ODDR_inst/C
                         clock pessimism             -0.641     3.463    
    OLOGIC_X0Y162        ODDR (Hold_oddr_C_D2)       -0.087     3.376    DAC0/pins[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.376    
                         arrival time                           3.779    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[1].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.100ns (25.862%)  route 0.287ns (74.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.105ns
    Source Clock Delay      (SCD):    3.398ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=566, routed)         0.697     1.798    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          0.593     3.398    DAC0/clkD
    SLICE_X0Y167         FDRE                                         r  DAC0/data_in_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y167         FDRE (Prop_fdre_C_Q)         0.100     3.498 r  DAC0/data_in_reg[32]/Q
                         net (fo=15, routed)          0.287     3.785    DAC0/data_in[32]
    OLOGIC_X0Y160        ODDR                                         r  DAC0/pins[1].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=566, routed)         0.946     2.195    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          0.831     4.105    DAC0/clkD
    OLOGIC_X0Y160        ODDR                                         r  DAC0/pins[1].ODDR_inst/C
                         clock pessimism             -0.641     3.463    
    OLOGIC_X0Y160        ODDR (Hold_oddr_C_D2)       -0.087     3.376    DAC0/pins[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.376    
                         arrival time                           3.785    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[4].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.100ns (24.040%)  route 0.316ns (75.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.097ns
    Source Clock Delay      (SCD):    3.398ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=566, routed)         0.697     1.798    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          0.593     3.398    DAC0/clkD
    SLICE_X0Y167         FDRE                                         r  DAC0/data_in_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y167         FDRE (Prop_fdre_C_Q)         0.100     3.498 r  DAC0/data_in_reg[32]/Q
                         net (fo=15, routed)          0.316     3.814    DAC0/data_in[32]
    OLOGIC_X0Y172        ODDR                                         r  DAC0/pins[4].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=566, routed)         0.946     2.195    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          0.823     4.097    DAC0/clkD
    OLOGIC_X0Y172        ODDR                                         r  DAC0/pins[4].ODDR_inst/C
                         clock pessimism             -0.641     3.455    
    OLOGIC_X0Y172        ODDR (Hold_oddr_C_D2)       -0.087     3.368    DAC0/pins[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.368    
                         arrival time                           3.814    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[2].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.100ns (22.557%)  route 0.343ns (77.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.106ns
    Source Clock Delay      (SCD):    3.398ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=566, routed)         0.697     1.798    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          0.593     3.398    DAC0/clkD
    SLICE_X0Y167         FDRE                                         r  DAC0/data_in_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y167         FDRE (Prop_fdre_C_Q)         0.100     3.498 r  DAC0/data_in_reg[32]/Q
                         net (fo=15, routed)          0.343     3.842    DAC0/data_in[32]
    OLOGIC_X0Y158        ODDR                                         r  DAC0/pins[2].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=566, routed)         0.946     2.195    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          0.832     4.106    DAC0/clkD
    OLOGIC_X0Y158        ODDR                                         r  DAC0/pins[2].ODDR_inst/C
                         clock pessimism             -0.641     3.464    
    OLOGIC_X0Y158        ODDR (Hold_oddr_C_D2)       -0.087     3.377    DAC0/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.377    
                         arrival time                           3.842    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[5].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.100ns (21.114%)  route 0.374ns (78.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.096ns
    Source Clock Delay      (SCD):    3.398ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=566, routed)         0.697     1.798    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          0.593     3.398    DAC0/clkD
    SLICE_X0Y167         FDRE                                         r  DAC0/data_in_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y167         FDRE (Prop_fdre_C_Q)         0.100     3.498 r  DAC0/data_in_reg[32]/Q
                         net (fo=15, routed)          0.374     3.872    DAC0/data_in[32]
    OLOGIC_X0Y174        ODDR                                         r  DAC0/pins[5].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=566, routed)         0.946     2.195    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          0.822     4.096    DAC0/clkD
    OLOGIC_X0Y174        ODDR                                         r  DAC0/pins[5].ODDR_inst/C
                         clock pessimism             -0.641     3.454    
    OLOGIC_X0Y174        ODDR (Hold_oddr_C_D2)       -0.087     3.367    DAC0/pins[5].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.367    
                         arrival time                           3.872    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[0].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.100ns (20.267%)  route 0.393ns (79.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.106ns
    Source Clock Delay      (SCD):    3.398ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=566, routed)         0.697     1.798    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          0.593     3.398    DAC0/clkD
    SLICE_X0Y167         FDRE                                         r  DAC0/data_in_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y167         FDRE (Prop_fdre_C_Q)         0.100     3.498 r  DAC0/data_in_reg[32]/Q
                         net (fo=15, routed)          0.393     3.892    DAC0/data_in[32]
    OLOGIC_X0Y156        ODDR                                         r  DAC0/pins[0].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=566, routed)         0.946     2.195    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          0.832     4.106    DAC0/clkD
    OLOGIC_X0Y156        ODDR                                         r  DAC0/pins[0].ODDR_inst/C
                         clock pessimism             -0.641     3.464    
    OLOGIC_X0Y156        ODDR (Hold_oddr_C_D2)       -0.087     3.377    DAC0/pins[0].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.377    
                         arrival time                           3.892    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[0].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.100ns (15.008%)  route 0.566ns (84.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.106ns
    Source Clock Delay      (SCD):    3.406ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=566, routed)         0.697     1.798    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          0.601     3.406    DAC0/clkD
    SLICE_X1Y126         FDRE                                         r  DAC0/data_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.100     3.506 r  DAC0/data_in_reg[0]/Q
                         net (fo=1, routed)           0.566     4.073    DAC0/data_in[0]
    OLOGIC_X0Y156        ODDR                                         r  DAC0/pins[0].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=566, routed)         0.946     2.195    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          0.832     4.106    DAC0/clkD
    OLOGIC_X0Y156        ODDR                                         r  DAC0/pins[0].ODDR_inst/C
                         clock pessimism             -0.468     3.637    
    OLOGIC_X0Y156        ODDR (Hold_oddr_C_D1)       -0.087     3.550    DAC0/pins[0].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.550    
                         arrival time                           4.073    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[2].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.100ns (14.103%)  route 0.609ns (85.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.106ns
    Source Clock Delay      (SCD):    3.406ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=566, routed)         0.697     1.798    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          0.601     3.406    DAC0/clkD
    SLICE_X1Y126         FDRE                                         r  DAC0/data_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.100     3.506 r  DAC0/data_in_reg[2]/Q
                         net (fo=1, routed)           0.609     4.115    DAC0/data_in[2]
    OLOGIC_X0Y158        ODDR                                         r  DAC0/pins[2].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=566, routed)         0.946     2.195    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          0.832     4.106    DAC0/clkD
    OLOGIC_X0Y158        ODDR                                         r  DAC0/pins[2].ODDR_inst/C
                         clock pessimism             -0.468     3.637    
    OLOGIC_X0Y158        ODDR (Hold_oddr_C_D1)       -0.087     3.550    DAC0/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.550    
                         arrival time                           4.115    
  -------------------------------------------------------------------
                         slack                                  0.565    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCME2_BASE_inst_n_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { DAC0/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         5.000       3.400      BUFGCTRL_X0Y0    DAC0/BUFG_clkD/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  DAC0/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y156    DAC0/pins[0].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y178    DAC0/pins[10].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y180    DAC0/pins[11].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y186    DAC0/pins[12].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y176    DAC0/pins[13].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y188    DAC0/pins[14].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y190    DAC0/pins[15].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y164    DAC0/pins[16].ODDR_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  DAC0/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y167     DAC0/data_in_reg[32]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y128     DAC0/data_in_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y128     DAC0/data_in_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y167     DAC0/data_in_reg[32]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y127     DAC0/data_in_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y127     DAC0/data_in_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y127     DAC0/data_in_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y127     DAC0/data_in_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y128     DAC0/data_in_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y128     DAC0/data_in_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y126     DAC0/data_in_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y128     DAC0/data_in_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y128     DAC0/data_in_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y126     DAC0/data_in_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y126     DAC0/data_in_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y126     DAC0/data_in_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y127     DAC0/data_in_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y127     DAC0/data_in_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y127     DAC0/data_in_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y127     DAC0/data_in_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkDLYi
  To Clock:  clkDLYi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkDLYi
Waveform(ns):       { 0.625 3.125 }
Period(ns):         5.000
Sources:            { DAC0/MMCME2_BASE_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         5.000       3.400      BUFGCTRL_X0Y4    DAC0/BUFG_clkDLY/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  DAC0/MMCME2_BASE_inst/CLKOUT1
Min Period  n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y192    DAC0/ODDR_CLK/C
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  DAC0/MMCME2_BASE_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkFB
  To Clock:  clkFB

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC1/MMCME2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkFB_1
  To Clock:  clkFB_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DAC0/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  DAC0/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  DAC0/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  DAC0/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  DAC0/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkPS_int
  To Clock:  clkPS_int

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkPS_int
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC1/MMCME2_ADV_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y3    ADC1/BUFG_clkPS/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKOUT0
Min Period  n/a     ODDR/C              n/a            1.249         10.000      8.751      OLOGIC_X0Y36     ADC1/ODDR_inst/C
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_int
  To Clock:  clk_div_int

Setup :            0  Failing Endpoints,  Worst Slack        6.987ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.987ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[1].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        3.016ns  (logic 0.269ns (8.918%)  route 2.747ns (91.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.652ns = ( 18.902 - 11.250 ) 
    Source Clock Delay      (SCD):    7.991ns = ( 9.241 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=566, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.705     9.241    ADC1/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.269     9.510 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           2.747    12.257    ADC1/bit_slip
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=566, routed)         1.445    15.368    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.451 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.545    16.996    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    17.109 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.793    18.902    ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.438    19.341    
                         clock uncertainty           -0.080    19.261    
    ILOGIC_X0Y6          ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    19.244    ADC1/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         19.244    
                         arrival time                         -12.257    
  -------------------------------------------------------------------
                         slack                                  6.987    

Slack (MET) :             7.140ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[0].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.861ns  (logic 0.269ns (9.403%)  route 2.592ns (90.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.649ns = ( 18.899 - 11.250 ) 
    Source Clock Delay      (SCD):    7.991ns = ( 9.241 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=566, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.705     9.241    ADC1/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.269     9.510 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           2.592    12.101    ADC1/bit_slip
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=566, routed)         1.445    15.368    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.451 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.545    16.996    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    17.109 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.790    18.899    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.438    19.338    
                         clock uncertainty           -0.080    19.258    
    ILOGIC_X0Y12         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    19.241    ADC1/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         19.241    
                         arrival time                         -12.101    
  -------------------------------------------------------------------
                         slack                                  7.140    

Slack (MET) :             8.702ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[3].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.170ns  (logic 0.269ns (22.997%)  route 0.901ns (77.003%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.448ns = ( 18.698 - 11.250 ) 
    Source Clock Delay      (SCD):    7.991ns = ( 9.241 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=566, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.705     9.241    ADC1/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.269     9.510 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           0.901    10.410    ADC1/bit_slip
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=566, routed)         1.445    15.368    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.451 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.545    16.996    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    17.109 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.589    18.698    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.510    19.209    
                         clock uncertainty           -0.080    19.129    
    ILOGIC_X0Y70         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    19.112    ADC1/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         19.112    
                         arrival time                         -10.410    
  -------------------------------------------------------------------
                         slack                                  8.702    

Slack (MET) :             8.942ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[2].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.935ns  (logic 0.269ns (28.782%)  route 0.666ns (71.218%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.453ns = ( 18.703 - 11.250 ) 
    Source Clock Delay      (SCD):    7.991ns = ( 9.241 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=566, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.705     9.241    ADC1/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.269     9.510 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           0.666    10.175    ADC1/bit_slip
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=566, routed)         1.445    15.368    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.451 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.545    16.996    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    17.109 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.594    18.703    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.510    19.214    
                         clock uncertainty           -0.080    19.134    
    ILOGIC_X0Y84         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    19.117    ADC1/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         19.117    
                         arrival time                         -10.175    
  -------------------------------------------------------------------
                         slack                                  8.942    

Slack (MET) :             9.024ns  (required time - arrival time)
  Source:                 ADC1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.932ns  (logic 0.322ns (34.562%)  route 0.610ns (65.438%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.455ns = ( 18.705 - 11.250 ) 
    Source Clock Delay      (SCD):    7.991ns = ( 9.241 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=566, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.705     9.241    ADC1/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.269     9.510 r  ADC1/counter_reg[0]/Q
                         net (fo=3, routed)           0.610    10.119    ADC1/counter_reg_n_0_[0]
    SLICE_X1Y88          LUT6 (Prop_lut6_I2_O)        0.053    10.172 r  ADC1/BS_state_i_1/O
                         net (fo=1, routed)           0.000    10.172    ADC1/BS_state_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  ADC1/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=566, routed)         1.445    15.368    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.451 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.545    16.996    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    17.109 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.596    18.705    ADC1/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC1/BS_state_reg/C
                         clock pessimism              0.535    19.241    
                         clock uncertainty           -0.080    19.161    
    SLICE_X1Y88          FDRE (Setup_fdre_C_D)        0.035    19.196    ADC1/BS_state_reg
  -------------------------------------------------------------------
                         required time                         19.196    
                         arrival time                         -10.172    
  -------------------------------------------------------------------
                         slack                                  9.024    

Slack (MET) :             9.107ns  (required time - arrival time)
  Source:                 ADC1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.876ns  (logic 0.410ns (46.794%)  route 0.466ns (53.206%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.455ns = ( 18.705 - 11.250 ) 
    Source Clock Delay      (SCD):    7.991ns = ( 9.241 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=566, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.705     9.241    ADC1/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.246     9.487 r  ADC1/counter_reg[1]/Q
                         net (fo=2, routed)           0.466     9.953    ADC1/counter_reg_n_0_[1]
    SLICE_X1Y88          LUT4 (Prop_lut4_I0_O)        0.164    10.117 r  ADC1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    10.117    ADC1/counter[1]_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  ADC1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=566, routed)         1.445    15.368    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.451 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.545    16.996    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    17.109 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.596    18.705    ADC1/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC1/counter_reg[1]/C
                         clock pessimism              0.535    19.241    
                         clock uncertainty           -0.080    19.161    
    SLICE_X1Y88          FDRE (Setup_fdre_C_D)        0.063    19.224    ADC1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         19.224    
                         arrival time                         -10.117    
  -------------------------------------------------------------------
                         slack                                  9.107    

Slack (MET) :             9.170ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[4].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.709ns  (logic 0.269ns (37.924%)  route 0.440ns (62.076%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.456ns = ( 18.706 - 11.250 ) 
    Source Clock Delay      (SCD):    7.991ns = ( 9.241 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=566, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.705     9.241    ADC1/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.269     9.510 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           0.440     9.950    ADC1/bit_slip
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=566, routed)         1.445    15.368    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.451 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.545    16.996    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    17.109 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.597    18.706    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.510    19.217    
                         clock uncertainty           -0.080    19.137    
    ILOGIC_X0Y88         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    19.120    ADC1/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         19.120    
                         arrival time                          -9.950    
  -------------------------------------------------------------------
                         slack                                  9.170    

Slack (MET) :             9.174ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.780ns  (logic 0.322ns (41.267%)  route 0.458ns (58.733%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.455ns = ( 18.705 - 11.250 ) 
    Source Clock Delay      (SCD):    7.991ns = ( 9.241 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=566, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.705     9.241    ADC1/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.269     9.510 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           0.458     9.968    ADC1/bit_slip
    SLICE_X1Y88          LUT3 (Prop_lut3_I0_O)        0.053    10.021 r  ADC1/bit_slip_i_1/O
                         net (fo=1, routed)           0.000    10.021    ADC1/bit_slip_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  ADC1/bit_slip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=566, routed)         1.445    15.368    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.451 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.545    16.996    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    17.109 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.596    18.705    ADC1/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC1/bit_slip_reg/C
                         clock pessimism              0.535    19.241    
                         clock uncertainty           -0.080    19.161    
    SLICE_X1Y88          FDRE (Setup_fdre_C_D)        0.034    19.195    ADC1/bit_slip_reg
  -------------------------------------------------------------------
                         required time                         19.195    
                         arrival time                         -10.021    
  -------------------------------------------------------------------
                         slack                                  9.174    

Slack (MET) :             9.207ns  (required time - arrival time)
  Source:                 ADC1/BS_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.748ns  (logic 0.322ns (43.025%)  route 0.426ns (56.975%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.455ns = ( 18.705 - 11.250 ) 
    Source Clock Delay      (SCD):    7.991ns = ( 9.241 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=566, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.705     9.241    ADC1/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC1/BS_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.269     9.510 f  ADC1/BS_state_reg/Q
                         net (fo=4, routed)           0.426     9.936    ADC1/state
    SLICE_X1Y88          LUT3 (Prop_lut3_I1_O)        0.053     9.989 r  ADC1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     9.989    ADC1/counter[0]_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  ADC1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=566, routed)         1.445    15.368    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.451 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.545    16.996    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    17.109 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.596    18.705    ADC1/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC1/counter_reg[0]/C
                         clock pessimism              0.535    19.241    
                         clock uncertainty           -0.080    19.161    
    SLICE_X1Y88          FDRE (Setup_fdre_C_D)        0.035    19.196    ADC1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         19.196    
                         arrival time                          -9.989    
  -------------------------------------------------------------------
                         slack                                  9.207    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ADC1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.241ns  (logic 0.155ns (64.266%)  route 0.086ns (35.734%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.640ns = ( 4.890 - 1.250 ) 
    Source Clock Delay      (SCD):    2.995ns = ( 4.245 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=566, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.663     4.245    ADC1/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.091     4.336 r  ADC1/counter_reg[1]/Q
                         net (fo=2, routed)           0.086     4.422    ADC1/counter_reg_n_0_[1]
    SLICE_X1Y88          LUT6 (Prop_lut6_I1_O)        0.064     4.486 r  ADC1/BS_state_i_1/O
                         net (fo=1, routed)           0.000     4.486    ADC1/BS_state_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  ADC1/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=566, routed)         0.803     3.302    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.355 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.977    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.007 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.883     4.890    ADC1/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC1/BS_state_reg/C
                         clock pessimism             -0.644     4.245    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.060     4.305    ADC1/BS_state_reg
  -------------------------------------------------------------------
                         required time                         -4.305    
                         arrival time                           4.486    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 ADC1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.271ns  (logic 0.130ns (48.030%)  route 0.141ns (51.970%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.640ns = ( 4.890 - 1.250 ) 
    Source Clock Delay      (SCD):    2.995ns = ( 4.245 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=566, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.663     4.245    ADC1/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.100     4.345 r  ADC1/counter_reg[0]/Q
                         net (fo=3, routed)           0.141     4.486    ADC1/counter_reg_n_0_[0]
    SLICE_X1Y88          LUT4 (Prop_lut4_I1_O)        0.030     4.516 r  ADC1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     4.516    ADC1/counter[1]_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  ADC1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=566, routed)         0.803     3.302    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.355 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.977    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.007 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.883     4.890    ADC1/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC1/counter_reg[1]/C
                         clock pessimism             -0.644     4.245    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.075     4.320    ADC1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.320    
                         arrival time                           4.516    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 ADC1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.644%)  route 0.141ns (52.357%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.640ns = ( 4.890 - 1.250 ) 
    Source Clock Delay      (SCD):    2.995ns = ( 4.245 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=566, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.663     4.245    ADC1/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.100     4.345 f  ADC1/counter_reg[0]/Q
                         net (fo=3, routed)           0.141     4.486    ADC1/counter_reg_n_0_[0]
    SLICE_X1Y88          LUT3 (Prop_lut3_I0_O)        0.028     4.514 r  ADC1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     4.514    ADC1/counter[0]_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  ADC1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=566, routed)         0.803     3.302    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.355 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.977    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.007 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.883     4.890    ADC1/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC1/counter_reg[0]/C
                         clock pessimism             -0.644     4.245    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.061     4.306    ADC1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.306    
                         arrival time                           4.514    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[4].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.311ns  (logic 0.100ns (32.122%)  route 0.211ns (67.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.642ns = ( 4.892 - 1.250 ) 
    Source Clock Delay      (SCD):    2.995ns = ( 4.245 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=566, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.663     4.245    ADC1/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.100     4.345 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           0.211     4.557    ADC1/bit_slip
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=566, routed)         0.803     3.302    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.355 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.977    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.007 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.885     4.892    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.612     4.279    
    ILOGIC_X0Y88         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     4.346    ADC1/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.346    
                         arrival time                           4.557    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 ADC1/BS_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.281ns  (logic 0.128ns (45.542%)  route 0.153ns (54.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.640ns = ( 4.890 - 1.250 ) 
    Source Clock Delay      (SCD):    2.995ns = ( 4.245 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=566, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.663     4.245    ADC1/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC1/BS_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.100     4.345 r  ADC1/BS_state_reg/Q
                         net (fo=4, routed)           0.153     4.498    ADC1/state
    SLICE_X1Y88          LUT3 (Prop_lut3_I2_O)        0.028     4.526 r  ADC1/bit_slip_i_1/O
                         net (fo=1, routed)           0.000     4.526    ADC1/bit_slip_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  ADC1/bit_slip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=566, routed)         0.803     3.302    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.355 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.977    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.007 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.883     4.890    ADC1/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC1/bit_slip_reg/C
                         clock pessimism             -0.644     4.245    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.060     4.305    ADC1/bit_slip_reg
  -------------------------------------------------------------------
                         required time                         -4.305    
                         arrival time                           4.526    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[2].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.433ns  (logic 0.100ns (23.116%)  route 0.333ns (76.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.638ns = ( 4.888 - 1.250 ) 
    Source Clock Delay      (SCD):    2.995ns = ( 4.245 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=566, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.663     4.245    ADC1/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.100     4.345 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           0.333     4.678    ADC1/bit_slip
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=566, routed)         0.803     3.302    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.355 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.977    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.007 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.881     4.888    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.612     4.275    
    ILOGIC_X0Y84         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     4.342    ADC1/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.342    
                         arrival time                           4.678    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[3].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.569ns  (logic 0.100ns (17.583%)  route 0.469ns (82.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.633ns = ( 4.883 - 1.250 ) 
    Source Clock Delay      (SCD):    2.995ns = ( 4.245 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=566, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.663     4.245    ADC1/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.100     4.345 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           0.469     4.814    ADC1/bit_slip
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=566, routed)         0.803     3.302    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.355 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.977    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.007 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.876     4.883    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.612     4.270    
    ILOGIC_X0Y70         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     4.337    ADC1/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.337    
                         arrival time                           4.814    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             1.080ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[0].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.411ns  (logic 0.100ns (7.088%)  route 1.311ns (92.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.712ns = ( 4.962 - 1.250 ) 
    Source Clock Delay      (SCD):    2.995ns = ( 4.245 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=566, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.663     4.245    ADC1/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.100     4.345 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           1.311     5.656    ADC1/bit_slip
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=566, routed)         0.803     3.302    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.355 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.977    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.007 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.955     4.962    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.452     4.509    
    ILOGIC_X0Y12         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     4.576    ADC1/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.576    
                         arrival time                           5.656    
  -------------------------------------------------------------------
                         slack                                  1.080    

Slack (MET) :             1.152ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[1].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.487ns  (logic 0.100ns (6.724%)  route 1.387ns (93.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.716ns = ( 4.966 - 1.250 ) 
    Source Clock Delay      (SCD):    2.995ns = ( 4.245 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=566, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.663     4.245    ADC1/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.100     4.345 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           1.387     5.733    ADC1/bit_slip
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=566, routed)         0.803     3.302    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.355 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.977    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.007 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.959     4.966    ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.452     4.513    
    ILOGIC_X0Y6          ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     4.580    ADC1/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.580    
                         arrival time                           5.733    
  -------------------------------------------------------------------
                         slack                                  1.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_int
Waveform(ns):       { 1.250 6.250 }
Period(ns):         10.000
Sources:            { ADC1/MMCME2_ADV_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y1    ADC1/BUFG_clk_div/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y12     ADC1/pins[0].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y6      ADC1/pins[1].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y84     ADC1/pins[2].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y70     ADC1/pins[3].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y88     ADC1/pins[4].ISERDESE2_inst/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X1Y88      ADC1/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X1Y88      ADC1/BS_state_reg/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X1Y88      ADC1/bit_slip_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X1Y88      ADC1/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X1Y88      ADC1/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y88      ADC1/BS_state_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y88      ADC1/bit_slip_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y88      ADC1/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y88      ADC1/BS_state_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y88      ADC1/bit_slip_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y88      ADC1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y88      ADC1/BS_state_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y88      ADC1/bit_slip_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y88      ADC1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y88      ADC1/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y88      ADC1/BS_state_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y88      ADC1/bit_slip_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y88      ADC1/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y88      ADC1/counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_int
  To Clock:  clk_int

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.350ns,  Total Violation       -0.350ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_int
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { ADC1/MMCME2_ADV_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         1.250       -0.350     BUFGCTRL_X0Y2    ADC1/BUFG_clk/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.250       0.001      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKOUT1
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y12     ADC1/pins[0].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y12     ADC1/pins[0].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y6      ADC1/pins[1].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y6      ADC1/pins[1].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y84     ADC1/pins[2].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y84     ADC1/pins[2].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y70     ADC1/pins[3].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y70     ADC1/pins[3].ISERDESE2_inst/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.250       212.110    MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_int
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.833ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.833ns  (required time - arrival time)
  Source:                 ADC1/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            PID/PD/b1x00/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.839ns  (logic 0.573ns (20.186%)  route 2.266ns (79.814%))
  Logic Levels:           0  
  Clock Path Skew:        -3.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns = ( 14.274 - 10.000 ) 
    Source Clock Delay      (SCD):    7.982ns = ( 9.232 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=566, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.696     9.232    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y70         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573     9.805 r  ADC1/pins[3].ISERDESE2_inst/Q2
                         net (fo=8, routed)           2.266    12.070    PID/PD/e_in[1]
    DSP48_X1Y36          DSP48E1                                      r  PID/PD/b1x00/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.600    14.274    PID/PD/clk_in
    DSP48_X1Y36          DSP48E1                                      r  PID/PD/b1x00/CLK
                         clock pessimism              0.204    14.478    
                         clock uncertainty           -0.194    14.284    
    DSP48_X1Y36          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.381    13.903    PID/PD/b1x00
  -------------------------------------------------------------------
                         required time                         13.903    
                         arrival time                         -12.070    
  -------------------------------------------------------------------
                         slack                                  1.833    

Slack (MET) :             1.973ns  (required time - arrival time)
  Source:                 ADC1/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            PID/PD/b1x00__2/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.697ns  (logic 0.573ns (21.248%)  route 2.124ns (78.752%))
  Logic Levels:           0  
  Clock Path Skew:        -3.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    7.982ns = ( 9.232 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=566, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.696     9.232    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y70         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573     9.805 r  ADC1/pins[3].ISERDESE2_inst/Q2
                         net (fo=8, routed)           2.124    11.928    PID/PD/e_in[1]
    DSP48_X1Y35          DSP48E1                                      r  PID/PD/b1x00__2/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.598    14.272    PID/PD/clk_in
    DSP48_X1Y35          DSP48E1                                      r  PID/PD/b1x00__2/CLK
                         clock pessimism              0.204    14.476    
                         clock uncertainty           -0.194    14.282    
    DSP48_X1Y35          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.381    13.901    PID/PD/b1x00__2
  -------------------------------------------------------------------
                         required time                         13.901    
                         arrival time                         -11.928    
  -------------------------------------------------------------------
                         slack                                  1.973    

Slack (MET) :             2.052ns  (required time - arrival time)
  Source:                 ADC1/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            PID/PD/b1x00__2/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.618ns  (logic 0.573ns (21.888%)  route 2.045ns (78.112%))
  Logic Levels:           0  
  Clock Path Skew:        -3.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    7.982ns = ( 9.232 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=566, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.696     9.232    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y70         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.573     9.805 r  ADC1/pins[3].ISERDESE2_inst/Q6
                         net (fo=4, routed)           2.045    11.849    PID/PD/e_in[9]
    DSP48_X1Y35          DSP48E1                                      r  PID/PD/b1x00__2/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.598    14.272    PID/PD/clk_in
    DSP48_X1Y35          DSP48E1                                      r  PID/PD/b1x00__2/CLK
                         clock pessimism              0.204    14.476    
                         clock uncertainty           -0.194    14.282    
    DSP48_X1Y35          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.381    13.901    PID/PD/b1x00__2
  -------------------------------------------------------------------
                         required time                         13.901    
                         arrival time                         -11.849    
  -------------------------------------------------------------------
                         slack                                  2.052    

Slack (MET) :             2.084ns  (required time - arrival time)
  Source:                 ADC1/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            PID/PD/b1x00__0/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.587ns  (logic 0.573ns (22.146%)  route 2.014ns (77.854%))
  Logic Levels:           0  
  Clock Path Skew:        -3.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns = ( 14.274 - 10.000 ) 
    Source Clock Delay      (SCD):    7.982ns = ( 9.232 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=566, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.696     9.232    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y70         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.573     9.805 r  ADC1/pins[3].ISERDESE2_inst/Q4
                         net (fo=4, routed)           2.014    11.819    PID/PD/e_in[5]
    DSP48_X1Y37          DSP48E1                                      r  PID/PD/b1x00__0/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.600    14.274    PID/PD/clk_in
    DSP48_X1Y37          DSP48E1                                      r  PID/PD/b1x00__0/CLK
                         clock pessimism              0.204    14.478    
                         clock uncertainty           -0.194    14.284    
    DSP48_X1Y37          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.381    13.903    PID/PD/b1x00__0
  -------------------------------------------------------------------
                         required time                         13.903    
                         arrival time                         -11.819    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.156ns  (required time - arrival time)
  Source:                 ADC1/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            PID/PD/b1x00__0/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.515ns  (logic 0.573ns (22.781%)  route 1.942ns (77.219%))
  Logic Levels:           0  
  Clock Path Skew:        -3.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns = ( 14.274 - 10.000 ) 
    Source Clock Delay      (SCD):    7.982ns = ( 9.232 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=566, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.696     9.232    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y70         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573     9.805 r  ADC1/pins[3].ISERDESE2_inst/Q2
                         net (fo=8, routed)           1.942    11.747    PID/PD/e_in[1]
    DSP48_X1Y37          DSP48E1                                      r  PID/PD/b1x00__0/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.600    14.274    PID/PD/clk_in
    DSP48_X1Y37          DSP48E1                                      r  PID/PD/b1x00__0/CLK
                         clock pessimism              0.204    14.478    
                         clock uncertainty           -0.194    14.284    
    DSP48_X1Y37          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.381    13.903    PID/PD/b1x00__0
  -------------------------------------------------------------------
                         required time                         13.903    
                         arrival time                         -11.747    
  -------------------------------------------------------------------
                         slack                                  2.156    

Slack (MET) :             2.242ns  (required time - arrival time)
  Source:                 ADC1/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            PID/PD/b1x00__0/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.430ns  (logic 0.573ns (23.582%)  route 1.857ns (76.418%))
  Logic Levels:           0  
  Clock Path Skew:        -3.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns = ( 14.274 - 10.000 ) 
    Source Clock Delay      (SCD):    7.982ns = ( 9.232 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=566, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.696     9.232    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y70         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.573     9.805 r  ADC1/pins[3].ISERDESE2_inst/Q7
                         net (fo=4, routed)           1.857    11.661    PID/PD/e_in[11]
    DSP48_X1Y37          DSP48E1                                      r  PID/PD/b1x00__0/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.600    14.274    PID/PD/clk_in
    DSP48_X1Y37          DSP48E1                                      r  PID/PD/b1x00__0/CLK
                         clock pessimism              0.204    14.478    
                         clock uncertainty           -0.194    14.284    
    DSP48_X1Y37          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.381    13.903    PID/PD/b1x00__0
  -------------------------------------------------------------------
                         required time                         13.903    
                         arrival time                         -11.661    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.248ns  (required time - arrival time)
  Source:                 ADC1/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            PID/PD/b1x00__0/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.424ns  (logic 0.573ns (23.638%)  route 1.851ns (76.362%))
  Logic Levels:           0  
  Clock Path Skew:        -3.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns = ( 14.274 - 10.000 ) 
    Source Clock Delay      (SCD):    7.982ns = ( 9.232 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=566, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.696     9.232    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y70         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.573     9.805 r  ADC1/pins[3].ISERDESE2_inst/Q5
                         net (fo=4, routed)           1.851    11.656    PID/PD/e_in[7]
    DSP48_X1Y37          DSP48E1                                      r  PID/PD/b1x00__0/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.600    14.274    PID/PD/clk_in
    DSP48_X1Y37          DSP48E1                                      r  PID/PD/b1x00__0/CLK
                         clock pessimism              0.204    14.478    
                         clock uncertainty           -0.194    14.284    
    DSP48_X1Y37          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.381    13.903    PID/PD/b1x00__0
  -------------------------------------------------------------------
                         required time                         13.903    
                         arrival time                         -11.656    
  -------------------------------------------------------------------
                         slack                                  2.248    

Slack (MET) :             2.255ns  (required time - arrival time)
  Source:                 ADC1/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            PID/PD/b1x00__0/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.409ns  (logic 0.573ns (23.782%)  route 1.836ns (76.218%))
  Logic Levels:           0  
  Clock Path Skew:        -3.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns = ( 14.274 - 10.000 ) 
    Source Clock Delay      (SCD):    7.989ns = ( 9.239 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=566, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703     9.239    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.573     9.812 r  ADC1/pins[2].ISERDESE2_inst/Q8
                         net (fo=16, routed)          1.836    11.648    PID/PD/e_in[14]
    DSP48_X1Y37          DSP48E1                                      r  PID/PD/b1x00__0/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.600    14.274    PID/PD/clk_in
    DSP48_X1Y37          DSP48E1                                      r  PID/PD/b1x00__0/CLK
                         clock pessimism              0.204    14.478    
                         clock uncertainty           -0.194    14.284    
    DSP48_X1Y37          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.381    13.903    PID/PD/b1x00__0
  -------------------------------------------------------------------
                         required time                         13.903    
                         arrival time                         -11.648    
  -------------------------------------------------------------------
                         slack                                  2.255    

Slack (MET) :             2.255ns  (required time - arrival time)
  Source:                 ADC1/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            PID/PD/b1x00__0/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.409ns  (logic 0.573ns (23.782%)  route 1.836ns (76.218%))
  Logic Levels:           0  
  Clock Path Skew:        -3.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns = ( 14.274 - 10.000 ) 
    Source Clock Delay      (SCD):    7.989ns = ( 9.239 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=566, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703     9.239    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.573     9.812 r  ADC1/pins[2].ISERDESE2_inst/Q8
                         net (fo=16, routed)          1.836    11.648    PID/PD/e_in[14]
    DSP48_X1Y37          DSP48E1                                      r  PID/PD/b1x00__0/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.600    14.274    PID/PD/clk_in
    DSP48_X1Y37          DSP48E1                                      r  PID/PD/b1x00__0/CLK
                         clock pessimism              0.204    14.478    
                         clock uncertainty           -0.194    14.284    
    DSP48_X1Y37          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.381    13.903    PID/PD/b1x00__0
  -------------------------------------------------------------------
                         required time                         13.903    
                         arrival time                         -11.648    
  -------------------------------------------------------------------
                         slack                                  2.255    

Slack (MET) :             2.258ns  (required time - arrival time)
  Source:                 ADC1/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            PID/PD/b1x00__1/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.409ns  (logic 0.573ns (23.784%)  route 1.836ns (76.216%))
  Logic Levels:           0  
  Clock Path Skew:        -3.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    7.982ns = ( 9.232 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=566, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.696     9.232    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y70         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573     9.805 r  ADC1/pins[3].ISERDESE2_inst/Q2
                         net (fo=8, routed)           1.836    11.641    PID/PD/e_in[1]
    DSP48_X1Y34          DSP48E1                                      r  PID/PD/b1x00__1/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.596    14.270    PID/PD/clk_in
    DSP48_X1Y34          DSP48E1                                      r  PID/PD/b1x00__1/CLK
                         clock pessimism              0.204    14.474    
                         clock uncertainty           -0.194    14.280    
    DSP48_X1Y34          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.381    13.899    PID/PD/b1x00__1
  -------------------------------------------------------------------
                         required time                         13.899    
                         arrival time                         -11.641    
  -------------------------------------------------------------------
                         slack                                  2.258    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.410ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.384ns  (logic 0.193ns (50.212%)  route 0.191ns (49.788%))
  Logic Levels:           0  
  Clock Path Skew:        -1.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.997ns = ( 4.247 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=566, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.665     4.247    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.193     4.440 r  ADC1/pins[4].ISERDESE2_inst/Q3
                         net (fo=1, routed)           0.191     4.632    ADC1/p_5_out
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=566, routed)         0.883     2.132    ADC1/clk_in
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[5]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.044     2.222    ADC1/FR_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           4.632    
  -------------------------------------------------------------------
                         slack                                  2.410    

Slack (MET) :             2.433ns  (arrival time - required time)
  Source:                 ADC1/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.427ns  (logic 0.193ns (45.152%)  route 0.234ns (54.848%))
  Logic Levels:           0  
  Clock Path Skew:        -0.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    3.048ns = ( 4.298 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=566, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.716     4.298    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.193     4.491 r  ADC1/pins[0].ISERDESE2_inst/Q4
                         net (fo=1, routed)           0.234     4.726    ADC1/p_36_out
    SLICE_X1Y11          FDRE                                         r  ADC1/ADC0_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=566, routed)         0.955     2.204    ADC1/clk_in
    SLICE_X1Y11          FDRE                                         r  ADC1/ADC0_out_reg[7]/C
                         clock pessimism             -0.147     2.056    
                         clock uncertainty            0.194     2.250    
    SLICE_X1Y11          FDRE (Hold_fdre_C_D)         0.043     2.293    ADC1/ADC0_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           4.726    
  -------------------------------------------------------------------
                         slack                                  2.433    

Slack (MET) :             2.435ns  (arrival time - required time)
  Source:                 ADC1/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.427ns  (logic 0.193ns (45.152%)  route 0.234ns (54.848%))
  Logic Levels:           0  
  Clock Path Skew:        -0.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    3.048ns = ( 4.298 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=566, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.716     4.298    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.193     4.491 r  ADC1/pins[0].ISERDESE2_inst/Q3
                         net (fo=1, routed)           0.234     4.726    ADC1/p_37_out
    SLICE_X1Y11          FDRE                                         r  ADC1/ADC0_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=566, routed)         0.955     2.204    ADC1/clk_in
    SLICE_X1Y11          FDRE                                         r  ADC1/ADC0_out_reg[5]/C
                         clock pessimism             -0.147     2.056    
                         clock uncertainty            0.194     2.250    
    SLICE_X1Y11          FDRE (Hold_fdre_C_D)         0.041     2.291    ADC1/ADC0_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           4.726    
  -------------------------------------------------------------------
                         slack                                  2.435    

Slack (MET) :             2.435ns  (arrival time - required time)
  Source:                 ADC1/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.425ns  (logic 0.193ns (45.402%)  route 0.232ns (54.598%))
  Logic Levels:           0  
  Clock Path Skew:        -0.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    3.048ns = ( 4.298 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=566, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.716     4.298    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.193     4.491 r  ADC1/pins[0].ISERDESE2_inst/Q5
                         net (fo=1, routed)           0.232     4.723    ADC1/p_35_out
    SLICE_X1Y12          FDRE                                         r  ADC1/ADC0_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=566, routed)         0.953     2.202    ADC1/clk_in
    SLICE_X1Y12          FDRE                                         r  ADC1/ADC0_out_reg[9]/C
                         clock pessimism             -0.147     2.054    
                         clock uncertainty            0.194     2.248    
    SLICE_X1Y12          FDRE (Hold_fdre_C_D)         0.040     2.288    ADC1/ADC0_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           4.723    
  -------------------------------------------------------------------
                         slack                                  2.435    

Slack (MET) :             2.436ns  (arrival time - required time)
  Source:                 ADC1/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.427ns  (logic 0.193ns (45.184%)  route 0.234ns (54.816%))
  Logic Levels:           0  
  Clock Path Skew:        -0.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    3.048ns = ( 4.298 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=566, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.716     4.298    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     4.491 r  ADC1/pins[0].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.234     4.725    ADC1/p_32_out
    SLICE_X0Y12          FDRE                                         r  ADC1/ADC0_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=566, routed)         0.953     2.202    ADC1/clk_in
    SLICE_X0Y12          FDRE                                         r  ADC1/ADC0_out_reg[15]/C
                         clock pessimism             -0.147     2.054    
                         clock uncertainty            0.194     2.248    
    SLICE_X0Y12          FDRE (Hold_fdre_C_D)         0.041     2.289    ADC1/ADC0_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           4.725    
  -------------------------------------------------------------------
                         slack                                  2.436    

Slack (MET) :             2.437ns  (arrival time - required time)
  Source:                 ADC1/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.428ns  (logic 0.193ns (45.144%)  route 0.235ns (54.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    3.051ns = ( 4.301 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=566, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.719     4.301    ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y6          ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.193     4.494 r  ADC1/pins[1].ISERDESE2_inst/Q7
                         net (fo=1, routed)           0.235     4.729    ADC1/p_25_out
    SLICE_X0Y6           FDRE                                         r  ADC1/ADC0_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=566, routed)         0.957     2.206    ADC1/clk_in
    SLICE_X0Y6           FDRE                                         r  ADC1/ADC0_out_reg[12]/C
                         clock pessimism             -0.147     2.058    
                         clock uncertainty            0.194     2.252    
    SLICE_X0Y6           FDRE (Hold_fdre_C_D)         0.040     2.292    ADC1/ADC0_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           4.729    
  -------------------------------------------------------------------
                         slack                                  2.437    

Slack (MET) :             2.437ns  (arrival time - required time)
  Source:                 ADC1/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.429ns  (logic 0.193ns (45.017%)  route 0.236ns (54.983%))
  Logic Levels:           0  
  Clock Path Skew:        -0.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    3.048ns = ( 4.298 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=566, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.716     4.298    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.193     4.491 r  ADC1/pins[0].ISERDESE2_inst/Q1
                         net (fo=1, routed)           0.236     4.727    ADC1/p_39_out
    SLICE_X1Y11          FDRE                                         r  ADC1/ADC0_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=566, routed)         0.955     2.204    ADC1/clk_in
    SLICE_X1Y11          FDRE                                         r  ADC1/ADC0_out_reg[1]/C
                         clock pessimism             -0.147     2.056    
                         clock uncertainty            0.194     2.250    
    SLICE_X1Y11          FDRE (Hold_fdre_C_D)         0.040     2.290    ADC1/ADC0_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.290    
                         arrival time                           4.727    
  -------------------------------------------------------------------
                         slack                                  2.437    

Slack (MET) :             2.438ns  (arrival time - required time)
  Source:                 ADC1/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.428ns  (logic 0.193ns (45.144%)  route 0.235ns (54.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    3.048ns = ( 4.298 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=566, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.716     4.298    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.193     4.491 r  ADC1/pins[0].ISERDESE2_inst/Q6
                         net (fo=1, routed)           0.235     4.726    ADC1/p_34_out
    SLICE_X0Y12          FDRE                                         r  ADC1/ADC0_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=566, routed)         0.953     2.202    ADC1/clk_in
    SLICE_X0Y12          FDRE                                         r  ADC1/ADC0_out_reg[11]/C
                         clock pessimism             -0.147     2.054    
                         clock uncertainty            0.194     2.248    
    SLICE_X0Y12          FDRE (Hold_fdre_C_D)         0.040     2.288    ADC1/ADC0_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           4.726    
  -------------------------------------------------------------------
                         slack                                  2.438    

Slack (MET) :             2.439ns  (arrival time - required time)
  Source:                 ADC1/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.429ns  (logic 0.193ns (45.017%)  route 0.236ns (54.983%))
  Logic Levels:           0  
  Clock Path Skew:        -0.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    3.048ns = ( 4.298 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=566, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.716     4.298    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.193     4.491 r  ADC1/pins[0].ISERDESE2_inst/Q2
                         net (fo=1, routed)           0.236     4.727    ADC1/p_38_out
    SLICE_X1Y11          FDRE                                         r  ADC1/ADC0_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=566, routed)         0.955     2.204    ADC1/clk_in
    SLICE_X1Y11          FDRE                                         r  ADC1/ADC0_out_reg[3]/C
                         clock pessimism             -0.147     2.056    
                         clock uncertainty            0.194     2.250    
    SLICE_X1Y11          FDRE (Hold_fdre_C_D)         0.038     2.288    ADC1/ADC0_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           4.727    
  -------------------------------------------------------------------
                         slack                                  2.439    

Slack (MET) :             2.443ns  (arrival time - required time)
  Source:                 ADC1/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.433ns  (logic 0.193ns (44.557%)  route 0.240ns (55.443%))
  Logic Levels:           0  
  Clock Path Skew:        -0.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    3.051ns = ( 4.301 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=566, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.719     4.301    ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y6          ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.193     4.494 r  ADC1/pins[1].ISERDESE2_inst/Q1
                         net (fo=1, routed)           0.240     4.734    ADC1/p_31_out
    SLICE_X0Y7           FDRE                                         r  ADC1/ADC0_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=566, routed)         0.956     2.205    ADC1/clk_in
    SLICE_X0Y7           FDRE                                         r  ADC1/ADC0_out_reg[0]/C
                         clock pessimism             -0.147     2.057    
                         clock uncertainty            0.194     2.251    
    SLICE_X0Y7           FDRE (Hold_fdre_C_D)         0.040     2.291    ADC1/ADC0_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           4.734    
  -------------------------------------------------------------------
                         slack                                  2.443    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  MMCME2_BASE_inst_n_2

Setup :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.051ns,  Total Violation       -0.051ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 relockSweep/signal_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.780ns  (logic 0.867ns (9.874%)  route 7.913ns (90.126%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        4.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.358ns = ( 13.358 - 5.000 ) 
    Source Clock Delay      (SCD):    4.373ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=566, routed)         1.495     4.373    relockSweep/clk_in
    SLICE_X2Y126         FDRE                                         r  relockSweep/signal_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.308     4.681 r  relockSweep/signal_out_reg[3]/Q
                         net (fo=2, routed)           7.913    12.594    relockSweep/relock_out[3]
    SLICE_X1Y126         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230    12.824 r  relockSweep/data_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.824    relockSweep/data_in_reg[3]_i_1_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.882 r  relockSweep/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.882    relockSweep/data_in_reg[7]_i_1_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.940 r  relockSweep/data_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.940    relockSweep/data_in_reg[11]_i_1_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    13.153 r  relockSweep/data_in_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.153    DAC0/D[13]
    SLICE_X1Y129         FDRE                                         r  DAC0/data_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.833     9.506    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.394    13.358    DAC0/clkD
    SLICE_X1Y129         FDRE                                         r  DAC0/data_in_reg[13]/C
                         clock pessimism              0.204    13.563    
                         clock uncertainty           -0.186    13.377    
    SLICE_X1Y129         FDRE (Setup_fdre_C_D)        0.051    13.428    DAC0/data_in_reg[13]
  -------------------------------------------------------------------
                         required time                         13.428    
                         arrival time                         -13.153    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 relockSweep/signal_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.746ns  (logic 0.833ns (9.524%)  route 7.913ns (90.476%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        4.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.358ns = ( 13.358 - 5.000 ) 
    Source Clock Delay      (SCD):    4.373ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=566, routed)         1.495     4.373    relockSweep/clk_in
    SLICE_X2Y126         FDRE                                         r  relockSweep/signal_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.308     4.681 r  relockSweep/signal_out_reg[3]/Q
                         net (fo=2, routed)           7.913    12.594    relockSweep/relock_out[3]
    SLICE_X1Y126         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230    12.824 r  relockSweep/data_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.824    relockSweep/data_in_reg[3]_i_1_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.882 r  relockSweep/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.882    relockSweep/data_in_reg[7]_i_1_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.940 r  relockSweep/data_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.940    relockSweep/data_in_reg[11]_i_1_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    13.119 r  relockSweep/data_in_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.119    DAC0/D[15]
    SLICE_X1Y129         FDRE                                         r  DAC0/data_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.833     9.506    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.394    13.358    DAC0/clkD
    SLICE_X1Y129         FDRE                                         r  DAC0/data_in_reg[15]/C
                         clock pessimism              0.204    13.563    
                         clock uncertainty           -0.186    13.377    
    SLICE_X1Y129         FDRE (Setup_fdre_C_D)        0.051    13.428    DAC0/data_in_reg[15]
  -------------------------------------------------------------------
                         required time                         13.428    
                         arrival time                         -13.119    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 relockSweep/signal_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.722ns  (logic 0.809ns (9.275%)  route 7.913ns (90.725%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        4.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.357ns = ( 13.357 - 5.000 ) 
    Source Clock Delay      (SCD):    4.373ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=566, routed)         1.495     4.373    relockSweep/clk_in
    SLICE_X2Y126         FDRE                                         r  relockSweep/signal_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.308     4.681 r  relockSweep/signal_out_reg[3]/Q
                         net (fo=2, routed)           7.913    12.594    relockSweep/relock_out[3]
    SLICE_X1Y126         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230    12.824 r  relockSweep/data_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.824    relockSweep/data_in_reg[3]_i_1_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.882 r  relockSweep/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.882    relockSweep/data_in_reg[7]_i_1_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    13.095 r  relockSweep/data_in_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.095    DAC0/D[9]
    SLICE_X1Y128         FDRE                                         r  DAC0/data_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.833     9.506    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.393    13.357    DAC0/clkD
    SLICE_X1Y128         FDRE                                         r  DAC0/data_in_reg[9]/C
                         clock pessimism              0.204    13.562    
                         clock uncertainty           -0.186    13.376    
    SLICE_X1Y128         FDRE (Setup_fdre_C_D)        0.051    13.427    DAC0/data_in_reg[9]
  -------------------------------------------------------------------
                         required time                         13.427    
                         arrival time                         -13.095    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.349ns  (required time - arrival time)
  Source:                 relockSweep/signal_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.706ns  (logic 0.793ns (9.108%)  route 7.913ns (90.892%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        4.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.358ns = ( 13.358 - 5.000 ) 
    Source Clock Delay      (SCD):    4.373ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=566, routed)         1.495     4.373    relockSweep/clk_in
    SLICE_X2Y126         FDRE                                         r  relockSweep/signal_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.308     4.681 r  relockSweep/signal_out_reg[3]/Q
                         net (fo=2, routed)           7.913    12.594    relockSweep/relock_out[3]
    SLICE_X1Y126         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230    12.824 r  relockSweep/data_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.824    relockSweep/data_in_reg[3]_i_1_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.882 r  relockSweep/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.882    relockSweep/data_in_reg[7]_i_1_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.940 r  relockSweep/data_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.940    relockSweep/data_in_reg[11]_i_1_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    13.079 r  relockSweep/data_in_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.079    DAC0/D[12]
    SLICE_X1Y129         FDRE                                         r  DAC0/data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.833     9.506    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.394    13.358    DAC0/clkD
    SLICE_X1Y129         FDRE                                         r  DAC0/data_in_reg[12]/C
                         clock pessimism              0.204    13.563    
                         clock uncertainty           -0.186    13.377    
    SLICE_X1Y129         FDRE (Setup_fdre_C_D)        0.051    13.428    DAC0/data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         13.428    
                         arrival time                         -13.079    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 relockSweep/signal_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.703ns  (logic 0.790ns (9.077%)  route 7.913ns (90.923%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        4.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.358ns = ( 13.358 - 5.000 ) 
    Source Clock Delay      (SCD):    4.373ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=566, routed)         1.495     4.373    relockSweep/clk_in
    SLICE_X2Y126         FDRE                                         r  relockSweep/signal_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.308     4.681 r  relockSweep/signal_out_reg[3]/Q
                         net (fo=2, routed)           7.913    12.594    relockSweep/relock_out[3]
    SLICE_X1Y126         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230    12.824 r  relockSweep/data_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.824    relockSweep/data_in_reg[3]_i_1_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.882 r  relockSweep/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.882    relockSweep/data_in_reg[7]_i_1_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.940 r  relockSweep/data_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.940    relockSweep/data_in_reg[11]_i_1_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136    13.076 r  relockSweep/data_in_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.076    DAC0/D[14]
    SLICE_X1Y129         FDRE                                         r  DAC0/data_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.833     9.506    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.394    13.358    DAC0/clkD
    SLICE_X1Y129         FDRE                                         r  DAC0/data_in_reg[14]/C
                         clock pessimism              0.204    13.563    
                         clock uncertainty           -0.186    13.377    
    SLICE_X1Y129         FDRE (Setup_fdre_C_D)        0.051    13.428    DAC0/data_in_reg[14]
  -------------------------------------------------------------------
                         required time                         13.428    
                         arrival time                         -13.076    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 relockSweep/signal_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.688ns  (logic 0.775ns (8.920%)  route 7.913ns (91.080%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        4.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.357ns = ( 13.357 - 5.000 ) 
    Source Clock Delay      (SCD):    4.373ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=566, routed)         1.495     4.373    relockSweep/clk_in
    SLICE_X2Y126         FDRE                                         r  relockSweep/signal_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.308     4.681 r  relockSweep/signal_out_reg[3]/Q
                         net (fo=2, routed)           7.913    12.594    relockSweep/relock_out[3]
    SLICE_X1Y126         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230    12.824 r  relockSweep/data_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.824    relockSweep/data_in_reg[3]_i_1_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.882 r  relockSweep/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.882    relockSweep/data_in_reg[7]_i_1_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    13.061 r  relockSweep/data_in_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.061    DAC0/D[11]
    SLICE_X1Y128         FDRE                                         r  DAC0/data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.833     9.506    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.393    13.357    DAC0/clkD
    SLICE_X1Y128         FDRE                                         r  DAC0/data_in_reg[11]/C
                         clock pessimism              0.204    13.562    
                         clock uncertainty           -0.186    13.376    
    SLICE_X1Y128         FDRE (Setup_fdre_C_D)        0.051    13.427    DAC0/data_in_reg[11]
  -------------------------------------------------------------------
                         required time                         13.427    
                         arrival time                         -13.061    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 relockSweep/signal_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.664ns  (logic 0.751ns (8.668%)  route 7.913ns (91.332%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        4.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.356ns = ( 13.356 - 5.000 ) 
    Source Clock Delay      (SCD):    4.373ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=566, routed)         1.495     4.373    relockSweep/clk_in
    SLICE_X2Y126         FDRE                                         r  relockSweep/signal_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.308     4.681 r  relockSweep/signal_out_reg[3]/Q
                         net (fo=2, routed)           7.913    12.594    relockSweep/relock_out[3]
    SLICE_X1Y126         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230    12.824 r  relockSweep/data_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.824    relockSweep/data_in_reg[3]_i_1_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    13.037 r  relockSweep/data_in_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.037    DAC0/D[5]
    SLICE_X1Y127         FDRE                                         r  DAC0/data_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.833     9.506    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.392    13.356    DAC0/clkD
    SLICE_X1Y127         FDRE                                         r  DAC0/data_in_reg[5]/C
                         clock pessimism              0.204    13.561    
                         clock uncertainty           -0.186    13.375    
    SLICE_X1Y127         FDRE (Setup_fdre_C_D)        0.051    13.426    DAC0/data_in_reg[5]
  -------------------------------------------------------------------
                         required time                         13.426    
                         arrival time                         -13.037    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.406ns  (required time - arrival time)
  Source:                 relockSweep/signal_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.648ns  (logic 0.735ns (8.499%)  route 7.913ns (91.501%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        4.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.357ns = ( 13.357 - 5.000 ) 
    Source Clock Delay      (SCD):    4.373ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=566, routed)         1.495     4.373    relockSweep/clk_in
    SLICE_X2Y126         FDRE                                         r  relockSweep/signal_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.308     4.681 r  relockSweep/signal_out_reg[3]/Q
                         net (fo=2, routed)           7.913    12.594    relockSweep/relock_out[3]
    SLICE_X1Y126         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230    12.824 r  relockSweep/data_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.824    relockSweep/data_in_reg[3]_i_1_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.882 r  relockSweep/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.882    relockSweep/data_in_reg[7]_i_1_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    13.021 r  relockSweep/data_in_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.021    DAC0/D[8]
    SLICE_X1Y128         FDRE                                         r  DAC0/data_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.833     9.506    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.393    13.357    DAC0/clkD
    SLICE_X1Y128         FDRE                                         r  DAC0/data_in_reg[8]/C
                         clock pessimism              0.204    13.562    
                         clock uncertainty           -0.186    13.376    
    SLICE_X1Y128         FDRE (Setup_fdre_C_D)        0.051    13.427    DAC0/data_in_reg[8]
  -------------------------------------------------------------------
                         required time                         13.427    
                         arrival time                         -13.021    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.409ns  (required time - arrival time)
  Source:                 relockSweep/signal_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.645ns  (logic 0.732ns (8.467%)  route 7.913ns (91.533%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        4.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.357ns = ( 13.357 - 5.000 ) 
    Source Clock Delay      (SCD):    4.373ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=566, routed)         1.495     4.373    relockSweep/clk_in
    SLICE_X2Y126         FDRE                                         r  relockSweep/signal_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.308     4.681 r  relockSweep/signal_out_reg[3]/Q
                         net (fo=2, routed)           7.913    12.594    relockSweep/relock_out[3]
    SLICE_X1Y126         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230    12.824 r  relockSweep/data_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.824    relockSweep/data_in_reg[3]_i_1_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.882 r  relockSweep/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.882    relockSweep/data_in_reg[7]_i_1_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136    13.018 r  relockSweep/data_in_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.018    DAC0/D[10]
    SLICE_X1Y128         FDRE                                         r  DAC0/data_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.833     9.506    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.393    13.357    DAC0/clkD
    SLICE_X1Y128         FDRE                                         r  DAC0/data_in_reg[10]/C
                         clock pessimism              0.204    13.562    
                         clock uncertainty           -0.186    13.376    
    SLICE_X1Y128         FDRE (Setup_fdre_C_D)        0.051    13.427    DAC0/data_in_reg[10]
  -------------------------------------------------------------------
                         required time                         13.427    
                         arrival time                         -13.018    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.423ns  (required time - arrival time)
  Source:                 relockSweep/signal_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.630ns  (logic 0.717ns (8.308%)  route 7.913ns (91.692%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        4.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.356ns = ( 13.356 - 5.000 ) 
    Source Clock Delay      (SCD):    4.373ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=566, routed)         1.495     4.373    relockSweep/clk_in
    SLICE_X2Y126         FDRE                                         r  relockSweep/signal_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.308     4.681 r  relockSweep/signal_out_reg[3]/Q
                         net (fo=2, routed)           7.913    12.594    relockSweep/relock_out[3]
    SLICE_X1Y126         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230    12.824 r  relockSweep/data_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.824    relockSweep/data_in_reg[3]_i_1_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    13.003 r  relockSweep/data_in_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.003    DAC0/D[7]
    SLICE_X1Y127         FDRE                                         r  DAC0/data_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.833     9.506    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.392    13.356    DAC0/clkD
    SLICE_X1Y127         FDRE                                         r  DAC0/data_in_reg[7]/C
                         clock pessimism              0.204    13.561    
                         clock uncertainty           -0.186    13.375    
    SLICE_X1Y127         FDRE (Setup_fdre_C_D)        0.051    13.426    DAC0/data_in_reg[7]
  -------------------------------------------------------------------
                         required time                         13.426    
                         arrival time                         -13.003    
  -------------------------------------------------------------------
                         slack                                  0.423    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.051ns  (arrival time - required time)
  Source:                 PID/PI/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 0.397ns (7.920%)  route 4.616ns (92.080%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        4.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.920ns
    Source Clock Delay      (SCD):    4.066ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.393     4.066    PID/PI/clk_in
    SLICE_X6Y119         FDRE                                         r  PID/PI/signal_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y119         FDRE (Prop_fdre_C_Q)         0.248     4.314 r  PID/PI/signal_out_reg[2]/Q
                         net (fo=1, routed)           4.616     8.930    relockSweep/Q[2]
    SLICE_X1Y126         LUT2 (Prop_lut2_I1_O)        0.042     8.972 r  relockSweep/data_in[3]_i_3/O
                         net (fo=1, routed)           0.000     8.972    relockSweep/data_in[3]_i_3_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.107     9.079 r  relockSweep/data_in_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.079    DAC0/D[2]
    SLICE_X1Y126         FDRE                                         r  DAC0/data_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=566, routed)         1.965     4.843    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.495     8.920    DAC0/clkD
    SLICE_X1Y126         FDRE                                         r  DAC0/data_in_reg[2]/C
                         clock pessimism             -0.204     8.715    
                         clock uncertainty            0.186     8.901    
    SLICE_X1Y126         FDRE (Hold_fdre_C_D)         0.229     9.130    DAC0/data_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -9.130    
                         arrival time                           9.079    
  -------------------------------------------------------------------
                         slack                                 -0.051    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 PID/PI/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.068ns  (logic 0.452ns (8.919%)  route 4.616ns (91.081%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        4.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.920ns
    Source Clock Delay      (SCD):    4.066ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.393     4.066    PID/PI/clk_in
    SLICE_X6Y119         FDRE                                         r  PID/PI/signal_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y119         FDRE (Prop_fdre_C_Q)         0.248     4.314 r  PID/PI/signal_out_reg[2]/Q
                         net (fo=1, routed)           4.616     8.930    relockSweep/Q[2]
    SLICE_X1Y126         LUT2 (Prop_lut2_I1_O)        0.042     8.972 r  relockSweep/data_in[3]_i_3/O
                         net (fo=1, routed)           0.000     8.972    relockSweep/data_in[3]_i_3_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.162     9.134 r  relockSweep/data_in_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.134    DAC0/D[3]
    SLICE_X1Y126         FDRE                                         r  DAC0/data_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=566, routed)         1.965     4.843    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.495     8.920    DAC0/clkD
    SLICE_X1Y126         FDRE                                         r  DAC0/data_in_reg[3]/C
                         clock pessimism             -0.204     8.715    
                         clock uncertainty            0.186     8.901    
    SLICE_X1Y126         FDRE (Hold_fdre_C_D)         0.229     9.130    DAC0/data_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -9.130    
                         arrival time                           9.134    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 PID/PI/signal_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.163ns  (logic 0.397ns (7.690%)  route 4.766ns (92.310%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        4.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.923ns
    Source Clock Delay      (SCD):    4.064ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.391     4.064    PID/PI/clk_in
    SLICE_X6Y121         FDRE                                         r  PID/PI/signal_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.248     4.312 r  PID/PI/signal_out_reg[11]/Q
                         net (fo=1, routed)           4.766     9.078    relockSweep/Q[11]
    SLICE_X1Y128         LUT2 (Prop_lut2_I1_O)        0.042     9.120 r  relockSweep/data_in[11]_i_2/O
                         net (fo=1, routed)           0.000     9.120    relockSweep/data_in[11]_i_2_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.107     9.227 r  relockSweep/data_in_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.227    DAC0/D[11]
    SLICE_X1Y128         FDRE                                         r  DAC0/data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=566, routed)         1.965     4.843    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.498     8.923    DAC0/clkD
    SLICE_X1Y128         FDRE                                         r  DAC0/data_in_reg[11]/C
                         clock pessimism             -0.204     8.718    
                         clock uncertainty            0.186     8.904    
    SLICE_X1Y128         FDRE (Hold_fdre_C_D)         0.229     9.133    DAC0/data_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -9.133    
                         arrival time                           9.227    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 PID/PI/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.179ns  (logic 0.563ns (10.872%)  route 4.616ns (89.128%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        4.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.921ns
    Source Clock Delay      (SCD):    4.066ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.393     4.066    PID/PI/clk_in
    SLICE_X6Y119         FDRE                                         r  PID/PI/signal_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y119         FDRE (Prop_fdre_C_Q)         0.248     4.314 r  PID/PI/signal_out_reg[2]/Q
                         net (fo=1, routed)           4.616     8.930    relockSweep/Q[2]
    SLICE_X1Y126         LUT2 (Prop_lut2_I1_O)        0.042     8.972 r  relockSweep/data_in[3]_i_3/O
                         net (fo=1, routed)           0.000     8.972    relockSweep/data_in[3]_i_3_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.179     9.151 r  relockSweep/data_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.151    relockSweep/data_in_reg[3]_i_1_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.094     9.245 r  relockSweep/data_in_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.245    DAC0/D[4]
    SLICE_X1Y127         FDRE                                         r  DAC0/data_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=566, routed)         1.965     4.843    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.496     8.921    DAC0/clkD
    SLICE_X1Y127         FDRE                                         r  DAC0/data_in_reg[4]/C
                         clock pessimism             -0.204     8.716    
                         clock uncertainty            0.186     8.902    
    SLICE_X1Y127         FDRE (Hold_fdre_C_D)         0.229     9.131    DAC0/data_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -9.131    
                         arrival time                           9.245    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 PID/PI/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.193ns  (logic 0.577ns (11.112%)  route 4.616ns (88.888%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        4.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.921ns
    Source Clock Delay      (SCD):    4.066ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.393     4.066    PID/PI/clk_in
    SLICE_X6Y119         FDRE                                         r  PID/PI/signal_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y119         FDRE (Prop_fdre_C_Q)         0.248     4.314 r  PID/PI/signal_out_reg[2]/Q
                         net (fo=1, routed)           4.616     8.930    relockSweep/Q[2]
    SLICE_X1Y126         LUT2 (Prop_lut2_I1_O)        0.042     8.972 r  relockSweep/data_in[3]_i_3/O
                         net (fo=1, routed)           0.000     8.972    relockSweep/data_in[3]_i_3_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.179     9.151 r  relockSweep/data_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.151    relockSweep/data_in_reg[3]_i_1_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     9.259 r  relockSweep/data_in_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.259    DAC0/D[6]
    SLICE_X1Y127         FDRE                                         r  DAC0/data_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=566, routed)         1.965     4.843    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.496     8.921    DAC0/clkD
    SLICE_X1Y127         FDRE                                         r  DAC0/data_in_reg[6]/C
                         clock pessimism             -0.204     8.716    
                         clock uncertainty            0.186     8.902    
    SLICE_X1Y127         FDRE (Hold_fdre_C_D)         0.229     9.131    DAC0/data_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -9.131    
                         arrival time                           9.259    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 PID/PI/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.225ns  (logic 0.609ns (11.656%)  route 4.616ns (88.344%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        4.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.923ns
    Source Clock Delay      (SCD):    4.066ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.393     4.066    PID/PI/clk_in
    SLICE_X6Y119         FDRE                                         r  PID/PI/signal_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y119         FDRE (Prop_fdre_C_Q)         0.248     4.314 r  PID/PI/signal_out_reg[2]/Q
                         net (fo=1, routed)           4.616     8.930    relockSweep/Q[2]
    SLICE_X1Y126         LUT2 (Prop_lut2_I1_O)        0.042     8.972 r  relockSweep/data_in[3]_i_3/O
                         net (fo=1, routed)           0.000     8.972    relockSweep/data_in[3]_i_3_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.179     9.151 r  relockSweep/data_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.151    relockSweep/data_in_reg[3]_i_1_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.046     9.197 r  relockSweep/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.197    relockSweep/data_in_reg[7]_i_1_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.094     9.291 r  relockSweep/data_in_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.291    DAC0/D[8]
    SLICE_X1Y128         FDRE                                         r  DAC0/data_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=566, routed)         1.965     4.843    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.498     8.923    DAC0/clkD
    SLICE_X1Y128         FDRE                                         r  DAC0/data_in_reg[8]/C
                         clock pessimism             -0.204     8.718    
                         clock uncertainty            0.186     8.904    
    SLICE_X1Y128         FDRE (Hold_fdre_C_D)         0.229     9.133    DAC0/data_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -9.133    
                         arrival time                           9.291    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 PID/PI/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.227ns  (logic 0.611ns (11.690%)  route 4.616ns (88.310%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        4.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.921ns
    Source Clock Delay      (SCD):    4.066ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.393     4.066    PID/PI/clk_in
    SLICE_X6Y119         FDRE                                         r  PID/PI/signal_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y119         FDRE (Prop_fdre_C_Q)         0.248     4.314 r  PID/PI/signal_out_reg[2]/Q
                         net (fo=1, routed)           4.616     8.930    relockSweep/Q[2]
    SLICE_X1Y126         LUT2 (Prop_lut2_I1_O)        0.042     8.972 r  relockSweep/data_in[3]_i_3/O
                         net (fo=1, routed)           0.000     8.972    relockSweep/data_in[3]_i_3_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.179     9.151 r  relockSweep/data_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.151    relockSweep/data_in_reg[3]_i_1_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.142     9.293 r  relockSweep/data_in_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.293    DAC0/D[7]
    SLICE_X1Y127         FDRE                                         r  DAC0/data_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=566, routed)         1.965     4.843    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.496     8.921    DAC0/clkD
    SLICE_X1Y127         FDRE                                         r  DAC0/data_in_reg[7]/C
                         clock pessimism             -0.204     8.716    
                         clock uncertainty            0.186     8.902    
    SLICE_X1Y127         FDRE (Hold_fdre_C_D)         0.229     9.131    DAC0/data_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -9.131    
                         arrival time                           9.293    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 PID/PI/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.239ns  (logic 0.623ns (11.892%)  route 4.616ns (88.108%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        4.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.923ns
    Source Clock Delay      (SCD):    4.066ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.393     4.066    PID/PI/clk_in
    SLICE_X6Y119         FDRE                                         r  PID/PI/signal_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y119         FDRE (Prop_fdre_C_Q)         0.248     4.314 r  PID/PI/signal_out_reg[2]/Q
                         net (fo=1, routed)           4.616     8.930    relockSweep/Q[2]
    SLICE_X1Y126         LUT2 (Prop_lut2_I1_O)        0.042     8.972 r  relockSweep/data_in[3]_i_3/O
                         net (fo=1, routed)           0.000     8.972    relockSweep/data_in[3]_i_3_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.179     9.151 r  relockSweep/data_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.151    relockSweep/data_in_reg[3]_i_1_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.046     9.197 r  relockSweep/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.197    relockSweep/data_in_reg[7]_i_1_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     9.305 r  relockSweep/data_in_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.305    DAC0/D[10]
    SLICE_X1Y128         FDRE                                         r  DAC0/data_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=566, routed)         1.965     4.843    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.498     8.923    DAC0/clkD
    SLICE_X1Y128         FDRE                                         r  DAC0/data_in_reg[10]/C
                         clock pessimism             -0.204     8.718    
                         clock uncertainty            0.186     8.904    
    SLICE_X1Y128         FDRE (Hold_fdre_C_D)         0.229     9.133    DAC0/data_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -9.133    
                         arrival time                           9.305    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 PID/PI/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.256ns  (logic 0.640ns (12.177%)  route 4.616ns (87.823%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        4.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.921ns
    Source Clock Delay      (SCD):    4.066ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.393     4.066    PID/PI/clk_in
    SLICE_X6Y119         FDRE                                         r  PID/PI/signal_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y119         FDRE (Prop_fdre_C_Q)         0.248     4.314 r  PID/PI/signal_out_reg[2]/Q
                         net (fo=1, routed)           4.616     8.930    relockSweep/Q[2]
    SLICE_X1Y126         LUT2 (Prop_lut2_I1_O)        0.042     8.972 r  relockSweep/data_in[3]_i_3/O
                         net (fo=1, routed)           0.000     8.972    relockSweep/data_in[3]_i_3_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.179     9.151 r  relockSweep/data_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.151    relockSweep/data_in_reg[3]_i_1_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.171     9.322 r  relockSweep/data_in_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.322    DAC0/D[5]
    SLICE_X1Y127         FDRE                                         r  DAC0/data_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=566, routed)         1.965     4.843    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.496     8.921    DAC0/clkD
    SLICE_X1Y127         FDRE                                         r  DAC0/data_in_reg[5]/C
                         clock pessimism             -0.204     8.716    
                         clock uncertainty            0.186     8.902    
    SLICE_X1Y127         FDRE (Hold_fdre_C_D)         0.229     9.131    DAC0/data_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -9.131    
                         arrival time                           9.322    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 PID/PI/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 0.655ns (12.427%)  route 4.616ns (87.573%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        4.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.924ns
    Source Clock Delay      (SCD):    4.066ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.393     4.066    PID/PI/clk_in
    SLICE_X6Y119         FDRE                                         r  PID/PI/signal_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y119         FDRE (Prop_fdre_C_Q)         0.248     4.314 r  PID/PI/signal_out_reg[2]/Q
                         net (fo=1, routed)           4.616     8.930    relockSweep/Q[2]
    SLICE_X1Y126         LUT2 (Prop_lut2_I1_O)        0.042     8.972 r  relockSweep/data_in[3]_i_3/O
                         net (fo=1, routed)           0.000     8.972    relockSweep/data_in[3]_i_3_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.179     9.151 r  relockSweep/data_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.151    relockSweep/data_in_reg[3]_i_1_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.046     9.197 r  relockSweep/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.197    relockSweep/data_in_reg[7]_i_1_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.046     9.243 r  relockSweep/data_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.243    relockSweep/data_in_reg[11]_i_1_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.094     9.337 r  relockSweep/data_in_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.337    DAC0/D[12]
    SLICE_X1Y129         FDRE                                         r  DAC0/data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=566, routed)         1.965     4.843    DAC0/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC0/BUFG_clkD/O
                         net (fo=34, routed)          1.499     8.924    DAC0/clkD
    SLICE_X1Y129         FDRE                                         r  DAC0/data_in_reg[12]/C
                         clock pessimism             -0.204     8.719    
                         clock uncertainty            0.186     8.905    
    SLICE_X1Y129         FDRE (Hold_fdre_C_D)         0.229     9.134    DAC0/data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -9.134    
                         arrival time                           9.337    
  -------------------------------------------------------------------
                         slack                                  0.203    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk_div_int

Setup :            0  Failing Endpoints,  Worst Slack        0.425ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.718ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.425ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        1.703ns  (logic 0.182ns (10.690%)  route 1.521ns (89.310%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.995ns = ( 4.245 - 1.250 ) 
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=566, routed)         0.855     2.104    startup_reset/clk_in
    SLICE_X8Y52          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.147     2.251 f  startup_reset/rst_in_reg/Q
                         net (fo=134, routed)         1.521     3.771    ADC1/rst_in
    SLICE_X1Y88          LUT3 (Prop_lut3_I2_O)        0.035     3.806 r  ADC1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     3.806    ADC1/counter[0]_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  ADC1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=566, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.663     4.245    ADC1/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC1/counter_reg[0]/C
                         clock pessimism              0.147     4.393    
                         clock uncertainty           -0.194     4.199    
    SLICE_X1Y88          FDRE (Setup_fdre_C_D)        0.032     4.231    ADC1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          4.231    
                         arrival time                          -3.806    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        1.708ns  (logic 0.187ns (10.951%)  route 1.521ns (89.049%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.995ns = ( 4.245 - 1.250 ) 
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=566, routed)         0.855     2.104    startup_reset/clk_in
    SLICE_X8Y52          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.147     2.251 f  startup_reset/rst_in_reg/Q
                         net (fo=134, routed)         1.521     3.771    ADC1/rst_in
    SLICE_X1Y88          LUT4 (Prop_lut4_I3_O)        0.040     3.811 r  ADC1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     3.811    ADC1/counter[1]_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  ADC1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=566, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.663     4.245    ADC1/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC1/counter_reg[1]/C
                         clock pessimism              0.147     4.393    
                         clock uncertainty           -0.194     4.199    
    SLICE_X1Y88          FDRE (Setup_fdre_C_D)        0.049     4.248    ADC1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          4.248    
                         arrival time                          -3.811    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[1].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 0.147ns (10.108%)  route 1.307ns (89.892%))
  Logic Levels:           0  
  Clock Path Skew:        1.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.051ns = ( 4.301 - 1.250 ) 
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=566, routed)         0.855     2.104    startup_reset/clk_in
    SLICE_X8Y52          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.147     2.251 r  startup_reset/rst_in_reg/Q
                         net (fo=134, routed)         1.307     3.558    ADC1/rst_in
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=566, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.719     4.301    ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.449    
                         clock uncertainty           -0.194     4.255    
    ILOGIC_X0Y6          ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     4.010    ADC1/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.010    
                         arrival time                          -3.558    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[4].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        1.395ns  (logic 0.147ns (10.535%)  route 1.248ns (89.465%))
  Logic Levels:           0  
  Clock Path Skew:        1.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.997ns = ( 4.247 - 1.250 ) 
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=566, routed)         0.855     2.104    startup_reset/clk_in
    SLICE_X8Y52          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.147     2.251 r  startup_reset/rst_in_reg/Q
                         net (fo=134, routed)         1.248     3.499    ADC1/rst_in
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=566, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.665     4.247    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.395    
                         clock uncertainty           -0.194     4.201    
    ILOGIC_X0Y88         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     3.956    ADC1/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          3.956    
                         arrival time                          -3.499    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.540ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[0].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.147ns (10.779%)  route 1.217ns (89.221%))
  Logic Levels:           0  
  Clock Path Skew:        1.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.048ns = ( 4.298 - 1.250 ) 
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=566, routed)         0.855     2.104    startup_reset/clk_in
    SLICE_X8Y52          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.147     2.251 r  startup_reset/rst_in_reg/Q
                         net (fo=134, routed)         1.217     3.467    ADC1/rst_in
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=566, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.716     4.298    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.446    
                         clock uncertainty           -0.194     4.252    
    ILOGIC_X0Y12         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     4.007    ADC1/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.007    
                         arrival time                          -3.467    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        1.544ns  (logic 0.182ns (11.791%)  route 1.362ns (88.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.995ns = ( 4.245 - 1.250 ) 
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=566, routed)         0.855     2.104    startup_reset/clk_in
    SLICE_X8Y52          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.147     2.251 f  startup_reset/rst_in_reg/Q
                         net (fo=134, routed)         1.362     3.612    ADC1/rst_in
    SLICE_X1Y88          LUT6 (Prop_lut6_I5_O)        0.035     3.647 r  ADC1/BS_state_i_1/O
                         net (fo=1, routed)           0.000     3.647    ADC1/BS_state_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  ADC1/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=566, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.663     4.245    ADC1/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC1/BS_state_reg/C
                         clock pessimism              0.147     4.393    
                         clock uncertainty           -0.194     4.199    
    SLICE_X1Y88          FDRE (Setup_fdre_C_D)        0.031     4.230    ADC1/BS_state_reg
  -------------------------------------------------------------------
                         required time                          4.230    
                         arrival time                          -3.647    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.584ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        1.543ns  (logic 0.182ns (11.798%)  route 1.361ns (88.202%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.995ns = ( 4.245 - 1.250 ) 
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=566, routed)         0.855     2.104    startup_reset/clk_in
    SLICE_X8Y52          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.147     2.251 r  startup_reset/rst_in_reg/Q
                         net (fo=134, routed)         1.361     3.611    ADC1/rst_in
    SLICE_X1Y88          LUT3 (Prop_lut3_I1_O)        0.035     3.646 r  ADC1/bit_slip_i_1/O
                         net (fo=1, routed)           0.000     3.646    ADC1/bit_slip_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  ADC1/bit_slip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=566, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.663     4.245    ADC1/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC1/bit_slip_reg/C
                         clock pessimism              0.147     4.393    
                         clock uncertainty           -0.194     4.199    
    SLICE_X1Y88          FDRE (Setup_fdre_C_D)        0.031     4.230    ADC1/bit_slip_reg
  -------------------------------------------------------------------
                         required time                          4.230    
                         arrival time                          -3.646    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.638ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[2].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        1.213ns  (logic 0.147ns (12.124%)  route 1.066ns (87.876%))
  Logic Levels:           0  
  Clock Path Skew:        1.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.995ns = ( 4.245 - 1.250 ) 
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=566, routed)         0.855     2.104    startup_reset/clk_in
    SLICE_X8Y52          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.147     2.251 r  startup_reset/rst_in_reg/Q
                         net (fo=134, routed)         1.066     3.316    ADC1/rst_in
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=566, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.663     4.245    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.393    
                         clock uncertainty           -0.194     4.199    
    ILOGIC_X0Y84         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     3.954    ADC1/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          3.954    
                         arrival time                          -3.316    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.898ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[3].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.147ns (15.522%)  route 0.800ns (84.478%))
  Logic Levels:           0  
  Clock Path Skew:        1.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.990ns = ( 4.240 - 1.250 ) 
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=566, routed)         0.855     2.104    startup_reset/clk_in
    SLICE_X8Y52          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.147     2.251 r  startup_reset/rst_in_reg/Q
                         net (fo=134, routed)         0.800     3.051    ADC1/rst_in
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=566, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.658     4.240    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.388    
                         clock uncertainty           -0.194     4.194    
    ILOGIC_X0Y70         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     3.949    ADC1/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          3.949    
                         arrival time                          -3.051    
  -------------------------------------------------------------------
                         slack                                  0.898    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.718ns  (arrival time - required time)
  Source:                 ADC1/FR_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        0.894ns  (logic 0.362ns (40.481%)  route 0.532ns (59.519%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        3.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.991ns = ( 9.241 - 1.250 ) 
    Source Clock Delay      (SCD):    4.269ns = ( 14.269 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.596    14.269    ADC1/clk_in
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.197    14.466 r  ADC1/FR_out_reg[6]/Q
                         net (fo=1, routed)           0.166    14.632    ADC1/FR_out_reg_n_0_[6]
    SLICE_X0Y88          LUT4 (Prop_lut4_I2_O)        0.123    14.755 r  ADC1/BS_state_i_2/O
                         net (fo=1, routed)           0.366    15.121    ADC1/BS_state_i_2_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.042    15.163 r  ADC1/BS_state_i_1/O
                         net (fo=1, routed)           0.000    15.163    ADC1/BS_state_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  ADC1/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=566, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.705     9.241    ADC1/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC1/BS_state_reg/C
                         clock pessimism             -0.204     9.036    
                         clock uncertainty            0.194     9.230    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.216     9.446    ADC1/BS_state_reg
  -------------------------------------------------------------------
                         required time                         -9.446    
                         arrival time                          15.163    
  -------------------------------------------------------------------
                         slack                                  5.718    

Slack (MET) :             6.601ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[3].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        1.435ns  (logic 0.248ns (17.281%)  route 1.187ns (82.719%))
  Logic Levels:           0  
  Clock Path Skew:        3.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.982ns = ( 9.232 - 1.250 ) 
    Source Clock Delay      (SCD):    4.211ns = ( 14.211 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.538    14.211    startup_reset/clk_in
    SLICE_X8Y52          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.248    14.459 r  startup_reset/rst_in_reg/Q
                         net (fo=134, routed)         1.187    15.646    ADC1/rst_in
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=566, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.696     9.232    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204     9.027    
                         clock uncertainty            0.194     9.221    
    ILOGIC_X0Y70         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176     9.045    ADC1/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -9.045    
                         arrival time                          15.646    
  -------------------------------------------------------------------
                         slack                                  6.601    

Slack (MET) :             6.980ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[2].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        1.821ns  (logic 0.248ns (13.623%)  route 1.573ns (86.377%))
  Logic Levels:           0  
  Clock Path Skew:        3.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.989ns = ( 9.239 - 1.250 ) 
    Source Clock Delay      (SCD):    4.211ns = ( 14.211 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.538    14.211    startup_reset/clk_in
    SLICE_X8Y52          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.248    14.459 r  startup_reset/rst_in_reg/Q
                         net (fo=134, routed)         1.573    16.032    ADC1/rst_in
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=566, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703     9.239    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204     9.034    
                         clock uncertainty            0.194     9.228    
    ILOGIC_X0Y84         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176     9.052    ADC1/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -9.052    
                         arrival time                          16.032    
  -------------------------------------------------------------------
                         slack                                  6.980    

Slack (MET) :             7.016ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[0].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        2.055ns  (logic 0.248ns (12.069%)  route 1.807ns (87.931%))
  Logic Levels:           0  
  Clock Path Skew:        3.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.187ns = ( 9.437 - 1.250 ) 
    Source Clock Delay      (SCD):    4.211ns = ( 14.211 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.538    14.211    startup_reset/clk_in
    SLICE_X8Y52          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.248    14.459 r  startup_reset/rst_in_reg/Q
                         net (fo=134, routed)         1.807    16.266    ADC1/rst_in
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=566, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.901     9.437    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204     9.232    
                         clock uncertainty            0.194     9.426    
    ILOGIC_X0Y12         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176     9.250    ADC1/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -9.250    
                         arrival time                          16.266    
  -------------------------------------------------------------------
                         slack                                  7.016    

Slack (MET) :             7.029ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        2.263ns  (logic 0.290ns (12.817%)  route 1.973ns (87.183%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.575ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.991ns = ( 9.241 - 1.250 ) 
    Source Clock Delay      (SCD):    4.211ns = ( 14.211 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.538    14.211    startup_reset/clk_in
    SLICE_X8Y52          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.248    14.459 r  startup_reset/rst_in_reg/Q
                         net (fo=134, routed)         1.973    16.432    ADC1/rst_in
    SLICE_X1Y88          LUT3 (Prop_lut3_I1_O)        0.042    16.474 r  ADC1/bit_slip_i_1/O
                         net (fo=1, routed)           0.000    16.474    ADC1/bit_slip_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  ADC1/bit_slip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=566, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.705     9.241    ADC1/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC1/bit_slip_reg/C
                         clock pessimism             -0.204     9.036    
                         clock uncertainty            0.194     9.230    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.215     9.445    ADC1/bit_slip_reg
  -------------------------------------------------------------------
                         required time                         -9.445    
                         arrival time                          16.474    
  -------------------------------------------------------------------
                         slack                                  7.029    

Slack (MET) :             7.142ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[1].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        2.184ns  (logic 0.248ns (11.354%)  route 1.936ns (88.646%))
  Logic Levels:           0  
  Clock Path Skew:        3.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.191ns = ( 9.441 - 1.250 ) 
    Source Clock Delay      (SCD):    4.211ns = ( 14.211 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.538    14.211    startup_reset/clk_in
    SLICE_X8Y52          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.248    14.459 r  startup_reset/rst_in_reg/Q
                         net (fo=134, routed)         1.936    16.395    ADC1/rst_in
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=566, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.905     9.441    ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204     9.236    
                         clock uncertainty            0.194     9.430    
    ILOGIC_X0Y6          ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176     9.254    ADC1/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -9.254    
                         arrival time                          16.395    
  -------------------------------------------------------------------
                         slack                                  7.142    

Slack (MET) :             7.260ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[4].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        2.103ns  (logic 0.248ns (11.791%)  route 1.855ns (88.209%))
  Logic Levels:           0  
  Clock Path Skew:        3.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.992ns = ( 9.242 - 1.250 ) 
    Source Clock Delay      (SCD):    4.211ns = ( 14.211 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.538    14.211    startup_reset/clk_in
    SLICE_X8Y52          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.248    14.459 r  startup_reset/rst_in_reg/Q
                         net (fo=134, routed)         1.855    16.315    ADC1/rst_in
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=566, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.706     9.242    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204     9.037    
                         clock uncertainty            0.194     9.231    
    ILOGIC_X0Y88         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176     9.055    ADC1/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -9.055    
                         arrival time                          16.315    
  -------------------------------------------------------------------
                         slack                                  7.260    

Slack (MET) :             7.280ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        2.524ns  (logic 0.298ns (11.809%)  route 2.226ns (88.191%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.575ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.991ns = ( 9.241 - 1.250 ) 
    Source Clock Delay      (SCD):    4.211ns = ( 14.211 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.538    14.211    startup_reset/clk_in
    SLICE_X8Y52          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.248    14.459 f  startup_reset/rst_in_reg/Q
                         net (fo=134, routed)         2.226    16.685    ADC1/rst_in
    SLICE_X1Y88          LUT4 (Prop_lut4_I3_O)        0.050    16.735 r  ADC1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    16.735    ADC1/counter[1]_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  ADC1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=566, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.705     9.241    ADC1/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC1/counter_reg[1]/C
                         clock pessimism             -0.204     9.036    
                         clock uncertainty            0.194     9.230    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.225     9.455    ADC1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -9.455    
                         arrival time                          16.735    
  -------------------------------------------------------------------
                         slack                                  7.280    

Slack (MET) :             7.281ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        2.516ns  (logic 0.290ns (11.528%)  route 2.226ns (88.472%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.575ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.991ns = ( 9.241 - 1.250 ) 
    Source Clock Delay      (SCD):    4.211ns = ( 14.211 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.538    14.211    startup_reset/clk_in
    SLICE_X8Y52          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.248    14.459 f  startup_reset/rst_in_reg/Q
                         net (fo=134, routed)         2.226    16.685    ADC1/rst_in
    SLICE_X1Y88          LUT3 (Prop_lut3_I2_O)        0.042    16.727 r  ADC1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    16.727    ADC1/counter[0]_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  ADC1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=566, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.705     9.241    ADC1/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC1/counter_reg[0]/C
                         clock pessimism             -0.204     9.036    
                         clock uncertainty            0.194     9.230    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.216     9.446    ADC1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -9.446    
                         arrival time                          16.727    
  -------------------------------------------------------------------
                         slack                                  7.281    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.154ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.269ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.154ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/clk_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.580ns  (logic 0.308ns (11.936%)  route 2.272ns (88.064%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 14.201 - 10.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=566, routed)         1.650     4.528    startup_reset/clk_in
    SLICE_X8Y52          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.308     4.836 f  startup_reset/rst_in_reg/Q
                         net (fo=134, routed)         2.272     7.108    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X20Y68         FDCE                                         f  DAC0/AD_9783_SPI_inst/clk_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.528    14.201    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X20Y68         FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[0]/C
                         clock pessimism              0.288    14.490    
                         clock uncertainty           -0.035    14.454    
    SLICE_X20Y68         FDCE (Recov_fdce_C_CLR)     -0.192    14.262    DAC0/AD_9783_SPI_inst/clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.262    
                         arrival time                          -7.108    
  -------------------------------------------------------------------
                         slack                                  7.154    

Slack (MET) :             7.196ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/clk_counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.477ns  (logic 0.308ns (12.433%)  route 2.169ns (87.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 14.203 - 10.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=566, routed)         1.650     4.528    startup_reset/clk_in
    SLICE_X8Y52          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.308     4.836 f  startup_reset/rst_in_reg/Q
                         net (fo=134, routed)         2.169     7.005    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X21Y67         FDCE                                         f  DAC0/AD_9783_SPI_inst/clk_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.530    14.203    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X21Y67         FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[3]/C
                         clock pessimism              0.288    14.492    
                         clock uncertainty           -0.035    14.456    
    SLICE_X21Y67         FDCE (Recov_fdce_C_CLR)     -0.255    14.201    DAC0/AD_9783_SPI_inst/clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.201    
                         arrival time                          -7.005    
  -------------------------------------------------------------------
                         slack                                  7.196    

Slack (MET) :             7.223ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/clk_counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.477ns  (logic 0.308ns (12.433%)  route 2.169ns (87.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 14.203 - 10.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=566, routed)         1.650     4.528    startup_reset/clk_in
    SLICE_X8Y52          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.308     4.836 f  startup_reset/rst_in_reg/Q
                         net (fo=134, routed)         2.169     7.005    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X20Y67         FDCE                                         f  DAC0/AD_9783_SPI_inst/clk_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.530    14.203    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X20Y67         FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[4]/C
                         clock pessimism              0.288    14.492    
                         clock uncertainty           -0.035    14.456    
    SLICE_X20Y67         FDCE (Recov_fdce_C_CLR)     -0.228    14.228    DAC0/AD_9783_SPI_inst/clk_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.228    
                         arrival time                          -7.005    
  -------------------------------------------------------------------
                         slack                                  7.223    

Slack (MET) :             7.223ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/spi_clk_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.477ns  (logic 0.308ns (12.433%)  route 2.169ns (87.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 14.203 - 10.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=566, routed)         1.650     4.528    startup_reset/clk_in
    SLICE_X8Y52          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.308     4.836 f  startup_reset/rst_in_reg/Q
                         net (fo=134, routed)         2.169     7.005    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X20Y67         FDCE                                         f  DAC0/AD_9783_SPI_inst/spi_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.530    14.203    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X20Y67         FDCE                                         r  DAC0/AD_9783_SPI_inst/spi_clk_reg/C
                         clock pessimism              0.288    14.492    
                         clock uncertainty           -0.035    14.456    
    SLICE_X20Y67         FDCE (Recov_fdce_C_CLR)     -0.228    14.228    DAC0/AD_9783_SPI_inst/spi_clk_reg
  -------------------------------------------------------------------
                         required time                         14.228    
                         arrival time                          -7.005    
  -------------------------------------------------------------------
                         slack                                  7.223    

Slack (MET) :             7.259ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/clk_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.477ns  (logic 0.308ns (12.433%)  route 2.169ns (87.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 14.203 - 10.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=566, routed)         1.650     4.528    startup_reset/clk_in
    SLICE_X8Y52          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.308     4.836 f  startup_reset/rst_in_reg/Q
                         net (fo=134, routed)         2.169     7.005    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X20Y67         FDCE                                         f  DAC0/AD_9783_SPI_inst/clk_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.530    14.203    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X20Y67         FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[1]/C
                         clock pessimism              0.288    14.492    
                         clock uncertainty           -0.035    14.456    
    SLICE_X20Y67         FDCE (Recov_fdce_C_CLR)     -0.192    14.264    DAC0/AD_9783_SPI_inst/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.264    
                         arrival time                          -7.005    
  -------------------------------------------------------------------
                         slack                                  7.259    

Slack (MET) :             7.259ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/clk_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.477ns  (logic 0.308ns (12.433%)  route 2.169ns (87.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 14.203 - 10.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=566, routed)         1.650     4.528    startup_reset/clk_in
    SLICE_X8Y52          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.308     4.836 f  startup_reset/rst_in_reg/Q
                         net (fo=134, routed)         2.169     7.005    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X20Y67         FDCE                                         f  DAC0/AD_9783_SPI_inst/clk_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.530    14.203    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X20Y67         FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[2]/C
                         clock pessimism              0.288    14.492    
                         clock uncertainty           -0.035    14.456    
    SLICE_X20Y67         FDCE (Recov_fdce_C_CLR)     -0.192    14.264    DAC0/AD_9783_SPI_inst/clk_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.264    
                         arrival time                          -7.005    
  -------------------------------------------------------------------
                         slack                                  7.259    

Slack (MET) :             7.259ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/clk_counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.477ns  (logic 0.308ns (12.433%)  route 2.169ns (87.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 14.203 - 10.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=566, routed)         1.650     4.528    startup_reset/clk_in
    SLICE_X8Y52          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.308     4.836 f  startup_reset/rst_in_reg/Q
                         net (fo=134, routed)         2.169     7.005    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X20Y67         FDCE                                         f  DAC0/AD_9783_SPI_inst/clk_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.530    14.203    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X20Y67         FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[5]/C
                         clock pessimism              0.288    14.492    
                         clock uncertainty           -0.035    14.456    
    SLICE_X20Y67         FDCE (Recov_fdce_C_CLR)     -0.192    14.264    DAC0/AD_9783_SPI_inst/clk_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.264    
                         arrival time                          -7.005    
  -------------------------------------------------------------------
                         slack                                  7.259    

Slack (MET) :             7.375ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/clk_counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 0.308ns (13.042%)  route 2.054ns (86.958%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 14.203 - 10.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=566, routed)         1.650     4.528    startup_reset/clk_in
    SLICE_X8Y52          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.308     4.836 f  startup_reset/rst_in_reg/Q
                         net (fo=134, routed)         2.054     6.889    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X20Y66         FDCE                                         f  DAC0/AD_9783_SPI_inst/clk_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.530    14.203    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X20Y66         FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[6]/C
                         clock pessimism              0.288    14.492    
                         clock uncertainty           -0.035    14.456    
    SLICE_X20Y66         FDCE (Recov_fdce_C_CLR)     -0.192    14.264    DAC0/AD_9783_SPI_inst/clk_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.264    
                         arrival time                          -6.889    
  -------------------------------------------------------------------
                         slack                                  7.375    

Slack (MET) :             7.375ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/AD_9783_SPI_inst/clk_counter_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 0.308ns (13.042%)  route 2.054ns (86.958%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 14.203 - 10.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=566, routed)         1.650     4.528    startup_reset/clk_in
    SLICE_X8Y52          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.308     4.836 f  startup_reset/rst_in_reg/Q
                         net (fo=134, routed)         2.054     6.889    DAC0/AD_9783_SPI_inst/rst_in
    SLICE_X20Y66         FDCE                                         f  DAC0/AD_9783_SPI_inst/clk_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.530    14.203    DAC0/AD_9783_SPI_inst/clk_in
    SLICE_X20Y66         FDCE                                         r  DAC0/AD_9783_SPI_inst/clk_counter_reg[7]/C
                         clock pessimism              0.288    14.492    
                         clock uncertainty           -0.035    14.456    
    SLICE_X20Y66         FDCE (Recov_fdce_C_CLR)     -0.192    14.264    DAC0/AD_9783_SPI_inst/clk_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.264    
                         arrival time                          -6.889    
  -------------------------------------------------------------------
                         slack                                  7.375    

Slack (MET) :             7.556ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/clk_counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.145ns  (logic 0.308ns (14.356%)  route 1.837ns (85.644%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 14.204 - 10.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=566, routed)         1.650     4.528    startup_reset/clk_in
    SLICE_X8Y52          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.308     4.836 f  startup_reset/rst_in_reg/Q
                         net (fo=134, routed)         1.837     6.673    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X18Y66         FDCE                                         f  ADC1/LTC2195_SPI_inst/clk_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.531    14.204    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X18Y66         FDCE                                         r  ADC1/LTC2195_SPI_inst/clk_counter_reg[3]/C
                         clock pessimism              0.288    14.493    
                         clock uncertainty           -0.035    14.457    
    SLICE_X18Y66         FDCE (Recov_fdce_C_CLR)     -0.228    14.229    ADC1/LTC2195_SPI_inst/clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.229    
                         arrival time                          -6.673    
  -------------------------------------------------------------------
                         slack                                  7.556    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.118ns (23.908%)  route 0.376ns (76.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=566, routed)         0.635     1.736    startup_reset/clk_in
    SLICE_X8Y52          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.118     1.854 f  startup_reset/rst_in_reg/Q
                         net (fo=134, routed)         0.376     2.230    ADC1/rst_in
    SLICE_X4Y49          FDCE                                         f  ADC1/FSM_onehot_state_f_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=566, routed)         0.957     2.206    ADC1/clk_in
    SLICE_X4Y49          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[4]/C
                         clock pessimism             -0.175     2.030    
    SLICE_X4Y49          FDCE (Remov_fdce_C_CLR)     -0.069     1.961    ADC1/FSM_onehot_state_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.118ns (23.908%)  route 0.376ns (76.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=566, routed)         0.635     1.736    startup_reset/clk_in
    SLICE_X8Y52          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.118     1.854 f  startup_reset/rst_in_reg/Q
                         net (fo=134, routed)         0.376     2.230    ADC1/rst_in
    SLICE_X4Y49          FDCE                                         f  ADC1/FSM_onehot_state_f_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=566, routed)         0.957     2.206    ADC1/clk_in
    SLICE_X4Y49          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[5]/C
                         clock pessimism             -0.175     2.030    
    SLICE_X4Y49          FDCE (Remov_fdce_C_CLR)     -0.069     1.961    ADC1/FSM_onehot_state_f_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.118ns (31.419%)  route 0.258ns (68.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=566, routed)         0.635     1.736    startup_reset/clk_in
    SLICE_X8Y52          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.118     1.854 f  startup_reset/rst_in_reg/Q
                         net (fo=134, routed)         0.258     2.112    ADC1/rst_in
    SLICE_X6Y50          FDCE                                         f  ADC1/FSM_onehot_state_f_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=566, routed)         0.885     2.134    ADC1/clk_in
    SLICE_X6Y50          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[11]/C
                         clock pessimism             -0.335     1.798    
    SLICE_X6Y50          FDCE (Remov_fdce_C_CLR)     -0.050     1.748    ADC1/FSM_onehot_state_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[12]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.118ns (31.419%)  route 0.258ns (68.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=566, routed)         0.635     1.736    startup_reset/clk_in
    SLICE_X8Y52          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.118     1.854 f  startup_reset/rst_in_reg/Q
                         net (fo=134, routed)         0.258     2.112    ADC1/rst_in
    SLICE_X6Y50          FDCE                                         f  ADC1/FSM_onehot_state_f_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=566, routed)         0.885     2.134    ADC1/clk_in
    SLICE_X6Y50          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[12]/C
                         clock pessimism             -0.335     1.798    
    SLICE_X6Y50          FDCE (Remov_fdce_C_CLR)     -0.050     1.748    ADC1/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[13]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.118ns (31.419%)  route 0.258ns (68.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=566, routed)         0.635     1.736    startup_reset/clk_in
    SLICE_X8Y52          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.118     1.854 f  startup_reset/rst_in_reg/Q
                         net (fo=134, routed)         0.258     2.112    ADC1/rst_in
    SLICE_X6Y50          FDCE                                         f  ADC1/FSM_onehot_state_f_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=566, routed)         0.885     2.134    ADC1/clk_in
    SLICE_X6Y50          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[13]/C
                         clock pessimism             -0.335     1.798    
    SLICE_X6Y50          FDCE (Remov_fdce_C_CLR)     -0.050     1.748    ADC1/FSM_onehot_state_f_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.118ns (31.419%)  route 0.258ns (68.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=566, routed)         0.635     1.736    startup_reset/clk_in
    SLICE_X8Y52          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.118     1.854 f  startup_reset/rst_in_reg/Q
                         net (fo=134, routed)         0.258     2.112    ADC1/rst_in
    SLICE_X6Y50          FDCE                                         f  ADC1/FSM_onehot_state_f_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=566, routed)         0.885     2.134    ADC1/clk_in
    SLICE_X6Y50          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[7]/C
                         clock pessimism             -0.335     1.798    
    SLICE_X6Y50          FDCE (Remov_fdce_C_CLR)     -0.050     1.748    ADC1/FSM_onehot_state_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[8]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.118ns (31.419%)  route 0.258ns (68.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=566, routed)         0.635     1.736    startup_reset/clk_in
    SLICE_X8Y52          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.118     1.854 f  startup_reset/rst_in_reg/Q
                         net (fo=134, routed)         0.258     2.112    ADC1/rst_in
    SLICE_X6Y50          FDCE                                         f  ADC1/FSM_onehot_state_f_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=566, routed)         0.885     2.134    ADC1/clk_in
    SLICE_X6Y50          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[8]/C
                         clock pessimism             -0.335     1.798    
    SLICE_X6Y50          FDCE (Remov_fdce_C_CLR)     -0.050     1.748    ADC1/FSM_onehot_state_f_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[9]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.118ns (31.419%)  route 0.258ns (68.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=566, routed)         0.635     1.736    startup_reset/clk_in
    SLICE_X8Y52          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.118     1.854 f  startup_reset/rst_in_reg/Q
                         net (fo=134, routed)         0.258     2.112    ADC1/rst_in
    SLICE_X7Y50          FDCE                                         f  ADC1/FSM_onehot_state_f_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=566, routed)         0.885     2.134    ADC1/clk_in
    SLICE_X7Y50          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[9]/C
                         clock pessimism             -0.335     1.798    
    SLICE_X7Y50          FDCE (Remov_fdce_C_CLR)     -0.069     1.729    ADC1/FSM_onehot_state_f_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_f_reg[3]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.118ns (27.738%)  route 0.307ns (72.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.135ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=566, routed)         0.635     1.736    startup_reset/clk_in
    SLICE_X8Y52          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.118     1.854 f  startup_reset/rst_in_reg/Q
                         net (fo=134, routed)         0.307     2.162    ADC1/rst_in
    SLICE_X2Y51          FDPE                                         f  ADC1/counter_f_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=566, routed)         0.886     2.135    ADC1/clk_in
    SLICE_X2Y51          FDPE                                         r  ADC1/counter_f_reg[3]/C
                         clock pessimism             -0.335     1.799    
    SLICE_X2Y51          FDPE (Remov_fdpe_C_PRE)     -0.052     1.747    ADC1/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_f_reg[4]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.118ns (27.738%)  route 0.307ns (72.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.135ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=566, routed)         0.635     1.736    startup_reset/clk_in
    SLICE_X8Y52          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.118     1.854 f  startup_reset/rst_in_reg/Q
                         net (fo=134, routed)         0.307     2.162    ADC1/rst_in
    SLICE_X2Y51          FDPE                                         f  ADC1/counter_f_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=566, routed)         0.886     2.135    ADC1/clk_in
    SLICE_X2Y51          FDPE                                         r  ADC1/counter_f_reg[4]/C
                         clock pessimism             -0.335     1.799    
    SLICE_X2Y51          FDPE (Remov_fdpe_C_PRE)     -0.052     1.747    ADC1/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.414    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clkPS_int

Setup :            0  Failing Endpoints,  Worst Slack        2.695ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.322ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.695ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/ODDR_inst/R
                            (recovery check against falling-edge clock clkPS_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkPS_int fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.242ns  (logic 0.308ns (5.875%)  route 4.934ns (94.125%))
  Logic Levels:           0  
  Clock Path Skew:        3.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.718ns = ( 12.718 - 5.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=566, routed)         1.650     4.528    startup_reset/clk_in
    SLICE_X8Y52          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.308     4.836 f  startup_reset/rst_in_reg/Q
                         net (fo=134, routed)         4.934     9.770    ADC1/rst_in
    OLOGIC_X0Y36         ODDR                                         f  ADC1/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clkPS_int fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 f  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 f  BUFG_inst/O
                         net (fo=566, routed)         1.445     9.118    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 f  ADC1/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    ADC1/clkPS_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    10.859 f  ADC1/BUFG_clkPS/O
                         net (fo=1, routed)           1.859    12.718    ADC1/clkPS
    OLOGIC_X0Y36         ODDR                                         f  ADC1/ODDR_inst/C
                         clock pessimism              0.204    12.923    
                         clock uncertainty           -0.194    12.729    
    OLOGIC_X0Y36         ODDR (Recov_oddr_C_R)       -0.264    12.465    ADC1/ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.465    
                         arrival time                          -9.770    
  -------------------------------------------------------------------
                         slack                                  2.695    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/ODDR_inst/R
                            (removal check against rising-edge clock clkPS_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkPS_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.413ns  (logic 0.248ns (5.619%)  route 4.165ns (94.381%))
  Logic Levels:           0  
  Clock Path Skew:        3.898ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.314ns
    Source Clock Delay      (SCD):    4.211ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=566, routed)         1.538     4.211    startup_reset/clk_in
    SLICE_X8Y52          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.248     4.459 r  startup_reset/rst_in_reg/Q
                         net (fo=134, routed)         4.165     8.625    ADC1/rst_in
    OLOGIC_X0Y36         ODDR                                         r  ADC1/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clkPS_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=566, routed)         1.573     4.451    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  ADC1/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    ADC1/clkPS_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.286 r  ADC1/BUFG_clkPS/O
                         net (fo=1, routed)           2.028     8.314    ADC1/clkPS
    OLOGIC_X0Y36         ODDR                                         r  ADC1/ODDR_inst/C
                         clock pessimism             -0.204     8.109    
                         clock uncertainty            0.194     8.303    
    OLOGIC_X0Y36         ODDR (Remov_oddr_C_R)        0.000     8.303    ADC1/ODDR_inst
  -------------------------------------------------------------------
                         required time                         -8.303    
                         arrival time                           8.625    
  -------------------------------------------------------------------
                         slack                                  0.322    





