
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: SANDOVALCHICLES

Implementation : adder4bit0
Synopsys HDL compiler and linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

Modified Files: 0
FID:  path (prevtimestamp, timestamp)

*******************************************************************
Modules that may have changed as a result of file changes: 0
MID:  lib.cell.view

*******************************************************************
Unmodified files: 21
FID:  path (timestamp)
31       C:\Users\OzkArItO\Desktop\ESCOM\7mo_Semestre\ArquitecturaDeComputadoras\Practicas\01-projectDiamont-PrimerParcial\03-adder4bit\adder4bits00.vhdl (2022-10-28 01:05:00)
32       C:\Users\OzkArItO\Desktop\ESCOM\7mo_Semestre\ArquitecturaDeComputadoras\Practicas\01-projectDiamont-PrimerParcial\03-adder4bit\and00.vhdl (2022-10-28 01:05:00)
33       C:\Users\OzkArItO\Desktop\ESCOM\7mo_Semestre\ArquitecturaDeComputadoras\Practicas\01-projectDiamont-PrimerParcial\03-adder4bit\fa00.vhdl (2022-10-28 01:05:00)
34       C:\Users\OzkArItO\Desktop\ESCOM\7mo_Semestre\ArquitecturaDeComputadoras\Practicas\01-projectDiamont-PrimerParcial\03-adder4bit\ha00.vhdl (2022-10-28 01:05:00)
35       C:\Users\OzkArItO\Desktop\ESCOM\7mo_Semestre\ArquitecturaDeComputadoras\Practicas\01-projectDiamont-PrimerParcial\03-adder4bit\or00.vhdl (2022-10-28 01:05:00)
36       C:\Users\OzkArItO\Desktop\ESCOM\7mo_Semestre\ArquitecturaDeComputadoras\Practicas\01-projectDiamont-PrimerParcial\03-adder4bit\packageadder4bit00.vhdl (2022-10-28 01:05:00)
37       C:\Users\OzkArItO\Desktop\ESCOM\7mo_Semestre\ArquitecturaDeComputadoras\Practicas\01-projectDiamont-PrimerParcial\03-adder4bit\packagefa00.vhdl (2022-10-28 01:05:00)
38       C:\Users\OzkArItO\Desktop\ESCOM\7mo_Semestre\ArquitecturaDeComputadoras\Practicas\01-projectDiamont-PrimerParcial\03-adder4bit\packageha00.vhdl (2022-10-28 01:05:00)
39       C:\Users\OzkArItO\Desktop\ESCOM\7mo_Semestre\ArquitecturaDeComputadoras\Practicas\01-projectDiamont-PrimerParcial\03-adder4bit\xnor00.vhdl (2022-10-28 01:05:00)
40       C:\Users\OzkArItO\Desktop\ESCOM\7mo_Semestre\ArquitecturaDeComputadoras\Practicas\01-projectDiamont-PrimerParcial\03-adder4bit\xor00.vhdl (2022-10-28 01:05:00)
10       C:\lscc\diamond\3.12\cae_library\synthesis\vhdl\machxo2.vhd (2018-11-14 23:32:12)
11       C:\lscc\diamond\3.12\synpbase\lib\cpld\lattice.vhd (2020-10-29 09:20:44)
12       C:\lscc\diamond\3.12\synpbase\lib\vhd\arith.vhd (2020-10-29 09:23:10)
13       C:\lscc\diamond\3.12\synpbase\lib\vhd\hyperents.vhd (2020-10-29 09:23:10)
14       C:\lscc\diamond\3.12\synpbase\lib\vhd\location.map (2020-11-02 16:26:20)
15       C:\lscc\diamond\3.12\synpbase\lib\vhd\numeric.vhd (2020-10-29 09:23:10)
16       C:\lscc\diamond\3.12\synpbase\lib\vhd\snps_haps_pkg.vhd (2020-10-29 09:23:10)
17       C:\lscc\diamond\3.12\synpbase\lib\vhd\std.vhd (2020-10-29 09:23:10)
18       C:\lscc\diamond\3.12\synpbase\lib\vhd\std1164.vhd (2020-10-29 09:23:10)
19       C:\lscc\diamond\3.12\synpbase\lib\vhd\umr_capim.vhd (2020-10-29 09:23:10)
20       C:\lscc\diamond\3.12\synpbase\lib\vhd\unsigned.vhd (2020-10-29 09:23:10)

*******************************************************************
Unchanged modules: 14
MID:  lib.cell.view
0        work.adder4bits00.adder4bits0
1        work.adder4bits00.vhdl
2        work.and00.and0
3        work.and00.vhdl
4        work.fa00.fa0
5        work.fa00.vhdl
6        work.ha00.ha0
7        work.ha00.vhdl
8        work.or00.or0
9        work.or00.vhdl
10       work.xnor00.vhdl
11       work.xnor00.xnor0
12       work.xor00.vhdl
13       work.xor00.xor0
