# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_vivado/ban_vivado.srcs/sources_1/ip/main_0/main_0.xci
# IP: The module: 'main_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_vivado/ban_vivado.gen/sources_1/ip/main_0/constraints/main_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'main_0'. Do not add the DONT_TOUCH constraint.
set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet

# IP: /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_vivado/ban_vivado.srcs/sources_1/ip/main_0/main_0.xci
# IP: The module: 'main_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_vivado/ban_vivado.gen/sources_1/ip/main_0/constraints/main_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'main_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet
