
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/2022.1/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/xilinx/2022.1/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'jz2292' on host 'en-ec-brg-zhang-xcel.coecis.cornell.edu' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Sat Dec 09 00:27:19 EST 2023
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_2/Bert_layer_dataflow_region_2'
Sourcing Tcl script 'Bert_layer_dataflow_region_2.tcl'
INFO: [HLS 200-1510] Running: open_project Bert_layer_dataflow_region_2 
INFO: [HLS 200-10] Creating and opening project '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_2/Bert_layer_dataflow_region_2/Bert_layer_dataflow_region_2'.
INFO: [HLS 200-1510] Running: set_top Bert_layer_dataflow_region_2 
INFO: [HLS 200-1510] Running: add_files /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp -cflags  -I /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L 
INFO: [HLS 200-10] Adding design file '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis solution 
INFO: [HLS 200-10] Creating and opening solution '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_2/Bert_layer_dataflow_region_2/Bert_layer_dataflow_region_2/solution'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -deadlock_detection sim 
WARNING: [HLS 200-483] The 'config_export -deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_export -deadlock_detection=sim' with 'config_rtl -deadlock_detection=sim' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_conservative_mode=1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format xo -ipname Bert_layer_dataflow_region_2 
INFO: [HLS 200-1907] Replacing 'config_export -deadlock_detection=sim' with 'config_rtl -deadlock_detection=sim' in current solution file
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-10] Analyzing design file '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:54:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:54:9)
Resolution: For help on HLS 214-169 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-169.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:114:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:114:9)
Resolution: For help on HLS 214-169 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-169.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:173:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:173:9)
Resolution: For help on HLS 214-169 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-169.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:256:37)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:256:53)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:256:69)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:247:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:239:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:236:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:324:37)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:324:53)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:324:69)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:315:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:307:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:304:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:385:26)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:385:58)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:377:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:367:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:415:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:704:33)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:705:30)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:706:32)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:707:52)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:707:58)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:709:28)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:709:35)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 200-471] Dataflow form checks found 30 issue(s) in file /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-471.html
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 29.48 seconds. CPU system time: 2.36 seconds. Elapsed time: 46.4 seconds; current allocated memory: 464.184 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-291] Loop 'l_mean_var_i14' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:610:29)
INFO: [HLS 214-291] Loop 'l_mean_var_i16' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:628:18)
INFO: [HLS 214-291] Loop 'l_i13' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:577:20)
INFO: [HLS 214-291] Loop 'l_bias_scale_i' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:393:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_209_6' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:209:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_198_4' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:198:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_201_5' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:201:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_179_1' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:179:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_183_2' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:183:21)
INFO: [HLS 214-291] Loop 'l_bias_scale_i' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:332:37)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_150_6' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:150:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_139_4' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:139:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_142_5' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:142:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_120_1' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:120:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_124_2' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:124:21)
INFO: [HLS 214-291] Loop 'l_buf_i' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:518:26)
INFO: [HLS 214-291] Loop 'l_exp_sum_i6' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:530:16)
INFO: [HLS 214-291] Loop 'l_update_i7' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:539:15)
INFO: [HLS 214-291] Loop 'l_bias_scale_i' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:264:37)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_90_6' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:90:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_79_4' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:79:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_82_5' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:82:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_1' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:60:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_64_2' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:64:20)
INFO: [HLS 214-291] Loop 'l_write_i' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:467:13)
INFO: [HLS 214-186] Unrolling loop 'l_mean_var_i14' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:610:29) in function 'Layer_norm0' completely with a factor of 8 (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:596:0)
INFO: [HLS 214-186] Unrolling loop 'l_mean_var_i16' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:628:18) in function 'Layer_norm0' completely with a factor of 8 (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:596:0)
INFO: [HLS 214-186] Unrolling loop 'l_i13' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:577:20) in function 'Res_layer0' completely with a factor of 8 (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:555:0)
INFO: [HLS 214-186] Unrolling loop 'l_bias_scale_i' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:393:25) in function 'Linear_layer_ds0' completely with a factor of 8 (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:355:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_209_6' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:209:21) in function 'systolic_array_ds0' completely with a factor of 8 (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:161:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_198_4' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:198:20) in function 'systolic_array_ds0' completely with a factor of 8 (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:161:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_201_5' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:201:21) in function 'systolic_array_ds0' completely with a factor of 8 (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:161:0)
INFO: [HLS 214-186] Unrolling loop 'systolic_array' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:188:18) in function 'systolic_array_ds0' completely with a factor of 8 (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:161:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_190_3' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:190:20) in function 'systolic_array_ds0' completely with a factor of 8 (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:161:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_179_1' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:179:21) in function 'systolic_array_ds0' completely with a factor of 8 (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:161:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_183_2' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:183:21) in function 'systolic_array_ds0' completely with a factor of 8 (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:161:0)
INFO: [HLS 214-186] Unrolling loop 'l_bias_scale_i' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:332:37) in function 'Context_layer' completely with a factor of 8 (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:289:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_150_6' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:150:21) in function 'systolic_array_cont' completely with a factor of 8 (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:102:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_139_4' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:139:20) in function 'systolic_array_cont' completely with a factor of 8 (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:102:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_142_5' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:142:21) in function 'systolic_array_cont' completely with a factor of 8 (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:102:0)
INFO: [HLS 214-186] Unrolling loop 'systolic_array' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:129:18) in function 'systolic_array_cont' completely with a factor of 8 (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:102:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_131_3' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:131:20) in function 'systolic_array_cont' completely with a factor of 8 (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:102:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_120_1' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:120:21) in function 'systolic_array_cont' completely with a factor of 8 (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:102:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_2' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:124:21) in function 'systolic_array_cont' completely with a factor of 8 (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:102:0)
INFO: [HLS 214-186] Unrolling loop 'l_buf_i' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:518:26) in function 'Softmax_layer' completely with a factor of 8 (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:502:0)
INFO: [HLS 214-186] Unrolling loop 'l_exp_sum_i6' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:530:16) in function 'Softmax_layer' completely with a factor of 8 (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:502:0)
INFO: [HLS 214-186] Unrolling loop 'l_update_i7' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:539:15) in function 'Softmax_layer' completely with a factor of 8 (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:502:0)
INFO: [HLS 214-186] Unrolling loop 'l_bias_scale_i' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:264:37) in function 'Attention_layer' completely with a factor of 8 (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:221:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_6' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:90:20) in function 'systolic_array_attn' completely with a factor of 8 (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:42:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_79_4' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:79:19) in function 'systolic_array_attn' completely with a factor of 8 (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:42:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_82_5' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:82:20) in function 'systolic_array_attn' completely with a factor of 8 (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:42:0)
INFO: [HLS 214-186] Unrolling loop 'systolic_array' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:69:18) in function 'systolic_array_attn' completely with a factor of 8 (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:42:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_71_3' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:71:19) in function 'systolic_array_attn' completely with a factor of 8 (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:42:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_1' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:60:20) in function 'systolic_array_attn' completely with a factor of 8 (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:42:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_64_2' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:64:20) in function 'systolic_array_attn' completely with a factor of 8 (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:42:0)
INFO: [HLS 214-186] Unrolling loop 'l_write_i' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:467:13) in function 'V_writer' completely with a factor of 8 (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:452:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' into 'signed char generic_cast_IEEE754<signed char, float>(float, bool)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'signed char generic_cast_IEEE754<signed char, float>(float, bool)' into '__hls_fptosi_float_i8' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'Softmax_layer' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:502:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL4buf8': Cyclic partitioning with factor 2 on dimension 1. (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/const/buf8.h:1:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL5buf24': Cyclic partitioning with factor 8 on dimension 1. (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/const/buf24.h:1:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL5buf23': Cyclic partitioning with factor 8 on dimension 1. (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/const/buf23.h:1:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL5buf22': Cyclic partitioning with factor 8 on dimension 1. (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/const/buf22.h:1:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL5buf21': Cyclic partitioning with factor 8 on dimension 1. (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/const/buf21.h:1:0)
INFO: [HLS 214-248] Applying array_partition to 'buf': Cyclic partitioning with factor 2 on dimension 1. (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:431:18)
INFO: [HLS 214-248] Applying array_partition to 'buf': Cyclic partitioning with factor 2 on dimension 1. (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:454:18)
INFO: [HLS 214-248] Applying array_partition to 'buf': Cyclic partitioning with factor 2 on dimension 1. (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:479:18)
INFO: [HLS 214-248] Applying array_partition to 'A_fifo': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-248] Applying array_partition to 'B_fifo': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-248] Applying array_partition to 'C': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:50:13)
INFO: [HLS 214-248] Applying array_partition to 'buf': Complete partitioning on dimension 1. (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:503:11)
INFO: [HLS 214-248] Applying array_partition to 'inp_sumRow': Complete partitioning on dimension 1. (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:506:8)
INFO: [HLS 214-248] Applying array_partition to 'A_fifo': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-248] Applying array_partition to 'B_fifo': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-248] Applying array_partition to 'C': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:110:13)
INFO: [HLS 214-248] Applying array_partition to 'A_fifo': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-248] Applying array_partition to 'B_fifo': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-248] Applying array_partition to 'C': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:169:13)
INFO: [HLS 214-248] Applying array_partition to 'buf': Cyclic partitioning with factor 2 on dimension 1. (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:556:19)
INFO: [HLS 214-248] Applying array_partition to 'buf': Complete partitioning on dimension 1. (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:597:11)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_0' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_1' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_2' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_3' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_4' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_5' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_6' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_7' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_8' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_0' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_1' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_2' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_3' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_4' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_5' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_6' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_7' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_8' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_0' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_1' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_2' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_3' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_4' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_5' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_6' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_7' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_8' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_0' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_1' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_2' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_3' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_4' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_5' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_6' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_7' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_8' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_0' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_1' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_2' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_3' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_4' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_5' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_6' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_7' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_8' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_0' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_1' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_2' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_3' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_4' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_5' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_6' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_7' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_8' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_0' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_1' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_2' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_3' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_4' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_5' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_6' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_7' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_8' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_0' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_1' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_2' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_3' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_4' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_5' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_6' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_7' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_8' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_0' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_1' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_2' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_3' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_4' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_5' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_6' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_7' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_8' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_0' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_1' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_2' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_3' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_4' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_5' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_6' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_7' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_8' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_0' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_1' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_2' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_3' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_4' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_5' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_6' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_7' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_8' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_0' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_1' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_2' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_3' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_4' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_5' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_6' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_7' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_8' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_0' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_1' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_2' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_3' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_4' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_5' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_6' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_7' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_8' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_0' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_1' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_2' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_3' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_4' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_5' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_6' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_7' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_8' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_0' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_1' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_2' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_3' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_4' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_5' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_6' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_7' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_8' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_0' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_1' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_2' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_3' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_4' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_5' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_6' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_7' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_8' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:103:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:104:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_0' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_1' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_2' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_3' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_4' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_5' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_6' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_7' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_8' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_0' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_1' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_2' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_3' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_4' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_5' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_6' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_7' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_8' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_0' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_1' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_2' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_3' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_4' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_5' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_6' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_7' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_8' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_0' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_1' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_2' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_3' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_4' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_5' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_6' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_7' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_8' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_0' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_1' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_2' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_3' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_4' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_5' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_6' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_7' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_8' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_0' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_1' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_2' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_3' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_4' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_5' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_6' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_7' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_8' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_0' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_1' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_2' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_3' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_4' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_5' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_6' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_7' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_8' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_0' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_1' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_2' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_3' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_4' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_5' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_6' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_7' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_8' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:162:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:163:27)
INFO: [HLS 214-241] Aggregating maxi variable 'w_ds0_addr' with compact=none mode in 128-bits (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:657:0)
INFO: [HLS 214-115] Multiple burst reads of length 9216 and bit width 512 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:417:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint<128>s' into 'weight_ds0_loader.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<128>s.i128' into 'K_writer' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'K_writer' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<16>s.i16' into 'K_writer' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<128>s.i128' into 'V_writer' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'V_writer' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<16>s.i16' into 'V_writer' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<128>s.i128' into 'Q_buffer.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_int<64>s' into 'Q_buffer.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'Q_buffer.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<16>s.i16' into 'Q_buffer.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'systolic_array_attn.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uint<512>s' into 'systolic_array_attn.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'systolic_array_attn.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_int<64>s' into 'Attention_layer.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uint<512>s' into 'Attention_layer.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint<128>s' into 'Attention_layer.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_int<64>s' into 'Softmax_layer.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'systolic_array_cont.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uint<512>s' into 'systolic_array_cont.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'systolic_array_cont.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_int<64>s' into 'Context_layer.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint<128>s' into 'Context_layer.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'systolic_array_ds0.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uint<512>s' into 'systolic_array_ds0.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'systolic_array_ds0.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_int<64>s' into 'Linear_layer_ds0.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uint<512>s' into 'Linear_layer_ds0.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<256>s.i256' into 'Res_layer0.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint<256>s' into 'Res_layer0.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'Res_layer0.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<32>s.i32' into 'Res_layer0.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint<256>s' into 'Layer_norm0.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'Layer_norm0.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'Layer_norm0.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 23.43 seconds. CPU system time: 5.73 seconds. Elapsed time: 88.16 seconds; current allocated memory: 464.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 464.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 3.11 seconds. CPU system time: 0.15 seconds. Elapsed time: 3.31 seconds; current allocated memory: 592.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:414: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 5.66 seconds. CPU system time: 0.12 seconds. Elapsed time: 6.86 seconds; current allocated memory: 720.184 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'Layer_norm0.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'Layer_norm0.1' automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_l_pack_seq_ds0_proc' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:417) to a process function for dataflow in function 'weight_ds0_loader.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_AB_proc' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) to a process function for dataflow in function 'systolic_array_attn.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_AB_proc' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:79) to a process function for dataflow in function 'systolic_array_attn.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:90) to a process function for dataflow in function 'systolic_array_attn.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_AB_proc' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) to a process function for dataflow in function 'systolic_array_cont.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_AB_proc' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:139) to a process function for dataflow in function 'systolic_array_cont.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:150) to a process function for dataflow in function 'systolic_array_cont.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_AB_proc' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) to a process function for dataflow in function 'systolic_array_ds0.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_AB_proc' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:198) to a process function for dataflow in function 'systolic_array_ds0.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:209) to a process function for dataflow in function 'systolic_array_ds0.1'.
INFO: [XFORM 203-721] Changing loop 'init_block_AB' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:252)  to a process function for dataflow in function 'Attention_layer.1'.
INFO: [XFORM 203-721] Changing loop 'l_bias_scale_j' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0)  to a process function for dataflow in function 'Attention_layer.1'.
INFO: [XFORM 203-721] Extract dataflow region from loop block_gemm (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:250)  of function 'Attention_layer.1'.
INFO: [XFORM 203-721] Changing loop 'init_inp_buf' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145)  to a process function for dataflow in function 'Attention_layer.1'.
INFO: [XFORM 203-721] Changing loop 'block_gemm' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:250)  to a process function for dataflow in function 'Attention_layer.1'.
INFO: [XFORM 203-721] Extract dataflow region from loop l_multi_head (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:240)  of function 'Attention_layer.1'.
INFO: [XFORM 203-721] Changing loop 'l_multi_head' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:240)  to a process function for dataflow in function 'Attention_layer.1'.
INFO: [XFORM 203-721] Extract dataflow region from loop l_pack_seq (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:238)  of function 'Attention_layer.1'.
INFO: [XFORM 203-721] Changing loop 'init_block_AB' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:320)  to a process function for dataflow in function 'Context_layer.1'.
INFO: [XFORM 203-721] Changing loop 'l_bias_scale_j' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0)  to a process function for dataflow in function 'Context_layer.1'.
INFO: [XFORM 203-721] Extract dataflow region from loop block_gemm (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:318)  of function 'Context_layer.1'.
INFO: [XFORM 203-721] Changing loop 'init_inp_buf' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145)  to a process function for dataflow in function 'Context_layer.1'.
INFO: [XFORM 203-721] Changing loop 'block_gemm' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:318)  to a process function for dataflow in function 'Context_layer.1'.
INFO: [XFORM 203-721] Extract dataflow region from loop l_multi_head (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:308)  of function 'Context_layer.1'.
INFO: [XFORM 203-721] Changing loop 'l_multi_head' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:308)  to a process function for dataflow in function 'Context_layer.1'.
INFO: [XFORM 203-721] Extract dataflow region from loop l_pack_seq (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:306)  of function 'Context_layer.1'.
INFO: [XFORM 203-721] Changing loop 'init_block_AB' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:382)  to a process function for dataflow in function 'Linear_layer_ds0.1'.
INFO: [XFORM 203-721] Changing loop 'l_bias_scale_j' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0)  to a process function for dataflow in function 'Linear_layer_ds0.1'.
INFO: [XFORM 203-721] Extract dataflow region from loop block_gemm (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:380)  of function 'Linear_layer_ds0.1'.
INFO: [XFORM 203-721] Changing loop 'init_inp_buf' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145)  to a process function for dataflow in function 'Linear_layer_ds0.1'.
INFO: [XFORM 203-721] Changing loop 'block_gemm' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:380)  to a process function for dataflow in function 'Linear_layer_ds0.1'.
INFO: [XFORM 203-721] Extract dataflow region from loop l_pack_seq (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:370)  of function 'Linear_layer_ds0.1'.
INFO: [XFORM 203-712] Applying dataflow to function 'weight_ds0_loader.1' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:415:1), detected/extracted 2 process function(s): 
	 'weight_ds0_loader.1_Block_entry4_proc'
	 'weight_ds0_loader.1_Loop_l_pack_seq_ds0_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_attn.1' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:45:1), detected/extracted 69 process function(s): 
	 'systolic_array_attn.1_Block_entry2_proc'
	 'systolic_array_attn.1_Loop_data_load_AB_proc11'
	 'PE_int8_int16_r2.232.1'
	 'PE_int8_int16_r2.233.1'
	 'PE_int8_int16_r2.234.1'
	 'PE_int8_int16_r2.235.1'
	 'PE_int8_int16_r2.236.1'
	 'PE_int8_int16_r2.237.1'
	 'PE_int8_int16_r2.238.1'
	 'PE_int8_int16_r2.239.1'
	 'PE_int8_int16_r2.240.1'
	 'PE_int8_int16_r2.241.1'
	 'PE_int8_int16_r2.242.1'
	 'PE_int8_int16_r2.243.1'
	 'PE_int8_int16_r2.244.1'
	 'PE_int8_int16_r2.245.1'
	 'PE_int8_int16_r2.246.1'
	 'PE_int8_int16_r2.247.1'
	 'PE_int8_int16_r2.248.1'
	 'PE_int8_int16_r2.249.1'
	 'PE_int8_int16_r2.250.1'
	 'PE_int8_int16_r2.251.1'
	 'PE_int8_int16_r2.252.1'
	 'PE_int8_int16_r2.253.1'
	 'PE_int8_int16_r2.254.1'
	 'PE_int8_int16_r2.255.1'
	 'PE_int8_int16_r2.256.1'
	 'PE_int8_int16_r2.257.1'
	 'PE_int8_int16_r2.258.1'
	 'PE_int8_int16_r2.259.1'
	 'PE_int8_int16_r2.260.1'
	 'PE_int8_int16_r2.261.1'
	 'PE_int8_int16_r2.262.1'
	 'PE_int8_int16_r2.263.1'
	 'PE_int8_int16_r2.264.1'
	 'PE_int8_int16_r2.265.1'
	 'PE_int8_int16_r2.266.1'
	 'PE_int8_int16_r2.267.1'
	 'PE_int8_int16_r2.268.1'
	 'PE_int8_int16_r2.269.1'
	 'PE_int8_int16_r2.270.1'
	 'PE_int8_int16_r2.271.1'
	 'PE_int8_int16_r2.272.1'
	 'PE_int8_int16_r2.273.1'
	 'PE_int8_int16_r2.274.1'
	 'PE_int8_int16_r2.275.1'
	 'PE_int8_int16_r2.276.1'
	 'PE_int8_int16_r2.277.1'
	 'PE_int8_int16_r2.278.1'
	 'PE_int8_int16_r2.279.1'
	 'PE_int8_int16_r2.280.1'
	 'PE_int8_int16_r2.281.1'
	 'PE_int8_int16_r2.282.1'
	 'PE_int8_int16_r2.283.1'
	 'PE_int8_int16_r2.284.1'
	 'PE_int8_int16_r2.285.1'
	 'PE_int8_int16_r2.286.1'
	 'PE_int8_int16_r2.287.1'
	 'PE_int8_int16_r2.288.1'
	 'PE_int8_int16_r2.289.1'
	 'PE_int8_int16_r2.290.1'
	 'PE_int8_int16_r2.291.1'
	 'PE_int8_int16_r2.292.1'
	 'PE_int8_int16_r2.293.1'
	 'PE_int8_int16_r2.294.1'
	 'PE_int8_int16_r2.1'
	 'systolic_array_attn.1_Loop_data_drain_AB_proc12'
	 'systolic_array_attn.1_Block_for.end131_proc'
	 'systolic_array_attn.1_Loop_data_drain_C_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_block_gemm' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:224:17), detected/extracted 4 process function(s): 
	 'entry_proc39'
	 'init_block_AB_proc'
	 'systolic_array_attn.1'
	 'l_bias_scale_j_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_l_multi_head' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:222:9), detected/extracted 2 process function(s): 
	 'init_inp_buf_proc'
	 'block_gemm_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_l_pack_seq' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:236:9), detected/extracted 1 process function(s): 
	 'l_multi_head_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_cont.1' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:105:1), detected/extracted 69 process function(s): 
	 'systolic_array_cont.1_Block_entry2_proc'
	 'systolic_array_cont.1_Loop_data_load_AB_proc13'
	 'PE_int8_int16_r2.168.1'
	 'PE_int8_int16_r2.169.1'
	 'PE_int8_int16_r2.170.1'
	 'PE_int8_int16_r2.171.1'
	 'PE_int8_int16_r2.172.1'
	 'PE_int8_int16_r2.173.1'
	 'PE_int8_int16_r2.174.1'
	 'PE_int8_int16_r2.175.1'
	 'PE_int8_int16_r2.176.1'
	 'PE_int8_int16_r2.177.1'
	 'PE_int8_int16_r2.178.1'
	 'PE_int8_int16_r2.179.1'
	 'PE_int8_int16_r2.180.1'
	 'PE_int8_int16_r2.181.1'
	 'PE_int8_int16_r2.182.1'
	 'PE_int8_int16_r2.183.1'
	 'PE_int8_int16_r2.184.1'
	 'PE_int8_int16_r2.185.1'
	 'PE_int8_int16_r2.186.1'
	 'PE_int8_int16_r2.187.1'
	 'PE_int8_int16_r2.188.1'
	 'PE_int8_int16_r2.189.1'
	 'PE_int8_int16_r2.190.1'
	 'PE_int8_int16_r2.191.1'
	 'PE_int8_int16_r2.192.1'
	 'PE_int8_int16_r2.193.1'
	 'PE_int8_int16_r2.194.1'
	 'PE_int8_int16_r2.195.1'
	 'PE_int8_int16_r2.196.1'
	 'PE_int8_int16_r2.197.1'
	 'PE_int8_int16_r2.198.1'
	 'PE_int8_int16_r2.199.1'
	 'PE_int8_int16_r2.200.1'
	 'PE_int8_int16_r2.201.1'
	 'PE_int8_int16_r2.202.1'
	 'PE_int8_int16_r2.203.1'
	 'PE_int8_int16_r2.204.1'
	 'PE_int8_int16_r2.205.1'
	 'PE_int8_int16_r2.206.1'
	 'PE_int8_int16_r2.207.1'
	 'PE_int8_int16_r2.208.1'
	 'PE_int8_int16_r2.209.1'
	 'PE_int8_int16_r2.210.1'
	 'PE_int8_int16_r2.211.1'
	 'PE_int8_int16_r2.212.1'
	 'PE_int8_int16_r2.213.1'
	 'PE_int8_int16_r2.214.1'
	 'PE_int8_int16_r2.215.1'
	 'PE_int8_int16_r2.216.1'
	 'PE_int8_int16_r2.217.1'
	 'PE_int8_int16_r2.218.1'
	 'PE_int8_int16_r2.219.1'
	 'PE_int8_int16_r2.220.1'
	 'PE_int8_int16_r2.221.1'
	 'PE_int8_int16_r2.222.1'
	 'PE_int8_int16_r2.223.1'
	 'PE_int8_int16_r2.224.1'
	 'PE_int8_int16_r2.225.1'
	 'PE_int8_int16_r2.226.1'
	 'PE_int8_int16_r2.227.1'
	 'PE_int8_int16_r2.228.1'
	 'PE_int8_int16_r2.229.1'
	 'PE_int8_int16_r2.230.1'
	 'PE_int8_int16_r2.231.1'
	 'systolic_array_cont.1_Loop_data_drain_AB_proc14'
	 'systolic_array_cont.1_Block_for.end131_proc'
	 'systolic_array_cont.1_Loop_data_drain_C_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_block_gemm19' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:292:17), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'init_block_AB_proc17'
	 'systolic_array_cont.1'
	 'l_bias_scale_j_proc18'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_l_multi_head22' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:290:9), detected/extracted 2 process function(s): 
	 'init_inp_buf_proc20'
	 'block_gemm_proc21'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_l_pack_seq24' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:304:9), detected/extracted 1 process function(s): 
	 'l_multi_head_proc23'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_ds0.1' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:164:1), detected/extracted 69 process function(s): 
	 'systolic_array_ds0.1_Block_entry2_proc'
	 'systolic_array_ds0.1_Loop_data_load_AB_proc15'
	 'PE_int8_int16_r2.104.1'
	 'PE_int8_int16_r2.105.1'
	 'PE_int8_int16_r2.106.1'
	 'PE_int8_int16_r2.107.1'
	 'PE_int8_int16_r2.108.1'
	 'PE_int8_int16_r2.109.1'
	 'PE_int8_int16_r2.110.1'
	 'PE_int8_int16_r2.111.1'
	 'PE_int8_int16_r2.112.1'
	 'PE_int8_int16_r2.113.1'
	 'PE_int8_int16_r2.114.1'
	 'PE_int8_int16_r2.115.1'
	 'PE_int8_int16_r2.116.1'
	 'PE_int8_int16_r2.117.1'
	 'PE_int8_int16_r2.118.1'
	 'PE_int8_int16_r2.119.1'
	 'PE_int8_int16_r2.120.1'
	 'PE_int8_int16_r2.121.1'
	 'PE_int8_int16_r2.122.1'
	 'PE_int8_int16_r2.123.1'
	 'PE_int8_int16_r2.124.1'
	 'PE_int8_int16_r2.125.1'
	 'PE_int8_int16_r2.126.1'
	 'PE_int8_int16_r2.127.1'
	 'PE_int8_int16_r2.128.1'
	 'PE_int8_int16_r2.129.1'
	 'PE_int8_int16_r2.130.1'
	 'PE_int8_int16_r2.131.1'
	 'PE_int8_int16_r2.132.1'
	 'PE_int8_int16_r2.133.1'
	 'PE_int8_int16_r2.134.1'
	 'PE_int8_int16_r2.135.1'
	 'PE_int8_int16_r2.136.1'
	 'PE_int8_int16_r2.137.1'
	 'PE_int8_int16_r2.138.1'
	 'PE_int8_int16_r2.139.1'
	 'PE_int8_int16_r2.140.1'
	 'PE_int8_int16_r2.141.1'
	 'PE_int8_int16_r2.142.1'
	 'PE_int8_int16_r2.143.1'
	 'PE_int8_int16_r2.144.1'
	 'PE_int8_int16_r2.145.1'
	 'PE_int8_int16_r2.146.1'
	 'PE_int8_int16_r2.147.1'
	 'PE_int8_int16_r2.148.1'
	 'PE_int8_int16_r2.149.1'
	 'PE_int8_int16_r2.150.1'
	 'PE_int8_int16_r2.151.1'
	 'PE_int8_int16_r2.152.1'
	 'PE_int8_int16_r2.153.1'
	 'PE_int8_int16_r2.154.1'
	 'PE_int8_int16_r2.155.1'
	 'PE_int8_int16_r2.156.1'
	 'PE_int8_int16_r2.157.1'
	 'PE_int8_int16_r2.158.1'
	 'PE_int8_int16_r2.159.1'
	 'PE_int8_int16_r2.160.1'
	 'PE_int8_int16_r2.161.1'
	 'PE_int8_int16_r2.162.1'
	 'PE_int8_int16_r2.163.1'
	 'PE_int8_int16_r2.164.1'
	 'PE_int8_int16_r2.165.1'
	 'PE_int8_int16_r2.166.1'
	 'PE_int8_int16_r2.167.1'
	 'systolic_array_ds0.1_Loop_data_drain_AB_proc16'
	 'systolic_array_ds0.1_Block_for.end131_proc'
	 'systolic_array_ds0.1_Loop_data_drain_C_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_block_gemm27' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:358:7), detected/extracted 4 process function(s): 
	 'entry_proc40'
	 'init_block_AB_proc25'
	 'systolic_array_ds0.1'
	 'l_bias_scale_j_proc26'.
INFO: [XFORM 203-712] Applying dataflow to function 'block_gemm_proc29.wrapper', detected/extracted 2 process function(s): 
	 'entry_proc42'
	 'block_gemm_proc29'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_l_pack_seq30' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:356:9), detected/extracted 3 process function(s): 
	 'entry_proc41'
	 'init_inp_buf_proc28'
	 'block_gemm_proc29.wrapper'.
INFO: [XFORM 203-712] Applying dataflow to function 'Bert_layer_dataflow_region_2' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:650:1), detected/extracted 10 process function(s): 
	 'weight_ds0_loader.1'
	 'K_writer'
	 'V_writer'
	 'Q_buffer.1'
	 'Attention_layer.1'
	 'Softmax_layer.1'
	 'Context_layer.1'
	 'Linear_layer_ds0.1'
	 'Res_layer0.1'
	 'Layer_norm0.1'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:330:9) to (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:329:33) in function 'l_bias_scale_j_proc18'... converting 113 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 14.6 seconds. CPU system time: 1.19 seconds. Elapsed time: 27.39 seconds; current allocated memory: 912.184 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'block_w_ds0_load' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:417:35) in function 'weight_ds0_loader.1_Loop_l_pack_seq_ds0_proc'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_pack_seq_ds0' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:417:35) in function 'weight_ds0_loader.1_Loop_l_pack_seq_ds0_proc'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_pack_seq' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:457:23) in function 'V_writer' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'l_multi_head' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:514:32) in function 'Softmax_layer.1' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'l_pack_seq' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:513:26) in function 'Softmax_layer.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_pack_seq' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:565:26) in function 'Res_layer0.1' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'l_pack_seq' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:482:23) in function 'Q_buffer.1' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'l_pack_seq' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:606:26) in function 'Layer_norm0.1' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'l_pack_seq' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:434:23) in function 'K_writer' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [HLS 200-472] Inferring partial write operation for 'A.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'A.V' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:310:7)
INFO: [HLS 200-472] Inferring partial write operation for 'A.V' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:242:7)
INFO: [HLS 200-472] Inferring partial write operation for 'buf.V' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:461:24)
INFO: [HLS 200-472] Inferring partial write operation for 'buf.V.1' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:462:28)
INFO: [HLS 200-472] Inferring partial write operation for 'V' 
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:523:35)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:524:39)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:533:33)
INFO: [HLS 200-472] Inferring partial write operation for 'buf.V' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:569:24)
INFO: [HLS 200-472] Inferring partial write operation for 'buf.V.2' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:570:28)
INFO: [HLS 200-472] Inferring partial write operation for 'buf.V' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:486:24)
INFO: [HLS 200-472] Inferring partial write operation for 'buf.V.3' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:487:28)
INFO: [HLS 200-472] Inferring partial write operation for 'mean' 
INFO: [HLS 200-472] Inferring partial write operation for 'var' 
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:613:27)
INFO: [HLS 200-472] Inferring partial write operation for 'mean' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:614:23)
INFO: [HLS 200-472] Inferring partial write operation for 'var' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:616:22)
INFO: [HLS 200-472] Inferring partial write operation for 'mean' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:622:12)
INFO: [HLS 200-472] Inferring partial write operation for 'var' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:623:22)
INFO: [HLS 200-472] Inferring partial write operation for 'buf.V' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:438:24)
INFO: [HLS 200-472] Inferring partial write operation for 'buf.V.4' (/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:439:28)
INFO: [HLS 200-472] Inferring partial write operation for 'K' 
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
WARNING: [HLS 200-1449] Process weight_ds0_loader.1_Loop_l_pack_seq_ds0_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_block_gemm has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process block_gemm_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_l_multi_head has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_l_multi_head has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process dataflow_in_loop_l_pack_seq has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_l_pack_seq has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process dataflow_in_loop_block_gemm19 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process block_gemm_proc21 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_l_multi_head22 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_l_multi_head22 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process dataflow_in_loop_l_pack_seq24 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_l_pack_seq24 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process systolic_array_ds0.1 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process dataflow_in_loop_block_gemm27 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_block_gemm27 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process block_gemm_proc29 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process block_gemm_proc29 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process block_gemm_proc29.wrapper has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_l_pack_seq30 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process Res_layer0.1 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 9.55 seconds. CPU system time: 1.44 seconds. Elapsed time: 27.28 seconds; current allocated memory: 3.766 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Bert_layer_dataflow_region_2' ...
WARNING: [SYN 201-103] Legalizing function name 'weight_ds0_loader.1_Block_entry4_proc' to 'weight_ds0_loader_1_Block_entry4_proc'.
WARNING: [SYN 201-103] Legalizing function name 'weight_ds0_loader.1_Loop_l_pack_seq_ds0_proc' to 'weight_ds0_loader_1_Loop_l_pack_seq_ds0_proc'.
WARNING: [SYN 201-103] Legalizing function name 'weight_ds0_loader.1' to 'weight_ds0_loader_1'.
WARNING: [SYN 201-103] Legalizing function name 'Q_buffer.1_Pipeline_l_buf' to 'Q_buffer_1_Pipeline_l_buf'.
WARNING: [SYN 201-103] Legalizing function name 'Q_buffer.1_Pipeline_l_write_j' to 'Q_buffer_1_Pipeline_l_write_j'.
WARNING: [SYN 201-103] Legalizing function name 'Q_buffer.1' to 'Q_buffer_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.1_Loop_data_load_AB_proc11' to 'systolic_array_attn_1_Loop_data_load_AB_proc11'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.232.1' to 'PE_int8_int16_r2_232_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.233.1' to 'PE_int8_int16_r2_233_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.234.1' to 'PE_int8_int16_r2_234_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.235.1' to 'PE_int8_int16_r2_235_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.236.1' to 'PE_int8_int16_r2_236_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.237.1' to 'PE_int8_int16_r2_237_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.238.1' to 'PE_int8_int16_r2_238_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.239.1' to 'PE_int8_int16_r2_239_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.240.1' to 'PE_int8_int16_r2_240_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.241.1' to 'PE_int8_int16_r2_241_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.242.1' to 'PE_int8_int16_r2_242_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.243.1' to 'PE_int8_int16_r2_243_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.244.1' to 'PE_int8_int16_r2_244_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.245.1' to 'PE_int8_int16_r2_245_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.246.1' to 'PE_int8_int16_r2_246_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.247.1' to 'PE_int8_int16_r2_247_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.248.1' to 'PE_int8_int16_r2_248_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.249.1' to 'PE_int8_int16_r2_249_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.250.1' to 'PE_int8_int16_r2_250_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.251.1' to 'PE_int8_int16_r2_251_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.252.1' to 'PE_int8_int16_r2_252_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.253.1' to 'PE_int8_int16_r2_253_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.254.1' to 'PE_int8_int16_r2_254_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.255.1' to 'PE_int8_int16_r2_255_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.256.1' to 'PE_int8_int16_r2_256_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.257.1' to 'PE_int8_int16_r2_257_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.258.1' to 'PE_int8_int16_r2_258_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.259.1' to 'PE_int8_int16_r2_259_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.260.1' to 'PE_int8_int16_r2_260_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.261.1' to 'PE_int8_int16_r2_261_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.262.1' to 'PE_int8_int16_r2_262_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.263.1' to 'PE_int8_int16_r2_263_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.264.1' to 'PE_int8_int16_r2_264_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.265.1' to 'PE_int8_int16_r2_265_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.266.1' to 'PE_int8_int16_r2_266_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.267.1' to 'PE_int8_int16_r2_267_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.268.1' to 'PE_int8_int16_r2_268_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.269.1' to 'PE_int8_int16_r2_269_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.270.1' to 'PE_int8_int16_r2_270_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.271.1' to 'PE_int8_int16_r2_271_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.272.1' to 'PE_int8_int16_r2_272_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.273.1' to 'PE_int8_int16_r2_273_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.274.1' to 'PE_int8_int16_r2_274_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.275.1' to 'PE_int8_int16_r2_275_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.276.1' to 'PE_int8_int16_r2_276_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.277.1' to 'PE_int8_int16_r2_277_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.278.1' to 'PE_int8_int16_r2_278_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.279.1' to 'PE_int8_int16_r2_279_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.280.1' to 'PE_int8_int16_r2_280_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.281.1' to 'PE_int8_int16_r2_281_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.282.1' to 'PE_int8_int16_r2_282_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.283.1' to 'PE_int8_int16_r2_283_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.284.1' to 'PE_int8_int16_r2_284_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.285.1' to 'PE_int8_int16_r2_285_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.286.1' to 'PE_int8_int16_r2_286_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.287.1' to 'PE_int8_int16_r2_287_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.288.1' to 'PE_int8_int16_r2_288_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.289.1' to 'PE_int8_int16_r2_289_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.290.1' to 'PE_int8_int16_r2_290_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.291.1' to 'PE_int8_int16_r2_291_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.292.1' to 'PE_int8_int16_r2_292_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.293.1' to 'PE_int8_int16_r2_293_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.294.1' to 'PE_int8_int16_r2_294_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.1' to 'PE_int8_int16_r2_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.1_Loop_data_drain_AB_proc12' to 'systolic_array_attn_1_Loop_data_drain_AB_proc12'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.1_Block_for.end131_proc' to 'systolic_array_attn_1_Block_for_end131_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.1_Loop_data_drain_C_proc' to 'systolic_array_attn_1_Loop_data_drain_C_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_attn.1' to 'systolic_array_attn_1'.
WARNING: [SYN 201-103] Legalizing function name 'Attention_layer.1' to 'Attention_layer_1'.
WARNING: [SYN 201-103] Legalizing function name 'Softmax_layer.1_Pipeline_l_buf_j' to 'Softmax_layer_1_Pipeline_l_buf_j'.
WARNING: [SYN 201-103] Legalizing function name 'Softmax_layer.1_Pipeline_l_exp_sum_j6' to 'Softmax_layer_1_Pipeline_l_exp_sum_j6'.
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_float_i8' to 'p_hls_fptosi_float_i8'.
WARNING: [SYN 201-103] Legalizing function name 'Softmax_layer.1_Pipeline_l_j7' to 'Softmax_layer_1_Pipeline_l_j7'.
WARNING: [SYN 201-103] Legalizing function name 'Softmax_layer.1' to 'Softmax_layer_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.1_Loop_data_load_AB_proc13' to 'systolic_array_cont_1_Loop_data_load_AB_proc13'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.168.1' to 'PE_int8_int16_r2_168_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.169.1' to 'PE_int8_int16_r2_169_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.170.1' to 'PE_int8_int16_r2_170_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.171.1' to 'PE_int8_int16_r2_171_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.172.1' to 'PE_int8_int16_r2_172_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.173.1' to 'PE_int8_int16_r2_173_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.174.1' to 'PE_int8_int16_r2_174_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.175.1' to 'PE_int8_int16_r2_175_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.176.1' to 'PE_int8_int16_r2_176_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.177.1' to 'PE_int8_int16_r2_177_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.178.1' to 'PE_int8_int16_r2_178_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.179.1' to 'PE_int8_int16_r2_179_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.180.1' to 'PE_int8_int16_r2_180_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.181.1' to 'PE_int8_int16_r2_181_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.182.1' to 'PE_int8_int16_r2_182_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.183.1' to 'PE_int8_int16_r2_183_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.184.1' to 'PE_int8_int16_r2_184_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.185.1' to 'PE_int8_int16_r2_185_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.186.1' to 'PE_int8_int16_r2_186_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.187.1' to 'PE_int8_int16_r2_187_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.188.1' to 'PE_int8_int16_r2_188_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.189.1' to 'PE_int8_int16_r2_189_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.190.1' to 'PE_int8_int16_r2_190_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.191.1' to 'PE_int8_int16_r2_191_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.192.1' to 'PE_int8_int16_r2_192_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.193.1' to 'PE_int8_int16_r2_193_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.194.1' to 'PE_int8_int16_r2_194_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.195.1' to 'PE_int8_int16_r2_195_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.196.1' to 'PE_int8_int16_r2_196_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.197.1' to 'PE_int8_int16_r2_197_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.198.1' to 'PE_int8_int16_r2_198_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.199.1' to 'PE_int8_int16_r2_199_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.200.1' to 'PE_int8_int16_r2_200_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.201.1' to 'PE_int8_int16_r2_201_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.202.1' to 'PE_int8_int16_r2_202_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.203.1' to 'PE_int8_int16_r2_203_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.204.1' to 'PE_int8_int16_r2_204_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.205.1' to 'PE_int8_int16_r2_205_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.206.1' to 'PE_int8_int16_r2_206_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.207.1' to 'PE_int8_int16_r2_207_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.208.1' to 'PE_int8_int16_r2_208_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.209.1' to 'PE_int8_int16_r2_209_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.210.1' to 'PE_int8_int16_r2_210_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.211.1' to 'PE_int8_int16_r2_211_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.212.1' to 'PE_int8_int16_r2_212_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.213.1' to 'PE_int8_int16_r2_213_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.214.1' to 'PE_int8_int16_r2_214_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.215.1' to 'PE_int8_int16_r2_215_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.216.1' to 'PE_int8_int16_r2_216_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.217.1' to 'PE_int8_int16_r2_217_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.218.1' to 'PE_int8_int16_r2_218_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.219.1' to 'PE_int8_int16_r2_219_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.220.1' to 'PE_int8_int16_r2_220_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.221.1' to 'PE_int8_int16_r2_221_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.222.1' to 'PE_int8_int16_r2_222_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.223.1' to 'PE_int8_int16_r2_223_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.224.1' to 'PE_int8_int16_r2_224_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.225.1' to 'PE_int8_int16_r2_225_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.226.1' to 'PE_int8_int16_r2_226_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.227.1' to 'PE_int8_int16_r2_227_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.228.1' to 'PE_int8_int16_r2_228_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.229.1' to 'PE_int8_int16_r2_229_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.230.1' to 'PE_int8_int16_r2_230_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.231.1' to 'PE_int8_int16_r2_231_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.1_Loop_data_drain_AB_proc14' to 'systolic_array_cont_1_Loop_data_drain_AB_proc14'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.1_Block_for.end131_proc' to 'systolic_array_cont_1_Block_for_end131_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.1_Loop_data_drain_C_proc' to 'systolic_array_cont_1_Loop_data_drain_C_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_cont.1' to 'systolic_array_cont_1'.
WARNING: [SYN 201-103] Legalizing function name 'Context_layer.1' to 'Context_layer_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.1_Loop_data_load_AB_proc15' to 'systolic_array_ds0_1_Loop_data_load_AB_proc15'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.104.1' to 'PE_int8_int16_r2_104_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.105.1' to 'PE_int8_int16_r2_105_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.106.1' to 'PE_int8_int16_r2_106_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.107.1' to 'PE_int8_int16_r2_107_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.108.1' to 'PE_int8_int16_r2_108_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.109.1' to 'PE_int8_int16_r2_109_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.110.1' to 'PE_int8_int16_r2_110_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.111.1' to 'PE_int8_int16_r2_111_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.112.1' to 'PE_int8_int16_r2_112_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.113.1' to 'PE_int8_int16_r2_113_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.114.1' to 'PE_int8_int16_r2_114_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.115.1' to 'PE_int8_int16_r2_115_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.116.1' to 'PE_int8_int16_r2_116_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.117.1' to 'PE_int8_int16_r2_117_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.118.1' to 'PE_int8_int16_r2_118_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.119.1' to 'PE_int8_int16_r2_119_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.120.1' to 'PE_int8_int16_r2_120_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.121.1' to 'PE_int8_int16_r2_121_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.122.1' to 'PE_int8_int16_r2_122_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.123.1' to 'PE_int8_int16_r2_123_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.124.1' to 'PE_int8_int16_r2_124_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.125.1' to 'PE_int8_int16_r2_125_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.126.1' to 'PE_int8_int16_r2_126_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.127.1' to 'PE_int8_int16_r2_127_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.128.1' to 'PE_int8_int16_r2_128_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.129.1' to 'PE_int8_int16_r2_129_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.130.1' to 'PE_int8_int16_r2_130_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.131.1' to 'PE_int8_int16_r2_131_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.132.1' to 'PE_int8_int16_r2_132_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.133.1' to 'PE_int8_int16_r2_133_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.134.1' to 'PE_int8_int16_r2_134_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.135.1' to 'PE_int8_int16_r2_135_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.136.1' to 'PE_int8_int16_r2_136_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.137.1' to 'PE_int8_int16_r2_137_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.138.1' to 'PE_int8_int16_r2_138_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.139.1' to 'PE_int8_int16_r2_139_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.140.1' to 'PE_int8_int16_r2_140_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.141.1' to 'PE_int8_int16_r2_141_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.142.1' to 'PE_int8_int16_r2_142_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.143.1' to 'PE_int8_int16_r2_143_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.144.1' to 'PE_int8_int16_r2_144_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.145.1' to 'PE_int8_int16_r2_145_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.146.1' to 'PE_int8_int16_r2_146_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.147.1' to 'PE_int8_int16_r2_147_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.148.1' to 'PE_int8_int16_r2_148_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.149.1' to 'PE_int8_int16_r2_149_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.150.1' to 'PE_int8_int16_r2_150_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.151.1' to 'PE_int8_int16_r2_151_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.152.1' to 'PE_int8_int16_r2_152_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.153.1' to 'PE_int8_int16_r2_153_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.154.1' to 'PE_int8_int16_r2_154_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.155.1' to 'PE_int8_int16_r2_155_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.156.1' to 'PE_int8_int16_r2_156_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.157.1' to 'PE_int8_int16_r2_157_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.158.1' to 'PE_int8_int16_r2_158_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.159.1' to 'PE_int8_int16_r2_159_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.160.1' to 'PE_int8_int16_r2_160_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.161.1' to 'PE_int8_int16_r2_161_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.162.1' to 'PE_int8_int16_r2_162_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.163.1' to 'PE_int8_int16_r2_163_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.164.1' to 'PE_int8_int16_r2_164_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.165.1' to 'PE_int8_int16_r2_165_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.166.1' to 'PE_int8_int16_r2_166_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r2.167.1' to 'PE_int8_int16_r2_167_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.1_Loop_data_drain_AB_proc16' to 'systolic_array_ds0_1_Loop_data_drain_AB_proc16'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.1_Block_for.end131_proc' to 'systolic_array_ds0_1_Block_for_end131_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.1_Loop_data_drain_C_proc' to 'systolic_array_ds0_1_Loop_data_drain_C_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds0.1' to 'systolic_array_ds0_1'.
WARNING: [SYN 201-103] Legalizing function name 'block_gemm_proc29.wrapper' to 'block_gemm_proc29_wrapper'.
WARNING: [SYN 201-103] Legalizing function name 'Linear_layer_ds0.1' to 'Linear_layer_ds0_1'.
WARNING: [SYN 201-103] Legalizing function name 'Res_layer0.1_Pipeline_l_buf' to 'Res_layer0_1_Pipeline_l_buf'.
WARNING: [SYN 201-103] Legalizing function name 'Res_layer0.1_Pipeline_l_j13' to 'Res_layer0_1_Pipeline_l_j13'.
WARNING: [SYN 201-103] Legalizing function name 'Res_layer0.1' to 'Res_layer0_1'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm0.1_Pipeline_1' to 'Layer_norm0_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm0.1_Pipeline_2' to 'Layer_norm0_1_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm0.1_Pipeline_l_mean_var_j14' to 'Layer_norm0_1_Pipeline_l_mean_var_j14'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm0.1_Pipeline_l_mean_var_i15' to 'Layer_norm0_1_Pipeline_l_mean_var_i15'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm0.1_Pipeline_l_j16' to 'Layer_norm0_1_Pipeline_l_j16'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm0.1' to 'Layer_norm0_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_ds0_loader_1_Block_entry4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.86 seconds. CPU system time: 0.46 seconds. Elapsed time: 61.79 seconds; current allocated memory: 3.766 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 3.766 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_ds0_loader_1_Loop_l_pack_seq_ds0_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_pack_seq_ds0_block_w_ds0_load_VITIS_LOOP_418_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'l_pack_seq_ds0_block_w_ds0_load_VITIS_LOOP_418_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.73 seconds; current allocated memory: 3.766 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 3.52 seconds; current allocated memory: 3.766 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_ds0_loader_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.58 seconds; current allocated memory: 3.766 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 1.94 seconds; current allocated memory: 3.766 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'K_writer_Pipeline_l_buf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'l_buf'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.5 seconds; current allocated memory: 3.766 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 3.766 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'K_writer_Pipeline_l_write_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_j'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'l_write_j'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.18 seconds; current allocated memory: 3.766 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 3.766 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'K_writer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.766 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.83 seconds; current allocated memory: 3.766 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'V_writer_Pipeline_l_buf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'l_buf'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.56 seconds; current allocated memory: 3.766 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 3.766 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'V_writer_Pipeline_l_write_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_j'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 10, loop 'l_write_j'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.42 seconds; current allocated memory: 3.766 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.11 seconds; current allocated memory: 3.766 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'V_writer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 3.766 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.766 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Q_buffer_1_Pipeline_l_buf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'l_buf'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.766 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 3.766 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Q_buffer_1_Pipeline_l_write_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_j'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'l_write_j'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 3.766 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.766 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Q_buffer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.93 seconds; current allocated memory: 3.766 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.766 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_inp_buf_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_inp_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'init_inp_buf'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.766 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 3.766 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 3.68 seconds; current allocated memory: 3.766 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.766 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc_Pipeline_init_block_AB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_block_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'init_block_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 3.766 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.81 seconds; current allocated memory: 3.766 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.766 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 3.766 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_1_Loop_data_load_AB_proc11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_load_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 3.766 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.766 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_232_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.61 seconds; current allocated memory: 3.767 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 3.767 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_233_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.15 seconds; current allocated memory: 3.767 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.46 seconds; current allocated memory: 3.767 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_234_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.27 seconds; current allocated memory: 3.767 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 3.767 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_235_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.68 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.41 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_236_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_237_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_238_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.97 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.41 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_239_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.38 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_240_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.44 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.04 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_241_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.03 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_242_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 1.34 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_243_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.02 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_244_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.04 seconds. Elapsed time: 5.68 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.08 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_245_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_246_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.39 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.23 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_247_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.46 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_248_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.41 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.81 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_249_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 6.16 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_250_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_251_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.32 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_252_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_253_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_254_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.79 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.66 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_255_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_256_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_257_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_258_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_259_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_260_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_261_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_262_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_263_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_264_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_265_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_266_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_267_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_269_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_270_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_272_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_273_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_274_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_275_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_276_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_277_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_278_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_279_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_280_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_281_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_282_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_283_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_284_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_285_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_286_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_287_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_288_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_289_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_290_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_291_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_292_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_293_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_294_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_1_Loop_data_drain_AB_proc12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_1_Block_for_end131_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_C'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_attn_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_channel (from PE_int8_int16_r2_232_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V (from PE_int8_int16_r2_233_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_125 (from PE_int8_int16_r2_234_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_126 (from PE_int8_int16_r2_235_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_127 (from PE_int8_int16_r2_236_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_128 (from PE_int8_int16_r2_237_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_129 (from PE_int8_int16_r2_238_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_130 (from PE_int8_int16_r2_239_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_131 (from PE_int8_int16_r2_240_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_132 (from PE_int8_int16_r2_241_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_133 (from PE_int8_int16_r2_242_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_134 (from PE_int8_int16_r2_243_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_135 (from PE_int8_int16_r2_244_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_136 (from PE_int8_int16_r2_245_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_137 (from PE_int8_int16_r2_246_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_138 (from PE_int8_int16_r2_247_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_139 (from PE_int8_int16_r2_248_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_140 (from PE_int8_int16_r2_249_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_141 (from PE_int8_int16_r2_250_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_142 (from PE_int8_int16_r2_251_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_143 (from PE_int8_int16_r2_252_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_144 (from PE_int8_int16_r2_253_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_145 (from PE_int8_int16_r2_254_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_146 (from PE_int8_int16_r2_255_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_147 (from PE_int8_int16_r2_256_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_148 (from PE_int8_int16_r2_257_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_149 (from PE_int8_int16_r2_258_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_150 (from PE_int8_int16_r2_259_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_151 (from PE_int8_int16_r2_260_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_152 (from PE_int8_int16_r2_261_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_153 (from PE_int8_int16_r2_262_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_154 (from PE_int8_int16_r2_263_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_155 (from PE_int8_int16_r2_264_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_156 (from PE_int8_int16_r2_265_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_157 (from PE_int8_int16_r2_266_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_158 (from PE_int8_int16_r2_267_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_159 (from PE_int8_int16_r2_268_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_160 (from PE_int8_int16_r2_269_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_161 (from PE_int8_int16_r2_270_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_162 (from PE_int8_int16_r2_271_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_163 (from PE_int8_int16_r2_272_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_164 (from PE_int8_int16_r2_273_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_165 (from PE_int8_int16_r2_274_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_166 (from PE_int8_int16_r2_275_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_167 (from PE_int8_int16_r2_276_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_168 (from PE_int8_int16_r2_277_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_169 (from PE_int8_int16_r2_278_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_170 (from PE_int8_int16_r2_279_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_171 (from PE_int8_int16_r2_280_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_172 (from PE_int8_int16_r2_281_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_173 (from PE_int8_int16_r2_282_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_174 (from PE_int8_int16_r2_283_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_175 (from PE_int8_int16_r2_284_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_176 (from PE_int8_int16_r2_285_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_177 (from PE_int8_int16_r2_286_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_178 (from PE_int8_int16_r2_287_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_179 (from PE_int8_int16_r2_288_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_180 (from PE_int8_int16_r2_289_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_181 (from PE_int8_int16_r2_290_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_182 (from PE_int8_int16_r2_291_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_183 (from PE_int8_int16_r2_292_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_184 (from PE_int8_int16_r2_293_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_185 (from PE_int8_int16_r2_294_1_U0 to systolic_array_attn_1_Block_for_end131_proc_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.15 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.92 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.1 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'l_bias_scale_j_proc_Pipeline_l_bias_scale_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_scale_j'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 26, loop 'l_bias_scale_j'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.97 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.03 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'l_bias_scale_j_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0 seconds. Elapsed time: 0.82 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_block_gemm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'block_gemm_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.36 seconds. CPU system time: 0 seconds. Elapsed time: 1.53 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_l_multi_head' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.44 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'l_multi_head_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.39 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_l_pack_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.35 seconds. CPU system time: 0 seconds. Elapsed time: 1.39 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Attention_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.42 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Softmax_layer_1_Pipeline_l_buf_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_buf_j'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'l_buf_j'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.84 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Softmax_layer_1_Pipeline_l_exp_sum_j6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_exp_sum_j6'.
WARNING: [HLS 200-880] The II Violation in module 'Softmax_layer_1_Pipeline_l_exp_sum_j6' (loop 'l_exp_sum_j6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add5266_write_ln528', /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:528) of variable 'add', /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:532 on local variable 'add5266' and 'load' operation ('add5266_load', /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:532) on local variable 'add5266'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Softmax_layer_1_Pipeline_l_exp_sum_j6' (loop 'l_exp_sum_j6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add5266_write_ln528', /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:528) of variable 'add', /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:532 on local variable 'add5266' and 'load' operation ('add5266_load', /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:532) on local variable 'add5266'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Softmax_layer_1_Pipeline_l_exp_sum_j6' (loop 'l_exp_sum_j6'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('add5266_write_ln528', /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:528) of variable 'add', /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:532 on local variable 'add5266' and 'load' operation ('add5266_load', /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:532) on local variable 'add5266'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 24, loop 'l_exp_sum_j6'
WARNING: [HLS 200-871] Estimated clock period (2.47ns) exceeds the target (target clock period: 3.333ns, clock uncertainty: 0.89991ns, effective delay budget: 2.43309ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'Softmax_layer_1_Pipeline_l_exp_sum_j6' consists of the following:	'fadd' operation ('add52_1', /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:532) [78]  (2.08 ns)
	'store' operation ('add52_167_write_ln528', /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:528) of variable 'add52_1', /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:532 on local variable 'add52_167' [117]  (0.387 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_float_i8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '__hls_fptosi_float_i8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 2, function '__hls_fptosi_float_i8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Softmax_layer_1_Pipeline_l_j7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, loop 'l_j7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Softmax_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_inp_buf_proc20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_inp_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'init_inp_buf'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_block_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'init_block_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_1_Loop_data_load_AB_proc13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_load_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_168_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_169_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_170_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_171_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_172_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.42 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_173_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_174_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_175_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_176_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_177_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_178_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_179_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_180_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_181_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.37 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_182_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_183_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_184_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_185_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_186_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_187_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_188_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_189_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_190_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_191_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_192_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_193_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_194_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_195_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_196_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_197_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.38 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_198_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_199_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_200_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_201_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.4 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_202_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_203_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_204_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.52 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_206_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_207_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 3.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_208_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 3.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_209_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 3.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 3.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_211_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.35 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_212_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.98 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_213_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_214_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_215_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_216_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_217_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_218_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_219_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_220_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_221_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_222_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_223_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_224_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_225_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_226_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.83 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_227_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_228_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_229_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_230_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_231_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_1_Loop_data_drain_AB_proc14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_1_Block_for_end131_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_C'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_cont_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_channel (from PE_int8_int16_r2_168_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V (from PE_int8_int16_r2_169_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_63 (from PE_int8_int16_r2_170_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_64 (from PE_int8_int16_r2_171_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_65 (from PE_int8_int16_r2_172_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_66 (from PE_int8_int16_r2_173_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_67 (from PE_int8_int16_r2_174_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_68 (from PE_int8_int16_r2_175_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_69 (from PE_int8_int16_r2_176_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_70 (from PE_int8_int16_r2_177_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_71 (from PE_int8_int16_r2_178_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_72 (from PE_int8_int16_r2_179_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_73 (from PE_int8_int16_r2_180_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_74 (from PE_int8_int16_r2_181_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_75 (from PE_int8_int16_r2_182_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_76 (from PE_int8_int16_r2_183_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_77 (from PE_int8_int16_r2_184_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_78 (from PE_int8_int16_r2_185_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_79 (from PE_int8_int16_r2_186_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_80 (from PE_int8_int16_r2_187_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_81 (from PE_int8_int16_r2_188_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_82 (from PE_int8_int16_r2_189_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_83 (from PE_int8_int16_r2_190_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_84 (from PE_int8_int16_r2_191_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_85 (from PE_int8_int16_r2_192_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_86 (from PE_int8_int16_r2_193_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_87 (from PE_int8_int16_r2_194_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_88 (from PE_int8_int16_r2_195_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_89 (from PE_int8_int16_r2_196_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_90 (from PE_int8_int16_r2_197_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_91 (from PE_int8_int16_r2_198_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_92 (from PE_int8_int16_r2_199_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_93 (from PE_int8_int16_r2_200_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_94 (from PE_int8_int16_r2_201_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_95 (from PE_int8_int16_r2_202_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_96 (from PE_int8_int16_r2_203_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_97 (from PE_int8_int16_r2_204_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_98 (from PE_int8_int16_r2_205_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_99 (from PE_int8_int16_r2_206_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_100 (from PE_int8_int16_r2_207_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_101 (from PE_int8_int16_r2_208_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_102 (from PE_int8_int16_r2_209_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_103 (from PE_int8_int16_r2_210_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_104 (from PE_int8_int16_r2_211_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_105 (from PE_int8_int16_r2_212_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_106 (from PE_int8_int16_r2_213_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_107 (from PE_int8_int16_r2_214_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_108 (from PE_int8_int16_r2_215_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_109 (from PE_int8_int16_r2_216_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_110 (from PE_int8_int16_r2_217_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_111 (from PE_int8_int16_r2_218_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_112 (from PE_int8_int16_r2_219_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_113 (from PE_int8_int16_r2_220_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_114 (from PE_int8_int16_r2_221_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_115 (from PE_int8_int16_r2_222_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_116 (from PE_int8_int16_r2_223_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_117 (from PE_int8_int16_r2_224_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_118 (from PE_int8_int16_r2_225_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_119 (from PE_int8_int16_r2_226_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_120 (from PE_int8_int16_r2_227_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_121 (from PE_int8_int16_r2_228_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_122 (from PE_int8_int16_r2_229_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_123 (from PE_int8_int16_r2_230_1_U0 to systolic_array_cont_1_Block_for_end131_proc_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.48 seconds. CPU system time: 0.16 seconds. Elapsed time: 4.25 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.52 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'l_bias_scale_j_proc18_Pipeline_l_bias_scale_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_scale_j'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'l_bias_scale_j'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.3 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.43 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.3 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'l_bias_scale_j_proc18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.98 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_block_gemm19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.47 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.55 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.3 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'block_gemm_proc21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.43 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.54 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.08 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_l_multi_head22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.57 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.14 seconds. CPU system time: 0 seconds. Elapsed time: 2.13 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'l_multi_head_proc23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.71 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.41 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_l_pack_seq24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.38 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.45 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.84 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Context_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.68 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.15 seconds. CPU system time: 0 seconds. Elapsed time: 1.31 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.55 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_inp_buf_proc28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_inp_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'init_inp_buf'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.78 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_block_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'init_block_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_1_Loop_data_load_AB_proc15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_load_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_104_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_105_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_106_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.53 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_107_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.94 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_108_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_109_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_110_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_111_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_113_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_114_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.81 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_115_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_116_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_117_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_118_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.94 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_119_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_120_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_121_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_122_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.28 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_124_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_125_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_126_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.55 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_127_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_128_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 1 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_129_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.64 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_130_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.4 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_132_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_134_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_135_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.42 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_136_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_137_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_138_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_139_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_140_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_141_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_142_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.19 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_143_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_144_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_145_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_146_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_147_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.38 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_148_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.09 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_149_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_150_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 1.87 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_151_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.48 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.62 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_152_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.68 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.15 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_153_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.54 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.13 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_154_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.95 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.73 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_155_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_156_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.57 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_157_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_158_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_159_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_160_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_161_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.14 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_162_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.46 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_163_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_164_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_165_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_166_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.49 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r2_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_1_Loop_data_drain_AB_proc16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_1_Block_for_end131_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_C'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_channel (from PE_int8_int16_r2_104_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V (from PE_int8_int16_r2_105_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1 (from PE_int8_int16_r2_106_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_2 (from PE_int8_int16_r2_107_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_3 (from PE_int8_int16_r2_108_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_4 (from PE_int8_int16_r2_109_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_5 (from PE_int8_int16_r2_110_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_6 (from PE_int8_int16_r2_111_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_7 (from PE_int8_int16_r2_112_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_8 (from PE_int8_int16_r2_113_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_9 (from PE_int8_int16_r2_114_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_10 (from PE_int8_int16_r2_115_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_11 (from PE_int8_int16_r2_116_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_12 (from PE_int8_int16_r2_117_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_13 (from PE_int8_int16_r2_118_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_14 (from PE_int8_int16_r2_119_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_15 (from PE_int8_int16_r2_120_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_16 (from PE_int8_int16_r2_121_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_17 (from PE_int8_int16_r2_122_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_18 (from PE_int8_int16_r2_123_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_19 (from PE_int8_int16_r2_124_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_20 (from PE_int8_int16_r2_125_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_21 (from PE_int8_int16_r2_126_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_22 (from PE_int8_int16_r2_127_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_23 (from PE_int8_int16_r2_128_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_24 (from PE_int8_int16_r2_129_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_25 (from PE_int8_int16_r2_130_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_26 (from PE_int8_int16_r2_131_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_27 (from PE_int8_int16_r2_132_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_28 (from PE_int8_int16_r2_133_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_29 (from PE_int8_int16_r2_134_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_30 (from PE_int8_int16_r2_135_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_31 (from PE_int8_int16_r2_136_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_32 (from PE_int8_int16_r2_137_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_33 (from PE_int8_int16_r2_138_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_34 (from PE_int8_int16_r2_139_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_35 (from PE_int8_int16_r2_140_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_36 (from PE_int8_int16_r2_141_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_37 (from PE_int8_int16_r2_142_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_38 (from PE_int8_int16_r2_143_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_39 (from PE_int8_int16_r2_144_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_40 (from PE_int8_int16_r2_145_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_41 (from PE_int8_int16_r2_146_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_42 (from PE_int8_int16_r2_147_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_43 (from PE_int8_int16_r2_148_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_44 (from PE_int8_int16_r2_149_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_45 (from PE_int8_int16_r2_150_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_46 (from PE_int8_int16_r2_151_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_47 (from PE_int8_int16_r2_152_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_48 (from PE_int8_int16_r2_153_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_49 (from PE_int8_int16_r2_154_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_50 (from PE_int8_int16_r2_155_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_51 (from PE_int8_int16_r2_156_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_52 (from PE_int8_int16_r2_157_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_53 (from PE_int8_int16_r2_158_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_54 (from PE_int8_int16_r2_159_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_55 (from PE_int8_int16_r2_160_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_56 (from PE_int8_int16_r2_161_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_57 (from PE_int8_int16_r2_162_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_58 (from PE_int8_int16_r2_163_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_59 (from PE_int8_int16_r2_164_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_60 (from PE_int8_int16_r2_165_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_61 (from PE_int8_int16_r2_166_1_U0 to systolic_array_ds0_1_Block_for_end131_proc_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.24 seconds. CPU system time: 0.15 seconds. Elapsed time: 5.05 seconds; current allocated memory: 3.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.19 seconds; current allocated memory: 3.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'l_bias_scale_j_proc26_Pipeline_l_bias_scale_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_scale_j'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'l_bias_scale_j'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.92 seconds; current allocated memory: 3.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 3.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'l_bias_scale_j_proc26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 3.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 3.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_block_gemm27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 3.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 3.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'block_gemm_proc29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.57 seconds; current allocated memory: 3.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0 seconds. Elapsed time: 0.83 seconds; current allocated memory: 3.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'block_gemm_proc29_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.54 seconds; current allocated memory: 3.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.2 seconds; current allocated memory: 3.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_l_pack_seq30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.44 seconds; current allocated memory: 3.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.52 seconds; current allocated memory: 3.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.44 seconds; current allocated memory: 3.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 3.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Res_layer0_1_Pipeline_l_buf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'l_buf'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.58 seconds; current allocated memory: 3.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Res_layer0_1_Pipeline_l_j13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'l_j13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 3.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 3.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Res_layer0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 3.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 3.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm0_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 3.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 3.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm0_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 3.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 3.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm0_1_Pipeline_l_mean_var_j14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_mean_var_j14'.
WARNING: [HLS 200-880] The II Violation in module 'Layer_norm0_1_Pipeline_l_mean_var_j14' (loop 'l_mean_var_j14'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add15101_write_ln607', /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:607) of variable 'add', /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:614 on local variable 'add15101' and 'load' operation ('add15101_load', /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:614) on local variable 'add15101'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Layer_norm0_1_Pipeline_l_mean_var_j14' (loop 'l_mean_var_j14'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add15101_write_ln607', /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:607) of variable 'add', /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:614 on local variable 'add15101' and 'load' operation ('add15101_load', /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:614) on local variable 'add15101'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Layer_norm0_1_Pipeline_l_mean_var_j14' (loop 'l_mean_var_j14'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('add15101_write_ln607', /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:607) of variable 'add', /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:614 on local variable 'add15101' and 'load' operation ('add15101_load', /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:614) on local variable 'add15101'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 14, loop 'l_mean_var_j14'
WARNING: [HLS 200-871] Estimated clock period (2.47ns) exceeds the target (target clock period: 3.333ns, clock uncertainty: 0.89991ns, effective delay budget: 2.43309ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'Layer_norm0_1_Pipeline_l_mean_var_j14' consists of the following:	'fadd' operation ('add15_3', /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:614) [147]  (2.08 ns)
	'store' operation ('add15_3107_write_ln607', /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:607) of variable 'add15_3', /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp:614 on local variable 'add15_3107' [188]  (0.387 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.33 seconds; current allocated memory: 3.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 3.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm0_1_Pipeline_l_mean_var_i15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_mean_var_i15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 26, loop 'l_mean_var_i15'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 3.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 3.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm0_1_Pipeline_l_j16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 55, loop 'l_j16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.96 seconds; current allocated memory: 3.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.39 seconds; current allocated memory: 3.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.56 seconds; current allocated memory: 3.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.32 seconds; current allocated memory: 3.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_dataflow_region_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO block_w_ds0_loader (from weight_ds0_loader_1_U0 to Linear_layer_ds0_1_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO V_V (from V_writer_U0 to Context_layer_1_U0) to 4 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.47 seconds; current allocated memory: 3.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.75 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.9 seconds; current allocated memory: 3.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_ds0_loader_1_Block_entry4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_ds0_loader_1_Block_entry4_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.38 seconds. CPU system time: 0.15 seconds. Elapsed time: 6.75 seconds; current allocated memory: 3.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_ds0_loader_1_Loop_l_pack_seq_ds0_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'weight_ds0_loader_1_Loop_l_pack_seq_ds0_proc' pipeline 'l_pack_seq_ds0_block_w_ds0_load_VITIS_LOOP_418_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_ds0_loader_1_Loop_l_pack_seq_ds0_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 3.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_ds0_loader_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_ds0_loader_1/m_axi_gmem0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_ds0_loader_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.97 seconds; current allocated memory: 3.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'K_writer_Pipeline_l_buf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'K_writer_Pipeline_l_buf'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.47 seconds; current allocated memory: 3.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'K_writer_Pipeline_l_write_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'K_writer_Pipeline_l_write_j' pipeline 'l_write_j' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_21_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'K_writer_Pipeline_l_write_j'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 3.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'K_writer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'K_writer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 3.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'V_writer_Pipeline_l_buf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'V_writer_Pipeline_l_buf'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 3.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'V_writer_Pipeline_l_write_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'V_writer_Pipeline_l_write_j' pipeline 'l_write_j' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_21_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'V_writer_Pipeline_l_write_j'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 3.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'V_writer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'V_writer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.56 seconds; current allocated memory: 3.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Q_buffer_1_Pipeline_l_buf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Q_buffer_1_Pipeline_l_buf'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 3.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Q_buffer_1_Pipeline_l_write_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Q_buffer_1_Pipeline_l_write_j' pipeline 'l_write_j' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_21_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Q_buffer_1_Pipeline_l_write_j'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 3.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Q_buffer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Q_buffer_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_inp_buf_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'init_inp_buf_proc' pipeline 'init_inp_buf' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_inp_buf_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 3.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc39'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc_Pipeline_init_block_AB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'init_block_AB_proc_Pipeline_init_block_AB' pipeline 'init_block_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc_Pipeline_init_block_AB'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.6 seconds; current allocated memory: 3.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_1_Loop_data_load_AB_proc11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_attn_1_Loop_data_load_AB_proc11' pipeline 'data_load_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_1_Loop_data_load_AB_proc11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 3.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_232_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_232_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_232_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 3.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_233_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_233_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_233_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.73 seconds; current allocated memory: 3.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_234_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_234_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_234_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.8 seconds; current allocated memory: 3.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_235_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_235_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_235_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.84 seconds; current allocated memory: 3.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_236_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_236_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_236_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 3.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_237_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_237_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_237_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 3.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_238_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_238_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_238_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 3.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_239_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_239_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_239_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 3.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_240_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_240_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_240_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 3.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_241_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_241_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_241_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.58 seconds; current allocated memory: 3.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_242_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_242_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_242_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 3.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_243_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_243_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_243_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 3.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_244_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_244_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_244_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 3.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_245_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_245_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_245_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 3.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_246_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_246_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_246_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.73 seconds; current allocated memory: 3.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_247_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_247_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_247_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 3.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_248_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_248_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_248_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 3.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_249_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_249_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_249_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 3.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_250_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_250_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_250_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 3.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_251_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_251_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_251_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.2 seconds; current allocated memory: 4.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_252_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_252_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_252_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 4.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_253_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_253_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_253_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.98 seconds; current allocated memory: 4.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_254_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_254_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_254_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 4.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_255_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_255_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_255_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.64 seconds; current allocated memory: 4.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_256_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_256_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_256_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 4.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_257_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_257_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_257_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 4.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_258_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_258_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_258_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 4.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_259_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_259_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_259_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 4.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_260_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_260_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_260_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 4.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_261_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_261_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_261_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 4.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_262_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_262_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_262_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.66 seconds; current allocated memory: 4.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_263_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_263_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_263_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 4.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_264_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_264_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_264_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 4.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_265_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_265_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_265_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 4.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_266_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_266_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_266_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 4.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_267_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_267_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_267_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 4.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_268_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_268_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 4.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_269_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_269_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_269_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.09 seconds; current allocated memory: 4.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_270_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_270_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_270_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.63 seconds; current allocated memory: 4.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_271_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_271_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 4.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_272_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_272_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_272_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 4.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_273_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_273_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_273_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 4.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_274_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_274_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_274_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 4.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_275_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_275_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_275_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.66 seconds; current allocated memory: 4.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_276_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_276_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_276_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 4.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_277_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_277_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_277_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 4.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_278_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_278_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_278_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 4.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_279_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_279_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_279_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 4.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_280_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_280_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_280_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 4.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_281_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_281_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_281_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 4.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_282_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_282_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_282_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 4.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_283_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_283_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_283_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 4.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_284_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_284_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_284_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 4.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_285_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_285_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_285_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 4.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_286_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_286_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_286_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 4.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_287_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_287_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_287_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.71 seconds; current allocated memory: 4.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_288_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_288_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_288_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 4.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_289_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_289_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_289_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.63 seconds; current allocated memory: 4.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_290_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_290_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_290_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 4.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_291_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_291_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_291_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.11 seconds; current allocated memory: 4.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_292_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_292_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_292_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.73 seconds; current allocated memory: 4.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_293_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_293_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_293_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 4.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_294_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_294_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_294_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.66 seconds; current allocated memory: 4.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 4.081 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_1_Loop_data_drain_AB_proc12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_attn_1_Loop_data_drain_AB_proc12' pipeline 'data_drain_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_1_Loop_data_drain_AB_proc12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 4.081 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_1_Block_for_end131_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'systolic_array_attn_1_Block_for_end131_proc' is 8195 from HDL expression: (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_1_Block_for_end131_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 4.081 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_attn_1_Loop_data_drain_C_proc' pipeline 'data_drain_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_84_64_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_1_Loop_data_drain_C_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 4.081 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_attn_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_attn_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.77 seconds; current allocated memory: 4.081 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'l_bias_scale_j_proc_Pipeline_l_bias_scale_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'l_bias_scale_j_proc_Pipeline_l_bias_scale_j' pipeline 'l_bias_scale_j' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_8_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_5_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'l_bias_scale_j_proc_Pipeline_l_bias_scale_j'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.01 seconds. CPU system time: 0.08 seconds. Elapsed time: 4.75 seconds; current allocated memory: 4.081 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'l_bias_scale_j_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'l_bias_scale_j_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.72 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.51 seconds; current allocated memory: 4.081 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_block_gemm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d4_S' is changed to 'fifo_w64_d4_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_block_gemm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.04 seconds; current allocated memory: 4.081 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'block_gemm_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'block_gemm_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.64 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.76 seconds; current allocated memory: 4.081 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_l_multi_head' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_l_multi_head'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.56 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.66 seconds; current allocated memory: 4.081 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'l_multi_head_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'l_multi_head_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.57 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.67 seconds; current allocated memory: 4.081 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_l_pack_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_l_pack_seq'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.56 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.65 seconds; current allocated memory: 4.081 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Attention_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Attention_layer_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.66 seconds; current allocated memory: 4.081 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Softmax_layer_1_Pipeline_l_buf_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Softmax_layer_1_Pipeline_l_buf_j' pipeline 'l_buf_j' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Softmax_layer_1_Pipeline_l_buf_j'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.77 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.89 seconds; current allocated memory: 4.081 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Softmax_layer_1_Pipeline_l_exp_sum_j6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Softmax_layer_1_Pipeline_l_exp_sum_j6' pipeline 'l_exp_sum_j6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_14_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Softmax_layer_1_Pipeline_l_exp_sum_j6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.84 seconds; current allocated memory: 4.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_float_i8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_float_i8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 4.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Softmax_layer_1_Pipeline_l_j7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Softmax_layer_1_Pipeline_l_j7' pipeline 'l_j7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_12_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Softmax_layer_1_Pipeline_l_j7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.88 seconds; current allocated memory: 4.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Softmax_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Softmax_layer_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.89 seconds; current allocated memory: 4.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_inp_buf_proc20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'init_inp_buf_proc20' pipeline 'init_inp_buf' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_inp_buf_proc20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.41 seconds; current allocated memory: 4.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 4.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'init_block_AB_proc17' pipeline 'init_block_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 4.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_1_Loop_data_load_AB_proc13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_cont_1_Loop_data_load_AB_proc13' pipeline 'data_load_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_1_Loop_data_load_AB_proc13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 4.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_168_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_168_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_168_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 4.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_169_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_169_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_169_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 4.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_170_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_170_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_170_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.17 seconds; current allocated memory: 4.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_171_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_171_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_171_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 4.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_172_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_172_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_172_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 4.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_173_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_173_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_173_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 4.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_174_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_174_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_174_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 4.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_175_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_175_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_175_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 4.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_176_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_176_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_176_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 4.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_177_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_177_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_177_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 4.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_178_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_178_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_178_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 4.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_179_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_179_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_179_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 4.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_180_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_180_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_180_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 4.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_181_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_181_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_181_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 4.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_182_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_182_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_182_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 4.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_183_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_183_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_183_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.76 seconds; current allocated memory: 4.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_184_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_184_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_184_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 4.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_185_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_185_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_185_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.98 seconds; current allocated memory: 4.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_186_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_186_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_186_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.69 seconds; current allocated memory: 4.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_187_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_187_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_187_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 4.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_188_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_188_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_188_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 4.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_189_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_189_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_189_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 4.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_190_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_190_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_190_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 4.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_191_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_191_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_191_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.76 seconds; current allocated memory: 4.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_192_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_192_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_192_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 4.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_193_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_193_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_193_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 4.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_194_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_194_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_194_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 4.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_195_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_195_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_195_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 4.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_196_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_196_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_196_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 4.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_197_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_197_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_197_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.76 seconds; current allocated memory: 4.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_198_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_198_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_198_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.61 seconds; current allocated memory: 4.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_199_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_199_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_199_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 4.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_200_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_200_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_200_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.98 seconds; current allocated memory: 4.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_201_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_201_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_201_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 4.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_202_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_202_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_202_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 4.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_203_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_203_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_203_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 4.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_204_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_204_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_204_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 4.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_205_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_205_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.72 seconds; current allocated memory: 4.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_206_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_206_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_206_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 4.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_207_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_207_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_207_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 4.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_208_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_208_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_208_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.45 seconds; current allocated memory: 4.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_209_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_209_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_209_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.98 seconds; current allocated memory: 4.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_210_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_210_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 4.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_211_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_211_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_211_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 4.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_212_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_212_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_212_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 4.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_213_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_213_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_213_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.35 seconds; current allocated memory: 4.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_214_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_214_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_214_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 4.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_215_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_215_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_215_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.71 seconds; current allocated memory: 4.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_216_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_216_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_216_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 4.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_217_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_217_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_217_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.38 seconds; current allocated memory: 4.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_218_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_218_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_218_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.09 seconds; current allocated memory: 4.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_219_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_219_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_219_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 4.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_220_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_220_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_220_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.76 seconds; current allocated memory: 4.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_221_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_221_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_221_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.71 seconds; current allocated memory: 4.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_222_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_222_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_222_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 4.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_223_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_223_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_223_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 4.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_224_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_224_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_224_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.19 seconds; current allocated memory: 4.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_225_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_225_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_225_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.73 seconds; current allocated memory: 4.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_226_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_226_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_226_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 4.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_227_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_227_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_227_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 4.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_228_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_228_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_228_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 4.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_229_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_229_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_229_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.63 seconds; current allocated memory: 4.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_230_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_230_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_230_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 4.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_231_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_231_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_231_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 4.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_1_Loop_data_drain_AB_proc14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_cont_1_Loop_data_drain_AB_proc14' pipeline 'data_drain_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_1_Loop_data_drain_AB_proc14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.98 seconds; current allocated memory: 4.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_1_Block_for_end131_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'systolic_array_cont_1_Block_for_end131_proc' is 8195 from HDL expression: (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_1_Block_for_end131_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.67 seconds; current allocated memory: 4.269 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_cont_1_Loop_data_drain_C_proc' pipeline 'data_drain_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_84_64_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_1_Loop_data_drain_C_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.54 seconds; current allocated memory: 4.269 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_cont_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d9_S' is changed to 'fifo_w8_d9_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d9_S' is changed to 'fifo_w16_d9_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d16_S' is changed to 'fifo_w64_d16_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d15_S' is changed to 'fifo_w64_d15_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d14_S' is changed to 'fifo_w64_d14_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d13_S' is changed to 'fifo_w64_d13_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d12_S' is changed to 'fifo_w64_d12_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d11_S' is changed to 'fifo_w64_d11_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d10_S' is changed to 'fifo_w64_d10_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d9_S' is changed to 'fifo_w64_d9_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d8_S' is changed to 'fifo_w64_d8_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d7_S' is changed to 'fifo_w64_d7_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d6_S' is changed to 'fifo_w64_d6_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d5_S' is changed to 'fifo_w64_d5_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d4_S' is changed to 'fifo_w64_d4_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d3_S' is changed to 'fifo_w64_d3_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d2_S' is changed to 'fifo_w64_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_cont_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.7 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.98 seconds; current allocated memory: 4.269 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'l_bias_scale_j_proc18_Pipeline_l_bias_scale_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'l_bias_scale_j_proc18_Pipeline_l_bias_scale_j' pipeline 'l_bias_scale_j' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_5_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'l_bias_scale_j_proc18_Pipeline_l_bias_scale_j'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.01 seconds. CPU system time: 0.07 seconds. Elapsed time: 4.23 seconds; current allocated memory: 4.269 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'l_bias_scale_j_proc18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'l_bias_scale_j_proc18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.86 seconds. CPU system time: 0.09 seconds. Elapsed time: 5.12 seconds; current allocated memory: 4.269 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_block_gemm19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w6_d4_S' is changed to 'fifo_w6_d4_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d4_S' is changed to 'fifo_w64_d4_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w128_d4_S' is changed to 'fifo_w128_d4_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w512_d4_S' is changed to 'fifo_w512_d4_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_block_gemm19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.33 seconds; current allocated memory: 4.269 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'block_gemm_proc21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'block_gemm_proc21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 3 seconds; current allocated memory: 4.269 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_l_multi_head22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_l_multi_head22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.95 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.03 seconds; current allocated memory: 4.269 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'l_multi_head_proc23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'l_multi_head_proc23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.73 seconds; current allocated memory: 4.269 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_l_pack_seq24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_l_pack_seq24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.96 seconds; current allocated memory: 4.269 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Context_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Context_layer_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.94 seconds; current allocated memory: 4.269 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc41'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.14 seconds; current allocated memory: 4.269 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_inp_buf_proc28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'init_inp_buf_proc28' pipeline 'init_inp_buf' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_inp_buf_proc28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.06 seconds; current allocated memory: 4.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc42'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 4.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc40'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 4.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'init_block_AB_proc25' pipeline 'init_block_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.69 seconds; current allocated memory: 4.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_1_Loop_data_load_AB_proc15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_ds0_1_Loop_data_load_AB_proc15' pipeline 'data_load_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_1_Loop_data_load_AB_proc15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.22 seconds; current allocated memory: 4.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_104_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_104_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_104_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.21 seconds; current allocated memory: 4.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_105_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_105_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_105_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.35 seconds; current allocated memory: 4.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_106_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_106_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_106_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.18 seconds; current allocated memory: 4.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_107_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_107_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_107_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 4.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_108_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_108_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_108_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 4.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_109_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_109_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_109_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 4.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_110_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_110_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_110_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.78 seconds; current allocated memory: 4.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_111_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_111_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_111_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.48 seconds; current allocated memory: 4.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_112_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_112_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 4.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_113_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_113_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_113_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.09 seconds; current allocated memory: 4.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_114_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_114_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_114_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 4.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_115_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_115_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_115_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 4.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_116_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_116_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_116_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 4.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_117_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_117_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_117_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 4.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_118_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_118_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_118_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.77 seconds; current allocated memory: 4.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_119_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_119_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_119_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 4.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_120_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_120_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_120_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.73 seconds; current allocated memory: 4.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_121_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_121_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_121_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 4.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_122_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_122_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_122_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 4.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_123_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_123_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 4.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_124_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_124_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_124_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 4.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_125_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_125_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_125_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 4.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_126_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_126_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_126_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.02 seconds; current allocated memory: 4.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_127_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_127_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_127_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 4.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_128_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_128_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_128_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 4.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_129_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_129_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_129_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 4.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_130_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_130_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_130_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 4.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_131_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_131_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.12 seconds; current allocated memory: 4.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_132_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_132_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_132_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 4.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_133_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_133_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 4.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_134_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_134_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_134_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 4.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_135_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_135_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_135_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 4.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_136_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_136_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_136_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.71 seconds; current allocated memory: 4.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_137_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_137_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_137_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 9.74 seconds; current allocated memory: 4.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_138_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_138_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_138_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 4.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_139_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_139_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_139_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.61 seconds; current allocated memory: 4.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_140_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_140_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_140_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.91 seconds; current allocated memory: 4.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_141_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_141_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_141_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.23 seconds; current allocated memory: 4.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_142_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_142_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_142_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.75 seconds; current allocated memory: 4.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_143_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_143_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_143_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 4.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_144_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_144_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_144_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.65 seconds; current allocated memory: 4.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_145_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_145_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_145_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 4.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_146_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_146_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_146_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 4.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_147_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_147_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_147_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 4.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_148_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_148_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_148_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.71 seconds; current allocated memory: 4.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_149_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_149_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_149_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.51 seconds; current allocated memory: 4.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_150_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_150_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_150_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.83 seconds; current allocated memory: 4.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_151_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_151_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_151_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 4.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_152_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_152_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_152_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 4.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_153_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_153_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_153_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.88 seconds; current allocated memory: 4.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_154_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_154_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_154_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 4.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_155_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_155_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_155_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.83 seconds; current allocated memory: 4.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_156_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_156_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_156_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 4.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_157_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_157_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_157_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 4.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_158_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_158_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_158_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.76 seconds; current allocated memory: 4.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_159_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_159_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_159_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.82 seconds; current allocated memory: 4.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_160_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_160_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_160_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.52 seconds; current allocated memory: 4.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_161_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_161_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_161_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 4.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_162_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_162_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_162_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 4.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_163_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_163_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_163_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 4.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_164_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_164_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_164_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.03 seconds. Elapsed time: 6.73 seconds; current allocated memory: 4.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_165_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_165_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_165_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.88 seconds; current allocated memory: 4.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_166_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_166_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_166_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 4.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r2_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r2_167_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r2_167_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 4.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_1_Loop_data_drain_AB_proc16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_ds0_1_Loop_data_drain_AB_proc16' pipeline 'data_drain_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_1_Loop_data_drain_AB_proc16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.59 seconds; current allocated memory: 4.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_1_Block_for_end131_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'systolic_array_ds0_1_Block_for_end131_proc' is 8195 from HDL expression: (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_1_Block_for_end131_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 4.456 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_ds0_1_Loop_data_drain_C_proc' pipeline 'data_drain_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_84_64_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_1_Loop_data_drain_C_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.83 seconds; current allocated memory: 4.456 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d9_S' is changed to 'fifo_w8_d9_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d9_S' is changed to 'fifo_w16_d9_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d16_S' is changed to 'fifo_w64_d16_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d15_S' is changed to 'fifo_w64_d15_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d14_S' is changed to 'fifo_w64_d14_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d13_S' is changed to 'fifo_w64_d13_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d12_S' is changed to 'fifo_w64_d12_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d11_S' is changed to 'fifo_w64_d11_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d10_S' is changed to 'fifo_w64_d10_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d9_S' is changed to 'fifo_w64_d9_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d8_S' is changed to 'fifo_w64_d8_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d7_S' is changed to 'fifo_w64_d7_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d6_S' is changed to 'fifo_w64_d6_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d5_S' is changed to 'fifo_w64_d5_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d4_S' is changed to 'fifo_w64_d4_S_x2' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d3_S' is changed to 'fifo_w64_d3_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d2_S' is changed to 'fifo_w64_d2_S_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds0_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.97 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.84 seconds; current allocated memory: 4.456 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'l_bias_scale_j_proc26_Pipeline_l_bias_scale_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'l_bias_scale_j_proc26_Pipeline_l_bias_scale_j' pipeline 'l_bias_scale_j' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_5_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'l_bias_scale_j_proc26_Pipeline_l_bias_scale_j'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.86 seconds. CPU system time: 0.07 seconds. Elapsed time: 4.12 seconds; current allocated memory: 4.456 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'l_bias_scale_j_proc26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'l_bias_scale_j_proc26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.73 seconds; current allocated memory: 4.456 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_block_gemm27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w6_d4_S' is changed to 'fifo_w6_d4_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d4_S' is changed to 'fifo_w64_d4_S_x3' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w512_d4_S' is changed to 'fifo_w512_d4_S_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_block_gemm27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 4.456 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'block_gemm_proc29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'block_gemm_proc29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.7 seconds; current allocated memory: 4.456 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'block_gemm_proc29_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'block_gemm_proc29_wrapper'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.67 seconds; current allocated memory: 4.456 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_l_pack_seq30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_l_pack_seq30'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.08 seconds; current allocated memory: 4.456 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds0_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.05 seconds; current allocated memory: 4.456 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Res_layer0_1_Pipeline_l_buf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Res_layer0_1_Pipeline_l_buf' pipeline 'l_buf' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Res_layer0_1_Pipeline_l_buf'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.83 seconds; current allocated memory: 4.456 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Res_layer0_1_Pipeline_l_j13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Res_layer0_1_Pipeline_l_j13' pipeline 'l_j13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_21_256_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Res_layer0_1_Pipeline_l_j13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.5 seconds; current allocated memory: 4.456 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Res_layer0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Res_layer0_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.78 seconds; current allocated memory: 4.456 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm0_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm0_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.65 seconds; current allocated memory: 4.456 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm0_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm0_1_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 4.456 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm0_1_Pipeline_l_mean_var_j14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Layer_norm0_1_Pipeline_l_mean_var_j14' pipeline 'l_mean_var_j14' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm0_1_Pipeline_l_mean_var_j14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.69 seconds; current allocated memory: 4.456 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm0_1_Pipeline_l_mean_var_i15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Layer_norm0_1_Pipeline_l_mean_var_i15' pipeline 'l_mean_var_i15' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_12_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm0_1_Pipeline_l_mean_var_i15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.28 seconds; current allocated memory: 4.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm0_1_Pipeline_l_j16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Layer_norm0_1_Pipeline_l_j16' pipeline 'l_j16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_31_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_7_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm0_1_Pipeline_l_j16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.13 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.28 seconds; current allocated memory: 4.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_8_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_30_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm0_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.66 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.11 seconds; current allocated memory: 4.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_dataflow_region_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_2/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_2/w_ds0_addr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_2/outp_k_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_2/outp_k_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_2/outp_k_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_2/outp_k_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_2/outp_v_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_2/outp_v_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_2/outp_v_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_2/outp_v_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_2/outp_q_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_2/outp_q_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_2/outp_q_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_2/outp_q_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_2/outp_inp_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_2/outp_inp_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_2/outp_inp_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_2/outp_inp_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_2/outp_ln0_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_2/outp_ln0_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_2/outp_ln0_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_2/outp_ln0_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'Bert_layer_dataflow_region_2' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'w_ds0_addr' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] RTL data type mismatch (logic vs. lv) for signal 'K_V_i_we1'.
WARNING: [RTGEN 206-101] RTL data type mismatch (logic vs. lv) for signal 'V_V_i_we1'.
WARNING: [RTGEN 206-101] RTL name 'fifo_w128_d4_S' is changed to 'fifo_w128_d4_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d4_S' is changed to 'fifo_w64_d4_S_x4' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w512_d4_S' is changed to 'fifo_w512_d4_S_x1' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_dataflow_region_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.95 seconds. CPU system time: 0.1 seconds. Elapsed time: 5.66 seconds; current allocated memory: 4.519 GB.
INFO: [RTMG 210-285] Implementing FIFO 'sext_ln417_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w58_d2_S)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_dataflow_region_2_K_writer_buf_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_dataflow_region_2_V_writer_buf_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_dataflow_region_2_Q_buffer_1_buf_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_0_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_0_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_0_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_0_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_0_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_0_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_0_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_0_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_0_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_0_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_0_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_0_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_0_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_0_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_0_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_0_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_1_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_1_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_2_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_1_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_U(Bert_layer_dataflow_region_2_fifo_w64_d15_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_3_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_1_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_125_U(Bert_layer_dataflow_region_2_fifo_w64_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_4_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_1_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_126_U(Bert_layer_dataflow_region_2_fifo_w64_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_5_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_1_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_127_U(Bert_layer_dataflow_region_2_fifo_w64_d12_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_6_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_1_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_128_U(Bert_layer_dataflow_region_2_fifo_w64_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_7_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_1_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_129_U(Bert_layer_dataflow_region_2_fifo_w64_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_8_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_1_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_130_U(Bert_layer_dataflow_region_2_fifo_w64_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_1_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_2_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_131_U(Bert_layer_dataflow_region_2_fifo_w64_d15_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_2_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_2_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_132_U(Bert_layer_dataflow_region_2_fifo_w64_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_3_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_2_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_133_U(Bert_layer_dataflow_region_2_fifo_w64_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_4_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_2_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_134_U(Bert_layer_dataflow_region_2_fifo_w64_d12_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_5_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_2_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_135_U(Bert_layer_dataflow_region_2_fifo_w64_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_6_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_2_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_136_U(Bert_layer_dataflow_region_2_fifo_w64_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_7_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_2_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_137_U(Bert_layer_dataflow_region_2_fifo_w64_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_8_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_2_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_138_U(Bert_layer_dataflow_region_2_fifo_w64_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_1_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_3_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_139_U(Bert_layer_dataflow_region_2_fifo_w64_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_2_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_3_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_140_U(Bert_layer_dataflow_region_2_fifo_w64_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_3_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_3_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_141_U(Bert_layer_dataflow_region_2_fifo_w64_d12_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_4_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_3_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_142_U(Bert_layer_dataflow_region_2_fifo_w64_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_5_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_3_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_143_U(Bert_layer_dataflow_region_2_fifo_w64_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_6_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_3_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_144_U(Bert_layer_dataflow_region_2_fifo_w64_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_7_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_3_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_145_U(Bert_layer_dataflow_region_2_fifo_w64_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_8_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_3_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_146_U(Bert_layer_dataflow_region_2_fifo_w64_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_1_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_4_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_147_U(Bert_layer_dataflow_region_2_fifo_w64_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_2_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_4_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_148_U(Bert_layer_dataflow_region_2_fifo_w64_d12_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_3_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_4_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_149_U(Bert_layer_dataflow_region_2_fifo_w64_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_4_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_4_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_150_U(Bert_layer_dataflow_region_2_fifo_w64_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_5_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_4_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_151_U(Bert_layer_dataflow_region_2_fifo_w64_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_6_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_4_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_152_U(Bert_layer_dataflow_region_2_fifo_w64_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_7_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_4_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_153_U(Bert_layer_dataflow_region_2_fifo_w64_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_8_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_4_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_154_U(Bert_layer_dataflow_region_2_fifo_w64_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_1_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_5_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_155_U(Bert_layer_dataflow_region_2_fifo_w64_d12_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_2_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_5_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_156_U(Bert_layer_dataflow_region_2_fifo_w64_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_3_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_5_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_157_U(Bert_layer_dataflow_region_2_fifo_w64_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_4_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_5_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_158_U(Bert_layer_dataflow_region_2_fifo_w64_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_5_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_5_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_159_U(Bert_layer_dataflow_region_2_fifo_w64_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_6_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_5_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_160_U(Bert_layer_dataflow_region_2_fifo_w64_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_7_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_5_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_161_U(Bert_layer_dataflow_region_2_fifo_w64_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_8_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_5_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_162_U(Bert_layer_dataflow_region_2_fifo_w64_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_1_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_6_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_163_U(Bert_layer_dataflow_region_2_fifo_w64_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_2_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_6_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_164_U(Bert_layer_dataflow_region_2_fifo_w64_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_3_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_6_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_165_U(Bert_layer_dataflow_region_2_fifo_w64_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_4_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_6_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_166_U(Bert_layer_dataflow_region_2_fifo_w64_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_5_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_6_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_167_U(Bert_layer_dataflow_region_2_fifo_w64_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_6_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_6_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_168_U(Bert_layer_dataflow_region_2_fifo_w64_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_7_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_6_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_169_U(Bert_layer_dataflow_region_2_fifo_w64_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_8_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_6_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_170_U(Bert_layer_dataflow_region_2_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_1_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_7_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_171_U(Bert_layer_dataflow_region_2_fifo_w64_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_2_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_7_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_172_U(Bert_layer_dataflow_region_2_fifo_w64_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_3_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_7_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_173_U(Bert_layer_dataflow_region_2_fifo_w64_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_4_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_7_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_174_U(Bert_layer_dataflow_region_2_fifo_w64_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_5_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_7_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_175_U(Bert_layer_dataflow_region_2_fifo_w64_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_6_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_7_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_176_U(Bert_layer_dataflow_region_2_fifo_w64_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_7_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_7_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_177_U(Bert_layer_dataflow_region_2_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_8_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_7_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_178_U(Bert_layer_dataflow_region_2_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_1_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_8_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_179_U(Bert_layer_dataflow_region_2_fifo_w64_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_2_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_8_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_180_U(Bert_layer_dataflow_region_2_fifo_w64_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_3_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_8_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_181_U(Bert_layer_dataflow_region_2_fifo_w64_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_4_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_8_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_182_U(Bert_layer_dataflow_region_2_fifo_w64_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_5_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_8_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_183_U(Bert_layer_dataflow_region_2_fifo_w64_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_6_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_8_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_184_U(Bert_layer_dataflow_region_2_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_7_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_8_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_185_U(Bert_layer_dataflow_region_2_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_8_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_8_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_186_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_127_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_128_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_129_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_130_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_131_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_132_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_133_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_134_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_135_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_136_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_137_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_138_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_139_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_140_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_141_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_142_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_143_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_144_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_145_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_146_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_147_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_148_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_149_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_150_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_151_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_152_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_153_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_154_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_155_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_156_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_157_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_158_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_159_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_160_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_161_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_162_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_163_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_164_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_165_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_166_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_167_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_168_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_169_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_170_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_171_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_172_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_173_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_174_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_175_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_176_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_177_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_178_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_179_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_180_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_181_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_182_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_183_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_184_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_185_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_186_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_187_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_188_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_189_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_232_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_232_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_233_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_233_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_234_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_234_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_235_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_235_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_236_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_236_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_237_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_237_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_238_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_238_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_239_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_239_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_240_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_240_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_248_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_248_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_256_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_256_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_264_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_264_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_272_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_272_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_280_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_280_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_288_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_288_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_241_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_241_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_242_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_242_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_243_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_243_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_244_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_244_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_245_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_245_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_246_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_246_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_247_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_247_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_attn_1_Loop_data_drain_AB_proc12_U0_U(Bert_layer_dataflow_region_2_start_for_systolic_array_attn_1_Loop_data_drain_AB_proc12_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_250_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_250_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_251_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_251_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_252_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_252_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_253_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_253_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_254_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_254_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_255_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_255_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_249_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_249_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_259_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_259_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_260_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_260_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_261_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_261_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_262_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_262_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_263_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_263_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_257_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_257_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_258_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_258_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_268_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_268_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_269_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_269_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_270_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_270_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_271_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_271_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_265_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_265_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_266_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_266_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_267_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_267_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_277_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_277_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_278_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_278_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_279_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_279_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_273_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_273_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_274_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_274_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_275_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_275_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_276_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_276_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_286_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_286_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_287_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_287_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_281_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_281_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_282_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_282_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_283_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_283_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_284_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_284_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_285_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_285_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_289_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_289_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_290_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_290_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_291_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_291_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_292_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_292_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_293_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_293_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_294_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_294_1_U0)' using Shift Registers.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_2_l_bias_scale_j_proc_p_ZL5buf21_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_2_l_bias_scale_j_proc_p_ZL5buf21_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_2_l_bias_scale_j_proc_p_ZL5buf21_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_2_l_bias_scale_j_proc_p_ZL5buf21_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_2_l_bias_scale_j_proc_p_ZL5buf21_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_2_l_bias_scale_j_proc_p_ZL5buf21_5_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_2_l_bias_scale_j_proc_p_ZL5buf21_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_2_l_bias_scale_j_proc_p_ZL5buf21_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'ps_id_c_U(Bert_layer_dataflow_region_2_fifo_w6_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_U(Bert_layer_dataflow_region_2_fifo_w64_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_U(Bert_layer_dataflow_region_2_fifo_w128_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_U(Bert_layer_dataflow_region_2_fifo_w512_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_l_bias_scale_j_proc_U0_U(Bert_layer_dataflow_region_2_start_for_l_bias_scale_j_proc_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_attn_1_U0_U(Bert_layer_dataflow_region_2_start_for_systolic_array_attn_1_U0)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head_A_V_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head_A_V_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_2_Softmax_layer_1_p_ZL5buf22_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_2_Softmax_layer_1_p_ZL5buf22_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_2_Softmax_layer_1_p_ZL5buf22_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_2_Softmax_layer_1_p_ZL5buf22_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_2_Softmax_layer_1_p_ZL5buf22_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_2_Softmax_layer_1_p_ZL5buf22_5_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_2_Softmax_layer_1_p_ZL5buf22_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_2_Softmax_layer_1_p_ZL5buf22_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_dataflow_region_2_Softmax_layer_1_buf_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_dataflow_region_2_Softmax_layer_1_buf_2_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_0_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_0_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_0_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_0_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_0_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_0_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_0_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_0_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_0_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_0_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_0_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_0_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_0_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_0_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_0_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_0_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_1_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_1_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d16_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_2_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_1_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_U(Bert_layer_dataflow_region_2_fifo_w64_d15_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_3_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_1_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_63_U(Bert_layer_dataflow_region_2_fifo_w64_d14_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_4_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_1_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_64_U(Bert_layer_dataflow_region_2_fifo_w64_d13_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_5_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_1_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_65_U(Bert_layer_dataflow_region_2_fifo_w64_d12_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_6_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_1_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_66_U(Bert_layer_dataflow_region_2_fifo_w64_d11_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_7_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_1_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_67_U(Bert_layer_dataflow_region_2_fifo_w64_d10_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_8_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_1_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_68_U(Bert_layer_dataflow_region_2_fifo_w64_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_1_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_2_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_69_U(Bert_layer_dataflow_region_2_fifo_w64_d15_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_2_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_2_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_70_U(Bert_layer_dataflow_region_2_fifo_w64_d14_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_3_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_2_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_71_U(Bert_layer_dataflow_region_2_fifo_w64_d13_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_4_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_2_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_72_U(Bert_layer_dataflow_region_2_fifo_w64_d12_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_5_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_2_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_73_U(Bert_layer_dataflow_region_2_fifo_w64_d11_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_6_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_2_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_74_U(Bert_layer_dataflow_region_2_fifo_w64_d10_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_7_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_2_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_75_U(Bert_layer_dataflow_region_2_fifo_w64_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_8_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_2_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_76_U(Bert_layer_dataflow_region_2_fifo_w64_d8_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_1_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_3_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_77_U(Bert_layer_dataflow_region_2_fifo_w64_d14_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_2_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_3_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_78_U(Bert_layer_dataflow_region_2_fifo_w64_d13_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_3_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_3_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_79_U(Bert_layer_dataflow_region_2_fifo_w64_d12_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_4_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_3_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_80_U(Bert_layer_dataflow_region_2_fifo_w64_d11_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_5_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_3_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_81_U(Bert_layer_dataflow_region_2_fifo_w64_d10_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_6_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_3_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_82_U(Bert_layer_dataflow_region_2_fifo_w64_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_7_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_3_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_83_U(Bert_layer_dataflow_region_2_fifo_w64_d8_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_8_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_3_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_84_U(Bert_layer_dataflow_region_2_fifo_w64_d7_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_1_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_4_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_85_U(Bert_layer_dataflow_region_2_fifo_w64_d13_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_2_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_4_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_86_U(Bert_layer_dataflow_region_2_fifo_w64_d12_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_3_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_4_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_87_U(Bert_layer_dataflow_region_2_fifo_w64_d11_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_4_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_4_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_88_U(Bert_layer_dataflow_region_2_fifo_w64_d10_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_5_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_4_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_89_U(Bert_layer_dataflow_region_2_fifo_w64_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_6_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_4_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_90_U(Bert_layer_dataflow_region_2_fifo_w64_d8_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_7_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_4_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_91_U(Bert_layer_dataflow_region_2_fifo_w64_d7_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_8_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_4_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_92_U(Bert_layer_dataflow_region_2_fifo_w64_d6_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_1_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_5_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_93_U(Bert_layer_dataflow_region_2_fifo_w64_d12_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_2_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_5_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_94_U(Bert_layer_dataflow_region_2_fifo_w64_d11_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_3_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_5_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_95_U(Bert_layer_dataflow_region_2_fifo_w64_d10_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_4_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_5_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_96_U(Bert_layer_dataflow_region_2_fifo_w64_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_5_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_5_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_97_U(Bert_layer_dataflow_region_2_fifo_w64_d8_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_6_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_5_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_98_U(Bert_layer_dataflow_region_2_fifo_w64_d7_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_7_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_5_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_99_U(Bert_layer_dataflow_region_2_fifo_w64_d6_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_8_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_5_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_100_U(Bert_layer_dataflow_region_2_fifo_w64_d5_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_1_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_6_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_101_U(Bert_layer_dataflow_region_2_fifo_w64_d11_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_2_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_6_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_102_U(Bert_layer_dataflow_region_2_fifo_w64_d10_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_3_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_6_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_103_U(Bert_layer_dataflow_region_2_fifo_w64_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_4_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_6_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_104_U(Bert_layer_dataflow_region_2_fifo_w64_d8_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_5_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_6_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_105_U(Bert_layer_dataflow_region_2_fifo_w64_d7_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_6_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_6_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_106_U(Bert_layer_dataflow_region_2_fifo_w64_d6_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_7_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_6_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_107_U(Bert_layer_dataflow_region_2_fifo_w64_d5_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_8_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_6_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_108_U(Bert_layer_dataflow_region_2_fifo_w64_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_1_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_7_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_109_U(Bert_layer_dataflow_region_2_fifo_w64_d10_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_2_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_7_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_110_U(Bert_layer_dataflow_region_2_fifo_w64_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_3_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_7_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_111_U(Bert_layer_dataflow_region_2_fifo_w64_d8_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_4_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_7_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_112_U(Bert_layer_dataflow_region_2_fifo_w64_d7_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_5_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_7_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_113_U(Bert_layer_dataflow_region_2_fifo_w64_d6_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_6_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_7_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_114_U(Bert_layer_dataflow_region_2_fifo_w64_d5_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_7_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_7_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_115_U(Bert_layer_dataflow_region_2_fifo_w64_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_8_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_7_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_116_U(Bert_layer_dataflow_region_2_fifo_w64_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_1_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_8_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_117_U(Bert_layer_dataflow_region_2_fifo_w64_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_2_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_8_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_118_U(Bert_layer_dataflow_region_2_fifo_w64_d8_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_3_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_8_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_119_U(Bert_layer_dataflow_region_2_fifo_w64_d7_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_4_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_8_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_120_U(Bert_layer_dataflow_region_2_fifo_w64_d6_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_5_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_8_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_121_U(Bert_layer_dataflow_region_2_fifo_w64_d5_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_6_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_8_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_122_U(Bert_layer_dataflow_region_2_fifo_w64_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_7_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_8_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_123_U(Bert_layer_dataflow_region_2_fifo_w64_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_8_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_8_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_124_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_64_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_65_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_66_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_67_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_68_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_69_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_70_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_71_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_72_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_73_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_74_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_75_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_76_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_77_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_78_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_79_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_80_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_81_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_82_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_83_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_84_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_85_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_86_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_87_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_88_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_89_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_90_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_91_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_92_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_93_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_94_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_95_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_96_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_97_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_98_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_99_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_100_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_101_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_102_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_103_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_104_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_105_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_106_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_107_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_108_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_109_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_110_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_111_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_112_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_113_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_114_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_115_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_116_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_117_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_118_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_119_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_120_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_121_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_122_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_123_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_124_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_125_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_126_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_168_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_168_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_169_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_169_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_170_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_170_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_171_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_171_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_172_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_172_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_173_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_173_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_174_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_174_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_175_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_175_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_176_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_176_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_184_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_184_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_192_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_192_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_200_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_200_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_208_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_208_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_216_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_216_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_224_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_224_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_177_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_177_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_178_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_178_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_179_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_179_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_180_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_180_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_181_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_181_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_182_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_182_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_183_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_183_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_cont_1_Loop_data_drain_AB_proc14_U0_U(Bert_layer_dataflow_region_2_start_for_systolic_array_cont_1_Loop_data_drain_AB_proc14_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_186_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_186_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_187_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_187_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_188_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_188_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_189_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_189_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_190_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_190_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_191_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_191_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_185_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_185_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_195_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_195_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_196_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_196_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_197_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_197_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_198_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_198_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_199_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_199_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_193_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_193_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_194_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_194_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_204_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_204_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_205_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_205_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_206_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_206_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_207_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_207_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_201_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_201_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_202_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_202_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_203_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_203_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_213_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_213_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_214_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_214_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_215_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_215_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_209_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_209_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_210_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_210_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_211_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_211_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_212_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_212_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_222_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_222_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_223_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_223_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_217_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_217_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_218_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_218_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_219_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_219_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_220_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_220_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_221_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_221_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_231_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_231_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_225_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_225_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_226_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_226_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_227_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_227_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_228_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_228_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_229_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_229_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_230_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_230_1_U0)' using Shift Registers.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_2_l_bias_scale_j_proc18_p_ZL5buf23_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_2_l_bias_scale_j_proc18_p_ZL5buf23_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_2_l_bias_scale_j_proc18_p_ZL5buf23_5_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_2_l_bias_scale_j_proc18_p_ZL5buf23_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_2_l_bias_scale_j_proc18_p_ZL5buf23_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_2_l_bias_scale_j_proc18_p_ZL5buf23_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_2_l_bias_scale_j_proc18_p_ZL5buf23_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_2_l_bias_scale_j_proc18_p_ZL5buf23_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'ps_id_c_U(Bert_layer_dataflow_region_2_fifo_w6_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_U(Bert_layer_dataflow_region_2_fifo_w64_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_U(Bert_layer_dataflow_region_2_fifo_w128_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_U(Bert_layer_dataflow_region_2_fifo_w512_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_l_bias_scale_j_proc18_U0_U(Bert_layer_dataflow_region_2_start_for_l_bias_scale_j_proc18_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_cont_1_U0_U(Bert_layer_dataflow_region_2_start_for_systolic_array_cont_1_U0)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head22_A_V_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head22_A_V_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_0_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_0_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_0_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_0_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_0_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_0_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_0_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_0_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_0_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_0_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_0_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_0_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_0_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_0_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_0_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_0_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_1_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_1_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d16_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_2_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_1_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_U(Bert_layer_dataflow_region_2_fifo_w64_d15_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_3_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_1_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_1_U(Bert_layer_dataflow_region_2_fifo_w64_d14_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_4_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_1_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_2_U(Bert_layer_dataflow_region_2_fifo_w64_d13_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_5_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_1_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_3_U(Bert_layer_dataflow_region_2_fifo_w64_d12_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_6_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_1_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_4_U(Bert_layer_dataflow_region_2_fifo_w64_d11_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_7_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_1_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_5_U(Bert_layer_dataflow_region_2_fifo_w64_d10_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_8_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_1_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_6_U(Bert_layer_dataflow_region_2_fifo_w64_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_1_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_2_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_7_U(Bert_layer_dataflow_region_2_fifo_w64_d15_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_2_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_2_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_8_U(Bert_layer_dataflow_region_2_fifo_w64_d14_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_3_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_2_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_9_U(Bert_layer_dataflow_region_2_fifo_w64_d13_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_4_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_2_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_10_U(Bert_layer_dataflow_region_2_fifo_w64_d12_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_5_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_2_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_11_U(Bert_layer_dataflow_region_2_fifo_w64_d11_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_6_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_2_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_12_U(Bert_layer_dataflow_region_2_fifo_w64_d10_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_7_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_2_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_13_U(Bert_layer_dataflow_region_2_fifo_w64_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_8_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_2_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_14_U(Bert_layer_dataflow_region_2_fifo_w64_d8_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_1_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_3_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_15_U(Bert_layer_dataflow_region_2_fifo_w64_d14_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_2_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_3_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_16_U(Bert_layer_dataflow_region_2_fifo_w64_d13_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_3_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_3_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_17_U(Bert_layer_dataflow_region_2_fifo_w64_d12_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_4_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_3_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_18_U(Bert_layer_dataflow_region_2_fifo_w64_d11_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_5_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_3_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_19_U(Bert_layer_dataflow_region_2_fifo_w64_d10_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_6_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_3_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_20_U(Bert_layer_dataflow_region_2_fifo_w64_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_7_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_3_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_21_U(Bert_layer_dataflow_region_2_fifo_w64_d8_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_8_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_3_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_22_U(Bert_layer_dataflow_region_2_fifo_w64_d7_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_1_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_4_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_23_U(Bert_layer_dataflow_region_2_fifo_w64_d13_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_2_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_4_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_24_U(Bert_layer_dataflow_region_2_fifo_w64_d12_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_3_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_4_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_25_U(Bert_layer_dataflow_region_2_fifo_w64_d11_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_4_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_4_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_26_U(Bert_layer_dataflow_region_2_fifo_w64_d10_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_5_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_4_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_27_U(Bert_layer_dataflow_region_2_fifo_w64_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_6_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_4_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_28_U(Bert_layer_dataflow_region_2_fifo_w64_d8_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_7_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_4_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_29_U(Bert_layer_dataflow_region_2_fifo_w64_d7_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_8_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_4_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_30_U(Bert_layer_dataflow_region_2_fifo_w64_d6_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_1_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_5_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_31_U(Bert_layer_dataflow_region_2_fifo_w64_d12_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_2_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_5_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_32_U(Bert_layer_dataflow_region_2_fifo_w64_d11_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_3_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_5_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_33_U(Bert_layer_dataflow_region_2_fifo_w64_d10_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_4_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_5_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_34_U(Bert_layer_dataflow_region_2_fifo_w64_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_5_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_5_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_35_U(Bert_layer_dataflow_region_2_fifo_w64_d8_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_6_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_5_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_36_U(Bert_layer_dataflow_region_2_fifo_w64_d7_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_7_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_5_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_37_U(Bert_layer_dataflow_region_2_fifo_w64_d6_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_8_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_5_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_38_U(Bert_layer_dataflow_region_2_fifo_w64_d5_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_1_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_6_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_39_U(Bert_layer_dataflow_region_2_fifo_w64_d11_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_2_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_6_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_40_U(Bert_layer_dataflow_region_2_fifo_w64_d10_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_3_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_6_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_41_U(Bert_layer_dataflow_region_2_fifo_w64_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_4_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_6_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_42_U(Bert_layer_dataflow_region_2_fifo_w64_d8_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_5_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_6_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_43_U(Bert_layer_dataflow_region_2_fifo_w64_d7_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_6_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_6_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_44_U(Bert_layer_dataflow_region_2_fifo_w64_d6_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_7_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_6_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_45_U(Bert_layer_dataflow_region_2_fifo_w64_d5_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_8_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_6_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_46_U(Bert_layer_dataflow_region_2_fifo_w64_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_1_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_7_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_47_U(Bert_layer_dataflow_region_2_fifo_w64_d10_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_2_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_7_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_48_U(Bert_layer_dataflow_region_2_fifo_w64_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_3_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_7_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_49_U(Bert_layer_dataflow_region_2_fifo_w64_d8_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_4_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_7_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_50_U(Bert_layer_dataflow_region_2_fifo_w64_d7_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_5_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_7_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_51_U(Bert_layer_dataflow_region_2_fifo_w64_d6_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_6_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_7_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_52_U(Bert_layer_dataflow_region_2_fifo_w64_d5_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_7_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_7_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_53_U(Bert_layer_dataflow_region_2_fifo_w64_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_8_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_7_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_54_U(Bert_layer_dataflow_region_2_fifo_w64_d3_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_1_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_8_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_55_U(Bert_layer_dataflow_region_2_fifo_w64_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_2_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_8_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_56_U(Bert_layer_dataflow_region_2_fifo_w64_d8_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_3_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_8_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_57_U(Bert_layer_dataflow_region_2_fifo_w64_d7_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_4_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_8_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_58_U(Bert_layer_dataflow_region_2_fifo_w64_d6_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_5_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_8_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_59_U(Bert_layer_dataflow_region_2_fifo_w64_d5_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_6_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_8_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_60_U(Bert_layer_dataflow_region_2_fifo_w64_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_7_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_8_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_61_U(Bert_layer_dataflow_region_2_fifo_w64_d3_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_8_U(Bert_layer_dataflow_region_2_fifo_w8_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_8_U(Bert_layer_dataflow_region_2_fifo_w16_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_62_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_1_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_2_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_3_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_4_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_5_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_6_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_7_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_8_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_9_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_10_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_11_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_12_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_13_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_14_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_15_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_16_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_17_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_18_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_19_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_20_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_21_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_22_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_23_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_24_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_25_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_26_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_27_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_28_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_29_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_30_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_31_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_32_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_33_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_34_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_35_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_36_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_37_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_38_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_39_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_40_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_41_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_42_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_43_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_44_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_45_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_46_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_47_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_48_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_49_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_50_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_51_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_52_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_53_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_54_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_55_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_56_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_57_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_58_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_59_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_60_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_61_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_62_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_63_load_loc_channel_U(Bert_layer_dataflow_region_2_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_104_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_104_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_105_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_105_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_106_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_106_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_107_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_107_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_108_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_108_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_109_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_109_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_110_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_110_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_111_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_111_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_112_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_112_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_120_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_120_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_128_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_128_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_136_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_136_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_144_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_144_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_152_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_152_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_160_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_160_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_113_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_113_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_114_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_114_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_115_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_115_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_116_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_116_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_117_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_117_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_118_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_118_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_119_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_119_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_ds0_1_Loop_data_drain_AB_proc16_U0_U(Bert_layer_dataflow_region_2_start_for_systolic_array_ds0_1_Loop_data_drain_AB_proc16_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_122_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_122_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_123_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_123_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_124_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_124_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_125_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_125_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_126_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_126_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_127_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_127_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_121_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_121_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_131_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_131_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_132_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_132_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_133_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_133_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_134_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_134_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_135_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_135_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_129_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_129_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_130_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_130_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_140_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_140_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_141_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_141_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_142_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_142_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_143_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_143_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_137_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_137_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_138_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_138_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_139_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_139_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_149_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_149_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_150_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_150_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_151_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_151_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_145_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_145_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_146_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_146_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_147_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_147_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_148_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_148_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_158_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_158_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_159_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_159_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_153_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_153_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_154_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_154_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_155_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_155_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_156_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_156_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_157_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_157_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_167_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_167_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_161_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_161_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_162_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_162_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_163_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_163_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_164_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_164_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_165_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_165_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r2_166_1_U0_U(Bert_layer_dataflow_region_2_start_for_PE_int8_int16_r2_166_1_U0)' using Shift Registers.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_2_l_bias_scale_j_proc26_Pipeline_l_bias_scale_j_p_ZL4buf8_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_2_l_bias_scale_j_proc26_Pipeline_l_bias_scale_j_p_ZL4buf8_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_2_l_bias_scale_j_proc26_p_ZL5buf24_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_2_l_bias_scale_j_proc26_p_ZL5buf24_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_2_l_bias_scale_j_proc26_p_ZL5buf24_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_2_l_bias_scale_j_proc26_p_ZL5buf24_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_2_l_bias_scale_j_proc26_p_ZL5buf24_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_2_l_bias_scale_j_proc26_p_ZL5buf24_5_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_2_l_bias_scale_j_proc26_p_ZL5buf24_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_2_l_bias_scale_j_proc26_p_ZL5buf24_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c_U(Bert_layer_dataflow_region_2_fifo_w6_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ps_id_c_U(Bert_layer_dataflow_region_2_fifo_w6_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_U(Bert_layer_dataflow_region_2_fifo_w64_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_U(Bert_layer_dataflow_region_2_fifo_w512_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_l_bias_scale_j_proc26_U0_U(Bert_layer_dataflow_region_2_start_for_l_bias_scale_j_proc26_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_ds0_1_U0_U(Bert_layer_dataflow_region_2_start_for_systolic_array_ds0_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_channel_U(Bert_layer_dataflow_region_2_fifo_w6_d2_S)' using Shift Registers.
INFO: [HLS 200-740] Implementing PIPO Bert_layer_dataflow_region_2_dataflow_in_loop_l_pack_seq30_A_V_RAM_AUTO_1R1W_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_dataflow_region_2_dataflow_in_loop_l_pack_seq30_A_V_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ps_id_c_U(Bert_layer_dataflow_region_2_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_dataflow_region_2_Res_layer0_1_buf_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16_buf13_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16_buf14_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_dataflow_region_2_Layer_norm0_1_buf_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_dataflow_region_2_Layer_norm0_1_mean_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_ram (RAM)' using ultra RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'block_w_ds0_loader_U(Bert_layer_dataflow_region_2_fifo_w128_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inp_sfa_U(Bert_layer_dataflow_region_2_fifo_w64_d4_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'attn_outp_U(Bert_layer_dataflow_region_2_fifo_w512_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sfm_outp_U(Bert_layer_dataflow_region_2_fifo_w64_d512_U)' using Ultra RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'outp_sfa_U(Bert_layer_dataflow_region_2_fifo_w128_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outp_ds0_U(Bert_layer_dataflow_region_2_fifo_w512_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outp_res0_U(Bert_layer_dataflow_region_2_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Linear_layer_ds0_1_U0_U(Bert_layer_dataflow_region_2_start_for_Linear_layer_ds0_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Softmax_layer_1_U0_U(Bert_layer_dataflow_region_2_start_for_Softmax_layer_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Res_layer0_1_U0_U(Bert_layer_dataflow_region_2_start_for_Res_layer0_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Layer_norm0_1_U0_U(Bert_layer_dataflow_region_2_start_for_Layer_norm0_1_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 220.79 seconds. CPU system time: 7.47 seconds. Elapsed time: 299.16 seconds; current allocated memory: 4.519 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 27.58 seconds. CPU system time: 0.57 seconds. Elapsed time: 29.13 seconds; current allocated memory: 4.581 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for Bert_layer_dataflow_region_2.
INFO: [VLOG 209-307] Generating Verilog RTL for Bert_layer_dataflow_region_2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 404.86 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 843.27 seconds. CPU system time: 35.33 seconds. Elapsed time: 1403.38 seconds; current allocated memory: 4.136 GB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3018.707 ; gain = 2.023 ; free physical = 60156 ; free virtual = 160747
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'Bert_layer_dataflow_region_2_dadd_64ns_64ns_64_8_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Bert_layer_dataflow_region_2_dadd_64ns_64ns_64_8_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Bert_layer_dataflow_region_2_dadd_64ns_64ns_64_8_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'Bert_layer_dataflow_region_2_ddiv_64ns_64ns_64_31_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Bert_layer_dataflow_region_2_ddiv_64ns_64ns_64_31_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Bert_layer_dataflow_region_2_ddiv_64ns_64ns_64_31_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'Bert_layer_dataflow_region_2_dsqrt_64ns_64ns_64_30_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Bert_layer_dataflow_region_2_dsqrt_64ns_64ns_64_30_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Bert_layer_dataflow_region_2_dsqrt_64ns_64ns_64_30_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_5_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_5_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_5_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'Bert_layer_dataflow_region_2_fpext_32ns_64_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Bert_layer_dataflow_region_2_fpext_32ns_64_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Bert_layer_dataflow_region_2_fpext_32ns_64_2_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'Bert_layer_dataflow_region_2_fptrunc_64ns_32_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Bert_layer_dataflow_region_2_fptrunc_64ns_32_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Bert_layer_dataflow_region_2_fptrunc_64ns_32_2_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
Running package_xo -xo_path /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_2/Bert_layer_dataflow_region_2/Bert_layer_dataflow_region_2/solution/impl/export.xo -kernel_name Bert_layer_dataflow_region_2 -kernel_xml /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_2/Bert_layer_dataflow_region_2/Bert_layer_dataflow_region_2/solution/impl/ip/../kernel/kernel.xml -kernel_files /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/bert_region_2.cpp -ip_directory /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_2/Bert_layer_dataflow_region_2/Bert_layer_dataflow_region_2/solution/impl/ip/ip_unzip_dir -design_xml /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_2/Bert_layer_dataflow_region_2/Bert_layer_dataflow_region_2/solution/.autopilot/db/Bert_layer_dataflow_region_2.design.xml -debug_directory /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_2/Bert_layer_dataflow_region_2/Bert_layer_dataflow_region_2/solution/.debug -hls_directory /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_2/Bert_layer_dataflow_region_2/Bert_layer_dataflow_region_2/solution/impl/ip/hls_files
package_xo: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3056.699 ; gain = 0.004 ; free physical = 59881 ; free virtual = 160568
INFO: [Common 17-206] Exiting Vivado at Sat Dec  9 00:59:56 2023...
INFO: [HLS 200-802] Generated output file Bert_layer_dataflow_region_2/solution/impl/export.xo
INFO: [HLS 200-111] Finished Command export_design CPU user time: 476.79 seconds. CPU system time: 36.73 seconds. Elapsed time: 557.7 seconds; current allocated memory: 65.918 MB.
INFO: [HLS 200-1510] Running: close_project 
HLS completed successfully
INFO: [HLS 200-112] Total CPU user time: 1326.28 seconds. Total CPU system time: 73.91 seconds. Total elapsed time: 1968.31 seconds; peak allocated memory: 4.646 GB.
INFO: [Common 17-206] Exiting vitis_hls at Sat Dec  9 01:00:07 2023...
