// Seed: 3993118305
module module_0 (
    input id_0,
    output logic id_1,
    inout logic id_2,
    input logic id_3,
    input logic id_4,
    output id_5,
    output logic id_6,
    output id_7,
    input logic id_8,
    input id_9,
    input id_10,
    input logic id_11,
    input id_12,
    input id_13,
    output id_14
);
  logic id_15 = 1;
  assign id_14 = id_12;
  logic id_16;
  assign id_2 = 1;
  always @* begin
    id_5 <= 1 * id_13 - id_8;
  end
  type_29 id_17 (
      .id_0(id_5),
      .id_1(1),
      .id_2(id_15),
      .id_3(1'b0),
      .id_4(1),
      .id_5(1),
      .id_6(1),
      .id_7(id_0)
  );
  logic id_18;
  logic id_19;
endmodule
