# 5-stage-pipelined-cpu-design