#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jun 14 14:16:10 2019
# Process ID: 8748
# Current directory: D:/github_repository/zybo-z7-10/Uart
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11564 D:\github_repository\zybo-z7-10\Uart\Uart.xpr
# Log file: D:/github_repository/zybo-z7-10/Uart/vivado.log
# Journal file: D:/github_repository/zybo-z7-10/Uart\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/github_repository/zybo-z7-10/Uart/Uart.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 725.613 ; gain = 111.441
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: UartReceiver
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 805.496 ; gain = 61.363
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UartReceiver' [D:/github_repository/zybo-z7-10/Uart/Uart.srcs/sources_1/new/UartReceiver.vhd:52]
	Parameter clocks_per_bit bound to: 104 - type: integer 
INFO: [Synth 8-3491] module 'ClockDivider' declared at 'D:/github_repository/zybo-z7-10/Uart/Uart.srcs/sources_1/new/ClockDivider.vhd:35' bound to instance 'U0' of component 'ClockDivider' [D:/github_repository/zybo-z7-10/Uart/Uart.srcs/sources_1/new/UartReceiver.vhd:73]
INFO: [Synth 8-638] synthesizing module 'ClockDivider' [D:/github_repository/zybo-z7-10/Uart/Uart.srcs/sources_1/new/ClockDivider.vhd:43]
	Parameter triggerLimit bound to: 62 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ClockDivider' (1#1) [D:/github_repository/zybo-z7-10/Uart/Uart.srcs/sources_1/new/ClockDivider.vhd:43]
WARNING: [Synth 8-614] signal 'recData' is read in the process but is not in the sensitivity list [D:/github_repository/zybo-z7-10/Uart/Uart.srcs/sources_1/new/UartReceiver.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'UartReceiver' (2#1) [D:/github_repository/zybo-z7-10/Uart/Uart.srcs/sources_1/new/UartReceiver.vhd:52]
WARNING: [Synth 8-3917] design UartReceiver has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design UartReceiver has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design UartReceiver has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design UartReceiver has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design UartReceiver has unconnected port ReceivePin
WARNING: [Synth 8-3331] design UartReceiver has unconnected port i_clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 850.543 ; gain = 106.410
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 850.543 ; gain = 106.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 850.543 ; gain = 106.410
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/github_repository/zybo-z7-10/Uart/Uart.srcs/constrs_1/imports/zybo-z10_workspace/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [D:/github_repository/zybo-z7-10/Uart/Uart.srcs/constrs_1/imports/zybo-z10_workspace/Zybo-Z7-Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1183.617 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1235.254 ; gain = 491.121
10 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1235.254 ; gain = 491.121
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun 14 14:21:26 2019...
