#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Apr  1 23:16:00 2022
# Process ID: 39572
# Current directory: C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent42136 C:\Users\wty02\Desktop\CPU\single_CPU\code\single_CPU\single_CPU.xpr
# Log file: C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/vivado.log
# Journal file: C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.xpr
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir c:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Enable_32bit_Address {true} CONFIG.Byte_Size {8} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {32} CONFIG.Read_Width_A {32} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Load_Init_File {true} CONFIG.Coe_File {c:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/ip.coe} CONFIG.Fill_Remaining_Memory_Locations {false} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_A_Write_Rate {0} CONFIG.EN_SAFETY_CKT {false}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files c:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files c:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs -jobs 8 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files c:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.ip_user_files -ipstatic_source_dir C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.cache/compile_simlib/modelsim} {questa=C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.cache/compile_simlib/questa} {riviera=C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.cache/compile_simlib/riviera} {activehdl=C:/Users/wty02/Desktop/CPU/single_CPU/code/single_CPU/single_CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
refresh_design
