// Seed: 1025045284
`default_nettype wire
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    input logic id_3,
    output id_4,
    input id_5,
    input id_6
);
  assign id_4 = 1;
  logic id_7;
  logic id_8;
  type_14(
      id_3 - id_4, id_6, 1, 1
  );
  logic id_9;
  type_16(
      1, 1
  );
endmodule
