// Seed: 2482581864
module module_0 ();
  wire id_1;
  tri0 id_2, id_3;
  tri0 id_4, id_5, id_6, id_7;
  assign id_4 = id_2;
  assign id_4 = {id_2 << id_3};
endmodule
module module_1 (
    output wand id_0,
    input tri id_1,
    output uwire id_2,
    input wor id_3,
    input supply0 id_4,
    input supply1 id_5,
    input wand id_6,
    input supply1 id_7,
    input wire id_8,
    input uwire id_9,
    output wor id_10,
    input wor id_11,
    output uwire id_12,
    output uwire id_13,
    input uwire id_14,
    output supply0 id_15,
    id_23,
    output tri id_16,
    input tri id_17,
    input supply0 id_18,
    output supply1 id_19,
    input tri id_20,
    id_24,
    output wor id_21
);
  wire id_25, id_26, id_27;
  module_0 modCall_1 ();
endmodule
