# Team Report RISC-V-T19

## Group Members:
- Preet Harquissandas (Repo Master, Team Report Writer)
- Mikhail Agakov
- Ojas Parikh
- Fangnan Tan

## Personal Statements
- [Personal Statement Preet Harquissandas](https://github.com/pharquissandas/RISC-V-T19/blob/main/docs/Personal%20Statement%20-%20Preet%20Harquissandas.md)
- [Personal Statement Mikhail Agakov](https://github.com/pharquissandas/RISC-V-T19/blob/main/docs/Personal%20Statement%20-%20Mikhail%20Agakov.md)
- [Personal Statement Ojas Parikh](https://github.com/pharquissandas/RISC-V-T19/blob/main/docs/Personal%20Statement%20-%20Ojas%20Parikh.md)
- [Personal Statement Fangnan Tan](https://github.com/pharquissandas/RISC-V-T19/blob/main/docs/Personal%20Statement%20-%20Fangnan%20Tan.md)

## Overview of Repository


## Table of Contents

## Important Notes
### Critical Points:
- Ensure to draw attention to significant points such as tests and debugging information.

## Quick Start

## Overview

### Contribution Table
|              | Contributions                 | Preet              | Mikhail          | Ojas                     | Fangnan          |
| ------------ | ----------------------------- | ------------------ | ---------------- | ------------------------ | ---------------- |
| Lab 4        | Program Counter               |                    |         X        |                          |                  |
|              | ALU                           |                    |                  |             X            |                  |
|              | Register File                 |                    |                  |             X            |                  |
|              | Instruction Memory            |         X          |                  |                          |                  |
|              | Control Unit                  |         X          |                  |                          |                  |
|              | Sign Extend                   |         X          |                  |                          |                  |
|              | Testbench                     |                    |                  |                          |        X         |
|              | Topfile/implementation        |                    |        X         |                          |        X         |
| Single Cycle | ALU (refactor)                |        X           |        X         |                          |                  |
|              | Control Path                  |                    |                  |            X             |                  |
|              | Control Unit (refactor)       |        X           |       X          |                          |                  |
|              | Data Memory                   |                    |       X          |                          |        X         |
|              | Data Path                     |                    |                  |                          |        X         |
|              | Instruction Memory (refactor) |        X           |       X          |                          |                  |
|              | Program Counter (refactor)    |                    |                  |                          |        X         |
|              | PCSRC Unit                    |                    |                  |                          |        X         |
|              | Register File (refactor)      |                    |                  |            X             |                  |
|              | Sign Extend (refactor)        |                    |       X          |                          |                  |
|              | Topfile/implementation        |         X          |       X          |                          |                  |
|              | Testbenches                   |         X          |                  |                          |                  |
| Pipelining   | Pipeline Registers            |         X          |                  |                          |                  |
|              | Pipeline Stages               |         X          |                  |                          |       X          |
|              | Hazard Unit                   |         X          |                  |                          |       X          |
| Cache        | Memory (refactor)             |                    |       X          |                          |                  |
|              | Direct mapped cache           |                    |       X          |                          |                  |
|              | Two-way set associative cache |                    |       X          |                          |                  |
| Full RV32I Design | All testbenches          |        X           |                  |                          |                  |
| Full RV32I Design | Module Refactoring       |        X           |       X          |                          |        X         |
| Other        | F1                            |                    |                  |                          |        X         |
|              | Branch Predictor              |        X           |                  |                          |                  |
|              | Unit Testing                  |        X           |                  |                          |                  |
|              | Vbuddy                        |        X           |                  |                          |                  |
|              | FPGA                          |                    |       X          |                          |                  |
|              | Superscalar                   |                    |                  |             X            |                  |



### Proof Of Working CPU on Vbuddy:
#### F1


Link to video



#### Gaussian

Link to video

#### Noisy

Link to video


#### Triangle


Link to video


#### FPGA

Link to video