
clk_reset.v                                                                                                                                                                   100% 3221     6.7MB/s   00:00
memory1__0.mif                                                                                                                                                                100% 3072     7.9MB/s   00:00
build.xst                                                                                                                                                                     100%  154   493.3KB/s   00:00
stage3pixels_d__0.mif                                                                                                                                                         100%   32KB  49.0MB/s   00:00
memory3__0.mif                                                                                                                                                                100% 3072    11.4MB/s   00:00
upload.sh                                                                                                                                                                     100%   36   121.4KB/s   00:00
environment.sh                                                                                                                                                                100%   67   233.7KB/s   00:00
TerminalTest.v                                                                                                                                                                100%   27KB  46.0MB/s   00:00
build.sh                                                                                                                                                                      100%  120   373.4KB/s   00:00
build.ucf                                                                                                                                                                     100%  668     1.7MB/s   00:00
memory2__0.mif                                                                                                                                                                100% 3072     8.7MB/s   00:00
build.prj                                                                                                                                                                     100%   53   149.4KB/s   00:00
characterMatrix__0.mif                                                                                                                                                        100%   12KB  27.1MB/s   00:00
memory0__0.mif                                                                                                                                                                100% 3072     8.8MB/s   00:00
registers__0.mif                                                                                                                                                              100%  288   797.7KB/s   00:00
upload-prom.sh                                                                                                                                                                100%   41   146.4KB/s   00:00
XST script file: build.xst
constraints: build.ucf
Release 9.2i - xst J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
-->
Parameter TMPDIR set to build/xst_temp
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s

-->

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "src/build.prj"

---- Target Parameters
Output Format                      : NGC
Output File Name                   : "build/synthesized.ngc"
Target Device                      : XC3S500E-FG320-4

---- Source Options
Top Module Name                    : TerminalTest

---- General Options
Optimization Effort                : 1
Optimization Goal                  : SPEED

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "src/TerminalTest.v" in library work
Compiling verilog file "src/clk_reset.v" in library work
Module <TerminalTest> compiled
Module <clk_reset> compiled
No errors in compilation
Analysis of file <"src/build.prj"> succeeded.


=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <TerminalTest> in library <work>.

Analyzing hierarchy for module <clk_reset> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <TerminalTest>.
INFO:Xst:2546 - "src/TerminalTest.v" line 485: reading initialization file "registers__0.mif".
INFO:Xst:2546 - "src/TerminalTest.v" line 788: reading initialization file "characterMatrix__0.mif".
INFO:Xst:2546 - "src/TerminalTest.v" line 796: reading initialization file "stage3pixels_d__0.mif".
INFO:Xst:2546 - "src/TerminalTest.v" line 800: reading initialization file "memory0__0.mif".
INFO:Xst:2546 - "src/TerminalTest.v" line 802: reading initialization file "memory1__0.mif".
INFO:Xst:2546 - "src/TerminalTest.v" line 804: reading initialization file "memory2__0.mif".
INFO:Xst:2546 - "src/TerminalTest.v" line 806: reading initialization file "memory3__0.mif".
Module <TerminalTest> is correct for synthesis.

Analyzing module <clk_reset> in library <work>.
Module <clk_reset> is correct for synthesis.

    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <clk_in_buffer> in unit <clk_reset>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <clk_in_buffer> in unit <clk_reset>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <clk_in_buffer> in unit <clk_reset>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <dcm50> in unit <clk_reset>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <dcm50> in unit <clk_reset>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <dcm50> in unit <clk_reset>.
    Set user-defined property "DSS_MODE =  NONE" for instance <dcm50> in unit <clk_reset>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <dcm50> in unit <clk_reset>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <dcm50> in unit <clk_reset>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <dcm50> in unit <clk_reset>.
    Set user-defined property "FACTORY_JF =  C080" for instance <dcm50> in unit <clk_reset>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <dcm50> in unit <clk_reset>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <dcm50> in unit <clk_reset>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <dcm50> in unit <clk_reset>.
    Set user-defined property "CLKIN_PERIOD =  20.0000000000000000" for instance <dcm50> in unit <clk_reset>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <dcm50> in unit <clk_reset>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <dcm50> in unit <clk_reset>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <dcm50> in unit <clk_reset>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <dcm100> in unit <clk_reset>.
    Set user-defined property "CLKIN_PERIOD =  10.0000000000000000" for instance <dcm100> in unit <clk_reset>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <dcm100> in unit <clk_reset>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <dcm100> in unit <clk_reset>.
    Set user-defined property "DSS_MODE =  NONE" for instance <dcm100> in unit <clk_reset>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <dcm100> in unit <clk_reset>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <dcm100> in unit <clk_reset>.
    Set user-defined property "FACTORY_JF =  C080" for instance <dcm100> in unit <clk_reset>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <dcm100> in unit <clk_reset>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <dcm100> in unit <clk_reset>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <dcm100> in unit <clk_reset>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <dcm100> in unit <clk_reset>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <dcm100> in unit <clk_reset>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <dcm100> in unit <clk_reset>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <dcm100> in unit <clk_reset>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clk_reset>.
    Related source file is "src/clk_reset.v".
    Found 24-bit up counter for signal <reset_counter>.
    Found 1-bit register for signal <reset_p>.
    Found 1-bit register for signal <reset_s>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <clk_reset> synthesized.


Synthesizing Unit <TerminalTest>.
    Related source file is "src/TerminalTest.v".
WARNING:Xst:646 - Signal <execOpResult_5_then_container__0<63:32>> is assigned but never used.
WARNING:Xst:1781 - Signal <stage3pixels_d__0> is used but never assigned. Tied to default value.
WARNING:Xst:646 - Signal <instructionRegister__0<1:0>> is assigned but never used.
WARNING:Xst:646 - Signal <pc_d_element0_container__0<0>> is assigned but never used.
WARNING:Xst:646 - Signal <memoryWordAddress__0<28:13>> is assigned but never used.
    Found 32x32-bit single-port RAM <Mram_registers__0> for signal <registers__0>.
    Found 4096x8-bit dual-port RAM <Mram_characterMatrix__0> for signal <characterMatrix__0>.
    Found 1024x8-bit single-port RAM <Mram_memory0__0> for signal <memory0__0>.
    Found 1024x8-bit single-port RAM <Mram_memory1__0> for signal <memory1__0>.
    Found 1024x8-bit single-port RAM <Mram_memory2__0> for signal <memory2__0>.
    Found 1024x8-bit single-port RAM <Mram_memory3__0> for signal <memory3__0>.
    Found finite state machine <FSM_0> for signal <state__0>.
    -----------------------------------------------------------------------
    | States             | 14                                             |
    | Transitions        | 26                                             |
    | Inputs             | 11                                             |
    | Outputs            | 18                                             |
    | Clock              | mp__0 (rising_edge)                            |
    | Reset              | reset__0 (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <state__1>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 20                                             |
    | Inputs             | 4                                              |
    | Outputs            | 7                                              |
    | Clock              | mp__0 (rising_edge)                            |
    | Clock enable       | state__1$not0000 (positive)                    |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
    Found 16384x2-bit ROM for signal <$varindex0002> created at line 784.
    Found 32-bit register for signal <aluImmediate__0>.
    Found 8-bit 4-to-1 multiplexer for signal <byteToWordData__0>.
    Found 1-bit 4-to-1 multiplexer for signal <byteToWordSignBit__0>.
    Found 4-bit down counter for signal <clocksUntilStable__0>.
    Found 1-bit xor2 for signal <clocksUntilStable__0$xor0000> created at line 632.
    Found 4-bit down counter for signal <clocksUntilStable__1>.
    Found 1-bit xor2 for signal <clocksUntilStable__1$xor0000> created at line 648.
    Found 1-bit register for signal <dataOutRegister__0>.
    Found 1-bit register for signal <dataOutRegister__1>.
    Found 8-bit register for signal <dataRegister__0>.
    Found 32-bit adder for signal <execOpResult_0_else__0>.
    Found 32-bit subtractor for signal <execOpResult_0_then__0>.
    Found 32-bit shifter logical right for signal <execOpResult_5_else__0>.
    Found 64-bit shifter logical right for signal <execOpResult_5_then_container__0>.
    Found 32-bit 8-to-1 multiplexer for signal <execOpResult__0>.
    Found 32-bit shifter logical left for signal <execOpResult__0$shift0000> created at line 546.
    Found 32-bit xor2 for signal <execOpResult__0$xor0000> created at line 558.
    Found 32-bit register for signal <firstRegisterValue__0>.
    Found 32-bit register for signal <instructionRegister__0>.
    Found 32-bit comparator less for signal <isLTS__0>.
    Found 32-bit comparator less for signal <isLTU__0>.
    Found 32-bit register for signal <memoryAddressRegister__0>.
    Found 32-bit adder for signal <memoryAddressRegister__0$addsub0000>.
    Found 8-bit register for signal <memoryReadData0__0>.
    Found 8-bit register for signal <memoryReadData1__0>.
    Found 8-bit register for signal <memoryReadData2__0>.
    Found 8-bit register for signal <memoryReadData3__0>.
    Found 32-bit register for signal <memoryReadDataRegister__0>.
    Found 32-bit register for signal <oldPc__0>.
    Found 1-bit register for signal <parity__0>.
    Found 1-bit register for signal <partialBranchCondition__0>.
    Found 1-bit 4-to-1 multiplexer for signal <partialBranchCondition_d__0>.
    Found 32-bit comparator equal for signal <partialBranchCondition_d__0$cmp_eq0000> created at line 608.
    Found 32-bit register for signal <pc__0>.
    Found 32-bit adder for signal <pc__0$share0000> created at line 357.
    Found 1-bit xor2 for signal <pc__0$xor0000> created at line 434.
    Found 32-bit adder for signal <pc_d_element0_container__0>.
    Found 1-bit register for signal <previousPs2Clock__0>.
    Found 1-bit register for signal <previousValue__0>.
    Found 1-bit register for signal <previousValue__1>.
    Found 13-bit up counter for signal <ps2ClockWatchdogCounter__0>.
    Found 1-bit xor2 for signal <ps2ClockWatchdogCounter__0$xor0000> created at line 661.
    Found 3-bit register for signal <receivedBitCount__0>.
    Found 3-bit adder for signal <receivedBitCount__0$addsub0000> created at line 702.
    Found 32-bit register for signal <registerReadValue__0>.
    Found 32-bit adder for signal <registerWriteValue__0$addsub0000> created at line 587.
    Found 1-bit register for signal <secondReadCycle__0>.
    Found 8-bit register for signal <shiftRegister__0>.
    Found 1-bit register for signal <stage1hblank__0>.
    Found 1-bit register for signal <stage1hsync__0>.
    Found 1-bit register for signal <stage1p__0>.
    Found 1-bit register for signal <stage1vblank__0>.
    Found 1-bit register for signal <stage1vsync__0>.
    Found 10-bit up counter for signal <stage1x__0>.
    Found 10-bit up counter for signal <stage1y__0>.
    Found 1-bit register for signal <stage2blank__0>.
    Found 8-bit register for signal <stage2character__0>.
    Found 1-bit register for signal <stage2hsync__0>.
    Found 3-bit register for signal <stage2pixelX__0>.
    Found 4-bit register for signal <stage2pixelY__0>.
    Found 1-bit register for signal <stage2vsync__0>.
    Found 1-bit register for signal <stage3blank__0>.
    Found 1-bit register for signal <stage3hsync__0>.
    Found 2-bit register for signal <stage3pixels__0>.
    Found 1-bit register for signal <stage3pixelSelector__0>.
    Found 1-bit register for signal <stage3vsync__0>.
    Found 1-bit xor2 for signal <state_d_condition__0>.
    Found 1-bit register for signal <sync1__0>.
    Found 1-bit register for signal <sync1__1>.
    Found 1-bit register for signal <sync2__0>.
    Found 1-bit register for signal <sync2__1>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   6 RAM(s).
	inferred   1 ROM(s).
	inferred   5 Counter(s).
	inferred 348 D-type flip-flop(s).
	inferred   7 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred  42 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <TerminalTest> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 1024x8-bit single-port RAM                            : 4
 32x32-bit single-port RAM                             : 1
 4096x8-bit dual-port RAM                              : 1
# ROMs                                                 : 1
 16384x2-bit ROM                                       : 1
# Adders/Subtractors                                   : 7
 3-bit adder                                           : 1
 32-bit adder                                          : 5
 32-bit subtractor                                     : 1
# Counters                                             : 6
 10-bit up counter                                     : 2
 13-bit up counter                                     : 1
 24-bit up counter                                     : 1
 4-bit down counter                                    : 2
# Registers                                            : 45
 1-bit register                                        : 26
 2-bit register                                        : 1
 3-bit register                                        : 2
 32-bit register                                       : 8
 4-bit register                                        : 1
 8-bit register                                        : 7
# Comparators                                          : 3
 32-bit comparator equal                               : 1
 32-bit comparator less                                : 2
# Multiplexers                                         : 4
 1-bit 4-to-1 multiplexer                              : 2
 32-bit 8-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 3
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
 64-bit shifter logical right                          : 1
# Xors                                                 : 6
 1-bit xor2                                            : 5
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <state__1> on signal <state__1[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 011
 010   | 010
 011   | 110
 100   | 001
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state__0> on signal <state__0[1:4]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0101
 0101  | 1000
 0110  | 1011
 0111  | 0111
 1000  | 0110
 1001  | 1010
 1010  | 1001
 1011  | 0100
 1100  | 1100
 1101  | 1101
-------------------
Loading device for application Rf_Device from file '3s500e.nph' in environment /home/martin/Xilinx92i.
INFO:Xst:2694 - Unit <TerminalTest> : The ROM <Mrom__varindex0002> will be implemented as a read-only BLOCK RAM, absorbing the register: <stage3pixels__0>.
INFO:Xst:2691 - Unit <TerminalTest> : The RAM <Mram_characterMatrix__0> will be implemented as a BLOCK RAM, absorbing the following register(s): <stage2character__0>.
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <mp__0>         | rise     |
    |     weA            | connected to signal <writeEnable__0> | high     |
    |     addrA          | connected to signal <memoryAddressRegister__0> |          |
    |     diA            | connected to signal <memoryWriteData__0> |          |
    -----------------------------------------------------------------------
    | optimisation       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <mp__0>         | rise     |
    |     addrB          | connected to signal <stage1x__0>    |          |
    |     doB            | connected to signal <stage2character__0> |          |
    -----------------------------------------------------------------------
    | optimisation       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:2691 - Unit <TerminalTest> : The RAM <Mram_memory1__0> will be implemented as a BLOCK RAM, absorbing the following register(s): <memoryReadData1__0>.
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <mp__0>         | rise     |
    |     weA            | connected to signal <memoryWriteMask__0> | high     |
    |     addrA          | connected to signal <memoryAddressRegister__0> |          |
    |     diA            | connected to signal <memoryWriteData__0> |          |
    |     doA            | connected to signal <memoryReadData1__0> |          |
    -----------------------------------------------------------------------
    | optimisation       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:2691 - Unit <TerminalTest> : The RAM <Mram_memory0__0> will be implemented as a BLOCK RAM, absorbing the following register(s): <memoryReadData0__0>.
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <mp__0>         | rise     |
    |     weA            | connected to signal <memoryWriteMask__0> | high     |
    |     addrA          | connected to signal <memoryAddressRegister__0> |          |
    |     diA            | connected to signal <memoryWriteData__0> |          |
    |     doA            | connected to signal <memoryReadData0__0> |          |
    -----------------------------------------------------------------------
    | optimisation       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:2691 - Unit <TerminalTest> : The RAM <Mram_memory2__0> will be implemented as a BLOCK RAM, absorbing the following register(s): <memoryReadData2__0>.
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <mp__0>         | rise     |
    |     weA            | connected to signal <memoryWriteMask__0> | high     |
    |     addrA          | connected to signal <memoryAddressRegister__0> |          |
    |     diA            | connected to signal <memoryWriteData__0> |          |
    |     doA            | connected to signal <memoryReadData2__0> |          |
    -----------------------------------------------------------------------
    | optimisation       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:2691 - Unit <TerminalTest> : The RAM <Mram_memory3__0> will be implemented as a BLOCK RAM, absorbing the following register(s): <memoryReadData3__0>.
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <mp__0>         | rise     |
    |     weA            | connected to signal <memoryWriteMask__0> | high     |
    |     addrA          | connected to signal <memoryAddressRegister__0> |          |
    |     diA            | connected to signal <memoryWriteData__0> |          |
    |     doA            | connected to signal <memoryReadData3__0> |          |
    -----------------------------------------------------------------------
    | optimisation       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:2691 - Unit <TerminalTest> : The RAM <Mram_registers__0> will be implemented as a BLOCK RAM, absorbing the following register(s): <registerReadValue__0>.
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <mp__0>         | rise     |
    |     enA            | connected to signal <_cmp_ne0000>   | high     |
    |     weA            | connected to signal <_and0000>      | high     |
    |     addrA          | connected to signal <registersAddress__0> |          |
    |     diA            | connected to signal <registerWriteValue__0> |          |
    |     doA            | connected to signal <registerReadValue__0> |          |
    -----------------------------------------------------------------------
    | optimisation       | speed                               |          |
    -----------------------------------------------------------------------
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16384-word x 2-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <mp__0>         | rise     |
    |     weA            | connected to signal <pc_d_addR__1>  | high     |
    |     addrA          | connected to signal <stage2pixelX__0> |          |
    |     diA            | connected to signal <pc_d_addR__1>  |          |
    |     doA            | connected to signal <stage3pixels__0> |          |
    -----------------------------------------------------------------------
    | optimisation       | speed                               |          |
    -----------------------------------------------------------------------
WARNING:Xst:2677 - Node <memoryAddressRegister__0_15> of sequential type is unconnected in block <TerminalTest>.
WARNING:Xst:2677 - Node <memoryAddressRegister__0_16> of sequential type is unconnected in block <TerminalTest>.
WARNING:Xst:2677 - Node <memoryAddressRegister__0_17> of sequential type is unconnected in block <TerminalTest>.
WARNING:Xst:2677 - Node <memoryAddressRegister__0_18> of sequential type is unconnected in block <TerminalTest>.
WARNING:Xst:2677 - Node <memoryAddressRegister__0_19> of sequential type is unconnected in block <TerminalTest>.
WARNING:Xst:2677 - Node <memoryAddressRegister__0_20> of sequential type is unconnected in block <TerminalTest>.
WARNING:Xst:2677 - Node <memoryAddressRegister__0_21> of sequential type is unconnected in block <TerminalTest>.
WARNING:Xst:2677 - Node <memoryAddressRegister__0_22> of sequential type is unconnected in block <TerminalTest>.
WARNING:Xst:2677 - Node <memoryAddressRegister__0_23> of sequential type is unconnected in block <TerminalTest>.
WARNING:Xst:2677 - Node <memoryAddressRegister__0_24> of sequential type is unconnected in block <TerminalTest>.
WARNING:Xst:2677 - Node <memoryAddressRegister__0_25> of sequential type is unconnected in block <TerminalTest>.
WARNING:Xst:2677 - Node <memoryAddressRegister__0_26> of sequential type is unconnected in block <TerminalTest>.
WARNING:Xst:2677 - Node <memoryAddressRegister__0_27> of sequential type is unconnected in block <TerminalTest>.
WARNING:Xst:2677 - Node <memoryAddressRegister__0_28> of sequential type is unconnected in block <TerminalTest>.
WARNING:Xst:2677 - Node <memoryAddressRegister__0_29> of sequential type is unconnected in block <TerminalTest>.
WARNING:Xst:2677 - Node <memoryAddressRegister__0_30> of sequential type is unconnected in block <TerminalTest>.
WARNING:Xst:2677 - Node <instructionRegister__0_0> of sequential type is unconnected in block <TerminalTest>.
WARNING:Xst:2677 - Node <instructionRegister__0_1> of sequential type is unconnected in block <TerminalTest>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# RAMs                                                 : 7
 1024x8-bit single-port block RAM                      : 4
 16384x2-bit single-port block RAM                     : 1
 32x32-bit single-port block RAM                       : 1
 4096x8-bit dual-port block RAM                        : 1
# Adders/Subtractors                                   : 7
 3-bit adder                                           : 1
 32-bit adder                                          : 5
 32-bit subtractor                                     : 1
# Counters                                             : 6
 10-bit up counter                                     : 2
 13-bit up counter                                     : 1
 24-bit up counter                                     : 1
 4-bit down counter                                    : 2
# Registers                                            : 265
 Flip-Flops                                            : 265
# Comparators                                          : 3
 32-bit comparator equal                               : 1
 32-bit comparator less                                : 2
# Multiplexers                                         : 4
 1-bit 4-to-1 multiplexer                              : 2
 32-bit 8-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 3
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
 64-bit shifter logical right                          : 1
# Xors                                                 : 6
 1-bit xor2                                            : 5
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <aluImmediate__0_11> in Unit <TerminalTest> is equivalent to the following 20 FFs/Latches, which will be removed : <aluImmediate__0_12> <aluImmediate__0_13> <aluImmediate__0_14> <aluImmediate__0_15> <aluImmediate__0_16> <aluImmediate__0_17> <aluImmediate__0_18> <aluImmediate__0_19> <aluImmediate__0_20> <aluImmediate__0_21> <aluImmediate__0_22> <aluImmediate__0_23> <aluImmediate__0_24> <aluImmediate__0_25> <aluImmediate__0_26> <aluImmediate__0_27> <aluImmediate__0_28> <aluImmediate__0_29> <aluImmediate__0_30> <aluImmediate__0_31>

Optimizing unit <TerminalTest> ...

Mapping all equations...
Building and optimizing final netlist ...
FlipFlop state__0_FFd1 has been replicated 2 time(s)
FlipFlop state__0_FFd2 has been replicated 2 time(s)
FlipFlop state__0_FFd3 has been replicated 2 time(s)
FlipFlop state__0_FFd4 has been replicated 2 time(s)

Final Macro Processing ...

Processing Unit <TerminalTest> :
	Found 2-bit shift register for signal <sync2__0>.
	Found 2-bit shift register for signal <sync2__1>.
	Found 2-bit shift register for signal <stage3vsync__0>.
	Found 2-bit shift register for signal <stage3hsync__0>.
	Found 2-bit shift register for signal <stage3pixelSelector__0>.
	Found 2-bit shift register for signal <m__0/reset_s>.
Unit <TerminalTest> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 306
 Flip-Flops                                            : 306
# Shift Registers                                      : 6
 2-bit shift register                                  : 6

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : build/synthesized.ngc
Output Format                      : NGC
Optimization Goal                  : SPEED
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 9

Cell Usage :
# BELS                             : 2065
#      GND                         : 1
#      INV                         : 10
#      LUT1                        : 53
#      LUT2                        : 138
#      LUT2_D                      : 3
#      LUT2_L                      : 2
#      LUT3                        : 392
#      LUT3_D                      : 4
#      LUT3_L                      : 2
#      LUT4                        : 741
#      LUT4_D                      : 8
#      LUT4_L                      : 21
#      MULT_AND                    : 17
#      MUXCY                       : 312
#      MUXF5                       : 148
#      MUXF6                       : 1
#      VCC                         : 1
#      XORCY                       : 211
# FlipFlops/Latches                : 312
#      FD                          : 17
#      FDE                         : 183
#      FDR                         : 19
#      FDRE                        : 44
#      FDRS                        : 40
#      FDS                         : 9
# RAMS                             : 9
#      RAMB16_S1                   : 2
#      RAMB16_S36                  : 1
#      RAMB16_S4_S4                : 2
#      RAMB16_S9                   : 4
# Shift Registers                  : 6
#      SRL16                       : 6
# Clock Buffers                    : 6
#      BUFG                        : 6
# IO Buffers                       : 9
#      IBUF                        : 3
#      IBUFG                       : 1
#      OBUF                        : 5
# DCMs                             : 2
#      DCM_SP                      : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4

 Number of Slices:                     745  out of   4656    16%
 Number of Slice Flip Flops:           312  out of   9312     3%
 Number of 4 input LUTs:              1380  out of   9312    14%
    Number used as logic:             1374
    Number used as Shift registers:      6
 Number of IOs:                          9
 Number of bonded IOBs:                  9  out of    232     3%
 Number of BRAMs:                        9  out of     20    45%
 Number of GCLKs:                        6  out of     24    25%
 Number of DCMs:                         2  out of      4    50%

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
m__0/clk100_0                      | BUFG                   | 294   |
m__0/clk50_out                     | BUFG                   | 26    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.260ns (Maximum Frequency: 107.991MHz)
   Minimum input arrival time before clock: 3.366ns
   Maximum output required time after clock: 5.693ns
   Maximum combinational path delay: 3.225ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'm__0/clk100_0'
  Clock period: 9.260ns (frequency: 107.991MHz)
  Total number of paths / destination ports: 16418 / 578
-------------------------------------------------------------------------
Delay:               9.260ns (Levels of Logic = 34)
  Source:            state__0_FFd3_1 (FF)
  Destination:       pc__0_31 (FF)
  Source Clock:      m__0/clk100_0 rising
  Destination Clock: m__0/clk100_0 rising

  Data Path: state__0_FFd3_1 to pc__0_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q             3   0.591   0.706  state__0_FFd3_1 (state__0_FFd3_1)
     LUT3_D:I0->O         12   0.704   0.996  state__0_Out11 (state__0_cmp_eq0009)
     LUT4:I2->O            1   0.704   0.424  pc__0_mux0001<29>1 (pc__0_mux0001<29>)
     LUT4:I3->O            1   0.704   0.000  Madd_pc__0_share0000_lut<2> (N112)
     MUXCY:S->O            1   0.464   0.000  Madd_pc__0_share0000_cy<2> (Madd_pc__0_share0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pc__0_share0000_cy<3> (Madd_pc__0_share0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pc__0_share0000_cy<4> (Madd_pc__0_share0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pc__0_share0000_cy<5> (Madd_pc__0_share0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pc__0_share0000_cy<6> (Madd_pc__0_share0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pc__0_share0000_cy<7> (Madd_pc__0_share0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pc__0_share0000_cy<8> (Madd_pc__0_share0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pc__0_share0000_cy<9> (Madd_pc__0_share0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pc__0_share0000_cy<10> (Madd_pc__0_share0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pc__0_share0000_cy<11> (Madd_pc__0_share0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pc__0_share0000_cy<12> (Madd_pc__0_share0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pc__0_share0000_cy<13> (Madd_pc__0_share0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pc__0_share0000_cy<14> (Madd_pc__0_share0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pc__0_share0000_cy<15> (Madd_pc__0_share0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pc__0_share0000_cy<16> (Madd_pc__0_share0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pc__0_share0000_cy<17> (Madd_pc__0_share0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pc__0_share0000_cy<18> (Madd_pc__0_share0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pc__0_share0000_cy<19> (Madd_pc__0_share0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pc__0_share0000_cy<20> (Madd_pc__0_share0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pc__0_share0000_cy<21> (Madd_pc__0_share0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pc__0_share0000_cy<22> (Madd_pc__0_share0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pc__0_share0000_cy<23> (Madd_pc__0_share0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pc__0_share0000_cy<24> (Madd_pc__0_share0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pc__0_share0000_cy<25> (Madd_pc__0_share0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pc__0_share0000_cy<26> (Madd_pc__0_share0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pc__0_share0000_cy<27> (Madd_pc__0_share0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pc__0_share0000_cy<28> (Madd_pc__0_share0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pc__0_share0000_cy<29> (Madd_pc__0_share0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Madd_pc__0_share0000_cy<30> (Madd_pc__0_share0000_cy<30>)
     XORCY:CI->O           1   0.804   0.499  Madd_pc__0_share0000_xor<31> (pc__0_share0000<31>)
     LUT2:I1->O            1   0.704   0.000  pc__0_mux0000<31>1 (N4672)
     FDRS:D                    0.308          pc__0_31
    ----------------------------------------
    Total                      9.260ns (6.635ns logic, 2.625ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'm__0/clk50_out'
  Clock period: 6.609ns (frequency: 151.318MHz)
  Total number of paths / destination ports: 901 / 73
-------------------------------------------------------------------------
Delay:               6.609ns (Levels of Logic = 8)
  Source:            m__0/reset_counter_8 (FF)
  Destination:       m__0/reset_counter_0 (FF)
  Source Clock:      m__0/clk50_out rising
  Destination Clock: m__0/clk50_out rising

  Data Path: m__0/reset_counter_8 to m__0/reset_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.591   0.622  m__0/reset_counter_8 (m__0/reset_counter_8)
     LUT4:I0->O            1   0.704   0.000  m__0/reset_counting_cmp_eq0000_wg_lut<0> (N01)
     MUXCY:S->O            1   0.464   0.000  m__0/reset_counting_cmp_eq0000_wg_cy<0> (m__0/reset_counting_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  m__0/reset_counting_cmp_eq0000_wg_cy<1> (m__0/reset_counting_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  m__0/reset_counting_cmp_eq0000_wg_cy<2> (m__0/reset_counting_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  m__0/reset_counting_cmp_eq0000_wg_cy<3> (m__0/reset_counting_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  m__0/reset_counting_cmp_eq0000_wg_cy<4> (m__0/reset_counting_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O          21   0.331   1.128  m__0/reset_counting_cmp_eq0000_wg_cy<5> (m__0/reset_counting_cmp_eq0000)
     INV:I->O             68   0.704   1.274  m__0/reset_counting1_INV_0 (reset__0)
     FDRE:CE                   0.555          m__0/reset_counter_0
    ----------------------------------------
    Total                      6.609ns (3.585ns logic, 3.024ns route)
                                       (54.2% logic, 45.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm__0/clk50_out'
  Total number of paths / destination ports: 49 / 25
-------------------------------------------------------------------------
Offset:              3.366ns (Levels of Logic = 1)
  Source:            m__0/dcm100:LOCKED (PAD)
  Destination:       m__0/reset_counter_0 (FF)
  Destination Clock: m__0/clk50_out rising

  Data Path: m__0/dcm100:LOCKED to m__0/reset_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    DCM_SP:LOCKED          1   0.000   0.499  m__0/dcm100 (m__0/ddr_clk_ok)
     LUT3:I1->O           24   0.704   1.252  m__0/reset_counter_or00001 (m__0/reset_counter_or0000)
     FDRE:R                    0.911          m__0/reset_counter_0
    ----------------------------------------
    Total                      3.366ns (1.615ns logic, 1.751ns route)
                                       (48.0% logic, 52.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm__0/clk100_0'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.059ns (Levels of Logic = 1)
  Source:            pinG14 (PAD)
  Destination:       Mshreg_sync2__0 (FF)
  Destination Clock: m__0/clk100_0 rising

  Data Path: pinG14 to Mshreg_sync2__0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  pinG14_IBUF (pinG14_IBUF)
     SRL16:D                   0.421          Mshreg_sync2__0
    ----------------------------------------
    Total                      2.059ns (1.639ns logic, 0.420ns route)
                                       (79.6% logic, 20.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm__0/clk100_0'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              5.693ns (Levels of Logic = 2)
  Source:            stage3blank__0 (FF)
  Destination:       pinH14 (PAD)
  Source Clock:      m__0/clk100_0 rising

  Data Path: stage3blank__0 to pinH14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.595  stage3blank__0 (stage3blank__0)
     LUT4:I0->O            3   0.704   0.531  outputPixel__01 (pinG15_OBUF)
     OBUF:I->O                 3.272          pinH14_OBUF (pinH14)
    ----------------------------------------
    Total                      5.693ns (4.567ns logic, 1.126ns route)
                                       (80.2% logic, 19.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Delay:               3.225ns (Levels of Logic = 1)
  Source:            m__0/dcm100:CLK0 (PAD)
  Destination:       m__0/dcm100:CLKFB (PAD)

  Data Path: m__0/dcm100:CLK0 to m__0/dcm100:CLKFB
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    DCM_SP:CLK0            1   0.000   0.420  m__0/dcm100 (m__0/clk100_0)
     BUFG:I->O           303   1.457   1.348  m__0/clk100_0_buffer (mp__0)
    DCM_SP:CLKFB               0.000          m__0/dcm100
    ----------------------------------------
    Total                      3.225ns (1.457ns logic, 1.768ns route)
                                       (45.2% logic, 54.8% route)

=========================================================================
CPU : 39.06 / 39.11 s | Elapsed : 39.00 / 39.00 s

-->


Total memory usage is 462488 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   26 (   0 filtered)
Number of infos    :   16 (   0 filtered)

*** Error in `xst': double free or corruption (fasttop): 0x0000000002494e80 ***
======= Backtrace: =========
/lib/x86_64-linux-gnu/libc.so.6(+0x7908b)[0x7f47c974308b]
/lib/x86_64-linux-gnu/libc.so.6(+0x82c3a)[0x7f47c974cc3a]
/lib/x86_64-linux-gnu/libc.so.6(cfree+0x4c)[0x7f47c9750d2c]
/usr/lib/x86_64-linux-gnu/libstdc++.so.5(_ZdlPv+0xe)[0x7f47ca04ec7e]
/home/martin/Xilinx92i/bin/lin64/libxercesc.so(_ZN11xercesc_2_717MemoryManagerImpl10deallocateEPv+0xc)[0x7f47c931408c]
/home/martin/Xilinx92i/bin/lin64/libxalanc.so(_ZN11xalanc_1_1014XSLTEngineImpl9terminateEv+0x410)[0x7f47be25fa10]
/home/martin/Xilinx92i/bin/lin64/libxalanc.so(_ZN11xalanc_1_108XSLTInitD1Ev+0x51)[0x7f47be261281]
/home/martin/Xilinx92i/bin/lin64/libxalanc.so(_ZN11xalanc_1_1016XalanTransformer9terminateEv+0x84)[0x7f47be1cc2c4]
/home/martin/Xilinx92i/bin/lin64/libTw_Report.so(+0x110e9)[0x7f47c2b420e9]
/home/martin/Xilinx92i/bin/lin64/libTw_Report.so(+0xf473)[0x7f47c2b40473]
======= Memory map: ========
00400000-00403000 r-xp 00000000 08:01 535221                             /home/martin/Xilinx92i/bin/lin64/xst
00502000-00503000 rw-p 00002000 08:01 535221                             /home/martin/Xilinx92i/bin/lin64/xst
023e4000-0df1a000 rw-p 00000000 00:00 0                                  [heap]
7f47b4000000-7f47b4021000 rw-p 00000000 00:00 0
7f47b4021000-7f47b8000000 ---p 00000000 00:00 0
7f47ba719000-7f47ba9cd000 rw-p 00000000 00:00 0
7f47bae00000-7f47bae3f000 r-xp 00000000 08:01 531542                     /home/martin/Xilinx92i/spartan3e/bin/lin64/libDlySpar3e_DelayCalculator.so
7f47bae3f000-7f47baf3f000 ---p 0003f000 08:01 531542                     /home/martin/Xilinx92i/spartan3e/bin/lin64/libDlySpar3e_DelayCalculator.so
7f47baf3f000-7f47baf4b000 rw-p 0003f000 08:01 531542                     /home/martin/Xilinx92i/spartan3e/bin/lin64/libDlySpar3e_DelayCalculator.so
7f47baf4b000-7f47baf99000 r-xp 00000000 08:01 531541                     /home/martin/Xilinx92i/spartan3e/bin/lin64/libPdsSpar3e_PdlBels.so
7f47baf99000-7f47bb099000 ---p 0004e000 08:01 531541                     /home/martin/Xilinx92i/spartan3e/bin/lin64/libPdsSpar3e_PdlBels.so
7f47bb099000-7f47bb09d000 rw-p 0004e000 08:01 531541                     /home/martin/Xilinx92i/spartan3e/bin/lin64/libPdsSpar3e_PdlBels.so
7f47bb09d000-7f47bb0a2000 rw-p 00000000 00:00 0
7f47bb0a2000-7f47bb0c9000 r-xp 00000000 08:01 531546                     /home/martin/Xilinx92i/spartan3e/bin/lin64/libPdsSpar3e_PdlComps.so
7f47bb0c9000-7f47bb1c9000 ---p 00027000 08:01 531546                     /home/martin/Xilinx92i/spartan3e/bin/lin64/libPdsSpar3e_PdlComps.so
7f47bb1c9000-7f47bb1cb000 rw-p 00027000 08:01 531546                     /home/martin/Xilinx92i/spartan3e/bin/lin64/libPdsSpar3e_PdlComps.so
7f47bb1cb000-7f47bb1ce000 rw-p 00000000 00:00 0
7f47bb5cf000-7f47bb6e2000 rw-p 00000000 00:00 0
7f47bb71d000-7f47bb722000 r-xp 00000000 08:01 531557                     /home/martin/Xilinx92i/spartan3e/bin/lin64/libRfSpar3e_Facade.so
7f47bb722000-7f47bb822000 ---p 00005000 08:01 531557                     /home/martin/Xilinx92i/spartan3e/bin/lin64/libRfSpar3e_Facade.so
7f47bb822000-7f47bb823000 rw-p 00005000 08:01 531557                     /home/martin/Xilinx92i/spartan3e/bin/lin64/libRfSpar3e_Facade.so
7f47bb823000-7f47bba3b000 rw-p 00000000 00:00 0
7f47bbacb000-7f47bbb01000 rw-p 00000000 00:00 0
7f47bbc09000-7f47bbc26000 r-xp 00000000 08:01 537331                     /home/martin/Xilinx92i/bin/lin64/libNgd_Util.so
7f47bbc26000-7f47bbd25000 ---p 0001d000 08:01 537331                     /home/martin/Xilinx92i/bin/lin64/libNgd_Util.so
7f47bbd25000-7f47bbd27000 rw-p 0001c000 08:01 537331                     /home/martin/Xilinx92i/bin/lin64/libNgd_Util.so
7f47bbd27000-7f47bbd41000 rw-p 00000000 00:00 0
7f47bbd41000-7f47bbd51000 r-xp 00000000 08:01 537400                     /home/martin/Xilinx92i/bin/lin64/libXdh_Time.so
7f47bbd51000-7f47bbe50000 ---p 00010000 08:01 537400                     /home/martin/Xilinx92i/bin/lin64/libXdh_Time.so
7f47bbe50000-7f47bbe51000 rw-p 0000f000 08:01 537400                     /home/martin/Xilinx92i/bin/lin64/libXdh_Time.so
7f47bbe51000-7f47bbe9f000 r-xp 00000000 08:01 537212                     /home/martin/Xilinx92i/bin/lin64/libNgd.so
7f47bbe9f000-7f47bbf9e000 ---p 0004e000 08:01 537212                     /home/martin/Xilinx92i/bin/lin64/libNgd.so
7f47bbf9e000-7f47bbfa3000 rw-p 0004d000 08:01 537212                     /home/martin/Xilinx92i/bin/lin64/libNgd.so
7f47bbfa3000-7f47bbfa6000 rw-p 00000000 00:00 0
7f47bbfa6000-7f47bbfd4000 r-xp 00000000 08:01 537269                     /home/martin/Xilinx92i/bin/lin64/libXdh_NgdConv.so
7f47bbfd4000-7f47bc0d3000 ---p 0002e000 08:01 537269                     /home/martin/Xilinx92i/bin/lin64/libXdh_NgdConv.so
7f47bc0d3000-7f47bc0d7000 rw-p 0002d000 08:01 537269                     /home/martin/Xilinx92i/bin/lin64/libXdh_NgdConv.so
7f47bc0d7000-7f47bc0dc000 r-xp 00000000 08:01 537476                     /home/martin/Xilinx92i/bin/lin64/libXdh_FileConv.so
7f47bc0dc000-7f47bc1db000 ---p 00005000 08:01 537476                     /home/martin/Xilinx92i/bin/lin64/libXdh_FileConv.so
7f47bc1db000-7f47bc1dc000 rw-p 00004000 08:01 537476                     /home/martin/Xilinx92i/bin/lin64/libXdh_FileConv.so
7f47bc1dc000-7f47bc212000 r-xp 00000000 08:01 537251                     /home/martin/Xilinx92i/bin/lin64/libHdcC_NTRC.so
7f47bc212000-7f47bc312000 ---p 00036000 08:01 537251                     /home/martin/Xilinx92i/bin/lin64/libHdcC_NTRC.so
7f47bc312000-7f47bc314000 rw-p 00036000 08:01 537251                     /home/martin/Xilinx92i/bin/lin64/libHdcC_NTRC.so
7f47bc314000-7f47bc315000 rw-p 00000000 00:00 0
7f47bc315000-7f47bc337000 r-xp 00000000 08:01 537312                     /home/martin/Xilinx92i/bin/lin64/libHdcC_Container.so
7f47bc337000-7f47bc436000 ---p 00022000 08:01 537312                     /home/martin/Xilinx92i/bin/lin64/libHdcC_Container.so
7f47bc436000-7f47bc438000 rw-p 00021000 08:01 537312                     /home/martin/Xilinx92i/bin/lin64/libHdcC_Container.so
7f47bc438000-7f47bc4bb000 r-xp 00000000 08:01 537163                     /home/martin/Xilinx92i/bin/lin64/libHdcC_HDProject.so
7f47bc4bb000-7f47bc5ba000 ---p 00083000 08:01 537163                     /home/martin/Xilinx92i/bin/lin64/libHdcC_HDProject.so
7f47bc5ba000-7f47bc5bf000 rw-p 00082000 08:01 537163                     /home/martin/Xilinx92i/bin/lin64/libHdcC_HDProject.so
7f47bc5bf000-7f47bc609000 rw-p 00000000 00:00 0
7f47bc609000-7f47bc60e000 r-xp 00000000 08:01 537473                     /home/martin/Xilinx92i/bin/lin64/libUtilC_Utilities.so
7f47bc60e000-7f47bc70e000 ---p 00005000 08:01 537473                     /home/martin/Xilinx92i/bin/lin64/libUtilC_Utilities.so
7f47bc70e000-7f47bc70f000 rw-p 00005000 08:01 537473                     /home/martin/Xilinx92i/bin/lin64/libUtilC_Utilities.so
7f47bc70f000-7f47bc750000 rw-p 00000000 00:00 0
7f47bc750000-7f47bc7dd000 r-xp 00000000 08:01 537155                     /home/martin/Xilinx92i/bin/lin64/libNCD_Pref.so
7f47bc7dd000-7f47bc8dd000 ---p 0008d000 08:01 537155                     /home/martin/Xilinx92i/bin/lin64/libNCD_Pref.so
7f47bc8dd000-7f47bc8e5000 rw-p 0008d000 08:01 537155                     /home/martin/Xilinx92i/bin/lin64/libNCD_Pref.so
7f47bc8e5000-7f47bc8e8000 r-xp 00000000 08:01 537489                     /home/martin/Xilinx92i/bin/lin64/libXdh_PartAnno.so
7f47bc8e8000-7f47bc9e7000 ---p 00003000 08:01 537489                     /home/martin/Xilinx92i/bin/lin64/libXdh_PartAnno.so
7f47bc9e7000-7f47bc9e8000 rw-p 00002000 08:01 537489                     /home/martin/Xilinx92i/bin/lin64/libXdh_PartAnno.so
7f47bc9e8000-7f47bca6b000 r-xp 00000000 08:01 537160                     /home/martin/Xilinx92i/bin/lin64/libPdrBas_Rules.so
7f47bca6b000-7f47bcb6a000 ---p 00083000 08:01 537160                     /home/martin/Xilinx92i/bin/lin64/libPdrBas_Rules.so
7f47bcb6a000-7f47bcb72000 rw-p 00082000 08:01 537160                     /home/martin/Xilinx92i/bin/lin64/libPdrBas_Rules.so
7f47bcb72000-7f47bcb8a000 r-xp 00000000 08:01 537362                     /home/martin/Xilinx92i/bin/lin64/libNCD_DesignHelpers.so
7f47bcb8a000-7f47bcc8a000 ---p 00018000 08:01 537362                     /home/martin/Xilinx92i/bin/lin64/libNCD_DesignHelpers.so
7f47bcc8a000-7f47bcc8b000 rw-p 00018000 08:01 537362                     /home/martin/Xilinx92i/bin/lin64/libNCD_DesignHelpers.so
7f47bcc8b000-7f47bcd20000 r-xp 00000000 08:01 537145                     /home/martin/Xilinx92i/bin/lin64/libNCD_Design.so
7f47bcd20000-7f47bce20000 ---p 00095000 08:01 537145                     /home/martin/Xilinx92i/bin/lin64/libNCD_Design.so
7f47bce20000-7f47bce2e000 rw-p 00095000 08:01 537145                     /home/martin/Xilinx92i/bin/lin64/libNCD_Design.so
7f47bce2e000-7f47bce2f000 rw-p 00000000 00:00 0
7f47bce2f000-7f47bce3b000 r-xp 00000000 08:01 537423                     /home/martin/Xilinx92i/bin/lin64/libXdh_Lib.so
7f47bce3b000-7f47bcf3a000 ---p 0000c000 08:01 537423                     /home/martin/Xilinx92i/bin/lin64/libXdh_Lib.so
7f47bcf3a000-7f47bcf3b000 rw-p 0000b000 08:01 537423                     /home/martin/Xilinx92i/bin/lin64/libXdh_Lib.so
7f47bcf3b000-7f47bcf4a000 r-xp 00000000 08:01 537404                     /home/martin/Xilinx92i/bin/lin64/libXdh_MapCorr.so
7f47bcf4a000-7f47bd04a000 ---p 0000f000 08:01 537404                     /home/martin/Xilinx92i/bin/lin64/libXdh_MapCorr.so
7f47bd04a000-7f47bd04b000 rw-p 0000f000 08:01 537404                     /home/martin/Xilinx92i/bin/lin64/libXdh_MapCorr.so
7f47bd04b000-7f47bd063000 r-xp 00000000 08:01 537360                     /home/martin/Xilinx92i/bin/lin64/libParh_Utilities.so
7f47bd063000-7f47bd163000 ---p 00018000 08:01 537360                     /home/martin/Xilinx92i/bin/lin64/libParh_Utilities.so
7f47bd163000-7f47bd164000 rw-p 00018000 08:01 537360                     /home/martin/Xilinx92i/bin/lin64/libParh_Utilities.so
7f47bd164000-7f47bd183000 r-xp 00000000 08:01 537319                     /home/martin/Xilinx92i/bin/lin64/libSpd.so
7f47bd183000-7f47bd282000 ---p 0001f000 08:01 537319                     /home/martin/Xilinx92i/bin/lin64/libSpd.so
7f47bd282000-7f47bd284000 rw-p 0001e000 08:01 537319                     /home/martin/Xilinx92i/bin/lin64/libSpd.so
7f47bd284000-7f47bd2bb000 r-xp 00000000 08:01 537246                     /home/martin/Xilinx92i/bin/lin64/libXml.so
7f47bd2bb000-7f47bd3ba000 ---p 00037000 08:01 537246                     /home/martin/Xilinx92i/bin/lin64/libXml.so
7f47bd3ba000-7f47bd3bd000 rw-p 00036000 08:01 537246                     /home/martin/Xilinx92i/bin/lin64/libXml.so
7f47bd3bd000-7f47bd448000 r-xp 00000000 08:01 537158                     /home/martin/Xilinx92i/bin/lin64/libPrjrep_Repository.so
7f47bd448000-7f47bd547000 ---p 0008b000 08:01 537158                     /home/martin/Xilinx92i/bin/lin64/libPrjrep_Repository.so
7f47bd547000-7f47bd54c000 rw-p 0008a000 08:01 537158                     /home/martin/Xilinx92i/bin/lin64/libPrjrep_Repository.so
7f47bd54c000-7f47bd54d000 rw-p 00000000 00:00 0
7f47bd54d000-7f47bd565000 r-xp 00000000 08:01 537365                     /home/martin/Xilinx92i/bin/lin64/libXdh_Dump.so
7f47bd565000-7f47bd664000 ---p 00018000 08:01 537365                     /home/martin/Xilinx92i/bin/lin64/libXdh_Dump.so
7f47bd664000-7f47bd666000 rw-p 00017000 08:01 537365                     /home/martin/Xilinx92i/bin/lin64/libXdh_Dump.so
7f47bd666000-7f47bd670000 r-xp 00000000 08:01 537444                     /home/martin/Xilinx92i/bin/lin64/libXdh_Modular.so
7f47bd670000-7f47bd76f000 ---p 0000a000 08:01 537444                     /home/martin/Xilinx92i/bin/lin64/libXdh_Modular.so
7f47bd76f000-7f47bd770000 rw-p 00009000 08:01 537444                     /home/martin/Xilinx92i/bin/lin64/libXdh_Modular.so
7f47bd770000-7f47bd7ac000 r-xp 00000000 08:01 537234                     /home/martin/Xilinx92i/bin/lin64/libXdh_Tsd.so
7f47bd7ac000-7f47bd8ac000 ---p 0003c000 08:01 537234                     /home/martin/Xilinx92i/bin/lin64/libXdh_Tsd.so
7f47bd8ac000-7f47bd8af000 rw-p 0003c000 08:01 537234                     /home/martin/Xilinx92i/bin/lin64/libXdh_Tsd.so
7f47bd8af000-7f47bd8dd000 r-xp 00000000 08:01 537272                     /home/martin/Xilinx92i/bin/lin64/libTsd.so
7f47bd8dd000-7f47bd9dc000 ---p 0002e000 08:01 537272                     /home/martin/Xilinx92i/bin/lin64/libTsd.so
7f47bd9dc000-7f47bd9df000 rw-p 0002d000 08:01 537272                     /home/martin/Xilinx92i/bin/lin64/libTsd.so
7f47bd9df000-7f47bdab5000 r-xp 00000000 08:01 537121                     /home/martin/Xilinx92i/bin/lin64/libSecurity.so
7f47bdab5000-7f47bdbb4000 ---p 000d6000 08:01 537121                     /home/martin/Xilinx92i/bin/lin64/libSecurity.so
7f47bdbb4000-7f47bdbbf000 rw-p 000d5000 08:01 537121                     /home/martin/Xilinx92i/bin/lin64/libSecurity.so
7f47bdbbf000-7f47bdbc0000 rw-p 00000000 00:00 0
7f47bdbc0000-7f47bdbcc000 r-xp 00000000 08:01 537431                     /home/martin/Xilinx92i/bin/lin64/libCoreu_Utilities.so
7f47bdbcc000-7f47bdccb000 ---p 0000c000 08:01 537431                     /home/martin/Xilinx92i/bin/lin64/libCoreu_Utilities.so
7f47bdccb000-7f47bdccc000 rw-p 0000b000 08:01 537431                     /home/martin/Xilinx92i/bin/lin64/libCoreu_Utilities.so
7f47bdccc000-7f47bdcf5000 r-xp 00000000 08:01 537284                     /home/martin/Xilinx92i/bin/lin64/libCs_UcfReader.so
7f47bdcf5000-7f47bddf4000 ---p 00029000 08:01 537284                     /home/martin/Xilinx92i/bin/lin64/libCs_UcfReader.so
7f47bddf4000-7f47bddf6000 rw-p 00028000 08:01 537284                     /home/martin/Xilinx92i/bin/lin64/libCs_UcfReader.so
7f47bddf6000-7f47bde0c000 r-xp 00000000 08:01 537375                     /home/martin/Xilinx92i/bin/lin64/libCs_Util.so
7f47bde0c000-7f47bdf0c000 ---p 00016000 08:01 537375                     /home/martin/Xilinx92i/bin/lin64/libCs_Util.so
7f47bdf0c000-7f47bdf0d000 rw-p 00016000 08:01 537375                     /home/martin/Xilinx92i/bin/lin64/libCs_Util.so
7f47bdf0d000-7f47bdf15000 rw-p 00000000 00:00 0
7f47bdf15000-7f47be30b000 r-xp 00000000 08:01 537067                     /home/martin/Xilinx92i/bin/lin64/libxalanc.so
7f47be30b000-7f47be40b000 ---p 003f6000 08:01 537067                     /home/martin/Xilinx92i/bin/lin64/libxalanc.so
7f47be40b000-7f47be429000 rw-p 003f6000 08:01 537067                     /home/martin/Xilinx92i/bin/lin64/libxalanc.so
7f47be429000-7f47be42d000 rw-p 00000000 00:00 0
7f47be42d000-7f47be43a000 r-xp 00000000 08:01 537418                     /home/martin/Xilinx92i/bin/lin64/libCs_ResolutionHelper.so
7f47be43a000-7f47be539000 ---p 0000d000 08:01 537418                     /home/martin/Xilinx92i/bin/lin64/libCs_ResolutionHelper.so
7f47be539000-7f47be53a000 rw-p 0000c000 08:01 537418                     /home/martin/Xilinx92i/bin/lin64/libCs_ResolutionHelper.so
7f47be53a000-7f47be554000 r-xp 00000000 08:01 537343                     /home/martin/Xilinx92i/bin/lin64/libTw_TimingModel.so
7f47be554000-7f47be653000 ---p 0001a000 08:01 537343                     /home/martin/Xilinx92i/bin/lin64/libTw_TimingModel.so
7f47be653000-7f47be655000 rw-p 00019000 08:01 537343                     /home/martin/Xilinx92i/bin/lin64/libTw_TimingModel.so
7f47be655000-7f47be65c000 r-xp 00000000 08:01 537461                     /home/martin/Xilinx92i/bin/lin64/libDrm_Tilemap.so
7f47be65c000-7f47be75c000 ---p 00007000 08:01 537461                     /home/martin/Xilinx92i/bin/lin64/libDrm_Tilemap.so
7f47be75c000-7f47be75d000 rw-p 00007000 08:01 537461                     /home/martin/Xilinx92i/bin/lin64/libDrm_Tilemap.so
7f47be75d000-7f47be77d000 r-xp 00000000 08:01 537317                     /home/martin/Xilinx92i/bin/lin64/libRf_BoolEquation.so
7f47be77d000-7f47be87c000 ---p 00020000 08:01 537317                     /home/martin/Xilinx92i/bin/lin64/libRf_BoolEquation.so
7f47be87c000-7f47be87e000 rw-p 0001f000 08:01 537317                     /home/martin/Xilinx92i/bin/lin64/libRf_BoolEquation.so
7f47be87e000-7f47be88e000 rw-p 00000000 00:00 0
7f47be88e000-7f47be894000 r-xp 00000000 08:01 537466                     /home/martin/Xilinx92i/bin/lin64/libParh_Clevo.so
7f47be894000-7f47be994000 ---p 00006000 08:01 537466                     /home/martin/Xilinx92i/bin/lin64/libParh_Clevo.so
7f47be994000-7f47be995000 rw-p 00006000 08:01 537466                     /home/martin/Xilinx92i/bin/lin64/libParh_Clevo.so
7f47be995000-7f47be9bb000 r-xp 00000000 08:01 537297                     /home/martin/Xilinx92i/bin/lin64/libPower_ManagerNC.so
7f47be9bb000-7f47beaba000 ---p 00026000 08:01 537297                     /home/martin/Xilinx92i/bin/lin64/libPower_ManagerNC.so
7f47beaba000-7f47beabd000 rw-p 00025000 08:01 537297                     /home/martin/Xilinx92i/bin/lin64/libPower_ManagerNC.so
7f47beabd000-7f47beb56000 r-xp 00000000 08:01 537149                     /home/martin/Xilinx92i/bin/lin64/libPower_Manager.so
7f47beb56000-7f47bec55000 ---p 00099000 08:01 537149                     /home/martin/Xilinx92i/bin/lin64/libPower_Manager.so
7f47bec55000-7f47bec5c000 rw-p 00098000 08:01 537149                     /home/martin/Xilinx92i/bin/lin64/libPower_Manager.so
7f47bec5c000-7f47bec6c000 rw-p 00000000 00:00 0
7f47bec6c000-7f47bec83000 r-xp 00000000 08:01 537368                     /home/martin/Xilinx92i/bin/lin64/libRf_TilePinHelpersBase.so
7f47bec83000-7f47bed83000 ---p 00017000 08:01 537368                     /home/martin/Xilinx92i/bin/lin64/libRf_TilePinHelpersBase.so
7f47bed83000-7f47bed84000 rw-p 00017000 08:01 537368                     /home/martin/Xilinx92i/bin/lin64/libRf_TilePinHelpersBase.so
7f47bed84000-7f47bedac000 r-xp 00000000 08:01 537287                     /home/martin/Xilinx92i/bin/lin64/libCs_PcfReader.so
7f47bedac000-7f47beeac000 ---p 00028000 08:01 537287                     /home/martin/Xilinx92i/bin/lin64/libCs_PcfReader.so
7f47beeac000-7f47beeae000 rw-p 00028000 08:01 537287                     /home/martin/Xilinx92i/bin/lin64/libCs_PcfReader.so
7f47beeae000-7f47beec5000 r-xp 00000000 08:01 537370                     /home/martin/Xilinx92i/bin/lin64/libCs_DeviceHelpers.so
7f47beec5000-7f47befc4000 ---p 00017000 08:01 537370                     /home/martin/Xilinx92i/bin/lin64/libCs_DeviceHelpers.so
7f47befc4000-7f47befc6000 rw-p 00016000 08:01 537370                     /home/martin/Xilinx92i/bin/lin64/libCs_DeviceHelpers.so
7f47befc6000-7f47befca000 r-xp 00000000 08:01 537484                     /home/martin/Xilinx92i/bin/lin64/libScript_TcTask.so
7f47befca000-7f47bf0c9000 ---p 00004000 08:01 537484                     /home/martin/Xilinx92i/bin/lin64/libScript_TcTask.so
7f47bf0c9000-7f47bf0ca000 rw-p 00003000 08:01 537484                     /home/martin/Xilinx92i/bin/lin64/libScript_TcTask.so
7f47bf0ca000-7f47bf0d9000 r-xp 00000000 08:01 537403                     /home/martin/Xilinx92i/bin/lin64/libbasdr.so
7f47bf0d9000-7f47bf1d9000 ---p 0000f000 08:01 537403                     /home/martin/Xilinx92i/bin/lin64/libbasdr.so
7f47bf1d9000-7f47bf1da000 rw-p 0000f000 08:01 537403                     /home/martin/Xilinx92i/bin/lin64/libbasdr.so
7f47bf1da000-7f47bf1dd000 r-xp 00000000 08:01 537491                     /home/martin/Xilinx92i/bin/lin64/libXda_eventmgr.so
7f47bf1dd000-7f47bf2dc000 ---p 00003000 08:01 537491                     /home/martin/Xilinx92i/bin/lin64/libXda_eventmgr.so
7f47bf2dc000-7f47bf2dd000 rw-p 00002000 08:01 537491                     /home/martin/Xilinx92i/bin/lin64/libXda_eventmgr.so
7f47bf2dd000-7f47bf2f0000 r-xp 00000000 08:01 537386                     /home/martin/Xilinx92i/bin/lin64/libXdh_Corr.so
7f47bf2f0000-7f47bf3f0000 ---p 00013000 08:01 537386                     /home/martin/Xilinx92i/bin/lin64/libXdh_Corr.so
7f47bf3f0000-7f47bf3f1000 rw-p 00013000 08:01 537386                     /home/martin/Xilinx92i/bin/lin64/libXdh_Corr.so
7f47bf3f1000-7f47bf3fa000 r-xp 00000000 08:01 537445                     /home/martin/Xilinx92i/bin/lin64/libXdh_Tag.so
7f47bf3fa000-7f47bf4f9000 ---p 00009000 08:01 537445                     /home/martin/Xilinx92i/bin/lin64/libXdh_Tag.so
7f47bf4f9000-7f47bf4fa000 rw-p 00008000 08:01 537445                     /home/martin/Xilinx92i/bin/lin64/libXdh_Tag.so
7f47bf4fa000-7f47bf523000 r-xp 00000000 08:01 537281                     /home/martin/Xilinx92i/bin/lin64/libXdh_Prim.so
7f47bf523000-7f47bf623000 ---p 00029000 08:01 537281                     /home/martin/Xilinx92i/bin/lin64/libXdh_Prim.so
7f47bf623000-7f47bf626000 rw-p 00029000 08:01 537281                     /home/martin/Xilinx92i/bin/lin64/libXdh_Prim.so
7f47bf626000-7f47bf638000 r-xp 00000000 08:01 537392                     /home/martin/Xilinx92i/bin/lin64/libXdh_ViewCorr.so
7f47bf638000-7f47bf737000 ---p 00012000 08:01 537392                     /home/martin/Xilinx92i/bin/lin64/libXdh_ViewCorr.so
7f47bf737000-7f47bf738000 rw-p 00011000 08:01 537392                     /home/martin/Xilinx92i/bin/lin64/libXdh_ViewCorr.so
7f47bf738000-7f47bf746000 r-xp 00000000 08:01 537412                     /home/martin/Xilinx92i/bin/lin64/libXdh_Shape.so
7f47bf746000-7f47bf846000 ---p 0000e000 08:01 537412                     /home/martin/Xilinx92i/bin/lin64/libXdh_Shape.so
7f47bf846000-7f47bf847000 rw-p 0000e000 08:01 537412                     /home/martin/Xilinx92i/bin/lin64/libXdh_Shape.so
7f47bf847000-7f47bf867000 r-xp 00000000 08:01 537318                     /home/martin/Xilinx92i/bin/lin64/libParh_NCDTracker.so
7f47bf867000-7f47bf966000 ---p 00020000 08:01 537318                     /home/martin/Xilinx92i/bin/lin64/libParh_NCDTracker.so
7f47bf966000-7f47bf968000 rw-p 0001f000 08:01 537318                     /home/martin/Xilinx92i/bin/lin64/libParh_NCDTracker.so
7f47bf968000-7f47bf96a000 r-xp 00000000 08:01 537492                     /home/martin/Xilinx92i/bin/lin64/libParh_PitHelpers.so
7f47bf96a000-7f47bfa6a000 ---p 00002000 08:01 537492                     /home/martin/Xilinx92i/bin/lin64/libParh_PitHelpers.so
7f47bfa6a000-7f47bfa6b000 rw-p 00002000 08:01 537492                     /home/martin/Xilinx92i/bin/lin64/libParh_PitHelpers.so
7f47bfa6b000-7f47bfad0000 r-xp 00000000 08:01 537190                     /home/martin/Xilinx92i/bin/lin64/libGi_Guide.so
7f47bfad0000-7f47bfbd0000 ---p 00065000 08:01 537190                     /home/martin/Xilinx92i/bin/lin64/libGi_Guide.so
7f47bfbd0000-7f47bfbd4000 rw-p 00065000 08:01 537190                     /home/martin/Xilinx92i/bin/lin64/libGi_Guide.so
7f47bfbd4000-7f47bfbd7000 r-xp 00000000 08:01 537487                     /home/martin/Xilinx92i/bin/lin64/libXdh_HierDesign.so
7f47bfbd7000-7f47bfcd6000 ---p 00003000 08:01 537487                     /home/martin/Xilinx92i/bin/lin64/libXdh_HierDesign.so
7f47bfcd6000-7f47bfcd7000 rw-p 00002000 08:01 537487                     /home/martin/Xilinx92i/bin/lin64/libXdh_HierDesign.so
7f47bfcd7000-7f47bfcf0000 r-xp 00000000 08:01 537352                     /home/martin/Xilinx92i/bin/lin64/libXdh_Bmgr.so
7f47bfcf0000-7f47bfdf0000 ---p 00019000 08:01 537352                     /home/martin/Xilinx92i/bin/lin64/libXdh_Bmgr.so
7f47bfdf0000-7f47bfdf1000 rw-p 00019000 08:01 537352                     /home/martin/Xilinx92i/bin/lin64/libXdh_Bmgr.so
7f47bfdf1000-7f47bfe18000 r-xp 00000000 08:01 537289                     /home/martin/Xilinx92i/bin/lin64/libXdh_Iset.so
7f47bfe18000-7f47bff17000 ---p 00027000 08:01 537289                     /home/martin/Xilinx92i/bin/lin64/libXdh_Iset.so
7f47bff17000-7f47bff1b000 rw-p 00026000 08:01 537289                     /home/martin/Xilinx92i/bin/lin64/libXdh_Iset.so
7f47bff1b000-7f47bff4d000 r-xp 00000000 08:01 537259                     /home/martin/Xilinx92i/bin/lin64/libPdr_Base.so
7f47bff4d000-7f47c004c000 ---p 00032000 08:01 537259                     /home/martin/Xilinx92i/bin/lin64/libPdr_Base.so
7f47c004c000-7f47c004f000 rw-p 00031000 08:01 537259                     /home/martin/Xilinx92i/bin/lin64/libPdr_Base.so
7f47c004f000-7f47c0067000 r-xp 00000000 08:01 537363                     /home/martin/Xilinx92i/bin/lin64/libXCad_CadHelpers.so
7f47c0067000-7f47c0166000 ---p 00018000 08:01 537363                     /home/martin/Xilinx92i/bin/lin64/libXCad_CadHelpers.so
7f47c0166000-7f47c0168000 rw-p 00017000 08:01 537363                     /home/martin/Xilinx92i/bin/lin64/libXCad_CadHelpers.so
7f47c0168000-7f47c017d000 r-xp 00000000 08:01 537379                     /home/martin/Xilinx92i/bin/lin64/libXCad_Rho.so
7f47c017d000-7f47c027d000 ---p 00015000 08:01 537379                     /home/martin/Xilinx92i/bin/lin64/libXCad_Rho.so
7f47c027d000-7f47c027e000 rw-p 00015000 08:01 537379                     /home/martin/Xilinx92i/bin/lin64/libXCad_Rho.so
7f47c027e000-7f47c0285000 r-xp 00000000 08:01 537459                     /home/martin/Xilinx92i/bin/lin64/libXCad_HDHelpers.so
7f47c0285000-7f47c0385000 ---p 00007000 08:01 537459                     /home/martin/Xilinx92i/bin/lin64/libXCad_HDHelpers.so
7f47c0385000-7f47c0386000 rw-p 00007000 08:01 537459                     /home/martin/Xilinx92i/bin/lin64/libXCad_HDHelpers.so
7f47c0386000-7f47c03b4000 r-xp 00000000 08:01 537270                     /home/martin/Xilinx92i/bin/lin64/libMhReport.so
7f47c03b4000-7f47c04b4000 ---p 0002e000 08:01 537270                     /home/martin/Xilinx92i/bin/lin64/libMhReport.so
7f47c04b4000-7f47c04b7000 rw-p 0002e000 08:01 537270                     /home/martin/Xilinx92i/bin/lin64/libMhReport.so
7f47c04b7000-7f47c05e7000 r-xp 00000000 08:01 537105                     /home/martin/Xilinx92i/bin/lin64/libRt.so
7f47c05e7000-7f47c06e7000 ---p 00130000 08:01 537105                     /home/martin/Xilinx92i/bin/lin64/libRt.so
7f47c06e7000-7f47c06ef000 rw-p 00130000 08:01 537105                     /home/martin/Xilinx92i/bin/lin64/libRt.so
7f47c06ef000-7f47c0707000 r-xp 00000000 08:01 537359                     /home/martin/Xilinx92i/bin/lin64/libMhDataparser.so
7f47c0707000-7f47c0807000 ---p 00018000 08:01 537359                     /home/martin/Xilinx92i/bin/lin64/libMhDataparser.so
7f47c0807000-7f47c0809000 rw-p 00018000 08:01 537359                     /home/martin/Xilinx92i/bin/lin64/libMhDataparser.so
7f47c0809000-7f47c085d000 r-xp 00000000 08:01 537206                     /home/martin/Xilinx92i/bin/lin64/libMhConstr.so
7f47c085d000-7f47c095d000 ---p 00054000 08:01 537206                     /home/martin/Xilinx92i/bin/lin64/libMhConstr.so
7f47c095d000-7f47c0961000 rw-p 00054000 08:01 537206                     /home/martin/Xilinx92i/bin/lin64/libMhConstr.so
7f47c0961000-7f47c09b6000 r-xp 00000000 08:01 537207                     /home/martin/Xilinx92i/bin/lin64/libPackChange.so
7f47c09b6000-7f47c0ab5000 ---p 00055000 08:01 537207                     /home/martin/Xilinx92i/bin/lin64/libPackChange.so
7f47c0ab5000-7f47c0ab8000 rw-p 00054000 08:01 537207                     /home/martin/Xilinx92i/bin/lin64/libPackChange.so
7f47c0ab8000-7f47c0ad0000 r-xp 00000000 08:01 537356                     /home/martin/Xilinx92i/bin/lin64/libPackParts.so
7f47c0ad0000-7f47c0bd0000 ---p 00018000 08:01 537356                     /home/martin/Xilinx92i/bin/lin64/libPackParts.so
7f47c0bd0000-7f47c0bd2000 rw-p 00018000 08:01 537356                     /home/martin/Xilinx92i/bin/lin64/libPackParts.so
7f47c0bd2000-7f47c0c76000 r-xp 00000000 08:01 537141                     /home/martin/Xilinx92i/bin/lin64/libPackSolver.so
7f47c0c76000-7f47c0d76000 ---p 000a4000 08:01 537141                     /home/martin/Xilinx92i/bin/lin64/libPackSolver.so
7f47c0d76000-7f47c0d7e000 rw-p 000a4000 08:01 537141                     /home/martin/Xilinx92i/bin/lin64/libPackSolver.so
7f47c0d7e000-7f47c0dc2000 rw-p 00000000 00:00 0
7f47c0dc2000-7f47c0e3c000 r-xp 00000000 08:01 537170                     /home/martin/Xilinx92i/bin/lin64/libPackInterface.so
7f47c0e3c000-7f47c0f3b000 ---p 0007a000 08:01 537170                     /home/martin/Xilinx92i/bin/lin64/libPackInterface.so
7f47c0f3b000-7f47c0f41000 rw-p 00079000 08:01 537170                     /home/martin/Xilinx92i/bin/lin64/libPackInterface.so
7f47c0f41000-7f47c0f78000 r-xp 00000000 08:01 537249                     /home/martin/Xilinx92i/bin/lin64/libPackReport.so
7f47c0f78000-7f47c1077000 ---p 00037000 08:01 537249                     /home/martin/Xilinx92i/bin/lin64/libPackReport.so
7f47c1077000-7f47c1079000 rw-p 00036000 08:01 537249                     /home/martin/Xilinx92i/bin/lin64/libPackReport.so
7f47c1079000-7f47c107a000 rw-p 00000000 00:00 0
7f47c107a000-7f47c1115000 r-xp 00000000 08:01 537146                     /home/martin/Xilinx92i/bin/lin64/libParsers.so
7f47c1115000-7f47c1214000 ---p 0009b000 08:01 537146                     /home/martin/Xilinx92i/bin/lin64/libParsers.so
7f47c1214000-7f47c121c000 rw-p 0009a000 08:01 537146                     /home/martin/Xilinx92i/bin/lin64/libParsers.so
7f47c121c000-7f47c123d000 r-xp 00000000 08:01 537314                     /home/martin/Xilinx92i/bin/lin64/libPkg_Package.so
7f47c123d000-7f47c133c000 ---p 00021000 08:01 537314                     /home/martin/Xilinx92i/bin/lin64/libPkg_Package.so
7f47c133c000-7f47c133e000 rw-p 00020000 08:01 537314                     /home/martin/Xilinx92i/bin/lin64/libPkg_Package.so
7f47c133e000-7f47c134f000 r-xp 00000000 08:01 537394                     /home/martin/Xilinx92i/bin/lin64/libStaticFileParsers.so
7f47c134f000-7f47c144f000 ---p 00011000 08:01 537394                     /home/martin/Xilinx92i/bin/lin64/libStaticFileParsers.so
7f47c144f000-7f47c1450000 rw-p 00011000 08:01 537394                     /home/martin/Xilinx92i/bin/lin64/libStaticFileParsers.so
7f47c1450000-7f47c1496000 r-xp 00000000 08:01 537224                     /home/martin/Xilinx92i/bin/lin64/libAntlr.so
7f47c1496000-7f47c1596000 ---p 00046000 08:01 537224                     /home/martin/Xilinx92i/bin/lin64/libAntlr.so
7f47c1596000-7f47c1598000 rw-p 00046000 08:01 537224                     /home/martin/Xilinx92i/bin/lin64/libAntlr.so
7f47c1598000-7f47c15fd000 r-xp 00000000 08:01 537192                     /home/martin/Xilinx92i/bin/lin64/libPds_Pih.so
7f47c15fd000-7f47c16fc000 ---p 00065000 08:01 537192                     /home/martin/Xilinx92i/bin/lin64/libPds_Pih.so
7f47c16fc000-7f47c1700000 rw-p 00064000 08:01 537192                     /home/martin/Xilinx92i/bin/lin64/libPds_Pih.so
7f47c1700000-7f47c1796000 r-xp 00000000 08:01 537152                     /home/martin/Xilinx92i/bin/lin64/libXst_Logic.so
7f47c1796000-7f47c1895000 ---p 00096000 08:01 537152                     /home/martin/Xilinx92i/bin/lin64/libXst_Logic.so
7f47c1895000-7f47c189c000 rw-p 00095000 08:01 537152                     /home/martin/Xilinx92i/bin/lin64/libXst_Logic.so
7f47c189c000-7f47c18c9000 r-xp 00000000 08:01 537274                     /home/martin/Xilinx92i/bin/lin64/libCoreu_Interface.so
7f47c18c9000-7f47c19c9000 ---p 0002d000 08:01 537274                     /home/martin/Xilinx92i/bin/lin64/libCoreu_Interface.so
7f47c19c9000-7f47c19cb000 rw-p 0002d000 08:01 537274                     /home/martin/Xilinx92i/bin/lin64/libCoreu_Interface.so
7f47c19cb000-7f47c1e20000 r-xp 00000000 08:01 537063                     /home/martin/Xilinx92i/bin/lin64/libHxVerilog.so
7f47c1e20000-7f47c1f20000 ---p 00455000 08:01 537063                     /home/martin/Xilinx92i/bin/lin64/libHxVerilog.so
7f47c1f20000-7f47c1f41000 rw-p 00455000 08:01 537063                     /home/martin/Xilinx92i/bin/lin64/libHxVerilog.so
7f47c1f41000-7f47c1f45000 rw-p 00000000 00:00 0
7f47c1f45000-7f47c2542000 r-xp 00000000 08:01 537062                     /home/martin/Xilinx92i/bin/lin64/libCs.so
7f47c2542000-7f47c2642000 ---p 005fd000 08:01 537062                     /home/martin/Xilinx92i/bin/lin64/libCs.so
7f47c2642000-7f47c267a000 rw-p 005fd000 08:01 537062                     /home/martin/Xilinx92i/bin/lin64/libCs.so
7f47c267a000-7f47c2687000 rw-p 00000000 00:00 0
7f47c2687000-7f47c2700000 r-xp 00000000 08:01 537173                     /home/martin/Xilinx92i/bin/lin64/libDly_DelayCalculator.so
7f47c2700000-7f47c27ff000 ---p 00079000 08:01 537173                     /home/martin/Xilinx92i/bin/lin64/libDly_DelayCalculator.so
7f47c27ff000-7f47c2804000 rw-p 00078000 08:01 537173                     /home/martin/Xilinx92i/bin/lin64/libDly_DelayCalculator.so
7f47c2804000-7f47c2816000 r-xp 00000000 08:01 537391                     /home/martin/Xilinx92i/bin/lin64/libDly_Estimator.so
7f47c2816000-7f47c2915000 ---p 00012000 08:01 537391                     /home/martin/Xilinx92i/bin/lin64/libDly_Estimator.so
7f47c2915000-7f47c2916000 rw-p 00011000 08:01 537391                     /home/martin/Xilinx92i/bin/lin64/libDly_Estimator.so
7f47c2916000-7f47c292e000 r-xp 00000000 08:01 537358                     /home/martin/Xilinx92i/bin/lin64/libTw_DlyMed.so
7f47c292e000-7f47c2a2e000 ---p 00018000 08:01 537358                     /home/martin/Xilinx92i/bin/lin64/libTw_DlyMed.so
7f47c2a2e000-7f47c2a2f000 rw-p 00018000 08:01 537358                     /home/martin/Xilinx92i/bin/lin64/libTw_DlyMed.so
7f47c2a2f000-7f47c2a31000 r-xp 00000000 08:01 537500                     /home/martin/Xilinx92i/bin/lin64/libTw_Util.so
7f47c2a31000-7f47c2b30000 ---p 00002000 08:01 537500                     /home/martin/Xilinx92i/bin/lin64/libTw_Util.so
7f47c2b30000-7f47c2b31000 rw-p 00001000 08:01 537500                     /home/martin/Xilinx92i/bin/lin64/libTw_Util.so
7f47c2b31000-7f47c2b4c000 r-xp 00000000 08:01 537337                     /home/martin/Xilinx92i/bin/lin64/libTw_Report.so
7f47c2b4c000-7f47c2c4c000 ---p 0001b000 08:01 537337                     /home/martin/Xilinx92i/bin/lin64/libTw_Report.so
7f47c2c4c000-7f47c2c4e000 rw-p 0001b000 08:01 537337                     /home/martin/Xilinx92i/bin/lin64/libTw_Report.so
7f47c2c4e000-7f47c2c63000 r-xp 00000000 08:01 537380                     /home/martin/Xilinx92i/bin/lin64/libTw_GoalGraph.so
7f47c2c63000-7f47c2d63000 ---p 00015000 08:01 537380                     /home/martin/Xilinx92i/bin/lin64/libTw_GoalGraph.so
7f47c2d63000-7f47c2d64000 rw-p 00015000 08:01 537380                     /home/martin/Xilinx92i/bin/lin64/libTw_GoalGraph.so
7f47c2d64000-7f47c2d81000 r-xp 00000000 08:01 537327                     /home/martin/Xilinx92i/bin/lin64/libTw_DelayCache.so
7f47c2d81000-7f47c2e80000 ---p 0001d000 08:01 537327                     /home/martin/Xilinx92i/bin/lin64/libTw_DelayCache.so
7f47c2e80000-7f47c2e82000 rw-p 0001c000 08:01 537327                     /home/martin/Xilinx92i/bin/lin64/libTw_DelayCache.so
7f47c2e82000-7f47c2ef9000 r-xp 00000000 08:01 537174                     /home/martin/Xilinx92i/bin/lin64/libTw_BmPhysical.so
7f47c2ef9000-7f47c2ff8000 ---p 00077000 08:01 537174                     /home/martin/Xilinx92i/bin/lin64/libTw_BmPhysical.so
7f47c2ff8000-7f47c2ffd000 rw-p 00076000 08:01 537174                     /home/martin/Xilinx92i/bin/lin64/libTw_BmPhysical.so
7f47c2ffd000-7f47c3018000 r-xp 00000000 08:01 537341                     /home/martin/Xilinx92i/bin/lin64/libTw_Bm.so
7f47c3018000-7f47c3117000 ---p 0001b000 08:01 537341                     /home/martin/Xilinx92i/bin/lin64/libTw_Bm.so
7f47c3117000-7f47c3119000 rw-p 0001a000 08:01 537341                     /home/martin/Xilinx92i/bin/lin64/libTw_Bm.so
7f47c3119000-7f47c3311000 r-xp 00000000 08:01 537083                     /home/martin/Xilinx92i/bin/lin64/libTw.so
7f47c3311000-7f47c3410000 ---p 001f8000 08:01 537083                     /home/martin/Xilinx92i/bin/lin64/libTw.so
7f47c3410000-7f47c3425000 rw-p 001f7000 08:01 537083                     /home/martin/Xilinx92i/bin/lin64/libTw.so
7f47c3425000-7f47c3431000 r-xp 00000000 08:01 537430                     /home/martin/Xilinx92i/bin/lin64/libRf_HelperBase.so
7f47c3431000-7f47c3530000 ---p 0000c000 08:01 537430                     /home/martin/Xilinx92i/bin/lin64/libRf_HelperBase.so
7f47c3530000-7f47c3531000 rw-p 0000b000 08:01 537430                     /home/martin/Xilinx92i/bin/lin64/libRf_HelperBase.so
7f47c3531000-7f47c367d000 r-xp 00000000 08:01 537100                     /home/martin/Xilinx92i/bin/lin64/libRf_FacadeBase.so
7f47c367d000-7f47c377c000 ---p 0014c000 08:01 537100                     /home/martin/Xilinx92i/bin/lin64/libRf_FacadeBase.so
7f47c377c000-7f47c3783000 rw-p 0014b000 08:01 537100                     /home/martin/Xilinx92i/bin/lin64/libRf_FacadeBase.so
7f47c3783000-7f47c3810000 rw-p 00000000 00:00 0
7f47c3810000-7f47c3870000 r-xp 00000000 08:01 537196                     /home/martin/Xilinx92i/bin/lin64/libXCad_RMed.so
7f47c3870000-7f47c396f000 ---p 00060000 08:01 537196                     /home/martin/Xilinx92i/bin/lin64/libXCad_RMed.so
7f47c396f000-7f47c3972000 rw-p 0005f000 08:01 537196                     /home/martin/Xilinx92i/bin/lin64/libXCad_RMed.so
7f47c3972000-7f47c398c000 r-xp 00000000 08:01 537338                     /home/martin/Xilinx92i/bin/lin64/libXCad_Cad.so
7f47c398c000-7f47c3a8c000 ---p 0001a000 08:01 537338                     /home/martin/Xilinx92i/bin/lin64/libXCad_Cad.so
7f47c3a8c000-7f47c3a8f000 rw-p 0001a000 08:01 537338                     /home/martin/Xilinx92i/bin/lin64/libXCad_Cad.so
7f47c3a8f000-7f47c3aa9000 r-xp 00000000 08:01 537342                     /home/martin/Xilinx92i/bin/lin64/libPds_Exception.so
7f47c3aa9000-7f47c3ba8000 ---p 0001a000 08:01 537342                     /home/martin/Xilinx92i/bin/lin64/libPds_Exception.so
7f47c3ba8000-7f47c3baa000 rw-p 00019000 08:01 537342                     /home/martin/Xilinx92i/bin/lin64/libPds_Exception.so
7f47c3baa000-7f47c3bd5000 r-xp 00000000 08:01 537280                     /home/martin/Xilinx92i/bin/lin64/libPds_Pah.so
7f47c3bd5000-7f47c3cd4000 ---p 0002b000 08:01 537280                     /home/martin/Xilinx92i/bin/lin64/libPds_Pah.so
7f47c3cd4000-7f47c3cd6000 rw-p 0002a000 08:01 537280                     /home/martin/Xilinx92i/bin/lin64/libPds_Pah.so
7f47c3cd6000-7f47c3d20000 r-xp 00000000 08:01 537219                     /home/martin/Xilinx92i/bin/lin64/libPds_Pdl.so
7f47c3d20000-7f47c3e20000 ---p 0004a000 08:01 537219                     /home/martin/Xilinx92i/bin/lin64/libPds_Pdl.so
7f47c3e20000-7f47c3e24000 rw-p 0004a000 08:01 537219                     /home/martin/Xilinx92i/bin/lin64/libPds_Pdl.so
7f47c3e24000-7f47c3e7e000 r-xp 00000000 08:01 537202                     /home/martin/Xilinx92i/bin/lin64/libPds_Pdm.so
7f47c3e7e000-7f47c3f7e000 ---p 0005a000 08:01 537202                     /home/martin/Xilinx92i/bin/lin64/libPds_Pdm.so
7f47c3f7e000-7f47c3f82000 rw-p 0005a000 08:01 537202                     /home/martin/Xilinx92i/bin/lin64/libPds_Pdm.so
7f47c3f82000-7f47c3fbc000 r-xp 00000000 08:01 537237                     /home/martin/Xilinx92i/bin/lin64/libPds_Tlm.so
7f47c3fbc000-7f47c40bc000 ---p 0003a000 08:01 537237                     /home/martin/Xilinx92i/bin/lin64/libPds_Tlm.so
7f47c40bc000-7f47c40bf000 rw-p 0003a000 08:01 537237                     /home/martin/Xilinx92i/bin/lin64/libPds_Tlm.so
7f47c40bf000-7f47c40e5000 r-xp 00000000 08:01 537293                     /home/martin/Xilinx92i/bin/lin64/libPds_Tdm.so
7f47c40e5000-7f47c41e4000 ---p 00026000 08:01 537293                     /home/martin/Xilinx92i/bin/lin64/libPds_Tdm.so
7f47c41e4000-7f47c41e7000 rw-p 00025000 08:01 537293                     /home/martin/Xilinx92i/bin/lin64/libPds_Tdm.so
7f47c41e7000-7f47c43db000 r-xp 00000000 08:01 537084                     /home/martin/Xilinx92i/bin/lin64/libPl_Place.so
7f47c43db000-7f47c44da000 ---p 001f4000 08:01 537084                     /home/martin/Xilinx92i/bin/lin64/libPl_Place.so
7f47c44da000-7f47c44e8000 rw-p 001f3000 08:01 537084                     /home/martin/Xilinx92i/bin/lin64/libPl_Place.so
7f47c44e8000-7f47c44f7000 r-xp 00000000 08:01 537410                     /home/martin/Xilinx92i/bin/lin64/libXdh_Doodle.so
7f47c44f7000-7f47c45f6000 ---p 0000f000 08:01 537410                     /home/martin/Xilinx92i/bin/lin64/libXdh_Doodle.so
7f47c45f6000-7f47c45f7000 rw-p 0000e000 08:01 537410                     /home/martin/Xilinx92i/bin/lin64/libXdh_Doodle.so
7f47c45f7000-7f47c4608000 r-xp 00000000 08:01 537395                     /home/martin/Xilinx92i/bin/lin64/libNlw_UniEdif.so
7f47c4608000-7f47c4707000 ---p 00011000 08:01 537395                     /home/martin/Xilinx92i/bin/lin64/libNlw_UniEdif.so
7f47c4707000-7f47c4709000 rw-p 00010000 08:01 537395                     /home/martin/Xilinx92i/bin/lin64/libNlw_UniEdif.so
7f47c4709000-7f47c470a000 rw-p 00000000 00:00 0
7f47c470a000-7f47c474a000 r-xp 00000000 08:01 537229                     /home/martin/Xilinx92i/bin/lin64/libNlw_UniNl.so
7f47c474a000-7f47c4849000 ---p 00040000 08:01 537229                     /home/martin/Xilinx92i/bin/lin64/libNlw_UniNl.so
7f47c4849000-7f47c484e000 rw-p 0003f000 08:01 537229                     /home/martin/Xilinx92i/bin/lin64/libNlw_UniNl.so
7f47c484e000-7f47c4850000 rw-p 00000000 00:00 0
7f47c4850000-7f47c4863000 r-xp 00000000 08:01 537387                     /home/martin/Xilinx92i/bin/lin64/libXda_hiermgr.so
7f47c4863000-7f47c4963000 ---p 00013000 08:01 537387                     /home/martin/Xilinx92i/bin/lin64/libXda_hiermgr.so
7f47c4963000-7f47c4964000 rw-p 00013000 08:01 537387                     /home/martin/Xilinx92i/bin/lin64/libXda_hiermgr.so
7f47c4964000-7f47c498a000 r-xp 00000000 08:01 537298                     /home/martin/Xilinx92i/bin/lin64/libXdh_PropFilt.so
7f47c498a000-7f47c4a89000 ---p 00026000 08:01 537298                     /home/martin/Xilinx92i/bin/lin64/libXdh_PropFilt.so
7f47c4a89000-7f47c4a8b000 rw-p 00025000 08:01 537298                     /home/martin/Xilinx92i/bin/lin64/libXdh_PropFilt.so
7f47c4a8b000-7f47c4aa5000 rw-p 00000000 00:00 0
7f47c4aa5000-7f47c4aad000 r-xp 00000000 08:01 537450                     /home/martin/Xilinx92i/bin/lin64/libXdh_NgdUtil.so
7f47c4aad000-7f47c4bad000 ---p 00008000 08:01 537450                     /home/martin/Xilinx92i/bin/lin64/libXdh_NgdUtil.so
7f47c4bad000-7f47c4bae000 rw-p 00008000 08:01 537450                     /home/martin/Xilinx92i/bin/lin64/libXdh_NgdUtil.so
7f47c4bae000-7f47c4bc4000 r-xp 00000000 08:01 537372                     /home/martin/Xilinx92i/bin/lin64/libNb_Launcher.so
7f47c4bc4000-7f47c4cc4000 ---p 00016000 08:01 537372                     /home/martin/Xilinx92i/bin/lin64/libNb_Launcher.so
7f47c4cc4000-7f47c4cc5000 rw-p 00016000 08:01 537372                     /home/martin/Xilinx92i/bin/lin64/libNb_Launcher.so
7f47c4cc5000-7f47c4d29000 rw-p 00000000 00:00 0
7f47c4d29000-7f47c4e12000 r-xp 00000000 08:01 537117                     /home/martin/Xilinx92i/bin/lin64/libPackTasks.so
7f47c4e12000-7f47c4f12000 ---p 000e9000 08:01 537117                     /home/martin/Xilinx92i/bin/lin64/libPackTasks.so
7f47c4f12000-7f47c4f1a000 rw-p 000e9000 08:01 537117                     /home/martin/Xilinx92i/bin/lin64/libPackTasks.so
7f47c4f1a000-7f47c5097000 r-xp 00000000 08:01 537097                     /home/martin/Xilinx92i/bin/lin64/libXdm.so
7f47c5097000-7f47c5197000 ---p 0017d000 08:01 537097                     /home/martin/Xilinx92i/bin/lin64/libXdm.so
7f47c5197000-7f47c51a7000 rw-p 0017d000 08:01 537097                     /home/martin/Xilinx92i/bin/lin64/libXdm.so
7f47c51a7000-7f47c53b8000 rw-p 00000000 00:00 0
7f47c53b8000-7f47c53ba000 r-xp 00000000 08:01 537498                     /home/martin/Xilinx92i/bin/lin64/libLdm_Util.so
7f47c53ba000-7f47c54ba000 ---p 00002000 08:01 537498                     /home/martin/Xilinx92i/bin/lin64/libLdm_Util.so
7f47c54ba000-7f47c54bb000 rw-p 00002000 08:01 537498                     /home/martin/Xilinx92i/bin/lin64/libLdm_Util.so
7f47c54bb000-7f47c54ef000 r-xp 00000000 08:01 537254                     /home/martin/Xilinx92i/bin/lin64/libLdm.so
7f47c54ef000-7f47c55ef000 ---p 00034000 08:01 537254                     /home/martin/Xilinx92i/bin/lin64/libLdm.so
7f47c55ef000-7f47c55f2000 rw-p 00034000 08:01 537254                     /home/martin/Xilinx92i/bin/lin64/libLdm.so
7f47c55f2000-7f47c561f000 r-xp 00000000 08:01 537276                     /home/martin/Xilinx92i/bin/lin64/libLdm_Type.so
7f47c561f000-7f47c571e000 ---p 0002d000 08:01 537276                     /home/martin/Xilinx92i/bin/lin64/libLdm_Type.so
7f47c571e000-7f47c5720000 rw-p 0002c000 08:01 537276                     /home/martin/Xilinx92i/bin/lin64/libLdm_Type.so
7f47c5720000-7f47c5732000 r-xp 00000000 08:01 537390                     /home/martin/Xilinx92i/bin/lin64/libPrjrep_Clientac.so
7f47c5732000-7f47c5831000 ---p 00012000 08:01 537390                     /home/martin/Xilinx92i/bin/lin64/libPrjrep_Clientac.so
7f47c5831000-7f47c5833000 rw-p 00011000 08:01 537390                     /home/martin/Xilinx92i/bin/lin64/libPrjrep_Clientac.so
7f47c5833000-7f47c5835000 r-xp 00000000 08:01 537505                     /home/martin/Xilinx92i/bin/lin64/libCit_Core.so
7f47c5835000-7f47c5934000 ---p 00002000 08:01 537505                     /home/martin/Xilinx92i/bin/lin64/libCit_Core.so
7f47c5934000-7f47c5935000 rw-p 00001000 08:01 537505                     /home/martin/Xilinx92i/bin/lin64/libCit_Core.so
7f47c5935000-7f47c595c000 r-xp 00000000 08:01 537296                     /home/martin/Xilinx92i/bin/lin64/libAlgorithms.so
7f47c595c000-7f47c5a5b000 ---p 00027000 08:01 537296                     /home/martin/Xilinx92i/bin/lin64/libAlgorithms.so
7f47c5a5b000-7f47c5a5d000 rw-p 00026000 08:01 537296                     /home/martin/Xilinx92i/bin/lin64/libAlgorithms.so
7f47c5a5d000-7f47c5aa9000 r-xp 00000000 08:01 537215                     /home/martin/Xilinx92i/bin/lin64/libUtilities.so
7f47c5aa9000-7f47c5ba9000 ---p 0004c000 08:01 537215                     /home/martin/Xilinx92i/bin/lin64/libUtilities.so
7f47c5ba9000-7f47c5bad000 rw-p 0004c000 08:01 537215                     /home/martin/Xilinx92i/bin/lin64/libUtilities.so
7f47c5bad000-7f47c5c09000 r-xp 00000000 08:01 537201                     /home/martin/Xilinx92i/bin/lin64/libPr_Logical.so
7f47c5c09000-7f47c5d08000 ---p 0005c000 08:01 537201                     /home/martin/Xilinx92i/bin/lin64/libPr_Logical.so
7f47c5d08000-7f47c5d0c000 rw-p 0005b000 08:01 537201                     /home/martin/Xilinx92i/bin/lin64/libPr_Logical.so
7f47c5d0c000-7f47c5d71000 r-xp 00000000 08:01 537191                     /home/martin/Xilinx92i/bin/lin64/libPersonalityModule.so
7f47c5d71000-7f47c5e71000 ---p 00065000 08:01 537191                     /home/martin/Xilinx92i/bin/lin64/libPersonalityModule.so
7f47c5e71000-7f47c5e74000 rw-p 00065000 08:01 537191                     /home/martin/Xilinx92i/bin/lin64/libPersonalityModule.so
7f47c5e74000-7f47c5e75000 rw-p 00000000 00:00 0
7f47c5e75000-7f47c5e96000 r-xp 00000000 08:01 537311                     /home/martin/Xilinx92i/bin/lin64/libDrm_Physlayout.so
7f47c5e96000-7f47c5f96000 ---p 00021000 08:01 537311                     /home/martin/Xilinx92i/bin/lin64/libDrm_Physlayout.so
7f47c5f96000-7f47c5f98000 rw-p 00021000 08:01 537311                     /home/martin/Xilinx92i/bin/lin64/libDrm_Physlayout.so
7f47c5f98000-7f47c5fe6000 r-xp 00000000 08:01 537211                     /home/martin/Xilinx92i/bin/lin64/libDrm_Cellmodel.so
7f47c5fe6000-7f47c60e6000 ---p 0004e000 08:01 537211                     /home/martin/Xilinx92i/bin/lin64/libDrm_Cellmodel.so
7f47c60e6000-7f47c60eb000 rw-p 0004e000 08:01 537211                     /home/martin/Xilinx92i/bin/lin64/libDrm_Cellmodel.so
7f47c60eb000-7f47c6137000 r-xp 00000000 08:01 537218                     /home/martin/Xilinx92i/bin/lin64/libHdp_DependencyDatabase.so
7f47c6137000-7f47c6237000 ---p 0004c000 08:01 537218                     /home/martin/Xilinx92i/bin/lin64/libHdp_DependencyDatabase.so
7f47c6237000-7f47c6239000 rw-p 0004c000 08:01 537218                     /home/martin/Xilinx92i/bin/lin64/libHdp_DependencyDatabase.so
7f47c6239000-7f47c63c5000 r-xp 00000000 08:01 537093                     /home/martin/Xilinx92i/bin/lin64/libvhpparse.so
7f47c63c5000-7f47c64c4000 ---p 0018c000 08:01 537093                     /home/martin/Xilinx92i/bin/lin64/libvhpparse.so
7f47c64c4000-7f47c64cc000 rw-p 0018b000 08:01 537093                     /home/martin/Xilinx92i/bin/lin64/libvhpparse.so
7f47c64cc000-7f47c64ce000 rw-p 00000000 00:00 0
7f47c64ce000-7f47c67b5000 r-xp 00000000 08:01 537072                     /home/martin/Xilinx92i/bin/lin64/libXst_Core.so
7f47c67b5000-7f47c68b4000 ---p 002e7000 08:01 537072                     /home/martin/Xilinx92i/bin/lin64/libXst_Core.so
7f47c68b4000-7f47c68d3000 rw-p 002e6000 08:01 537072                     /home/martin/Xilinx92i/bin/lin64/libXst_Core.so
7f47c68d3000-7f47c69b2000 rw-p 00000000 00:00 0
7f47c69b2000-7f47c6b45000 r-xp 00000000 08:01 537092                     /home/martin/Xilinx92i/bin/lin64/libXst_Globopt.so
7f47c6b45000-7f47c6c45000 ---p 00193000 08:01 537092                     /home/martin/Xilinx92i/bin/lin64/libXst_Globopt.so
7f47c6c45000-7f47c6c56000 rw-p 00193000 08:01 537092                     /home/martin/Xilinx92i/bin/lin64/libXst_Globopt.so
7f47c6c56000-7f47c6fd4000 r-xp 00000000 08:01 537069                     /home/martin/Xilinx92i/bin/lin64/libXst_Macro.so
7f47c6fd4000-7f47c70d4000 ---p 0037e000 08:01 537069                     /home/martin/Xilinx92i/bin/lin64/libXst_Macro.so
7f47c70d4000-7f47c710f000 rw-p 0037e000 08:01 537069                     /home/martin/Xilinx92i/bin/lin64/libXst_Macro.so
7f47c710f000-7f47c7127000 r-xp 00000000 08:01 537351                     /home/martin/Xilinx92i/bin/lin64/libXst_Map.so
7f47c7127000-7f47c7227000 ---p 00018000 08:01 537351                     /home/martin/Xilinx92i/bin/lin64/libXst_Map.so
7f47c7227000-7f47c7229000 rw-p 00018000 08:01 537351                     /home/martin/Xilinx92i/bin/lin64/libXst_Map.so
7f47c7229000-7f47c72a7000 r-xp 00000000 08:01 537166                     /home/martin/Xilinx92i/bin/lin64/libXst_LogicOpt.so
7f47c72a7000-7f47c73a6000 ---p 0007e000 08:01 537166                     /home/martin/Xilinx92i/bin/lin64/libXst_LogicOpt.so
7f47c73a6000-7f47c73ac000 rw-p 0007d000 08:01 537166                     /home/martin/Xilinx92i/bin/lin64/libXst_LogicOpt.so
7f47c73ac000-7f47c758a000 r-xp 00000000 08:01 537085                     /home/martin/Xilinx92i/bin/lin64/libXst_CoreData.so
7f47c758a000-7f47c768a000 ---p 001de000 08:01 537085                     /home/martin/Xilinx92i/bin/lin64/libXst_CoreData.so
7f47c768a000-7f47c76a6000 rw-p 001de000 08:01 537085                     /home/martin/Xilinx92i/bin/lin64/libXst_CoreData.so
7f47c76a6000-7f47c76c2000 r-xp 00000000 08:01 537334                     /home/martin/Xilinx92i/bin/lin64/libXst_Bfun.so
7f47c76c2000-7f47c77c2000 ---p 0001c000 08:01 537334                     /home/martin/Xilinx92i/bin/lin64/libXst_Bfun.so
7f47c77c2000-7f47c77c3000 rw-p 0001c000 08:01 537334                     /home/martin/Xilinx92i/bin/lin64/libXst_Bfun.so
7f47c77c3000-7f47c77fc000 r-xp 00000000 08:01 537243                     /home/martin/Xilinx92i/bin/lin64/libXst_Util.so
7f47c77fc000-7f47c78fb000 ---p 00039000 08:01 537243                     /home/martin/Xilinx92i/bin/lin64/libXst_Util.so
7f47c78fb000-7f47c78fd000 rw-p 00038000 08:01 537243                     /home/martin/Xilinx92i/bin/lin64/libXst_Util.so
7f47c78fd000-7f47c79d8000 r-xp 00000000 08:01 537122                     /home/martin/Xilinx92i/bin/lin64/libIdem_Bfun.so
7f47c79d8000-7f47c7ad8000 ---p 000db000 08:01 537122                     /home/martin/Xilinx92i/bin/lin64/libIdem_Bfun.so
7f47c7ad8000-7f47c7add000 rw-p 000db000 08:01 537122                     /home/martin/Xilinx92i/bin/lin64/libIdem_Bfun.so
7f47c7add000-7f47c7ade000 rw-p 00000000 00:00 0
7f47c7ade000-7f47c7f1b000 r-xp 00000000 08:01 537064                     /home/martin/Xilinx92i/bin/lin64/libXst_Flow.so
7f47c7f1b000-7f47c801a000 ---p 0043d000 08:01 537064                     /home/martin/Xilinx92i/bin/lin64/libXst_Flow.so
7f47c801a000-7f47c803a000 rw-p 0043c000 08:01 537064                     /home/martin/Xilinx92i/bin/lin64/libXst_Flow.so
7f47c803a000-7f47c803b000 rw-p 00000000 00:00 0
7f47c803b000-7f47c803f000 r-xp 00000000 08:01 537483                     /home/martin/Xilinx92i/bin/lin64/libScript_Interp.so
7f47c803f000-7f47c813e000 ---p 00004000 08:01 537483                     /home/martin/Xilinx92i/bin/lin64/libScript_Interp.so
7f47c813e000-7f47c813f000 rw-p 00003000 08:01 537483                     /home/martin/Xilinx92i/bin/lin64/libScript_Interp.so
7f47c813f000-7f47c8141000 r-xp 00000000 08:01 537497                     /home/martin/Xilinx92i/bin/lin64/libScript_TclUtil.so
7f47c8141000-7f47c8241000 ---p 00002000 08:01 537497                     /home/martin/Xilinx92i/bin/lin64/libScript_TclUtil.so
7f47c8241000-7f47c8242000 rw-p 00002000 08:01 537497                     /home/martin/Xilinx92i/bin/lin64/libScript_TclUtil.so
7f47c8242000-7f47c8262000 r-xp 00000000 08:01 537242                     /home/martin/Xilinx92i/bin/lin64/libxst.so
7f47c8262000-7f47c8362000 ---p 00020000 08:01 537242                     /home/martin/Xilinx92i/bin/lin64/libxst.so
7f47c8362000-7f47c837d000 rw-p 00020000 08:01 537242                     /home/martin/Xilinx92i/bin/lin64/libxst.so
7f47c837d000-7f47c8382000 r-xp 00000000 08:01 537477                     /home/martin/Xilinx92i/bin/lin64/libGenXstTask.so
7f47c8382000-7f47c8481000 ---p 00005000 08:01 537477                     /home/martin/Xilinx92i/bin/lin64/libGenXstTask.so
7f47c8481000-7f47c8482000 rw-p 00004000 08:01 537477                     /home/martin/Xilinx92i/bin/lin64/libGenXstTask.so
7f47c8482000-7f47c88de000 r--p 00000000 08:01 1058991                    /usr/lib/locale/locale-archive
7f47c88de000-7f47c88df000 ---p 00000000 00:00 0
7f47c88df000-7f47c90df000 rw-p 00000000 00:00 0
7f47c90df000-7f47c9454000 r-xp 00000000 08:01 537070                     /home/martin/Xilinx92i/bin/lin64/libxercesc.so
7f47c9454000-7f47c9554000 ---p 00375000 08:01 537070                     /home/martin/Xilinx92i/bin/lin64/libxercesc.so
7f47c9554000-7f47c9590000 rw-p 00375000 08:01 537070                     /home/martin/Xilinx92i/bin/lin64/libxercesc.so
7f47c9590000-7f47c95c8000 r-xp 00000000 08:01 537244                     /home/martin/Xilinx92i/bin/lin64/libUtilC_MessageDispatcher.so
7f47c95c8000-7f47c96c8000 ---p 00038000 08:01 537244                     /home/martin/Xilinx92i/bin/lin64/libUtilC_MessageDispatcher.so
7f47c96c8000-7f47c96ca000 rw-p 00038000 08:01 537244                     /home/martin/Xilinx92i/bin/lin64/libUtilC_MessageDispatcher.so
7f47c96ca000-7f47c9888000 r-xp 00000000 08:01 1315812                    /lib/x86_64-linux-gnu/libc-2.24.so
7f47c9888000-7f47c9a87000 ---p 001be000 08:01 1315812                    /lib/x86_64-linux-gnu/libc-2.24.so
7f47c9a87000-7f47c9a8b000 r--p 001bd000 08:01 1315812                    /lib/x86_64-linux-gnu/libc-2.24.so
7f47c9a8b000-7f47c9a8d000 rw-p 001c1000 08:01 1315812                    /lib/x86_64-linux-gnu/libc-2.24.so
7f47c9a8d000-7f47c9a91000 rw-p 00000000 00:00 0
7f47c9a91000-7f47c9aa7000 r-xp 00000000 08:01 1316124                    /lib/x86_64-linux-gnu/libgcc_s.so.1
7f47c9aa7000-7f47c9ca6000 ---p 00016000 08:01 1316124                    /lib/x86_64-linux-gnu/libgcc_s.so.1
7f47c9ca6000-7f47c9ca7000 r--p 00015000 08:01 1316124                    /lib/x86_64-linux-gnu/libgcc_s.so.1
7f47c9ca7000-7f47c9ca8000 rw-p 00016000 08:01 1316124                    /lib/x86_64-linux-gnu/libgcc_s.so.1
7f47c9ca8000-7f47c9db0000 r-xp 00000000 08:01 1316023                    /lib/x86_64-linux-gnu/libm-2.24.so
7f47c9db0000-7f47c9faf000 ---p 00108000 08:01 1316023                    /lib/x86_64-linux-gnu/libm-2.24.so
7f47c9faf000-7f47c9fb0000 r--p 00107000 08:01 1316023                    /lib/x86_64-linux-gnu/libm-2.24.so
7f47c9fb0000-7f47c9fb1000 rw-p 00108000 08:01 1316023                    /lib/x86_64-linux-gnu/libm-2.24.so
7f47c9fb1000-7f47ca073000 r-xp 00000000 08:01 1061386                    /usr/lib/x86_64-linux-gnu/libstdc++.so.5.0.7
7f47ca073000-7f47ca273000 ---p 000c2000 08:01 1061386                    /usr/lib/x86_64-linux-gnu/libstdc++.so.5.0.7
7f47ca273000-7f47ca27b000 rw-p 000c2000 08:01 1061386                    /usr/lib/x86_64-linux-gnu/libstdc++.so.5.0.7
7f47ca27b000-7f47ca28d000 rw-p 00000000 00:00 0
7f47ca28d000-7f47ca2a5000 r-xp 00000000 08:01 1316147                    /lib/x86_64-linux-gnu/libpthread-2.24.so
7f47ca2a5000-7f47ca4a5000 ---p 00018000 08:01 1316147                    /lib/x86_64-linux-gnu/libpthread-2.24.so
7f47ca4a5000-7f47ca4a6000 r--p 00018000 08:01 1316147                    /lib/x86_64-linux-gnu/libpthread-2.24.so
7f47ca4a6000-7f47ca4a7000 rw-p 00019000 08:01 1316147                    /lib/x86_64-linux-gnu/libpthread-2.24.so
7f47ca4a7000-7f47ca4ab000 rw-p 00000000 00:00 0
7f47ca4ab000-7f47ca4ae000 r-xp 00000000 08:01 1316002                    /lib/x86_64-linux-gnu/libdl-2.24.so
7f47ca4ae000-7f47ca6ad000 ---p 00003000 08:01 1316002                    /lib/x86_64-linux-gnu/libdl-2.24.so
7f47ca6ad000-7f47ca6ae000 r--p 00002000 08:01 1316002                    /lib/x86_64-linux-gnu/libdl-2.24.so
7f47ca6ae000-7f47ca6af000 rw-p 00003000 08:01 1316002                    /lib/x86_64-linux-gnu/libdl-2.24.so
7f47ca6af000-7f47ca78d000 r-xp 00000000 08:01 537119                     /home/martin/Xilinx92i/bin/lin64/libSTL.so
7f47ca78d000-7f47ca88c000 ---p 000de000 08:01 537119                     /home/martin/Xilinx92i/bin/lin64/libSTL.so
7f47ca88c000-7f47ca894000 rw-p 000dd000 08:01 537119                     /home/martin/Xilinx92i/bin/lin64/libSTL.so
7f47ca894000-7f47ca895000 rw-p 00000000 00:00 0
7f47ca895000-7f47ca8a0000 r-xp 00000000 08:01 537432                     /home/martin/Xilinx92i/bin/lin64/libMiniZip.so
7f47ca8a0000-7f47ca99f000 ---p 0000b000 08:01 537432                     /home/martin/Xilinx92i/bin/lin64/libMiniZip.so
7f47ca99f000-7f47ca9a0000 rw-p 0000a000 08:01 537432                     /home/martin/Xilinx92i/bin/lin64/libMiniZip.so
7f47ca9a0000-7f47ca9b5000 r-xp 00000000 08:01 537384                     /home/martin/Xilinx92i/bin/lin64/libZlib.so
7f47ca9b5000-7f47caab4000 ---p 00015000 08:01 537384                     /home/martin/Xilinx92i/bin/lin64/libZlib.so
7f47caab4000-7f47caab5000 rw-p 00014000 08:01 537384                     /home/martin/Xilinx92i/bin/lin64/libZlib.so
7f47caab5000-7f47cab06000 r-xp 00000000 08:01 537210                     /home/martin/Xilinx92i/bin/lin64/libTUtilities.so
7f47cab06000-7f47cac06000 ---p 00051000 08:01 537210                     /home/martin/Xilinx92i/bin/lin64/libTUtilities.so
7f47cac06000-7f47cac09000 rw-p 00051000 08:01 537210                     /home/martin/Xilinx92i/bin/lin64/libTUtilities.so
7f47cac09000-7f47cac0a000 r-xp 00000000 08:01 537506                     /home/martin/Xilinx92i/bin/lin64/libTcl_Tcl.so
7f47cac0a000-7f47cad09000 ---p 00001000 08:01 537506                     /home/martin/Xilinx92i/bin/lin64/libTcl_Tcl.so
7f47cad09000-7f47cad0a000 rw-p 00000000 08:01 537506                     /home/martin/Xilinx92i/bin/lin64/libTcl_Tcl.so
7f47cad0a000-7f47cad14000 r-xp 00000000 08:01 537438                     /home/martin/Xilinx92i/bin/lin64/libThread.so
7f47cad14000-7f47cae14000 ---p 0000a000 08:01 537438                     /home/martin/Xilinx92i/bin/lin64/libThread.so
7f47cae14000-7f47cae15000 rw-p 0000a000 08:01 537438                     /home/martin/Xilinx92i/bin/lin64/libThread.so
7f47cae15000-7f47cae18000 rw-p 00000000 00:00 0
7f47cae18000-7f47caecc000 r-xp 00000000 08:01 537134                     /home/martin/Xilinx92i/bin/lin64/libtcl8.4.so
7f47caecc000-7f47cafcb000 ---p 000b4000 08:01 537134                     /home/martin/Xilinx92i/bin/lin64/libtcl8.4.so
7f47cafcb000-7f47cafda000 rw-p 000b3000 08:01 537134                     /home/martin/Xilinx92i/bin/lin64/libtcl8.4.so
7f47cafda000-7f47cafdb000 rw-p 00000000 00:00 0
7f47cafdb000-7f47cb0cd000 r-xp 00000000 08:01 537115                     /home/martin/Xilinx92i/bin/lin64/libPortability.so
7f47cb0cd000-7f47cb1cc000 ---p 000f2000 08:01 537115                     /home/martin/Xilinx92i/bin/lin64/libPortability.so
7f47cb1cc000-7f47cb1d2000 rw-p 000f1000 08:01 537115                     /home/martin/Xilinx92i/bin/lin64/libPortability.so
7f47cb1d2000-7f47cb1d3000 rw-p 00000000 00:00 0
7f47cb1d3000-7f47cb1f9000 r-xp 00000000 08:01 1315808                    /lib/x86_64-linux-gnu/ld-2.24.so
7f47cb208000-7f47cb299000 rw-p 00000000 00:00 0
7f47cb2ac000-7f47cb2ad000 rw-p 00000000 00:00 0
7f47cb2ad000-7f47cb2b4000 r--s 00000000 08:01 1573894                    /usr/lib/x86_64-linux-gnu/gconv/gconv-modules.cache
7f47cb2b4000-7f47cb2b6000 rw-p 00000000 00:00 0
7f47cb2b6000-7f47cb2f2000 r-xp 00000000 08:01 537233                     /home/martin/Xilinx92i/bin/lin64/libXilinxPkg.so
7f47cb2f2000-7f47cb3f2000 ---p 0003c000 08:01 537233                     /home/martin/Xilinx92i/bin/lin64/libXilinxPkg.so
7f47cb3f2000-7f47cb3f5000 rw-p 0003c000 08:01 537233                     /home/martin/Xilinx92i/bin/lin64/libXilinxPkg.so
7f47cb3f5000-7f47cb3f8000 rw-p 00000000 00:00 0
7f47cb3f8000-7f47cb3f9000 r--p 00025000 08:01 1315808                    /lib/x86_64-linux-gnu/ld-2.24.so
7f47cb3f9000-7f47cb3fa000 rw-p 00026000 08:01 1315808                    /lib/x86_64-linux-gnu/ld-2.24.so
7f47cb3fa000-7f47cb3fb000 rw-p 00000000 00:00 0
7ffd5dfe6000-7ffd5e02a000 rw-p 00000000 00:00 0                          [stack]
7ffd5e19a000-7ffd5e19c000 r--p 00000000 00:00 0                          [vvar]
7ffd5e19c000-7ffd5e19e000 r-xp 00000000 00:00 0                          [vdso]
ffffffffff600000-ffffffffff601000 r-xp 00000000 00:00 0                  [vsyscall]
./auto-ise/build.sh: line 13:  1664 Aborted                 (core dumped) xst -ifn "src/$XST_SCRIPT_FILE" -ofn build/synthesis.syr
Release 9.2i - ngdbuild J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd build/ngdbuild_temp -nt timestamp -uc src/build.ucf
-p XC3S500E-FG320-4 build/synthesized.ngc build/synthesized.ngd

Reading NGO file "/home/martin/auto-ise/build/synthesized.ngc" ...

Applying constraints in "src/build.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "pinG13" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "pinG13" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DRIVE" is not allowed on symbol "pinG14" of
   type "IPAD".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SLEW" is not allowed on symbol "pinG14" of
   type "IPAD".  This attribute will be ignored.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   4

Writing NGD file "build/synthesized.ngd" ...

Writing NGDBUILD log file "build/synthesized.bld"...

NGDBUILD done.
Release 9.2i - Map J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "3s500efg320-4".
Mapping design into LUTs...
Writing file build/mapped.ngm...
Running directed packing...
Running delay-based LUT packing...
Running related packing...
Writing design file "build/mapped.ncd"...

Design Summary:
Number of errors:      0
Number of warnings:    1
Logic Utilization:
  Number of Slice Flip Flops:         312 out of   9,312    3%
  Number of 4 input LUTs:           1,316 out of   9,312   14%
Logic Distribution:
  Number of occupied Slices:                          804 out of   4,656   17%
    Number of Slices containing only related logic:     804 out of     804  100%
    Number of Slices containing unrelated logic:          0 out of     804    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          1,380 out of   9,312   14%
  Number used as logic:              1,316
  Number used as a route-thru:          58
  Number used as Shift registers:        6
  Number of bonded IOBs:                9 out of     232    3%
  Number of Block RAMs:                9 out of      20   45%
  Number of GCLKs:                     3 out of      24   12%
  Number of DCMs:                      2 out of       4   50%

Total equivalent gate count for design:  616,659
Additional JTAG gate count for IOBs:  432
Peak Memory Usage:  399 MB
Total REAL time to MAP completion:  1 secs
Total CPU time to MAP completion:   1 secs

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "build/mapped.mrp" for details.
Release 9.2i - par J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: build/mapped.pcf.
Loading device for application Rf_Device from file '3s500e.nph' in environment /home/martin/Xilinx92i.
   "TerminalTest" is an NCD, version 3.1, device xc3s500e, package fg320, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.320 Volts)


Device speed data version:  "PRODUCTION 1.26 2007-04-13".


Design Summary Report:

 Number of External IOBs                           9 out of 232     3%

   Number of External Input IOBs                  4

      Number of External Input IBUFs              4
        Number of LOCed External Input IBUFs      4 out of 4     100%


   Number of External Output IOBs                 5

      Number of External Output IOBs              5
        Number of LOCed External Output IOBs      5 out of 5     100%


   Number of External Bidir IOBs                  0


   Number of BUFGMUXs                        3 out of 24     12%
   Number of DCMs                            2 out of 4      50%
   Number of RAMB16s                         9 out of 20     45%
   Number of Slices                        804 out of 4656   17%
      Number of SLICEMs                      5 out of 2328    1%



Overall effort level (-ol):   High
Placer effort level (-pl):    High
Placer cost table entry (-t): 1
Router effort level (-rl):    High

Starting initial Timing Analysis.  REAL time: 0 secs
ERROR:Par:228 - At least one timing constraint is impossible to meet because component delays alone exceed the
   constraint.  A physical timing constraint summary follows. This summary will show a MINIMUM net delay for the paths.
   The "Actual" delays listed in this summary are the UNROUTED delays with a 100 ps timing budget for each route, NOT
   the achieved timing.  Any constraint in the summary showing a failure ("*" in the first column) has a constraint that
   is too tight.  These constraints must be relaxed before PAR can continue.
     Please use the Timing Analyzer (GUI) or TRCE (command line) with the Mapped NCD and PCF files to identify the
   problem paths.  For more information about the Timing Analyzer, consult the Xilinx Timing Analyzer Reference manual;
   for more information on TRCE, consult the Xilinx Development System Reference Guide "TRACE" chapter.

INFO:Timing:3284 - This timing report was generated using estimated delay
   information.  For accurate numbers, please refer to the post Place and Route
   timing report.
Number of Timing Constraints that were not applied: 2

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing
                                            |         |    Slack   | Achievable | Errors |    Score
------------------------------------------------------------------------------------------------------
* PERIOD analysis for net "m__0/clk100_0" d | SETUP   |    -2.625ns|    12.625ns|      32|       56286
  erived from  NET "m__0/clk50_in" PERIOD = | HOLD    |     0.439ns|            |       0|           0
   20 ns HIGH 40%                           |         |            |            |        |
------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "m__0/clk50_out"  | SETUP   |    14.865ns|     5.135ns|       0|           0
  derived from  NET "m__0/clk50_in" PERIOD  | HOLD    |     1.089ns|            |       0|           0
  = 20 ns HIGH 40%                          |         |            |            |        |
------------------------------------------------------------------------------------------------------
  NET "m__0/clk50_in" PERIOD = 20 ns HIGH 4 | N/A     |         N/A|         N/A|     N/A|         N/A
  0%                                        |         |            |            |        |
------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "m__0/clk100_out" | N/A     |         N/A|         N/A|     N/A|         N/A
   derived from  NET "m__0/clk50_in" PERIOD |         |            |            |        |
   = 20 ns HIGH 40%                         |         |            |            |        |
------------------------------------------------------------------------------------------------------


1 constraint not met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the
   constraint does not cover any paths or that it has no requested value.



Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|              mp__0* |        Global| No   |  198 |  0.000     |             |
+---------------------+--------------+------+------+------------+-------------+
|           m__0/clk* |        Global| No   |   14 |  0.000     |             |
+---------------------+--------------+------+------+------------+-------------+
* Some of the Clock networks are NOT completely routed

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 56286

WARNING:Par:62 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in
   your design.

      Review the timing report using Timing Analyzer (In ISE select "Post-Place &
      Route Static Timing Report").  Go to the failing constraint(s) and select
      the "Timing Improvement Wizard" link for suggestions to correct each problem.

   Rerun Map with "-timing" (ISE process "Perform Timing -Driven
   Packing and Placement"

   Run Multi-Pass Place and Route in PAR using at least 5 "PAR Iterations"
   (ISE process "Multi Pass Place & Route").

   Use the Xilinx "xplorer" script to try special combinations of
   options known to produce very good results.
   See http://www.xilinx.com/ise/implementation/Xplorer.htm for details.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Generating Pad Report.

1548 signals are not completely routed.

WARNING:Par:100 - Design is not completely routed.

Total REAL time to PAR completion: 1 secs
Total CPU time to PAR completion: 1 secs

Peak Memory Usage:  284 MB

Placement: Completed - errors found.
Routing: Completed - errors found.
Timing: Completed - 32 errors found.

Number of error messages: 1
Number of warning messages: 3
Number of info messages: 0

Writing design to file build/routed.ncd



PAR done!
Release 9.2i - Bitgen J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Loading device for application Rf_Device from file '3s500e.nph' in environment
/home/martin/Xilinx92i.
   "TerminalTest" is an NCD, version 3.1, device xc3s500e, package fg320, speed
-4
Opened constraints file build/mapped.pcf.

Sun Jun  2 17:14:54 2019

Running DRC.
ERROR:PhysDesignRules:794 - Component
   Mcompar_partialBranchCondition_d__0_cmp_eq0000_cy<1> is not placed.
ERROR:PhysDesignRules:794 - Component
   Mcompar_partialBranchCondition_d__0_cmp_eq0000_cy<3> is not placed.
ERROR:PhysDesignRules:794 - Component
   Mcompar_partialBranchCondition_d__0_cmp_eq0000_cy<5> is not placed.
ERROR:PhysDesignRules:794 - Component
   Mcompar_partialBranchCondition_d__0_cmp_eq0000_cy<7> is not placed.
ERROR:PhysDesignRules:794 - Component
   Mcompar_partialBranchCondition_d__0_cmp_eq0000_cy<9> is not placed.
ERROR:PhysDesignRules:794 - Component
   Mcompar_partialBranchCondition_d__0_cmp_eq0000_cy<11> is not placed.
ERROR:PhysDesignRules:794 - Component
   Mcompar_partialBranchCondition_d__0_cmp_eq0000_cy<13> is not placed.
ERROR:PhysDesignRules:794 - Component
   Mcompar_partialBranchCondition_d__0_cmp_eq0000_cy<15> is not placed.
ERROR:PhysDesignRules:794 - Component N162 is not placed.
ERROR:PhysDesignRules:794 - Component memoryAddressRegister__0_addsub0000<2> is
   not placed.
ERROR:PhysDesignRules:794 - Component memoryAddressRegister__0_addsub0000<4> is
   not placed.
ERROR:PhysDesignRules:794 - Component memoryAddressRegister__0_addsub0000<6> is
   not placed.
ERROR:PhysDesignRules:794 - Component memoryAddressRegister__0_addsub0000<8> is
   not placed.
ERROR:PhysDesignRules:794 - Component memoryAddressRegister__0_addsub0000<10> is
   not placed.
ERROR:PhysDesignRules:794 - Component memoryAddressRegister__0_addsub0000<12> is
   not placed.
ERROR:PhysDesignRules:794 - Component memoryAddressRegister__0_addsub0000<14> is
   not placed.
ERROR:PhysDesignRules:794 - Component
   Madd_memoryAddressRegister__0_addsub0000_cy<17> is not placed.
ERROR:PhysDesignRules:794 - Component
   Madd_memoryAddressRegister__0_addsub0000_cy<19> is not placed.
ERROR:PhysDesignRules:794 - Component
   Madd_memoryAddressRegister__0_addsub0000_cy<21> is not placed.
ERROR:PhysDesignRules:794 - Component
   Madd_memoryAddressRegister__0_addsub0000_cy<23> is not placed.
ERROR:PhysDesignRules:794 - Component
   Madd_memoryAddressRegister__0_addsub0000_cy<25> is not placed.
ERROR:PhysDesignRules:794 - Component
   Madd_memoryAddressRegister__0_addsub0000_cy<27> is not placed.
ERROR:PhysDesignRules:794 - Component
   Madd_memoryAddressRegister__0_addsub0000_cy<29> is not placed.
ERROR:PhysDesignRules:794 - Component memoryAddressRegister__0_addsub0000<31> is
   not placed.
ERROR:PhysDesignRules:794 - Component stage1y__0<0> is not placed.
ERROR:PhysDesignRules:794 - Component stage1y__0<2> is not placed.
ERROR:PhysDesignRules:794 - Component stage1y__0<4> is not placed.
ERROR:PhysDesignRules:794 - Component stage1y__0<6> is not placed.
ERROR:PhysDesignRules:794 - Component stage1y__0<8> is not placed.
ERROR:PhysDesignRules:794 - Component execOpResult_0_then__0<0> is not placed.
ERROR:PhysDesignRules - <797> unplaced comp messages were not reported.
ERROR:Bitgen:25 - DRC detected 827 errors and 0 warnings.
Release 9.2i - Promgen J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
ERROR:Bitstream:51 - Unable to read file "build/bitfile.bit".  Either the
   specified directory path does not exist or the file does not have readable
   permissions.
ERROR:Bitstream:53 - Missing or invalid bit files found after the -u option.
martin@martin-OptiPlex-3060:~/git-repos/esdk2/ise/terminal_test$
