# Reading C:/Microsemi/Libero_SoC_v11.9/Modelsim/tcl/vsim/pref.tcl
# do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap igloo C:/Microsemi/Libero_SoC_v11.9/Designer/lib/modelsim/precompiled/vlog/igloo 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 16:31:19 on Feb 25,2023
# vlog -reportprogress 300 -sv -work presynth C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/spi_master.v 
# -- Compiling module spi_master
# 
# Top level modules:
# 	spi_master
# End time: 16:31:19 on Feb 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 16:31:19 on Feb 25,2023
# vlog -reportprogress 300 -sv -work presynth C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/SPI_Master_With_Single_CS.v 
# -- Compiling module SPI_Master_With_Single_CS
# 
# Top level modules:
# 	SPI_Master_With_Single_CS
# End time: 16:31:19 on Feb 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 16:31:19 on Feb 25,2023
# vlog -reportprogress 300 -sv -work presynth C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/clk_div.v 
# -- Compiling module clk_div
# 
# Top level modules:
# 	clk_div
# End time: 16:31:19 on Feb 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 16:31:19 on Feb 25,2023
# vlog -reportprogress 300 -sv -work presynth C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/top.v 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 16:31:19 on Feb 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 16:31:19 on Feb 25,2023
# vlog -reportprogress 300 "+incdir+C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/stimulus" -sv -work presynth C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/stimulus/top_test.v 
# -- Compiling module top_test
# 
# Top level modules:
# 	top_test
# End time: 16:31:19 on Feb 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L igloo -L presynth -t 1ps presynth.top_test 
# Start time: 16:31:19 on Feb 25,2023
# //  ModelSim Microsemi 10.5c Jul 21 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading presynth.top_test
# Loading presynth.top
# Loading presynth.clk_div
# Loading presynth.SPI_Master_With_Single_CS
# Loading presynth.spi_master
# ** Warning: (vsim-3015) C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/top.v(57): [PCDPC] - Port size (2) does not match connection size (1) for port 'o_RX_Count'. The port definition is at: C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/SPI_Master_With_Single_CS.v(52).
#    Time: 0 ps  Iteration: 0  Instance: /top_test/top_0/SPI_CS_Master File: C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/SPI_Master_With_Single_CS.v
add wave -position insertpoint sim:/top_test/top_0/SPI_CS_Master/*
restart -f
# ** Warning: (vsim-3015) C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/top.v(57): [PCDPC] - Port size (2) does not match connection size (1) for port 'o_RX_Count'. The port definition is at: C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/SPI_Master_With_Single_CS.v(52).
#    Time: 0 ps  Iteration: 0  Instance: /top_test/top_0/SPI_CS_Master File: C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/SPI_Master_With_Single_CS.v
run -all
# ** Note: $stop    : C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/stimulus/top_test.v(41)
#    Time: 25290 ns  Iteration: 0  Instance: /top_test
# Break in Module top_test at C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/stimulus/top_test.v line 41
add wave -position insertpoint sim:/top_test/top_0/SPI_CS_Master/SPI_Master_Inst/*
restart -f
# ** Warning: (vsim-3015) C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/top.v(57): [PCDPC] - Port size (2) does not match connection size (1) for port 'o_RX_Count'. The port definition is at: C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/SPI_Master_With_Single_CS.v(52).
#    Time: 0 ps  Iteration: 0  Instance: /top_test/top_0/SPI_CS_Master File: C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/SPI_Master_With_Single_CS.v
run -all
# ** Note: $stop    : C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/stimulus/top_test.v(41)
#    Time: 25290 ns  Iteration: 0  Instance: /top_test
# Break in Module top_test at C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/stimulus/top_test.v line 41
# End time: 19:16:37 on Feb 25,2023, Elapsed time: 2:45:18
# Errors: 0, Warnings: 3
