m255
K3
13
cModel Technology
Z0 dC:\Users\bob90\verilog\IC_design_Homework\FINAL\Q2_1
vLZ77_Decoder
Z1 I:FJ9mOZfmNbjn=93d;Qfi2
Z2 V5QD6CM400S8AOVf@]WcGF2
Z3 dC:\Users\bob90\verilog\IC_design_Homework\FINAL\Q2_2
Z4 w1653360115
Z5 8C:/Users/bob90/verilog/IC_design_Homework/FINAL/Q2_2/Q2_Decoder.v
Z6 FC:/Users/bob90/verilog/IC_design_Homework/FINAL/Q2_2/Q2_Decoder.v
L0 1
Z7 OV;L;10.1d;51
r1
31
Z8 !s90 -reportprogress|300|-work|work|C:/Users/bob90/verilog/IC_design_Homework/FINAL/Q2_2/Q2_Decoder.v|
Z9 o-work work -O0
Z10 n@l@z77_@decoder
!i10b 1
Z11 !s100 2z?_>F4VY2BinlQCodn5^2
!s85 0
Z12 !s108 1653360126.395000
Z13 !s107 C:/Users/bob90/verilog/IC_design_Homework/FINAL/Q2_2/Q2_Decoder.v|
!s101 -O0
vtestfixture_decoder
Z14 DXx6 sv_std 3 std 0 22 F[19LRNL:5;XmIFh[XOPn1
!i10b 1
Z15 !s100 hiQ9NhbE[Mio4i0lfSj3X2
Z16 IfUmUEIGk`c84S5;Jk038i0
Z17 VNXBI4ki5l97R@nV:mVB461
Z18 !s105 tb_Decoder_Q2_sv_unit
S1
R3
Z19 w1652206130
Z20 8C:/Users/bob90/verilog/IC_design_Homework/FINAL/Q2_2/tb_Decoder_Q2.sv
Z21 FC:/Users/bob90/verilog/IC_design_Homework/FINAL/Q2_2/tb_Decoder_Q2.sv
L0 10
R7
r1
!s85 0
31
!s108 1653360126.444000
!s107 C:/Users/bob90/verilog/IC_design_Homework/FINAL/Q2_2/tb_Decoder_Q2.sv|
Z22 !s90 -reportprogress|300|-work|work|-sv|C:/Users/bob90/verilog/IC_design_Homework/FINAL/Q2_2/tb_Decoder_Q2.sv|
!s101 -O0
Z23 o-work work -sv -O0
