waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.div_testclk' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 09-Jun-2022 09:17:50} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.div_testclk' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 09-Jun-2022 09:17:50} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.div_testclk' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 09-Jun-2022 09:17:50} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.div_testclk' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 09-Jun-2022 09:17:50} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.div_testclk' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 09-Jun-2022 09:17:50} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.div_testclk' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 09-Jun-2022 09:17:50} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.div_testclk' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 09-Jun-2022 09:17:50} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.div_testclk' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 09-Jun-2022 09:17:50} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.div_testclk' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 09-Jun-2022 09:17:50} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {pad_mux_test_jtag_inputs}  }  -msg {Clock signals digtop.I_CSB and digtop.I_SCK converge at mux output digtop.i_pad_mux_test_dab.rtlc_N9. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_DAB_INTB.SEL_DAB[0]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 09:25:14} 
waive -du {  {pad_mux_test_jtag_inputs}  }  -msg {Clock signals digtop.I_CSB and digtop.I_SCK converge at mux output digtop.i_pad_mux_test_bfwb.rtlc_N9. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_BFWB_SYNCB.SEL_BFWB[0]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 09:25:14} 
waive -du {  {pad_mux_test_jtag_inputs}  }  -msg {Clock signals digtop.I_CSB and digtop.I_SCK converge at mux output digtop.i_pad_mux_test_syncb.rtlc_N9. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_BFWB_SYNCB.SEL_SYNCB[0]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 09:25:38} 
waive -du {  {pad_mux_test}  }  -msg {Clock signals digtop.I_CSB and digtop.I_SCK converge at mux output digtop.i_pad_mux_test_rfc.rtlc_N9. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_RFC.SEL_RFC[0]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 09:26:20} 
waive -du {  {pad_mux_test}  }  -msg {Clock signals digtop.I_CSB and digtop.I_SCK converge at mux output digtop.i_pad_mux_test_csb.rtlc_N9. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_CSB_SCK.SEL_CSB[0]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 09:26:20} 
waive -du {  {pad_mux_test}  }  -msg {Clock signals digtop.I_CSB and digtop.I_SCK converge at mux output digtop.i_pad_mux_test_intb.rtlc_N9. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_DAB_INTB.SEL_INTB[0]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 09:26:20} 
waive -du {  {pad_mux_test}  }  -msg {Clock signals digtop.I_CSB and digtop.I_SCK converge at mux output digtop.i_pad_mux_test_mosi.rtlc_N9. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_MOSI_MISO.SEL_MOSI[0]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 09:26:20} 
waive -du {  {pad_mux_test}  }  -msg {Clock signals digtop.I_CSB and digtop.I_SCK converge at mux output digtop.i_pad_mux_test_sck.rtlc_N9. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_CSB_SCK.SEL_SCK[0]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 09:26:20} 
waive -du {  {pad_mux_test}  }  -msg {Clock signals digtop.I_CSB and digtop.I_SCK converge at mux output digtop.i_pad_mux_test_miso.rtlc_N9. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_MOSI_MISO.SEL_MISO[0]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 09:26:20} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_stat[12]' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11:10]' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_stat[12]' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11:10]' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_stat[12]' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11:10]' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_stat[12]' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11:10]' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_stat[12]' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11:10]' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_stat[12]' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11:10]' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_stat[12]' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11:10]' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_stat[12]' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11:10]' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_stat[12]' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11:10]' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -msg {Reset signal 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.jtag_nrst' used to reset signal 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.cnt_testclk[0]' (domain 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otpwrap_l0_atpg.u_otp4kx12.u_ips.PPCLKOUT') is generated from domain 'digtop.I_BFWB'}  -severity {  {Error}  }  -rule {  {Reset_sync02}  }  -weight {10}  -comment {Created by jvoi on 09-Jun-2022 10:04:20} 
waive -du {  {otpwrap_l1_jtag.RTL}  }  -msg {Clock signals digtop.I_BFWB and digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otpwrap_l0_atpg.u_otp4kx12.u_ips.PPCLKOUT converge at mux output digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.rtlc_N135_SS_119. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[10]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 10:07:14} 
waive -du {  {otpwrap_l1_jtag.RTL}  }  -msg {Clock signals digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otpwrap_l0_atpg.u_otp4kx12.u_ips.PPCLKOUT and digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otpwrap_l0_atpg.u_otp4kx12.u_ips.CLKOUT converge at mux output digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.mux_tclk. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[10]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 10:07:26} 
waive -du {  {otpwrap_l1_jtag.RTL}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11:10]' converges with different domain clock(s) at 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.mux_tclk'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 10:19:19} 
waive -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.dr_shiftregister[31:16], clocked by digtop.I_BFWB, source library-cell digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otpwrap_l0_atpg.u_otp4kx12.DR[11:0], clocked by digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_clk. Reason: Sources from different domains converge before being synchronized [Total Sources: 12 (Number of source domains: 2)]}  -severity {  {Error}  }  -rule {  {Ac_unsync02}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 12:14:44} 
waive -msg {Reset signal 'digtop.jtag_trstn' used to reset signal 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tap_state[0]' (domain 'digtop.I_BFWB') is generated from domain 'digtop.I_CLKOSC'}  -severity {  {Error}  }  -rule {  {Reset_sync02}  }  -weight {10}  -comment {Created by jvoi on 09-Jun-2022 12:15:26} 
waive -msg {Reset signal 'digtop.i_logic_top.i_test.i_test_control.int_clk_rst_rstn' used to reset signal 'digtop.i_logic_top.i_test.i_test_control.i_jtag_elip.update_dr_synced[1]' (domain 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk') is generated from domain 'digtop.I_CLKOSC'}  -severity {  {Error}  }  -rule {  {Reset_sync02}  }  -weight {10}  -comment {Created by jvoi on 09-Jun-2022 12:18:24} 
waive -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_dsi3.i_wave_shaping.next_lut_value[3:0][4:0], clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk, source flop digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_IN_DSI3.tmr_in_tx[2:0], clocked by digtop.I_BFWB. Reason: Qualifier not found [Total Sources: 12 (Number of source domains: 1)]}  -severity {  {Error}  }  -rule {  {Ac_unsync02}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 12:58:20} 
waive -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_dsi3.i_wave_shaping.tx_previous[3:0], clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk, source flop digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_IN_DSI3.tmr_in_tx[2:0], clocked by digtop.I_BFWB. Reason: Qualifier not found [Total Sources: 12 (Number of source domains: 1)]}  -severity {  {Error}  }  -rule {  {Ac_unsync02}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 12:58:36} 
waive -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_dsi3.i_wave_shaping.wave_cnt[3:0][8:0], clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk, source flop digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_IN_DSI3.tmr_in_tx[2:0], clocked by digtop.I_BFWB. Reason: Qualifier not found [Total Sources: 12 (Number of source domains: 1)]}  -severity {  {Error}  }  -rule {  {Ac_unsync02}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 12:58:52} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[14]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[2]') and clock 'VCLK' (at port 'I_DSI_RXD2[3]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[15]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[3]') and clock 'VCLK' (at port 'I_DSI_RXD2[3]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[13]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[1]') and clock 'VCLK' (at port 'I_DSI_RXD2[3]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[12]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[0]') and clock 'VCLK' (at port 'I_DSI_RXD2[3]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[11]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[3]') and clock 'VCLK' (at port 'I_DSI_RXD2[2]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[10]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[2]') and clock 'VCLK' (at port 'I_DSI_RXD2[2]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[9]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[1]') and clock 'VCLK' (at port 'I_DSI_RXD2[2]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[8]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[0]') and clock 'VCLK' (at port 'I_DSI_RXD2[2]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[7]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[3]') and clock 'VCLK' (at port 'I_DSI_RXD2[1]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[6]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[2]') and clock 'VCLK' (at port 'I_DSI_RXD2[1]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[5]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[1]') and clock 'VCLK' (at port 'I_DSI_RXD2[1]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[4]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[0]') and clock 'VCLK' (at port 'I_DSI_RXD2[1]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[3]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[3]') and clock 'VCLK' (at port 'I_DSI_RXD2[0]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[2]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[2]') and clock 'VCLK' (at port 'I_DSI_RXD2[0]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[1]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[1]') and clock 'VCLK' (at port 'I_DSI_RXD2[0]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[0]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[0]') and clock 'VCLK' (at port 'I_DSI_RXD2[0]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[15]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[3]') and clock 'VCLK' (at port 'I_DSI_RXD1[3]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[14]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[2]') and clock 'VCLK' (at port 'I_DSI_RXD1[3]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[13]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[1]') and clock 'VCLK' (at port 'I_DSI_RXD1[3]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[12]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[0]') and clock 'VCLK' (at port 'I_DSI_RXD1[3]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[11]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[3]') and clock 'VCLK' (at port 'I_DSI_RXD1[2]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[10]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[2]') and clock 'VCLK' (at port 'I_DSI_RXD1[2]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[9]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[1]') and clock 'VCLK' (at port 'I_DSI_RXD1[2]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[8]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[0]') and clock 'VCLK' (at port 'I_DSI_RXD1[2]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[7]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[3]') and clock 'VCLK' (at port 'I_DSI_RXD1[1]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[6]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[2]') and clock 'VCLK' (at port 'I_DSI_RXD1[1]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[5]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[1]') and clock 'VCLK' (at port 'I_DSI_RXD1[1]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[4]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[0]') and clock 'VCLK' (at port 'I_DSI_RXD1[1]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[2]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[2]') and clock 'VCLK' (at port 'I_DSI_RXD1[0]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[3]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[3]') and clock 'VCLK' (at port 'I_DSI_RXD1[0]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[1]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[1]') and clock 'VCLK' (at port 'I_DSI_RXD1[0]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[0]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[0]') and clock 'VCLK' (at port 'I_DSI_RXD1[0]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_DSI_TX_ON[0]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[0]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.TX_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_TX_ON[1]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[1]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.TX_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_TX_ON[2]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[2]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.TX_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_TX_ON[3]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[3]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.TX_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_TX_HVCASC_ON[0]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[0]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.HVCASC_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_TX_HVCASC_ON[1]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[1]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.HVCASC_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_TX_HVCASC_ON[2]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[2]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.HVCASC_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_TX_HVCASC_ON[3]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[3]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.HVCASC_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_RX_TXN[0]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .receive_mode_enable') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.RX_TXN')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_RX_TXN[1]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .receive_mode_enable') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.RX_TXN')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_RX_TXN[2]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .receive_mode_enable') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.RX_TXN')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_RX_TXN[3]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .receive_mode_enable') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.RX_TXN')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_RX_ON[0]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[0]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.RX_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_RX_ON[1]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[1]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.RX_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_RX_ON[2]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[2]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.RX_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_RX_ON[3]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[3]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.RX_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_PLL_ON' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_timebase.pll_on') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_timebase.i_test_osc.i_TEST_OSC.i_TEST_OSC_TMR_VAL_TB.PLL_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:06:00} 
waive -msg {Primary output signal 'O_PLL_HOLD' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_timebase.pll_hold') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_timebase.i_test_osc.i_TEST_OSC.i_TEST_OSC_TMR_VAL_TB.PLL_HOLD')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:06:00} 
waive -msg {Primary output signal 'O_OSC_ON' is in the fan-out cone of multiple clock-domains, clock 'digtop.I_BFWB' (at port 'I_PORB') and clock 'digtop.I_CLKOSC' (at port 'I_PORB')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:06:49} 

waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 21-Mar-2022 08:53:02} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SCK} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SCK} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SCK} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SCK} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SCK} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SCK} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SCK} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SCK} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SCK} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads SDI} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads SDI} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads SDI} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads SDI} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads SDI} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads SDI} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads SDI} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads SDI} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads SDI} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads INTB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads INTB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads INTB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads INTB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads INTB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads INTB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads INTB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads INTB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads INTB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at DAB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at DAB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at DAB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at DAB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at DAB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at DAB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at DAB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at DAB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at DAB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at BFWB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at BFWB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at BFWB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at BFWB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at BFWB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at BFWB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at BFWB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at BFWB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at BFWB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SYNCB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SYNCB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SYNCB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SYNCB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SYNCB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SYNCB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SYNCB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SYNCB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SYNCB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at CSB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at CSB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at CSB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at CSB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at CSB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at CSB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at CSB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at CSB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.I_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {BFWB is TCK and converges at this TLAT} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {TDO at CSB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {TDO at SCK} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {TDO at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {TDO at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {TDO at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {TDO at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {TDO at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {TDO at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {TDO at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.run_idle_fe' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {TDO unlatched at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.run_idle_fe' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {TDO unlatched at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.run_idle_fe' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {TDO unlatched at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.run_idle_fe' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {TDO unlatched at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.run_idle_fe' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {TDO unlatched at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.run_idle_fe' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {TDO unlatched at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.run_idle_fe' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {TDO unlatched at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.run_idle_fe' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {TDO unlatched at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.run_idle_fe' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {TDO unlatched at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_DIG.SEL_SYNC' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Synchronized output selection at digital outputs (only used in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_DIG.SEL_SYNC' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Synchronized output selection at digital outputs (only used in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_DIG.SEL_SYNC' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Synchronized output selection at digital outputs (only used in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_DIG.SEL_SYNC' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Synchronized output selection at digital outputs (only used in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_DIG.SEL_SYNC' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Synchronized output selection at digital outputs (only used in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_DIG.SEL_SYNC' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Synchronized output selection at digital outputs (only used in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_DIG.SEL_SYNC' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Synchronized output selection at digital outputs (only used in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_DIG.SEL_SYNC' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Synchronized output selection at digital outputs (only used in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_DIG.SEL_SYNC' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Synchronized output selection at digital outputs (only used in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_CSB_SCK.EN_CSB' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Enable for test output propagates to digital pads (OK and used only in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_CSB_SCK.EN_SCK' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Enable for test output propagates to digital pads (OK and used only in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_MOSI_MISO.EN_MOSI' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Enable for test output propagates to digital pads (OK and used only in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_MOSI_MISO.EN_MISO' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Enable for test output propagates to digital pads (OK and used only in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_BFWB_SYNCB.EN_BFWB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Enable for test output propagates to digital pads (OK and used only in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_BFWB_SYNCB.EN_SYNCB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Enable for test output propagates to digital pads (OK and used only in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_DAB_INTB.EN_DAB' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Enable for test output propagates to digital pads (OK and used only in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_DAB_INTB.EN_INTB' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Enable for test output propagates to digital pads (OK and used only in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_RFC.EN_RFC' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Enable for test output propagates to digital pads (OK and used only in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_MOSI_MISO.EN_MISO' converges with different domain clock(s) at 'digtop.O_SDO_OE'}  -rule {  {Clock_glitch05}  }  -comment {Enable for test output propagates to digital pads (OK and used only in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_OSC_READY' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {OSC_READY converges with multiple signals for multiplexing to test output at digital output pins} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_OSC_READY' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {OSC_READY converges with multiple signals for multiplexing to test output at digital output pins} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_OSC_READY' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {OSC_READY converges with multiple signals for multiplexing to test output at digital output pins} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_OSC_READY' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {OSC_READY converges with multiple signals for multiplexing to test output at digital output pins} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_OSC_READY' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {OSC_READY converges with multiple signals for multiplexing to test output at digital output pins} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_OSC_READY' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {OSC_READY converges with multiple signals for multiplexing to test output at digital output pins} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_OSC_READY' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {OSC_READY converges with multiple signals for multiplexing to test output at digital output pins} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_OSC_READY' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {OSC_READY converges with multiple signals for multiplexing to test output at digital output pins} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_OSC_READY' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {OSC_READY converges with multiple signals for multiplexing to test output at digital output pins} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_BFWB_SYNCB.SEL_SYNCB[5:0]' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Selection of output converges at digital output of pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_BFWB_SYNCB.SEL_BFWB[5:0]' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Selection of output converges at digital output of pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_DAB_INTB.SEL_DAB[5:0]' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Selection of output converges at digital output of pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_DAB_INTB.SEL_INTB[5:0]' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Selection of output converges at digital output of pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_RFC.SEL_RFC[5:0]' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Selection of output converges at digital output of pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_MOSI_MISO.SEL_MISO[5:0]' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Selection of output converges at digital output of pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_MOSI_MISO.SEL_MOSI[5:0]' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Selection of output converges at digital output of pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_CSB_SCK.SEL_SCK[5:0]' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Selection of output converges at digital output of pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_CSB_SCK.SEL_CSB[5:0]' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Selection of output converges at digital output of pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_sync_osc_ready.o_out[0]' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {synchronized signal of OSC_READY is converging at test output of digital pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_sync_osc_ready.o_out[0]' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {synchronized signal of OSC_READY is converging at test output of digital pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_sync_osc_ready.o_out[0]' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {synchronized signal of OSC_READY is converging at test output of digital pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_sync_osc_ready.o_out[0]' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {synchronized signal of OSC_READY is converging at test output of digital pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_sync_osc_ready.o_out[0]' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {synchronized signal of OSC_READY is converging at test output of digital pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_sync_osc_ready.o_out[0]' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {synchronized signal of OSC_READY is converging at test output of digital pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_sync_osc_ready.o_out[0]' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {synchronized signal of OSC_READY is converging at test output of digital pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_sync_osc_ready.o_out[0]' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {synchronized signal of OSC_READY is converging at test output of digital pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_sync_osc_ready.o_out[0]' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {synchronized signal of OSC_READY is converging at test output of digital pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_spi.i_spi_core.shift_out[15]' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {application signal for SDO is multiplexed with different (domain) signals for test output} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_buffers.bfwb' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {test signal multiplexing with applicative signal at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_buffers.dab' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {test signal multiplexing with applicative signal at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_main_control.intb' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {test signal multiplexing with applicative signal at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_main_control.i_main_fsm.o_rfc' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {test signal multiplexing with applicative signal at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SDO_OE'}  -rule {  {Clock_glitch05}  }  -comment {test output multiplexing for different applicative signals} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {test output multiplexing for different applicative signals} 
waive -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.ir_shiftregister[7], clocked by digtop.I_BFWB, source primary input digtop.I_SYNCB, clocked by VCLK. Reason: Qualifier not found [Total Sources: 1 (Number of source domains: 1)]}  -rule {  {Ac_unsync02}  }  -comment {TDI for TCK} 
waive -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tap_state[3:0], clocked by digtop.I_BFWB, source primary input digtop.I_DAB, clocked by VCLK. Reason: Qualifier not found [Total Sources: 1 (Number of source domains: 1)]}  -rule {  {Ac_unsync02}  }  -comment {TMS for TCK (JTAG)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.div_testclk' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 09-Jun-2022 09:17:50} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.div_testclk' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 09-Jun-2022 09:17:50} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.div_testclk' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 09-Jun-2022 09:17:50} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.div_testclk' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 09-Jun-2022 09:17:50} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.div_testclk' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 09-Jun-2022 09:17:50} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.div_testclk' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 09-Jun-2022 09:17:50} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.div_testclk' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 09-Jun-2022 09:17:50} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.div_testclk' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 09-Jun-2022 09:17:50} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.div_testclk' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 09-Jun-2022 09:17:50} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {pad_mux_test_jtag_inputs}  }  -msg {Clock signals digtop.I_CSB and digtop.I_SCK converge at mux output digtop.i_pad_mux_test_dab.rtlc_N9. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_DAB_INTB.SEL_DAB[0]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 09:25:14} 
waive -du {  {pad_mux_test_jtag_inputs}  }  -msg {Clock signals digtop.I_CSB and digtop.I_SCK converge at mux output digtop.i_pad_mux_test_bfwb.rtlc_N9. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_BFWB_SYNCB.SEL_BFWB[0]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 09:25:14} 
waive -du {  {pad_mux_test_jtag_inputs}  }  -msg {Clock signals digtop.I_CSB and digtop.I_SCK converge at mux output digtop.i_pad_mux_test_syncb.rtlc_N9. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_BFWB_SYNCB.SEL_SYNCB[0]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 09:25:38} 
waive -du {  {pad_mux_test}  }  -msg {Clock signals digtop.I_CSB and digtop.I_SCK converge at mux output digtop.i_pad_mux_test_rfc.rtlc_N9. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_RFC.SEL_RFC[0]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 09:26:20} 
waive -du {  {pad_mux_test}  }  -msg {Clock signals digtop.I_CSB and digtop.I_SCK converge at mux output digtop.i_pad_mux_test_csb.rtlc_N9. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_CSB_SCK.SEL_CSB[0]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 09:26:20} 
waive -du {  {pad_mux_test}  }  -msg {Clock signals digtop.I_CSB and digtop.I_SCK converge at mux output digtop.i_pad_mux_test_intb.rtlc_N9. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_DAB_INTB.SEL_INTB[0]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 09:26:20} 
waive -du {  {pad_mux_test}  }  -msg {Clock signals digtop.I_CSB and digtop.I_SCK converge at mux output digtop.i_pad_mux_test_mosi.rtlc_N9. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_MOSI_MISO.SEL_MOSI[0]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 09:26:20} 
waive -du {  {pad_mux_test}  }  -msg {Clock signals digtop.I_CSB and digtop.I_SCK converge at mux output digtop.i_pad_mux_test_sck.rtlc_N9. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_CSB_SCK.SEL_SCK[0]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 09:26:20} 
waive -du {  {pad_mux_test}  }  -msg {Clock signals digtop.I_CSB and digtop.I_SCK converge at mux output digtop.i_pad_mux_test_miso.rtlc_N9. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_MOSI_MISO.SEL_MISO[0]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 09:26:20} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_stat[12]' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11:10]' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_stat[12]' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11:10]' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_stat[12]' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11:10]' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_stat[12]' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11:10]' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_stat[12]' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11:10]' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_stat[12]' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11:10]' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_stat[12]' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11:10]' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_stat[12]' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11:10]' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_stat[12]' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11:10]' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -msg {Reset signal 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.jtag_nrst' used to reset signal 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.cnt_testclk[0]' (domain 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otpwrap_l0_atpg.u_otp4kx12.u_ips.PPCLKOUT') is generated from domain 'digtop.I_BFWB'}  -severity {  {Error}  }  -rule {  {Reset_sync02}  }  -weight {10}  -comment {Created by jvoi on 09-Jun-2022 10:04:20} 
waive -du {  {otpwrap_l1_jtag.RTL}  }  -msg {Clock signals digtop.I_BFWB and digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otpwrap_l0_atpg.u_otp4kx12.u_ips.PPCLKOUT converge at mux output digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.rtlc_N135_SS_119. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[10]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 10:07:14} 
waive -du {  {otpwrap_l1_jtag.RTL}  }  -msg {Clock signals digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otpwrap_l0_atpg.u_otp4kx12.u_ips.PPCLKOUT and digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otpwrap_l0_atpg.u_otp4kx12.u_ips.CLKOUT converge at mux output digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.mux_tclk. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[10]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 10:07:26} 
waive -du {  {otpwrap_l1_jtag.RTL}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11:10]' converges with different domain clock(s) at 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.mux_tclk'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 10:19:19} 
waive -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.dr_shiftregister[31:16], clocked by digtop.I_BFWB, source library-cell digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otpwrap_l0_atpg.u_otp4kx12.DR[11:0], clocked by digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_clk. Reason: Sources from different domains converge before being synchronized [Total Sources: 12 (Number of source domains: 2)]}  -severity {  {Error}  }  -rule {  {Ac_unsync02}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 12:14:44} 
waive -msg {Reset signal 'digtop.jtag_trstn' used to reset signal 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tap_state[0]' (domain 'digtop.I_BFWB') is generated from domain 'digtop.I_CLKOSC'}  -severity {  {Error}  }  -rule {  {Reset_sync02}  }  -weight {10}  -comment {Created by jvoi on 09-Jun-2022 12:15:26} 
waive -msg {Reset signal 'digtop.i_logic_top.i_test.i_test_control.int_clk_rst_rstn' used to reset signal 'digtop.i_logic_top.i_test.i_test_control.i_jtag_elip.update_dr_synced[1]' (domain 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk') is generated from domain 'digtop.I_CLKOSC'}  -severity {  {Error}  }  -rule {  {Reset_sync02}  }  -weight {10}  -comment {Created by jvoi on 09-Jun-2022 12:18:24} 
waive -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_dsi3.i_wave_shaping.next_lut_value[3:0][4:0], clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk, source flop digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_IN_DSI3.tmr_in_tx[2:0], clocked by digtop.I_BFWB. Reason: Qualifier not found [Total Sources: 12 (Number of source domains: 1)]}  -severity {  {Error}  }  -rule {  {Ac_unsync02}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 12:58:20} 
waive -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_dsi3.i_wave_shaping.tx_previous[3:0], clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk, source flop digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_IN_DSI3.tmr_in_tx[2:0], clocked by digtop.I_BFWB. Reason: Qualifier not found [Total Sources: 12 (Number of source domains: 1)]}  -severity {  {Error}  }  -rule {  {Ac_unsync02}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 12:58:36} 
waive -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_dsi3.i_wave_shaping.wave_cnt[3:0][8:0], clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk, source flop digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_IN_DSI3.tmr_in_tx[2:0], clocked by digtop.I_BFWB. Reason: Qualifier not found [Total Sources: 12 (Number of source domains: 1)]}  -severity {  {Error}  }  -rule {  {Ac_unsync02}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 12:58:52} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[14]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[2]') and clock 'VCLK' (at port 'I_DSI_RXD2[3]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[15]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[3]') and clock 'VCLK' (at port 'I_DSI_RXD2[3]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[13]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[1]') and clock 'VCLK' (at port 'I_DSI_RXD2[3]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[12]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[0]') and clock 'VCLK' (at port 'I_DSI_RXD2[3]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[11]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[3]') and clock 'VCLK' (at port 'I_DSI_RXD2[2]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[10]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[2]') and clock 'VCLK' (at port 'I_DSI_RXD2[2]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[9]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[1]') and clock 'VCLK' (at port 'I_DSI_RXD2[2]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[8]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[0]') and clock 'VCLK' (at port 'I_DSI_RXD2[2]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[7]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[3]') and clock 'VCLK' (at port 'I_DSI_RXD2[1]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[6]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[2]') and clock 'VCLK' (at port 'I_DSI_RXD2[1]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[5]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[1]') and clock 'VCLK' (at port 'I_DSI_RXD2[1]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[4]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[0]') and clock 'VCLK' (at port 'I_DSI_RXD2[1]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[3]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[3]') and clock 'VCLK' (at port 'I_DSI_RXD2[0]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[2]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[2]') and clock 'VCLK' (at port 'I_DSI_RXD2[0]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[1]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[1]') and clock 'VCLK' (at port 'I_DSI_RXD2[0]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[0]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[0]') and clock 'VCLK' (at port 'I_DSI_RXD2[0]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[15]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[3]') and clock 'VCLK' (at port 'I_DSI_RXD1[3]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[14]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[2]') and clock 'VCLK' (at port 'I_DSI_RXD1[3]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[13]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[1]') and clock 'VCLK' (at port 'I_DSI_RXD1[3]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[12]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[0]') and clock 'VCLK' (at port 'I_DSI_RXD1[3]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[11]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[3]') and clock 'VCLK' (at port 'I_DSI_RXD1[2]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[10]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[2]') and clock 'VCLK' (at port 'I_DSI_RXD1[2]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[9]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[1]') and clock 'VCLK' (at port 'I_DSI_RXD1[2]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[8]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[0]') and clock 'VCLK' (at port 'I_DSI_RXD1[2]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[7]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[3]') and clock 'VCLK' (at port 'I_DSI_RXD1[1]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[6]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[2]') and clock 'VCLK' (at port 'I_DSI_RXD1[1]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[5]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[1]') and clock 'VCLK' (at port 'I_DSI_RXD1[1]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[4]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[0]') and clock 'VCLK' (at port 'I_DSI_RXD1[1]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[2]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[2]') and clock 'VCLK' (at port 'I_DSI_RXD1[0]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[3]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[3]') and clock 'VCLK' (at port 'I_DSI_RXD1[0]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[1]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[1]') and clock 'VCLK' (at port 'I_DSI_RXD1[0]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[0]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[0]') and clock 'VCLK' (at port 'I_DSI_RXD1[0]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_DSI_TX_ON[0]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[0]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.TX_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_TX_ON[1]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[1]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.TX_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_TX_ON[2]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[2]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.TX_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_TX_ON[3]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[3]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.TX_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_TX_HVCASC_ON[0]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[0]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.HVCASC_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_TX_HVCASC_ON[1]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[1]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.HVCASC_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_TX_HVCASC_ON[2]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[2]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.HVCASC_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_TX_HVCASC_ON[3]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[3]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.HVCASC_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_RX_TXN[0]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .receive_mode_enable') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.RX_TXN')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_RX_TXN[1]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .receive_mode_enable') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.RX_TXN')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_RX_TXN[2]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .receive_mode_enable') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.RX_TXN')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_RX_TXN[3]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .receive_mode_enable') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.RX_TXN')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_RX_ON[0]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[0]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.RX_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_RX_ON[1]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[1]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.RX_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_RX_ON[2]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[2]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.RX_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_RX_ON[3]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[3]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.RX_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_PLL_ON' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_timebase.pll_on') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_timebase.i_test_osc.i_TEST_OSC.i_TEST_OSC_TMR_VAL_TB.PLL_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:06:00} 
waive -msg {Primary output signal 'O_PLL_HOLD' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_timebase.pll_hold') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_timebase.i_test_osc.i_TEST_OSC.i_TEST_OSC_TMR_VAL_TB.PLL_HOLD')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:06:00} 
waive -msg {Primary output signal 'O_OSC_ON' is in the fan-out cone of multiple clock-domains, clock 'digtop.I_BFWB' (at port 'I_PORB') and clock 'digtop.I_CLKOSC' (at port 'I_PORB')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:06:49} 

waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 21-Mar-2022 08:53:02} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SCK} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SCK} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SCK} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SCK} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SCK} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SCK} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SCK} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SCK} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SCK} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads SDI} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads SDI} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads SDI} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads SDI} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads SDI} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads SDI} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads SDI} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads SDI} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads SDI} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads INTB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads INTB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads INTB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads INTB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads INTB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads INTB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads INTB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads INTB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads INTB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at DAB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at DAB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at DAB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at DAB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at DAB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at DAB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at DAB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at DAB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at DAB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at BFWB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at BFWB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at BFWB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at BFWB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at BFWB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at BFWB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at BFWB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at BFWB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at BFWB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SYNCB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SYNCB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SYNCB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SYNCB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SYNCB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SYNCB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SYNCB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SYNCB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SYNCB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at CSB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at CSB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at CSB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at CSB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at CSB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at CSB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at CSB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at CSB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.I_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {BFWB is TCK and converges at this TLAT} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {TDO at CSB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {TDO at SCK} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {TDO at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {TDO at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {TDO at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {TDO at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {TDO at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {TDO at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {TDO at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.run_idle_fe' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {TDO unlatched at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.run_idle_fe' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {TDO unlatched at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.run_idle_fe' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {TDO unlatched at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.run_idle_fe' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {TDO unlatched at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.run_idle_fe' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {TDO unlatched at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.run_idle_fe' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {TDO unlatched at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.run_idle_fe' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {TDO unlatched at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.run_idle_fe' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {TDO unlatched at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.run_idle_fe' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {TDO unlatched at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_DIG.SEL_SYNC' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Synchronized output selection at digital outputs (only used in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_DIG.SEL_SYNC' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Synchronized output selection at digital outputs (only used in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_DIG.SEL_SYNC' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Synchronized output selection at digital outputs (only used in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_DIG.SEL_SYNC' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Synchronized output selection at digital outputs (only used in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_DIG.SEL_SYNC' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Synchronized output selection at digital outputs (only used in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_DIG.SEL_SYNC' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Synchronized output selection at digital outputs (only used in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_DIG.SEL_SYNC' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Synchronized output selection at digital outputs (only used in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_DIG.SEL_SYNC' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Synchronized output selection at digital outputs (only used in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_DIG.SEL_SYNC' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Synchronized output selection at digital outputs (only used in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_CSB_SCK.EN_CSB' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Enable for test output propagates to digital pads (OK and used only in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_CSB_SCK.EN_SCK' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Enable for test output propagates to digital pads (OK and used only in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_MOSI_MISO.EN_MOSI' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Enable for test output propagates to digital pads (OK and used only in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_MOSI_MISO.EN_MISO' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Enable for test output propagates to digital pads (OK and used only in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_BFWB_SYNCB.EN_BFWB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Enable for test output propagates to digital pads (OK and used only in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_BFWB_SYNCB.EN_SYNCB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Enable for test output propagates to digital pads (OK and used only in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_DAB_INTB.EN_DAB' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Enable for test output propagates to digital pads (OK and used only in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_DAB_INTB.EN_INTB' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Enable for test output propagates to digital pads (OK and used only in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_RFC.EN_RFC' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Enable for test output propagates to digital pads (OK and used only in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_MOSI_MISO.EN_MISO' converges with different domain clock(s) at 'digtop.O_SDO_OE'}  -rule {  {Clock_glitch05}  }  -comment {Enable for test output propagates to digital pads (OK and used only in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_OSC_READY' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {OSC_READY converges with multiple signals for multiplexing to test output at digital output pins} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_OSC_READY' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {OSC_READY converges with multiple signals for multiplexing to test output at digital output pins} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_OSC_READY' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {OSC_READY converges with multiple signals for multiplexing to test output at digital output pins} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_OSC_READY' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {OSC_READY converges with multiple signals for multiplexing to test output at digital output pins} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_OSC_READY' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {OSC_READY converges with multiple signals for multiplexing to test output at digital output pins} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_OSC_READY' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {OSC_READY converges with multiple signals for multiplexing to test output at digital output pins} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_OSC_READY' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {OSC_READY converges with multiple signals for multiplexing to test output at digital output pins} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_OSC_READY' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {OSC_READY converges with multiple signals for multiplexing to test output at digital output pins} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_OSC_READY' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {OSC_READY converges with multiple signals for multiplexing to test output at digital output pins} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_BFWB_SYNCB.SEL_SYNCB[5:0]' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Selection of output converges at digital output of pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_BFWB_SYNCB.SEL_BFWB[5:0]' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Selection of output converges at digital output of pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_DAB_INTB.SEL_DAB[5:0]' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Selection of output converges at digital output of pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_DAB_INTB.SEL_INTB[5:0]' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Selection of output converges at digital output of pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_RFC.SEL_RFC[5:0]' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Selection of output converges at digital output of pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_MOSI_MISO.SEL_MISO[5:0]' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Selection of output converges at digital output of pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_MOSI_MISO.SEL_MOSI[5:0]' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Selection of output converges at digital output of pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_CSB_SCK.SEL_SCK[5:0]' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Selection of output converges at digital output of pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_CSB_SCK.SEL_CSB[5:0]' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Selection of output converges at digital output of pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_sync_osc_ready.o_out[0]' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {synchronized signal of OSC_READY is converging at test output of digital pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_sync_osc_ready.o_out[0]' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {synchronized signal of OSC_READY is converging at test output of digital pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_sync_osc_ready.o_out[0]' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {synchronized signal of OSC_READY is converging at test output of digital pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_sync_osc_ready.o_out[0]' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {synchronized signal of OSC_READY is converging at test output of digital pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_sync_osc_ready.o_out[0]' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {synchronized signal of OSC_READY is converging at test output of digital pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_sync_osc_ready.o_out[0]' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {synchronized signal of OSC_READY is converging at test output of digital pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_sync_osc_ready.o_out[0]' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {synchronized signal of OSC_READY is converging at test output of digital pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_sync_osc_ready.o_out[0]' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {synchronized signal of OSC_READY is converging at test output of digital pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_sync_osc_ready.o_out[0]' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {synchronized signal of OSC_READY is converging at test output of digital pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_spi.i_spi_core.shift_out[15]' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {application signal for SDO is multiplexed with different (domain) signals for test output} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_buffers.bfwb' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {test signal multiplexing with applicative signal at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_buffers.dab' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {test signal multiplexing with applicative signal at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_main_control.intb' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {test signal multiplexing with applicative signal at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_main_control.i_main_fsm.o_rfc' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {test signal multiplexing with applicative signal at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SDO_OE'}  -rule {  {Clock_glitch05}  }  -comment {test output multiplexing for different applicative signals} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {test output multiplexing for different applicative signals} 
waive -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.ir_shiftregister[7], clocked by digtop.I_BFWB, source primary input digtop.I_SYNCB, clocked by VCLK. Reason: Qualifier not found [Total Sources: 1 (Number of source domains: 1)]}  -rule {  {Ac_unsync02}  }  -comment {TDI for TCK} 
waive -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tap_state[3:0], clocked by digtop.I_BFWB, source primary input digtop.I_DAB, clocked by VCLK. Reason: Qualifier not found [Total Sources: 1 (Number of source domains: 1)]}  -rule {  {Ac_unsync02}  }  -comment {TMS for TCK (JTAG)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.div_testclk' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 09-Jun-2022 09:17:50} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.div_testclk' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 09-Jun-2022 09:17:50} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.div_testclk' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 09-Jun-2022 09:17:50} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.div_testclk' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 09-Jun-2022 09:17:50} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.div_testclk' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 09-Jun-2022 09:17:50} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.div_testclk' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 09-Jun-2022 09:17:50} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.div_testclk' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 09-Jun-2022 09:17:50} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.div_testclk' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 09-Jun-2022 09:17:50} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.div_testclk' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 09-Jun-2022 09:17:50} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {pad_mux_test_jtag_inputs}  }  -msg {Clock signals digtop.I_CSB and digtop.I_SCK converge at mux output digtop.i_pad_mux_test_dab.rtlc_N9. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_DAB_INTB.SEL_DAB[0]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 09:25:14} 
waive -du {  {pad_mux_test_jtag_inputs}  }  -msg {Clock signals digtop.I_CSB and digtop.I_SCK converge at mux output digtop.i_pad_mux_test_bfwb.rtlc_N9. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_BFWB_SYNCB.SEL_BFWB[0]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 09:25:14} 
waive -du {  {pad_mux_test_jtag_inputs}  }  -msg {Clock signals digtop.I_CSB and digtop.I_SCK converge at mux output digtop.i_pad_mux_test_syncb.rtlc_N9. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_BFWB_SYNCB.SEL_SYNCB[0]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 09:25:38} 
waive -du {  {pad_mux_test}  }  -msg {Clock signals digtop.I_CSB and digtop.I_SCK converge at mux output digtop.i_pad_mux_test_rfc.rtlc_N9. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_RFC.SEL_RFC[0]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 09:26:20} 
waive -du {  {pad_mux_test}  }  -msg {Clock signals digtop.I_CSB and digtop.I_SCK converge at mux output digtop.i_pad_mux_test_csb.rtlc_N9. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_CSB_SCK.SEL_CSB[0]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 09:26:20} 
waive -du {  {pad_mux_test}  }  -msg {Clock signals digtop.I_CSB and digtop.I_SCK converge at mux output digtop.i_pad_mux_test_intb.rtlc_N9. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_DAB_INTB.SEL_INTB[0]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 09:26:20} 
waive -du {  {pad_mux_test}  }  -msg {Clock signals digtop.I_CSB and digtop.I_SCK converge at mux output digtop.i_pad_mux_test_mosi.rtlc_N9. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_MOSI_MISO.SEL_MOSI[0]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 09:26:20} 
waive -du {  {pad_mux_test}  }  -msg {Clock signals digtop.I_CSB and digtop.I_SCK converge at mux output digtop.i_pad_mux_test_sck.rtlc_N9. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_CSB_SCK.SEL_SCK[0]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 09:26:20} 
waive -du {  {pad_mux_test}  }  -msg {Clock signals digtop.I_CSB and digtop.I_SCK converge at mux output digtop.i_pad_mux_test_miso.rtlc_N9. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_MOSI_MISO.SEL_MISO[0]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 09:26:20} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_stat[12]' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11:10]' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_stat[12]' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11:10]' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_stat[12]' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11:10]' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_stat[12]' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11:10]' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_stat[12]' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11:10]' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_stat[12]' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11:10]' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_stat[12]' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11:10]' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_stat[12]' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11:10]' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_stat[12]' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11:10]' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -msg {Reset signal 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.jtag_nrst' used to reset signal 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.cnt_testclk[0]' (domain 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otpwrap_l0_atpg.u_otp4kx12.u_ips.PPCLKOUT') is generated from domain 'digtop.I_BFWB'}  -severity {  {Error}  }  -rule {  {Reset_sync02}  }  -weight {10}  -comment {Created by jvoi on 09-Jun-2022 10:04:20} 
waive -du {  {otpwrap_l1_jtag.RTL}  }  -msg {Clock signals digtop.I_BFWB and digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otpwrap_l0_atpg.u_otp4kx12.u_ips.PPCLKOUT converge at mux output digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.rtlc_N135_SS_119. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[10]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 10:07:14} 
waive -du {  {otpwrap_l1_jtag.RTL}  }  -msg {Clock signals digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otpwrap_l0_atpg.u_otp4kx12.u_ips.PPCLKOUT and digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otpwrap_l0_atpg.u_otp4kx12.u_ips.CLKOUT converge at mux output digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.mux_tclk. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[10]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 10:07:26} 
waive -du {  {otpwrap_l1_jtag.RTL}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11:10]' converges with different domain clock(s) at 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.mux_tclk'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 10:19:19} 
waive -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.dr_shiftregister[31:16], clocked by digtop.I_BFWB, source library-cell digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otpwrap_l0_atpg.u_otp4kx12.DR[11:0], clocked by digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_clk. Reason: Sources from different domains converge before being synchronized [Total Sources: 12 (Number of source domains: 2)]}  -severity {  {Error}  }  -rule {  {Ac_unsync02}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 12:14:44} 
waive -msg {Reset signal 'digtop.jtag_trstn' used to reset signal 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tap_state[0]' (domain 'digtop.I_BFWB') is generated from domain 'digtop.I_CLKOSC'}  -severity {  {Error}  }  -rule {  {Reset_sync02}  }  -weight {10}  -comment {Created by jvoi on 09-Jun-2022 12:15:26} 
waive -msg {Reset signal 'digtop.i_logic_top.i_test.i_test_control.int_clk_rst_rstn' used to reset signal 'digtop.i_logic_top.i_test.i_test_control.i_jtag_elip.update_dr_synced[1]' (domain 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk') is generated from domain 'digtop.I_CLKOSC'}  -severity {  {Error}  }  -rule {  {Reset_sync02}  }  -weight {10}  -comment {Created by jvoi on 09-Jun-2022 12:18:24} 
waive -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_dsi3.i_wave_shaping.next_lut_value[3:0][4:0], clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk, source flop digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_IN_DSI3.tmr_in_tx[2:0], clocked by digtop.I_BFWB. Reason: Qualifier not found [Total Sources: 12 (Number of source domains: 1)]}  -severity {  {Error}  }  -rule {  {Ac_unsync02}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 12:58:20} 
waive -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_dsi3.i_wave_shaping.tx_previous[3:0], clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk, source flop digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_IN_DSI3.tmr_in_tx[2:0], clocked by digtop.I_BFWB. Reason: Qualifier not found [Total Sources: 12 (Number of source domains: 1)]}  -severity {  {Error}  }  -rule {  {Ac_unsync02}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 12:58:36} 
waive -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_dsi3.i_wave_shaping.wave_cnt[3:0][8:0], clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk, source flop digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_IN_DSI3.tmr_in_tx[2:0], clocked by digtop.I_BFWB. Reason: Qualifier not found [Total Sources: 12 (Number of source domains: 1)]}  -severity {  {Error}  }  -rule {  {Ac_unsync02}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 12:58:52} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[14]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[2]') and clock 'VCLK' (at port 'I_DSI_RXD2[3]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[15]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[3]') and clock 'VCLK' (at port 'I_DSI_RXD2[3]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[13]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[1]') and clock 'VCLK' (at port 'I_DSI_RXD2[3]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[12]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[0]') and clock 'VCLK' (at port 'I_DSI_RXD2[3]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[11]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[3]') and clock 'VCLK' (at port 'I_DSI_RXD2[2]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[10]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[2]') and clock 'VCLK' (at port 'I_DSI_RXD2[2]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[9]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[1]') and clock 'VCLK' (at port 'I_DSI_RXD2[2]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[8]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[0]') and clock 'VCLK' (at port 'I_DSI_RXD2[2]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[7]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[3]') and clock 'VCLK' (at port 'I_DSI_RXD2[1]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[6]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[2]') and clock 'VCLK' (at port 'I_DSI_RXD2[1]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[5]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[1]') and clock 'VCLK' (at port 'I_DSI_RXD2[1]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[4]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[0]') and clock 'VCLK' (at port 'I_DSI_RXD2[1]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[3]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[3]') and clock 'VCLK' (at port 'I_DSI_RXD2[0]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[2]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[2]') and clock 'VCLK' (at port 'I_DSI_RXD2[0]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[1]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[1]') and clock 'VCLK' (at port 'I_DSI_RXD2[0]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[0]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[0]') and clock 'VCLK' (at port 'I_DSI_RXD2[0]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[15]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[3]') and clock 'VCLK' (at port 'I_DSI_RXD1[3]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[14]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[2]') and clock 'VCLK' (at port 'I_DSI_RXD1[3]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[13]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[1]') and clock 'VCLK' (at port 'I_DSI_RXD1[3]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[12]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[0]') and clock 'VCLK' (at port 'I_DSI_RXD1[3]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[11]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[3]') and clock 'VCLK' (at port 'I_DSI_RXD1[2]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[10]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[2]') and clock 'VCLK' (at port 'I_DSI_RXD1[2]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[9]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[1]') and clock 'VCLK' (at port 'I_DSI_RXD1[2]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[8]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[0]') and clock 'VCLK' (at port 'I_DSI_RXD1[2]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[7]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[3]') and clock 'VCLK' (at port 'I_DSI_RXD1[1]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[6]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[2]') and clock 'VCLK' (at port 'I_DSI_RXD1[1]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[5]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[1]') and clock 'VCLK' (at port 'I_DSI_RXD1[1]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[4]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[0]') and clock 'VCLK' (at port 'I_DSI_RXD1[1]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[2]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[2]') and clock 'VCLK' (at port 'I_DSI_RXD1[0]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[3]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[3]') and clock 'VCLK' (at port 'I_DSI_RXD1[0]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[1]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[1]') and clock 'VCLK' (at port 'I_DSI_RXD1[0]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[0]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[0]') and clock 'VCLK' (at port 'I_DSI_RXD1[0]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_DSI_TX_ON[0]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[0]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.TX_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_TX_ON[1]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[1]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.TX_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_TX_ON[2]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[2]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.TX_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_TX_ON[3]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[3]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.TX_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_TX_HVCASC_ON[0]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[0]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.HVCASC_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_TX_HVCASC_ON[1]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[1]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.HVCASC_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_TX_HVCASC_ON[2]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[2]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.HVCASC_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_TX_HVCASC_ON[3]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[3]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.HVCASC_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_RX_TXN[0]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .receive_mode_enable') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.RX_TXN')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_RX_TXN[1]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .receive_mode_enable') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.RX_TXN')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_RX_TXN[2]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .receive_mode_enable') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.RX_TXN')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_RX_TXN[3]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .receive_mode_enable') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.RX_TXN')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_RX_ON[0]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[0]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.RX_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_RX_ON[1]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[1]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.RX_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_RX_ON[2]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[2]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.RX_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_RX_ON[3]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[3]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.RX_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_PLL_ON' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_timebase.pll_on') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_timebase.i_test_osc.i_TEST_OSC.i_TEST_OSC_TMR_VAL_TB.PLL_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:06:00} 
waive -msg {Primary output signal 'O_PLL_HOLD' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_timebase.pll_hold') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_timebase.i_test_osc.i_TEST_OSC.i_TEST_OSC_TMR_VAL_TB.PLL_HOLD')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:06:00} 
waive -msg {Primary output signal 'O_OSC_ON' is in the fan-out cone of multiple clock-domains, clock 'digtop.I_BFWB' (at port 'I_PORB') and clock 'digtop.I_CLKOSC' (at port 'I_PORB')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:06:49} 

waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 21-Mar-2022 08:53:02} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SCK} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SCK} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SCK} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SCK} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SCK} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SCK} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SCK} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SCK} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SCK} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads SDI} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads SDI} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads SDI} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads SDI} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads SDI} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads SDI} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads SDI} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads SDI} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads SDI} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads INTB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads INTB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads INTB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads INTB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads INTB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads INTB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads INTB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads INTB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads INTB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at DAB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at DAB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at DAB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at DAB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at DAB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at DAB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at DAB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at DAB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at DAB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at BFWB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at BFWB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at BFWB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at BFWB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at BFWB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at BFWB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at BFWB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at BFWB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at BFWB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SYNCB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SYNCB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SYNCB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SYNCB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SYNCB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SYNCB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SYNCB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SYNCB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SYNCB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at CSB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at CSB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at CSB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at CSB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at CSB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at CSB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at CSB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at CSB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.I_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {BFWB is TCK and converges at this TLAT} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {TDO at CSB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {TDO at SCK} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {TDO at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {TDO at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {TDO at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {TDO at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {TDO at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {TDO at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {TDO at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.run_idle_fe' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {TDO unlatched at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.run_idle_fe' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {TDO unlatched at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.run_idle_fe' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {TDO unlatched at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.run_idle_fe' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {TDO unlatched at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.run_idle_fe' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {TDO unlatched at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.run_idle_fe' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {TDO unlatched at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.run_idle_fe' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {TDO unlatched at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.run_idle_fe' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {TDO unlatched at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.run_idle_fe' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {TDO unlatched at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_DIG.SEL_SYNC' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Synchronized output selection at digital outputs (only used in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_DIG.SEL_SYNC' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Synchronized output selection at digital outputs (only used in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_DIG.SEL_SYNC' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Synchronized output selection at digital outputs (only used in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_DIG.SEL_SYNC' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Synchronized output selection at digital outputs (only used in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_DIG.SEL_SYNC' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Synchronized output selection at digital outputs (only used in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_DIG.SEL_SYNC' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Synchronized output selection at digital outputs (only used in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_DIG.SEL_SYNC' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Synchronized output selection at digital outputs (only used in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_DIG.SEL_SYNC' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Synchronized output selection at digital outputs (only used in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_DIG.SEL_SYNC' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Synchronized output selection at digital outputs (only used in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_CSB_SCK.EN_CSB' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Enable for test output propagates to digital pads (OK and used only in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_CSB_SCK.EN_SCK' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Enable for test output propagates to digital pads (OK and used only in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_MOSI_MISO.EN_MOSI' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Enable for test output propagates to digital pads (OK and used only in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_MOSI_MISO.EN_MISO' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Enable for test output propagates to digital pads (OK and used only in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_BFWB_SYNCB.EN_BFWB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Enable for test output propagates to digital pads (OK and used only in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_BFWB_SYNCB.EN_SYNCB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Enable for test output propagates to digital pads (OK and used only in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_DAB_INTB.EN_DAB' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Enable for test output propagates to digital pads (OK and used only in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_DAB_INTB.EN_INTB' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Enable for test output propagates to digital pads (OK and used only in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_RFC.EN_RFC' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Enable for test output propagates to digital pads (OK and used only in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_MOSI_MISO.EN_MISO' converges with different domain clock(s) at 'digtop.O_SDO_OE'}  -rule {  {Clock_glitch05}  }  -comment {Enable for test output propagates to digital pads (OK and used only in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_OSC_READY' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {OSC_READY converges with multiple signals for multiplexing to test output at digital output pins} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_OSC_READY' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {OSC_READY converges with multiple signals for multiplexing to test output at digital output pins} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_OSC_READY' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {OSC_READY converges with multiple signals for multiplexing to test output at digital output pins} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_OSC_READY' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {OSC_READY converges with multiple signals for multiplexing to test output at digital output pins} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_OSC_READY' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {OSC_READY converges with multiple signals for multiplexing to test output at digital output pins} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_OSC_READY' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {OSC_READY converges with multiple signals for multiplexing to test output at digital output pins} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_OSC_READY' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {OSC_READY converges with multiple signals for multiplexing to test output at digital output pins} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_OSC_READY' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {OSC_READY converges with multiple signals for multiplexing to test output at digital output pins} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_OSC_READY' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {OSC_READY converges with multiple signals for multiplexing to test output at digital output pins} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_BFWB_SYNCB.SEL_SYNCB[5:0]' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Selection of output converges at digital output of pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_BFWB_SYNCB.SEL_BFWB[5:0]' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Selection of output converges at digital output of pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_DAB_INTB.SEL_DAB[5:0]' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Selection of output converges at digital output of pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_DAB_INTB.SEL_INTB[5:0]' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Selection of output converges at digital output of pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_RFC.SEL_RFC[5:0]' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Selection of output converges at digital output of pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_MOSI_MISO.SEL_MISO[5:0]' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Selection of output converges at digital output of pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_MOSI_MISO.SEL_MOSI[5:0]' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Selection of output converges at digital output of pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_CSB_SCK.SEL_SCK[5:0]' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Selection of output converges at digital output of pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_CSB_SCK.SEL_CSB[5:0]' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Selection of output converges at digital output of pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_sync_osc_ready.o_out[0]' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {synchronized signal of OSC_READY is converging at test output of digital pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_sync_osc_ready.o_out[0]' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {synchronized signal of OSC_READY is converging at test output of digital pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_sync_osc_ready.o_out[0]' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {synchronized signal of OSC_READY is converging at test output of digital pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_sync_osc_ready.o_out[0]' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {synchronized signal of OSC_READY is converging at test output of digital pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_sync_osc_ready.o_out[0]' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {synchronized signal of OSC_READY is converging at test output of digital pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_sync_osc_ready.o_out[0]' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {synchronized signal of OSC_READY is converging at test output of digital pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_sync_osc_ready.o_out[0]' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {synchronized signal of OSC_READY is converging at test output of digital pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_sync_osc_ready.o_out[0]' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {synchronized signal of OSC_READY is converging at test output of digital pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_sync_osc_ready.o_out[0]' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {synchronized signal of OSC_READY is converging at test output of digital pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_spi.i_spi_core.shift_out[15]' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {application signal for SDO is multiplexed with different (domain) signals for test output} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_buffers.bfwb' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {test signal multiplexing with applicative signal at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_buffers.dab' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {test signal multiplexing with applicative signal at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_main_control.intb' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {test signal multiplexing with applicative signal at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_main_control.i_main_fsm.o_rfc' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {test signal multiplexing with applicative signal at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SDO_OE'}  -rule {  {Clock_glitch05}  }  -comment {test output multiplexing for different applicative signals} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {test output multiplexing for different applicative signals} 
waive -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.ir_shiftregister[7], clocked by digtop.I_BFWB, source primary input digtop.I_SYNCB, clocked by VCLK. Reason: Qualifier not found [Total Sources: 1 (Number of source domains: 1)]}  -rule {  {Ac_unsync02}  }  -comment {TDI for TCK} 
waive -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tap_state[3:0], clocked by digtop.I_BFWB, source primary input digtop.I_DAB, clocked by VCLK. Reason: Qualifier not found [Total Sources: 1 (Number of source domains: 1)]}  -rule {  {Ac_unsync02}  }  -comment {TMS for TCK (JTAG)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.div_testclk' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 09-Jun-2022 09:17:50} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.div_testclk' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 09-Jun-2022 09:17:50} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.div_testclk' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 09-Jun-2022 09:17:50} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.div_testclk' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 09-Jun-2022 09:17:50} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.div_testclk' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 09-Jun-2022 09:17:50} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.div_testclk' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 09-Jun-2022 09:17:50} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.div_testclk' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 09-Jun-2022 09:17:50} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.div_testclk' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 09-Jun-2022 09:17:50} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.div_testclk' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 09-Jun-2022 09:17:50} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {pad_mux_test_jtag_inputs}  }  -msg {Clock signals digtop.I_CSB and digtop.I_SCK converge at mux output digtop.i_pad_mux_test_dab.rtlc_N9. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_DAB_INTB.SEL_DAB[0]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 09:25:14} 
waive -du {  {pad_mux_test_jtag_inputs}  }  -msg {Clock signals digtop.I_CSB and digtop.I_SCK converge at mux output digtop.i_pad_mux_test_bfwb.rtlc_N9. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_BFWB_SYNCB.SEL_BFWB[0]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 09:25:14} 
waive -du {  {pad_mux_test_jtag_inputs}  }  -msg {Clock signals digtop.I_CSB and digtop.I_SCK converge at mux output digtop.i_pad_mux_test_syncb.rtlc_N9. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_BFWB_SYNCB.SEL_SYNCB[0]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 09:25:38} 
waive -du {  {pad_mux_test}  }  -msg {Clock signals digtop.I_CSB and digtop.I_SCK converge at mux output digtop.i_pad_mux_test_rfc.rtlc_N9. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_RFC.SEL_RFC[0]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 09:26:20} 
waive -du {  {pad_mux_test}  }  -msg {Clock signals digtop.I_CSB and digtop.I_SCK converge at mux output digtop.i_pad_mux_test_csb.rtlc_N9. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_CSB_SCK.SEL_CSB[0]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 09:26:20} 
waive -du {  {pad_mux_test}  }  -msg {Clock signals digtop.I_CSB and digtop.I_SCK converge at mux output digtop.i_pad_mux_test_intb.rtlc_N9. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_DAB_INTB.SEL_INTB[0]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 09:26:20} 
waive -du {  {pad_mux_test}  }  -msg {Clock signals digtop.I_CSB and digtop.I_SCK converge at mux output digtop.i_pad_mux_test_mosi.rtlc_N9. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_MOSI_MISO.SEL_MOSI[0]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 09:26:20} 
waive -du {  {pad_mux_test}  }  -msg {Clock signals digtop.I_CSB and digtop.I_SCK converge at mux output digtop.i_pad_mux_test_sck.rtlc_N9. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_CSB_SCK.SEL_SCK[0]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 09:26:20} 
waive -du {  {pad_mux_test}  }  -msg {Clock signals digtop.I_CSB and digtop.I_SCK converge at mux output digtop.i_pad_mux_test_miso.rtlc_N9. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_MOSI_MISO.SEL_MISO[0]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 09:26:20} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_stat[12]' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11:10]' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_stat[12]' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11:10]' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_stat[12]' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11:10]' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_stat[12]' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11:10]' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_stat[12]' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11:10]' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_stat[12]' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11:10]' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_stat[12]' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11:10]' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_stat[12]' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11:10]' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_stat[12]' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11:10]' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -msg {Reset signal 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.jtag_nrst' used to reset signal 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.cnt_testclk[0]' (domain 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otpwrap_l0_atpg.u_otp4kx12.u_ips.PPCLKOUT') is generated from domain 'digtop.I_BFWB'}  -severity {  {Error}  }  -rule {  {Reset_sync02}  }  -weight {10}  -comment {Created by jvoi on 09-Jun-2022 10:04:20} 
waive -du {  {otpwrap_l1_jtag.RTL}  }  -msg {Clock signals digtop.I_BFWB and digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otpwrap_l0_atpg.u_otp4kx12.u_ips.PPCLKOUT converge at mux output digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.rtlc_N135_SS_119. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[10]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 10:07:14} 
waive -du {  {otpwrap_l1_jtag.RTL}  }  -msg {Clock signals digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otpwrap_l0_atpg.u_otp4kx12.u_ips.PPCLKOUT and digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otpwrap_l0_atpg.u_otp4kx12.u_ips.CLKOUT converge at mux output digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.mux_tclk. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[10]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 10:07:26} 
waive -du {  {otpwrap_l1_jtag.RTL}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11:10]' converges with different domain clock(s) at 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.mux_tclk'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 10:19:19} 
waive -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.dr_shiftregister[31:16], clocked by digtop.I_BFWB, source library-cell digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otpwrap_l0_atpg.u_otp4kx12.DR[11:0], clocked by digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_clk. Reason: Sources from different domains converge before being synchronized [Total Sources: 12 (Number of source domains: 2)]}  -severity {  {Error}  }  -rule {  {Ac_unsync02}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 12:14:44} 
waive -msg {Reset signal 'digtop.jtag_trstn' used to reset signal 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tap_state[0]' (domain 'digtop.I_BFWB') is generated from domain 'digtop.I_CLKOSC'}  -severity {  {Error}  }  -rule {  {Reset_sync02}  }  -weight {10}  -comment {Created by jvoi on 09-Jun-2022 12:15:26} 
waive -msg {Reset signal 'digtop.i_logic_top.i_test.i_test_control.int_clk_rst_rstn' used to reset signal 'digtop.i_logic_top.i_test.i_test_control.i_jtag_elip.update_dr_synced[1]' (domain 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk') is generated from domain 'digtop.I_CLKOSC'}  -severity {  {Error}  }  -rule {  {Reset_sync02}  }  -weight {10}  -comment {Created by jvoi on 09-Jun-2022 12:18:24} 
waive -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_dsi3.i_wave_shaping.next_lut_value[3:0][4:0], clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk, source flop digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_IN_DSI3.tmr_in_tx[2:0], clocked by digtop.I_BFWB. Reason: Qualifier not found [Total Sources: 12 (Number of source domains: 1)]}  -severity {  {Error}  }  -rule {  {Ac_unsync02}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 12:58:20} 
waive -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_dsi3.i_wave_shaping.tx_previous[3:0], clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk, source flop digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_IN_DSI3.tmr_in_tx[2:0], clocked by digtop.I_BFWB. Reason: Qualifier not found [Total Sources: 12 (Number of source domains: 1)]}  -severity {  {Error}  }  -rule {  {Ac_unsync02}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 12:58:36} 
waive -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_dsi3.i_wave_shaping.wave_cnt[3:0][8:0], clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk, source flop digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_IN_DSI3.tmr_in_tx[2:0], clocked by digtop.I_BFWB. Reason: Qualifier not found [Total Sources: 12 (Number of source domains: 1)]}  -severity {  {Error}  }  -rule {  {Ac_unsync02}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 12:58:52} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[14]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[2]') and clock 'VCLK' (at port 'I_DSI_RXD2[3]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[15]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[3]') and clock 'VCLK' (at port 'I_DSI_RXD2[3]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[13]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[1]') and clock 'VCLK' (at port 'I_DSI_RXD2[3]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[12]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[0]') and clock 'VCLK' (at port 'I_DSI_RXD2[3]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[11]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[3]') and clock 'VCLK' (at port 'I_DSI_RXD2[2]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[10]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[2]') and clock 'VCLK' (at port 'I_DSI_RXD2[2]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[9]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[1]') and clock 'VCLK' (at port 'I_DSI_RXD2[2]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[8]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[0]') and clock 'VCLK' (at port 'I_DSI_RXD2[2]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[7]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[3]') and clock 'VCLK' (at port 'I_DSI_RXD2[1]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[6]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[2]') and clock 'VCLK' (at port 'I_DSI_RXD2[1]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[5]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[1]') and clock 'VCLK' (at port 'I_DSI_RXD2[1]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[4]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[0]') and clock 'VCLK' (at port 'I_DSI_RXD2[1]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[3]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[3]') and clock 'VCLK' (at port 'I_DSI_RXD2[0]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[2]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[2]') and clock 'VCLK' (at port 'I_DSI_RXD2[0]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[1]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[1]') and clock 'VCLK' (at port 'I_DSI_RXD2[0]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[0]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[0]') and clock 'VCLK' (at port 'I_DSI_RXD2[0]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[15]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[3]') and clock 'VCLK' (at port 'I_DSI_RXD1[3]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[14]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[2]') and clock 'VCLK' (at port 'I_DSI_RXD1[3]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[13]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[1]') and clock 'VCLK' (at port 'I_DSI_RXD1[3]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[12]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[0]') and clock 'VCLK' (at port 'I_DSI_RXD1[3]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[11]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[3]') and clock 'VCLK' (at port 'I_DSI_RXD1[2]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[10]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[2]') and clock 'VCLK' (at port 'I_DSI_RXD1[2]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[9]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[1]') and clock 'VCLK' (at port 'I_DSI_RXD1[2]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[8]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[0]') and clock 'VCLK' (at port 'I_DSI_RXD1[2]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[7]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[3]') and clock 'VCLK' (at port 'I_DSI_RXD1[1]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[6]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[2]') and clock 'VCLK' (at port 'I_DSI_RXD1[1]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[5]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[1]') and clock 'VCLK' (at port 'I_DSI_RXD1[1]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[4]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[0]') and clock 'VCLK' (at port 'I_DSI_RXD1[1]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[2]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[2]') and clock 'VCLK' (at port 'I_DSI_RXD1[0]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[3]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[3]') and clock 'VCLK' (at port 'I_DSI_RXD1[0]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[1]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[1]') and clock 'VCLK' (at port 'I_DSI_RXD1[0]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[0]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[0]') and clock 'VCLK' (at port 'I_DSI_RXD1[0]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_DSI_TX_ON[0]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[0]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.TX_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_TX_ON[1]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[1]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.TX_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_TX_ON[2]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[2]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.TX_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_TX_ON[3]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[3]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.TX_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_TX_HVCASC_ON[0]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[0]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.HVCASC_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_TX_HVCASC_ON[1]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[1]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.HVCASC_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_TX_HVCASC_ON[2]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[2]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.HVCASC_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_TX_HVCASC_ON[3]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[3]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.HVCASC_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_RX_TXN[0]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .receive_mode_enable') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.RX_TXN')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_RX_TXN[1]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .receive_mode_enable') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.RX_TXN')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_RX_TXN[2]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .receive_mode_enable') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.RX_TXN')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_RX_TXN[3]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .receive_mode_enable') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.RX_TXN')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_RX_ON[0]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[0]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.RX_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_RX_ON[1]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[1]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.RX_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_RX_ON[2]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[2]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.RX_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_RX_ON[3]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[3]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.RX_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_PLL_ON' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_timebase.pll_on') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_timebase.i_test_osc.i_TEST_OSC.i_TEST_OSC_TMR_VAL_TB.PLL_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:06:00} 
waive -msg {Primary output signal 'O_PLL_HOLD' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_timebase.pll_hold') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_timebase.i_test_osc.i_TEST_OSC.i_TEST_OSC_TMR_VAL_TB.PLL_HOLD')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:06:00} 
waive -msg {Primary output signal 'O_OSC_ON' is in the fan-out cone of multiple clock-domains, clock 'digtop.I_BFWB' (at port 'I_PORB') and clock 'digtop.I_CLKOSC' (at port 'I_PORB')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:06:49} 

waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 21-Mar-2022 08:53:02} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SCK} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SCK} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SCK} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SCK} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SCK} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SCK} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SCK} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SCK} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SCK} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads SDI} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads SDI} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads SDI} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads SDI} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads SDI} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads SDI} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads SDI} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads SDI} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads SDI} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads INTB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads INTB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads INTB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads INTB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads INTB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads INTB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads INTB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads INTB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads INTB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at DAB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at DAB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at DAB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at DAB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at DAB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at DAB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at DAB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at DAB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at DAB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at BFWB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at BFWB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at BFWB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at BFWB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at BFWB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at BFWB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at BFWB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at BFWB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at BFWB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SYNCB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SYNCB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SYNCB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SYNCB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SYNCB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SYNCB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SYNCB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SYNCB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SYNCB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at CSB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at CSB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at CSB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at CSB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at CSB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at CSB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at CSB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at CSB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.I_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {BFWB is TCK and converges at this TLAT} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {TDO at CSB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {TDO at SCK} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {TDO at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {TDO at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {TDO at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {TDO at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {TDO at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {TDO at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {TDO at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.run_idle_fe' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {TDO unlatched at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.run_idle_fe' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {TDO unlatched at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.run_idle_fe' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {TDO unlatched at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.run_idle_fe' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {TDO unlatched at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.run_idle_fe' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {TDO unlatched at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.run_idle_fe' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {TDO unlatched at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.run_idle_fe' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {TDO unlatched at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.run_idle_fe' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {TDO unlatched at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.run_idle_fe' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {TDO unlatched at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_DIG.SEL_SYNC' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Synchronized output selection at digital outputs (only used in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_DIG.SEL_SYNC' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Synchronized output selection at digital outputs (only used in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_DIG.SEL_SYNC' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Synchronized output selection at digital outputs (only used in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_DIG.SEL_SYNC' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Synchronized output selection at digital outputs (only used in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_DIG.SEL_SYNC' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Synchronized output selection at digital outputs (only used in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_DIG.SEL_SYNC' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Synchronized output selection at digital outputs (only used in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_DIG.SEL_SYNC' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Synchronized output selection at digital outputs (only used in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_DIG.SEL_SYNC' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Synchronized output selection at digital outputs (only used in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_DIG.SEL_SYNC' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Synchronized output selection at digital outputs (only used in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_CSB_SCK.EN_CSB' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Enable for test output propagates to digital pads (OK and used only in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_CSB_SCK.EN_SCK' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Enable for test output propagates to digital pads (OK and used only in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_MOSI_MISO.EN_MOSI' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Enable for test output propagates to digital pads (OK and used only in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_MOSI_MISO.EN_MISO' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Enable for test output propagates to digital pads (OK and used only in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_BFWB_SYNCB.EN_BFWB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Enable for test output propagates to digital pads (OK and used only in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_BFWB_SYNCB.EN_SYNCB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Enable for test output propagates to digital pads (OK and used only in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_DAB_INTB.EN_DAB' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Enable for test output propagates to digital pads (OK and used only in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_DAB_INTB.EN_INTB' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Enable for test output propagates to digital pads (OK and used only in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_RFC.EN_RFC' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Enable for test output propagates to digital pads (OK and used only in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_MOSI_MISO.EN_MISO' converges with different domain clock(s) at 'digtop.O_SDO_OE'}  -rule {  {Clock_glitch05}  }  -comment {Enable for test output propagates to digital pads (OK and used only in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_OSC_READY' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {OSC_READY converges with multiple signals for multiplexing to test output at digital output pins} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_OSC_READY' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {OSC_READY converges with multiple signals for multiplexing to test output at digital output pins} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_OSC_READY' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {OSC_READY converges with multiple signals for multiplexing to test output at digital output pins} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_OSC_READY' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {OSC_READY converges with multiple signals for multiplexing to test output at digital output pins} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_OSC_READY' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {OSC_READY converges with multiple signals for multiplexing to test output at digital output pins} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_OSC_READY' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {OSC_READY converges with multiple signals for multiplexing to test output at digital output pins} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_OSC_READY' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {OSC_READY converges with multiple signals for multiplexing to test output at digital output pins} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_OSC_READY' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {OSC_READY converges with multiple signals for multiplexing to test output at digital output pins} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_OSC_READY' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {OSC_READY converges with multiple signals for multiplexing to test output at digital output pins} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_BFWB_SYNCB.SEL_SYNCB[5:0]' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Selection of output converges at digital output of pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_BFWB_SYNCB.SEL_BFWB[5:0]' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Selection of output converges at digital output of pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_DAB_INTB.SEL_DAB[5:0]' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Selection of output converges at digital output of pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_DAB_INTB.SEL_INTB[5:0]' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Selection of output converges at digital output of pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_RFC.SEL_RFC[5:0]' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Selection of output converges at digital output of pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_MOSI_MISO.SEL_MISO[5:0]' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Selection of output converges at digital output of pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_MOSI_MISO.SEL_MOSI[5:0]' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Selection of output converges at digital output of pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_CSB_SCK.SEL_SCK[5:0]' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Selection of output converges at digital output of pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_CSB_SCK.SEL_CSB[5:0]' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Selection of output converges at digital output of pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_sync_osc_ready.o_out[0]' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {synchronized signal of OSC_READY is converging at test output of digital pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_sync_osc_ready.o_out[0]' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {synchronized signal of OSC_READY is converging at test output of digital pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_sync_osc_ready.o_out[0]' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {synchronized signal of OSC_READY is converging at test output of digital pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_sync_osc_ready.o_out[0]' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {synchronized signal of OSC_READY is converging at test output of digital pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_sync_osc_ready.o_out[0]' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {synchronized signal of OSC_READY is converging at test output of digital pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_sync_osc_ready.o_out[0]' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {synchronized signal of OSC_READY is converging at test output of digital pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_sync_osc_ready.o_out[0]' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {synchronized signal of OSC_READY is converging at test output of digital pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_sync_osc_ready.o_out[0]' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {synchronized signal of OSC_READY is converging at test output of digital pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_sync_osc_ready.o_out[0]' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {synchronized signal of OSC_READY is converging at test output of digital pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_spi.i_spi_core.shift_out[15]' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {application signal for SDO is multiplexed with different (domain) signals for test output} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_buffers.bfwb' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {test signal multiplexing with applicative signal at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_buffers.dab' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {test signal multiplexing with applicative signal at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_main_control.intb' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {test signal multiplexing with applicative signal at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_main_control.i_main_fsm.o_rfc' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {test signal multiplexing with applicative signal at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SDO_OE'}  -rule {  {Clock_glitch05}  }  -comment {test output multiplexing for different applicative signals} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {test output multiplexing for different applicative signals} 
waive -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.ir_shiftregister[7], clocked by digtop.I_BFWB, source primary input digtop.I_SYNCB, clocked by VCLK. Reason: Qualifier not found [Total Sources: 1 (Number of source domains: 1)]}  -rule {  {Ac_unsync02}  }  -comment {TDI for TCK} 
waive -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tap_state[3:0], clocked by digtop.I_BFWB, source primary input digtop.I_DAB, clocked by VCLK. Reason: Qualifier not found [Total Sources: 1 (Number of source domains: 1)]}  -rule {  {Ac_unsync02}  }  -comment {TMS for TCK (JTAG)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.div_testclk' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 09-Jun-2022 09:17:50} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.div_testclk' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 09-Jun-2022 09:17:50} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.div_testclk' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 09-Jun-2022 09:17:50} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.div_testclk' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 09-Jun-2022 09:17:50} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.div_testclk' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 09-Jun-2022 09:17:50} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.div_testclk' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 09-Jun-2022 09:17:50} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.div_testclk' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 09-Jun-2022 09:17:50} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.div_testclk' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 09-Jun-2022 09:17:50} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.div_testclk' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 09-Jun-2022 09:17:50} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {pad_mux_test_jtag_inputs}  }  -msg {Clock signals digtop.I_CSB and digtop.I_SCK converge at mux output digtop.i_pad_mux_test_dab.rtlc_N9. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_DAB_INTB.SEL_DAB[0]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 09:25:14} 
waive -du {  {pad_mux_test_jtag_inputs}  }  -msg {Clock signals digtop.I_CSB and digtop.I_SCK converge at mux output digtop.i_pad_mux_test_bfwb.rtlc_N9. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_BFWB_SYNCB.SEL_BFWB[0]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 09:25:14} 
waive -du {  {pad_mux_test_jtag_inputs}  }  -msg {Clock signals digtop.I_CSB and digtop.I_SCK converge at mux output digtop.i_pad_mux_test_syncb.rtlc_N9. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_BFWB_SYNCB.SEL_SYNCB[0]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 09:25:38} 
waive -du {  {pad_mux_test}  }  -msg {Clock signals digtop.I_CSB and digtop.I_SCK converge at mux output digtop.i_pad_mux_test_rfc.rtlc_N9. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_RFC.SEL_RFC[0]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 09:26:20} 
waive -du {  {pad_mux_test}  }  -msg {Clock signals digtop.I_CSB and digtop.I_SCK converge at mux output digtop.i_pad_mux_test_csb.rtlc_N9. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_CSB_SCK.SEL_CSB[0]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 09:26:20} 
waive -du {  {pad_mux_test}  }  -msg {Clock signals digtop.I_CSB and digtop.I_SCK converge at mux output digtop.i_pad_mux_test_intb.rtlc_N9. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_DAB_INTB.SEL_INTB[0]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 09:26:20} 
waive -du {  {pad_mux_test}  }  -msg {Clock signals digtop.I_CSB and digtop.I_SCK converge at mux output digtop.i_pad_mux_test_mosi.rtlc_N9. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_MOSI_MISO.SEL_MOSI[0]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 09:26:20} 
waive -du {  {pad_mux_test}  }  -msg {Clock signals digtop.I_CSB and digtop.I_SCK converge at mux output digtop.i_pad_mux_test_sck.rtlc_N9. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_CSB_SCK.SEL_SCK[0]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 09:26:20} 
waive -du {  {pad_mux_test}  }  -msg {Clock signals digtop.I_CSB and digtop.I_SCK converge at mux output digtop.i_pad_mux_test_miso.rtlc_N9. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_MOSI_MISO.SEL_MISO[0]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 09:26:20} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_stat[12]' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11:10]' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_stat[12]' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11:10]' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_stat[12]' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11:10]' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_stat[12]' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11:10]' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_stat[12]' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11:10]' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_stat[12]' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11:10]' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_stat[12]' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11:10]' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_stat[12]' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11:10]' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_stat[12]' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11:10]' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -msg {Reset signal 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.jtag_nrst' used to reset signal 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.cnt_testclk[0]' (domain 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otpwrap_l0_atpg.u_otp4kx12.u_ips.PPCLKOUT') is generated from domain 'digtop.I_BFWB'}  -severity {  {Error}  }  -rule {  {Reset_sync02}  }  -weight {10}  -comment {Created by jvoi on 09-Jun-2022 10:04:20} 
waive -du {  {otpwrap_l1_jtag.RTL}  }  -msg {Clock signals digtop.I_BFWB and digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otpwrap_l0_atpg.u_otp4kx12.u_ips.PPCLKOUT converge at mux output digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.rtlc_N135_SS_119. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[10]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 10:07:14} 
waive -du {  {otpwrap_l1_jtag.RTL}  }  -msg {Clock signals digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otpwrap_l0_atpg.u_otp4kx12.u_ips.PPCLKOUT and digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otpwrap_l0_atpg.u_otp4kx12.u_ips.CLKOUT converge at mux output digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.mux_tclk. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[10]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 10:07:26} 
waive -du {  {otpwrap_l1_jtag.RTL}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11:10]' converges with different domain clock(s) at 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.mux_tclk'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 10:19:19} 
waive -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.dr_shiftregister[31:16], clocked by digtop.I_BFWB, source library-cell digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otpwrap_l0_atpg.u_otp4kx12.DR[11:0], clocked by digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_clk. Reason: Sources from different domains converge before being synchronized [Total Sources: 12 (Number of source domains: 2)]}  -severity {  {Error}  }  -rule {  {Ac_unsync02}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 12:14:44} 
waive -msg {Reset signal 'digtop.jtag_trstn' used to reset signal 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tap_state[0]' (domain 'digtop.I_BFWB') is generated from domain 'digtop.I_CLKOSC'}  -severity {  {Error}  }  -rule {  {Reset_sync02}  }  -weight {10}  -comment {Created by jvoi on 09-Jun-2022 12:15:26} 
waive -msg {Reset signal 'digtop.i_logic_top.i_test.i_test_control.int_clk_rst_rstn' used to reset signal 'digtop.i_logic_top.i_test.i_test_control.i_jtag_elip.update_dr_synced[1]' (domain 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk') is generated from domain 'digtop.I_CLKOSC'}  -severity {  {Error}  }  -rule {  {Reset_sync02}  }  -weight {10}  -comment {Created by jvoi on 09-Jun-2022 12:18:24} 
waive -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_dsi3.i_wave_shaping.next_lut_value[3:0][4:0], clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk, source flop digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_IN_DSI3.tmr_in_tx[2:0], clocked by digtop.I_BFWB. Reason: Qualifier not found [Total Sources: 12 (Number of source domains: 1)]}  -severity {  {Error}  }  -rule {  {Ac_unsync02}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 12:58:20} 
waive -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_dsi3.i_wave_shaping.tx_previous[3:0], clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk, source flop digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_IN_DSI3.tmr_in_tx[2:0], clocked by digtop.I_BFWB. Reason: Qualifier not found [Total Sources: 12 (Number of source domains: 1)]}  -severity {  {Error}  }  -rule {  {Ac_unsync02}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 12:58:36} 
waive -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_dsi3.i_wave_shaping.wave_cnt[3:0][8:0], clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk, source flop digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_IN_DSI3.tmr_in_tx[2:0], clocked by digtop.I_BFWB. Reason: Qualifier not found [Total Sources: 12 (Number of source domains: 1)]}  -severity {  {Error}  }  -rule {  {Ac_unsync02}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 12:58:52} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[14]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[2]') and clock 'VCLK' (at port 'I_DSI_RXD2[3]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[15]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[3]') and clock 'VCLK' (at port 'I_DSI_RXD2[3]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[13]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[1]') and clock 'VCLK' (at port 'I_DSI_RXD2[3]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[12]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[0]') and clock 'VCLK' (at port 'I_DSI_RXD2[3]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[11]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[3]') and clock 'VCLK' (at port 'I_DSI_RXD2[2]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[10]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[2]') and clock 'VCLK' (at port 'I_DSI_RXD2[2]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[9]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[1]') and clock 'VCLK' (at port 'I_DSI_RXD2[2]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[8]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[0]') and clock 'VCLK' (at port 'I_DSI_RXD2[2]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[7]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[3]') and clock 'VCLK' (at port 'I_DSI_RXD2[1]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[6]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[2]') and clock 'VCLK' (at port 'I_DSI_RXD2[1]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[5]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[1]') and clock 'VCLK' (at port 'I_DSI_RXD2[1]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[4]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[0]') and clock 'VCLK' (at port 'I_DSI_RXD2[1]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[3]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[3]') and clock 'VCLK' (at port 'I_DSI_RXD2[0]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[2]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[2]') and clock 'VCLK' (at port 'I_DSI_RXD2[0]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[1]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[1]') and clock 'VCLK' (at port 'I_DSI_RXD2[0]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[0]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[0]') and clock 'VCLK' (at port 'I_DSI_RXD2[0]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[15]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[3]') and clock 'VCLK' (at port 'I_DSI_RXD1[3]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[14]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[2]') and clock 'VCLK' (at port 'I_DSI_RXD1[3]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[13]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[1]') and clock 'VCLK' (at port 'I_DSI_RXD1[3]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[12]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[0]') and clock 'VCLK' (at port 'I_DSI_RXD1[3]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[11]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[3]') and clock 'VCLK' (at port 'I_DSI_RXD1[2]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[10]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[2]') and clock 'VCLK' (at port 'I_DSI_RXD1[2]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[9]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[1]') and clock 'VCLK' (at port 'I_DSI_RXD1[2]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[8]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[0]') and clock 'VCLK' (at port 'I_DSI_RXD1[2]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[7]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[3]') and clock 'VCLK' (at port 'I_DSI_RXD1[1]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[6]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[2]') and clock 'VCLK' (at port 'I_DSI_RXD1[1]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[5]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[1]') and clock 'VCLK' (at port 'I_DSI_RXD1[1]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[4]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[0]') and clock 'VCLK' (at port 'I_DSI_RXD1[1]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[2]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[2]') and clock 'VCLK' (at port 'I_DSI_RXD1[0]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[3]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[3]') and clock 'VCLK' (at port 'I_DSI_RXD1[0]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[1]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[1]') and clock 'VCLK' (at port 'I_DSI_RXD1[0]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[0]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[0]') and clock 'VCLK' (at port 'I_DSI_RXD1[0]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_DSI_TX_ON[0]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[0]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.TX_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_TX_ON[1]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[1]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.TX_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_TX_ON[2]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[2]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.TX_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_TX_ON[3]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[3]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.TX_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_TX_HVCASC_ON[0]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[0]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.HVCASC_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_TX_HVCASC_ON[1]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[1]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.HVCASC_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_TX_HVCASC_ON[2]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[2]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.HVCASC_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_TX_HVCASC_ON[3]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[3]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.HVCASC_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_RX_TXN[0]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .receive_mode_enable') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.RX_TXN')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_RX_TXN[1]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .receive_mode_enable') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.RX_TXN')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_RX_TXN[2]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .receive_mode_enable') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.RX_TXN')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_RX_TXN[3]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .receive_mode_enable') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.RX_TXN')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_RX_ON[0]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[0]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.RX_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_RX_ON[1]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[1]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.RX_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_RX_ON[2]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[2]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.RX_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_RX_ON[3]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[3]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.RX_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_PLL_ON' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_timebase.pll_on') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_timebase.i_test_osc.i_TEST_OSC.i_TEST_OSC_TMR_VAL_TB.PLL_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:06:00} 
waive -msg {Primary output signal 'O_PLL_HOLD' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_timebase.pll_hold') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_timebase.i_test_osc.i_TEST_OSC.i_TEST_OSC_TMR_VAL_TB.PLL_HOLD')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:06:00} 
waive -msg {Primary output signal 'O_OSC_ON' is in the fan-out cone of multiple clock-domains, clock 'digtop.I_BFWB' (at port 'I_PORB') and clock 'digtop.I_CLKOSC' (at port 'I_PORB')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:06:49} 

waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 21-Mar-2022 08:53:02} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SCK} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SCK} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SCK} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SCK} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SCK} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SCK} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SCK} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SCK} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SCK} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads SDI} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads SDI} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads SDI} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads SDI} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads SDI} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads SDI} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads SDI} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads SDI} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads SDI} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads INTB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads INTB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads INTB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads INTB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads INTB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads INTB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads INTB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads INTB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads INTB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at DAB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at DAB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at DAB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at DAB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at DAB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at DAB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at DAB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at DAB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at DAB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at BFWB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at BFWB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at BFWB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at BFWB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at BFWB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at BFWB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at BFWB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at BFWB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at BFWB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SYNCB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SYNCB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SYNCB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SYNCB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SYNCB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SYNCB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SYNCB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SYNCB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SYNCB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at CSB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at CSB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at CSB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at CSB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at CSB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at CSB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at CSB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at CSB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.I_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {BFWB is TCK and converges at this TLAT} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {TDO at CSB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {TDO at SCK} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {TDO at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {TDO at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {TDO at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {TDO at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {TDO at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {TDO at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {TDO at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.run_idle_fe' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {TDO unlatched at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.run_idle_fe' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {TDO unlatched at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.run_idle_fe' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {TDO unlatched at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.run_idle_fe' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {TDO unlatched at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.run_idle_fe' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {TDO unlatched at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.run_idle_fe' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {TDO unlatched at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.run_idle_fe' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {TDO unlatched at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.run_idle_fe' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {TDO unlatched at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.run_idle_fe' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {TDO unlatched at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_DIG.SEL_SYNC' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Synchronized output selection at digital outputs (only used in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_DIG.SEL_SYNC' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Synchronized output selection at digital outputs (only used in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_DIG.SEL_SYNC' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Synchronized output selection at digital outputs (only used in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_DIG.SEL_SYNC' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Synchronized output selection at digital outputs (only used in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_DIG.SEL_SYNC' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Synchronized output selection at digital outputs (only used in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_DIG.SEL_SYNC' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Synchronized output selection at digital outputs (only used in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_DIG.SEL_SYNC' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Synchronized output selection at digital outputs (only used in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_DIG.SEL_SYNC' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Synchronized output selection at digital outputs (only used in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_DIG.SEL_SYNC' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Synchronized output selection at digital outputs (only used in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_CSB_SCK.EN_CSB' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Enable for test output propagates to digital pads (OK and used only in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_CSB_SCK.EN_SCK' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Enable for test output propagates to digital pads (OK and used only in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_MOSI_MISO.EN_MOSI' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Enable for test output propagates to digital pads (OK and used only in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_MOSI_MISO.EN_MISO' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Enable for test output propagates to digital pads (OK and used only in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_BFWB_SYNCB.EN_BFWB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Enable for test output propagates to digital pads (OK and used only in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_BFWB_SYNCB.EN_SYNCB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Enable for test output propagates to digital pads (OK and used only in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_DAB_INTB.EN_DAB' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Enable for test output propagates to digital pads (OK and used only in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_DAB_INTB.EN_INTB' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Enable for test output propagates to digital pads (OK and used only in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_RFC.EN_RFC' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Enable for test output propagates to digital pads (OK and used only in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_MOSI_MISO.EN_MISO' converges with different domain clock(s) at 'digtop.O_SDO_OE'}  -rule {  {Clock_glitch05}  }  -comment {Enable for test output propagates to digital pads (OK and used only in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_OSC_READY' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {OSC_READY converges with multiple signals for multiplexing to test output at digital output pins} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_OSC_READY' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {OSC_READY converges with multiple signals for multiplexing to test output at digital output pins} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_OSC_READY' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {OSC_READY converges with multiple signals for multiplexing to test output at digital output pins} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_OSC_READY' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {OSC_READY converges with multiple signals for multiplexing to test output at digital output pins} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_OSC_READY' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {OSC_READY converges with multiple signals for multiplexing to test output at digital output pins} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_OSC_READY' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {OSC_READY converges with multiple signals for multiplexing to test output at digital output pins} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_OSC_READY' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {OSC_READY converges with multiple signals for multiplexing to test output at digital output pins} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_OSC_READY' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {OSC_READY converges with multiple signals for multiplexing to test output at digital output pins} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_OSC_READY' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {OSC_READY converges with multiple signals for multiplexing to test output at digital output pins} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_BFWB_SYNCB.SEL_SYNCB[5:0]' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Selection of output converges at digital output of pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_BFWB_SYNCB.SEL_BFWB[5:0]' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Selection of output converges at digital output of pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_DAB_INTB.SEL_DAB[5:0]' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Selection of output converges at digital output of pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_DAB_INTB.SEL_INTB[5:0]' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Selection of output converges at digital output of pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_RFC.SEL_RFC[5:0]' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Selection of output converges at digital output of pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_MOSI_MISO.SEL_MISO[5:0]' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Selection of output converges at digital output of pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_MOSI_MISO.SEL_MOSI[5:0]' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Selection of output converges at digital output of pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_CSB_SCK.SEL_SCK[5:0]' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Selection of output converges at digital output of pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_CSB_SCK.SEL_CSB[5:0]' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Selection of output converges at digital output of pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_sync_osc_ready.o_out[0]' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {synchronized signal of OSC_READY is converging at test output of digital pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_sync_osc_ready.o_out[0]' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {synchronized signal of OSC_READY is converging at test output of digital pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_sync_osc_ready.o_out[0]' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {synchronized signal of OSC_READY is converging at test output of digital pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_sync_osc_ready.o_out[0]' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {synchronized signal of OSC_READY is converging at test output of digital pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_sync_osc_ready.o_out[0]' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {synchronized signal of OSC_READY is converging at test output of digital pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_sync_osc_ready.o_out[0]' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {synchronized signal of OSC_READY is converging at test output of digital pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_sync_osc_ready.o_out[0]' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {synchronized signal of OSC_READY is converging at test output of digital pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_sync_osc_ready.o_out[0]' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {synchronized signal of OSC_READY is converging at test output of digital pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_sync_osc_ready.o_out[0]' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {synchronized signal of OSC_READY is converging at test output of digital pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_spi.i_spi_core.shift_out[15]' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {application signal for SDO is multiplexed with different (domain) signals for test output} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_buffers.bfwb' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {test signal multiplexing with applicative signal at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_buffers.dab' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {test signal multiplexing with applicative signal at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_main_control.intb' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {test signal multiplexing with applicative signal at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_main_control.i_main_fsm.o_rfc' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {test signal multiplexing with applicative signal at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SDO_OE'}  -rule {  {Clock_glitch05}  }  -comment {test output multiplexing for different applicative signals} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {test output multiplexing for different applicative signals} 
waive -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.ir_shiftregister[7], clocked by digtop.I_BFWB, source primary input digtop.I_SYNCB, clocked by VCLK. Reason: Qualifier not found [Total Sources: 1 (Number of source domains: 1)]}  -rule {  {Ac_unsync02}  }  -comment {TDI for TCK} 
waive -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tap_state[3:0], clocked by digtop.I_BFWB, source primary input digtop.I_DAB, clocked by VCLK. Reason: Qualifier not found [Total Sources: 1 (Number of source domains: 1)]}  -rule {  {Ac_unsync02}  }  -comment {TMS for TCK (JTAG)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:11:09} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:18:54} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:07} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:18} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:33} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:19:45} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:44} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:21:57} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 08-Jun-2022 14:22:06} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.div_testclk' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 09-Jun-2022 09:17:50} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.div_testclk' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 09-Jun-2022 09:17:50} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.div_testclk' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 09-Jun-2022 09:17:50} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.div_testclk' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 09-Jun-2022 09:17:50} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.div_testclk' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 09-Jun-2022 09:17:50} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.div_testclk' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 09-Jun-2022 09:17:50} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.div_testclk' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 09-Jun-2022 09:17:50} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.div_testclk' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 09-Jun-2022 09:17:50} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.div_testclk' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 09-Jun-2022 09:17:50} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_dsi3_core.i_dsi3_receive.i_dsi3_filter.chip[1:0]' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:19:10} 
waive -du {  {pad_mux_test_jtag_inputs}  }  -msg {Clock signals digtop.I_CSB and digtop.I_SCK converge at mux output digtop.i_pad_mux_test_dab.rtlc_N9. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_DAB_INTB.SEL_DAB[0]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 09:25:14} 
waive -du {  {pad_mux_test_jtag_inputs}  }  -msg {Clock signals digtop.I_CSB and digtop.I_SCK converge at mux output digtop.i_pad_mux_test_bfwb.rtlc_N9. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_BFWB_SYNCB.SEL_BFWB[0]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 09:25:14} 
waive -du {  {pad_mux_test_jtag_inputs}  }  -msg {Clock signals digtop.I_CSB and digtop.I_SCK converge at mux output digtop.i_pad_mux_test_syncb.rtlc_N9. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_BFWB_SYNCB.SEL_SYNCB[0]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 09:25:38} 
waive -du {  {pad_mux_test}  }  -msg {Clock signals digtop.I_CSB and digtop.I_SCK converge at mux output digtop.i_pad_mux_test_rfc.rtlc_N9. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_RFC.SEL_RFC[0]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 09:26:20} 
waive -du {  {pad_mux_test}  }  -msg {Clock signals digtop.I_CSB and digtop.I_SCK converge at mux output digtop.i_pad_mux_test_csb.rtlc_N9. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_CSB_SCK.SEL_CSB[0]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 09:26:20} 
waive -du {  {pad_mux_test}  }  -msg {Clock signals digtop.I_CSB and digtop.I_SCK converge at mux output digtop.i_pad_mux_test_intb.rtlc_N9. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_DAB_INTB.SEL_INTB[0]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 09:26:20} 
waive -du {  {pad_mux_test}  }  -msg {Clock signals digtop.I_CSB and digtop.I_SCK converge at mux output digtop.i_pad_mux_test_mosi.rtlc_N9. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_MOSI_MISO.SEL_MOSI[0]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 09:26:20} 
waive -du {  {pad_mux_test}  }  -msg {Clock signals digtop.I_CSB and digtop.I_SCK converge at mux output digtop.i_pad_mux_test_sck.rtlc_N9. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_CSB_SCK.SEL_SCK[0]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 09:26:20} 
waive -du {  {pad_mux_test}  }  -msg {Clock signals digtop.I_CSB and digtop.I_SCK converge at mux output digtop.i_pad_mux_test_miso.rtlc_N9. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_MOSI_MISO.SEL_MISO[0]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 09:26:20} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_stat[12]' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11:10]' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_stat[12]' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11:10]' converges with different domain clock(s) at 'digtop.O_BFWB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_stat[12]' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11:10]' converges with different domain clock(s) at 'digtop.O_DAB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_stat[12]' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11:10]' converges with different domain clock(s) at 'digtop.O_INTB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_stat[12]' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11:10]' converges with different domain clock(s) at 'digtop.O_RFC'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_stat[12]' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11:10]' converges with different domain clock(s) at 'digtop.O_SDO'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_stat[12]' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11:10]' converges with different domain clock(s) at 'digtop.O_SDI'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_stat[12]' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11:10]' converges with different domain clock(s) at 'digtop.O_SCK'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_stat[12]' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11:10]' converges with different domain clock(s) at 'digtop.O_CSB'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 09:38:22} 
waive -msg {Reset signal 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.jtag_nrst' used to reset signal 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.cnt_testclk[0]' (domain 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otpwrap_l0_atpg.u_otp4kx12.u_ips.PPCLKOUT') is generated from domain 'digtop.I_BFWB'}  -severity {  {Error}  }  -rule {  {Reset_sync02}  }  -weight {10}  -comment {Created by jvoi on 09-Jun-2022 10:04:20} 
waive -du {  {otpwrap_l1_jtag.RTL}  }  -msg {Clock signals digtop.I_BFWB and digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otpwrap_l0_atpg.u_otp4kx12.u_ips.PPCLKOUT converge at mux output digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.rtlc_N135_SS_119. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[10]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 10:07:14} 
waive -du {  {otpwrap_l1_jtag.RTL}  }  -msg {Clock signals digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otpwrap_l0_atpg.u_otp4kx12.u_ips.PPCLKOUT and digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otpwrap_l0_atpg.u_otp4kx12.u_ips.CLKOUT converge at mux output digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.mux_tclk. Missing set_case_analysis constraint on the control signal digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[10]}  -severity {  {Error}  }  -rule {  {Clock_info05}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 10:07:26} 
waive -du {  {otpwrap_l1_jtag.RTL}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11:10]' converges with different domain clock(s) at 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.mux_tclk'}  -severity {  {Error}  }  -rule {  {Clock_glitch05}  }  -weight {5}  -comment {Created by jvoi on 09-Jun-2022 10:19:19} 
waive -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.dr_shiftregister[31:16], clocked by digtop.I_BFWB, source library-cell digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otpwrap_l0_atpg.u_otp4kx12.DR[11:0], clocked by digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_clk. Reason: Sources from different domains converge before being synchronized [Total Sources: 12 (Number of source domains: 2)]}  -severity {  {Error}  }  -rule {  {Ac_unsync02}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 12:14:44} 
waive -msg {Reset signal 'digtop.jtag_trstn' used to reset signal 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tap_state[0]' (domain 'digtop.I_BFWB') is generated from domain 'digtop.I_CLKOSC'}  -severity {  {Error}  }  -rule {  {Reset_sync02}  }  -weight {10}  -comment {Created by jvoi on 09-Jun-2022 12:15:26} 
waive -msg {Reset signal 'digtop.i_logic_top.i_test.i_test_control.int_clk_rst_rstn' used to reset signal 'digtop.i_logic_top.i_test.i_test_control.i_jtag_elip.update_dr_synced[1]' (domain 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk') is generated from domain 'digtop.I_CLKOSC'}  -severity {  {Error}  }  -rule {  {Reset_sync02}  }  -weight {10}  -comment {Created by jvoi on 09-Jun-2022 12:18:24} 
waive -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_dsi3.i_wave_shaping.next_lut_value[3:0][4:0], clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk, source flop digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_IN_DSI3.tmr_in_tx[2:0], clocked by digtop.I_BFWB. Reason: Qualifier not found [Total Sources: 12 (Number of source domains: 1)]}  -severity {  {Error}  }  -rule {  {Ac_unsync02}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 12:58:20} 
waive -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_dsi3.i_wave_shaping.tx_previous[3:0], clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk, source flop digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_IN_DSI3.tmr_in_tx[2:0], clocked by digtop.I_BFWB. Reason: Qualifier not found [Total Sources: 12 (Number of source domains: 1)]}  -severity {  {Error}  }  -rule {  {Ac_unsync02}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 12:58:36} 
waive -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_dsi3.i_wave_shaping.wave_cnt[3:0][8:0], clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk, source flop digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_IN_DSI3.tmr_in_tx[2:0], clocked by digtop.I_BFWB. Reason: Qualifier not found [Total Sources: 12 (Number of source domains: 1)]}  -severity {  {Error}  }  -rule {  {Ac_unsync02}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 12:58:52} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[14]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[2]') and clock 'VCLK' (at port 'I_DSI_RXD2[3]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[15]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[3]') and clock 'VCLK' (at port 'I_DSI_RXD2[3]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[13]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[1]') and clock 'VCLK' (at port 'I_DSI_RXD2[3]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[12]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[0]') and clock 'VCLK' (at port 'I_DSI_RXD2[3]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[11]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[3]') and clock 'VCLK' (at port 'I_DSI_RXD2[2]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[10]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[2]') and clock 'VCLK' (at port 'I_DSI_RXD2[2]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[9]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[1]') and clock 'VCLK' (at port 'I_DSI_RXD2[2]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[8]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[0]') and clock 'VCLK' (at port 'I_DSI_RXD2[2]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[7]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[3]') and clock 'VCLK' (at port 'I_DSI_RXD2[1]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[6]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[2]') and clock 'VCLK' (at port 'I_DSI_RXD2[1]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[5]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[1]') and clock 'VCLK' (at port 'I_DSI_RXD2[1]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[4]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[0]') and clock 'VCLK' (at port 'I_DSI_RXD2[1]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[3]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[3]') and clock 'VCLK' (at port 'I_DSI_RXD2[0]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[2]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[2]') and clock 'VCLK' (at port 'I_DSI_RXD2[0]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[1]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[1]') and clock 'VCLK' (at port 'I_DSI_RXD2[0]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX2[0]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC2[0]') and clock 'VCLK' (at port 'I_DSI_RXD2[0]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[15]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[3]') and clock 'VCLK' (at port 'I_DSI_RXD1[3]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[14]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[2]') and clock 'VCLK' (at port 'I_DSI_RXD1[3]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[13]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[1]') and clock 'VCLK' (at port 'I_DSI_RXD1[3]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[12]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[0]') and clock 'VCLK' (at port 'I_DSI_RXD1[3]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[11]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[3]') and clock 'VCLK' (at port 'I_DSI_RXD1[2]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[10]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[2]') and clock 'VCLK' (at port 'I_DSI_RXD1[2]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[9]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[1]') and clock 'VCLK' (at port 'I_DSI_RXD1[2]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[8]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[0]') and clock 'VCLK' (at port 'I_DSI_RXD1[2]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[7]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[3]') and clock 'VCLK' (at port 'I_DSI_RXD1[1]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[6]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[2]') and clock 'VCLK' (at port 'I_DSI_RXD1[1]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[5]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[1]') and clock 'VCLK' (at port 'I_DSI_RXD1[1]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[4]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[0]') and clock 'VCLK' (at port 'I_DSI_RXD1[1]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[2]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[2]') and clock 'VCLK' (at port 'I_DSI_RXD1[0]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[3]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[3]') and clock 'VCLK' (at port 'I_DSI_RXD1[0]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[1]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[1]') and clock 'VCLK' (at port 'I_DSI_RXD1[0]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_TRIM_DSI_RX1[0]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_DSI3_channel_registers.i_DSI3_channel_registers_TRIM_DSI_REC_RISE.TRIM_REC1[0]') and clock 'VCLK' (at port 'I_DSI_RXD1[0]')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:04:16} 
waive -msg {Primary output signal 'O_DSI_TX_ON[0]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[0]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.TX_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_TX_ON[1]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[1]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.TX_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_TX_ON[2]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[2]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.TX_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_TX_ON[3]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[3]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.TX_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_TX_HVCASC_ON[0]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[0]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.HVCASC_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_TX_HVCASC_ON[1]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[1]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.HVCASC_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_TX_HVCASC_ON[2]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[2]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.HVCASC_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_TX_HVCASC_ON[3]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[3]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.HVCASC_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_RX_TXN[0]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .receive_mode_enable') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.RX_TXN')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_RX_TXN[1]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .receive_mode_enable') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.RX_TXN')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_RX_TXN[2]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .receive_mode_enable') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.RX_TXN')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_RX_TXN[3]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .receive_mode_enable') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.RX_TXN')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_RX_ON[0]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[0]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.RX_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_RX_ON[1]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[1]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.RX_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_RX_ON[2]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[2]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.RX_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_DSI_RX_ON[3]' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_ENABLE.TRE[3]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_test_dsi.i_TEST_DSI.i_TEST_DSI_TMR_VAL_DSI3.RX_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:05:34} 
waive -msg {Primary output signal 'O_PLL_ON' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_timebase.pll_on') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_timebase.i_test_osc.i_TEST_OSC.i_TEST_OSC_TMR_VAL_TB.PLL_ON')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:06:00} 
waive -msg {Primary output signal 'O_PLL_HOLD' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_timebase.pll_hold') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_timebase.i_test_osc.i_TEST_OSC.i_TEST_OSC_TMR_VAL_TB.PLL_HOLD')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:06:00} 
waive -msg {Primary output signal 'O_OSC_ON' is in the fan-out cone of multiple clock-domains, clock 'digtop.I_BFWB' (at port 'I_PORB') and clock 'digtop.I_CLKOSC' (at port 'I_PORB')}  -severity {  {Error}  }  -rule {  {Clock_sync06}  }  -weight {2}  -comment {Created by jvoi on 09-Jun-2022 13:06:49} 

waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 21-Mar-2022 08:53:02} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SCK} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SCK} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SCK} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SCK} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SCK} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SCK} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SCK} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SCK} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SCK} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads SDI} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads SDI} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads SDI} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads SDI} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads SDI} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads SDI} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads SDI} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads SDI} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads SDI} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads INTB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads INTB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads INTB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads INTB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads INTB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads INTB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads INTB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads INTB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads INTB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at DAB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at DAB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at DAB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at DAB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at DAB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at DAB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at DAB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at DAB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at DAB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at BFWB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at BFWB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at BFWB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at BFWB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at BFWB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at BFWB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at BFWB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at BFWB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at BFWB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SYNCB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SYNCB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SYNCB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SYNCB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SYNCB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SYNCB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SYNCB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SYNCB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at SYNCB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDO' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at CSB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SDI' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at CSB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RFC' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at CSB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_INTB' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at CSB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_DAB' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at CSB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at CSB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_SYNCB' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at CSB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_RESB' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Test multiplexer for input digital input pads at CSB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_BFWB' converges with different domain clock(s) at 'digtop.I_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {BFWB is TCK and converges at this TLAT} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {TDO at CSB} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {TDO at SCK} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {TDO at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {TDO at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {TDO at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {TDO at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {TDO at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {TDO at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {TDO at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.run_idle_fe' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {TDO unlatched at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.run_idle_fe' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {TDO unlatched at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.run_idle_fe' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {TDO unlatched at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.run_idle_fe' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {TDO unlatched at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.run_idle_fe' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {TDO unlatched at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.run_idle_fe' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {TDO unlatched at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.run_idle_fe' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {TDO unlatched at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.run_idle_fe' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {TDO unlatched at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.run_idle_fe' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {TDO unlatched at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_DIG.SEL_SYNC' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Synchronized output selection at digital outputs (only used in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_DIG.SEL_SYNC' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Synchronized output selection at digital outputs (only used in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_DIG.SEL_SYNC' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Synchronized output selection at digital outputs (only used in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_DIG.SEL_SYNC' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Synchronized output selection at digital outputs (only used in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_DIG.SEL_SYNC' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Synchronized output selection at digital outputs (only used in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_DIG.SEL_SYNC' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Synchronized output selection at digital outputs (only used in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_DIG.SEL_SYNC' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Synchronized output selection at digital outputs (only used in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_DIG.SEL_SYNC' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Synchronized output selection at digital outputs (only used in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_DIG.SEL_SYNC' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Synchronized output selection at digital outputs (only used in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_CSB_SCK.EN_CSB' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Enable for test output propagates to digital pads (OK and used only in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_CSB_SCK.EN_SCK' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Enable for test output propagates to digital pads (OK and used only in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_MOSI_MISO.EN_MOSI' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Enable for test output propagates to digital pads (OK and used only in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_MOSI_MISO.EN_MISO' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Enable for test output propagates to digital pads (OK and used only in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_BFWB_SYNCB.EN_BFWB' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Enable for test output propagates to digital pads (OK and used only in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_BFWB_SYNCB.EN_SYNCB' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Enable for test output propagates to digital pads (OK and used only in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_DAB_INTB.EN_DAB' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Enable for test output propagates to digital pads (OK and used only in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_DAB_INTB.EN_INTB' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Enable for test output propagates to digital pads (OK and used only in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_RFC.EN_RFC' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Enable for test output propagates to digital pads (OK and used only in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_MOSI_MISO.EN_MISO' converges with different domain clock(s) at 'digtop.O_SDO_OE'}  -rule {  {Clock_glitch05}  }  -comment {Enable for test output propagates to digital pads (OK and used only in test)} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_OSC_READY' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {OSC_READY converges with multiple signals for multiplexing to test output at digital output pins} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_OSC_READY' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {OSC_READY converges with multiple signals for multiplexing to test output at digital output pins} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_OSC_READY' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {OSC_READY converges with multiple signals for multiplexing to test output at digital output pins} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_OSC_READY' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {OSC_READY converges with multiple signals for multiplexing to test output at digital output pins} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_OSC_READY' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {OSC_READY converges with multiple signals for multiplexing to test output at digital output pins} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_OSC_READY' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {OSC_READY converges with multiple signals for multiplexing to test output at digital output pins} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_OSC_READY' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {OSC_READY converges with multiple signals for multiplexing to test output at digital output pins} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_OSC_READY' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {OSC_READY converges with multiple signals for multiplexing to test output at digital output pins} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_OSC_READY' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {OSC_READY converges with multiple signals for multiplexing to test output at digital output pins} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_BFWB_SYNCB.SEL_SYNCB[5:0]' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {Selection of output converges at digital output of pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_BFWB_SYNCB.SEL_BFWB[5:0]' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {Selection of output converges at digital output of pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_DAB_INTB.SEL_DAB[5:0]' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {Selection of output converges at digital output of pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_DAB_INTB.SEL_INTB[5:0]' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {Selection of output converges at digital output of pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_RFC.SEL_RFC[5:0]' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {Selection of output converges at digital output of pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_MOSI_MISO.SEL_MISO[5:0]' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {Selection of output converges at digital output of pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_MOSI_MISO.SEL_MOSI[5:0]' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {Selection of output converges at digital output of pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_CSB_SCK.SEL_SCK[5:0]' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {Selection of output converges at digital output of pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_CSB_SCK.SEL_CSB[5:0]' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {Selection of output converges at digital output of pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_sync_osc_ready.o_out[0]' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {synchronized signal of OSC_READY is converging at test output of digital pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_sync_osc_ready.o_out[0]' converges with different domain clock(s) at 'digtop.O_SCK'}  -rule {  {Clock_glitch05}  }  -comment {synchronized signal of OSC_READY is converging at test output of digital pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_sync_osc_ready.o_out[0]' converges with different domain clock(s) at 'digtop.O_SDI'}  -rule {  {Clock_glitch05}  }  -comment {synchronized signal of OSC_READY is converging at test output of digital pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_sync_osc_ready.o_out[0]' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {synchronized signal of OSC_READY is converging at test output of digital pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_sync_osc_ready.o_out[0]' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {synchronized signal of OSC_READY is converging at test output of digital pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_sync_osc_ready.o_out[0]' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {synchronized signal of OSC_READY is converging at test output of digital pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_sync_osc_ready.o_out[0]' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {synchronized signal of OSC_READY is converging at test output of digital pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_sync_osc_ready.o_out[0]' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {synchronized signal of OSC_READY is converging at test output of digital pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_sync_osc_ready.o_out[0]' converges with different domain clock(s) at 'digtop.O_SYNCB'}  -rule {  {Clock_glitch05}  }  -comment {synchronized signal of OSC_READY is converging at test output of digital pads} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_spi.i_spi_core.shift_out[15]' converges with different domain clock(s) at 'digtop.O_SDO'}  -rule {  {Clock_glitch05}  }  -comment {application signal for SDO is multiplexed with different (domain) signals for test output} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_buffers.bfwb' converges with different domain clock(s) at 'digtop.O_BFWB'}  -rule {  {Clock_glitch05}  }  -comment {test signal multiplexing with applicative signal at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_buffers.dab' converges with different domain clock(s) at 'digtop.O_DAB'}  -rule {  {Clock_glitch05}  }  -comment {test signal multiplexing with applicative signal at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_main_control.intb' converges with different domain clock(s) at 'digtop.O_INTB'}  -rule {  {Clock_glitch05}  }  -comment {test signal multiplexing with applicative signal at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_main_control.i_main_fsm.o_rfc' converges with different domain clock(s) at 'digtop.O_RFC'}  -rule {  {Clock_glitch05}  }  -comment {test signal multiplexing with applicative signal at digital outputs} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_SDO_OE'}  -rule {  {Clock_glitch05}  }  -comment {test output multiplexing for different applicative signals} 
waive -du {  {digtop}  }  -msg {Asynchronous source 'digtop.I_CSB' converges with different domain clock(s) at 'digtop.O_CSB'}  -rule {  {Clock_glitch05}  }  -comment {test output multiplexing for different applicative signals} 
waive -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.ir_shiftregister[7], clocked by digtop.I_BFWB, source primary input digtop.I_SYNCB, clocked by VCLK. Reason: Qualifier not found [Total Sources: 1 (Number of source domains: 1)]}  -rule {  {Ac_unsync02}  }  -comment {TDI for TCK} 
waive -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tap_state[3:0], clocked by digtop.I_BFWB, source primary input digtop.I_DAB, clocked by VCLK. Reason: Qualifier not found [Total Sources: 1 (Number of source domains: 1)]}  -rule {  {Ac_unsync02}  }  -comment {TMS for TCK (JTAG)} 
waive -msg {Reset signal 'digtop.clk_rst_for_sync_osc_ready_rstn' used to reset signal 'digtop.osc_ready_synced' (domain 'digtop.I_CLKOSC') is generated from domain 'digtop.I_BFWB'}  -severity {  {Error}  }  -rule {  {Reset_sync02}  }  -weight {10}  -comment {Created by jvoi on 13-Jun-2022 09:08:10} 
waive -msg {Destination flop 'digtop.i_sync_osc_ready.o_test_out[0]' clocked by 'digtop.I_CLKOSC' can glitch (2 source(s), 2 domain(s)). Reason :'Sources from different domains in fanin,Source is port'}  -severity {  {Error}  }  -rule {  {Ac_glitch03}  }  -weight {10}  -comment {Created by jvoi on 13-Jun-2022 09:08:54} 
waive -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_timebase.pll_hold, clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk, source flop digtop.i_logic_top.i_timebase.i_test_osc.i_TEST_OSC.i_TEST_OSC_TMR_DIG_TB.CLKSW_TST_SEL, clocked by digtop.I_BFWB. Reason: Sources from different domains converge before being synchronized [Total Sources: 4 (Number of source domains: 3)]}  -severity {  {Error}  }  -rule {  {Ac_unsync01}  }  -weight {2}  -comment {Created by jvoi on 13-Jun-2022 09:13:21} 
waive -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_timebase.pll_on, clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk, source flop digtop.i_logic_top.i_timebase.i_test_osc.i_TEST_OSC.i_TEST_OSC_TMR_DIG_TB.CLKSW_TST_SEL, clocked by digtop.I_BFWB. Reason: Sources from different domains converge before being synchronized [Total Sources: 4 (Number of source domains: 3)]}  -severity {  {Error}  }  -rule {  {Ac_unsync01}  }  -weight {2}  -comment {Created by jvoi on 13-Jun-2022 09:13:21} 
waive -msg {Synchronized crossing: destination flop 'digtop.i_logic_top.i_spi.i_spi_tx_fifo.tx_fifo[1][ecc][5:0]', clocked by 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk', source flop 'digtop.i_logic_top.i_data_storage.i_ram_wrapper_ecc_with_bist.i_SRAM_BIST_registers.i_SRAM_BIST_registers_SRAM_ECC_CONTROL.ELIP_ECC[5:0]', clocked by 'digtop.I_BFWB'. Data-enable sequencing check: Others(Constraints-Conflict)}  -severity {  {Error}  }  -rule {  {Ac_datahold01a}  }  -weight {2}  -comment {Created by jvoi on 13-Jun-2022 09:22:20} 
waive -msg {Synchronized crossing: destination flop 'digtop.i_logic_top.i_main_control.i_IC_revision_and_ID_registers.i_IC_revision_and_ID_registers_CHIP_ID_HIGH.CHIP_ID_HIGH[15:10]', clocked by 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk', source flop 'digtop.i_logic_top.i_test.i_test_control.i_jtag_elip.data_write[data][15:10]', clocked by 'digtop.I_BFWB'. Data-enable sequencing check: Others(Constraints-Conflict)}  -rule {  {Ac_datahold01a}  }  -comment {correctly synchronized data from JTAG to internal bus system} 
waive -du {  {IC_revision_and_ID_registers_CHIP_ID_LOW}  }  -msg {Synchronized crossing: destination flop 'digtop.i_logic_top.i_main_control.i_IC_revision_and_ID_registers.i_IC_revision_and_ID_registers_CHIP_ID_LOW.CHIP_ID_LOW[15:10]', clocked by 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk', source flop 'digtop.i_logic_top.i_test.i_test_control.i_jtag_elip.data_write[data][15:10]', clocked by 'digtop.I_BFWB'. Data-enable sequencing check: Others(Constraints-Conflict)}  -rule {  {Ac_datahold01a}  }  -comment {correctly synchronized data from JTAG to internal bus system} 
waive -du {  {Interrupt_Registers_ECC_CORR_IRQ_MASK}  }  -msg {Synchronized crossing: destination flop 'digtop.i_logic_top.i_main_control.i_Interrupt_Registers.i_Interrupt_Registers_ECC_CORR_IRQ_MASK.DSI_CMD[3:2]', clocked by 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk', source flop 'digtop.i_logic_top.i_test.i_test_control.i_jtag_elip.data_write[data][11:10]', clocked by 'digtop.I_BFWB'. Data-enable sequencing check: Others(Constraints-Conflict)}  -rule {  {Ac_datahold01a}  }  -comment {Created by jvoi on 13-Jun-2022 15:04:54} 
waive -du {  {Interrupt_Registers_ECC_CORR_IRQ_MASK}  }  -msg {Synchronized crossing: destination flop 'digtop.i_logic_top.i_main_control.i_Interrupt_Registers.i_Interrupt_Registers_ECC_CORR_IRQ_MASK.SPI_CMD_BUF', clocked by 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk', source flop 'digtop.i_logic_top.i_test.i_test_control.i_jtag_elip.data_write[data][12]', clocked by 'digtop.I_BFWB'. Data-enable sequencing check: Others(Constraints-Conflict)}  -rule {  {Ac_datahold01a}  }  -comment {Created by jvoi on 13-Jun-2022 15:04:54} 
waive -du {  {Interrupt_Registers_ECC_CORR_IRQ_MASK}  }  -msg {Synchronized crossing: destination flop 'digtop.i_logic_top.i_main_control.i_Interrupt_Registers.i_Interrupt_Registers_ECC_CORR_IRQ_MASK.SPI_CMD', clocked by 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk', source flop 'digtop.i_logic_top.i_test.i_test_control.i_jtag_elip.data_write[data][13]', clocked by 'digtop.I_BFWB'. Data-enable sequencing check: Others(Constraints-Conflict)}  -rule {  {Ac_datahold01a}  }  -comment {Created by jvoi on 13-Jun-2022 15:04:54} 
waive -du {  {Interrupt_Registers_ECC_CORR_IRQ_MASK}  }  -msg {Synchronized crossing: destination flop 'digtop.i_logic_top.i_main_control.i_Interrupt_Registers.i_Interrupt_Registers_ECC_CORR_IRQ_MASK.SPI_DATA', clocked by 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk', source flop 'digtop.i_logic_top.i_test.i_test_control.i_jtag_elip.data_write[data][14]', clocked by 'digtop.I_BFWB'. Data-enable sequencing check: Others(Constraints-Conflict)}  -rule {  {Ac_datahold01a}  }  -comment {Created by jvoi on 13-Jun-2022 15:04:54} 
waive -du {  {Interrupt_Registers_ECC_CORR_IRQ_MASK}  }  -msg {Synchronized crossing: destination flop 'digtop.i_logic_top.i_main_control.i_Interrupt_Registers.i_Interrupt_Registers_ECC_CORR_IRQ_MASK.RAM', clocked by 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk', source flop 'digtop.i_logic_top.i_test.i_test_control.i_jtag_elip.data_write[data][15]', clocked by 'digtop.I_BFWB'. Data-enable sequencing check: Others(Constraints-Conflict)}  -rule {  {Ac_datahold01a}  }  -comment {Created by jvoi on 13-Jun-2022 15:04:54} 
waive -du {  {Interrupt_Registers_ECC_IRQ_MASK}  }  -msg {Synchronized crossing: destination flop 'digtop.i_logic_top.i_main_control.i_Interrupt_Registers.i_Interrupt_Registers_ECC_IRQ_MASK.SPI_CMD_BUF', clocked by 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk', source flop 'digtop.i_logic_top.i_test.i_test_control.i_jtag_elip.data_write[data][12]', clocked by 'digtop.I_BFWB'. Data-enable sequencing check: Others(Constraints-Conflict)}  -rule {  {Ac_datahold01a}  }  -comment {Created by jvoi on 13-Jun-2022 15:06:12} 
waive -du {  {Interrupt_Registers_ECC_IRQ_MASK}  }  -msg {Synchronized crossing: destination flop 'digtop.i_logic_top.i_main_control.i_Interrupt_Registers.i_Interrupt_Registers_ECC_IRQ_MASK.DSI_CMD[3:2]', clocked by 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk', source flop 'digtop.i_logic_top.i_test.i_test_control.i_jtag_elip.data_write[data][11:10]', clocked by 'digtop.I_BFWB'. Data-enable sequencing check: Others(Constraints-Conflict)}  -rule {  {Ac_datahold01a}  }  -comment {Created by jvoi on 13-Jun-2022 15:06:12} 
waive -du {  {Interrupt_Registers_ECC_IRQ_MASK}  }  -msg {Synchronized crossing: destination flop 'digtop.i_logic_top.i_main_control.i_Interrupt_Registers.i_Interrupt_Registers_ECC_IRQ_MASK.SPI_CMD', clocked by 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk', source flop 'digtop.i_logic_top.i_test.i_test_control.i_jtag_elip.data_write[data][13]', clocked by 'digtop.I_BFWB'. Data-enable sequencing check: Others(Constraints-Conflict)}  -rule {  {Ac_datahold01a}  }  -comment {Created by jvoi on 13-Jun-2022 15:06:12} 
waive -du {  {Interrupt_Registers_ECC_IRQ_MASK}  }  -msg {Synchronized crossing: destination flop 'digtop.i_logic_top.i_main_control.i_Interrupt_Registers.i_Interrupt_Registers_ECC_IRQ_MASK.SPI_DATA', clocked by 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk', source flop 'digtop.i_logic_top.i_test.i_test_control.i_jtag_elip.data_write[data][14]', clocked by 'digtop.I_BFWB'. Data-enable sequencing check: Others(Constraints-Conflict)}  -rule {  {Ac_datahold01a}  }  -comment {Created by jvoi on 13-Jun-2022 15:06:12} 
waive -du {  {Interrupt_Registers_ECC_IRQ_MASK}  }  -msg {Synchronized crossing: destination flop 'digtop.i_logic_top.i_main_control.i_Interrupt_Registers.i_Interrupt_Registers_ECC_IRQ_MASK.RAM', clocked by 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk', source flop 'digtop.i_logic_top.i_test.i_test_control.i_jtag_elip.data_write[data][15]', clocked by 'digtop.I_BFWB'. Data-enable sequencing check: Others(Constraints-Conflict)}  -rule {  {Ac_datahold01a}  }  -comment {Created by jvoi on 13-Jun-2022 15:06:12} 
waive -du {  {Interrupt_Registers_ECC_IRQ_STAT}  }  -msg {Synchronized crossing: destination flop 'digtop.i_logic_top.i_main_control.i_Interrupt_Registers.i_Interrupt_Registers_ECC_IRQ_STAT.DSI_CMD[3:0]', clocked by 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk', source flop 'digtop.i_logic_top.i_test.i_test_control.i_jtag_elip.data_write[data][11:10]', clocked by 'digtop.I_BFWB'. Data-enable sequencing check: Others(Constraints-Conflict)}  -rule {  {Ac_datahold01a}  }  -comment {Created by jvoi on 13-Jun-2022 15:06:31} 
waive -du {  {Interrupt_Registers_ECC_IRQ_STAT}  }  -msg {Synchronized crossing: destination flop 'digtop.i_logic_top.i_main_control.i_Interrupt_Registers.i_Interrupt_Registers_ECC_IRQ_STAT.SPI_CMD_BUF', clocked by 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk', source flop 'digtop.i_logic_top.i_test.i_test_control.i_jtag_elip.data_write[data][12]', clocked by 'digtop.I_BFWB'. Data-enable sequencing check: Others(Constraints-Conflict)}  -rule {  {Ac_datahold01a}  }  -comment {Created by jvoi on 13-Jun-2022 15:06:31} 
waive -du {  {Interrupt_Registers_ECC_IRQ_STAT}  }  -msg {Synchronized crossing: destination flop 'digtop.i_logic_top.i_main_control.i_Interrupt_Registers.i_Interrupt_Registers_ECC_IRQ_STAT.SPI_CMD', clocked by 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk', source flop 'digtop.i_logic_top.i_test.i_test_control.i_jtag_elip.data_write[data][13]', clocked by 'digtop.I_BFWB'. Data-enable sequencing check: Others(Constraints-Conflict)}  -rule {  {Ac_datahold01a}  }  -comment {Created by jvoi on 13-Jun-2022 15:06:31} 
waive -du {  {Interrupt_Registers_ECC_IRQ_STAT}  }  -msg {Synchronized crossing: destination flop 'digtop.i_logic_top.i_main_control.i_Interrupt_Registers.i_Interrupt_Registers_ECC_IRQ_STAT.SPI_DATA', clocked by 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk', source flop 'digtop.i_logic_top.i_test.i_test_control.i_jtag_elip.data_write[data][14]', clocked by 'digtop.I_BFWB'. Data-enable sequencing check: Others(Constraints-Conflict)}  -rule {  {Ac_datahold01a}  }  -comment {Created by jvoi on 13-Jun-2022 15:06:31} 
waive -du {  {Interrupt_Registers_ECC_IRQ_STAT}  }  -msg {Synchronized crossing: destination flop 'digtop.i_logic_top.i_main_control.i_Interrupt_Registers.i_Interrupt_Registers_ECC_IRQ_STAT.RAM', clocked by 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk', source flop 'digtop.i_logic_top.i_test.i_test_control.i_jtag_elip.data_write[data][15]', clocked by 'digtop.I_BFWB'. Data-enable sequencing check: Others(Constraints-Conflict)}  -rule {  {Ac_datahold01a}  }  -comment {Created by jvoi on 13-Jun-2022 15:06:31} 
waive -du {  {Interrupt_Registers_IRQ_MASK}  }  -msg {Synchronized crossing: destination flop 'digtop.i_logic_top.i_main_control.i_Interrupt_Registers.i_Interrupt_Registers_IRQ_MASK.ECC_FAIL', clocked by 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk', source flop 'digtop.i_logic_top.i_test.i_test_control.i_jtag_elip.data_write[data][10]', clocked by 'digtop.I_BFWB'. Data-enable sequencing check: Others(Constraints-Conflict)}  -rule {  {Ac_datahold01a}  }  -comment {Created by jvoi on 13-Jun-2022 15:06:58} 
waive -du {  {Interrupt_Registers_IRQ_MASK}  }  -msg {Synchronized crossing: destination flop 'digtop.i_logic_top.i_main_control.i_Interrupt_Registers.i_Interrupt_Registers_IRQ_MASK.RESERVED', clocked by 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk', source flop 'digtop.i_logic_top.i_test.i_test_control.i_jtag_elip.data_write[data][11]', clocked by 'digtop.I_BFWB'. Data-enable sequencing check: Others(Constraints-Conflict)}  -rule {  {Ac_datahold01a}  }  -comment {Created by jvoi on 13-Jun-2022 15:06:58} 
waive -du {  {Interrupt_Registers_IRQ_MASK}  }  -msg {Synchronized crossing: destination flop 'digtop.i_logic_top.i_main_control.i_Interrupt_Registers.i_Interrupt_Registers_IRQ_MASK.HW_FAIL', clocked by 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk', source flop 'digtop.i_logic_top.i_test.i_test_control.i_jtag_elip.data_write[data][12]', clocked by 'digtop.I_BFWB'. Data-enable sequencing check: Others(Constraints-Conflict)}  -rule {  {Ac_datahold01a}  }  -comment {Created by jvoi on 13-Jun-2022 15:06:58} 
waive -du {  {Interrupt_Registers_IRQ_STAT}  }  -msg {Synchronized crossing: destination flop 'digtop.i_logic_top.i_main_control.i_Interrupt_Registers.i_Interrupt_Registers_IRQ_STAT.HW_FAIL', clocked by 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk', source flop 'digtop.i_logic_top.i_test.i_test_control.i_jtag_elip.data_write[data][12]', clocked by 'digtop.I_BFWB'. Data-enable sequencing check: Others(Constraints-Conflict)}  -rule {  {Ac_datahold01a}  }  -comment {Created by jvoi on 13-Jun-2022 15:09:55} 
waive -du {  {OTP_readout_register_OTP_READ_ADDRESS}  }  -msg {Synchronized crossing: destination flop 'digtop.i_logic_top.i_main_control.i_main_fsm.i_otp_reader.i_OTP_readout_register.i_OTP_readout_register_OTP_READ_ADDRESS.ADDR[11:10]', clocked by 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk', source flop 'digtop.i_logic_top.i_test.i_test_control.i_jtag_elip.data_write[data][11:10]', clocked by 'digtop.I_BFWB'. Data-enable sequencing check: Others(Constraints-Conflict)}  -rule {  {Ac_datahold01a}  }  -comment {Created by jvoi on 13-Jun-2022 15:10:48} 
waive -du {  {SRAM_BIST_registers_SRAM_BIST_STAT}  }  -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_data_storage.i_ram_wrapper_ecc_with_bist.i_SRAM_BIST_registers.i_SRAM_BIST_registers_SRAM_BIST_STAT.STATUS[1:0], clocked by digtop.I_BFWB, source flop digtop.i_logic_top.i_data_storage.i_ram_wrapper_ecc_with_bist.utils_sram_with_bist_inst.utils_sram_bist_inst.\march_22n.utils_sram_bist_march_inst .\bist_state [1:0], clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk. Reason: Qualifier not found [Total Sources: 1 (Number of source domains: 1)]}  -rule {  {Ac_unsync02}  }  -comment {Created by jvoi on 13-Jun-2022 15:11:36} 
waive -du {  {clk_div}  }  -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_timebase.i_clk_div_clkosc.clk_divided, clocked by digtop.I_CLKOSC, source flop digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_RFC.SEL_RFC[5:1], clocked by digtop.I_BFWB. Reason: Qualifier not found [Total Sources: 9 (Number of source domains: 1)]}  -rule {  {Ac_unsync01}  }  -comment {Created by jvoi on 13-Jun-2022 15:15:25} 
waive -du {  {clk_div}  }  -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_timebase.i_clk_div_clkpll.clk_divided, clocked by digtop.I_CLKPLL, source flop digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_RFC.SEL_RFC[5:1], clocked by digtop.I_BFWB. Reason: Qualifier not found [Total Sources: 9 (Number of source domains: 1)]}  -rule {  {Ac_unsync01}  }  -comment {Created by jvoi on 13-Jun-2022 15:15:25} 
waive -du {  {clk_div}  }  -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_timebase.i_clk_div_clksys.clk_divided, clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk, source flop digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_RFC.SEL_RFC[5:1], clocked by digtop.I_BFWB. Reason: Qualifier not found [Total Sources: 9 (Number of source domains: 1)]}  -rule {  {Ac_unsync01}  }  -comment {Created by jvoi on 13-Jun-2022 15:15:25} 
waive -du {  {clk_div}  }  -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_timebase.i_clk_div_clkosc.cnt[4:0], clocked by digtop.I_CLKOSC, source flop digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_RFC.SEL_RFC[5:1], clocked by digtop.I_BFWB. Reason: Qualifier not found [Total Sources: 9 (Number of source domains: 1)]}  -rule {  {Ac_unsync02}  }  -comment {Created by jvoi on 13-Jun-2022 15:16:29} 
waive -du {  {clk_div}  }  -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_timebase.i_clk_div_clkpll.cnt[4:0], clocked by digtop.I_CLKPLL, source flop digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_RFC.SEL_RFC[5:1], clocked by digtop.I_BFWB. Reason: Qualifier not found [Total Sources: 9 (Number of source domains: 1)]}  -rule {  {Ac_unsync02}  }  -comment {Created by jvoi on 13-Jun-2022 15:16:29} 
waive -du {  {clk_div}  }  -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_timebase.i_clk_div_clksys.cnt[4:0], clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk, source flop digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_RFC.SEL_RFC[5:1], clocked by digtop.I_BFWB. Reason: Qualifier not found [Total Sources: 9 (Number of source domains: 1)]}  -rule {  {Ac_unsync02}  }  -comment {Created by jvoi on 13-Jun-2022 15:16:29} 
waive -du {  {clkref_divider}  }  -msg {Clock-Net 'digtop.i_logic_top.i_timebase.i_clkref_divider.clkref_divided[2:0]' is unconstrained}  -rule {  {Clock_info03a}  }  -comment {Created by jvoi on 13-Jun-2022 15:34:51} 
waive -du {  {clock_switch}  }  -msg {Destination flop 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.sel_1_s' clocked by 'digtop.I_CLKPLL' can glitch (4 source(s), 3 domain(s)). Reason :'Sources from different domains in fanin'}  -rule {  {Ac_glitch03}  }  -comment {Clock switch from standard RTL repository reused. No glitching possible} 
waive -du {  {clock_switch}  }  -msg {Destination flop 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.sel_2_s' clocked by 'digtop.I_CLKOSC' can glitch (4 source(s), 3 domain(s)). Reason :'Sources from different domains in fanin'}  -rule {  {Ac_glitch03}  }  -comment {Clock switch from standard RTL repository reused. No glitching possible} 
waive -du {  {clock_switch}  }  -msg {Reset signal 'digtop.i_logic_top.i_test.i_test_control.int_clk_rst_rstn' used to reset signal 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.sel_1_s' (domain 'digtop.I_CLKPLL') is generated from domain 'digtop.I_CLKOSC'}  -rule {  {Reset_sync02}  }  -comment {Reset path review. Deasserting reset is done with the clock domain of the switch selected in reset (clkosc)} 
waive -du {  {common_DSI3_block_registers_DSI_PDCM_PERIOD}  }  -msg {Synchronized crossing: destination flop 'digtop.i_logic_top.i_dsi3.i_common_DSI3_block_registers.i_common_DSI3_block_registers_DSI_PDCM_PERIOD.PDCMPER[15:0]', clocked by 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk', source flop 'digtop.i_logic_top.i_test.i_test_control.i_jtag_elip.data_write[data][15:10]', clocked by 'digtop.I_BFWB'. Data-enable sequencing check: Others(Constraints-Conflict)}  -rule {  {Ac_datahold01a}  }  -comment {Created by jvoi on 13-Jun-2022 15:49:10} 
waive -du {  {digtop}  }  -msg {Destination flop 'digtop.tmr_in_sync[0][3:0]' clocked by 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' can glitch (10 source(s), 4 domain(s)). Reason :'Sources from different domains in fanin,Source reconverges,Source is port'}  -rule {  {Ac_glitch03}  }  -comment {Created by jvoi on 13-Jun-2022 15:50:31} 
waive -du {  {digtop}  }  -msg {Primary output signal 'O_CSB' is in the fan-out cone of multiple clock-domains, clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch') and clock 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otpwrap_l0_atpg.u_otp4kx12.u_ips.PPCLKOUT' (at flop 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.div_testclk')}  -rule {  {Clock_sync06}  }  -comment {Created by jvoi on 13-Jun-2022 15:52:02} 
waive -du {  {digtop}  }  -msg {Primary output signal 'O_SCK' is in the fan-out cone of multiple clock-domains, clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch') and clock 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otpwrap_l0_atpg.u_otp4kx12.u_ips.PPCLKOUT' (at flop 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.div_testclk')}  -rule {  {Clock_sync06}  }  -comment {Created by jvoi on 13-Jun-2022 15:52:02} 
waive -du {  {digtop}  }  -msg {Primary output signal 'O_SDI' is in the fan-out cone of multiple clock-domains, clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch') and clock 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otpwrap_l0_atpg.u_otp4kx12.u_ips.PPCLKOUT' (at flop 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.div_testclk')}  -rule {  {Clock_sync06}  }  -comment {Created by jvoi on 13-Jun-2022 15:52:02} 
waive -du {  {digtop}  }  -msg {Primary output signal 'O_SDO' is in the fan-out cone of multiple clock-domains, clock 'digtop.I_SCK' (at flop 'digtop.i_logic_top.i_spi.i_spi_core.shift_out[15]') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch')}  -rule {  {Clock_sync06}  }  -comment {Created by jvoi on 13-Jun-2022 15:53:21} 
waive -du {  {digtop}  }  -msg {Primary output signal 'O_RFC' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_main_control.rfc') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch')}  -rule {  {Clock_sync06}  }  -comment {Created by jvoi on 13-Jun-2022 15:53:21} 
waive -du {  {digtop}  }  -msg {Primary output signal 'O_INTB' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_main_control.intb') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch')}  -rule {  {Clock_sync06}  }  -comment {Created by jvoi on 13-Jun-2022 15:53:21} 
waive -du {  {digtop}  }  -msg {Primary output signal 'O_DAB' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_buffers.dab') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch')}  -rule {  {Clock_sync06}  }  -comment {Created by jvoi on 13-Jun-2022 15:53:21} 
waive -du {  {digtop}  }  -msg {Primary output signal 'O_BFWB' is in the fan-out cone of multiple clock-domains, clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_buffers.bfwb') and clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch')}  -rule {  {Clock_sync06}  }  -comment {Created by jvoi on 13-Jun-2022 15:53:21} 
waive -du {  {digtop}  }  -msg {Primary output signal 'O_SYNCB' is in the fan-out cone of multiple clock-domains, clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tdo_latch') and clock 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otpwrap_l0_atpg.u_otp4kx12.u_ips.PPCLKOUT' (at flop 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.div_testclk')}  -rule {  {Clock_sync06}  }  -comment {Created by jvoi on 13-Jun-2022 15:53:21} 
waive -du {  {digtop}  }  -msg {Primary output signal 'O_SDO_OE' is in the fan-out cone of multiple clock-domains, clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_MOSI_MISO.EN_MISO') and clock 'digtop.I_SCK' (at port 'I_CSB')}  -rule {  {Clock_sync06}  }  -comment {_OE driven by SPI CSB and signal can be activated by test clock domain for outputing signals via TMR_OUT} 
waive -du {  {digtop}  }  -msg {Primary output signal 'O_INTB_OE' is in the fan-out cone of multiple clock-domains, clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_DAB_INTB.EN_INTB') and clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_main_control.intb')}  -rule {  {Clock_sync06}  }  -comment {_OE driven by internal clock domain and signal can be activated by test clock domain for outputing signals via TMR_OUT} 
waive -du {  {digtop}  }  -msg {Primary output signal 'O_DAB_OE' is in the fan-out cone of multiple clock-domains, clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_DIG.USE_JTAG') and clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_buffers.dab')}  -rule {  {Clock_sync06}  }  -comment {_OE driven by internal clock domain and signal can be activated by test clock domain for outputing signals via TMR_OUT} 
waive -du {  {digtop}  }  -msg {Primary output signal 'O_BFWB_OE' is in the fan-out cone of multiple clock-domains, clock 'digtop.I_BFWB' (at flop 'digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_DIG.USE_JTAG') and clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_buffers.bfwb')}  -rule {  {Clock_sync06}  }  -comment {_OE driven by internal clock domain and signal can be activated by test clock domain for outputing signals via TMR_OUT} 
waive -du {  {dsi3}  }  -msg {2 synchronizers (digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .i_sync_tmr_dig_prevent_deactivation.o_test_out[0],digtop.i_logic_top.i_main_control.i_sync_prevent_ot_switch_off.o_test_out[0]) converge on combinational gate 'digtop.i_logic_top.i_dsi3.\common_DSI3_block_registers_DSI_ENABLE_TRE_in [3]'. Gray encoding check: 'Others(Constraints-Conflict)'}  -rule {  {Ac_conv02}  }  -comment {Created by jvoi on 14-Jun-2022 07:44:04} 
waive -du {  {dsi3}  }  -msg {2 synchronizers (digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .i_sync_tmr_dig_prevent_deactivation.o_test_out[0],digtop.i_logic_top.i_main_control.i_sync_prevent_ot_switch_off.o_test_out[0]) converge on combinational gate 'digtop.i_logic_top.i_dsi3.\common_DSI3_block_registers_DSI_ENABLE_TRE_in [2]'. Gray encoding check: 'Others(Constraints-Conflict)'}  -rule {  {Ac_conv02}  }  -comment {Created by jvoi on 14-Jun-2022 07:44:04} 
waive -du {  {dsi3}  }  -msg {2 synchronizers (digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_sync_tmr_dig_prevent_deactivation.o_test_out[0],digtop.i_logic_top.i_main_control.i_sync_prevent_ot_switch_off.o_test_out[0]) converge on combinational gate 'digtop.i_logic_top.i_dsi3.\common_DSI3_block_registers_DSI_ENABLE_TRE_in [1]'. Gray encoding check: 'Others(Constraints-Conflict)'}  -rule {  {Ac_conv02}  }  -comment {Created by jvoi on 14-Jun-2022 07:44:04} 
waive -du {  {dsi3}  }  -msg {2 synchronizers (digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_sync_tmr_dig_prevent_deactivation.o_test_out[0],digtop.i_logic_top.i_main_control.i_sync_prevent_ot_switch_off.o_test_out[0]) converge on combinational gate 'digtop.i_logic_top.i_dsi3.\common_DSI3_block_registers_DSI_ENABLE_TRE_in [0]'. Gray encoding check: 'Others(Constraints-Conflict)'}  -rule {  {Ac_conv02}  }  -comment {Created by jvoi on 14-Jun-2022 07:44:04} 
waive -du {  {jtag_tap}  }  -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.dr_shiftregister[31:16], clocked by digtop.I_BFWB, source library-cell digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otpwrap_l0_atpg.u_otp4kx12.DR[11:0], clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk. Reason: Sources from different domains converge before being synchronized [Total Sources: 12 (Number of source domains: 2)]}  -rule {  {Ac_unsync02}  }  -comment {Created by jvoi on 14-Jun-2022 07:51:58} 
waive -du {  {otp4kx12_cp}  }  -msg {Unsynchronized Crossing: destination library-cell digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otpwrap_l0_atpg.u_otp4kx12.u_otp4kx12(slp_b_tsmc180bcd50_4kx12_cm16d_ab_r20/SEL), clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk, source flop digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[0], clocked by digtop.I_BFWB. Reason: Qualifier not found [Total Sources: 5 (Number of source domains: 1)]}  -rule {  {Ac_unsync01}  }  -comment {Created by jvoi on 14-Jun-2022 07:52:26} 
waive -du {  {otp4kx12_cp}  }  -msg {Unsynchronized Crossing: destination library-cell digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otpwrap_l0_atpg.u_otp4kx12.u_otp4kx12(slp_b_tsmc180bcd50_4kx12_cm16d_ab_r20/WE), clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk, source flop digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[0], clocked by digtop.I_BFWB. Reason: Qualifier not found [Total Sources: 5 (Number of source domains: 1)]}  -rule {  {Ac_unsync01}  }  -comment {Created by jvoi on 14-Jun-2022 07:52:26} 
waive -du {  {otp4kx12_cp}  }  -msg {Unsynchronized Crossing: destination library-cell digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otpwrap_l0_atpg.otp_din[11:0], clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk, source flop digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.dr_shiftregister[23:0], clocked by digtop.I_BFWB. Reason: Qualifier not found [Total Sources: 6 (Number of source domains: 1)]}  -rule {  {Ac_unsync02}  }  -comment {Created by jvoi on 14-Jun-2022 07:53:09} 
waive -du {  {otp4kx12_cp}  }  -msg {Unsynchronized Crossing: destination library-cell digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otpwrap_l0_atpg.otp_mr[7:0], clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk, source flop digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_conf[31:24], clocked by digtop.I_BFWB. Reason: Qualifier not found [Total Sources: 1 (Number of source domains: 1)]}  -rule {  {Ac_unsync02}  }  -comment {Created by jvoi on 14-Jun-2022 07:53:09} 
waive -du {  {otp4kx12_cp}  }  -msg {Unsynchronized Crossing: destination library-cell digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otpwrap_l0_atpg.otp_addr[11:0], clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk, source flop digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.dr_shiftregister[11:0], clocked by digtop.I_BFWB. Reason: Qualifier not found [Total Sources: 7 (Number of source domains: 1)]}  -rule {  {Ac_unsync02}  }  -comment {Created by jvoi on 14-Jun-2022 07:53:09} 
waive -du {  {otp4kx12_cp}  }  -msg {'4' (33 %) pin(s) for instance 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otpwrap_l0_atpg.u_otp4kx12.u_otp4kx12' of library cell 'slp_b_tsmc180bcd50_4kx12_cm16d_ab_r20' have incomplete definition}  -rule {  {Setup_library01}  }  -comment {Created by jvoi on 14-Jun-2022 07:53:51} 
waive -du {  {otp_ctrl.RTL}  }  -msg {Synchronized crossing: destination flop 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.SYS_STATE[2]', clocked by 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk', source flop 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[0]', clocked by 'digtop.I_BFWB'. Data-enable sequencing check: Others(Constraints-Conflict)}  -rule {  {Ac_datahold01a}  }  -comment {Created by jvoi on 14-Jun-2022 07:55:02} 
waive -du {  {otp_ctrl.RTL}  }  -msg {Synchronized crossing: destination flop 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.otp_ck', clocked by 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk', source flop 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[0]', clocked by 'digtop.I_BFWB'. Data-enable sequencing check: Others(Constraints-Conflict)}  -rule {  {Ac_datahold01a}  }  -comment {Created by jvoi on 14-Jun-2022 07:55:43} 
waive -du {  {otp_ctrl.RTL}  }  -msg {Synchronized crossing: destination flop 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.soak_cnt[3:0]', clocked by 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk', source flop 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[0]', clocked by 'digtop.I_BFWB'. Data-enable sequencing check: Others(Constraints-Conflict)}  -rule {  {Ac_datahold01a}  }  -comment {Created by jvoi on 14-Jun-2022 07:55:43} 
waive -du {  {otp_ctrl.RTL}  }  -msg {Synchronized crossing: destination flop 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.en_vpp', clocked by 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk', source flop 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[0]', clocked by 'digtop.I_BFWB'. Data-enable sequencing check: Others(Constraints-Conflict)}  -rule {  {Ac_datahold01a}  }  -comment {Created by jvoi on 14-Jun-2022 07:55:43} 
waive -du {  {otp_ctrl.RTL}  }  -msg {Synchronized crossing: destination flop 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_stat[14:12]', clocked by 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk', source flop 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[0]', clocked by 'digtop.I_BFWB'. Data-enable sequencing check: Others(Constraints-Conflict)}  -rule {  {Ac_datahold01a}  }  -comment {Created by jvoi on 14-Jun-2022 07:55:43} 
waive -du {  {otp_ctrl.RTL}  }  -msg {Synchronized crossing: destination flop 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.cache_l0_valid', clocked by 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk', source flop 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[0]', clocked by 'digtop.I_BFWB'. Data-enable sequencing check: Others(Constraints-Conflict)}  -rule {  {Ac_datahold01a}  }  -comment {Created by jvoi on 14-Jun-2022 07:55:43} 
waive -du {  {otp_ctrl.RTL}  }  -msg {Synchronized crossing: destination flop 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.cache_l0_addr[11:0]', clocked by 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk', source flop 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[0]', clocked by 'digtop.I_BFWB'. Data-enable sequencing check: Others(Constraints-Conflict)}  -rule {  {Ac_datahold01a}  }  -comment {Created by jvoi on 14-Jun-2022 07:55:43} 
waive -du {  {otp_ctrl.RTL}  }  -msg {Synchronized crossing: destination flop 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.cpu_hold', clocked by 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk', source flop 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[0]', clocked by 'digtop.I_BFWB'. Data-enable sequencing check: Others(Constraints-Conflict)}  -rule {  {Ac_datahold01a}  }  -comment {Created by jvoi on 14-Jun-2022 07:55:43} 
waive -du {  {otp_ctrl.RTL}  }  -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.flag_err_unprog, clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk, source flop digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[13], clocked by digtop.I_BFWB. Reason: Qualifier not found [Total Sources: 1 (Number of source domains: 1)]}  -rule {  {Ac_unsync01}  }  -comment {Created by jvoi on 14-Jun-2022 07:56:28} 
waive -du {  {otp_ctrl.RTL}  }  -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.ir_otpbist_conf_clk, clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk, source flop digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.ir_otpbist_conf_tck, clocked by digtop.I_BFWB. Reason: Qualifier not found [Total Sources: 1 (Number of source domains: 1)]}  -rule {  {Ac_unsync01}  }  -comment {Created by jvoi on 14-Jun-2022 07:57:09} 
waive -du {  {otp_ctrl.RTL}  }  -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.ir_otpbist_ctrl_clk, clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk, source flop digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.ir_otpbist_ctrl_tck, clocked by digtop.I_BFWB. Reason: Qualifier not found [Total Sources: 1 (Number of source domains: 1)]}  -rule {  {Ac_unsync01}  }  -comment {Created by jvoi on 14-Jun-2022 07:57:58} 
waive -du {  {otp_ctrl.RTL}  }  -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.w_q_diff[11:0], clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk, source flop digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[13], clocked by digtop.I_BFWB. Reason: Qualifier not found [Total Sources: 1 (Number of source domains: 1)]}  -rule {  {Ac_unsync02}  }  -comment {Created by jvoi on 14-Jun-2022 07:58:23} 
waive -du {  {otp_ctrl.RTL}  }  -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.wait_cnt[13:0], clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk, source flop digtop.i_logic_top.i_test.i_test_control.i_OTP_test_registers.i_OTP_test_registers_OTP_WRITE_PULSE_WIDTH.PULSE_WIDTH[11:0], clocked by digtop.I_BFWB. Reason: Qualifier merges with another source with non-deterministic enable condition before gating logic [Total Sources: 2 (Number of source domains: 1)]}  -rule {  {Ac_unsync02}  }  -comment {Created by jvoi on 14-Jun-2022 07:59:07} 
waive -du {  {otp_ctrl.RTL}  }  -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_conf[6:0], clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk, source flop digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.dr_shiftregister[15:9], clocked by digtop.I_BFWB. Reason: Qualifier not found [Total Sources: 2 (Number of source domains: 1)]}  -rule {  {Ac_unsync02}  }  -comment {Created by jvoi on 14-Jun-2022 08:00:30} 
waive -du {  {otp_ctrl.RTL}  }  -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_conf[9:8], clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk, source flop digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tap_state[3:0], clocked by digtop.I_BFWB. Reason: Qualifier not found [Total Sources: 2 (Number of source domains: 1)]}  -rule {  {Ac_unsync02}  }  -comment {Created by jvoi on 14-Jun-2022 08:00:41} 
waive -du {  {otp_ctrl.RTL}  }  -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_ctrl[2:0], clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk, source flop digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tap_state[3:0], clocked by digtop.I_BFWB. Reason: Qualifier not found [Total Sources: 2 (Number of source domains: 1)]}  -rule {  {Ac_unsync02}  }  -comment {Created by jvoi on 14-Jun-2022 08:00:55} 
waive -du {  {otp_ctrl.RTL}  }  -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_ctrl[10:4], clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk, source flop digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.dr_shiftregister[11:5], clocked by digtop.I_BFWB. Reason: Qualifier not found [Total Sources: 2 (Number of source domains: 1)]}  -rule {  {Ac_unsync02}  }  -comment {Created by jvoi on 14-Jun-2022 08:00:55} 
waive -du {  {otp_ctrl.RTL}  }  -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_ctrl[14:12], clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk, source flop digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.tap_state[3:0], clocked by digtop.I_BFWB. Reason: Qualifier not found [Total Sources: 2 (Number of source domains: 1)]}  -rule {  {Ac_unsync02}  }  -comment {Created by jvoi on 14-Jun-2022 08:00:55} 
waive -du {  {otpwrap_l0_atpg.RTL}  }  -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otpwrap_l0_atpg.otp_bypass[11:0], clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk, source flop digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_conf[31:0], clocked by digtop.I_BFWB. Reason: Qualifier not found [Total Sources: 14 (Number of source domains: 1)]}  -rule {  {Ac_unsync02}  }  -comment {Created by jvoi on 14-Jun-2022 08:01:35} 
waive -du {  {otpwrap_l0_atpg.RTL}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.ir_prog_tck' converges with different domain clock(s) at 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otpwrap_l0_atpg.otp_ck'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 14-Jun-2022 08:02:27} 
waive -du {  {otpwrap_l0_atpg.RTL}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[0]' converges with different domain clock(s) at 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otpwrap_l0_atpg.otp_ck'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 14-Jun-2022 08:02:27} 
waive -du {  {otpwrap_l0_atpg.RTL}  }  -msg {Asynchronous source 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.ir_read_tck' converges with different domain clock(s) at 'digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otpwrap_l0_atpg.otp_ck'}  -rule {  {Clock_glitch05}  }  -comment {Created by jvoi on 14-Jun-2022 08:02:27} 
waive -du {  {otpwrap_l1_jtag.RTL}  }  -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.div_testclk, clocked by digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otpwrap_l0_atpg.u_otp4kx12.u_ips.CLKOUT, source flop digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11], clocked by digtop.I_BFWB. Reason: Qualifier not found [Total Sources: 1 (Number of source domains: 1)]}  -rule {  {Ac_unsync01}  }  -comment {Created by jvoi on 14-Jun-2022 08:03:01} 
waive -du {  {otpwrap_l1_jtag.RTL}  }  -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.autoinc_tck, clocked by digtop.I_BFWB, source flop digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otp_ctrl.bist_ctrl[0], clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk. Reason: Qualifier not found [Total Sources: 1 (Number of source domains: 1)]}  -rule {  {Ac_unsync01}  }  -comment {Created by jvoi on 14-Jun-2022 08:04:04} 
waive -du {  {otpwrap_l1_jtag.RTL}  }  -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_clk, clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk, source flop digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[8], clocked by digtop.I_BFWB. Reason: Qualifier not found [Total Sources: 1 (Number of source domains: 1)]}  -rule {  {Ac_unsync01}  }  -comment {Created by jvoi on 14-Jun-2022 08:04:04} 
waive -du {  {otpwrap_l1_jtag.RTL}  }  -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.en_otpclk_clk, clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk, source flop digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.en_otpclk_tck, clocked by digtop.I_BFWB. Reason: Sync reset used in multi-flop synchronizer [Total Sources: 1 (Number of source domains: 1)]}  -rule {  {Ac_unsync01}  }  -comment {Created by jvoi on 14-Jun-2022 08:04:04} 
waive -du {  {otpwrap_l1_jtag.RTL}  }  -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.en_auto_clk, clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk, source flop digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[0], clocked by digtop.I_BFWB. Reason: Qualifier not found [Total Sources: 1 (Number of source domains: 1)]}  -rule {  {Ac_unsync01}  }  -comment {Created by jvoi on 14-Jun-2022 08:04:04} 
waive -du {  {otpwrap_l1_jtag.RTL}  }  -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.ir_prog_clk, clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk, source flop digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.ir_prog_tck, clocked by digtop.I_BFWB. Reason: Qualifier not found [Total Sources: 1 (Number of source domains: 1)]}  -rule {  {Ac_unsync01}  }  -comment {Created by jvoi on 14-Jun-2022 08:04:04} 
waive -du {  {otpwrap_l1_jtag.RTL}  }  -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.cnt_testclk[5:0], clocked by digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.u_otpwrap_l0_atpg.u_otp4kx12.u_ips.CLKOUT, source flop digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.otp_tstctrl[11], clocked by digtop.I_BFWB. Reason: Qualifier not found [Total Sources: 1 (Number of source domains: 1)]}  -rule {  {Ac_unsync02}  }  -comment {Created by jvoi on 14-Jun-2022 08:04:21} 
waive -du {  {otpwrap_l1_jtag.RTL}  }  -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.en_otpimp_synch[0], clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk, source flop digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.en_otpimp_tck, clocked by digtop.I_BFWB. Reason: Destination instance is driving multiple paths [Total Sources: 1 (Number of source domains: 1)]}  -rule {  {Ac_unsync02}  }  -comment {Created by jvoi on 14-Jun-2022 08:04:21} 
waive -du {  {otpwrap_l1_jtag.RTL}  }  -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.latch_otp_dw[11:0], clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk, source flop digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.dr_shiftregister[23:0], clocked by digtop.I_BFWB. Reason: Qualifier merges with another source with non-deterministic enable condition before gating logic [Total Sources: 4 (Number of source domains: 1)]}  -rule {  {Ac_unsync02}  }  -comment {Created by jvoi on 14-Jun-2022 08:04:21} 
waive -du {  {otpwrap_l1_jtag.RTL}  }  -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.shift_dr_synch[0], clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk, source flop digtop.i_logic_top.i_test.i_test_control.i_jtag_tap.shift_dr_fe, clocked by digtop.I_BFWB. Reason: Destination instance is driving multiple paths [Total Sources: 1 (Number of source domains: 1)]}  -rule {  {Ac_unsync02}  }  -comment {Created by jvoi on 14-Jun-2022 08:04:21} 
waive -du {  {otpwrap_l1_jtag.RTL}  }  -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.start_prog_synch[0], clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk, source flop digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.start_prog_tck, clocked by digtop.I_BFWB. Reason: Destination instance is driving multiple paths [Total Sources: 1 (Number of source domains: 1)]}  -rule {  {Ac_unsync02}  }  -comment {Created by jvoi on 14-Jun-2022 08:04:21} 
waive -du {  {otpwrap_l1_jtag.RTL}  }  -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.start_read_synch[0], clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk, source flop digtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.u_otpwrap_l3_top.u_otpwrap_l2_cpu.u_otpwrap_l1_jtag.start_read_tck, clocked by digtop.I_BFWB. Reason: Destination instance is driving multiple paths [Total Sources: 1 (Number of source domains: 1)]}  -rule {  {Ac_unsync02}  }  -comment {Created by jvoi on 14-Jun-2022 08:04:21} 
waive -du {  {pad_mux_test}  }  -msg {Unsynchronized Crossing: destination flop digtop.i_pad_mux_test_rfc.test_reg, clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk, source flop digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_RFC.SEL_RFC[5:0], clocked by digtop.I_BFWB. Reason: Qualifier not found [Total Sources: 2 (Number of source domains: 1)]}  -rule {  {Ac_unsync01}  }  -comment {destination register is for scan test only} 
waive -du {  {pad_mux_test}  }  -msg {Unsynchronized Crossing: destination flop digtop.i_pad_mux_test_intb.test_reg, clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk, source flop digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_DAB_INTB.SEL_INTB[5:0], clocked by digtop.I_BFWB. Reason: Qualifier not found [Total Sources: 2 (Number of source domains: 1)]}  -rule {  {Ac_unsync01}  }  -comment {destination register is for scan test only} 
waive -du {  {pad_mux_test}  }  -msg {Unsynchronized Crossing: destination flop digtop.i_pad_mux_test_csb.test_reg, clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk, source flop digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_CSB_SCK.SEL_CSB[5:0], clocked by digtop.I_BFWB. Reason: Qualifier not found [Total Sources: 2 (Number of source domains: 1)]}  -rule {  {Ac_unsync01}  }  -comment {destination register is for scan test only} 
waive -du {  {pad_mux_test}  }  -msg {Unsynchronized Crossing: destination flop digtop.i_pad_mux_test_sck.test_reg, clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk, source flop digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_CSB_SCK.SEL_SCK[5:0], clocked by digtop.I_BFWB. Reason: Qualifier not found [Total Sources: 2 (Number of source domains: 1)]}  -rule {  {Ac_unsync01}  }  -comment {destination register is for scan test only} 
waive -du {  {pad_mux_test}  }  -msg {Unsynchronized Crossing: destination flop digtop.i_pad_mux_test_mosi.test_reg, clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk, source flop digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_MOSI_MISO.SEL_MOSI[5:0], clocked by digtop.I_BFWB. Reason: Qualifier not found [Total Sources: 2 (Number of source domains: 1)]}  -rule {  {Ac_unsync01}  }  -comment {destination register is for scan test only} 
waive -du {  {pad_mux_test}  }  -msg {Unsynchronized Crossing: destination flop digtop.i_pad_mux_test_miso.test_reg, clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk, source flop digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_MOSI_MISO.SEL_MISO[5:0], clocked by digtop.I_BFWB. Reason: Sources from different domains converge before being synchronized [Total Sources: 4 (Number of source domains: 2)]}  -rule {  {Ac_unsync01}  }  -comment {destination register is for scan test only} 
waive -du {  {pad_mux_test_jtag_inputs}  }  -msg {Unsynchronized Crossing: destination flop digtop.i_pad_mux_test_syncb.test_reg, clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk, source flop digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_BFWB_SYNCB.SEL_SYNCB[5:0], clocked by digtop.I_BFWB. Reason: Qualifier not found [Total Sources: 3 (Number of source domains: 1)]}  -rule {  {Ac_unsync01}  }  -comment {destination register is for scan test only} 
waive -du {  {pad_mux_test_jtag_inputs}  }  -msg {Unsynchronized Crossing: destination flop digtop.i_pad_mux_test_bfwb.test_reg, clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk, source flop digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_BFWB_SYNCB.SEL_BFWB[5:0], clocked by digtop.I_BFWB. Reason: Qualifier not found [Total Sources: 3 (Number of source domains: 1)]}  -rule {  {Ac_unsync01}  }  -comment {destination register is for scan test only} 
waive -du {  {pad_mux_test_jtag_inputs}  }  -msg {Unsynchronized Crossing: destination flop digtop.i_pad_mux_test_dab.test_reg, clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk, source flop digtop.i_logic_top.i_test.i_test_top.i_TEST_TOP.i_TEST_TOP_TMR_OUT_DAB_INTB.SEL_DAB[5:0], clocked by digtop.I_BFWB. Reason: Qualifier not found [Total Sources: 3 (Number of source domains: 1)]}  -rule {  {Ac_unsync01}  }  -comment {destination register is for scan test only} 
waive -du {  {spi}  }  -msg {2 synchronizers (digtop.i_logic_top.i_spi.i_spi_sync.transfer_ended[0],digtop.i_logic_top.i_spi.i_spi_sync.transfer_incomplete[0]) converge on MUX 'digtop.i_logic_top.i_spi.forbid_writing_to_buffer_and_invalidate_at_the_end_next'. Gray encoding check: 'Others(Constraints-Conflict)'}  -rule {  {Ac_conv02}  }  -comment {do not occur at the same time} 
waive -du {  {spi}  }  -msg {2 synchronizers (digtop.i_logic_top.i_spi.i_spi_sync.rxd_valid_last_word_edge_sync[0],digtop.i_logic_top.i_spi.i_spi_sync.input_crc_correct[0]) converge on MUX 'digtop.i_logic_top.i_spi.crc_error'. Gray encoding check: 'Others(Constraints-Conflict)'}  -rule {  {Ac_conv02}  }  -comment {Created by jvoi on 14-Jun-2022 08:09:23} 
waive -du {  {spi_core}  }  -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_spi.i_spi_core.o_transfer_incomplete, clocked by digtop.I_CSB, source flop digtop.i_logic_top.i_spi.i_spi_core.cnt_rst_domain[3:0], clocked by digtop.I_SCK. Reason: Qualifier not found [Total Sources: 1 (Number of source domains: 1)]}  -rule {  {Ac_unsync01}  }  -comment {Synchronization not possible. It may only be a problem when host does not follow SPI protocol} 
waive -du {  {spi_core}  }  -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_spi.i_spi_core.shift_out[15:0], clocked by digtop.I_SCK, source flop digtop.i_logic_top.i_buffers.da_dsi3[3:0], clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk. Reason: Qualifier not found [Total Sources: 6 (Number of source domains: 1)]}  -rule {  {Ac_unsync02}  }  -disable -comment {it is not possible to do syncing here. The signal is normally static and if one access results in a '0' while it is switching to '1' this is not crititcal} 
waive -du {  {spi_core}  }  -msg {Unsynchronized Crossing: destination flop digtop.i_logic_top.i_spi.i_spi_core.shift_out[15:0], clocked by digtop.I_SCK, source flop digtop.i_logic_top.i_buffers.da_dsi3[3:0], clocked by digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk. Reason: Qualifier not found [Total Sources: 6 (Number of source domains: 1)]}  -rule {  {Ac_unsync02}  }  -comment {no sync because it is not possible but also not needed} 
waive -du {  {spi_core}  }  -msg {Reset signal 'digtop.i_logic_top.clk_rst_rstn' used to reset signal 'digtop.i_logic_top.i_spi.i_spi_core.shift_in[0]' (domain 'digtop.I_SCK') is generated from domain 'digtop.I_CLKOSC'}  -rule {  {Reset_sync02}  }  -comment {shift registers have to be reset somehow. This cannot be done with CSB thus it has to be POR. Should be no problem at all since the Host has the info about resets in the IC } 
waive -du {  {spi_core}  }  -msg {Reset signal 'digtop.i_logic_top.clk_rst_rstn' used to reset signal 'digtop.i_logic_top.i_spi.transfer_incomplete' (domain 'digtop.I_CSB') is generated from domain 'digtop.I_CLKOSC'}  -rule {  {Reset_sync02}  }  -comment {shift registers have to be reset somehow. This cannot be done with CSB thus it has to be POR. Should be no problem at all since the Host has the info about resets in the IC } 
waive -du {  {spi_tx_fifo}  }  -msg {2 synchronizers (digtop.i_logic_top.i_spi.i_spi_sync.tx_data_taken_over[0],digtop.i_logic_top.i_spi.i_spi_sync.rxd_valid_sync[0]) converge on combinational gate 'digtop.i_logic_top.i_spi.i_spi_tx_fifo.txd_request_nxt[1]'. Gray encoding check: 'Others(Constraints-Conflict)'}  -rule {  {Ac_conv02}  }  -comment {no problem} 
waive -du {  {sync_sram}  }  -msg {Synchronized crossing: destination library-cell 'digtop.i_logic_top.i_data_storage.i_ram_wrapper_ecc_with_bist.utils_sram_with_bist_inst.utils_sram_scan_shell_inst.sync_sram_inst.wdata_delayed[22:16]', clocked by 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk', source flop 'digtop.i_logic_top.i_data_storage.i_ram_wrapper_ecc_with_bist.i_SRAM_BIST_registers.i_SRAM_BIST_registers_SRAM_ECC_CONTROL.SRAM_ECC_VAL[6:0]', clocked by 'digtop.I_BFWB'. Data-enable sequencing check: Others(Constraints-Conflict)}  -rule {  {Ac_datahold01a}  }  -comment {this is correctly synchronized by a select signal and has to be correctly controlled by test} 
waive -du {  {utils_sram_with_bist}  }  -msg {3 synchronizers (digtop.i_logic_top.i_data_storage.i_ram_wrapper_ecc_with_bist.utils_sram_with_bist_inst.utils_sram_bist_inst.\march_22n.utils_sram_bist_march_inst .utils_sync_level_inst.s_val_0,digtop.i_logic_top.i_data_storage.i_ram_wrapper_ecc_with_bist.utils_sram_with_bist_inst.\generate_ram_with_ecc.utils_sync_level_ecc_sel_val_inst .s_val_0 ...) converge on MUX 'digtop.i_logic_top.i_data_storage.i_ram_wrapper_ecc_with_bist.utils_sram_with_bist_inst.wdata_sram[16]'. Gray encoding check: 'Others(Constraints-Conflict)'}  -rule {  {Ac_conv02}  }  -comment {is OK} 
waive -du {  {command_control}  }  -msg {Synchronized crossing: destination flop 'digtop.i_logic_top.i_command_control.command_ecc[5:0]', clocked by 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk', source flop 'digtop.i_logic_top.i_data_storage.i_ram_wrapper_ecc_with_bist.i_SRAM_BIST_registers.i_SRAM_BIST_registers_SRAM_ECC_CONTROL.ELIP_ECC[5:0]', clocked by 'digtop.I_BFWB'. Data-enable sequencing check: Others(Constraints-Conflict)}  -rule {  {Ac_datahold01a}  }  -comment {in application not relevant; test access might result in problems but could also not be used with sense} 
waive -du {  {buffer_writer_access_arbiter}  }  -msg {3 synchronizers (digtop.i_logic_top.i_spi.i_spi_sync.rxd_valid_sync[0],digtop.i_logic_top.i_spi.i_spi_sync.rxd_valid_last_word_edge_sync[0] ...) converge on combinational gate 'digtop.i_logic_top.i_spi.i_buffer_writer_access_arbiter.grant_access_fsm_next'. Gray encoding check: 'Others(Constraints-Conflict)'}  -rule {  {Ac_conv02}  }  -comment {not a problem} 
waive -du {  {Interrupt_Registers_ECC_CORR_IRQ_STAT}  }  -msg {Synchronized crossing: destination flop 'digtop.i_logic_top.i_main_control.i_Interrupt_Registers.i_Interrupt_Registers_ECC_CORR_IRQ_STAT.DSI_CMD[3:0]', clocked by 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk', source flop 'digtop.i_logic_top.i_test.i_test_control.i_jtag_elip.data_write[data][11:10]', clocked by 'digtop.I_BFWB'. Data-enable sequencing check: Others(Constraints-Conflict)}  -rule {  {Ac_datahold01a}  }  -comment {correctly synchronized} 
waive -du {  {Interrupt_Registers_ECC_CORR_IRQ_STAT}  }  -msg {Synchronized crossing: destination flop 'digtop.i_logic_top.i_main_control.i_Interrupt_Registers.i_Interrupt_Registers_ECC_CORR_IRQ_STAT.SPI_CMD_BUF', clocked by 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk', source flop 'digtop.i_logic_top.i_test.i_test_control.i_jtag_elip.data_write[data][12]', clocked by 'digtop.I_BFWB'. Data-enable sequencing check: Others(Constraints-Conflict)}  -rule {  {Ac_datahold01a}  }  -comment {correctly synchronized} 
waive -du {  {Interrupt_Registers_ECC_CORR_IRQ_STAT}  }  -msg {Synchronized crossing: destination flop 'digtop.i_logic_top.i_main_control.i_Interrupt_Registers.i_Interrupt_Registers_ECC_CORR_IRQ_STAT.SPI_CMD', clocked by 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk', source flop 'digtop.i_logic_top.i_test.i_test_control.i_jtag_elip.data_write[data][13]', clocked by 'digtop.I_BFWB'. Data-enable sequencing check: Others(Constraints-Conflict)}  -rule {  {Ac_datahold01a}  }  -comment {correctly synchronized} 
waive -du {  {Interrupt_Registers_ECC_CORR_IRQ_STAT}  }  -msg {Synchronized crossing: destination flop 'digtop.i_logic_top.i_main_control.i_Interrupt_Registers.i_Interrupt_Registers_ECC_CORR_IRQ_STAT.SPI_DATA', clocked by 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk', source flop 'digtop.i_logic_top.i_test.i_test_control.i_jtag_elip.data_write[data][14]', clocked by 'digtop.I_BFWB'. Data-enable sequencing check: Others(Constraints-Conflict)}  -rule {  {Ac_datahold01a}  }  -comment {correctly synchronized} 
waive -du {  {Interrupt_Registers_ECC_CORR_IRQ_STAT}  }  -msg {Synchronized crossing: destination flop 'digtop.i_logic_top.i_main_control.i_Interrupt_Registers.i_Interrupt_Registers_ECC_CORR_IRQ_STAT.RAM', clocked by 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk', source flop 'digtop.i_logic_top.i_test.i_test_control.i_jtag_elip.data_write[data][15]', clocked by 'digtop.I_BFWB'. Data-enable sequencing check: Others(Constraints-Conflict)}  -rule {  {Ac_datahold01a}  }  -comment {correctly synchronized} 
waive -du {  {digtop}  }  -msg {Primary output signal 'O_CLKREF_DIV' is in the fan-out cone of multiple clock-domains, clock 'SG_VCLK_1' (at port 'I_CLKREF') and clock 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk' (at flop 'digtop.i_logic_top.i_timebase.i_time_base_registers.i_time_base_registers_CLKREF_CONF.CLKREF_FREQ[0]')}  -rule {  {Clock_sync06}  }  -comment {no problem in application} 
waive -du {  {dsi3_block}  }  -msg {Synchronized crossing: destination flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .data_high[ecc][5:0]', clocked by 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk', source flop 'digtop.i_logic_top.i_data_storage.i_ram_wrapper_ecc_with_bist.i_SRAM_BIST_registers.i_SRAM_BIST_registers_SRAM_ECC_CONTROL.ELIP_ECC[5:0]', clocked by 'digtop.I_BFWB'. Data-enable sequencing check: Others(Constraints-Conflict)}  -rule {  {Ac_datahold01a}  }  -comment {Created by jvoi on 14-Jun-2022 09:49:31} 
waive -du {  {dsi3_block}  }  -msg {Synchronized crossing: destination flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .data_low[ecc][5:0]', clocked by 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk', source flop 'digtop.i_logic_top.i_data_storage.i_ram_wrapper_ecc_with_bist.i_SRAM_BIST_registers.i_SRAM_BIST_registers_SRAM_ECC_CONTROL.ELIP_ECC[5:0]', clocked by 'digtop.I_BFWB'. Data-enable sequencing check: Others(Constraints-Conflict)}  -rule {  {Ac_datahold01a}  }  -comment {Created by jvoi on 14-Jun-2022 09:49:31} 
waive -du {  {dsi3_block}  }  -msg {Synchronized crossing: destination flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[3].i_dsi3_block .data_high[ecc][5:0]', clocked by 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk', source flop 'digtop.i_logic_top.i_data_storage.i_ram_wrapper_ecc_with_bist.i_SRAM_BIST_registers.i_SRAM_BIST_registers_SRAM_ECC_CONTROL.ELIP_ECC[5:0]', clocked by 'digtop.I_BFWB'. Data-enable sequencing check: Others(Constraints-Conflict)}  -rule {  {Ac_datahold01a}  }  -comment {Created by jvoi on 14-Jun-2022 09:49:31} 
waive -du {  {dsi3_block}  }  -msg {Synchronized crossing: destination flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .data_low[ecc][5:0]', clocked by 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk', source flop 'digtop.i_logic_top.i_data_storage.i_ram_wrapper_ecc_with_bist.i_SRAM_BIST_registers.i_SRAM_BIST_registers_SRAM_ECC_CONTROL.ELIP_ECC[5:0]', clocked by 'digtop.I_BFWB'. Data-enable sequencing check: Others(Constraints-Conflict)}  -rule {  {Ac_datahold01a}  }  -comment {Created by jvoi on 14-Jun-2022 09:49:31} 
waive -du {  {dsi3_block}  }  -msg {Synchronized crossing: destination flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .data_high[ecc][5:0]', clocked by 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk', source flop 'digtop.i_logic_top.i_data_storage.i_ram_wrapper_ecc_with_bist.i_SRAM_BIST_registers.i_SRAM_BIST_registers_SRAM_ECC_CONTROL.ELIP_ECC[5:0]', clocked by 'digtop.I_BFWB'. Data-enable sequencing check: Others(Constraints-Conflict)}  -rule {  {Ac_datahold01a}  }  -comment {Created by jvoi on 14-Jun-2022 09:49:31} 
waive -du {  {dsi3_block}  }  -msg {Synchronized crossing: destination flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .data_low[ecc][5:0]', clocked by 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk', source flop 'digtop.i_logic_top.i_data_storage.i_ram_wrapper_ecc_with_bist.i_SRAM_BIST_registers.i_SRAM_BIST_registers_SRAM_ECC_CONTROL.ELIP_ECC[5:0]', clocked by 'digtop.I_BFWB'. Data-enable sequencing check: Others(Constraints-Conflict)}  -rule {  {Ac_datahold01a}  }  -comment {Created by jvoi on 14-Jun-2022 09:49:31} 
waive -du {  {dsi3_block}  }  -msg {Synchronized crossing: destination flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .data_high[ecc][5:0]', clocked by 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk', source flop 'digtop.i_logic_top.i_data_storage.i_ram_wrapper_ecc_with_bist.i_SRAM_BIST_registers.i_SRAM_BIST_registers_SRAM_ECC_CONTROL.ELIP_ECC[5:0]', clocked by 'digtop.I_BFWB'. Data-enable sequencing check: Others(Constraints-Conflict)}  -rule {  {Ac_datahold01a}  }  -comment {Created by jvoi on 14-Jun-2022 09:49:31} 
waive -du {  {dsi3_block}  }  -msg {Synchronized crossing: destination flop 'digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[2].i_dsi3_block .data_low[ecc][5:0]', clocked by 'digtop.i_logic_top.i_test.i_test_control.i_clock_switch.o_clk', source flop 'digtop.i_logic_top.i_data_storage.i_ram_wrapper_ecc_with_bist.i_SRAM_BIST_registers.i_SRAM_BIST_registers_SRAM_ECC_CONTROL.ELIP_ECC[5:0]', clocked by 'digtop.I_BFWB'. Data-enable sequencing check: Others(Constraints-Conflict)}  -rule {  {Ac_datahold01a}  }  -comment {Created by jvoi on 14-Jun-2022 09:49:31} 
waive -du {  {dsi3}  }  -msg {5 synchronizers (digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_sync_tmr_dig_prevent_deactivation.o_test_out[0],digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[1].i_dsi3_block .i_sync_tmr_dig_prevent_deactivation.o_test_out[0] ...) converge on combinational gate 'digtop.i_logic_top.i_dsi3.\common_DSI3_block_registers_DSI_ENABLE_TRE_in [0]'}  -rule {  {Ac_conv01}  }  -comment {Created by jvoi on 14-Jun-2022 09:54:35} 
waive -du {  {dsi3}  }  -msg {9 synchronizers (digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_sync_deb_uv.i_sync.o_test_out[0],digtop.i_logic_top.i_dsi3.\generate_dsi3_blocks[0].i_dsi3_block .i_sync_deb_ov.i_sync.o_test_out[0] ...) converge on combinational gate 'digtop.i_logic_top.i_dsi3.\common_DSI3_block_registers_DSI_ENABLE_TRE_in [0]'}  -rule {  {Ac_conv01}  }  -comment {Created by jvoi on 14-Jun-2022 09:54:35} 
