[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2920546 heartbeat IPC: 3.424 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 28 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2920546 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 28 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2920546 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 28 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 12948751 heartbeat IPC: 0.9972 cumulative IPC: 0.9972 (Simulation time: 00 hr 01 min 20 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 21761604 heartbeat IPC: 1.135 cumulative IPC: 1.062 (Simulation time: 00 hr 02 min 08 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 29460535 heartbeat IPC: 1.299 cumulative IPC: 1.13 (Simulation time: 00 hr 02 min 52 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 35339023 cumulative IPC: 1.132 (Simulation time: 00 hr 03 min 40 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 35339023 cumulative IPC: 1.132 (Simulation time: 00 hr 03 min 40 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_135B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.132 instructions: 40000000 cycles: 35339023
CPU 0 Branch Prediction Accuracy: 94.64% MPKI: 11.91 Average ROB Occupancy at Mispredict: 41.53
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04325
BRANCH_INDIRECT: 0.9166
BRANCH_CONDITIONAL: 9.116
BRANCH_DIRECT_CALL: 0.004475
BRANCH_INDIRECT_CALL: 1.733
BRANCH_RETURN: 0.09205

cpu0->cpu0_STLB TOTAL        ACCESS:     331434 HIT:     329886 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     331434 HIT:     329886 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 353.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     875239 HIT:     830525 MISS:      44714 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     711441 HIT:     677751 MISS:      33690 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      43648 HIT:      35729 MISS:       7919 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     116934 HIT:     116859 MISS:         75 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3216 HIT:        186 MISS:       3030 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 60.55 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4676941 HIT:    4262790 MISS:     414151 MSHR_MERGE:     107699
cpu0->cpu0_L1I LOAD         ACCESS:    4676941 HIT:    4262790 MISS:     414151 MSHR_MERGE:     107699
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 7.883 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14225759 HIT:   13610066 MISS:     615693 MSHR_MERGE:     163839
cpu0->cpu0_L1D LOAD         ACCESS:    7890261 HIT:    7394739 MISS:     495522 MSHR_MERGE:      90533
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6332031 HIT:    6215086 MISS:     116945 MSHR_MERGE:      73296
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3467 HIT:        241 MISS:       3226 MSHR_MERGE:         10
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.62 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4100434 HIT:    4000472 MISS:      99962 MSHR_MERGE:      62892
cpu0->cpu0_ITLB LOAD         ACCESS:    4100434 HIT:    4000472 MISS:      99962 MSHR_MERGE:      62892
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.886 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13484140 HIT:   13105244 MISS:     378896 MSHR_MERGE:      84532
cpu0->cpu0_DTLB LOAD         ACCESS:   13484140 HIT:   13105244 MISS:     378896 MSHR_MERGE:      84532
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.753 cycles
cpu0->LLC TOTAL        ACCESS:      58558 HIT:      46574 MISS:      11984 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      33690 HIT:      26193 MISS:       7497 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       7919 HIT:       5077 MISS:       2842 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      13919 HIT:      13907 MISS:         12 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3030 HIT:       1397 MISS:       1633 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 169 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        616
  ROW_BUFFER_MISS:      11354
  AVG DBUS CONGESTED CYCLE: 18.54
Channel 0 WQ ROW_BUFFER_HIT:        251
  ROW_BUFFER_MISS:        872
  FULL:          0
Channel 0 REFRESHES ISSUED:       2945
