INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nobig/Desktop/CU/HWSynLab/Lab05/Lab05.srcs/sources_1/new/oldmemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oldmemory
