{
    "TRA": 22,
    "CP": 14,
    "ACC": 63.63636363636363,
    "TRR": 17,
    "TRRC": 14,
    "TRRW": 3,
    "ACCRR": 82.35294117647058,
    "MISSREGS": [],
    "MISSCATS": [],
    "MISCAT_READ": [
        [
            "Base address",
            "Reg address",
            "Reg name",
            "Reg cat",
            "Model Cat",
            "Read",
            "Write",
            "Correct cat",
            "Comments GT"
        ],
        [
            "0x40010800",
            "0x40010810",
            "9.2.4Port bit set/reset register (GPIOx_BSRR) (x=A..G)  ",
            "DR",
            "CR",
            1,
            1,
            "NO",
            ""
        ],
        [
            "0x40011000",
            "0x40011014",
            "9.2.6Port bit reset register (GPIOx_BRR) (x=A..G)  ",
            "DR",
            "CR",
            1,
            1,
            "NO",
            ""
        ],
        [
            "0x40013000",
            "0x40013000",
            "SPI control register 1 (SPI_CR1) (not used in I2S mode)  ",
            "CR",
            "SR",
            1,
            1,
            "NO",
            ""
        ]
    ],
    "NUMPER": 7,
    "NUMSRSITES": 6,
    "SRSITES": [
        "0x80003e8",
        "0x800d316",
        "0x8000738",
        "0x8000412",
        "0x8000822",
        "0x8000334"
    ],
    "INTERRUPTS": [
        53,
        15
    ],
    "NUMINTERRUPTS": 2
}