C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlib C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.cache/compile_simlib/modelsim/clk_gen_sim_v1_0_3
C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vmap clk_gen_sim_v1_0_3 C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.cache/compile_simlib/modelsim/clk_gen_sim_v1_0_3
C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog  -L clk_gen_sim_v1_0_3 +incdir+C:\Users\18019\AppData\Roaming\Xilinx\Vivado\.cxl.ip/incl -sv -svinputport=relaxed -work clk_gen_sim_v1_0_3 -f C:\Users\18019\Documents\UofU\SPRING2023\capstoneProject\MemoryVHDL\NeuralNet\NeuralNet.cache\compile_simlib\modelsim/clk_gen_sim_v1_0_3/.cxl.systemverilog.clk_gen_sim_v1_0_3.clk_gen_sim_v1_0_3.nt64.cmf
