/*
; stm32U5Gx_rcc.
; ==============

; SPDX-License-Identifier: MIT

;------------------------------------------------------------------------
; Author:	Generated using the .svd description	The 2025-01-01
; Modifs:
;
; Project:	uKOS-X
; Goal:		stm32U5Gx_rcc equates.
;
;   (c) 2025-20xx, Edo. Franzi
;   --------------------------
;                                              __ ______  _____
;   Edo. Franzi                         __  __/ //_/ __ \/ ___/
;   5-Route de Cheseaux                / / / / ,< / / / /\__ \
;   CH 1400 Cheseaux-NorÃ©az           / /_/ / /| / /_/ /___/ /
;                                     \__,_/_/ |_\____//____/
;   edo.franzi@ukos.ch
;
;   Description: Lightweight, real-time multitasking operating
;   system for embedded microcontroller and DSP-based systems.
;
;   Permission is hereby granted, free of charge, to any person
;   obtaining a copy of this software and associated documentation
;   files (the "Software"), to deal in the Software without restriction,
;   including without limitation the rights to use, copy, modify,
;   merge, publish, distribute, sublicense, and/or sell copies of the
;   Software, and to permit persons to whom the Software is furnished
;   to do so, subject to the following conditions:
;
;   The above copyright notice and this permission notice shall be
;   included in all copies or substantial portions of the Software.
;
;   THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
;   EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
;   MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
;   NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
;   BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
;   ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
;   CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
;   SOFTWARE.
;
;------------------------------------------------------------------------
*/

#pragma	once

// RCC address definitions
// -----------------------

typedef struct {
	volatile	uint32_t	CR;
	volatile	uint32_t	RESERVED0;
	volatile	uint32_t	ICSCR1;
	volatile	uint32_t	ICSCR2;
	volatile	uint32_t	ICSCR3;
	volatile	uint32_t	CRRCR;
	volatile	uint32_t	RESERVED1;
	volatile	uint32_t	CFGR1;
	volatile	uint32_t	CFGR2;
	volatile	uint32_t	CFGR3;
	volatile	uint32_t	PLL1CFGR;
	volatile	uint32_t	PLL2CFGR;
	volatile	uint32_t	PLL3CFGR;
	volatile	uint32_t	PLL1DIVR;
	volatile	uint32_t	PLL1FRACR;
	volatile	uint32_t	PLL2DIVR;
	volatile	uint32_t	PLL2FRACR;
	volatile	uint32_t	PLL3DIVR;
	volatile	uint32_t	PLL3FRACR;
	volatile	uint32_t	RESERVED2;
	volatile	uint32_t	CIER;
	volatile	uint32_t	CIFR;
	volatile	uint32_t	CICR;
	volatile	uint32_t	RESERVED3;
	volatile	uint32_t	AHB1RSTR;
	volatile	uint32_t	AHB2RSTR1;
	volatile	uint32_t	AHB2RSTR2;
	volatile	uint32_t	AHB3RSTR;
	volatile	uint32_t	RESERVED4;
	volatile	uint32_t	APB1RSTR1;
	volatile	uint32_t	APB1RSTR2;
	volatile	uint32_t	APB2RSTR;
	volatile	uint32_t	APB3RSTR;
	volatile	uint32_t	RESERVED5;
	volatile	uint32_t	AHB1ENR;
	volatile	uint32_t	AHB2ENR1;
	volatile	uint32_t	AHB2ENR2;
	volatile	uint32_t	AHB3ENR;
	volatile	uint32_t	RESERVED6;
	volatile	uint32_t	APB1ENR1;
	volatile	uint32_t	APB1ENR2;
	volatile	uint32_t	APB2ENR;
	volatile	uint32_t	APB3ENR;
	volatile	uint32_t	RESERVED7;
	volatile	uint32_t	AHB1SMENR;
	volatile	uint32_t	AHB2SMENR1;
	volatile	uint32_t	AHB2SMENR2;
	volatile	uint32_t	AHB3SMENR;
	volatile	uint32_t	RESERVED8;
	volatile	uint32_t	APB1SMENR1;
	volatile	uint32_t	APB1SMENR2;
	volatile	uint32_t	APB2SMENR;
	volatile	uint32_t	APB3SMENR;
	volatile	uint32_t	RESERVED9;
	volatile	uint32_t	SRDAMR;
	volatile	uint32_t	RESERVED10;
	volatile	uint32_t	CCIPR1;
	volatile	uint32_t	CCIPR2;
	volatile	uint32_t	CCIPR3;
	volatile	uint32_t	RESERVED11;
	volatile	uint32_t	BDCR;
	volatile	uint32_t	CSR;
	volatile	uint32_t	RESERVED12[6];
	volatile	uint32_t	SECCFGR;
	volatile	uint32_t	PRIVCFGR;
} RCC_TypeDef;

#if (defined(__cplusplus))
#define	RCC_NS	reinterpret_cast<RCC_TypeDef *>(0x46020C00u)
#define	RCC_S	reinterpret_cast<RCC_TypeDef *>(0x56020C00u)

#else
#define	RCC_NS	((RCC_TypeDef *)0x46020C00u)
#define	RCC_S	((RCC_TypeDef *)0x56020C00u)
#endif

// CR Configuration

#define	RCC_CR_PLL3RDY						(0x1u<<29)
#define	RCC_CR_PLL3ON						(0x1u<<28)
#define	RCC_CR_PLL2RDY						(0x1u<<27)
#define	RCC_CR_PLL2ON						(0x1u<<26)
#define	RCC_CR_PLL1RDY						(0x1u<<25)
#define	RCC_CR_PLL1ON						(0x1u<<24)
#define	RCC_CR_HSEEXT						(0x1u<<20)
#define	RCC_CR_CSSON						(0x1u<<19)
#define	RCC_CR_HSEBYP						(0x1u<<18)
#define	RCC_CR_HSERDY						(0x1u<<17)
#define	RCC_CR_HSEON						(0x1u<<16)
#define	RCC_CR_SHSIRDY						(0x1u<<15)
#define	RCC_CR_SHSION						(0x1u<<14)
#define	RCC_CR_HSI48RDY						(0x1u<<13)
#define	RCC_CR_HSI48ON						(0x1u<<12)
#define	RCC_CR_HSIRDY						(0x1u<<10)
#define	RCC_CR_HSIKERON						(0x1u<<9)
#define	RCC_CR_HSION						(0x1u<<8)
#define	RCC_CR_MSIPLLFAST					(0x1u<<7)
#define	RCC_CR_MSIPLLSEL					(0x1u<<6)
#define	RCC_CR_MSIKRDY						(0x1u<<5)
#define	RCC_CR_MSIKON						(0x1u<<4)
#define	RCC_CR_MSIPLLEN						(0x1u<<3)
#define	RCC_CR_MSISRDY						(0x1u<<2)
#define	RCC_CR_MSIKERON						(0x1u<<1)
#define	RCC_CR_MSISON						(0x1u<<0)
#define	RCC_CR_PLL3RDY_B_0X0				(0x0u<<29)
#define	RCC_CR_PLL3RDY_B_0X1				(0x1u<<29)
#define	RCC_CR_PLL3ON_B_0X0					(0x0u<<28)
#define	RCC_CR_PLL3ON_B_0X1					(0x1u<<28)
#define	RCC_CR_PLL2RDY_B_0X0				(0x0u<<27)
#define	RCC_CR_PLL2RDY_B_0X1				(0x1u<<27)
#define	RCC_CR_PLL2ON_B_0X0					(0x0u<<26)
#define	RCC_CR_PLL2ON_B_0X1					(0x1u<<26)
#define	RCC_CR_PLL1RDY_B_0X0				(0x0u<<25)
#define	RCC_CR_PLL1RDY_B_0X1				(0x1u<<25)
#define	RCC_CR_PLL1ON_B_0X0					(0x0u<<24)
#define	RCC_CR_PLL1ON_B_0X1					(0x1u<<24)
#define	RCC_CR_HSEEXT_B_0X0					(0x0u<<20)
#define	RCC_CR_HSEEXT_B_0X1					(0x1u<<20)
#define	RCC_CR_CSSON_B_0X0					(0x0u<<19)
#define	RCC_CR_CSSON_B_0X1					(0x1u<<19)
#define	RCC_CR_HSEBYP_B_0X0					(0x0u<<18)
#define	RCC_CR_HSEBYP_B_0X1					(0x1u<<18)
#define	RCC_CR_HSERDY_B_0X0					(0x0u<<17)
#define	RCC_CR_HSERDY_B_0X1					(0x1u<<17)
#define	RCC_CR_HSEON_B_0X0					(0x0u<<16)
#define	RCC_CR_HSEON_B_0X1					(0x1u<<16)
#define	RCC_CR_SHSIRDY_B_0X0				(0x0u<<15)
#define	RCC_CR_SHSIRDY_B_0X1				(0x1u<<15)
#define	RCC_CR_SHSION_B_0X0					(0x0u<<14)
#define	RCC_CR_SHSION_B_0X1					(0x1u<<14)
#define	RCC_CR_HSI48RDY_B_0X0				(0x0u<<13)
#define	RCC_CR_HSI48RDY_B_0X1				(0x1u<<13)
#define	RCC_CR_HSI48ON_B_0X0				(0x0u<<12)
#define	RCC_CR_HSI48ON_B_0X1				(0x1u<<12)
#define	RCC_CR_HSIRDY_B_0X0					(0x0u<<10)
#define	RCC_CR_HSIRDY_B_0X1					(0x1u<<10)
#define	RCC_CR_HSIKERON_B_0X0				(0x0u<<9)
#define	RCC_CR_HSIKERON_B_0X1				(0x1u<<9)
#define	RCC_CR_HSION_B_0X0					(0x0u<<8)
#define	RCC_CR_HSION_B_0X1					(0x1u<<8)
#define	RCC_CR_MSIPLLFAST_B_0X0				(0x0u<<7)
#define	RCC_CR_MSIPLLFAST_B_0X1				(0x1u<<7)
#define	RCC_CR_MSIPLLSEL_B_0X0				(0x0u<<6)
#define	RCC_CR_MSIPLLSEL_B_0X1				(0x1u<<6)
#define	RCC_CR_MSIKRDY_B_0X0				(0x0u<<5)
#define	RCC_CR_MSIKRDY_B_0X1				(0x1u<<5)
#define	RCC_CR_MSIKON_B_0X0					(0x0u<<4)
#define	RCC_CR_MSIKON_B_0X1					(0x1u<<4)
#define	RCC_CR_MSIPLLEN_B_0X0				(0x0u<<3)
#define	RCC_CR_MSIPLLEN_B_0X1				(0x1u<<3)
#define	RCC_CR_MSISRDY_B_0X0				(0x0u<<2)
#define	RCC_CR_MSISRDY_B_0X1				(0x1u<<2)
#define	RCC_CR_MSIKERON_B_0X0				(0x0u<<1)
#define	RCC_CR_MSIKERON_B_0X1				(0x1u<<1)
#define	RCC_CR_MSISON_B_0X0					(0x0u<<0)
#define	RCC_CR_MSISON_B_0X1					(0x1u<<0)

// ICSCR1 Configuration

#define	RCC_ICSCR1_MSISRANGE				(0xFu<<28)
#define	RCC_ICSCR1_MSISRANGE_0				(0x1u<<28)
#define	RCC_ICSCR1_MSIKRANGE				(0xFu<<24)
#define	RCC_ICSCR1_MSIKRANGE_0				(0x1u<<24)
#define	RCC_ICSCR1_MSIRGSEL					(0x1u<<23)
#define	RCC_ICSCR1_MSIBIAS					(0x1u<<22)
#define	RCC_ICSCR1_MSICAL0					(0x1Fu<<15)
#define	RCC_ICSCR1_MSICAL0_0				(0x1u<<15)
#define	RCC_ICSCR1_MSICAL1					(0x1Fu<<10)
#define	RCC_ICSCR1_MSICAL1_0				(0x1u<<10)
#define	RCC_ICSCR1_MSICAL2					(0x1Fu<<5)
#define	RCC_ICSCR1_MSICAL2_0				(0x1u<<5)
#define	RCC_ICSCR1_MSICAL3					(0x1Fu<<0)
#define	RCC_ICSCR1_MSICAL3_0				(0x1u<<0)
#define	RCC_ICSCR1_MSISRANGE_B_0X0			(0x0u<<28)
#define	RCC_ICSCR1_MSISRANGE_B_0X1			(0x1u<<28)
#define	RCC_ICSCR1_MSISRANGE_B_0X2			(0x2u<<28)
#define	RCC_ICSCR1_MSISRANGE_B_0X3			(0x3u<<28)
#define	RCC_ICSCR1_MSISRANGE_B_0X4			(0x4u<<28)
#define	RCC_ICSCR1_MSISRANGE_B_0X5			(0x5u<<28)
#define	RCC_ICSCR1_MSISRANGE_B_0X6			(0x6u<<28)
#define	RCC_ICSCR1_MSISRANGE_B_0X7			(0x7u<<28)
#define	RCC_ICSCR1_MSISRANGE_B_0X8			(0x8u<<28)
#define	RCC_ICSCR1_MSISRANGE_B_0X9			(0x9u<<28)
#define	RCC_ICSCR1_MSISRANGE_B_0XA			(0xAu<<28)
#define	RCC_ICSCR1_MSISRANGE_B_0XB			(0xBu<<28)
#define	RCC_ICSCR1_MSISRANGE_B_0XC			(0xCu<<28)
#define	RCC_ICSCR1_MSISRANGE_B_0XD			(0xDu<<28)
#define	RCC_ICSCR1_MSISRANGE_B_0XE			(0xEu<<28)
#define	RCC_ICSCR1_MSISRANGE_B_0XF			(0xFu<<28)
#define	RCC_ICSCR1_MSIKRANGE_B_0X0			(0x0u<<24)
#define	RCC_ICSCR1_MSIKRANGE_B_0X1			(0x1u<<24)
#define	RCC_ICSCR1_MSIKRANGE_B_0X2			(0x2u<<24)
#define	RCC_ICSCR1_MSIKRANGE_B_0X3			(0x3u<<24)
#define	RCC_ICSCR1_MSIKRANGE_B_0X4			(0x4u<<24)
#define	RCC_ICSCR1_MSIKRANGE_B_0X5			(0x5u<<24)
#define	RCC_ICSCR1_MSIKRANGE_B_0X6			(0x6u<<24)
#define	RCC_ICSCR1_MSIKRANGE_B_0X7			(0x7u<<24)
#define	RCC_ICSCR1_MSIKRANGE_B_0X8			(0x8u<<24)
#define	RCC_ICSCR1_MSIKRANGE_B_0X9			(0x9u<<24)
#define	RCC_ICSCR1_MSIKRANGE_B_0XA			(0xAu<<24)
#define	RCC_ICSCR1_MSIKRANGE_B_0XB			(0xBu<<24)
#define	RCC_ICSCR1_MSIKRANGE_B_0XC			(0xCu<<24)
#define	RCC_ICSCR1_MSIKRANGE_B_0XD			(0xDu<<24)
#define	RCC_ICSCR1_MSIKRANGE_B_0XE			(0xEu<<24)
#define	RCC_ICSCR1_MSIKRANGE_B_0XF			(0xFu<<24)
#define	RCC_ICSCR1_MSIRGSEL_B_0X0			(0x0u<<23)
#define	RCC_ICSCR1_MSIRGSEL_B_0X1			(0x1u<<23)
#define	RCC_ICSCR1_MSIBIAS_B_0X0			(0x0u<<22)
#define	RCC_ICSCR1_MSIBIAS_B_0X1			(0x1u<<22)

// ICSCR2 Configuration

#define	RCC_ICSCR2_MSITRIM0					(0x1Fu<<15)
#define	RCC_ICSCR2_MSITRIM0_0				(0x1u<<15)
#define	RCC_ICSCR2_MSITRIM1					(0x1Fu<<10)
#define	RCC_ICSCR2_MSITRIM1_0				(0x1u<<10)
#define	RCC_ICSCR2_MSITRIM2					(0x1Fu<<5)
#define	RCC_ICSCR2_MSITRIM2_0				(0x1u<<5)
#define	RCC_ICSCR2_MSITRIM3					(0x1Fu<<0)
#define	RCC_ICSCR2_MSITRIM3_0				(0x1u<<0)

// ICSCR3 Configuration

#define	RCC_ICSCR3_HSITRIM					(0x1Fu<<16)
#define	RCC_ICSCR3_HSITRIM_0				(0x1u<<16)
#define	RCC_ICSCR3_HSICAL					(0xFFFu<<0)
#define	RCC_ICSCR3_HSICAL_0					(0x1u<<0)

// CRRCR Configuration

#define	RCC_CRRCR_HSI48CAL					(0x1FFu<<0)
#define	RCC_CRRCR_HSI48CAL_0				(0x1u<<0)

// CFGR1 Configuration

#define	RCC_CFGR1_MCOPRE					(0x7u<<28)
#define	RCC_CFGR1_MCOPRE_0					(0x1u<<28)
#define	RCC_CFGR1_MCOSEL					(0xFu<<24)
#define	RCC_CFGR1_MCOSEL_0					(0x1u<<24)
#define	RCC_CFGR1_STOPKERWUCK				(0x1u<<5)
#define	RCC_CFGR1_STOPWUCK					(0x1u<<4)
#define	RCC_CFGR1_SWS						(0x3u<<2)
#define	RCC_CFGR1_SWS_0						(0x1u<<2)
#define	RCC_CFGR1_SW						(0x3u<<0)
#define	RCC_CFGR1_SW_0						(0x1u<<0)
#define	RCC_CFGR1_MCOPRE_B_0X0				(0x0u<<28)
#define	RCC_CFGR1_MCOPRE_B_0X1				(0x1u<<28)
#define	RCC_CFGR1_MCOPRE_B_0X2				(0x2u<<28)
#define	RCC_CFGR1_MCOPRE_B_0X3				(0x3u<<28)
#define	RCC_CFGR1_MCOPRE_B_0X4				(0x4u<<28)
#define	RCC_CFGR1_MCOSEL_B_0X0				(0x0u<<24)
#define	RCC_CFGR1_MCOSEL_B_0X1				(0x1u<<24)
#define	RCC_CFGR1_MCOSEL_B_0X2				(0x2u<<24)
#define	RCC_CFGR1_MCOSEL_B_0X3				(0x3u<<24)
#define	RCC_CFGR1_MCOSEL_B_0X4				(0x4u<<24)
#define	RCC_CFGR1_MCOSEL_B_0X5				(0x5u<<24)
#define	RCC_CFGR1_MCOSEL_B_0X6				(0x6u<<24)
#define	RCC_CFGR1_MCOSEL_B_0X7				(0x7u<<24)
#define	RCC_CFGR1_MCOSEL_B_0X8				(0x8u<<24)
#define	RCC_CFGR1_MCOSEL_B_0X9				(0x9u<<24)
#define	RCC_CFGR1_STOPKERWUCK_B_0X0			(0x0u<<5)
#define	RCC_CFGR1_STOPKERWUCK_B_0X1			(0x1u<<5)
#define	RCC_CFGR1_STOPWUCK_B_0X0			(0x0u<<4)
#define	RCC_CFGR1_STOPWUCK_B_0X1			(0x1u<<4)
#define	RCC_CFGR1_SWS_B_0X0					(0x0u<<2)
#define	RCC_CFGR1_SWS_B_0X1					(0x1u<<2)
#define	RCC_CFGR1_SWS_B_0X2					(0x2u<<2)
#define	RCC_CFGR1_SWS_B_0X3					(0x3u<<2)
#define	RCC_CFGR1_SW_B_0X0					(0x0u<<0)
#define	RCC_CFGR1_SW_B_0X1					(0x1u<<0)
#define	RCC_CFGR1_SW_B_0X2					(0x2u<<0)
#define	RCC_CFGR1_SW_B_0X3					(0x3u<<0)

// CFGR2 Configuration

#define	RCC_CFGR2_APB2DIS					(0x1u<<20)
#define	RCC_CFGR2_APB1DIS					(0x1u<<19)
#define	RCC_CFGR2_AHB2DIS2					(0x1u<<18)
#define	RCC_CFGR2_AHB2DIS1					(0x1u<<17)
#define	RCC_CFGR2_AHB1DIS					(0x1u<<16)
#define	RCC_CFGR2_DPRE						(0x7u<<12)
#define	RCC_CFGR2_DPRE_0					(0x1u<<12)
#define	RCC_CFGR2_PPRE2						(0x7u<<8)
#define	RCC_CFGR2_PPRE2_0					(0x1u<<8)
#define	RCC_CFGR2_PPRE1						(0x7u<<4)
#define	RCC_CFGR2_PPRE1_0					(0x1u<<4)
#define	RCC_CFGR2_HPRE						(0xFu<<0)
#define	RCC_CFGR2_HPRE_0					(0x1u<<0)
#define	RCC_CFGR2_APB2DIS_B_0X0				(0x0u<<20)
#define	RCC_CFGR2_APB2DIS_B_0X1				(0x1u<<20)
#define	RCC_CFGR2_APB1DIS_B_0X0				(0x0u<<19)
#define	RCC_CFGR2_APB1DIS_B_0X1				(0x1u<<19)
#define	RCC_CFGR2_AHB2DIS2_B_0X0			(0x0u<<18)
#define	RCC_CFGR2_AHB2DIS2_B_0X1			(0x1u<<18)
#define	RCC_CFGR2_AHB2DIS1_B_0X0			(0x0u<<17)
#define	RCC_CFGR2_AHB2DIS1_B_0X1			(0x1u<<17)
#define	RCC_CFGR2_AHB1DIS_B_0X0				(0x0u<<16)
#define	RCC_CFGR2_AHB1DIS_B_0X1				(0x1u<<16)
#define	RCC_CFGR2_DPRE_B_0X4				(0x4u<<12)
#define	RCC_CFGR2_DPRE_B_0X5				(0x5u<<12)
#define	RCC_CFGR2_DPRE_B_0X6				(0x6u<<12)
#define	RCC_CFGR2_DPRE_B_0X7				(0x7u<<12)
#define	RCC_CFGR2_PPRE2_B_0X4				(0x4u<<8)
#define	RCC_CFGR2_PPRE2_B_0X5				(0x5u<<8)
#define	RCC_CFGR2_PPRE2_B_0X6				(0x6u<<8)
#define	RCC_CFGR2_PPRE2_B_0X7				(0x7u<<8)
#define	RCC_CFGR2_PPRE1_B_0X4				(0x4u<<4)
#define	RCC_CFGR2_PPRE1_B_0X5				(0x5u<<4)
#define	RCC_CFGR2_PPRE1_B_0X6				(0x6u<<4)
#define	RCC_CFGR2_PPRE1_B_0X7				(0x7u<<4)
#define	RCC_CFGR2_HPRE_B_0X8				(0x8u<<0)
#define	RCC_CFGR2_HPRE_B_0X9				(0x9u<<0)
#define	RCC_CFGR2_HPRE_B_0XA				(0xAu<<0)
#define	RCC_CFGR2_HPRE_B_0XB				(0xBu<<0)
#define	RCC_CFGR2_HPRE_B_0XC				(0xCu<<0)
#define	RCC_CFGR2_HPRE_B_0XD				(0xDu<<0)
#define	RCC_CFGR2_HPRE_B_0XE				(0xEu<<0)
#define	RCC_CFGR2_HPRE_B_0XF				(0xFu<<0)

// CFGR3 Configuration

#define	RCC_CFGR3_APB3DIS					(0x1u<<17)
#define	RCC_CFGR3_AHB3DIS					(0x1u<<16)
#define	RCC_CFGR3_PPRE3						(0x7u<<4)
#define	RCC_CFGR3_PPRE3_0					(0x1u<<4)
#define	RCC_CFGR3_APB3DIS_B_0X0				(0x0u<<17)
#define	RCC_CFGR3_APB3DIS_B_0X1				(0x1u<<17)
#define	RCC_CFGR3_AHB3DIS_B_0X0				(0x0u<<16)
#define	RCC_CFGR3_AHB3DIS_B_0X1				(0x1u<<16)
#define	RCC_CFGR3_PPRE3_B_0X4				(0x4u<<4)
#define	RCC_CFGR3_PPRE3_B_0X5				(0x5u<<4)
#define	RCC_CFGR3_PPRE3_B_0X6				(0x6u<<4)
#define	RCC_CFGR3_PPRE3_B_0X7				(0x7u<<4)

// PLL1CFGR Configuration

#define	RCC_PLL1CFGR_PLL1REN				(0x1u<<18)
#define	RCC_PLL1CFGR_PLL1QEN				(0x1u<<17)
#define	RCC_PLL1CFGR_PLL1PEN				(0x1u<<16)
#define	RCC_PLL1CFGR_PLL1MBOOST				(0xFu<<12)
#define	RCC_PLL1CFGR_PLL1MBOOST_0			(0x1u<<12)
#define	RCC_PLL1CFGR_PLL1M					(0xFu<<8)
#define	RCC_PLL1CFGR_PLL1M_0				(0x1u<<8)
#define	RCC_PLL1CFGR_PLL1FRACEN				(0x1u<<4)
#define	RCC_PLL1CFGR_PLL1RGE				(0x3u<<2)
#define	RCC_PLL1CFGR_PLL1RGE_0				(0x1u<<2)
#define	RCC_PLL1CFGR_PLL1SRC				(0x3u<<0)
#define	RCC_PLL1CFGR_PLL1SRC_0				(0x1u<<0)
#define	RCC_PLL1CFGR_PLL1REN_B_0X0			(0x0u<<18)
#define	RCC_PLL1CFGR_PLL1REN_B_0X1			(0x1u<<18)
#define	RCC_PLL1CFGR_PLL1QEN_B_0X0			(0x0u<<17)
#define	RCC_PLL1CFGR_PLL1QEN_B_0X1			(0x1u<<17)
#define	RCC_PLL1CFGR_PLL1PEN_B_0X0			(0x0u<<16)
#define	RCC_PLL1CFGR_PLL1PEN_B_0X1			(0x1u<<16)
#define	RCC_PLL1CFGR_PLL1MBOOST_B_0X0		(0x0u<<12)
#define	RCC_PLL1CFGR_PLL1MBOOST_B_0X1		(0x1u<<12)
#define	RCC_PLL1CFGR_PLL1MBOOST_B_0X2		(0x2u<<12)
#define	RCC_PLL1CFGR_PLL1MBOOST_B_0X3		(0x3u<<12)
#define	RCC_PLL1CFGR_PLL1MBOOST_B_0X4		(0x4u<<12)
#define	RCC_PLL1CFGR_PLL1MBOOST_B_0X5		(0x5u<<12)
#define	RCC_PLL1CFGR_PLL1MBOOST_B_0X6		(0x6u<<12)
#define	RCC_PLL1CFGR_PLL1MBOOST_B_0X7		(0x7u<<12)
#define	RCC_PLL1CFGR_PLL1MBOOST_B_0X8		(0x8u<<12)
#define	RCC_PLL1CFGR_PLL1M_B_0X0			(0x0u<<8)
#define	RCC_PLL1CFGR_PLL1M_B_0X1			(0x1u<<8)
#define	RCC_PLL1CFGR_PLL1M_B_0X2			(0x2u<<8)
#define	RCC_PLL1CFGR_PLL1M_B_0XF			(0xFu<<8)
#define	RCC_PLL1CFGR_PLL1RGE_B_0X3			(0x3u<<2)
#define	RCC_PLL1CFGR_PLL1SRC_B_0X0			(0x0u<<0)
#define	RCC_PLL1CFGR_PLL1SRC_B_0X1			(0x1u<<0)
#define	RCC_PLL1CFGR_PLL1SRC_B_0X2			(0x2u<<0)
#define	RCC_PLL1CFGR_PLL1SRC_B_0X3			(0x3u<<0)

// PLL2CFGR Configuration

#define	RCC_PLL2CFGR_PLL2REN				(0x1u<<18)
#define	RCC_PLL2CFGR_PLL2QEN				(0x1u<<17)
#define	RCC_PLL2CFGR_PLL2PEN				(0x1u<<16)
#define	RCC_PLL2CFGR_PLL2M					(0xFu<<8)
#define	RCC_PLL2CFGR_PLL2M_0				(0x1u<<8)
#define	RCC_PLL2CFGR_PLL2FRACEN				(0x1u<<4)
#define	RCC_PLL2CFGR_PLL2RGE				(0x3u<<2)
#define	RCC_PLL2CFGR_PLL2RGE_0				(0x1u<<2)
#define	RCC_PLL2CFGR_PLL2SRC				(0x3u<<0)
#define	RCC_PLL2CFGR_PLL2SRC_0				(0x1u<<0)
#define	RCC_PLL2CFGR_PLL2REN_B_0X0			(0x0u<<18)
#define	RCC_PLL2CFGR_PLL2REN_B_0X1			(0x1u<<18)
#define	RCC_PLL2CFGR_PLL2QEN_B_0X0			(0x0u<<17)
#define	RCC_PLL2CFGR_PLL2QEN_B_0X1			(0x1u<<17)
#define	RCC_PLL2CFGR_PLL2PEN_B_0X0			(0x0u<<16)
#define	RCC_PLL2CFGR_PLL2PEN_B_0X1			(0x1u<<16)
#define	RCC_PLL2CFGR_PLL2M_B_0X0			(0x0u<<8)
#define	RCC_PLL2CFGR_PLL2M_B_0X1			(0x1u<<8)
#define	RCC_PLL2CFGR_PLL2M_B_0X2			(0x2u<<8)
#define	RCC_PLL2CFGR_PLL2M_B_0XF			(0xFu<<8)
#define	RCC_PLL2CFGR_PLL2RGE_B_0X3			(0x3u<<2)
#define	RCC_PLL2CFGR_PLL2SRC_B_0X0			(0x0u<<0)
#define	RCC_PLL2CFGR_PLL2SRC_B_0X1			(0x1u<<0)
#define	RCC_PLL2CFGR_PLL2SRC_B_0X2			(0x2u<<0)
#define	RCC_PLL2CFGR_PLL2SRC_B_0X3			(0x3u<<0)

// PLL3CFGR Configuration

#define	RCC_PLL3CFGR_PLL3REN				(0x1u<<18)
#define	RCC_PLL3CFGR_PLL3QEN				(0x1u<<17)
#define	RCC_PLL3CFGR_PLL3PEN				(0x1u<<16)
#define	RCC_PLL3CFGR_PLL3M					(0xFu<<8)
#define	RCC_PLL3CFGR_PLL3M_0				(0x1u<<8)
#define	RCC_PLL3CFGR_PLL3FRACEN				(0x1u<<4)
#define	RCC_PLL3CFGR_PLL3RGE				(0x3u<<2)
#define	RCC_PLL3CFGR_PLL3RGE_0				(0x1u<<2)
#define	RCC_PLL3CFGR_PLL3SRC				(0x3u<<0)
#define	RCC_PLL3CFGR_PLL3SRC_0				(0x1u<<0)
#define	RCC_PLL3CFGR_PLL3REN_B_0X0			(0x0u<<18)
#define	RCC_PLL3CFGR_PLL3REN_B_0X1			(0x1u<<18)
#define	RCC_PLL3CFGR_PLL3QEN_B_0X0			(0x0u<<17)
#define	RCC_PLL3CFGR_PLL3QEN_B_0X1			(0x1u<<17)
#define	RCC_PLL3CFGR_PLL3PEN_B_0X0			(0x0u<<16)
#define	RCC_PLL3CFGR_PLL3PEN_B_0X1			(0x1u<<16)
#define	RCC_PLL3CFGR_PLL3M_B_0X0			(0x0u<<8)
#define	RCC_PLL3CFGR_PLL3M_B_0X1			(0x1u<<8)
#define	RCC_PLL3CFGR_PLL3M_B_0X2			(0x2u<<8)
#define	RCC_PLL3CFGR_PLL3M_B_0XF			(0xFu<<8)
#define	RCC_PLL3CFGR_PLL3RGE_B_0X3			(0x3u<<2)
#define	RCC_PLL3CFGR_PLL3SRC_B_0X0			(0x0u<<0)
#define	RCC_PLL3CFGR_PLL3SRC_B_0X1			(0x1u<<0)
#define	RCC_PLL3CFGR_PLL3SRC_B_0X2			(0x2u<<0)
#define	RCC_PLL3CFGR_PLL3SRC_B_0X3			(0x3u<<0)

// PLL1DIVR Configuration

#define	RCC_PLL1DIVR_PLL1R					(0x7Fu<<24)
#define	RCC_PLL1DIVR_PLL1R_0				(0x1u<<24)
#define	RCC_PLL1DIVR_PLL1Q					(0x7Fu<<16)
#define	RCC_PLL1DIVR_PLL1Q_0				(0x1u<<16)
#define	RCC_PLL1DIVR_PLL1P					(0x7Fu<<9)
#define	RCC_PLL1DIVR_PLL1P_0				(0x1u<<9)
#define	RCC_PLL1DIVR_PLL1N					(0x1FFu<<0)
#define	RCC_PLL1DIVR_PLL1N_0				(0x1u<<0)
#define	RCC_PLL1DIVR_PLL1R_B_0X0			(0x0u<<24)
#define	RCC_PLL1DIVR_PLL1R_B_0X1			(0x1u<<24)
#define	RCC_PLL1DIVR_PLL1R_B_0X2			(0x2u<<24)
#define	RCC_PLL1DIVR_PLL1R_B_0X3			(0x3u<<24)
#define	RCC_PLL1DIVR_PLL1R_B_0X7F			(0x7Fu<<24)
#define	RCC_PLL1DIVR_PLL1Q_B_0X0			(0x0u<<16)
#define	RCC_PLL1DIVR_PLL1Q_B_0X1			(0x1u<<16)
#define	RCC_PLL1DIVR_PLL1Q_B_0X2			(0x2u<<16)
#define	RCC_PLL1DIVR_PLL1Q_B_0X3			(0x3u<<16)
#define	RCC_PLL1DIVR_PLL1Q_B_0X7F			(0x7Fu<<16)
#define	RCC_PLL1DIVR_PLL1P_B_0X0			(0x0u<<9)
#define	RCC_PLL1DIVR_PLL1P_B_0X1			(0x1u<<9)
#define	RCC_PLL1DIVR_PLL1P_B_0X2			(0x2u<<9)
#define	RCC_PLL1DIVR_PLL1P_B_0X3			(0x3u<<9)
#define	RCC_PLL1DIVR_PLL1P_B_0X7F			(0x7Fu<<9)
#define	RCC_PLL1DIVR_PLL1N_B_0X003			(0x3u<<0)
#define	RCC_PLL1DIVR_PLL1N_B_0X004			(0x4u<<0)
#define	RCC_PLL1DIVR_PLL1N_B_0X005			(0x5u<<0)
#define	RCC_PLL1DIVR_PLL1N_B_0X080			(0x80u<<0)
#define	RCC_PLL1DIVR_PLL1N_B_0X1FF			(0x1FFu<<0)

// PLL1FRACR Configuration

#define	RCC_PLL1FRACR_PLL1FRACN				(0x1FFFu<<3)
#define	RCC_PLL1FRACR_PLL1FRACN_0			(0x1u<<3)

// PLL2DIVR Configuration

#define	RCC_PLL2DIVR_PLL2R					(0x7Fu<<24)
#define	RCC_PLL2DIVR_PLL2R_0				(0x1u<<24)
#define	RCC_PLL2DIVR_PLL2Q					(0x7Fu<<16)
#define	RCC_PLL2DIVR_PLL2Q_0				(0x1u<<16)
#define	RCC_PLL2DIVR_PLL2P					(0x7Fu<<9)
#define	RCC_PLL2DIVR_PLL2P_0				(0x1u<<9)
#define	RCC_PLL2DIVR_PLL2N					(0x1FFu<<0)
#define	RCC_PLL2DIVR_PLL2N_0				(0x1u<<0)
#define	RCC_PLL2DIVR_PLL2R_B_0X0			(0x0u<<24)
#define	RCC_PLL2DIVR_PLL2R_B_0X1			(0x1u<<24)
#define	RCC_PLL2DIVR_PLL2R_B_0X2			(0x2u<<24)
#define	RCC_PLL2DIVR_PLL2R_B_0X3			(0x3u<<24)
#define	RCC_PLL2DIVR_PLL2R_B_0X7F			(0x7Fu<<24)
#define	RCC_PLL2DIVR_PLL2Q_B_0X0			(0x0u<<16)
#define	RCC_PLL2DIVR_PLL2Q_B_0X1			(0x1u<<16)
#define	RCC_PLL2DIVR_PLL2Q_B_0X2			(0x2u<<16)
#define	RCC_PLL2DIVR_PLL2Q_B_0X3			(0x3u<<16)
#define	RCC_PLL2DIVR_PLL2Q_B_0X7F			(0x7Fu<<16)
#define	RCC_PLL2DIVR_PLL2P_B_0X0			(0x0u<<9)
#define	RCC_PLL2DIVR_PLL2P_B_0X1			(0x1u<<9)
#define	RCC_PLL2DIVR_PLL2P_B_0X2			(0x2u<<9)
#define	RCC_PLL2DIVR_PLL2P_B_0X3			(0x3u<<9)
#define	RCC_PLL2DIVR_PLL2P_B_0X7F			(0x7Fu<<9)
#define	RCC_PLL2DIVR_PLL2N_B_0X003			(0x3u<<0)
#define	RCC_PLL2DIVR_PLL2N_B_0X004			(0x4u<<0)
#define	RCC_PLL2DIVR_PLL2N_B_0X005			(0x5u<<0)
#define	RCC_PLL2DIVR_PLL2N_B_0X080			(0x80u<<0)
#define	RCC_PLL2DIVR_PLL2N_B_0X1FF			(0x1FFu<<0)

// PLL2FRACR Configuration

#define	RCC_PLL2FRACR_PLL2FRACN				(0x1FFFu<<3)
#define	RCC_PLL2FRACR_PLL2FRACN_0			(0x1u<<3)

// PLL3DIVR Configuration

#define	RCC_PLL3DIVR_PLL3R					(0x7Fu<<24)
#define	RCC_PLL3DIVR_PLL3R_0				(0x1u<<24)
#define	RCC_PLL3DIVR_PLL3Q					(0x7Fu<<16)
#define	RCC_PLL3DIVR_PLL3Q_0				(0x1u<<16)
#define	RCC_PLL3DIVR_PLL3P					(0x7Fu<<9)
#define	RCC_PLL3DIVR_PLL3P_0				(0x1u<<9)
#define	RCC_PLL3DIVR_PLL3N					(0x1FFu<<0)
#define	RCC_PLL3DIVR_PLL3N_0				(0x1u<<0)
#define	RCC_PLL3DIVR_PLL3R_B_0X0			(0x0u<<24)
#define	RCC_PLL3DIVR_PLL3R_B_0X1			(0x1u<<24)
#define	RCC_PLL3DIVR_PLL3R_B_0X2			(0x2u<<24)
#define	RCC_PLL3DIVR_PLL3R_B_0X3			(0x3u<<24)
#define	RCC_PLL3DIVR_PLL3R_B_0X7F			(0x7Fu<<24)
#define	RCC_PLL3DIVR_PLL3Q_B_0X0			(0x0u<<16)
#define	RCC_PLL3DIVR_PLL3Q_B_0X1			(0x1u<<16)
#define	RCC_PLL3DIVR_PLL3Q_B_0X2			(0x2u<<16)
#define	RCC_PLL3DIVR_PLL3Q_B_0X3			(0x3u<<16)
#define	RCC_PLL3DIVR_PLL3Q_B_0X7F			(0x7Fu<<16)
#define	RCC_PLL3DIVR_PLL3P_B_0X0			(0x0u<<9)
#define	RCC_PLL3DIVR_PLL3P_B_0X1			(0x1u<<9)
#define	RCC_PLL3DIVR_PLL3P_B_0X2			(0x2u<<9)
#define	RCC_PLL3DIVR_PLL3P_B_0X3			(0x3u<<9)
#define	RCC_PLL3DIVR_PLL3P_B_0X7F			(0x7Fu<<9)
#define	RCC_PLL3DIVR_PLL3N_B_0X003			(0x3u<<0)
#define	RCC_PLL3DIVR_PLL3N_B_0X004			(0x4u<<0)
#define	RCC_PLL3DIVR_PLL3N_B_0X005			(0x5u<<0)
#define	RCC_PLL3DIVR_PLL3N_B_0X080			(0x80u<<0)
#define	RCC_PLL3DIVR_PLL3N_B_0X1FF			(0x1FFu<<0)

// PLL3FRACR Configuration

#define	RCC_PLL3FRACR_PLL3FRACN				(0x1FFFu<<3)
#define	RCC_PLL3FRACR_PLL3FRACN_0			(0x1u<<3)

// CIER Configuration

#define	RCC_CIER_SHSIRDYIE					(0x1u<<12)
#define	RCC_CIER_MSIKRDYIE					(0x1u<<11)
#define	RCC_CIER_PLL3RDYIE					(0x1u<<8)
#define	RCC_CIER_PLL2RDYIE					(0x1u<<7)
#define	RCC_CIER_PLL1RDYIE					(0x1u<<6)
#define	RCC_CIER_HSI48RDYIE					(0x1u<<5)
#define	RCC_CIER_HSERDYIE					(0x1u<<4)
#define	RCC_CIER_HSIRDYIE					(0x1u<<3)
#define	RCC_CIER_MSISRDYIE					(0x1u<<2)
#define	RCC_CIER_LSERDYIE					(0x1u<<1)
#define	RCC_CIER_LSIRDYIE					(0x1u<<0)
#define	RCC_CIER_SHSIRDYIE_B_0X0			(0x0u<<12)
#define	RCC_CIER_SHSIRDYIE_B_0X1			(0x1u<<12)
#define	RCC_CIER_MSIKRDYIE_B_0X0			(0x0u<<11)
#define	RCC_CIER_MSIKRDYIE_B_0X1			(0x1u<<11)
#define	RCC_CIER_PLL3RDYIE_B_0X0			(0x0u<<8)
#define	RCC_CIER_PLL3RDYIE_B_0X1			(0x1u<<8)
#define	RCC_CIER_PLL2RDYIE_B_0X0			(0x0u<<7)
#define	RCC_CIER_PLL2RDYIE_B_0X1			(0x1u<<7)
#define	RCC_CIER_PLL1RDYIE_B_0X0			(0x0u<<6)
#define	RCC_CIER_PLL1RDYIE_B_0X1			(0x1u<<6)
#define	RCC_CIER_HSI48RDYIE_B_0X0			(0x0u<<5)
#define	RCC_CIER_HSI48RDYIE_B_0X1			(0x1u<<5)
#define	RCC_CIER_HSERDYIE_B_0X0				(0x0u<<4)
#define	RCC_CIER_HSERDYIE_B_0X1				(0x1u<<4)
#define	RCC_CIER_HSIRDYIE_B_0X0				(0x0u<<3)
#define	RCC_CIER_HSIRDYIE_B_0X1				(0x1u<<3)
#define	RCC_CIER_MSISRDYIE_B_0X0			(0x0u<<2)
#define	RCC_CIER_MSISRDYIE_B_0X1			(0x1u<<2)
#define	RCC_CIER_LSERDYIE_B_0X0				(0x0u<<1)
#define	RCC_CIER_LSERDYIE_B_0X1				(0x1u<<1)
#define	RCC_CIER_LSIRDYIE_B_0X0				(0x0u<<0)
#define	RCC_CIER_LSIRDYIE_B_0X1				(0x1u<<0)

// CIFR Configuration

#define	RCC_CIFR_SHSIRDYF					(0x1u<<12)
#define	RCC_CIFR_MSIKRDYF					(0x1u<<11)
#define	RCC_CIFR_CSSF						(0x1u<<10)
#define	RCC_CIFR_PLL3RDYF					(0x1u<<8)
#define	RCC_CIFR_PLL2RDYF					(0x1u<<7)
#define	RCC_CIFR_PLL1RDYF					(0x1u<<6)
#define	RCC_CIFR_HSI48RDYF					(0x1u<<5)
#define	RCC_CIFR_HSERDYF					(0x1u<<4)
#define	RCC_CIFR_HSIRDYF					(0x1u<<3)
#define	RCC_CIFR_MSISRDYF					(0x1u<<2)
#define	RCC_CIFR_LSERDYF					(0x1u<<1)
#define	RCC_CIFR_LSIRDYF					(0x1u<<0)
#define	RCC_CIFR_SHSIRDYF_B_0X0				(0x0u<<12)
#define	RCC_CIFR_SHSIRDYF_B_0X1				(0x1u<<12)
#define	RCC_CIFR_MSIKRDYF_B_0X0				(0x0u<<11)
#define	RCC_CIFR_MSIKRDYF_B_0X1				(0x1u<<11)
#define	RCC_CIFR_CSSF_B_0X0					(0x0u<<10)
#define	RCC_CIFR_CSSF_B_0X1					(0x1u<<10)
#define	RCC_CIFR_PLL3RDYF_B_0X0				(0x0u<<8)
#define	RCC_CIFR_PLL3RDYF_B_0X1				(0x1u<<8)
#define	RCC_CIFR_PLL2RDYF_B_0X0				(0x0u<<7)
#define	RCC_CIFR_PLL2RDYF_B_0X1				(0x1u<<7)
#define	RCC_CIFR_PLL1RDYF_B_0X0				(0x0u<<6)
#define	RCC_CIFR_PLL1RDYF_B_0X1				(0x1u<<6)
#define	RCC_CIFR_HSI48RDYF_B_0X0			(0x0u<<5)
#define	RCC_CIFR_HSI48RDYF_B_0X1			(0x1u<<5)
#define	RCC_CIFR_HSERDYF_B_0X0				(0x0u<<4)
#define	RCC_CIFR_HSERDYF_B_0X1				(0x1u<<4)
#define	RCC_CIFR_HSIRDYF_B_0X0				(0x0u<<3)
#define	RCC_CIFR_HSIRDYF_B_0X1				(0x1u<<3)
#define	RCC_CIFR_MSISRDYF_B_0X0				(0x0u<<2)
#define	RCC_CIFR_MSISRDYF_B_0X1				(0x1u<<2)
#define	RCC_CIFR_LSERDYF_B_0X0				(0x0u<<1)
#define	RCC_CIFR_LSERDYF_B_0X1				(0x1u<<1)
#define	RCC_CIFR_LSIRDYF_B_0X0				(0x0u<<0)
#define	RCC_CIFR_LSIRDYF_B_0X1				(0x1u<<0)

// CICR Configuration

#define	RCC_CICR_SHSIRDYC					(0x1u<<12)
#define	RCC_CICR_MSIKRDYC					(0x1u<<11)
#define	RCC_CICR_CSSC						(0x1u<<10)
#define	RCC_CICR_PLL3RDYC					(0x1u<<8)
#define	RCC_CICR_PLL2RDYC					(0x1u<<7)
#define	RCC_CICR_PLL1RDYC					(0x1u<<6)
#define	RCC_CICR_HSI48RDYC					(0x1u<<5)
#define	RCC_CICR_HSERDYC					(0x1u<<4)
#define	RCC_CICR_HSIRDYC					(0x1u<<3)
#define	RCC_CICR_MSISRDYC					(0x1u<<2)
#define	RCC_CICR_LSERDYC					(0x1u<<1)
#define	RCC_CICR_LSIRDYC					(0x1u<<0)

// AHB1RSTR Configuration

#define	RCC_AHB1RSTR_GPU2DRST				(0x1u<<20)
#define	RCC_AHB1RSTR_GFXMMURST				(0x1u<<19)
#define	RCC_AHB1RSTR_DMA2DRST				(0x1u<<18)
#define	RCC_AHB1RSTR_RAMCFGRST				(0x1u<<17)
#define	RCC_AHB1RSTR_TSCRST					(0x1u<<16)
#define	RCC_AHB1RSTR_JPEGRST				(0x1u<<15)
#define	RCC_AHB1RSTR_CRCRST					(0x1u<<12)
#define	RCC_AHB1RSTR_MDF1RST				(0x1u<<3)
#define	RCC_AHB1RSTR_FMACRST				(0x1u<<2)
#define	RCC_AHB1RSTR_CORDICRST				(0x1u<<1)
#define	RCC_AHB1RSTR_GPDMA1RST				(0x1u<<0)
#define	RCC_AHB1RSTR_GPU2DRST_B_0X0			(0x0u<<20)
#define	RCC_AHB1RSTR_GPU2DRST_B_0X1			(0x1u<<20)
#define	RCC_AHB1RSTR_GFXMMURST_B_0X0		(0x0u<<19)
#define	RCC_AHB1RSTR_GFXMMURST_B_0X1		(0x1u<<19)
#define	RCC_AHB1RSTR_DMA2DRST_B_0X0			(0x0u<<18)
#define	RCC_AHB1RSTR_DMA2DRST_B_0X1			(0x1u<<18)
#define	RCC_AHB1RSTR_RAMCFGRST_B_0X0		(0x0u<<17)
#define	RCC_AHB1RSTR_RAMCFGRST_B_0X1		(0x1u<<17)
#define	RCC_AHB1RSTR_TSCRST_B_0X0			(0x0u<<16)
#define	RCC_AHB1RSTR_TSCRST_B_0X1			(0x1u<<16)
#define	RCC_AHB1RSTR_JPEGRST_B_0X0			(0x0u<<15)
#define	RCC_AHB1RSTR_JPEGRST_B_0X1			(0x1u<<15)
#define	RCC_AHB1RSTR_CRCRST_B_0X0			(0x0u<<12)
#define	RCC_AHB1RSTR_CRCRST_B_0X1			(0x1u<<12)
#define	RCC_AHB1RSTR_MDF1RST_B_0X0			(0x0u<<3)
#define	RCC_AHB1RSTR_MDF1RST_B_0X1			(0x1u<<3)
#define	RCC_AHB1RSTR_FMACRST_B_0X0			(0x0u<<2)
#define	RCC_AHB1RSTR_FMACRST_B_0X1			(0x1u<<2)
#define	RCC_AHB1RSTR_CORDICRST_B_0X0		(0x0u<<1)
#define	RCC_AHB1RSTR_CORDICRST_B_0X1		(0x1u<<1)
#define	RCC_AHB1RSTR_GPDMA1RST_B_0X0		(0x0u<<0)
#define	RCC_AHB1RSTR_GPDMA1RST_B_0X1		(0x1u<<0)

// AHB2RSTR1 Configuration

#define	RCC_AHB2RSTR1_SDMMC2RST				(0x1u<<28)
#define	RCC_AHB2RSTR1_SDMMC1RST				(0x1u<<27)
#define	RCC_AHB2RSTR1_OTFDEC2RST			(0x1u<<24)
#define	RCC_AHB2RSTR1_OTFDEC1RST			(0x1u<<23)
#define	RCC_AHB2RSTR1_OCTOSPIMRST			(0x1u<<21)
#define	RCC_AHB2RSTR1_SAESRST				(0x1u<<20)
#define	RCC_AHB2RSTR1_PKARST				(0x1u<<19)
#define	RCC_AHB2RSTR1_RNGRST				(0x1u<<18)
#define	RCC_AHB2RSTR1_HASHRST				(0x1u<<17)
#define	RCC_AHB2RSTR1_AESRST				(0x1u<<16)
#define	RCC_AHB2RSTR1_OTGRST				(0x1u<<14)
#define	RCC_AHB2RSTR1_DCMI_PSSIRST			(0x1u<<12)
#define	RCC_AHB2RSTR1_ADC12RST				(0x1u<<10)
#define	RCC_AHB2RSTR1_GPIOJRST				(0x1u<<9)
#define	RCC_AHB2RSTR1_GPIOIRST				(0x1u<<8)
#define	RCC_AHB2RSTR1_GPIOHRST				(0x1u<<7)
#define	RCC_AHB2RSTR1_GPIOGRST				(0x1u<<6)
#define	RCC_AHB2RSTR1_GPIOFRST				(0x1u<<5)
#define	RCC_AHB2RSTR1_GPIOERST				(0x1u<<4)
#define	RCC_AHB2RSTR1_GPIODRST				(0x1u<<3)
#define	RCC_AHB2RSTR1_GPIOCRST				(0x1u<<2)
#define	RCC_AHB2RSTR1_GPIOBRST				(0x1u<<1)
#define	RCC_AHB2RSTR1_GPIOARST				(0x1u<<0)
#define	RCC_AHB2RSTR1_SDMMC2RST_B_0X0		(0x0u<<28)
#define	RCC_AHB2RSTR1_SDMMC2RST_B_0X1		(0x1u<<28)
#define	RCC_AHB2RSTR1_SDMMC1RST_B_0X0		(0x0u<<27)
#define	RCC_AHB2RSTR1_SDMMC1RST_B_0X1		(0x1u<<27)
#define	RCC_AHB2RSTR1_OTFDEC2RST_B_0X0		(0x0u<<24)
#define	RCC_AHB2RSTR1_OTFDEC2RST_B_0X1		(0x1u<<24)
#define	RCC_AHB2RSTR1_OTFDEC1RST_B_0X0		(0x0u<<23)
#define	RCC_AHB2RSTR1_OTFDEC1RST_B_0X1		(0x1u<<23)
#define	RCC_AHB2RSTR1_OCTOSPIMRST_B_0X0		(0x0u<<21)
#define	RCC_AHB2RSTR1_OCTOSPIMRST_B_0X1		(0x1u<<21)
#define	RCC_AHB2RSTR1_SAESRST_B_0X0			(0x0u<<20)
#define	RCC_AHB2RSTR1_SAESRST_B_0X1			(0x1u<<20)
#define	RCC_AHB2RSTR1_PKARST_B_0X0			(0x0u<<19)
#define	RCC_AHB2RSTR1_PKARST_B_0X1			(0x1u<<19)
#define	RCC_AHB2RSTR1_RNGRST_B_0X0			(0x0u<<18)
#define	RCC_AHB2RSTR1_RNGRST_B_0X1			(0x1u<<18)
#define	RCC_AHB2RSTR1_HASHRST_B_0X0			(0x0u<<17)
#define	RCC_AHB2RSTR1_HASHRST_B_0X1			(0x1u<<17)
#define	RCC_AHB2RSTR1_AESRST_B_0X0			(0x0u<<16)
#define	RCC_AHB2RSTR1_AESRST_B_0X1			(0x1u<<16)
#define	RCC_AHB2RSTR1_OTGRST_B_0X0			(0x0u<<14)
#define	RCC_AHB2RSTR1_OTGRST_B_0X1			(0x1u<<14)
#define	RCC_AHB2RSTR1_DCMI_PSSIRST_B_0X0	(0x0u<<12)
#define	RCC_AHB2RSTR1_DCMI_PSSIRST_B_0X1	(0x1u<<12)
#define	RCC_AHB2RSTR1_ADC12RST_B_0X0		(0x0u<<10)
#define	RCC_AHB2RSTR1_ADC12RST_B_0X1		(0x1u<<10)
#define	RCC_AHB2RSTR1_GPIOJRST_B_0X0		(0x0u<<9)
#define	RCC_AHB2RSTR1_GPIOJRST_B_0X1		(0x1u<<9)
#define	RCC_AHB2RSTR1_GPIOIRST_B_0X0		(0x0u<<8)
#define	RCC_AHB2RSTR1_GPIOIRST_B_0X1		(0x1u<<8)
#define	RCC_AHB2RSTR1_GPIOHRST_B_0X0		(0x0u<<7)
#define	RCC_AHB2RSTR1_GPIOHRST_B_0X1		(0x1u<<7)
#define	RCC_AHB2RSTR1_GPIOGRST_B_0X0		(0x0u<<6)
#define	RCC_AHB2RSTR1_GPIOGRST_B_0X1		(0x1u<<6)
#define	RCC_AHB2RSTR1_GPIOFRST_B_0X0		(0x0u<<5)
#define	RCC_AHB2RSTR1_GPIOFRST_B_0X1		(0x1u<<5)
#define	RCC_AHB2RSTR1_GPIOERST_B_0X0		(0x0u<<4)
#define	RCC_AHB2RSTR1_GPIOERST_B_0X1		(0x1u<<4)
#define	RCC_AHB2RSTR1_GPIODRST_B_0X0		(0x0u<<3)
#define	RCC_AHB2RSTR1_GPIODRST_B_0X1		(0x1u<<3)
#define	RCC_AHB2RSTR1_GPIOCRST_B_0X0		(0x0u<<2)
#define	RCC_AHB2RSTR1_GPIOCRST_B_0X1		(0x1u<<2)
#define	RCC_AHB2RSTR1_GPIOBRST_B_0X0		(0x0u<<1)
#define	RCC_AHB2RSTR1_GPIOBRST_B_0X1		(0x1u<<1)
#define	RCC_AHB2RSTR1_GPIOARST_B_0X0		(0x0u<<0)
#define	RCC_AHB2RSTR1_GPIOARST_B_0X1		(0x1u<<0)

// AHB2RSTR2 Configuration

#define	RCC_AHB2RSTR2_HSPI1RST				(0x1u<<12)
#define	RCC_AHB2RSTR2_OCTOSPI2RST			(0x1u<<8)
#define	RCC_AHB2RSTR2_OCTOSPI1RST			(0x1u<<4)
#define	RCC_AHB2RSTR2_FSMCRST				(0x1u<<0)
#define	RCC_AHB2RSTR2_HSPI1RST_B_0X0		(0x0u<<12)
#define	RCC_AHB2RSTR2_HSPI1RST_B_0X1		(0x1u<<12)
#define	RCC_AHB2RSTR2_OCTOSPI2RST_B_0X0		(0x0u<<8)
#define	RCC_AHB2RSTR2_OCTOSPI2RST_B_0X1		(0x1u<<8)
#define	RCC_AHB2RSTR2_OCTOSPI1RST_B_0X0		(0x0u<<4)
#define	RCC_AHB2RSTR2_OCTOSPI1RST_B_0X1		(0x1u<<4)
#define	RCC_AHB2RSTR2_FSMCRST_B_0X0			(0x0u<<0)
#define	RCC_AHB2RSTR2_FSMCRST_B_0X1			(0x1u<<0)

// AHB3RSTR Configuration

#define	RCC_AHB3RSTR_ADF1RST				(0x1u<<10)
#define	RCC_AHB3RSTR_LPDMA1RST				(0x1u<<9)
#define	RCC_AHB3RSTR_DAC1RST				(0x1u<<6)
#define	RCC_AHB3RSTR_ADC4RST				(0x1u<<5)
#define	RCC_AHB3RSTR_LPGPIO1RST				(0x1u<<0)
#define	RCC_AHB3RSTR_ADF1RST_B_0X0			(0x0u<<10)
#define	RCC_AHB3RSTR_ADF1RST_B_0X1			(0x1u<<10)
#define	RCC_AHB3RSTR_LPDMA1RST_B_0X0		(0x0u<<9)
#define	RCC_AHB3RSTR_LPDMA1RST_B_0X1		(0x1u<<9)
#define	RCC_AHB3RSTR_DAC1RST_B_0X0			(0x0u<<6)
#define	RCC_AHB3RSTR_DAC1RST_B_0X1			(0x1u<<6)
#define	RCC_AHB3RSTR_ADC4RST_B_0X0			(0x0u<<5)
#define	RCC_AHB3RSTR_ADC4RST_B_0X1			(0x1u<<5)
#define	RCC_AHB3RSTR_LPGPIO1RST_B_0X0		(0x0u<<0)
#define	RCC_AHB3RSTR_LPGPIO1RST_B_0X1		(0x1u<<0)

// APB1RSTR1 Configuration

#define	RCC_APB1RSTR1_USART6RST				(0x1u<<25)
#define	RCC_APB1RSTR1_CRSRST				(0x1u<<24)
#define	RCC_APB1RSTR1_I2C2RST				(0x1u<<22)
#define	RCC_APB1RSTR1_I2C1RST				(0x1u<<21)
#define	RCC_APB1RSTR1_UART5RST				(0x1u<<20)
#define	RCC_APB1RSTR1_UART4RST				(0x1u<<19)
#define	RCC_APB1RSTR1_USART3RST				(0x1u<<18)
#define	RCC_APB1RSTR1_USART2RST				(0x1u<<17)
#define	RCC_APB1RSTR1_SPI2RST				(0x1u<<14)
#define	RCC_APB1RSTR1_TIM7RST				(0x1u<<5)
#define	RCC_APB1RSTR1_TIM6RST				(0x1u<<4)
#define	RCC_APB1RSTR1_TIM5RST				(0x1u<<3)
#define	RCC_APB1RSTR1_TIM4RST				(0x1u<<2)
#define	RCC_APB1RSTR1_TIM3RST				(0x1u<<1)
#define	RCC_APB1RSTR1_TIM2RST				(0x1u<<0)
#define	RCC_APB1RSTR1_USART6RST_B_0X0		(0x0u<<25)
#define	RCC_APB1RSTR1_USART6RST_B_0X1		(0x1u<<25)
#define	RCC_APB1RSTR1_CRSRST_B_0X0			(0x0u<<24)
#define	RCC_APB1RSTR1_CRSRST_B_0X1			(0x1u<<24)
#define	RCC_APB1RSTR1_I2C2RST_B_0X0			(0x0u<<22)
#define	RCC_APB1RSTR1_I2C2RST_B_0X1			(0x1u<<22)
#define	RCC_APB1RSTR1_I2C1RST_B_0X0			(0x0u<<21)
#define	RCC_APB1RSTR1_I2C1RST_B_0X1			(0x1u<<21)
#define	RCC_APB1RSTR1_UART5RST_B_0X0		(0x0u<<20)
#define	RCC_APB1RSTR1_UART5RST_B_0X1		(0x1u<<20)
#define	RCC_APB1RSTR1_UART4RST_B_0X0		(0x0u<<19)
#define	RCC_APB1RSTR1_UART4RST_B_0X1		(0x1u<<19)
#define	RCC_APB1RSTR1_USART3RST_B_0X0		(0x0u<<18)
#define	RCC_APB1RSTR1_USART3RST_B_0X1		(0x1u<<18)
#define	RCC_APB1RSTR1_USART2RST_B_0X0		(0x0u<<17)
#define	RCC_APB1RSTR1_USART2RST_B_0X1		(0x1u<<17)
#define	RCC_APB1RSTR1_SPI2RST_B_0X0			(0x0u<<14)
#define	RCC_APB1RSTR1_SPI2RST_B_0X1			(0x1u<<14)
#define	RCC_APB1RSTR1_TIM7RST_B_0X0			(0x0u<<5)
#define	RCC_APB1RSTR1_TIM7RST_B_0X1			(0x1u<<5)
#define	RCC_APB1RSTR1_TIM6RST_B_0X0			(0x0u<<4)
#define	RCC_APB1RSTR1_TIM6RST_B_0X1			(0x1u<<4)
#define	RCC_APB1RSTR1_TIM5RST_B_0X0			(0x0u<<3)
#define	RCC_APB1RSTR1_TIM5RST_B_0X1			(0x1u<<3)
#define	RCC_APB1RSTR1_TIM4RST_B_0X0			(0x0u<<2)
#define	RCC_APB1RSTR1_TIM4RST_B_0X1			(0x1u<<2)
#define	RCC_APB1RSTR1_TIM3RST_B_0X0			(0x0u<<1)
#define	RCC_APB1RSTR1_TIM3RST_B_0X1			(0x1u<<1)
#define	RCC_APB1RSTR1_TIM2RST_B_0X0			(0x0u<<0)
#define	RCC_APB1RSTR1_TIM2RST_B_0X1			(0x1u<<0)

// APB1RSTR2 Configuration

#define	RCC_APB1RSTR2_UCPD1RST				(0x1u<<23)
#define	RCC_APB1RSTR2_FDCAN1RST				(0x1u<<9)
#define	RCC_APB1RSTR2_I2C6RST				(0x1u<<7)
#define	RCC_APB1RSTR2_I2C5RST				(0x1u<<6)
#define	RCC_APB1RSTR2_LPTIM2RST				(0x1u<<5)
#define	RCC_APB1RSTR2_I2C4RST				(0x1u<<1)
#define	RCC_APB1RSTR2_UCPD1RST_B_0X0		(0x0u<<23)
#define	RCC_APB1RSTR2_UCPD1RST_B_0X1		(0x1u<<23)
#define	RCC_APB1RSTR2_FDCAN1RST_B_0X0		(0x0u<<9)
#define	RCC_APB1RSTR2_FDCAN1RST_B_0X1		(0x1u<<9)
#define	RCC_APB1RSTR2_I2C6RST_B_0X0			(0x0u<<7)
#define	RCC_APB1RSTR2_I2C6RST_B_0X1			(0x1u<<7)
#define	RCC_APB1RSTR2_I2C5RST_B_0X0			(0x0u<<6)
#define	RCC_APB1RSTR2_I2C5RST_B_0X1			(0x1u<<6)
#define	RCC_APB1RSTR2_LPTIM2RST_B_0X0		(0x0u<<5)
#define	RCC_APB1RSTR2_LPTIM2RST_B_0X1		(0x1u<<5)
#define	RCC_APB1RSTR2_I2C4RST_B_0X0			(0x0u<<1)
#define	RCC_APB1RSTR2_I2C4RST_B_0X1			(0x1u<<1)

// APB2RSTR Configuration

#define	RCC_APB2RSTR_DSIRST					(0x1u<<27)
#define	RCC_APB2RSTR_LTDCRST				(0x1u<<26)
#define	RCC_APB2RSTR_GFXTIMRST				(0x1u<<25)
#define	RCC_APB2RSTR_USBRST					(0x1u<<24)
#define	RCC_APB2RSTR_SAI2RST				(0x1u<<22)
#define	RCC_APB2RSTR_SAI1RST				(0x1u<<21)
#define	RCC_APB2RSTR_TIM17RST				(0x1u<<18)
#define	RCC_APB2RSTR_TIM16RST				(0x1u<<17)
#define	RCC_APB2RSTR_TIM15RST				(0x1u<<16)
#define	RCC_APB2RSTR_USART1RST				(0x1u<<14)
#define	RCC_APB2RSTR_TIM8RST				(0x1u<<13)
#define	RCC_APB2RSTR_SPI1RST				(0x1u<<12)
#define	RCC_APB2RSTR_TIM1RST				(0x1u<<11)
#define	RCC_APB2RSTR_DSIRST_B_0X0			(0x0u<<27)
#define	RCC_APB2RSTR_DSIRST_B_0X1			(0x1u<<27)
#define	RCC_APB2RSTR_LTDCRST_B_0X0			(0x0u<<26)
#define	RCC_APB2RSTR_LTDCRST_B_0X1			(0x1u<<26)
#define	RCC_APB2RSTR_GFXTIMRST_B_0X0		(0x0u<<25)
#define	RCC_APB2RSTR_GFXTIMRST_B_0X1		(0x1u<<25)
#define	RCC_APB2RSTR_USBRST_B_0X0			(0x0u<<24)
#define	RCC_APB2RSTR_USBRST_B_0X1			(0x1u<<24)
#define	RCC_APB2RSTR_SAI2RST_B_0X0			(0x0u<<22)
#define	RCC_APB2RSTR_SAI2RST_B_0X1			(0x1u<<22)
#define	RCC_APB2RSTR_SAI1RST_B_0X0			(0x0u<<21)
#define	RCC_APB2RSTR_SAI1RST_B_0X1			(0x1u<<21)
#define	RCC_APB2RSTR_TIM17RST_B_0X0			(0x0u<<18)
#define	RCC_APB2RSTR_TIM17RST_B_0X1			(0x1u<<18)
#define	RCC_APB2RSTR_TIM16RST_B_0X0			(0x0u<<17)
#define	RCC_APB2RSTR_TIM16RST_B_0X1			(0x1u<<17)
#define	RCC_APB2RSTR_TIM15RST_B_0X0			(0x0u<<16)
#define	RCC_APB2RSTR_TIM15RST_B_0X1			(0x1u<<16)
#define	RCC_APB2RSTR_USART1RST_B_0X0		(0x0u<<14)
#define	RCC_APB2RSTR_USART1RST_B_0X1		(0x1u<<14)
#define	RCC_APB2RSTR_TIM8RST_B_0X0			(0x0u<<13)
#define	RCC_APB2RSTR_TIM8RST_B_0X1			(0x1u<<13)
#define	RCC_APB2RSTR_SPI1RST_B_0X0			(0x0u<<12)
#define	RCC_APB2RSTR_SPI1RST_B_0X1			(0x1u<<12)
#define	RCC_APB2RSTR_TIM1RST_B_0X0			(0x0u<<11)
#define	RCC_APB2RSTR_TIM1RST_B_0X1			(0x1u<<11)

// APB3RSTR Configuration

#define	RCC_APB3RSTR_VREFRST				(0x1u<<20)
#define	RCC_APB3RSTR_COMPRST				(0x1u<<15)
#define	RCC_APB3RSTR_OPAMPRST				(0x1u<<14)
#define	RCC_APB3RSTR_LPTIM4RST				(0x1u<<13)
#define	RCC_APB3RSTR_LPTIM3RST				(0x1u<<12)
#define	RCC_APB3RSTR_LPTIM1RST				(0x1u<<11)
#define	RCC_APB3RSTR_I2C3RST				(0x1u<<7)
#define	RCC_APB3RSTR_LPUART1RST				(0x1u<<6)
#define	RCC_APB3RSTR_SPI3RST				(0x1u<<5)
#define	RCC_APB3RSTR_SYSCFGRST				(0x1u<<1)
#define	RCC_APB3RSTR_VREFRST_B_0X0			(0x0u<<20)
#define	RCC_APB3RSTR_VREFRST_B_0X1			(0x1u<<20)
#define	RCC_APB3RSTR_COMPRST_B_0X0			(0x0u<<15)
#define	RCC_APB3RSTR_COMPRST_B_0X1			(0x1u<<15)
#define	RCC_APB3RSTR_OPAMPRST_B_0X0			(0x0u<<14)
#define	RCC_APB3RSTR_OPAMPRST_B_0X1			(0x1u<<14)
#define	RCC_APB3RSTR_LPTIM4RST_B_0X0		(0x0u<<13)
#define	RCC_APB3RSTR_LPTIM4RST_B_0X1		(0x1u<<13)
#define	RCC_APB3RSTR_LPTIM3RST_B_0X0		(0x0u<<12)
#define	RCC_APB3RSTR_LPTIM3RST_B_0X1		(0x1u<<12)
#define	RCC_APB3RSTR_LPTIM1RST_B_0X0		(0x0u<<11)
#define	RCC_APB3RSTR_LPTIM1RST_B_0X1		(0x1u<<11)
#define	RCC_APB3RSTR_I2C3RST_B_0X0			(0x0u<<7)
#define	RCC_APB3RSTR_I2C3RST_B_0X1			(0x1u<<7)
#define	RCC_APB3RSTR_LPUART1RST_B_0X0		(0x0u<<6)
#define	RCC_APB3RSTR_LPUART1RST_B_0X1		(0x1u<<6)
#define	RCC_APB3RSTR_SPI3RST_B_0X0			(0x0u<<5)
#define	RCC_APB3RSTR_SPI3RST_B_0X1			(0x1u<<5)
#define	RCC_APB3RSTR_SYSCFGRST_B_0X0		(0x0u<<1)
#define	RCC_APB3RSTR_SYSCFGRST_B_0X1		(0x1u<<1)

// AHB1ENR Configuration

#define	RCC_AHB1ENR_SRAM1EN					(0x1u<<31)
#define	RCC_AHB1ENR_DCACHE1EN				(0x1u<<30)
#define	RCC_AHB1ENR_BKPSRAMEN				(0x1u<<28)
#define	RCC_AHB1ENR_GTZC1EN					(0x1u<<24)
#define	RCC_AHB1ENR_DCACHE2EN				(0x1u<<21)
#define	RCC_AHB1ENR_GPU2DEN					(0x1u<<20)
#define	RCC_AHB1ENR_GFXMMUEN				(0x1u<<19)
#define	RCC_AHB1ENR_DMA2DEN					(0x1u<<18)
#define	RCC_AHB1ENR_RAMCFGEN				(0x1u<<17)
#define	RCC_AHB1ENR_TSCEN					(0x1u<<16)
#define	RCC_AHB1ENR_JPEGEN					(0x1u<<15)
#define	RCC_AHB1ENR_CRCEN					(0x1u<<12)
#define	RCC_AHB1ENR_FLASHEN					(0x1u<<8)
#define	RCC_AHB1ENR_MDF1EN					(0x1u<<3)
#define	RCC_AHB1ENR_FMACEN					(0x1u<<2)
#define	RCC_AHB1ENR_CORDICEN				(0x1u<<1)
#define	RCC_AHB1ENR_GPDMA1EN				(0x1u<<0)
#define	RCC_AHB1ENR_SRAM1EN_B_0X0			(0x0u<<31)
#define	RCC_AHB1ENR_SRAM1EN_B_0X1			(0x1u<<31)
#define	RCC_AHB1ENR_DCACHE1EN_B_0X0			(0x0u<<30)
#define	RCC_AHB1ENR_DCACHE1EN_B_0X1			(0x1u<<30)
#define	RCC_AHB1ENR_BKPSRAMEN_B_0X0			(0x0u<<28)
#define	RCC_AHB1ENR_BKPSRAMEN_B_0X1			(0x1u<<28)
#define	RCC_AHB1ENR_GTZC1EN_B_0X0			(0x0u<<24)
#define	RCC_AHB1ENR_GTZC1EN_B_0X1			(0x1u<<24)
#define	RCC_AHB1ENR_DCACHE2EN_B_0X0			(0x0u<<21)
#define	RCC_AHB1ENR_DCACHE2EN_B_0X1			(0x1u<<21)
#define	RCC_AHB1ENR_GPU2DEN_B_0X0			(0x0u<<20)
#define	RCC_AHB1ENR_GPU2DEN_B_0X1			(0x1u<<20)
#define	RCC_AHB1ENR_GFXMMUEN_B_0X0			(0x0u<<19)
#define	RCC_AHB1ENR_GFXMMUEN_B_0X1			(0x1u<<19)
#define	RCC_AHB1ENR_DMA2DEN_B_0X0			(0x0u<<18)
#define	RCC_AHB1ENR_DMA2DEN_B_0X1			(0x1u<<18)
#define	RCC_AHB1ENR_RAMCFGEN_B_0X0			(0x0u<<17)
#define	RCC_AHB1ENR_RAMCFGEN_B_0X1			(0x1u<<17)
#define	RCC_AHB1ENR_TSCEN_B_0X0				(0x0u<<16)
#define	RCC_AHB1ENR_TSCEN_B_0X1				(0x1u<<16)
#define	RCC_AHB1ENR_JPEGEN_B_0X0			(0x0u<<15)
#define	RCC_AHB1ENR_JPEGEN_B_0X1			(0x1u<<15)
#define	RCC_AHB1ENR_CRCEN_B_0X0				(0x0u<<12)
#define	RCC_AHB1ENR_CRCEN_B_0X1				(0x1u<<12)
#define	RCC_AHB1ENR_FLASHEN_B_0X0			(0x0u<<8)
#define	RCC_AHB1ENR_FLASHEN_B_0X1			(0x1u<<8)
#define	RCC_AHB1ENR_MDF1EN_B_0X0			(0x0u<<3)
#define	RCC_AHB1ENR_MDF1EN_B_0X1			(0x1u<<3)
#define	RCC_AHB1ENR_FMACEN_B_0X0			(0x0u<<2)
#define	RCC_AHB1ENR_FMACEN_B_0X1			(0x1u<<2)
#define	RCC_AHB1ENR_CORDICEN_B_0X0			(0x0u<<1)
#define	RCC_AHB1ENR_CORDICEN_B_0X1			(0x1u<<1)
#define	RCC_AHB1ENR_GPDMA1EN_B_0X0			(0x0u<<0)
#define	RCC_AHB1ENR_GPDMA1EN_B_0X1			(0x1u<<0)

// AHB2ENR1 Configuration

#define	RCC_AHB2ENR1_SRAM3EN				(0x1u<<31)
#define	RCC_AHB2ENR1_SRAM2EN				(0x1u<<30)
#define	RCC_AHB2ENR1_SDMMC2EN				(0x1u<<28)
#define	RCC_AHB2ENR1_SDMMC1EN				(0x1u<<27)
#define	RCC_AHB2ENR1_OTFDEC2EN				(0x1u<<24)
#define	RCC_AHB2ENR1_OTFDEC1EN				(0x1u<<23)
#define	RCC_AHB2ENR1_OCTOSPIMEN				(0x1u<<21)
#define	RCC_AHB2ENR1_SAESEN					(0x1u<<20)
#define	RCC_AHB2ENR1_PKAEN					(0x1u<<19)
#define	RCC_AHB2ENR1_RNGEN					(0x1u<<18)
#define	RCC_AHB2ENR1_HASHEN					(0x1u<<17)
#define	RCC_AHB2ENR1_AESEN					(0x1u<<16)
#define	RCC_AHB2ENR1_OTGHSPHYEN				(0x1u<<15)
#define	RCC_AHB2ENR1_OTGEN					(0x1u<<14)
#define	RCC_AHB2ENR1_DCMI_PSSIEN			(0x1u<<12)
#define	RCC_AHB2ENR1_ADC12EN				(0x1u<<10)
#define	RCC_AHB2ENR1_GPIOJEN				(0x1u<<9)
#define	RCC_AHB2ENR1_GPIOIEN				(0x1u<<8)
#define	RCC_AHB2ENR1_GPIOHEN				(0x1u<<7)
#define	RCC_AHB2ENR1_GPIOGEN				(0x1u<<6)
#define	RCC_AHB2ENR1_GPIOFEN				(0x1u<<5)
#define	RCC_AHB2ENR1_GPIOEEN				(0x1u<<4)
#define	RCC_AHB2ENR1_GPIODEN				(0x1u<<3)
#define	RCC_AHB2ENR1_GPIOCEN				(0x1u<<2)
#define	RCC_AHB2ENR1_GPIOBEN				(0x1u<<1)
#define	RCC_AHB2ENR1_GPIOAEN				(0x1u<<0)
#define	RCC_AHB2ENR1_SRAM3EN_B_0X0			(0x0u<<31)
#define	RCC_AHB2ENR1_SRAM3EN_B_0X1			(0x1u<<31)
#define	RCC_AHB2ENR1_SRAM2EN_B_0X0			(0x0u<<30)
#define	RCC_AHB2ENR1_SRAM2EN_B_0X1			(0x1u<<30)
#define	RCC_AHB2ENR1_SDMMC2EN_B_0X0			(0x0u<<28)
#define	RCC_AHB2ENR1_SDMMC2EN_B_0X1			(0x1u<<28)
#define	RCC_AHB2ENR1_SDMMC1EN_B_0X0			(0x0u<<27)
#define	RCC_AHB2ENR1_SDMMC1EN_B_0X1			(0x1u<<27)
#define	RCC_AHB2ENR1_OTFDEC2EN_B_0X0		(0x0u<<24)
#define	RCC_AHB2ENR1_OTFDEC2EN_B_0X1		(0x1u<<24)
#define	RCC_AHB2ENR1_OTFDEC1EN_B_0X0		(0x0u<<23)
#define	RCC_AHB2ENR1_OTFDEC1EN_B_0X1		(0x1u<<23)
#define	RCC_AHB2ENR1_OCTOSPIMEN_B_0X0		(0x0u<<21)
#define	RCC_AHB2ENR1_OCTOSPIMEN_B_0X1		(0x1u<<21)
#define	RCC_AHB2ENR1_SAESEN_B_0X0			(0x0u<<20)
#define	RCC_AHB2ENR1_SAESEN_B_0X1			(0x1u<<20)
#define	RCC_AHB2ENR1_PKAEN_B_0X0			(0x0u<<19)
#define	RCC_AHB2ENR1_PKAEN_B_0X1			(0x1u<<19)
#define	RCC_AHB2ENR1_RNGEN_B_0X0			(0x0u<<18)
#define	RCC_AHB2ENR1_RNGEN_B_0X1			(0x1u<<18)
#define	RCC_AHB2ENR1_HASHEN_B_0X0			(0x0u<<17)
#define	RCC_AHB2ENR1_HASHEN_B_0X1			(0x1u<<17)
#define	RCC_AHB2ENR1_AESEN_B_0X0			(0x0u<<16)
#define	RCC_AHB2ENR1_AESEN_B_0X1			(0x1u<<16)
#define	RCC_AHB2ENR1_OTGHSPHYEN_B_0X0		(0x0u<<15)
#define	RCC_AHB2ENR1_OTGHSPHYEN_B_0X1		(0x1u<<15)
#define	RCC_AHB2ENR1_OTGEN_B_0X0			(0x0u<<14)
#define	RCC_AHB2ENR1_OTGEN_B_0X1			(0x1u<<14)
#define	RCC_AHB2ENR1_DCMI_PSSIEN_B_0X0		(0x0u<<12)
#define	RCC_AHB2ENR1_DCMI_PSSIEN_B_0X1		(0x1u<<12)
#define	RCC_AHB2ENR1_ADC12EN_B_0X0			(0x0u<<10)
#define	RCC_AHB2ENR1_ADC12EN_B_0X1			(0x1u<<10)
#define	RCC_AHB2ENR1_GPIOJEN_B_0X0			(0x0u<<9)
#define	RCC_AHB2ENR1_GPIOJEN_B_0X1			(0x1u<<9)
#define	RCC_AHB2ENR1_GPIOIEN_B_0X0			(0x0u<<8)
#define	RCC_AHB2ENR1_GPIOIEN_B_0X1			(0x1u<<8)
#define	RCC_AHB2ENR1_GPIOHEN_B_0X0			(0x0u<<7)
#define	RCC_AHB2ENR1_GPIOHEN_B_0X1			(0x1u<<7)
#define	RCC_AHB2ENR1_GPIOGEN_B_0X0			(0x0u<<6)
#define	RCC_AHB2ENR1_GPIOGEN_B_0X1			(0x1u<<6)
#define	RCC_AHB2ENR1_GPIOFEN_B_0X0			(0x0u<<5)
#define	RCC_AHB2ENR1_GPIOFEN_B_0X1			(0x1u<<5)
#define	RCC_AHB2ENR1_GPIOEEN_B_0X0			(0x0u<<4)
#define	RCC_AHB2ENR1_GPIOEEN_B_0X1			(0x1u<<4)
#define	RCC_AHB2ENR1_GPIODEN_B_0X0			(0x0u<<3)
#define	RCC_AHB2ENR1_GPIODEN_B_0X1			(0x1u<<3)
#define	RCC_AHB2ENR1_GPIOCEN_B_0X0			(0x0u<<2)
#define	RCC_AHB2ENR1_GPIOCEN_B_0X1			(0x1u<<2)
#define	RCC_AHB2ENR1_GPIOBEN_B_0X0			(0x0u<<1)
#define	RCC_AHB2ENR1_GPIOBEN_B_0X1			(0x1u<<1)
#define	RCC_AHB2ENR1_GPIOAEN_B_0X0			(0x0u<<0)
#define	RCC_AHB2ENR1_GPIOAEN_B_0X1			(0x1u<<0)

// AHB2ENR2 Configuration

#define	RCC_AHB2ENR2_SRAM5EN				(0x1u<<31)
#define	RCC_AHB2ENR2_SRAM6EN				(0x1u<<30)
#define	RCC_AHB2ENR2_HSPI1EN				(0x1u<<12)
#define	RCC_AHB2ENR2_OCTOSPI2EN				(0x1u<<8)
#define	RCC_AHB2ENR2_OCTOSPI1EN				(0x1u<<4)
#define	RCC_AHB2ENR2_FSMCEN					(0x1u<<0)
#define	RCC_AHB2ENR2_SRAM5EN_B_0X0			(0x0u<<31)
#define	RCC_AHB2ENR2_SRAM5EN_B_0X1			(0x1u<<31)
#define	RCC_AHB2ENR2_SRAM6EN_B_0X0			(0x0u<<30)
#define	RCC_AHB2ENR2_SRAM6EN_B_0X1			(0x1u<<30)
#define	RCC_AHB2ENR2_HSPI1EN_B_0X0			(0x0u<<12)
#define	RCC_AHB2ENR2_HSPI1EN_B_0X1			(0x1u<<12)
#define	RCC_AHB2ENR2_OCTOSPI2EN_B_0X0		(0x0u<<8)
#define	RCC_AHB2ENR2_OCTOSPI2EN_B_0X1		(0x1u<<8)
#define	RCC_AHB2ENR2_OCTOSPI1EN_B_0X0		(0x0u<<4)
#define	RCC_AHB2ENR2_OCTOSPI1EN_B_0X1		(0x1u<<4)
#define	RCC_AHB2ENR2_FSMCEN_B_0X0			(0x0u<<0)
#define	RCC_AHB2ENR2_FSMCEN_B_0X1			(0x1u<<0)

// AHB3ENR Configuration

#define	RCC_AHB3ENR_SRAM4EN					(0x1u<<31)
#define	RCC_AHB3ENR_GTZC2EN					(0x1u<<12)
#define	RCC_AHB3ENR_ADF1EN					(0x1u<<10)
#define	RCC_AHB3ENR_LPDMA1EN				(0x1u<<9)
#define	RCC_AHB3ENR_DAC1EN					(0x1u<<6)
#define	RCC_AHB3ENR_ADC4EN					(0x1u<<5)
#define	RCC_AHB3ENR_PWREN					(0x1u<<2)
#define	RCC_AHB3ENR_LPGPIO1EN				(0x1u<<0)
#define	RCC_AHB3ENR_SRAM4EN_B_0X0			(0x0u<<31)
#define	RCC_AHB3ENR_SRAM4EN_B_0X1			(0x1u<<31)
#define	RCC_AHB3ENR_GTZC2EN_B_0X0			(0x0u<<12)
#define	RCC_AHB3ENR_GTZC2EN_B_0X1			(0x1u<<12)
#define	RCC_AHB3ENR_ADF1EN_B_0X0			(0x0u<<10)
#define	RCC_AHB3ENR_ADF1EN_B_0X1			(0x1u<<10)
#define	RCC_AHB3ENR_LPDMA1EN_B_0X0			(0x0u<<9)
#define	RCC_AHB3ENR_LPDMA1EN_B_0X1			(0x1u<<9)
#define	RCC_AHB3ENR_DAC1EN_B_0X0			(0x0u<<6)
#define	RCC_AHB3ENR_DAC1EN_B_0X1			(0x1u<<6)
#define	RCC_AHB3ENR_ADC4EN_B_0X0			(0x0u<<5)
#define	RCC_AHB3ENR_ADC4EN_B_0X1			(0x1u<<5)
#define	RCC_AHB3ENR_PWREN_B_0X0				(0x0u<<2)
#define	RCC_AHB3ENR_PWREN_B_0X1				(0x1u<<2)
#define	RCC_AHB3ENR_LPGPIO1EN_B_0X0			(0x0u<<0)
#define	RCC_AHB3ENR_LPGPIO1EN_B_0X1			(0x1u<<0)

// APB1ENR1 Configuration

#define	RCC_APB1ENR1_USART6EN				(0x1u<<25)
#define	RCC_APB1ENR1_CRSEN					(0x1u<<24)
#define	RCC_APB1ENR1_I2C2EN					(0x1u<<22)
#define	RCC_APB1ENR1_I2C1EN					(0x1u<<21)
#define	RCC_APB1ENR1_UART5EN				(0x1u<<20)
#define	RCC_APB1ENR1_UART4EN				(0x1u<<19)
#define	RCC_APB1ENR1_USART3EN				(0x1u<<18)
#define	RCC_APB1ENR1_USART2EN				(0x1u<<17)
#define	RCC_APB1ENR1_SPI2EN					(0x1u<<14)
#define	RCC_APB1ENR1_WWDGEN					(0x1u<<11)
#define	RCC_APB1ENR1_TIM7EN					(0x1u<<5)
#define	RCC_APB1ENR1_TIM6EN					(0x1u<<4)
#define	RCC_APB1ENR1_TIM5EN					(0x1u<<3)
#define	RCC_APB1ENR1_TIM4EN					(0x1u<<2)
#define	RCC_APB1ENR1_TIM3EN					(0x1u<<1)
#define	RCC_APB1ENR1_TIM2EN					(0x1u<<0)
#define	RCC_APB1ENR1_USART6EN_B_0X0			(0x0u<<25)
#define	RCC_APB1ENR1_USART6EN_B_0X1			(0x1u<<25)
#define	RCC_APB1ENR1_CRSEN_B_0X0			(0x0u<<24)
#define	RCC_APB1ENR1_CRSEN_B_0X1			(0x1u<<24)
#define	RCC_APB1ENR1_I2C2EN_B_0X0			(0x0u<<22)
#define	RCC_APB1ENR1_I2C2EN_B_0X1			(0x1u<<22)
#define	RCC_APB1ENR1_I2C1EN_B_0X0			(0x0u<<21)
#define	RCC_APB1ENR1_I2C1EN_B_0X1			(0x1u<<21)
#define	RCC_APB1ENR1_UART5EN_B_0X0			(0x0u<<20)
#define	RCC_APB1ENR1_UART5EN_B_0X1			(0x1u<<20)
#define	RCC_APB1ENR1_UART4EN_B_0X0			(0x0u<<19)
#define	RCC_APB1ENR1_UART4EN_B_0X1			(0x1u<<19)
#define	RCC_APB1ENR1_USART3EN_B_0X0			(0x0u<<18)
#define	RCC_APB1ENR1_USART3EN_B_0X1			(0x1u<<18)
#define	RCC_APB1ENR1_USART2EN_B_0X0			(0x0u<<17)
#define	RCC_APB1ENR1_USART2EN_B_0X1			(0x1u<<17)
#define	RCC_APB1ENR1_SPI2EN_B_0X0			(0x0u<<14)
#define	RCC_APB1ENR1_SPI2EN_B_0X1			(0x1u<<14)
#define	RCC_APB1ENR1_WWDGEN_B_0X0			(0x0u<<11)
#define	RCC_APB1ENR1_WWDGEN_B_0X1			(0x1u<<11)
#define	RCC_APB1ENR1_TIM7EN_B_0X0			(0x0u<<5)
#define	RCC_APB1ENR1_TIM7EN_B_0X1			(0x1u<<5)
#define	RCC_APB1ENR1_TIM6EN_B_0X0			(0x0u<<4)
#define	RCC_APB1ENR1_TIM6EN_B_0X1			(0x1u<<4)
#define	RCC_APB1ENR1_TIM5EN_B_0X0			(0x0u<<3)
#define	RCC_APB1ENR1_TIM5EN_B_0X1			(0x1u<<3)
#define	RCC_APB1ENR1_TIM4EN_B_0X0			(0x0u<<2)
#define	RCC_APB1ENR1_TIM4EN_B_0X1			(0x1u<<2)
#define	RCC_APB1ENR1_TIM3EN_B_0X0			(0x0u<<1)
#define	RCC_APB1ENR1_TIM3EN_B_0X1			(0x1u<<1)
#define	RCC_APB1ENR1_TIM2EN_B_0X0			(0x0u<<0)
#define	RCC_APB1ENR1_TIM2EN_B_0X1			(0x1u<<0)

// APB1ENR2 Configuration

#define	RCC_APB1ENR2_UCPD1EN				(0x1u<<23)
#define	RCC_APB1ENR2_FDCAN1EN				(0x1u<<9)
#define	RCC_APB1ENR2_I2C6EN					(0x1u<<7)
#define	RCC_APB1ENR2_I2C5EN					(0x1u<<6)
#define	RCC_APB1ENR2_LPTIM2EN				(0x1u<<5)
#define	RCC_APB1ENR2_I2C4EN					(0x1u<<1)
#define	RCC_APB1ENR2_UCPD1EN_B_0X0			(0x0u<<23)
#define	RCC_APB1ENR2_UCPD1EN_B_0X1			(0x1u<<23)
#define	RCC_APB1ENR2_FDCAN1EN_B_0X0			(0x0u<<9)
#define	RCC_APB1ENR2_FDCAN1EN_B_0X1			(0x1u<<9)
#define	RCC_APB1ENR2_I2C6EN_B_0X0			(0x0u<<7)
#define	RCC_APB1ENR2_I2C6EN_B_0X1			(0x1u<<7)
#define	RCC_APB1ENR2_I2C5EN_B_0X0			(0x0u<<6)
#define	RCC_APB1ENR2_I2C5EN_B_0X1			(0x1u<<6)
#define	RCC_APB1ENR2_LPTIM2EN_B_0X0			(0x0u<<5)
#define	RCC_APB1ENR2_LPTIM2EN_B_0X1			(0x1u<<5)
#define	RCC_APB1ENR2_I2C4EN_B_0X0			(0x0u<<1)
#define	RCC_APB1ENR2_I2C4EN_B_0X1			(0x1u<<1)

// APB2ENR Configuration

#define	RCC_APB2ENR_DSIEN					(0x1u<<27)
#define	RCC_APB2ENR_LTDCEN					(0x1u<<26)
#define	RCC_APB2ENR_GFXTIMEN				(0x1u<<25)
#define	RCC_APB2ENR_USBEN					(0x1u<<24)
#define	RCC_APB2ENR_SAI2EN					(0x1u<<22)
#define	RCC_APB2ENR_SAI1EN					(0x1u<<21)
#define	RCC_APB2ENR_TIM17EN					(0x1u<<18)
#define	RCC_APB2ENR_TIM16EN					(0x1u<<17)
#define	RCC_APB2ENR_TIM15EN					(0x1u<<16)
#define	RCC_APB2ENR_USART1EN				(0x1u<<14)
#define	RCC_APB2ENR_TIM8EN					(0x1u<<13)
#define	RCC_APB2ENR_SPI1EN					(0x1u<<12)
#define	RCC_APB2ENR_TIM1EN					(0x1u<<11)
#define	RCC_APB2ENR_DSIEN_B_0X0				(0x0u<<27)
#define	RCC_APB2ENR_DSIEN_B_0X1				(0x1u<<27)
#define	RCC_APB2ENR_LTDCEN_B_0X0			(0x0u<<26)
#define	RCC_APB2ENR_LTDCEN_B_0X1			(0x1u<<26)
#define	RCC_APB2ENR_GFXTIMEN_B_0X0			(0x0u<<25)
#define	RCC_APB2ENR_GFXTIMEN_B_0X1			(0x1u<<25)
#define	RCC_APB2ENR_USBEN_B_0X0				(0x0u<<24)
#define	RCC_APB2ENR_USBEN_B_0X1				(0x1u<<24)
#define	RCC_APB2ENR_SAI2EN_B_0X0			(0x0u<<22)
#define	RCC_APB2ENR_SAI2EN_B_0X1			(0x1u<<22)
#define	RCC_APB2ENR_SAI1EN_B_0X0			(0x0u<<21)
#define	RCC_APB2ENR_SAI1EN_B_0X1			(0x1u<<21)
#define	RCC_APB2ENR_TIM17EN_B_0X0			(0x0u<<18)
#define	RCC_APB2ENR_TIM17EN_B_0X1			(0x1u<<18)
#define	RCC_APB2ENR_TIM16EN_B_0X0			(0x0u<<17)
#define	RCC_APB2ENR_TIM16EN_B_0X1			(0x1u<<17)
#define	RCC_APB2ENR_TIM15EN_B_0X0			(0x0u<<16)
#define	RCC_APB2ENR_TIM15EN_B_0X1			(0x1u<<16)
#define	RCC_APB2ENR_USART1EN_B_0X0			(0x0u<<14)
#define	RCC_APB2ENR_USART1EN_B_0X1			(0x1u<<14)
#define	RCC_APB2ENR_TIM8EN_B_0X0			(0x0u<<13)
#define	RCC_APB2ENR_TIM8EN_B_0X1			(0x1u<<13)
#define	RCC_APB2ENR_SPI1EN_B_0X0			(0x0u<<12)
#define	RCC_APB2ENR_SPI1EN_B_0X1			(0x1u<<12)
#define	RCC_APB2ENR_TIM1EN_B_0X0			(0x0u<<11)
#define	RCC_APB2ENR_TIM1EN_B_0X1			(0x1u<<11)

// APB3ENR Configuration

#define	RCC_APB3ENR_RTCAPBEN				(0x1u<<21)
#define	RCC_APB3ENR_VREFEN					(0x1u<<20)
#define	RCC_APB3ENR_COMPEN					(0x1u<<15)
#define	RCC_APB3ENR_OPAMPEN					(0x1u<<14)
#define	RCC_APB3ENR_LPTIM4EN				(0x1u<<13)
#define	RCC_APB3ENR_LPTIM3EN				(0x1u<<12)
#define	RCC_APB3ENR_LPTIM1EN				(0x1u<<11)
#define	RCC_APB3ENR_I2C3EN					(0x1u<<7)
#define	RCC_APB3ENR_LPUART1EN				(0x1u<<6)
#define	RCC_APB3ENR_SPI3EN					(0x1u<<5)
#define	RCC_APB3ENR_SYSCFGEN				(0x1u<<1)
#define	RCC_APB3ENR_RTCAPBEN_B_0X0			(0x0u<<21)
#define	RCC_APB3ENR_RTCAPBEN_B_0X1			(0x1u<<21)
#define	RCC_APB3ENR_VREFEN_B_0X0			(0x0u<<20)
#define	RCC_APB3ENR_VREFEN_B_0X1			(0x1u<<20)
#define	RCC_APB3ENR_COMPEN_B_0X0			(0x0u<<15)
#define	RCC_APB3ENR_COMPEN_B_0X1			(0x1u<<15)
#define	RCC_APB3ENR_OPAMPEN_B_0X0			(0x0u<<14)
#define	RCC_APB3ENR_OPAMPEN_B_0X1			(0x1u<<14)
#define	RCC_APB3ENR_LPTIM4EN_B_0X0			(0x0u<<13)
#define	RCC_APB3ENR_LPTIM4EN_B_0X1			(0x1u<<13)
#define	RCC_APB3ENR_LPTIM3EN_B_0X0			(0x0u<<12)
#define	RCC_APB3ENR_LPTIM3EN_B_0X1			(0x1u<<12)
#define	RCC_APB3ENR_LPTIM1EN_B_0X0			(0x0u<<11)
#define	RCC_APB3ENR_LPTIM1EN_B_0X1			(0x1u<<11)
#define	RCC_APB3ENR_I2C3EN_B_0X0			(0x0u<<7)
#define	RCC_APB3ENR_I2C3EN_B_0X1			(0x1u<<7)
#define	RCC_APB3ENR_LPUART1EN_B_0X0			(0x0u<<6)
#define	RCC_APB3ENR_LPUART1EN_B_0X1			(0x1u<<6)
#define	RCC_APB3ENR_SPI3EN_B_0X0			(0x0u<<5)
#define	RCC_APB3ENR_SPI3EN_B_0X1			(0x1u<<5)
#define	RCC_APB3ENR_SYSCFGEN_B_0X0			(0x0u<<1)
#define	RCC_APB3ENR_SYSCFGEN_B_0X1			(0x1u<<1)

// AHB1SMENR Configuration

#define	RCC_AHB1SMENR_SRAM1SMEN				(0x1u<<31)
#define	RCC_AHB1SMENR_DCACHE1SMEN			(0x1u<<30)
#define	RCC_AHB1SMENR_ICACHESMEN			(0x1u<<29)
#define	RCC_AHB1SMENR_BKPSRAMSMEN			(0x1u<<28)
#define	RCC_AHB1SMENR_GTZC1SMEN				(0x1u<<24)
#define	RCC_AHB1SMENR_DCACHE2SMEN			(0x1u<<21)
#define	RCC_AHB1SMENR_GPU2DSMEN				(0x1u<<20)
#define	RCC_AHB1SMENR_GFXMMUSMEN			(0x1u<<19)
#define	RCC_AHB1SMENR_DMA2DSMEN				(0x1u<<18)
#define	RCC_AHB1SMENR_RAMCFGSMEN			(0x1u<<17)
#define	RCC_AHB1SMENR_TSCSMEN				(0x1u<<16)
#define	RCC_AHB1SMENR_JPEGSMEN				(0x1u<<15)
#define	RCC_AHB1SMENR_CRCSMEN				(0x1u<<12)
#define	RCC_AHB1SMENR_FLASHSMEN				(0x1u<<8)
#define	RCC_AHB1SMENR_MDF1SMEN				(0x1u<<3)
#define	RCC_AHB1SMENR_FMACSMEN				(0x1u<<2)
#define	RCC_AHB1SMENR_CORDICSMEN			(0x1u<<1)
#define	RCC_AHB1SMENR_GPDMA1SMEN			(0x1u<<0)
#define	RCC_AHB1SMENR_SRAM1SMEN_B_0X0		(0x0u<<31)
#define	RCC_AHB1SMENR_SRAM1SMEN_B_0X1		(0x1u<<31)
#define	RCC_AHB1SMENR_DCACHE1SMEN_B_0X0		(0x0u<<30)
#define	RCC_AHB1SMENR_DCACHE1SMEN_B_0X1		(0x1u<<30)
#define	RCC_AHB1SMENR_ICACHESMEN_B_0X0		(0x0u<<29)
#define	RCC_AHB1SMENR_ICACHESMEN_B_0X1		(0x1u<<29)
#define	RCC_AHB1SMENR_BKPSRAMSMEN_B_0X0		(0x0u<<28)
#define	RCC_AHB1SMENR_BKPSRAMSMEN_B_0X1		(0x1u<<28)
#define	RCC_AHB1SMENR_GTZC1SMEN_B_0X0		(0x0u<<24)
#define	RCC_AHB1SMENR_GTZC1SMEN_B_0X1		(0x1u<<24)
#define	RCC_AHB1SMENR_DCACHE2SMEN_B_0X0		(0x0u<<21)
#define	RCC_AHB1SMENR_DCACHE2SMEN_B_0X1		(0x1u<<21)
#define	RCC_AHB1SMENR_GPU2DSMEN_B_0X0		(0x0u<<20)
#define	RCC_AHB1SMENR_GPU2DSMEN_B_0X1		(0x1u<<20)
#define	RCC_AHB1SMENR_GFXMMUSMEN_B_0X0		(0x0u<<19)
#define	RCC_AHB1SMENR_GFXMMUSMEN_B_0X1		(0x1u<<19)
#define	RCC_AHB1SMENR_DMA2DSMEN_B_0X0		(0x0u<<18)
#define	RCC_AHB1SMENR_DMA2DSMEN_B_0X1		(0x1u<<18)
#define	RCC_AHB1SMENR_RAMCFGSMEN_B_0X0		(0x0u<<17)
#define	RCC_AHB1SMENR_RAMCFGSMEN_B_0X1		(0x1u<<17)
#define	RCC_AHB1SMENR_TSCSMEN_B_0X0			(0x0u<<16)
#define	RCC_AHB1SMENR_TSCSMEN_B_0X1			(0x1u<<16)
#define	RCC_AHB1SMENR_JPEGSMEN_B_0X0		(0x0u<<15)
#define	RCC_AHB1SMENR_JPEGSMEN_B_0X1		(0x1u<<15)
#define	RCC_AHB1SMENR_CRCSMEN_B_0X0			(0x0u<<12)
#define	RCC_AHB1SMENR_CRCSMEN_B_0X1			(0x1u<<12)
#define	RCC_AHB1SMENR_FLASHSMEN_B_0X0		(0x0u<<8)
#define	RCC_AHB1SMENR_FLASHSMEN_B_0X1		(0x1u<<8)
#define	RCC_AHB1SMENR_MDF1SMEN_B_0X0		(0x0u<<3)
#define	RCC_AHB1SMENR_MDF1SMEN_B_0X1		(0x1u<<3)
#define	RCC_AHB1SMENR_FMACSMEN_B_0X0		(0x0u<<2)
#define	RCC_AHB1SMENR_FMACSMEN_B_0X1		(0x1u<<2)
#define	RCC_AHB1SMENR_CORDICSMEN_B_0X0		(0x0u<<1)
#define	RCC_AHB1SMENR_CORDICSMEN_B_0X1		(0x1u<<1)
#define	RCC_AHB1SMENR_GPDMA1SMEN_B_0X0		(0x0u<<0)
#define	RCC_AHB1SMENR_GPDMA1SMEN_B_0X1		(0x1u<<0)

// AHB2SMENR1 Configuration

#define	RCC_AHB2SMENR1_SRAM3SMEN			(0x1u<<31)
#define	RCC_AHB2SMENR1_SRAM2SMEN			(0x1u<<30)
#define	RCC_AHB2SMENR1_SDMMC2SMEN			(0x1u<<28)
#define	RCC_AHB2SMENR1_SDMMC1SMEN			(0x1u<<27)
#define	RCC_AHB2SMENR1_OTFDEC2SMEN			(0x1u<<24)
#define	RCC_AHB2SMENR1_OTFDEC1SMEN			(0x1u<<23)
#define	RCC_AHB2SMENR1_OCTOSPIMSMEN			(0x1u<<21)
#define	RCC_AHB2SMENR1_SAESSMEN				(0x1u<<20)
#define	RCC_AHB2SMENR1_PKASMEN				(0x1u<<19)
#define	RCC_AHB2SMENR1_RNGSMEN				(0x1u<<18)
#define	RCC_AHB2SMENR1_HASHSMEN				(0x1u<<17)
#define	RCC_AHB2SMENR1_AESSMEN				(0x1u<<16)
#define	RCC_AHB2SMENR1_OTGHSPHYSMEN			(0x1u<<15)
#define	RCC_AHB2SMENR1_OTGSMEN				(0x1u<<14)
#define	RCC_AHB2SMENR1_DCMI_PSSISMEN		(0x1u<<12)
#define	RCC_AHB2SMENR1_ADC12SMEN			(0x1u<<10)
#define	RCC_AHB2SMENR1_GPIOJSMEN			(0x1u<<9)
#define	RCC_AHB2SMENR1_GPIOISMEN			(0x1u<<8)
#define	RCC_AHB2SMENR1_GPIOHSMEN			(0x1u<<7)
#define	RCC_AHB2SMENR1_GPIOGSMEN			(0x1u<<6)
#define	RCC_AHB2SMENR1_GPIOFSMEN			(0x1u<<5)
#define	RCC_AHB2SMENR1_GPIOESMEN			(0x1u<<4)
#define	RCC_AHB2SMENR1_GPIODSMEN			(0x1u<<3)
#define	RCC_AHB2SMENR1_GPIOCSMEN			(0x1u<<2)
#define	RCC_AHB2SMENR1_GPIOBSMEN			(0x1u<<1)
#define	RCC_AHB2SMENR1_GPIOASMEN			(0x1u<<0)
#define	RCC_AHB2SMENR1_SRAM3SMEN_B_0X0		(0x0u<<31)
#define	RCC_AHB2SMENR1_SRAM3SMEN_B_0X1		(0x1u<<31)
#define	RCC_AHB2SMENR1_SRAM2SMEN_B_0X0		(0x0u<<30)
#define	RCC_AHB2SMENR1_SRAM2SMEN_B_0X1		(0x1u<<30)
#define	RCC_AHB2SMENR1_SDMMC2SMEN_B_0X0		(0x0u<<28)
#define	RCC_AHB2SMENR1_SDMMC2SMEN_B_0X1		(0x1u<<28)
#define	RCC_AHB2SMENR1_SDMMC1SMEN_B_0X0		(0x0u<<27)
#define	RCC_AHB2SMENR1_SDMMC1SMEN_B_0X1		(0x1u<<27)
#define	RCC_AHB2SMENR1_OTFDEC2SMEN_B_0X0	(0x0u<<24)
#define	RCC_AHB2SMENR1_OTFDEC2SMEN_B_0X1	(0x1u<<24)
#define	RCC_AHB2SMENR1_OTFDEC1SMEN_B_0X0	(0x0u<<23)
#define	RCC_AHB2SMENR1_OTFDEC1SMEN_B_0X1	(0x1u<<23)
#define	RCC_AHB2SMENR1_OCTOSPIMSMEN_B_0X0	(0x0u<<21)
#define	RCC_AHB2SMENR1_OCTOSPIMSMEN_B_0X1	(0x1u<<21)
#define	RCC_AHB2SMENR1_SAESSMEN_B_0X0		(0x0u<<20)
#define	RCC_AHB2SMENR1_SAESSMEN_B_0X1		(0x1u<<20)
#define	RCC_AHB2SMENR1_PKASMEN_B_0X0		(0x0u<<19)
#define	RCC_AHB2SMENR1_PKASMEN_B_0X1		(0x1u<<19)
#define	RCC_AHB2SMENR1_RNGSMEN_B_0X0		(0x0u<<18)
#define	RCC_AHB2SMENR1_RNGSMEN_B_0X1		(0x1u<<18)
#define	RCC_AHB2SMENR1_HASHSMEN_B_0X0		(0x0u<<17)
#define	RCC_AHB2SMENR1_HASHSMEN_B_0X1		(0x1u<<17)
#define	RCC_AHB2SMENR1_AESSMEN_B_0X0		(0x0u<<16)
#define	RCC_AHB2SMENR1_AESSMEN_B_0X1		(0x1u<<16)
#define	RCC_AHB2SMENR1_OTGHSPHYSMEN_B_0X0	(0x0u<<15)
#define	RCC_AHB2SMENR1_OTGHSPHYSMEN_B_0X1	(0x1u<<15)
#define	RCC_AHB2SMENR1_OTGSMEN_B_0X0		(0x0u<<14)
#define	RCC_AHB2SMENR1_OTGSMEN_B_0X1		(0x1u<<14)
#define	RCC_AHB2SMENR1_DCMI_PSSISMEN_B_0X0	(0x0u<<12)
#define	RCC_AHB2SMENR1_DCMI_PSSISMEN_B_0X1	(0x1u<<12)
#define	RCC_AHB2SMENR1_ADC12SMEN_B_0X0		(0x0u<<10)
#define	RCC_AHB2SMENR1_ADC12SMEN_B_0X1		(0x1u<<10)
#define	RCC_AHB2SMENR1_GPIOJSMEN_B_0X0		(0x0u<<9)
#define	RCC_AHB2SMENR1_GPIOJSMEN_B_0X1		(0x1u<<9)
#define	RCC_AHB2SMENR1_GPIOISMEN_B_0X0		(0x0u<<8)
#define	RCC_AHB2SMENR1_GPIOISMEN_B_0X1		(0x1u<<8)
#define	RCC_AHB2SMENR1_GPIOHSMEN_B_0X0		(0x0u<<7)
#define	RCC_AHB2SMENR1_GPIOHSMEN_B_0X1		(0x1u<<7)
#define	RCC_AHB2SMENR1_GPIOGSMEN_B_0X0		(0x0u<<6)
#define	RCC_AHB2SMENR1_GPIOGSMEN_B_0X1		(0x1u<<6)
#define	RCC_AHB2SMENR1_GPIOFSMEN_B_0X0		(0x0u<<5)
#define	RCC_AHB2SMENR1_GPIOFSMEN_B_0X1		(0x1u<<5)
#define	RCC_AHB2SMENR1_GPIOESMEN_B_0X0		(0x0u<<4)
#define	RCC_AHB2SMENR1_GPIOESMEN_B_0X1		(0x1u<<4)
#define	RCC_AHB2SMENR1_GPIODSMEN_B_0X0		(0x0u<<3)
#define	RCC_AHB2SMENR1_GPIODSMEN_B_0X1		(0x1u<<3)
#define	RCC_AHB2SMENR1_GPIOCSMEN_B_0X0		(0x0u<<2)
#define	RCC_AHB2SMENR1_GPIOCSMEN_B_0X1		(0x1u<<2)
#define	RCC_AHB2SMENR1_GPIOBSMEN_B_0X0		(0x0u<<1)
#define	RCC_AHB2SMENR1_GPIOBSMEN_B_0X1		(0x1u<<1)
#define	RCC_AHB2SMENR1_GPIOASMEN_B_0X0		(0x0u<<0)
#define	RCC_AHB2SMENR1_GPIOASMEN_B_0X1		(0x1u<<0)

// AHB2SMENR2 Configuration

#define	RCC_AHB2SMENR2_SRAM5SMEN			(0x1u<<31)
#define	RCC_AHB2SMENR2_SRAM6SMEN			(0x1u<<30)
#define	RCC_AHB2SMENR2_HSPI1SMEN			(0x1u<<12)
#define	RCC_AHB2SMENR2_OCTOSPI2SMEN			(0x1u<<8)
#define	RCC_AHB2SMENR2_OCTOSPI1SMEN			(0x1u<<4)
#define	RCC_AHB2SMENR2_FSMCSMEN				(0x1u<<0)
#define	RCC_AHB2SMENR2_SRAM5SMEN_B_0X0		(0x0u<<31)
#define	RCC_AHB2SMENR2_SRAM5SMEN_B_0X1		(0x1u<<31)
#define	RCC_AHB2SMENR2_SRAM6SMEN_B_0X0		(0x0u<<30)
#define	RCC_AHB2SMENR2_SRAM6SMEN_B_0X1		(0x1u<<30)
#define	RCC_AHB2SMENR2_HSPI1SMEN_B_0X0		(0x0u<<12)
#define	RCC_AHB2SMENR2_HSPI1SMEN_B_0X1		(0x1u<<12)
#define	RCC_AHB2SMENR2_OCTOSPI2SMEN_B_0X0	(0x0u<<8)
#define	RCC_AHB2SMENR2_OCTOSPI2SMEN_B_0X1	(0x1u<<8)
#define	RCC_AHB2SMENR2_OCTOSPI1SMEN_B_0X0	(0x0u<<4)
#define	RCC_AHB2SMENR2_OCTOSPI1SMEN_B_0X1	(0x1u<<4)
#define	RCC_AHB2SMENR2_FSMCSMEN_B_0X0		(0x0u<<0)
#define	RCC_AHB2SMENR2_FSMCSMEN_B_0X1		(0x1u<<0)

// AHB3SMENR Configuration

#define	RCC_AHB3SMENR_SRAM4SMEN				(0x1u<<31)
#define	RCC_AHB3SMENR_GTZC2SMEN				(0x1u<<12)
#define	RCC_AHB3SMENR_ADF1SMEN				(0x1u<<10)
#define	RCC_AHB3SMENR_LPDMA1SMEN			(0x1u<<9)
#define	RCC_AHB3SMENR_DAC1SMEN				(0x1u<<6)
#define	RCC_AHB3SMENR_ADC4SMEN				(0x1u<<5)
#define	RCC_AHB3SMENR_PWRSMEN				(0x1u<<2)
#define	RCC_AHB3SMENR_LPGPIO1SMEN			(0x1u<<0)
#define	RCC_AHB3SMENR_SRAM4SMEN_B_0X0		(0x0u<<31)
#define	RCC_AHB3SMENR_SRAM4SMEN_B_0X1		(0x1u<<31)
#define	RCC_AHB3SMENR_GTZC2SMEN_B_0X0		(0x0u<<12)
#define	RCC_AHB3SMENR_GTZC2SMEN_B_0X1		(0x1u<<12)
#define	RCC_AHB3SMENR_ADF1SMEN_B_0X0		(0x0u<<10)
#define	RCC_AHB3SMENR_ADF1SMEN_B_0X1		(0x1u<<10)
#define	RCC_AHB3SMENR_LPDMA1SMEN_B_0X0		(0x0u<<9)
#define	RCC_AHB3SMENR_LPDMA1SMEN_B_0X1		(0x1u<<9)
#define	RCC_AHB3SMENR_DAC1SMEN_B_0X0		(0x0u<<6)
#define	RCC_AHB3SMENR_DAC1SMEN_B_0X1		(0x1u<<6)
#define	RCC_AHB3SMENR_ADC4SMEN_B_0X0		(0x0u<<5)
#define	RCC_AHB3SMENR_ADC4SMEN_B_0X1		(0x1u<<5)
#define	RCC_AHB3SMENR_PWRSMEN_B_0X0			(0x0u<<2)
#define	RCC_AHB3SMENR_PWRSMEN_B_0X1			(0x1u<<2)
#define	RCC_AHB3SMENR_LPGPIO1SMEN_B_0X0		(0x0u<<0)
#define	RCC_AHB3SMENR_LPGPIO1SMEN_B_0X1		(0x1u<<0)

// APB1SMENR1 Configuration

#define	RCC_APB1SMENR1_USART6SMEN			(0x1u<<25)
#define	RCC_APB1SMENR1_CRSSMEN				(0x1u<<24)
#define	RCC_APB1SMENR1_I2C2SMEN				(0x1u<<22)
#define	RCC_APB1SMENR1_I2C1SMEN				(0x1u<<21)
#define	RCC_APB1SMENR1_UART5SMEN			(0x1u<<20)
#define	RCC_APB1SMENR1_UART4SMEN			(0x1u<<19)
#define	RCC_APB1SMENR1_USART3SMEN			(0x1u<<18)
#define	RCC_APB1SMENR1_USART2SMEN			(0x1u<<17)
#define	RCC_APB1SMENR1_SPI2SMEN				(0x1u<<14)
#define	RCC_APB1SMENR1_WWDGSMEN				(0x1u<<11)
#define	RCC_APB1SMENR1_TIM7SMEN				(0x1u<<5)
#define	RCC_APB1SMENR1_TIM6SMEN				(0x1u<<4)
#define	RCC_APB1SMENR1_TIM5SMEN				(0x1u<<3)
#define	RCC_APB1SMENR1_TIM4SMEN				(0x1u<<2)
#define	RCC_APB1SMENR1_TIM3SMEN				(0x1u<<1)
#define	RCC_APB1SMENR1_TIM2SMEN				(0x1u<<0)
#define	RCC_APB1SMENR1_USART6SMEN_B_0X0		(0x0u<<25)
#define	RCC_APB1SMENR1_USART6SMEN_B_0X1		(0x1u<<25)
#define	RCC_APB1SMENR1_CRSSMEN_B_0X0		(0x0u<<24)
#define	RCC_APB1SMENR1_CRSSMEN_B_0X1		(0x1u<<24)
#define	RCC_APB1SMENR1_I2C2SMEN_B_0X0		(0x0u<<22)
#define	RCC_APB1SMENR1_I2C2SMEN_B_0X1		(0x1u<<22)
#define	RCC_APB1SMENR1_I2C1SMEN_B_0X0		(0x0u<<21)
#define	RCC_APB1SMENR1_I2C1SMEN_B_0X1		(0x1u<<21)
#define	RCC_APB1SMENR1_UART5SMEN_B_0X0		(0x0u<<20)
#define	RCC_APB1SMENR1_UART5SMEN_B_0X1		(0x1u<<20)
#define	RCC_APB1SMENR1_UART4SMEN_B_0X0		(0x0u<<19)
#define	RCC_APB1SMENR1_UART4SMEN_B_0X1		(0x1u<<19)
#define	RCC_APB1SMENR1_USART3SMEN_B_0X0		(0x0u<<18)
#define	RCC_APB1SMENR1_USART3SMEN_B_0X1		(0x1u<<18)
#define	RCC_APB1SMENR1_USART2SMEN_B_0X0		(0x0u<<17)
#define	RCC_APB1SMENR1_USART2SMEN_B_0X1		(0x1u<<17)
#define	RCC_APB1SMENR1_SPI2SMEN_B_0X0		(0x0u<<14)
#define	RCC_APB1SMENR1_SPI2SMEN_B_0X1		(0x1u<<14)
#define	RCC_APB1SMENR1_WWDGSMEN_B_0X0		(0x0u<<11)
#define	RCC_APB1SMENR1_WWDGSMEN_B_0X1		(0x1u<<11)
#define	RCC_APB1SMENR1_TIM7SMEN_B_0X0		(0x0u<<5)
#define	RCC_APB1SMENR1_TIM7SMEN_B_0X1		(0x1u<<5)
#define	RCC_APB1SMENR1_TIM6SMEN_B_0X0		(0x0u<<4)
#define	RCC_APB1SMENR1_TIM6SMEN_B_0X1		(0x1u<<4)
#define	RCC_APB1SMENR1_TIM5SMEN_B_0X0		(0x0u<<3)
#define	RCC_APB1SMENR1_TIM5SMEN_B_0X1		(0x1u<<3)
#define	RCC_APB1SMENR1_TIM4SMEN_B_0X0		(0x0u<<2)
#define	RCC_APB1SMENR1_TIM4SMEN_B_0X1		(0x1u<<2)
#define	RCC_APB1SMENR1_TIM3SMEN_B_0X0		(0x0u<<1)
#define	RCC_APB1SMENR1_TIM3SMEN_B_0X1		(0x1u<<1)
#define	RCC_APB1SMENR1_TIM2SMEN_B_0X0		(0x0u<<0)
#define	RCC_APB1SMENR1_TIM2SMEN_B_0X1		(0x1u<<0)

// APB1SMENR2 Configuration

#define	RCC_APB1SMENR2_UCPD1SMEN			(0x1u<<23)
#define	RCC_APB1SMENR2_FDCAN1SMEN			(0x1u<<9)
#define	RCC_APB1SMENR2_I2C6SMEN				(0x1u<<7)
#define	RCC_APB1SMENR2_I2C5SMEN				(0x1u<<6)
#define	RCC_APB1SMENR2_LPTIM2SMEN			(0x1u<<5)
#define	RCC_APB1SMENR2_I2C4SMEN				(0x1u<<1)
#define	RCC_APB1SMENR2_UCPD1SMEN_B_0X0		(0x0u<<23)
#define	RCC_APB1SMENR2_UCPD1SMEN_B_0X1		(0x1u<<23)
#define	RCC_APB1SMENR2_FDCAN1SMEN_B_0X0		(0x0u<<9)
#define	RCC_APB1SMENR2_FDCAN1SMEN_B_0X1		(0x1u<<9)
#define	RCC_APB1SMENR2_I2C6SMEN_B_0X0		(0x0u<<7)
#define	RCC_APB1SMENR2_I2C6SMEN_B_0X1		(0x1u<<7)
#define	RCC_APB1SMENR2_I2C5SMEN_B_0X0		(0x0u<<6)
#define	RCC_APB1SMENR2_I2C5SMEN_B_0X1		(0x1u<<6)
#define	RCC_APB1SMENR2_LPTIM2SMEN_B_0X0		(0x0u<<5)
#define	RCC_APB1SMENR2_LPTIM2SMEN_B_0X1		(0x1u<<5)
#define	RCC_APB1SMENR2_I2C4SMEN_B_0X0		(0x0u<<1)
#define	RCC_APB1SMENR2_I2C4SMEN_B_0X1		(0x1u<<1)

// APB2SMENR Configuration

#define	RCC_APB2SMENR_DSISMEN				(0x1u<<27)
#define	RCC_APB2SMENR_LTDCSMEN				(0x1u<<26)
#define	RCC_APB2SMENR_GFXTIMSMEN			(0x1u<<25)
#define	RCC_APB2SMENR_USBSMEN				(0x1u<<24)
#define	RCC_APB2SMENR_SAI2SMEN				(0x1u<<22)
#define	RCC_APB2SMENR_SAI1SMEN				(0x1u<<21)
#define	RCC_APB2SMENR_TIM17SMEN				(0x1u<<18)
#define	RCC_APB2SMENR_TIM16SMEN				(0x1u<<17)
#define	RCC_APB2SMENR_TIM15SMEN				(0x1u<<16)
#define	RCC_APB2SMENR_USART1SMEN			(0x1u<<14)
#define	RCC_APB2SMENR_TIM8SMEN				(0x1u<<13)
#define	RCC_APB2SMENR_SPI1SMEN				(0x1u<<12)
#define	RCC_APB2SMENR_TIM1SMEN				(0x1u<<11)
#define	RCC_APB2SMENR_DSISMEN_B_0X0			(0x0u<<27)
#define	RCC_APB2SMENR_DSISMEN_B_0X1			(0x1u<<27)
#define	RCC_APB2SMENR_LTDCSMEN_B_0X0		(0x0u<<26)
#define	RCC_APB2SMENR_LTDCSMEN_B_0X1		(0x1u<<26)
#define	RCC_APB2SMENR_GFXTIMSMEN_B_0X0		(0x0u<<25)
#define	RCC_APB2SMENR_GFXTIMSMEN_B_0X1		(0x1u<<25)
#define	RCC_APB2SMENR_USBSMEN_B_0X0			(0x0u<<24)
#define	RCC_APB2SMENR_USBSMEN_B_0X1			(0x1u<<24)
#define	RCC_APB2SMENR_SAI2SMEN_B_0X0		(0x0u<<22)
#define	RCC_APB2SMENR_SAI2SMEN_B_0X1		(0x1u<<22)
#define	RCC_APB2SMENR_SAI1SMEN_B_0X0		(0x0u<<21)
#define	RCC_APB2SMENR_SAI1SMEN_B_0X1		(0x1u<<21)
#define	RCC_APB2SMENR_TIM17SMEN_B_0X0		(0x0u<<18)
#define	RCC_APB2SMENR_TIM17SMEN_B_0X1		(0x1u<<18)
#define	RCC_APB2SMENR_TIM16SMEN_B_0X0		(0x0u<<17)
#define	RCC_APB2SMENR_TIM16SMEN_B_0X1		(0x1u<<17)
#define	RCC_APB2SMENR_TIM15SMEN_B_0X0		(0x0u<<16)
#define	RCC_APB2SMENR_TIM15SMEN_B_0X1		(0x1u<<16)
#define	RCC_APB2SMENR_USART1SMEN_B_0X0		(0x0u<<14)
#define	RCC_APB2SMENR_USART1SMEN_B_0X1		(0x1u<<14)
#define	RCC_APB2SMENR_TIM8SMEN_B_0X0		(0x0u<<13)
#define	RCC_APB2SMENR_TIM8SMEN_B_0X1		(0x1u<<13)
#define	RCC_APB2SMENR_SPI1SMEN_B_0X0		(0x0u<<12)
#define	RCC_APB2SMENR_SPI1SMEN_B_0X1		(0x1u<<12)
#define	RCC_APB2SMENR_TIM1SMEN_B_0X0		(0x0u<<11)
#define	RCC_APB2SMENR_TIM1SMEN_B_0X1		(0x1u<<11)

// APB3SMENR Configuration

#define	RCC_APB3SMENR_RTCAPBSMEN			(0x1u<<21)
#define	RCC_APB3SMENR_VREFSMEN				(0x1u<<20)
#define	RCC_APB3SMENR_COMPSMEN				(0x1u<<15)
#define	RCC_APB3SMENR_OPAMPSMEN				(0x1u<<14)
#define	RCC_APB3SMENR_LPTIM4SMEN			(0x1u<<13)
#define	RCC_APB3SMENR_LPTIM3SMEN			(0x1u<<12)
#define	RCC_APB3SMENR_LPTIM1SMEN			(0x1u<<11)
#define	RCC_APB3SMENR_I2C3SMEN				(0x1u<<7)
#define	RCC_APB3SMENR_LPUART1SMEN			(0x1u<<6)
#define	RCC_APB3SMENR_SPI3SMEN				(0x1u<<5)
#define	RCC_APB3SMENR_SYSCFGSMEN			(0x1u<<1)
#define	RCC_APB3SMENR_RTCAPBSMEN_B_0X0		(0x0u<<21)
#define	RCC_APB3SMENR_RTCAPBSMEN_B_0X1		(0x1u<<21)
#define	RCC_APB3SMENR_VREFSMEN_B_0X0		(0x0u<<20)
#define	RCC_APB3SMENR_VREFSMEN_B_0X1		(0x1u<<20)
#define	RCC_APB3SMENR_COMPSMEN_B_0X0		(0x0u<<15)
#define	RCC_APB3SMENR_COMPSMEN_B_0X1		(0x1u<<15)
#define	RCC_APB3SMENR_OPAMPSMEN_B_0X0		(0x0u<<14)
#define	RCC_APB3SMENR_OPAMPSMEN_B_0X1		(0x1u<<14)
#define	RCC_APB3SMENR_LPTIM4SMEN_B_0X0		(0x0u<<13)
#define	RCC_APB3SMENR_LPTIM4SMEN_B_0X1		(0x1u<<13)
#define	RCC_APB3SMENR_LPTIM3SMEN_B_0X0		(0x0u<<12)
#define	RCC_APB3SMENR_LPTIM3SMEN_B_0X1		(0x1u<<12)
#define	RCC_APB3SMENR_LPTIM1SMEN_B_0X0		(0x0u<<11)
#define	RCC_APB3SMENR_LPTIM1SMEN_B_0X1		(0x1u<<11)
#define	RCC_APB3SMENR_I2C3SMEN_B_0X0		(0x0u<<7)
#define	RCC_APB3SMENR_I2C3SMEN_B_0X1		(0x1u<<7)
#define	RCC_APB3SMENR_LPUART1SMEN_B_0X0		(0x0u<<6)
#define	RCC_APB3SMENR_LPUART1SMEN_B_0X1		(0x1u<<6)
#define	RCC_APB3SMENR_SPI3SMEN_B_0X0		(0x0u<<5)
#define	RCC_APB3SMENR_SPI3SMEN_B_0X1		(0x1u<<5)
#define	RCC_APB3SMENR_SYSCFGSMEN_B_0X0		(0x0u<<1)
#define	RCC_APB3SMENR_SYSCFGSMEN_B_0X1		(0x1u<<1)

// SRDAMR Configuration

#define	RCC_SRDAMR_SRAM4AMEN				(0x1u<<31)
#define	RCC_SRDAMR_ADF1AMEN					(0x1u<<29)
#define	RCC_SRDAMR_LPDMA1AMEN				(0x1u<<28)
#define	RCC_SRDAMR_DAC1AMEN					(0x1u<<27)
#define	RCC_SRDAMR_LPGPIO1AMEN				(0x1u<<26)
#define	RCC_SRDAMR_ADC4AMEN					(0x1u<<25)
#define	RCC_SRDAMR_RTCAPBAMEN				(0x1u<<21)
#define	RCC_SRDAMR_VREFAMEN					(0x1u<<20)
#define	RCC_SRDAMR_COMPAMEN					(0x1u<<15)
#define	RCC_SRDAMR_OPAMPAMEN				(0x1u<<14)
#define	RCC_SRDAMR_LPTIM4AMEN				(0x1u<<13)
#define	RCC_SRDAMR_LPTIM3AMEN				(0x1u<<12)
#define	RCC_SRDAMR_LPTIM1AMEN				(0x1u<<11)
#define	RCC_SRDAMR_I2C3AMEN					(0x1u<<7)
#define	RCC_SRDAMR_LPUART1AMEN				(0x1u<<6)
#define	RCC_SRDAMR_SPI3AMEN					(0x1u<<5)
#define	RCC_SRDAMR_SRAM4AMEN_B_0X0			(0x0u<<31)
#define	RCC_SRDAMR_SRAM4AMEN_B_0X1			(0x1u<<31)
#define	RCC_SRDAMR_ADF1AMEN_B_0X0			(0x0u<<29)
#define	RCC_SRDAMR_ADF1AMEN_B_0X1			(0x1u<<29)
#define	RCC_SRDAMR_LPDMA1AMEN_B_0X0			(0x0u<<28)
#define	RCC_SRDAMR_LPDMA1AMEN_B_0X1			(0x1u<<28)
#define	RCC_SRDAMR_DAC1AMEN_B_0X0			(0x0u<<27)
#define	RCC_SRDAMR_DAC1AMEN_B_0X1			(0x1u<<27)
#define	RCC_SRDAMR_LPGPIO1AMEN_B_0X0		(0x0u<<26)
#define	RCC_SRDAMR_LPGPIO1AMEN_B_0X1		(0x1u<<26)
#define	RCC_SRDAMR_ADC4AMEN_B_0X0			(0x0u<<25)
#define	RCC_SRDAMR_ADC4AMEN_B_0X1			(0x1u<<25)
#define	RCC_SRDAMR_RTCAPBAMEN_B_0X0			(0x0u<<21)
#define	RCC_SRDAMR_RTCAPBAMEN_B_0X1			(0x1u<<21)
#define	RCC_SRDAMR_VREFAMEN_B_0X0			(0x0u<<20)
#define	RCC_SRDAMR_VREFAMEN_B_0X1			(0x1u<<20)
#define	RCC_SRDAMR_COMPAMEN_B_0X0			(0x0u<<15)
#define	RCC_SRDAMR_COMPAMEN_B_0X1			(0x1u<<15)
#define	RCC_SRDAMR_OPAMPAMEN_B_0X0			(0x0u<<14)
#define	RCC_SRDAMR_OPAMPAMEN_B_0X1			(0x1u<<14)
#define	RCC_SRDAMR_LPTIM4AMEN_B_0X0			(0x0u<<13)
#define	RCC_SRDAMR_LPTIM4AMEN_B_0X1			(0x1u<<13)
#define	RCC_SRDAMR_LPTIM3AMEN_B_0X0			(0x0u<<12)
#define	RCC_SRDAMR_LPTIM3AMEN_B_0X1			(0x1u<<12)
#define	RCC_SRDAMR_LPTIM1AMEN_B_0X0			(0x0u<<11)
#define	RCC_SRDAMR_LPTIM1AMEN_B_0X1			(0x1u<<11)
#define	RCC_SRDAMR_I2C3AMEN_B_0X0			(0x0u<<7)
#define	RCC_SRDAMR_I2C3AMEN_B_0X1			(0x1u<<7)
#define	RCC_SRDAMR_LPUART1AMEN_B_0X0		(0x0u<<6)
#define	RCC_SRDAMR_LPUART1AMEN_B_0X1		(0x1u<<6)
#define	RCC_SRDAMR_SPI3AMEN_B_0X0			(0x0u<<5)
#define	RCC_SRDAMR_SPI3AMEN_B_0X1			(0x1u<<5)

// CCIPR1 Configuration

#define	RCC_CCIPR1_TIMICSEL					(0x7u<<29)
#define	RCC_CCIPR1_TIMICSEL_0				(0x1u<<29)
#define	RCC_CCIPR1_ICLKSEL					(0x3u<<26)
#define	RCC_CCIPR1_ICLKSEL_0				(0x1u<<26)
#define	RCC_CCIPR1_FDCAN1SEL				(0x3u<<24)
#define	RCC_CCIPR1_FDCAN1SEL_0				(0x1u<<24)
#define	RCC_CCIPR1_SYSTICKSEL				(0x3u<<22)
#define	RCC_CCIPR1_SYSTICKSEL_0				(0x1u<<22)
#define	RCC_CCIPR1_SPI1SEL					(0x3u<<20)
#define	RCC_CCIPR1_SPI1SEL_0				(0x1u<<20)
#define	RCC_CCIPR1_LPTIM2SEL				(0x3u<<18)
#define	RCC_CCIPR1_LPTIM2SEL_0				(0x1u<<18)
#define	RCC_CCIPR1_SPI2SEL					(0x3u<<16)
#define	RCC_CCIPR1_SPI2SEL_0				(0x1u<<16)
#define	RCC_CCIPR1_I2C4SEL					(0x3u<<14)
#define	RCC_CCIPR1_I2C4SEL_0				(0x1u<<14)
#define	RCC_CCIPR1_I2C2SEL					(0x3u<<12)
#define	RCC_CCIPR1_I2C2SEL_0				(0x1u<<12)
#define	RCC_CCIPR1_I2C1SEL					(0x3u<<10)
#define	RCC_CCIPR1_I2C1SEL_0				(0x1u<<10)
#define	RCC_CCIPR1_UART5SEL					(0x3u<<8)
#define	RCC_CCIPR1_UART5SEL_0				(0x1u<<8)
#define	RCC_CCIPR1_UART4SEL					(0x3u<<6)
#define	RCC_CCIPR1_UART4SEL_0				(0x1u<<6)
#define	RCC_CCIPR1_USART3SEL				(0x3u<<4)
#define	RCC_CCIPR1_USART3SEL_0				(0x1u<<4)
#define	RCC_CCIPR1_USART2SEL				(0x3u<<2)
#define	RCC_CCIPR1_USART2SEL_0				(0x1u<<2)
#define	RCC_CCIPR1_USART1SEL				(0x3u<<0)
#define	RCC_CCIPR1_USART1SEL_0				(0x1u<<0)
#define	RCC_CCIPR1_TIMICSEL_B_0X4			(0x4u<<29)
#define	RCC_CCIPR1_TIMICSEL_B_0X5			(0x5u<<29)
#define	RCC_CCIPR1_TIMICSEL_B_0X6			(0x6u<<29)
#define	RCC_CCIPR1_TIMICSEL_B_0X7			(0x7u<<29)
#define	RCC_CCIPR1_ICLKSEL_B_0X0			(0x0u<<26)
#define	RCC_CCIPR1_ICLKSEL_B_0X1			(0x1u<<26)
#define	RCC_CCIPR1_ICLKSEL_B_0X2			(0x2u<<26)
#define	RCC_CCIPR1_ICLKSEL_B_0X3			(0x3u<<26)
#define	RCC_CCIPR1_FDCAN1SEL_B_0X0			(0x0u<<24)
#define	RCC_CCIPR1_FDCAN1SEL_B_0X1			(0x1u<<24)
#define	RCC_CCIPR1_FDCAN1SEL_B_0X2			(0x2u<<24)
#define	RCC_CCIPR1_FDCAN1SEL_B_0X3			(0x3u<<24)
#define	RCC_CCIPR1_SYSTICKSEL_B_0X0			(0x0u<<22)
#define	RCC_CCIPR1_SYSTICKSEL_B_0X1			(0x1u<<22)
#define	RCC_CCIPR1_SYSTICKSEL_B_0X2			(0x2u<<22)
#define	RCC_CCIPR1_SYSTICKSEL_B_0X3			(0x3u<<22)
#define	RCC_CCIPR1_SPI1SEL_B_0X0			(0x0u<<20)
#define	RCC_CCIPR1_SPI1SEL_B_0X1			(0x1u<<20)
#define	RCC_CCIPR1_SPI1SEL_B_0X2			(0x2u<<20)
#define	RCC_CCIPR1_SPI1SEL_B_0X3			(0x3u<<20)
#define	RCC_CCIPR1_LPTIM2SEL_B_0X0			(0x0u<<18)
#define	RCC_CCIPR1_LPTIM2SEL_B_0X1			(0x1u<<18)
#define	RCC_CCIPR1_LPTIM2SEL_B_0X2			(0x2u<<18)
#define	RCC_CCIPR1_LPTIM2SEL_B_0X3			(0x3u<<18)
#define	RCC_CCIPR1_SPI2SEL_B_0X0			(0x0u<<16)
#define	RCC_CCIPR1_SPI2SEL_B_0X1			(0x1u<<16)
#define	RCC_CCIPR1_SPI2SEL_B_0X2			(0x2u<<16)
#define	RCC_CCIPR1_SPI2SEL_B_0X3			(0x3u<<16)
#define	RCC_CCIPR1_I2C4SEL_B_0X0			(0x0u<<14)
#define	RCC_CCIPR1_I2C4SEL_B_0X1			(0x1u<<14)
#define	RCC_CCIPR1_I2C4SEL_B_0X2			(0x2u<<14)
#define	RCC_CCIPR1_I2C4SEL_B_0X3			(0x3u<<14)
#define	RCC_CCIPR1_I2C2SEL_B_0X0			(0x0u<<12)
#define	RCC_CCIPR1_I2C2SEL_B_0X1			(0x1u<<12)
#define	RCC_CCIPR1_I2C2SEL_B_0X2			(0x2u<<12)
#define	RCC_CCIPR1_I2C2SEL_B_0X3			(0x3u<<12)
#define	RCC_CCIPR1_I2C1SEL_B_0X0			(0x0u<<10)
#define	RCC_CCIPR1_I2C1SEL_B_0X1			(0x1u<<10)
#define	RCC_CCIPR1_I2C1SEL_B_0X2			(0x2u<<10)
#define	RCC_CCIPR1_I2C1SEL_B_0X3			(0x3u<<10)
#define	RCC_CCIPR1_UART5SEL_B_0X0			(0x0u<<8)
#define	RCC_CCIPR1_UART5SEL_B_0X1			(0x1u<<8)
#define	RCC_CCIPR1_UART5SEL_B_0X2			(0x2u<<8)
#define	RCC_CCIPR1_UART5SEL_B_0X3			(0x3u<<8)
#define	RCC_CCIPR1_UART4SEL_B_0X0			(0x0u<<6)
#define	RCC_CCIPR1_UART4SEL_B_0X1			(0x1u<<6)
#define	RCC_CCIPR1_UART4SEL_B_0X2			(0x2u<<6)
#define	RCC_CCIPR1_UART4SEL_B_0X3			(0x3u<<6)
#define	RCC_CCIPR1_USART3SEL_B_0X0			(0x0u<<4)
#define	RCC_CCIPR1_USART3SEL_B_0X1			(0x1u<<4)
#define	RCC_CCIPR1_USART3SEL_B_0X2			(0x2u<<4)
#define	RCC_CCIPR1_USART3SEL_B_0X3			(0x3u<<4)
#define	RCC_CCIPR1_USART2SEL_B_0X0			(0x0u<<2)
#define	RCC_CCIPR1_USART2SEL_B_0X1			(0x1u<<2)
#define	RCC_CCIPR1_USART2SEL_B_0X2			(0x2u<<2)
#define	RCC_CCIPR1_USART2SEL_B_0X3			(0x3u<<2)
#define	RCC_CCIPR1_USART1SEL_B_0X0			(0x0u<<0)
#define	RCC_CCIPR1_USART1SEL_B_0X1			(0x1u<<0)
#define	RCC_CCIPR1_USART1SEL_B_0X2			(0x2u<<0)
#define	RCC_CCIPR1_USART1SEL_B_0X3			(0x3u<<0)

// CCIPR2 Configuration

#define	RCC_CCIPR2_OTGHSSEL					(0x3u<<30)
#define	RCC_CCIPR2_OTGHSSEL_0				(0x1u<<30)
#define	RCC_CCIPR2_I2C6SEL					(0x3u<<26)
#define	RCC_CCIPR2_I2C6SEL_0				(0x1u<<26)
#define	RCC_CCIPR2_I2C5SEL					(0x3u<<24)
#define	RCC_CCIPR2_I2C5SEL_0				(0x1u<<24)
#define	RCC_CCIPR2_HSPI1SEL					(0x3u<<22)
#define	RCC_CCIPR2_HSPI1SEL_0				(0x1u<<22)
#define	RCC_CCIPR2_OCTOSPISEL				(0x3u<<20)
#define	RCC_CCIPR2_OCTOSPISEL_0				(0x1u<<20)
#define	RCC_CCIPR2_LTDCSEL					(0x1u<<18)
#define	RCC_CCIPR2_USART6SEL				(0x3u<<16)
#define	RCC_CCIPR2_USART6SEL_0				(0x1u<<16)
#define	RCC_CCIPR2_DSISEL					(0x1u<<15)
#define	RCC_CCIPR2_SDMMCSEL					(0x1u<<14)
#define	RCC_CCIPR2_RNGSEL					(0x3u<<12)
#define	RCC_CCIPR2_RNGSEL_0					(0x1u<<12)
#define	RCC_CCIPR2_SAESSEL					(0x1u<<11)
#define	RCC_CCIPR2_SAI2SEL					(0x7u<<8)
#define	RCC_CCIPR2_SAI2SEL_0				(0x1u<<8)
#define	RCC_CCIPR2_SAI1SEL					(0x7u<<5)
#define	RCC_CCIPR2_SAI1SEL_0				(0x1u<<5)
#define	RCC_CCIPR2_MDF1SEL					(0x7u<<0)
#define	RCC_CCIPR2_MDF1SEL_0				(0x1u<<0)
#define	RCC_CCIPR2_OTGHSSEL_B_0X0			(0x0u<<30)
#define	RCC_CCIPR2_OTGHSSEL_B_0X1			(0x1u<<30)
#define	RCC_CCIPR2_OTGHSSEL_B_0X2			(0x2u<<30)
#define	RCC_CCIPR2_OTGHSSEL_B_0X3			(0x3u<<30)
#define	RCC_CCIPR2_I2C6SEL_B_0X0			(0x0u<<26)
#define	RCC_CCIPR2_I2C6SEL_B_0X1			(0x1u<<26)
#define	RCC_CCIPR2_I2C6SEL_B_0X2			(0x2u<<26)
#define	RCC_CCIPR2_I2C6SEL_B_0X3			(0x3u<<26)
#define	RCC_CCIPR2_I2C5SEL_B_0X0			(0x0u<<24)
#define	RCC_CCIPR2_I2C5SEL_B_0X1			(0x1u<<24)
#define	RCC_CCIPR2_I2C5SEL_B_0X2			(0x2u<<24)
#define	RCC_CCIPR2_I2C5SEL_B_0X3			(0x3u<<24)
#define	RCC_CCIPR2_HSPI1SEL_B_0X0			(0x0u<<22)
#define	RCC_CCIPR2_HSPI1SEL_B_0X1			(0x1u<<22)
#define	RCC_CCIPR2_HSPI1SEL_B_0X2			(0x2u<<22)
#define	RCC_CCIPR2_HSPI1SEL_B_0X3			(0x3u<<22)
#define	RCC_CCIPR2_OCTOSPISEL_B_0X0			(0x0u<<20)
#define	RCC_CCIPR2_OCTOSPISEL_B_0X1			(0x1u<<20)
#define	RCC_CCIPR2_OCTOSPISEL_B_0X2			(0x2u<<20)
#define	RCC_CCIPR2_OCTOSPISEL_B_0X3			(0x3u<<20)
#define	RCC_CCIPR2_LTDCSEL_B_0X0			(0x0u<<18)
#define	RCC_CCIPR2_LTDCSEL_B_0X1			(0x1u<<18)
#define	RCC_CCIPR2_USART6SEL_B_0X0			(0x0u<<16)
#define	RCC_CCIPR2_USART6SEL_B_0X1			(0x1u<<16)
#define	RCC_CCIPR2_USART6SEL_B_0X2			(0x2u<<16)
#define	RCC_CCIPR2_USART6SEL_B_0X3			(0x3u<<16)
#define	RCC_CCIPR2_DSISEL_B_0X0				(0x0u<<15)
#define	RCC_CCIPR2_DSISEL_B_0X1				(0x1u<<15)
#define	RCC_CCIPR2_SDMMCSEL_B_0X0			(0x0u<<14)
#define	RCC_CCIPR2_SDMMCSEL_B_0X1			(0x1u<<14)
#define	RCC_CCIPR2_RNGSEL_B_0X0				(0x0u<<12)
#define	RCC_CCIPR2_RNGSEL_B_0X1				(0x1u<<12)
#define	RCC_CCIPR2_RNGSEL_B_0X2				(0x2u<<12)
#define	RCC_CCIPR2_RNGSEL_B_0X3				(0x3u<<12)
#define	RCC_CCIPR2_SAESSEL_B_0X0			(0x0u<<11)
#define	RCC_CCIPR2_SAESSEL_B_0X1			(0x1u<<11)
#define	RCC_CCIPR2_SAI2SEL_B_0X0			(0x0u<<8)
#define	RCC_CCIPR2_SAI2SEL_B_0X1			(0x1u<<8)
#define	RCC_CCIPR2_SAI2SEL_B_0X2			(0x2u<<8)
#define	RCC_CCIPR2_SAI2SEL_B_0X3			(0x3u<<8)
#define	RCC_CCIPR2_SAI2SEL_B_0X4			(0x4u<<8)
#define	RCC_CCIPR2_SAI1SEL_B_0X0			(0x0u<<5)
#define	RCC_CCIPR2_SAI1SEL_B_0X1			(0x1u<<5)
#define	RCC_CCIPR2_SAI1SEL_B_0X2			(0x2u<<5)
#define	RCC_CCIPR2_SAI1SEL_B_0X3			(0x3u<<5)
#define	RCC_CCIPR2_SAI1SEL_B_0X4			(0x4u<<5)
#define	RCC_CCIPR2_MDF1SEL_B_0X0			(0x0u<<0)
#define	RCC_CCIPR2_MDF1SEL_B_0X1			(0x1u<<0)
#define	RCC_CCIPR2_MDF1SEL_B_0X2			(0x2u<<0)
#define	RCC_CCIPR2_MDF1SEL_B_0X3			(0x3u<<0)
#define	RCC_CCIPR2_MDF1SEL_B_0X4			(0x4u<<0)

// CCIPR3 Configuration

#define	RCC_CCIPR3_ADF1SEL					(0x7u<<16)
#define	RCC_CCIPR3_ADF1SEL_0				(0x1u<<16)
#define	RCC_CCIPR3_DAC1SEL					(0x1u<<15)
#define	RCC_CCIPR3_ADCDACSEL				(0x7u<<12)
#define	RCC_CCIPR3_ADCDACSEL_0				(0x1u<<12)
#define	RCC_CCIPR3_LPTIM1SEL				(0x3u<<10)
#define	RCC_CCIPR3_LPTIM1SEL_0				(0x1u<<10)
#define	RCC_CCIPR3_LPTIM34SEL				(0x3u<<8)
#define	RCC_CCIPR3_LPTIM34SEL_0				(0x1u<<8)
#define	RCC_CCIPR3_I2C3SEL					(0x3u<<6)
#define	RCC_CCIPR3_I2C3SEL_0				(0x1u<<6)
#define	RCC_CCIPR3_SPI3SEL					(0x3u<<3)
#define	RCC_CCIPR3_SPI3SEL_0				(0x1u<<3)
#define	RCC_CCIPR3_LPUART1SEL				(0x7u<<0)
#define	RCC_CCIPR3_LPUART1SEL_0				(0x1u<<0)
#define	RCC_CCIPR3_ADF1SEL_B_0X0			(0x0u<<16)
#define	RCC_CCIPR3_ADF1SEL_B_0X1			(0x1u<<16)
#define	RCC_CCIPR3_ADF1SEL_B_0X2			(0x2u<<16)
#define	RCC_CCIPR3_ADF1SEL_B_0X3			(0x3u<<16)
#define	RCC_CCIPR3_ADF1SEL_B_0X4			(0x4u<<16)
#define	RCC_CCIPR3_DAC1SEL_B_0X0			(0x0u<<15)
#define	RCC_CCIPR3_DAC1SEL_B_0X1			(0x1u<<15)
#define	RCC_CCIPR3_ADCDACSEL_B_0X0			(0x0u<<12)
#define	RCC_CCIPR3_ADCDACSEL_B_0X1			(0x1u<<12)
#define	RCC_CCIPR3_ADCDACSEL_B_0X2			(0x2u<<12)
#define	RCC_CCIPR3_ADCDACSEL_B_0X3			(0x3u<<12)
#define	RCC_CCIPR3_ADCDACSEL_B_0X4			(0x4u<<12)
#define	RCC_CCIPR3_ADCDACSEL_B_0X5			(0x5u<<12)
#define	RCC_CCIPR3_LPTIM1SEL_B_0X0			(0x0u<<10)
#define	RCC_CCIPR3_LPTIM1SEL_B_0X1			(0x1u<<10)
#define	RCC_CCIPR3_LPTIM1SEL_B_0X2			(0x2u<<10)
#define	RCC_CCIPR3_LPTIM1SEL_B_0X3			(0x3u<<10)
#define	RCC_CCIPR3_LPTIM34SEL_B_0X0			(0x0u<<8)
#define	RCC_CCIPR3_LPTIM34SEL_B_0X1			(0x1u<<8)
#define	RCC_CCIPR3_LPTIM34SEL_B_0X2			(0x2u<<8)
#define	RCC_CCIPR3_LPTIM34SEL_B_0X3			(0x3u<<8)
#define	RCC_CCIPR3_I2C3SEL_B_0X0			(0x0u<<6)
#define	RCC_CCIPR3_I2C3SEL_B_0X1			(0x1u<<6)
#define	RCC_CCIPR3_I2C3SEL_B_0X2			(0x2u<<6)
#define	RCC_CCIPR3_I2C3SEL_B_0X3			(0x3u<<6)
#define	RCC_CCIPR3_SPI3SEL_B_0X0			(0x0u<<3)
#define	RCC_CCIPR3_SPI3SEL_B_0X1			(0x1u<<3)
#define	RCC_CCIPR3_SPI3SEL_B_0X2			(0x2u<<3)
#define	RCC_CCIPR3_SPI3SEL_B_0X3			(0x3u<<3)
#define	RCC_CCIPR3_LPUART1SEL_B_0X0			(0x0u<<0)
#define	RCC_CCIPR3_LPUART1SEL_B_0X1			(0x1u<<0)
#define	RCC_CCIPR3_LPUART1SEL_B_0X2			(0x2u<<0)
#define	RCC_CCIPR3_LPUART1SEL_B_0X3			(0x3u<<0)
#define	RCC_CCIPR3_LPUART1SEL_B_0X4			(0x4u<<0)

// BDCR Configuration

#define	RCC_BDCR_LSIPREDIV					(0x1u<<28)
#define	RCC_BDCR_LSIRDY						(0x1u<<27)
#define	RCC_BDCR_LSION						(0x1u<<26)
#define	RCC_BDCR_LSCOSEL					(0x1u<<25)
#define	RCC_BDCR_LSCOEN						(0x1u<<24)
#define	RCC_BDCR_BDRST						(0x1u<<16)
#define	RCC_BDCR_RTCEN						(0x1u<<15)
#define	RCC_BDCR_LSEGFON					(0x1u<<12)
#define	RCC_BDCR_LSESYSRDY					(0x1u<<11)
#define	RCC_BDCR_RTCSEL						(0x3u<<8)
#define	RCC_BDCR_RTCSEL_0					(0x1u<<8)
#define	RCC_BDCR_LSESYSEN					(0x1u<<7)
#define	RCC_BDCR_LSECSSD					(0x1u<<6)
#define	RCC_BDCR_LSECSSON					(0x1u<<5)
#define	RCC_BDCR_LSEDRV						(0x3u<<3)
#define	RCC_BDCR_LSEDRV_0					(0x1u<<3)
#define	RCC_BDCR_LSEBYP						(0x1u<<2)
#define	RCC_BDCR_LSERDY						(0x1u<<1)
#define	RCC_BDCR_LSEON						(0x1u<<0)
#define	RCC_BDCR_LSIPREDIV_B_0X0			(0x0u<<28)
#define	RCC_BDCR_LSIPREDIV_B_0X1			(0x1u<<28)
#define	RCC_BDCR_LSIRDY_B_0X0				(0x0u<<27)
#define	RCC_BDCR_LSIRDY_B_0X1				(0x1u<<27)
#define	RCC_BDCR_LSION_B_0X0				(0x0u<<26)
#define	RCC_BDCR_LSION_B_0X1				(0x1u<<26)
#define	RCC_BDCR_LSCOSEL_B_0X0				(0x0u<<25)
#define	RCC_BDCR_LSCOSEL_B_0X1				(0x1u<<25)
#define	RCC_BDCR_LSCOEN_B_0X0				(0x0u<<24)
#define	RCC_BDCR_LSCOEN_B_0X1				(0x1u<<24)
#define	RCC_BDCR_BDRST_B_0X0				(0x0u<<16)
#define	RCC_BDCR_BDRST_B_0X1				(0x1u<<16)
#define	RCC_BDCR_RTCEN_B_0X0				(0x0u<<15)
#define	RCC_BDCR_RTCEN_B_0X1				(0x1u<<15)
#define	RCC_BDCR_LSEGFON_B_0X0				(0x0u<<12)
#define	RCC_BDCR_LSEGFON_B_0X1				(0x1u<<12)
#define	RCC_BDCR_LSESYSRDY_B_0X0			(0x0u<<11)
#define	RCC_BDCR_LSESYSRDY_B_0X1			(0x1u<<11)
#define	RCC_BDCR_RTCSEL_B_0X0				(0x0u<<8)
#define	RCC_BDCR_RTCSEL_B_0X1				(0x1u<<8)
#define	RCC_BDCR_RTCSEL_B_0X2				(0x2u<<8)
#define	RCC_BDCR_RTCSEL_B_0X3				(0x3u<<8)
#define	RCC_BDCR_LSESYSEN_B_0X0				(0x0u<<7)
#define	RCC_BDCR_LSESYSEN_B_0X1				(0x1u<<7)
#define	RCC_BDCR_LSECSSD_B_0X0				(0x0u<<6)
#define	RCC_BDCR_LSECSSD_B_0X1				(0x1u<<6)
#define	RCC_BDCR_LSECSSON_B_0X0				(0x0u<<5)
#define	RCC_BDCR_LSECSSON_B_0X1				(0x1u<<5)
#define	RCC_BDCR_LSEDRV_B_0X0				(0x0u<<3)
#define	RCC_BDCR_LSEDRV_B_0X1				(0x1u<<3)
#define	RCC_BDCR_LSEDRV_B_0X2				(0x2u<<3)
#define	RCC_BDCR_LSEDRV_B_0X3				(0x3u<<3)
#define	RCC_BDCR_LSEBYP_B_0X0				(0x0u<<2)
#define	RCC_BDCR_LSEBYP_B_0X1				(0x1u<<2)
#define	RCC_BDCR_LSERDY_B_0X0				(0x0u<<1)
#define	RCC_BDCR_LSERDY_B_0X1				(0x1u<<1)
#define	RCC_BDCR_LSEON_B_0X0				(0x0u<<0)
#define	RCC_BDCR_LSEON_B_0X1				(0x1u<<0)

// CSR Configuration

#define	RCC_CSR_LPWRRSTF					(0x1u<<31)
#define	RCC_CSR_WWDGRSTF					(0x1u<<30)
#define	RCC_CSR_IWDGRSTF					(0x1u<<29)
#define	RCC_CSR_SFTRSTF						(0x1u<<28)
#define	RCC_CSR_BORRSTF						(0x1u<<27)
#define	RCC_CSR_PINRSTF						(0x1u<<26)
#define	RCC_CSR_OBLRSTF						(0x1u<<25)
#define	RCC_CSR_RMVF						(0x1u<<23)
#define	RCC_CSR_MSISSRANGE					(0xFu<<12)
#define	RCC_CSR_MSISSRANGE_0				(0x1u<<12)
#define	RCC_CSR_MSIKSRANGE					(0xFu<<8)
#define	RCC_CSR_MSIKSRANGE_0				(0x1u<<8)
#define	RCC_CSR_LPWRRSTF_B_0X0				(0x0u<<31)
#define	RCC_CSR_LPWRRSTF_B_0X1				(0x1u<<31)
#define	RCC_CSR_WWDGRSTF_B_0X0				(0x0u<<30)
#define	RCC_CSR_WWDGRSTF_B_0X1				(0x1u<<30)
#define	RCC_CSR_IWDGRSTF_B_0X0				(0x0u<<29)
#define	RCC_CSR_IWDGRSTF_B_0X1				(0x1u<<29)
#define	RCC_CSR_SFTRSTF_B_0X0				(0x0u<<28)
#define	RCC_CSR_SFTRSTF_B_0X1				(0x1u<<28)
#define	RCC_CSR_BORRSTF_B_0X0				(0x0u<<27)
#define	RCC_CSR_BORRSTF_B_0X1				(0x1u<<27)
#define	RCC_CSR_PINRSTF_B_0X0				(0x0u<<26)
#define	RCC_CSR_PINRSTF_B_0X1				(0x1u<<26)
#define	RCC_CSR_OBLRSTF_B_0X0				(0x0u<<25)
#define	RCC_CSR_OBLRSTF_B_0X1				(0x1u<<25)
#define	RCC_CSR_RMVF_B_0X0					(0x0u<<23)
#define	RCC_CSR_RMVF_B_0X1					(0x1u<<23)
#define	RCC_CSR_MSISSRANGE_B_0X4			(0x4u<<12)
#define	RCC_CSR_MSISSRANGE_B_0X5			(0x5u<<12)
#define	RCC_CSR_MSISSRANGE_B_0X6			(0x6u<<12)
#define	RCC_CSR_MSISSRANGE_B_0X7			(0x7u<<12)
#define	RCC_CSR_MSISSRANGE_B_0X8			(0x8u<<12)
#define	RCC_CSR_MSIKSRANGE_B_0X4			(0x4u<<8)
#define	RCC_CSR_MSIKSRANGE_B_0X5			(0x5u<<8)
#define	RCC_CSR_MSIKSRANGE_B_0X6			(0x6u<<8)
#define	RCC_CSR_MSIKSRANGE_B_0X7			(0x7u<<8)
#define	RCC_CSR_MSIKSRANGE_B_0X8			(0x8u<<8)

// SECCFGR Configuration

#define	RCC_SECCFGR_RMVFSEC					(0x1u<<12)
#define	RCC_SECCFGR_HSI48SEC				(0x1u<<11)
#define	RCC_SECCFGR_ICLKSEC					(0x1u<<10)
#define	RCC_SECCFGR_PLL3SEC					(0x1u<<9)
#define	RCC_SECCFGR_PLL2SEC					(0x1u<<8)
#define	RCC_SECCFGR_PLL1SEC					(0x1u<<7)
#define	RCC_SECCFGR_PRESCSEC				(0x1u<<6)
#define	RCC_SECCFGR_SYSCLKSEC				(0x1u<<5)
#define	RCC_SECCFGR_LSESEC					(0x1u<<4)
#define	RCC_SECCFGR_LSISEC					(0x1u<<3)
#define	RCC_SECCFGR_MSISEC					(0x1u<<2)
#define	RCC_SECCFGR_HSESEC					(0x1u<<1)
#define	RCC_SECCFGR_HSISEC					(0x1u<<0)
#define	RCC_SECCFGR_RMVFSEC_B_0X0			(0x0u<<12)
#define	RCC_SECCFGR_RMVFSEC_B_0X1			(0x1u<<12)
#define	RCC_SECCFGR_HSI48SEC_B_0X0			(0x0u<<11)
#define	RCC_SECCFGR_HSI48SEC_B_0X1			(0x1u<<11)
#define	RCC_SECCFGR_ICLKSEC_B_0X0			(0x0u<<10)
#define	RCC_SECCFGR_ICLKSEC_B_0X1			(0x1u<<10)
#define	RCC_SECCFGR_PLL3SEC_B_0X0			(0x0u<<9)
#define	RCC_SECCFGR_PLL3SEC_B_0X1			(0x1u<<9)
#define	RCC_SECCFGR_PLL2SEC_B_0X0			(0x0u<<8)
#define	RCC_SECCFGR_PLL2SEC_B_0X1			(0x1u<<8)
#define	RCC_SECCFGR_PLL1SEC_B_0X0			(0x0u<<7)
#define	RCC_SECCFGR_PLL1SEC_B_0X1			(0x1u<<7)
#define	RCC_SECCFGR_PRESCSEC_B_0X0			(0x0u<<6)
#define	RCC_SECCFGR_PRESCSEC_B_0X1			(0x1u<<6)
#define	RCC_SECCFGR_SYSCLKSEC_B_0X0			(0x0u<<5)
#define	RCC_SECCFGR_SYSCLKSEC_B_0X1			(0x1u<<5)
#define	RCC_SECCFGR_LSESEC_B_0X0			(0x0u<<4)
#define	RCC_SECCFGR_LSESEC_B_0X1			(0x1u<<4)
#define	RCC_SECCFGR_LSISEC_B_0X0			(0x0u<<3)
#define	RCC_SECCFGR_LSISEC_B_0X1			(0x1u<<3)
#define	RCC_SECCFGR_MSISEC_B_0X0			(0x0u<<2)
#define	RCC_SECCFGR_MSISEC_B_0X1			(0x1u<<2)
#define	RCC_SECCFGR_HSESEC_B_0X0			(0x0u<<1)
#define	RCC_SECCFGR_HSESEC_B_0X1			(0x1u<<1)
#define	RCC_SECCFGR_HSISEC_B_0X0			(0x0u<<0)
#define	RCC_SECCFGR_HSISEC_B_0X1			(0x1u<<0)

// PRIVCFGR Configuration

#define	RCC_PRIVCFGR_NSPRIV					(0x1u<<1)
#define	RCC_PRIVCFGR_SPRIV					(0x1u<<0)
#define	RCC_PRIVCFGR_NSPRIV_B_0X0			(0x0u<<1)
#define	RCC_PRIVCFGR_NSPRIV_B_0X1			(0x1u<<1)
#define	RCC_PRIVCFGR_SPRIV_B_0X0			(0x0u<<0)
#define	RCC_PRIVCFGR_SPRIV_B_0X1			(0x1u<<0)
