Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Thu May 04 11:04:38 2017
| Host         : LAOLUO-PC running 64-bit major release  (build 7600)
| Command      : report_control_sets -verbose -file ad9767_test_control_sets_placed.rpt
| Design       : ad9767_test
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     2 |
| Minimum Number of register sites lost to control set restrictions |    10 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              11 |            3 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------+---------------+-----------------------+------------------+----------------+
|       Clock Signal      | Enable Signal |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+-------------------------+---------------+-----------------------+------------------+----------------+
| ~PLL_inst/inst/clk_out2 |               |                       |                3 |              3 |
| ~PLL_inst/inst/clk_out2 |               | trig_data[11]_i_1_n_0 |                3 |             11 |
+-------------------------+---------------+-----------------------+------------------+----------------+


