#! /nfs_cadtools/opensource/iverilog/instl_dir/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/nfs_cadtools/opensource/iverilog/instl_dir/lib/ivl/system.vpi";
:vpi_module "/nfs_cadtools/opensource/iverilog/instl_dir/lib/ivl/vhdl_sys.vpi";
:vpi_module "/nfs_cadtools/opensource/iverilog/instl_dir/lib/ivl/vhdl_textio.vpi";
:vpi_module "/nfs_cadtools/opensource/iverilog/instl_dir/lib/ivl/v2005_math.vpi";
:vpi_module "/nfs_cadtools/opensource/iverilog/instl_dir/lib/ivl/va_math.vpi";
:vpi_module "/nfs_cadtools/opensource/iverilog/instl_dir/lib/ivl/v2009.vpi";
S_0xfdd870 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xfdc940 .scope module, "BOOT_CLOCK" "BOOT_CLOCK" 3 10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "O";
P_0xc5dc50 .param/real "HALF_PERIOD" 1 3 15, Cr<m6400000000000000gfc5>; value=12.5000
P_0xc5dc90 .param/real "PERIOD" 0 3 11, Cr<m6400000000000000gfc6>; value=25.0000
v0xeb83b0_0 .var "O", 0 0;
S_0xf603d0 .scope module, "CARRY" "CARRY" 4 10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "P";
    .port_info 1 /INPUT 1 "G";
    .port_info 2 /INPUT 1 "CIN";
    .port_info 3 /OUTPUT 1 "O";
    .port_info 4 /OUTPUT 1 "COUT";
o0x7f427d9ba138 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f427d9ba078 .functor BUFZ 1, C4<z>; HiZ drive
L_0x102b140 .functor XOR 1, o0x7f427d9ba138, o0x7f427d9ba078, C4<0>, C4<0>;
v0xf0f920_0 .net "CIN", 0 0, o0x7f427d9ba078;  0 drivers
v0xf0f120_0 .net "COUT", 0 0, L_0x102a3e0;  1 drivers
o0x7f427d9ba0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0xf0f1e0_0 .net "G", 0 0, o0x7f427d9ba0d8;  0 drivers
v0xf0e970_0 .net "O", 0 0, L_0x102a4e0;  1 drivers
v0xf0ea30_0 .net "P", 0 0, o0x7f427d9ba138;  0 drivers
v0xf0e690_0 .net *"_ivl_3", 0 0, L_0x102a5b0;  1 drivers
v0xf0e320_0 .net *"_ivl_5", 0 0, L_0x102b140;  1 drivers
v0xf0e020_0 .net *"_ivl_7", 1 0, L_0x102a7b0;  1 drivers
L_0x102a3e0 .part L_0x102a7b0, 1, 1;
L_0x102a4e0 .part L_0x102a7b0, 0, 1;
L_0x102a5b0 .functor MUXZ 1, o0x7f427d9ba0d8, o0x7f427d9ba078, o0x7f427d9ba138, C4<>;
L_0x102a7b0 .concat [ 1 1 0 0], L_0x102b140, L_0x102a5b0;
S_0xf582c0 .scope module, "CLK_BUF" "CLK_BUF" 5 10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
o0x7f427d9ba2e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1028820 .functor BUFZ 1, o0x7f427d9ba2e8, C4<0>, C4<0>, C4<0>;
v0xf0db90_0 .net "I", 0 0, o0x7f427d9ba2e8;  0 drivers
v0xf0d500_0 .net "O", 0 0, L_0x1028820;  1 drivers
S_0xf59880 .scope module, "DFFNRE" "DFFNRE" 6 11;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Q";
o0x7f427d9ba3a8 .functor BUFZ 1, C4<z>; HiZ drive
v0xe9fa00_0 .net "C", 0 0, o0x7f427d9ba3a8;  0 drivers
o0x7f427d9ba3d8 .functor BUFZ 1, C4<z>; HiZ drive
v0xe9fac0_0 .net "D", 0 0, o0x7f427d9ba3d8;  0 drivers
o0x7f427d9ba408 .functor BUFZ 1, C4<z>; HiZ drive
v0xf0cd90_0 .net "E", 0 0, o0x7f427d9ba408;  0 drivers
v0xf0ce30_0 .var "Q", 0 0;
o0x7f427d9ba468 .functor BUFZ 1, C4<z>; HiZ drive
v0xf09f70_0 .net "R", 0 0, o0x7f427d9ba468;  0 drivers
E_0xf0e790 .event negedge, v0xf09f70_0, v0xe9fa00_0;
S_0xf4f610 .scope module, "DFFRE" "DFFRE" 7 11;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Q";
o0x7f427d9ba588 .functor BUFZ 1, C4<z>; HiZ drive
v0xf0ab60_0 .net "C", 0 0, o0x7f427d9ba588;  0 drivers
o0x7f427d9ba5b8 .functor BUFZ 1, C4<z>; HiZ drive
v0xf0a800_0 .net "D", 0 0, o0x7f427d9ba5b8;  0 drivers
o0x7f427d9ba5e8 .functor BUFZ 1, C4<z>; HiZ drive
v0xf0a8c0_0 .net "E", 0 0, o0x7f427d9ba5e8;  0 drivers
v0xea7500_0 .var "Q", 0 0;
o0x7f427d9ba648 .functor BUFZ 1, C4<z>; HiZ drive
v0xea75c0_0 .net "R", 0 0, o0x7f427d9ba648;  0 drivers
E_0xf0dc70/0 .event negedge, v0xea75c0_0;
E_0xf0dc70/1 .event posedge, v0xf0ab60_0;
E_0xf0dc70 .event/or E_0xf0dc70/0, E_0xf0dc70/1;
S_0xf4f260 .scope module, "DSP19X2" "DSP19X2" 8 10;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "A1";
    .port_info 1 /INPUT 9 "B1";
    .port_info 2 /OUTPUT 19 "Z1";
    .port_info 3 /OUTPUT 9 "DLY_B1";
    .port_info 4 /INPUT 10 "A2";
    .port_info 5 /INPUT 9 "B2";
    .port_info 6 /OUTPUT 19 "Z2";
    .port_info 7 /OUTPUT 9 "DLY_B2";
    .port_info 8 /INPUT 1 "CLK";
    .port_info 9 /INPUT 1 "RESET";
    .port_info 10 /INPUT 5 "ACC_FIR";
    .port_info 11 /INPUT 3 "FEEDBACK";
    .port_info 12 /INPUT 1 "LOAD_ACC";
    .port_info 13 /INPUT 1 "UNSIGNED_A";
    .port_info 14 /INPUT 1 "UNSIGNED_B";
    .port_info 15 /INPUT 1 "SATURATE";
    .port_info 16 /INPUT 5 "SHIFT_RIGHT";
    .port_info 17 /INPUT 1 "ROUND";
    .port_info 18 /INPUT 1 "SUBTRACT";
P_0xb597b0 .param/l "COEFF1_0" 0 8 12, C4<0000000000>;
P_0xb597f0 .param/l "COEFF1_1" 0 8 13, C4<0000000000>;
P_0xb59830 .param/l "COEFF1_2" 0 8 14, C4<0000000000>;
P_0xb59870 .param/l "COEFF1_3" 0 8 15, C4<0000000000>;
P_0xb598b0 .param/l "COEFF2_0" 0 8 16, C4<0000000000>;
P_0xb598f0 .param/l "COEFF2_1" 0 8 17, C4<0000000000>;
P_0xb59930 .param/l "COEFF2_2" 0 8 18, C4<0000000000>;
P_0xb59970 .param/l "COEFF2_3" 0 8 19, C4<0000000000>;
P_0xb599b0 .param/str "DSP_MODE" 0 8 11, "MULTIPLY_ACCUMULATE";
P_0xb599f0 .param/str "INPUT_REG_EN" 0 8 21, "TRUE";
P_0xb59a30 .param/str "OUTPUT_REG_EN" 0 8 20, "TRUE";
L_0x102aae0 .functor BUFZ 9, v0xf5fcb0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x102ab80 .functor BUFZ 9, v0xfddbc0_0, C4<000000000>, C4<000000000>, C4<000000000>;
o0x7f427d9ba768 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v0xe18f90_0 .net "A1", 9 0, o0x7f427d9ba768;  0 drivers
o0x7f427d9ba798 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v0xe176b0_0 .net "A2", 9 0, o0x7f427d9ba798;  0 drivers
o0x7f427d9ba7c8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0xe17790_0 .net "ACC_FIR", 4 0, o0x7f427d9ba7c8;  0 drivers
o0x7f427d9ba7f8 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
v0xe07ec0_0 .net "B1", 8 0, o0x7f427d9ba7f8;  0 drivers
o0x7f427d9ba828 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
v0xe07fa0_0 .net "B2", 8 0, o0x7f427d9ba828;  0 drivers
o0x7f427d9ba858 .functor BUFZ 1, C4<z>; HiZ drive
v0xe07d30_0 .net "CLK", 0 0, o0x7f427d9ba858;  0 drivers
v0xe07df0_0 .net "DLY_B1", 8 0, L_0x102aae0;  1 drivers
v0xe04d40_0 .net "DLY_B2", 8 0, L_0x102ab80;  1 drivers
o0x7f427d9ba8e8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0xe04b50_0 .net "FEEDBACK", 2 0, o0x7f427d9ba8e8;  0 drivers
o0x7f427d9ba918 .functor BUFZ 1, C4<z>; HiZ drive
v0xfde890_0 .net "LOAD_ACC", 0 0, o0x7f427d9ba918;  0 drivers
o0x7f427d9ba948 .functor BUFZ 1, C4<z>; HiZ drive
v0xfde950_0 .net "RESET", 0 0, o0x7f427d9ba948;  0 drivers
o0x7f427d9ba978 .functor BUFZ 1, C4<z>; HiZ drive
v0xfde580_0 .net "ROUND", 0 0, o0x7f427d9ba978;  0 drivers
o0x7f427d9ba9a8 .functor BUFZ 1, C4<z>; HiZ drive
v0xfde620_0 .net "SATURATE", 0 0, o0x7f427d9ba9a8;  0 drivers
o0x7f427d9ba9d8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0xfde240_0 .net "SHIFT_RIGHT", 4 0, o0x7f427d9ba9d8;  0 drivers
o0x7f427d9baa08 .functor BUFZ 1, C4<z>; HiZ drive
v0xfde320_0 .net "SUBTRACT", 0 0, o0x7f427d9baa08;  0 drivers
o0x7f427d9baa38 .functor BUFZ 1, C4<z>; HiZ drive
v0xfddf00_0 .net "UNSIGNED_A", 0 0, o0x7f427d9baa38;  0 drivers
o0x7f427d9baa68 .functor BUFZ 1, C4<z>; HiZ drive
v0xfddfc0_0 .net "UNSIGNED_B", 0 0, o0x7f427d9baa68;  0 drivers
v0xfdbaf0_0 .net "Z1", 18 0, L_0x102a8f0;  1 drivers
v0xfdbbb0_0 .net "Z2", 18 0, L_0x102a9c0;  1 drivers
v0xfdb7b0_0 .var "a1_int", 9 0;
v0xfdb890_0 .var "a1_reg", 9 0;
v0xfdb440_0 .var "a2_int", 9 0;
v0xfdb500_0 .var "a2_reg", 9 0;
v0xe5eee0_0 .var "acc_fir_int", 4 0;
v0xe5efc0_0 .var "acc_fir_reg", 4 0;
v0xf90420_0 .var/s "accumulator", 63 0;
v0xf90500_0 .var/s "add_sub_in", 63 0;
v0xe10250_0 .var/s "add_sub_out", 63 0;
v0xe10310_0 .var "b1_int", 8 0;
v0xe66d40_0 .var "b1_reg", 8 0;
v0xe66e20_0 .var "b2_int", 8 0;
v0xf5fbd0_0 .var "b2_reg", 8 0;
v0xf5fcb0_0 .var "dly_b1", 8 0;
v0xfddbc0_0 .var "dly_b2", 8 0;
v0xf57de0_0 .var "feedback_int", 2 0;
v0xf57ec0_0 .var "feedback_reg", 2 0;
v0xf575f0_0 .var "load_acc_int", 0 0;
v0xf576b0_0 .var "load_acc_reg", 0 0;
v0xf48e40_0 .var "mult_a1", 9 0;
v0xf48f20_0 .var "mult_a2", 9 0;
v0xf48650_0 .var "mult_b1", 8 0;
v0xf48730_0 .var "mult_b2", 8 0;
v0xcb5c80_0 .var/s "mult_out", 63 0;
v0xcb5d60_0 .var/s "mult_out1", 31 0;
v0xcb2a60_0 .var/s "mult_out2", 31 0;
v0xcb2b40_0 .var/s "pre_shift", 63 0;
v0xcb2c20_0 .var/s "round_f0", 31 0;
v0xb9c1d0_0 .var/s "round_f1", 31 0;
v0xb9c2b0_0 .var "round_int", 0 0;
v0xb9c370_0 .var "round_reg1", 0 0;
v0xb9c430_0 .var "round_reg2", 0 0;
v0xb9c4f0_0 .var/s "saturate_f0", 18 0;
v0xb9c5d0_0 .var/s "saturate_f1", 18 0;
v0xb700e0_0 .var "saturate_int", 0 0;
v0xb701a0_0 .var "saturate_reg1", 0 0;
v0xb70260_0 .var "saturate_reg2", 0 0;
v0xb70320_0 .var/s "shift_right_f0", 31 0;
v0xb70400_0 .var/s "shift_right_f1", 31 0;
v0xb704e0_0 .var "shift_right_int", 4 0;
v0xbe9440_0 .var "shift_right_reg1", 4 0;
v0xbe9520_0 .var "shift_right_reg2", 4 0;
v0xbe9600_0 .var "subtract_int", 0 0;
v0xbe96c0_0 .var "subtract_reg", 0 0;
v0xbe9780_0 .var "unsigned_a_int", 0 0;
v0xbe9840_0 .var "unsigned_a_reg", 0 0;
v0xd22790_0 .var "unsigned_b_int", 0 0;
v0xcb2850_0 .var "unsigned_b_reg", 0 0;
v0xcb2910_0 .var "z_out", 37 0;
v0xb6cc50_0 .var "z_out_reg", 37 0;
E_0xea70b0 .event edge, v0xfde240_0;
E_0xea7130 .event edge, v0xe17790_0;
E_0xe9f230 .event posedge, v0xfde950_0, v0xe07d30_0;
E_0xe9f290/0 .event edge, v0xf90420_0, v0xcb2b40_0, v0xb704e0_0, v0xb9c2b0_0;
E_0xe9f290/1 .event edge, v0xb70320_0, v0xb70400_0, v0xb700e0_0, v0xbe9780_0;
E_0xe9f290/2 .event edge, v0xd22790_0, v0xcb2c20_0, v0xb9c1d0_0, v0xb9c5d0_0;
E_0xe9f290/3 .event edge, v0xb9c4f0_0;
E_0xe9f290 .event/or E_0xe9f290/0, E_0xe9f290/1, E_0xe9f290/2, E_0xe9f290/3;
E_0xe66840 .event edge, v0xbe9600_0, v0xf90500_0, v0xcb5c80_0;
E_0xe66880/0 .event edge, v0xbe9780_0, v0xd22790_0, v0xf48e40_0, v0xf48650_0;
E_0xe66880/1 .event edge, v0xf48f20_0, v0xf48730_0, v0xcb2a60_0, v0xcb5d60_0;
E_0xe66880 .event/or E_0xe66880/0, E_0xe66880/1;
E_0xe66950/0 .event edge, v0xf57de0_0, v0xfdb7b0_0, v0xe10310_0, v0xfdb440_0;
E_0xe66950/1 .event edge, v0xe66e20_0, v0xf90420_0, v0xbe9780_0, v0xe5eee0_0;
E_0xe66950 .event/or E_0xe66950/0, E_0xe66950/1;
E_0xfdb190/0 .event edge, v0xfdb890_0, v0xfdb500_0, v0xe66d40_0, v0xf5fbd0_0;
E_0xfdb190/1 .event edge, v0xbe96c0_0, v0xe5efc0_0, v0xf57ec0_0, v0xf576b0_0;
E_0xfdb190/2 .event edge, v0xbe9840_0, v0xcb2850_0, v0xbe9520_0, v0xb9c430_0;
E_0xfdb190/3 .event edge, v0xb70260_0;
E_0xfdb190 .event/or E_0xfdb190/0, E_0xfdb190/1, E_0xfdb190/2, E_0xfdb190/3;
L_0x102a8f0 .part v0xb6cc50_0, 0, 19;
L_0x102a9c0 .part v0xb6cc50_0, 19, 19;
S_0xf4e8a0 .scope module, "DSP38" "DSP38" 9 10;
 .timescale -9 -12;
    .port_info 0 /INPUT 20 "A";
    .port_info 1 /INPUT 18 "B";
    .port_info 2 /INPUT 6 "ACC_FIR";
    .port_info 3 /OUTPUT 38 "Z";
    .port_info 4 /OUTPUT 18 "DLY_B";
    .port_info 5 /INPUT 1 "CLK";
    .port_info 6 /INPUT 1 "RESET";
    .port_info 7 /INPUT 3 "FEEDBACK";
    .port_info 8 /INPUT 1 "LOAD_ACC";
    .port_info 9 /INPUT 1 "SATURATE";
    .port_info 10 /INPUT 6 "SHIFT_RIGHT";
    .port_info 11 /INPUT 1 "ROUND";
    .port_info 12 /INPUT 1 "SUBTRACT";
    .port_info 13 /INPUT 1 "UNSIGNED_A";
    .port_info 14 /INPUT 1 "UNSIGNED_B";
P_0xbab9e0 .param/l "COEFF_0" 0 9 12, C4<00000000000000000000>;
P_0xbaba20 .param/l "COEFF_1" 0 9 13, C4<00000000000000000000>;
P_0xbaba60 .param/l "COEFF_2" 0 9 14, C4<00000000000000000000>;
P_0xbabaa0 .param/l "COEFF_3" 0 9 15, C4<00000000000000000000>;
P_0xbabae0 .param/str "DSP_MODE" 0 9 11, "MULTIPLY_ACCUMULATE";
P_0xbabb20 .param/str "INPUT_REG_EN" 0 9 17, "TRUE";
P_0xbabb60 .param/str "OUTPUT_REG_EN" 0 9 16, "TRUE";
L_0x102ac50 .functor BUFZ 38, v0xc28af0_0, C4<00000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000>;
o0x7f427d9bb7e8 .functor BUFZ 20, C4<zzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0xc540d0_0 .net "A", 19 0, o0x7f427d9bb7e8;  0 drivers
o0x7f427d9bb818 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0xc541d0_0 .net "ACC_FIR", 5 0, o0x7f427d9bb818;  0 drivers
o0x7f427d9bb848 .functor BUFZ 18, C4<zzzzzzzzzzzzzzzzzz>; HiZ drive
v0xc542b0_0 .net "B", 17 0, o0x7f427d9bb848;  0 drivers
o0x7f427d9bb878 .functor BUFZ 1, C4<z>; HiZ drive
v0xc54370_0 .net "CLK", 0 0, o0x7f427d9bb878;  0 drivers
v0xbde430_0 .var "DLY_B", 17 0;
o0x7f427d9bb8d8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0xbde560_0 .net "FEEDBACK", 2 0, o0x7f427d9bb8d8;  0 drivers
o0x7f427d9bb908 .functor BUFZ 1, C4<z>; HiZ drive
v0xbde640_0 .net "LOAD_ACC", 0 0, o0x7f427d9bb908;  0 drivers
o0x7f427d9bb938 .functor BUFZ 1, C4<z>; HiZ drive
v0xbde700_0 .net "RESET", 0 0, o0x7f427d9bb938;  0 drivers
o0x7f427d9bb968 .functor BUFZ 1, C4<z>; HiZ drive
v0xbde7c0_0 .net "ROUND", 0 0, o0x7f427d9bb968;  0 drivers
o0x7f427d9bb998 .functor BUFZ 1, C4<z>; HiZ drive
v0xc48360_0 .net "SATURATE", 0 0, o0x7f427d9bb998;  0 drivers
o0x7f427d9bb9c8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0xc48420_0 .net "SHIFT_RIGHT", 5 0, o0x7f427d9bb9c8;  0 drivers
o0x7f427d9bb9f8 .functor BUFZ 1, C4<z>; HiZ drive
v0xc48500_0 .net "SUBTRACT", 0 0, o0x7f427d9bb9f8;  0 drivers
o0x7f427d9bba28 .functor BUFZ 1, C4<z>; HiZ drive
v0xc485c0_0 .net "UNSIGNED_A", 0 0, o0x7f427d9bba28;  0 drivers
o0x7f427d9bba58 .functor BUFZ 1, C4<z>; HiZ drive
v0xc48680_0 .net "UNSIGNED_B", 0 0, o0x7f427d9bba58;  0 drivers
v0xc48740_0 .net "Z", 37 0, L_0x102ac50;  1 drivers
v0xcace80_0 .var "a_int", 19 0;
v0xcacf60_0 .var "a_reg", 19 0;
v0xcad110_0 .var "acc_fir_int", 5 0;
v0xcad1f0_0 .var "acc_fir_reg", 5 0;
v0xc47140_0 .var/s "accumulator", 63 0;
v0xc47220_0 .var/s "add_sub_in", 63 0;
v0xc47300_0 .var/s "add_sub_out", 63 0;
v0xc473e0_0 .var "b_int", 17 0;
v0xc474c0_0 .var "b_reg", 17 0;
v0xcabc50_0 .var "feedback_int", 2 0;
v0xcabd30_0 .var "feedback_reg", 2 0;
v0xcabe10_0 .var "load_acc_int", 0 0;
v0xcabed0_0 .var "load_acc_reg", 0 0;
v0xcabf90_0 .var "mult_a", 19 0;
v0xcac070_0 .var "mult_b", 17 0;
v0xb48290_0 .var/s "mult_out", 63 0;
v0xb48350_0 .var/s "pre_shift", 63 0;
v0xb48430_0 .var/s "round", 63 0;
v0xcad000_0 .var "round_int", 0 0;
v0xbe8170_0 .var "round_reg1", 0 0;
v0xbe8230_0 .var "round_reg2", 0 0;
v0xbe82f0_0 .var/s "saturate", 37 0;
v0xbe83d0_0 .var "saturate_int", 0 0;
v0xbe8490_0 .var "saturate_reg1", 0 0;
v0xbe8550_0 .var "saturate_reg2", 0 0;
v0xc45e20_0 .var/s "shift_right", 63 0;
v0xc45f00_0 .var "shift_right_int", 5 0;
v0xc45fe0_0 .var "shift_right_reg1", 5 0;
v0xc460c0_0 .var "shift_right_reg2", 5 0;
v0xc461a0_0 .var "subtract_int", 0 0;
v0xcaf920_0 .var "subtract_reg", 0 0;
v0xcaf9e0_0 .var "unsigned_a_int", 0 0;
v0xcafaa0_0 .var "unsigned_a_reg", 0 0;
v0xcafb60_0 .var "unsigned_b_int", 0 0;
v0xcafc20_0 .var "unsigned_b_reg", 0 0;
v0xcafce0_0 .var "z_out", 37 0;
v0xc28af0_0 .var "z_out_reg", 37 0;
E_0xe668c0 .event edge, v0xc541d0_0;
E_0xe04c10 .event posedge, v0xbde700_0, v0xc54370_0;
E_0xcb29f0/0 .event edge, v0xc47140_0, v0xb48350_0, v0xc45f00_0, v0xcad000_0;
E_0xcb29f0/1 .event edge, v0xc45e20_0, v0xbe83d0_0, v0xcaf9e0_0, v0xcafb60_0;
E_0xcb29f0/2 .event edge, v0xb48430_0, v0xbe82f0_0;
E_0xcb29f0 .event/or E_0xcb29f0/0, E_0xcb29f0/1, E_0xcb29f0/2;
E_0xc7ab60 .event edge, v0xc461a0_0, v0xc47220_0, v0xb48290_0;
E_0xb6d030 .event edge, v0xcaf9e0_0, v0xcafb60_0, v0xcabf90_0, v0xcac070_0;
E_0xb6d0a0/0 .event edge, v0xcabc50_0, v0xcace80_0, v0xc473e0_0, v0xc47140_0;
E_0xb6d0a0/1 .event edge, v0xcaf9e0_0, v0xcad110_0;
E_0xb6d0a0 .event/or E_0xb6d0a0/0, E_0xb6d0a0/1;
E_0xc54030/0 .event edge, v0xcacf60_0, v0xc474c0_0, v0xcaf920_0, v0xcad1f0_0;
E_0xc54030/1 .event edge, v0xcabd30_0, v0xcabed0_0, v0xcafaa0_0, v0xcafc20_0;
E_0xc54030/2 .event edge, v0xc460c0_0, v0xbe8230_0, v0xbe8550_0;
E_0xc54030 .event/or E_0xc54030/0, E_0xc54030/1, E_0xc54030/2;
S_0xf4dfe0 .scope module, "FIFO18KX2" "FIFO18KX2" 10 10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "RESET1";
    .port_info 1 /INPUT 1 "WR_CLK1";
    .port_info 2 /INPUT 1 "RD_CLK1";
    .port_info 3 /INPUT 1 "WR_EN1";
    .port_info 4 /INPUT 1 "RD_EN1";
    .port_info 5 /INPUT 18 "WR_DATA1";
    .port_info 6 /OUTPUT 18 "RD_DATA1";
    .port_info 7 /OUTPUT 1 "EMPTY1";
    .port_info 8 /OUTPUT 1 "FULL1";
    .port_info 9 /OUTPUT 1 "ALMOST_EMPTY1";
    .port_info 10 /OUTPUT 1 "ALMOST_FULL1";
    .port_info 11 /OUTPUT 1 "PROG_EMPTY1";
    .port_info 12 /OUTPUT 1 "PROG_FULL1";
    .port_info 13 /OUTPUT 1 "OVERFLOW1";
    .port_info 14 /OUTPUT 1 "UNDERFLOW1";
    .port_info 15 /INPUT 1 "RESET2";
    .port_info 16 /INPUT 1 "WR_CLK2";
    .port_info 17 /INPUT 1 "RD_CLK2";
    .port_info 18 /INPUT 1 "WR_EN2";
    .port_info 19 /INPUT 1 "RD_EN2";
    .port_info 20 /INPUT 18 "WR_DATA2";
    .port_info 21 /OUTPUT 18 "RD_DATA2";
    .port_info 22 /OUTPUT 1 "EMPTY2";
    .port_info 23 /OUTPUT 1 "FULL2";
    .port_info 24 /OUTPUT 1 "ALMOST_EMPTY2";
    .port_info 25 /OUTPUT 1 "ALMOST_FULL2";
    .port_info 26 /OUTPUT 1 "PROG_EMPTY2";
    .port_info 27 /OUTPUT 1 "PROG_FULL2";
    .port_info 28 /OUTPUT 1 "OVERFLOW2";
    .port_info 29 /OUTPUT 1 "UNDERFLOW2";
P_0xc52720 .param/l "DATA_READ_WIDTH1" 0 10 12, +C4<00000000000000000000000000010010>;
P_0xc52760 .param/l "DATA_READ_WIDTH2" 0 10 17, +C4<00000000000000000000000000010010>;
P_0xc527a0 .param/l "DATA_WIDTH1" 1 10 55, +C4<00000000000000000000000000010010>;
P_0xc527e0 .param/l "DATA_WIDTH2" 1 10 168, +C4<00000000000000000000000000010010>;
P_0xc52820 .param/l "DATA_WRITE_WIDTH1" 0 10 11, +C4<00000000000000000000000000010010>;
P_0xc52860 .param/l "DATA_WRITE_WIDTH2" 0 10 16, +C4<00000000000000000000000000010010>;
P_0xc528a0 .param/str "FIFO_TYPE1" 0 10 13, "SYNCHRONOUS";
P_0xc528e0 .param/str "FIFO_TYPE2" 0 10 18, "SYNCHRONOUS";
P_0xc52920 .param/l "PROG_EMPTY_THRESH1" 0 10 14, C4<00000000100>;
P_0xc52960 .param/l "PROG_EMPTY_THRESH2" 0 10 19, C4<00000000100>;
P_0xc529a0 .param/l "PROG_FULL_THRESH1" 0 10 15, C4<11111111010>;
P_0xc529e0 .param/l "PROG_FULL_THRESH2" 0 10 20, C4<11111111010>;
P_0xc52a20 .param/l "fifo_addr_width1" 1 10 57, +C4<00000000000000000000000000001010>;
P_0xc52a60 .param/l "fifo_addr_width2" 1 10 170, +C4<00000000000000000000000000001010>;
P_0xc52aa0 .param/l "fifo_depth1" 1 10 56, +C4<00000000000000000000010000000000>;
P_0xc52ae0 .param/l "fifo_depth2" 1 10 169, +C4<00000000000000000000010000000000>;
v0xff3ab0_0 .var "ALMOST_EMPTY1", 0 0;
v0xff3b90_0 .var "ALMOST_EMPTY2", 0 0;
v0xff3c50_0 .var "ALMOST_FULL1", 0 0;
v0xff3cf0_0 .var "ALMOST_FULL2", 0 0;
v0xff3db0_0 .var "EMPTY1", 0 0;
v0xff3ec0_0 .var "EMPTY2", 0 0;
v0xff3f80_0 .var "FULL1", 0 0;
v0xff4040_0 .var "FULL2", 0 0;
v0xff4100_0 .var "OVERFLOW1", 0 0;
v0xff41c0_0 .var "OVERFLOW2", 0 0;
v0xff4280_0 .var "PROG_EMPTY1", 0 0;
v0xff4340_0 .var "PROG_EMPTY2", 0 0;
v0xff4400_0 .var "PROG_FULL1", 0 0;
v0xff44c0_0 .var "PROG_FULL2", 0 0;
o0x7f427d9be158 .functor BUFZ 1, C4<z>; HiZ drive
v0xff4580_0 .net "RD_CLK1", 0 0, o0x7f427d9be158;  0 drivers
o0x7f427d9be188 .functor BUFZ 1, C4<z>; HiZ drive
v0xff4640_0 .net "RD_CLK2", 0 0, o0x7f427d9be188;  0 drivers
v0xff4700_0 .net "RD_DATA1", 17 0, L_0x102b090;  1 drivers
v0xcb7870_0 .net "RD_DATA2", 17 0, L_0x102b780;  1 drivers
o0x7f427d9bce98 .functor BUFZ 1, C4<z>; HiZ drive
v0xff48b0_0 .net "RD_EN1", 0 0, o0x7f427d9bce98;  0 drivers
o0x7f427d9bcec8 .functor BUFZ 1, C4<z>; HiZ drive
v0xff4950_0 .net "RD_EN2", 0 0, o0x7f427d9bcec8;  0 drivers
o0x7f427d9be218 .functor BUFZ 1, C4<z>; HiZ drive
v0xff4a20_0 .net "RESET1", 0 0, o0x7f427d9be218;  0 drivers
o0x7f427d9be248 .functor BUFZ 1, C4<z>; HiZ drive
v0xff4ac0_0 .net "RESET2", 0 0, o0x7f427d9be248;  0 drivers
v0xff4b60_0 .var "UNDERFLOW1", 0 0;
v0xff4c20_0 .var "UNDERFLOW2", 0 0;
o0x7f427d9bccb8 .functor BUFZ 1, C4<z>; HiZ drive
v0xff4ce0_0 .net "WR_CLK1", 0 0, o0x7f427d9bccb8;  0 drivers
o0x7f427d9bcce8 .functor BUFZ 1, C4<z>; HiZ drive
v0xff4db0_0 .net "WR_CLK2", 0 0, o0x7f427d9bcce8;  0 drivers
o0x7f427d9be2d8 .functor BUFZ 18, C4<zzzzzzzzzzzzzzzzzz>; HiZ drive
v0xff4e80_0 .net "WR_DATA1", 17 0, o0x7f427d9be2d8;  0 drivers
o0x7f427d9be308 .functor BUFZ 18, C4<zzzzzzzzzzzzzzzzzz>; HiZ drive
v0xff4f20_0 .net "WR_DATA2", 17 0, o0x7f427d9be308;  0 drivers
o0x7f427d9bd078 .functor BUFZ 1, C4<z>; HiZ drive
v0xff5000_0 .net "WR_EN1", 0 0, o0x7f427d9bd078;  0 drivers
o0x7f427d9bd0a8 .functor BUFZ 1, C4<z>; HiZ drive
v0xff50d0_0 .net "WR_EN2", 0 0, o0x7f427d9bd0a8;  0 drivers
L_0x7f427d971138 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xff51a0_0 .net/2u *"_ivl_16", 3 0, L_0x7f427d971138;  1 drivers
L_0x7f427d971180 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xff5240_0 .net/2u *"_ivl_20", 3 0, L_0x7f427d971180;  1 drivers
L_0x7f427d971378 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xff5320_0 .net/2u *"_ivl_36", 3 0, L_0x7f427d971378;  1 drivers
L_0x7f427d9713c0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xff47a0_0 .net/2u *"_ivl_40", 3 0, L_0x7f427d9713c0;  1 drivers
v0xff55d0_0 .var "fifo_rd_addr1", 9 0;
v0xff56b0_0 .var "fifo_rd_addr2", 9 0;
v0xff5790_0 .var "fifo_wr_addr1", 9 0;
v0xff5870_0 .var "fifo_wr_addr2", 9 0;
v0xff5950_0 .var "fwft1", 0 0;
v0xff5a10_0 .var "fwft2", 0 0;
v0xff5ad0_0 .var "fwft_data1", 17 0;
v0xff5bb0_0 .var "fwft_data2", 17 0;
v0xff5c90_0 .var/i "number_entries1", 31 0;
v0xff5d70_0 .var/i "number_entries2", 31 0;
v0xff5e50_0 .var "overrun_status1", 0 0;
v0xff5f10_0 .var "overrun_status2", 0 0;
v0xff5fd0_0 .net "ram_clk_b1", 0 0, L_0x102b300;  1 drivers
v0xff6070_0 .net "ram_clk_b2", 0 0, L_0x102b870;  1 drivers
v0xff6140_0 .net "ram_rd_data1", 15 0, v0xfeffd0_0;  1 drivers
v0xff6210_0 .net "ram_rd_data2", 15 0, v0xff0180_0;  1 drivers
v0xff62e0_0 .net "ram_rd_parity1", 1 0, v0xff0720_0;  1 drivers
v0xff63b0_0 .net "ram_rd_parity2", 1 0, v0xff0800_0;  1 drivers
v0xff6480_0 .net "ram_wr_data1", 15 0, L_0x102ad20;  1 drivers
v0xff6550_0 .net "ram_wr_data2", 15 0, L_0x102b410;  1 drivers
v0xff6620_0 .net "ram_wr_parity1", 1 0, L_0x102ae10;  1 drivers
v0xff66f0_0 .net "ram_wr_parity2", 1 0, L_0x102b500;  1 drivers
v0xff67c0_0 .var "underrun_status1", 0 0;
v0xff6860_0 .var "underrun_status2", 0 0;
L_0x102ad20 .part o0x7f427d9be2d8, 0, 16;
L_0x102ae10 .part o0x7f427d9be2d8, 16, 2;
L_0x102b090 .functor MUXZ 18, L_0x102af50, v0xff5ad0_0, v0xff5950_0, C4<>;
L_0x102b410 .part o0x7f427d9be308, 0, 16;
L_0x102b500 .part o0x7f427d9be308, 16, 2;
L_0x102b780 .functor MUXZ 18, L_0x102b640, v0xff5bb0_0, v0xff5a10_0, C4<>;
L_0x102b1b0 .concat [ 4 10 0 0], L_0x7f427d971138, v0xff5790_0;
L_0x102bc90 .concat [ 4 10 0 0], L_0x7f427d971180, v0xff55d0_0;
L_0x102bf70 .concat [ 4 10 0 0], L_0x7f427d971378, v0xff5870_0;
L_0x102c0b0 .concat [ 4 10 0 0], L_0x7f427d9713c0, v0xff56b0_0;
S_0xc28d90 .scope generate, "sync" "sync" 10 94, 10 94 0, S_0xf4dfe0;
 .timescale -9 -12;
L_0x102b300 .functor BUFZ 1, o0x7f427d9bccb8, C4<0>, C4<0>, C4<0>;
E_0xcafda0 .event edge, v0xff4580_0;
E_0xcad0c0 .event posedge, v0xfef900_0, v0xff4a20_0;
E_0xb486e0 .event posedge, v0xfef900_0;
S_0xc4e910 .scope generate, "sync_fifo2" "sync_fifo2" 10 207, 10 207 0, S_0xf4dfe0;
 .timescale -9 -12;
L_0x102b870 .functor BUFZ 1, o0x7f427d9bcce8, C4<0>, C4<0>, C4<0>;
E_0xc4eb10 .event edge, v0xff4640_0;
E_0xc4eb70 .event posedge, v0xfefa50_0, v0xff4ac0_0;
E_0xc4ebd0 .event posedge, v0xfefa50_0;
S_0xc4ec30 .scope module, "tdp_ram18kx2_inst" "TDP_RAM18KX2" 10 295, 11 10 1, S_0xf4dfe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "WEN_A1";
    .port_info 1 /INPUT 1 "WEN_B1";
    .port_info 2 /INPUT 1 "REN_A1";
    .port_info 3 /INPUT 1 "REN_B1";
    .port_info 4 /INPUT 1 "CLK_A1";
    .port_info 5 /INPUT 1 "CLK_B1";
    .port_info 6 /INPUT 2 "BE_A1";
    .port_info 7 /INPUT 2 "BE_B1";
    .port_info 8 /INPUT 14 "ADDR_A1";
    .port_info 9 /INPUT 14 "ADDR_B1";
    .port_info 10 /INPUT 16 "WDATA_A1";
    .port_info 11 /INPUT 2 "WPARITY_A1";
    .port_info 12 /INPUT 16 "WDATA_B1";
    .port_info 13 /INPUT 2 "WPARITY_B1";
    .port_info 14 /OUTPUT 16 "RDATA_A1";
    .port_info 15 /OUTPUT 2 "RPARITY_A1";
    .port_info 16 /OUTPUT 16 "RDATA_B1";
    .port_info 17 /OUTPUT 2 "RPARITY_B1";
    .port_info 18 /INPUT 1 "WEN_A2";
    .port_info 19 /INPUT 1 "WEN_B2";
    .port_info 20 /INPUT 1 "REN_A2";
    .port_info 21 /INPUT 1 "REN_B2";
    .port_info 22 /INPUT 1 "CLK_A2";
    .port_info 23 /INPUT 1 "CLK_B2";
    .port_info 24 /INPUT 2 "BE_A2";
    .port_info 25 /INPUT 2 "BE_B2";
    .port_info 26 /INPUT 14 "ADDR_A2";
    .port_info 27 /INPUT 14 "ADDR_B2";
    .port_info 28 /INPUT 16 "WDATA_A2";
    .port_info 29 /INPUT 2 "WPARITY_A2";
    .port_info 30 /INPUT 16 "WDATA_B2";
    .port_info 31 /INPUT 2 "WPARITY_B2";
    .port_info 32 /OUTPUT 16 "RDATA_A2";
    .port_info 33 /OUTPUT 2 "RPARITY_A2";
    .port_info 34 /OUTPUT 16 "RDATA_B2";
    .port_info 35 /OUTPUT 2 "RPARITY_B2";
P_0xfe7630 .param/l "A1_DATA_READ_WIDTH" 1 11 66, +C4<00000000000000000000000000010000>;
P_0xfe7670 .param/l "A1_DATA_WIDTH" 1 11 68, +C4<00000000000000000000000000010000>;
P_0xfe76b0 .param/l "A1_DATA_WRITE_WIDTH" 1 11 64, +C4<00000000000000000000000000010000>;
P_0xfe76f0 .param/l "A1_PARITY_READ_WIDTH" 1 11 71, +C4<00000000000000000000000000000010>;
P_0xfe7730 .param/l "A1_PARITY_WIDTH" 1 11 72, +C4<00000000000000000000000000000010>;
P_0xfe7770 .param/l "A1_PARITY_WRITE_WIDTH" 1 11 70, +C4<00000000000000000000000000000010>;
P_0xfe77b0 .param/l "A1_READ_ADDR_WIDTH" 1 11 67, +C4<00000000000000000000000000001010>;
P_0xfe77f0 .param/l "A1_WRITE_ADDR_WIDTH" 1 11 65, +C4<00000000000000000000000000001010>;
P_0xfe7830 .param/l "A2_DATA_READ_WIDTH" 1 11 264, +C4<00000000000000000000000000010000>;
P_0xfe7870 .param/l "A2_DATA_WIDTH" 1 11 266, +C4<00000000000000000000000000010000>;
P_0xfe78b0 .param/l "A2_DATA_WRITE_WIDTH" 1 11 262, +C4<00000000000000000000000000010000>;
P_0xfe78f0 .param/l "A2_PARITY_READ_WIDTH" 1 11 269, +C4<00000000000000000000000000000010>;
P_0xfe7930 .param/l "A2_PARITY_WIDTH" 1 11 270, +C4<00000000000000000000000000000010>;
P_0xfe7970 .param/l "A2_PARITY_WRITE_WIDTH" 1 11 268, +C4<00000000000000000000000000000010>;
P_0xfe79b0 .param/l "A2_READ_ADDR_WIDTH" 1 11 265, +C4<00000000000000000000000000001010>;
P_0xfe79f0 .param/l "A2_WRITE_ADDR_WIDTH" 1 11 263, +C4<00000000000000000000000000001010>;
P_0xfe7a30 .param/l "B1_DATA_READ_WIDTH" 1 11 76, +C4<00000000000000000000000000010000>;
P_0xfe7a70 .param/l "B1_DATA_WIDTH" 1 11 78, +C4<00000000000000000000000000010000>;
P_0xfe7ab0 .param/l "B1_DATA_WRITE_WIDTH" 1 11 74, +C4<00000000000000000000000000010000>;
P_0xfe7af0 .param/l "B1_PARITY_READ_WIDTH" 1 11 81, +C4<00000000000000000000000000000010>;
P_0xfe7b30 .param/l "B1_PARITY_WIDTH" 1 11 82, +C4<00000000000000000000000000000010>;
P_0xfe7b70 .param/l "B1_PARITY_WRITE_WIDTH" 1 11 80, +C4<00000000000000000000000000000010>;
P_0xfe7bb0 .param/l "B1_READ_ADDR_WIDTH" 1 11 77, +C4<00000000000000000000000000001010>;
P_0xfe7bf0 .param/l "B1_WRITE_ADDR_WIDTH" 1 11 75, +C4<00000000000000000000000000001010>;
P_0xfe7c30 .param/l "B2_DATA_READ_WIDTH" 1 11 274, +C4<00000000000000000000000000010000>;
P_0xfe7c70 .param/l "B2_DATA_WIDTH" 1 11 276, +C4<00000000000000000000000000010000>;
P_0xfe7cb0 .param/l "B2_DATA_WRITE_WIDTH" 1 11 272, +C4<00000000000000000000000000010000>;
P_0xfe7cf0 .param/l "B2_PARITY_READ_WIDTH" 1 11 279, +C4<00000000000000000000000000000010>;
P_0xfe7d30 .param/l "B2_PARITY_WIDTH" 1 11 280, +C4<00000000000000000000000000000010>;
P_0xfe7d70 .param/l "B2_PARITY_WRITE_WIDTH" 1 11 278, +C4<00000000000000000000000000000010>;
P_0xfe7db0 .param/l "B2_READ_ADDR_WIDTH" 1 11 275, +C4<00000000000000000000000000001010>;
P_0xfe7df0 .param/l "B2_WRITE_ADDR_WIDTH" 1 11 273, +C4<00000000000000000000000000001010>;
P_0xfe7e30 .param/l "INIT1" 0 11 11, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xfe7e70 .param/l "INIT1_PARITY" 0 11 12, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xfe7eb0 .param/l "INIT2" 0 11 17, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xfe7ef0 .param/l "INIT2_PARITY" 0 11 18, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xfe7f30 .param/l "RAM1_ADDR_WIDTH" 1 11 86, +C4<00000000000000000000000000001010>;
P_0xfe7f70 .param/l "RAM1_DATA_WIDTH" 1 11 84, +C4<00000000000000000000000000010000>;
P_0xfe7fb0 .param/l "RAM1_PARITY_WIDTH" 1 11 85, +C4<00000000000000000000000000000010>;
P_0xfe7ff0 .param/l "RAM2_ADDR_WIDTH" 1 11 284, +C4<00000000000000000000000000001010>;
P_0xfe8030 .param/l "RAM2_DATA_WIDTH" 1 11 282, +C4<00000000000000000000000000010000>;
P_0xfe8070 .param/l "RAM2_PARITY_WIDTH" 1 11 283, +C4<00000000000000000000000000000010>;
P_0xfe80b0 .param/l "READ_WIDTH_A1" 0 11 15, +C4<00000000000000000000000000010010>;
P_0xfe80f0 .param/l "READ_WIDTH_A2" 0 11 21, +C4<00000000000000000000000000010010>;
P_0xfe8130 .param/l "READ_WIDTH_B1" 0 11 16, +C4<00000000000000000000000000010010>;
P_0xfe8170 .param/l "READ_WIDTH_B2" 0 11 22, +C4<00000000000000000000000000010010>;
P_0xfe81b0 .param/l "WRITE_WIDTH_A1" 0 11 13, +C4<00000000000000000000000000010010>;
P_0xfe81f0 .param/l "WRITE_WIDTH_A2" 0 11 19, +C4<00000000000000000000000000010010>;
P_0xfe8230 .param/l "WRITE_WIDTH_B1" 0 11 14, +C4<00000000000000000000000000010010>;
P_0xfe8270 .param/l "WRITE_WIDTH_B2" 0 11 20, +C4<00000000000000000000000000010010>;
v0xcb79a0_0 .net "ADDR_A1", 13 0, L_0x102b1b0;  1 drivers
v0xfef300_0 .net "ADDR_A2", 13 0, L_0x102bf70;  1 drivers
v0xfef3e0_0 .net "ADDR_B1", 13 0, L_0x102bc90;  1 drivers
v0xfef4a0_0 .net "ADDR_B2", 13 0, L_0x102c0b0;  1 drivers
L_0x7f427d9710a8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0xfef580_0 .net "BE_A1", 1 0, L_0x7f427d9710a8;  1 drivers
L_0x7f427d9712e8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0xfef660_0 .net "BE_A2", 1 0, L_0x7f427d9712e8;  1 drivers
L_0x7f427d9710f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0xfef740_0 .net "BE_B1", 1 0, L_0x7f427d9710f0;  1 drivers
L_0x7f427d971330 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0xfef820_0 .net "BE_B2", 1 0, L_0x7f427d971330;  1 drivers
v0xfef900_0 .net "CLK_A1", 0 0, o0x7f427d9bccb8;  alias, 0 drivers
v0xfefa50_0 .net "CLK_A2", 0 0, o0x7f427d9bcce8;  alias, 0 drivers
v0xfefb10_0 .net "CLK_B1", 0 0, L_0x102b300;  alias, 1 drivers
v0xfefbd0_0 .net "CLK_B2", 0 0, L_0x102b870;  alias, 1 drivers
v0xfefc90 .array "RAM1_DATA", 0 1023, 15 0;
v0xfefd50 .array "RAM2_DATA", 0 1023, 15 0;
v0xfefe10_0 .var "RDATA_A1", 15 0;
v0xfefef0_0 .var "RDATA_A2", 15 0;
v0xfeffd0_0 .var "RDATA_B1", 15 0;
v0xff0180_0 .var "RDATA_B2", 15 0;
L_0x7f427d971060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xff0260_0 .net "REN_A1", 0 0, L_0x7f427d971060;  1 drivers
L_0x7f427d9712a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xff0320_0 .net "REN_A2", 0 0, L_0x7f427d9712a0;  1 drivers
v0xff03e0_0 .net "REN_B1", 0 0, o0x7f427d9bce98;  alias, 0 drivers
v0xff04a0_0 .net "REN_B2", 0 0, o0x7f427d9bcec8;  alias, 0 drivers
v0xff0560_0 .var "RPARITY_A1", 1 0;
v0xff0640_0 .var "RPARITY_A2", 1 0;
v0xff0720_0 .var "RPARITY_B1", 1 0;
v0xff0800_0 .var "RPARITY_B2", 1 0;
v0xff08e0_0 .net "WDATA_A1", 15 0, L_0x102ad20;  alias, 1 drivers
v0xff09c0_0 .net "WDATA_A2", 15 0, L_0x102b410;  alias, 1 drivers
L_0x7f427d9711c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0xff0aa0_0 .net "WDATA_B1", 15 0, L_0x7f427d9711c8;  1 drivers
L_0x7f427d971408 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0xff0b80_0 .net "WDATA_B2", 15 0, L_0x7f427d971408;  1 drivers
v0xff0c60_0 .net "WEN_A1", 0 0, o0x7f427d9bd078;  alias, 0 drivers
v0xff0d20_0 .net "WEN_A2", 0 0, o0x7f427d9bd0a8;  alias, 0 drivers
L_0x7f427d971018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xff0de0_0 .net "WEN_B1", 0 0, L_0x7f427d971018;  1 drivers
L_0x7f427d971258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xff0070_0 .net "WEN_B2", 0 0, L_0x7f427d971258;  1 drivers
v0xff1090_0 .net "WPARITY_A1", 1 0, L_0x102ae10;  alias, 1 drivers
v0xff1170_0 .net "WPARITY_A2", 1 0, L_0x102b500;  alias, 1 drivers
L_0x7f427d971210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xff1250_0 .net "WPARITY_B1", 1 0, L_0x7f427d971210;  1 drivers
L_0x7f427d971450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xff1330_0 .net "WPARITY_B2", 1 0, L_0x7f427d971450;  1 drivers
v0xff1410_0 .var/i "a", 31 0;
v0xff14f0_0 .net "a1_addr", 9 0, L_0x102b980;  1 drivers
v0xff15d0_0 .net "a2_addr", 9 0, L_0x102bac0;  1 drivers
v0xff16b0_0 .var/i "b", 31 0;
v0xff1790_0 .net "b1_addr", 9 0, L_0x102ba20;  1 drivers
v0xff1870_0 .net "b2_addr", 9 0, L_0x102bb60;  1 drivers
v0xff1950_0 .var/i "c", 31 0;
v0xff1a30_0 .var "collision_a2_address", 9 0;
v0xff1b10_0 .var "collision_a2_read_flag", 0 0;
v0xff1bd0_0 .var "collision_a2_write_flag", 0 0;
v0xff1c90_0 .var "collision_a_address", 9 0;
v0xff1d70_0 .var "collision_a_read_flag", 0 0;
v0xff1e30_0 .var "collision_a_write_flag", 0 0;
v0xff1ef0_0 .var "collision_b2_address", 9 0;
v0xff1fd0_0 .var "collision_b2_read_flag", 0 0;
v0xff2090_0 .var "collision_b2_write_flag", 0 0;
v0xff2150_0 .var "collision_b_address", 9 0;
v0xff2230_0 .var "collision_b_read_flag", 0 0;
v0xff22f0_0 .var "collision_b_write_flag", 0 0;
v0xff23b0_0 .var "collision_window", 0 0;
v0xff2470_0 .var/i "f", 31 0;
v0xff2550_0 .var/i "g", 31 0;
v0xff2630_0 .var/i "h", 31 0;
v0xff2710_0 .var/i "i", 31 0;
v0xff27f0_0 .var/i "j", 31 0;
v0xff28d0_0 .var/i "k", 31 0;
v0xff29b0_0 .var/i "l", 31 0;
v0xff0e80_0 .var/i "m", 31 0;
v0xff0f40_0 .var/i "p", 31 0;
v0xff2e60_0 .var/i "r", 31 0;
E_0xd1f3e0 .event posedge, v0xff1fd0_0;
E_0xd1f4a0 .event posedge, v0xff2090_0;
E_0xd1f560 .event posedge, v0xff1b10_0;
E_0xd1f620 .event posedge, v0xff1bd0_0;
E_0xc225b0 .event posedge, v0xff2230_0;
E_0xc22670 .event posedge, v0xff22f0_0;
E_0xc227f0 .event posedge, v0xff1d70_0;
E_0xc228b0 .event posedge, v0xff1e30_0;
L_0x102b980 .part L_0x102b1b0, 4, 10;
L_0x102ba20 .part L_0x102bc90, 4, 10;
L_0x102bac0 .part L_0x102bf70, 4, 10;
L_0x102bb60 .part L_0x102c0b0, 4, 10;
S_0xc733f0 .scope function.vec4.u32, "calc_data_width" "calc_data_width" 11 538, 11 538 0, S_0xc4ec30;
 .timescale -9 -12;
; Variable calc_data_width is vec4 return value of scope S_0xc733f0
v0xc736d0_0 .var/i "width", 31 0;
TD_FIFO18KX2.tdp_ram18kx2_inst.calc_data_width ;
    %load/vec4 v0xc736d0_0;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 8, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_data_width (store_vec4_to_lval)
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0xc736d0_0;
    %cmpi/e 18, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 16, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_data_width (store_vec4_to_lval)
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xc736d0_0;
    %ret/vec4 0, 0, 32;  Assign to calc_data_width (store_vec4_to_lval)
T_0.3 ;
T_0.1 ;
    %end;
S_0xd78690 .scope function.vec4.u32, "calc_depth" "calc_depth" 11 558, 11 558 0, S_0xc4ec30;
 .timescale -9 -12;
; Variable calc_depth is vec4 return value of scope S_0xd78690
v0xd78970_0 .var/i "width", 31 0;
TD_FIFO18KX2.tdp_ram18kx2_inst.calc_depth ;
    %load/vec4 v0xd78970_0;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_1.4, 5;
    %pushi/vec4 14, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_depth (store_vec4_to_lval)
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0xd78970_0;
    %cmpi/s 2, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_1.6, 5;
    %pushi/vec4 13, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_depth (store_vec4_to_lval)
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0xd78970_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_1.8, 5;
    %pushi/vec4 12, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_depth (store_vec4_to_lval)
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0xd78970_0;
    %cmpi/s 9, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_1.10, 5;
    %pushi/vec4 11, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_depth (store_vec4_to_lval)
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0xd78970_0;
    %cmpi/s 18, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_1.12, 5;
    %pushi/vec4 10, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_depth (store_vec4_to_lval)
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_depth (store_vec4_to_lval)
T_1.13 ;
T_1.11 ;
T_1.9 ;
T_1.7 ;
T_1.5 ;
    %end;
S_0xd479b0 .scope function.vec4.u32, "calc_parity_width" "calc_parity_width" 11 548, 11 548 0, S_0xc4ec30;
 .timescale -9 -12;
; Variable calc_parity_width is vec4 return value of scope S_0xd479b0
v0xd47c70_0 .var/i "width", 31 0;
TD_FIFO18KX2.tdp_ram18kx2_inst.calc_parity_width ;
    %load/vec4 v0xd47c70_0;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_parity_width (store_vec4_to_lval)
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0xd47c70_0;
    %cmpi/e 18, 0, 32;
    %jmp/0xz  T_2.16, 4;
    %pushi/vec4 2, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_parity_width (store_vec4_to_lval)
    %jmp T_2.17;
T_2.16 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_parity_width (store_vec4_to_lval)
T_2.17 ;
T_2.15 ;
    %end;
S_0xd4a8c0 .scope function.vec4.u32, "find_a1_read_index" "find_a1_read_index" 11 468, 11 468 0, S_0xc4ec30;
 .timescale -9 -12;
v0xd4aaa0_0 .var "addr", 13 0;
; Variable find_a1_read_index is vec4 return value of scope S_0xd4a8c0
TD_FIFO18KX2.tdp_ram18kx2_inst.find_a1_read_index ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to find_a1_read_index (store_vec4_to_lval)
    %end;
S_0xcb4500 .scope function.vec4.u32, "find_a1_write_index" "find_a1_write_index" 11 458, 11 458 0, S_0xc4ec30;
 .timescale -9 -12;
v0xcb4730_0 .var "addr", 13 0;
; Variable find_a1_write_index is vec4 return value of scope S_0xcb4500
TD_FIFO18KX2.tdp_ram18kx2_inst.find_a1_write_index ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to find_a1_write_index (store_vec4_to_lval)
    %end;
S_0xcb08b0 .scope function.vec4.u32, "find_a2_read_index" "find_a2_read_index" 11 508, 11 508 0, S_0xc4ec30;
 .timescale -9 -12;
v0xcb0a90_0 .var "addr", 13 0;
; Variable find_a2_read_index is vec4 return value of scope S_0xcb08b0
TD_FIFO18KX2.tdp_ram18kx2_inst.find_a2_read_index ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to find_a2_read_index (store_vec4_to_lval)
    %end;
S_0xfe82c0 .scope function.vec4.u32, "find_a2_write_index" "find_a2_write_index" 11 498, 11 498 0, S_0xc4ec30;
 .timescale -9 -12;
v0xfe84a0_0 .var "addr", 13 0;
; Variable find_a2_write_index is vec4 return value of scope S_0xfe82c0
TD_FIFO18KX2.tdp_ram18kx2_inst.find_a2_write_index ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to find_a2_write_index (store_vec4_to_lval)
    %end;
S_0xfe8680 .scope function.vec4.u32, "find_b1_read_index" "find_b1_read_index" 11 488, 11 488 0, S_0xc4ec30;
 .timescale -9 -12;
v0xfe8860_0 .var "addr", 13 0;
; Variable find_b1_read_index is vec4 return value of scope S_0xfe8680
TD_FIFO18KX2.tdp_ram18kx2_inst.find_b1_read_index ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to find_b1_read_index (store_vec4_to_lval)
    %end;
S_0xfe8a40 .scope function.vec4.u32, "find_b1_write_index" "find_b1_write_index" 11 478, 11 478 0, S_0xc4ec30;
 .timescale -9 -12;
v0xfe8c20_0 .var "addr", 13 0;
; Variable find_b1_write_index is vec4 return value of scope S_0xfe8a40
TD_FIFO18KX2.tdp_ram18kx2_inst.find_b1_write_index ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to find_b1_write_index (store_vec4_to_lval)
    %end;
S_0xfe8e00 .scope function.vec4.u32, "find_b2_read_index" "find_b2_read_index" 11 528, 11 528 0, S_0xc4ec30;
 .timescale -9 -12;
v0xfe8f90_0 .var "addr", 13 0;
; Variable find_b2_read_index is vec4 return value of scope S_0xfe8e00
TD_FIFO18KX2.tdp_ram18kx2_inst.find_b2_read_index ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to find_b2_read_index (store_vec4_to_lval)
    %end;
S_0xfe9170 .scope function.vec4.u32, "find_b2_write_index" "find_b2_write_index" 11 518, 11 518 0, S_0xc4ec30;
 .timescale -9 -12;
v0xfe9350_0 .var "addr", 13 0;
; Variable find_b2_write_index is vec4 return value of scope S_0xfe9170
TD_FIFO18KX2.tdp_ram18kx2_inst.find_b2_write_index ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to find_b2_write_index (store_vec4_to_lval)
    %end;
S_0xfe9530 .scope generate, "parity_RAM1" "parity_RAM1" 11 104, 11 104 0, S_0xc4ec30;
 .timescale -9 -12;
v0xfe9750 .array "RAM1_PARITY", 0 1023, 1 0;
v0xfe9830_0 .var/i "f_p", 31 0;
v0xfe9910_0 .var/i "g_p", 31 0;
v0xfe99d0_0 .var/i "h_p", 31 0;
v0xfe9ab0_0 .var/i "i_p", 31 0;
v0xfe9be0_0 .var/i "j_p", 31 0;
v0xfe9cc0_0 .var/i "k_p", 31 0;
v0xfe9da0_0 .var/i "m_p", 31 0;
E_0xc22730 .event posedge, v0xfefb10_0;
S_0xfe9e80 .scope generate, "parity_RAM2" "parity_RAM2" 11 301, 11 301 0, S_0xc4ec30;
 .timescale -9 -12;
v0xfea0a0 .array "RAM2_PARITY", 0 1023, 1 0;
v0xfea180_0 .var/i "f_p2", 31 0;
v0xcb4910_0 .var/i "g_p2", 31 0;
v0xc737b0_0 .var/i "h_p2", 31 0;
v0xd78a50_0 .var/i "i_p2", 31 0;
v0xd4ac80_0 .var/i "j_p2", 31 0;
v0xcb0c70_0 .var/i "k_p2", 31 0;
v0xd47d50_0 .var/i "m_p2", 31 0;
E_0xc22970 .event posedge, v0xfefbd0_0;
S_0xff34f0 .scope generate, "two_parity" "two_parity" 10 84, 10 84 0, S_0xf4dfe0;
 .timescale -9 -12;
v0xff3680_0 .net *"_ivl_2", 17 0, L_0x102af50;  1 drivers
L_0x102af50 .concat [ 16 2 0 0], v0xfeffd0_0, v0xff0720_0;
S_0xff3780 .scope generate, "two_parity_fifo2" "two_parity_fifo2" 10 197, 10 197 0, S_0xf4dfe0;
 .timescale -9 -12;
v0xff39b0_0 .net *"_ivl_2", 17 0, L_0x102b640;  1 drivers
L_0x102b640 .concat [ 16 2 0 0], v0xff0180_0, v0xff0800_0;
S_0xf4d7a0 .scope module, "FIFO36K" "FIFO36K" 12 10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "RESET";
    .port_info 1 /INPUT 1 "WR_CLK";
    .port_info 2 /INPUT 1 "RD_CLK";
    .port_info 3 /INPUT 1 "WR_EN";
    .port_info 4 /INPUT 1 "RD_EN";
    .port_info 5 /INPUT 36 "WR_DATA";
    .port_info 6 /OUTPUT 36 "RD_DATA";
    .port_info 7 /OUTPUT 1 "EMPTY";
    .port_info 8 /OUTPUT 1 "FULL";
    .port_info 9 /OUTPUT 1 "ALMOST_EMPTY";
    .port_info 10 /OUTPUT 1 "ALMOST_FULL";
    .port_info 11 /OUTPUT 1 "PROG_EMPTY";
    .port_info 12 /OUTPUT 1 "PROG_FULL";
    .port_info 13 /OUTPUT 1 "OVERFLOW";
    .port_info 14 /OUTPUT 1 "UNDERFLOW";
P_0xb7dde0 .param/l "DATA_READ_WIDTH" 0 12 12, +C4<00000000000000000000000000100100>;
P_0xb7de20 .param/l "DATA_WIDTH" 1 12 34, +C4<00000000000000000000000000100100>;
P_0xb7de60 .param/l "DATA_WRITE_WIDTH" 0 12 11, +C4<00000000000000000000000000100100>;
P_0xb7dea0 .param/str "FIFO_TYPE" 0 12 13, "SYNCHRONOUS";
P_0xb7dee0 .param/l "PROG_EMPTY_THRESH" 0 12 14, C4<000000000100>;
P_0xb7df20 .param/l "PROG_FULL_THRESH" 0 12 15, C4<111111111010>;
P_0xb7df60 .param/l "fifo_addr_width" 1 12 39, +C4<00000000000000000000000000001010>;
P_0xb7dfa0 .param/l "fifo_depth" 1 12 35, +C4<00000000000000000000010000000000>;
v0x1002100_0 .var "ALMOST_EMPTY", 0 0;
v0x10021e0_0 .var "ALMOST_FULL", 0 0;
v0x10022a0_0 .var "EMPTY", 0 0;
v0x1002340_0 .var "FULL", 0 0;
v0x1002400_0 .var "OVERFLOW", 0 0;
v0x1002510_0 .var "PROG_EMPTY", 0 0;
v0x10025d0_0 .var "PROG_FULL", 0 0;
o0x7f427d9bfb68 .functor BUFZ 1, C4<z>; HiZ drive
v0x1002690_0 .net "RD_CLK", 0 0, o0x7f427d9bfb68;  0 drivers
v0x1002750_0 .net "RD_DATA", 35 0, L_0x102c540;  1 drivers
o0x7f427d9bf1d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1002830_0 .net "RD_EN", 0 0, o0x7f427d9bf1d8;  0 drivers
o0x7f427d9bfbc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x10028d0_0 .net "RESET", 0 0, o0x7f427d9bfbc8;  0 drivers
v0x1002970_0 .var "UNDERFLOW", 0 0;
o0x7f427d9bf0e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1002a30_0 .net "WR_CLK", 0 0, o0x7f427d9bf0e8;  0 drivers
o0x7f427d9bfc28 .functor BUFZ 36, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1002b00_0 .net "WR_DATA", 35 0, o0x7f427d9bfc28;  0 drivers
o0x7f427d9bf2c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1002bc0_0 .net "WR_EN", 0 0, o0x7f427d9bf2c8;  0 drivers
L_0x7f427d9715b8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x1002c90_0 .net/2u *"_ivl_12", 4 0, L_0x7f427d9715b8;  1 drivers
L_0x7f427d971600 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x1002d50_0 .net/2u *"_ivl_16", 4 0, L_0x7f427d971600;  1 drivers
v0x1002f00_0 .var "fifo_rd_addr", 9 0;
v0x1002fe0_0 .var "fifo_wr_addr", 9 0;
v0x10030c0_0 .var "fwft", 0 0;
v0x1003180_0 .var "fwft_data", 35 0;
v0x1003260_0 .var/i "number_entries", 31 0;
v0x1003340_0 .var "overrun_status", 0 0;
v0x1003400_0 .net "ram_clk_b", 0 0, L_0x102c630;  1 drivers
v0x10034d0_0 .net "ram_rd_data", 31 0, v0xfff150_0;  1 drivers
v0x10035a0_0 .net "ram_rd_parity", 3 0, v0xfff490_0;  1 drivers
v0x1003670_0 .net "ram_wr_data", 31 0, L_0x102c220;  1 drivers
v0x1003740_0 .net "ram_wr_parity", 3 0, L_0x102c2c0;  1 drivers
v0x1003810_0 .var "underrun_status", 0 0;
L_0x102c220 .part o0x7f427d9bfc28, 0, 32;
L_0x102c2c0 .part o0x7f427d9bfc28, 32, 4;
L_0x102c540 .functor MUXZ 36, L_0x102c400, v0x1003180_0, v0x10030c0_0, C4<>;
L_0x102c9f0 .concat [ 5 10 0 0], L_0x7f427d9715b8, v0x1002fe0_0;
L_0x102cb90 .concat [ 5 10 0 0], L_0x7f427d971600, v0x1002f00_0;
S_0xff6dc0 .scope module, "FIFO_RAM_inst" "TDP_RAM36K" 12 180, 13 10 1, S_0xf4d7a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "WEN_A";
    .port_info 1 /INPUT 1 "WEN_B";
    .port_info 2 /INPUT 1 "REN_A";
    .port_info 3 /INPUT 1 "REN_B";
    .port_info 4 /INPUT 1 "CLK_A";
    .port_info 5 /INPUT 1 "CLK_B";
    .port_info 6 /INPUT 4 "BE_A";
    .port_info 7 /INPUT 4 "BE_B";
    .port_info 8 /INPUT 15 "ADDR_A";
    .port_info 9 /INPUT 15 "ADDR_B";
    .port_info 10 /INPUT 32 "WDATA_A";
    .port_info 11 /INPUT 4 "WPARITY_A";
    .port_info 12 /INPUT 32 "WDATA_B";
    .port_info 13 /INPUT 4 "WPARITY_B";
    .port_info 14 /OUTPUT 32 "RDATA_A";
    .port_info 15 /OUTPUT 4 "RPARITY_A";
    .port_info 16 /OUTPUT 32 "RDATA_B";
    .port_info 17 /OUTPUT 4 "RPARITY_B";
P_0xff6f70 .param/l "A_DATA_READ_WIDTH" 1 13 40, +C4<00000000000000000000000000100000>;
P_0xff6fb0 .param/l "A_DATA_WIDTH" 1 13 42, +C4<00000000000000000000000000100000>;
P_0xff6ff0 .param/l "A_DATA_WRITE_WIDTH" 1 13 38, +C4<00000000000000000000000000100000>;
P_0xff7030 .param/l "A_PARITY_READ_WIDTH" 1 13 45, +C4<00000000000000000000000000000100>;
P_0xff7070 .param/l "A_PARITY_WIDTH" 1 13 46, +C4<00000000000000000000000000000100>;
P_0xff70b0 .param/l "A_PARITY_WRITE_WIDTH" 1 13 44, +C4<00000000000000000000000000000100>;
P_0xff70f0 .param/l "A_READ_ADDR_WIDTH" 1 13 41, +C4<00000000000000000000000000001010>;
P_0xff7130 .param/l "A_WRITE_ADDR_WIDTH" 1 13 39, +C4<00000000000000000000000000001010>;
P_0xff7170 .param/l "B_DATA_READ_WIDTH" 1 13 50, +C4<00000000000000000000000000100000>;
P_0xff71b0 .param/l "B_DATA_WIDTH" 1 13 52, +C4<00000000000000000000000000100000>;
P_0xff71f0 .param/l "B_DATA_WRITE_WIDTH" 1 13 48, +C4<00000000000000000000000000100000>;
P_0xff7230 .param/l "B_PARITY_READ_WIDTH" 1 13 55, +C4<00000000000000000000000000000100>;
P_0xff7270 .param/l "B_PARITY_WIDTH" 1 13 56, +C4<00000000000000000000000000000100>;
P_0xff72b0 .param/l "B_PARITY_WRITE_WIDTH" 1 13 54, +C4<00000000000000000000000000000100>;
P_0xff72f0 .param/l "B_READ_ADDR_WIDTH" 1 13 51, +C4<00000000000000000000000000001010>;
P_0xff7330 .param/l "B_WRITE_ADDR_WIDTH" 1 13 49, +C4<00000000000000000000000000001010>;
P_0xff7370 .param/l "INIT" 0 13 11, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xff73b0 .param/l "INIT_PARITY" 0 13 12, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xff73f0 .param/l "RAM_ADDR_WIDTH" 1 13 60, +C4<00000000000000000000000000001010>;
P_0xff7430 .param/l "RAM_DATA_WIDTH" 1 13 58, +C4<00000000000000000000000000100000>;
P_0xff7470 .param/l "RAM_PARITY_WIDTH" 1 13 59, +C4<00000000000000000000000000000100>;
P_0xff74b0 .param/l "READ_WIDTH_A" 0 13 14, +C4<00000000000000000000000000100100>;
P_0xff74f0 .param/l "READ_WIDTH_B" 0 13 16, +C4<00000000000000000000000000100100>;
P_0xff7530 .param/l "WRITE_WIDTH_A" 0 13 13, +C4<00000000000000000000000000100100>;
P_0xff7570 .param/l "WRITE_WIDTH_B" 0 13 15, +C4<00000000000000000000000000100100>;
v0xffea60_0 .net "ADDR_A", 14 0, L_0x102c9f0;  1 drivers
v0xffeb60_0 .net "ADDR_B", 14 0, L_0x102cb90;  1 drivers
L_0x7f427d971528 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0xffec40_0 .net "BE_A", 3 0, L_0x7f427d971528;  1 drivers
L_0x7f427d971570 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xffed00_0 .net "BE_B", 3 0, L_0x7f427d971570;  1 drivers
v0xffede0_0 .net "CLK_A", 0 0, o0x7f427d9bf0e8;  alias, 0 drivers
v0xffeef0_0 .net "CLK_B", 0 0, L_0x102c630;  alias, 1 drivers
v0xffefb0 .array "RAM_DATA", 0 1023, 31 0;
v0xfff070_0 .var "RDATA_A", 31 0;
v0xfff150_0 .var "RDATA_B", 31 0;
L_0x7f427d9714e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xfff230_0 .net "REN_A", 0 0, L_0x7f427d9714e0;  1 drivers
v0xfff2f0_0 .net "REN_B", 0 0, o0x7f427d9bf1d8;  alias, 0 drivers
v0xfff3b0_0 .var "RPARITY_A", 3 0;
v0xfff490_0 .var "RPARITY_B", 3 0;
v0xfff570_0 .net "WDATA_A", 31 0, L_0x102c220;  alias, 1 drivers
L_0x7f427d971648 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xfff650_0 .net "WDATA_B", 31 0, L_0x7f427d971648;  1 drivers
v0xfff730_0 .net "WEN_A", 0 0, o0x7f427d9bf2c8;  alias, 0 drivers
L_0x7f427d971498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xfff7f0_0 .net "WEN_B", 0 0, L_0x7f427d971498;  1 drivers
v0xfff9a0_0 .net "WPARITY_A", 3 0, L_0x102c2c0;  alias, 1 drivers
L_0x7f427d971690 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xfffa60_0 .net "WPARITY_B", 3 0, L_0x7f427d971690;  1 drivers
v0xfffb40_0 .net "a_addr", 9 0, L_0x102c740;  1 drivers
v0xfffc20_0 .net "b_addr", 9 0, L_0x102c7e0;  1 drivers
v0xfffd00_0 .var "collision_a_address", 9 0;
v0xfffde0_0 .var "collision_a_read_flag", 0 0;
v0xfffea0_0 .var "collision_a_write_flag", 0 0;
v0xffff60_0 .var "collision_b_address", 9 0;
v0x1000040_0 .var "collision_b_read_flag", 0 0;
v0x1000100_0 .var "collision_b_write_flag", 0 0;
v0x10001c0_0 .var "collision_window", 0 0;
v0x1001300_0 .var/i "f", 31 0;
v0x10013e0_0 .var/i "g", 31 0;
v0x10014c0_0 .var/i "h", 31 0;
v0x10015a0_0 .var/i "i", 31 0;
v0x1001680_0 .var/i "j", 31 0;
v0xfff890_0 .var/i "k", 31 0;
v0x1001930_0 .var/i "m", 31 0;
E_0xbe0d30 .event posedge, v0x1000040_0;
E_0xc58ca0 .event posedge, v0x1000100_0;
E_0xc58d60 .event posedge, v0xfffde0_0;
E_0xc58e20 .event posedge, v0xfffea0_0;
L_0x102c740 .part L_0x102c9f0, 5, 10;
L_0x102c7e0 .part L_0x102cb90, 5, 10;
S_0xffc630 .scope function.vec4.u32, "calc_data_width" "calc_data_width" 13 300, 13 300 0, S_0xff6dc0;
 .timescale -9 -12;
; Variable calc_data_width is vec4 return value of scope S_0xffc630
v0xffc930_0 .var/i "width", 31 0;
TD_FIFO36K.FIFO_RAM_inst.calc_data_width ;
    %load/vec4 v0xffc930_0;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_11.18, 4;
    %pushi/vec4 8, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_data_width (store_vec4_to_lval)
    %jmp T_11.19;
T_11.18 ;
    %load/vec4 v0xffc930_0;
    %cmpi/e 18, 0, 32;
    %jmp/0xz  T_11.20, 4;
    %pushi/vec4 16, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_data_width (store_vec4_to_lval)
    %jmp T_11.21;
T_11.20 ;
    %load/vec4 v0xffc930_0;
    %cmpi/e 27, 0, 32;
    %jmp/0xz  T_11.22, 4;
    %pushi/vec4 24, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_data_width (store_vec4_to_lval)
    %jmp T_11.23;
T_11.22 ;
    %load/vec4 v0xffc930_0;
    %cmpi/e 36, 0, 32;
    %jmp/0xz  T_11.24, 4;
    %pushi/vec4 32, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_data_width (store_vec4_to_lval)
    %jmp T_11.25;
T_11.24 ;
    %load/vec4 v0xffc930_0;
    %ret/vec4 0, 0, 32;  Assign to calc_data_width (store_vec4_to_lval)
T_11.25 ;
T_11.23 ;
T_11.21 ;
T_11.19 ;
    %end;
S_0xffca10 .scope function.vec4.u32, "calc_depth" "calc_depth" 13 328, 13 328 0, S_0xff6dc0;
 .timescale -9 -12;
; Variable calc_depth is vec4 return value of scope S_0xffca10
v0xffccf0_0 .var/i "width", 31 0;
TD_FIFO36K.FIFO_RAM_inst.calc_depth ;
    %load/vec4 v0xffccf0_0;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_12.26, 5;
    %pushi/vec4 15, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_depth (store_vec4_to_lval)
    %jmp T_12.27;
T_12.26 ;
    %load/vec4 v0xffccf0_0;
    %cmpi/s 2, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_12.28, 5;
    %pushi/vec4 14, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_depth (store_vec4_to_lval)
    %jmp T_12.29;
T_12.28 ;
    %load/vec4 v0xffccf0_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_12.30, 5;
    %pushi/vec4 13, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_depth (store_vec4_to_lval)
    %jmp T_12.31;
T_12.30 ;
    %load/vec4 v0xffccf0_0;
    %cmpi/s 9, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_12.32, 5;
    %pushi/vec4 12, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_depth (store_vec4_to_lval)
    %jmp T_12.33;
T_12.32 ;
    %load/vec4 v0xffccf0_0;
    %cmpi/s 18, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_12.34, 5;
    %pushi/vec4 11, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_depth (store_vec4_to_lval)
    %jmp T_12.35;
T_12.34 ;
    %load/vec4 v0xffccf0_0;
    %cmpi/s 36, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_12.36, 5;
    %pushi/vec4 10, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_depth (store_vec4_to_lval)
    %jmp T_12.37;
T_12.36 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_depth (store_vec4_to_lval)
T_12.37 ;
T_12.35 ;
T_12.33 ;
T_12.31 ;
T_12.29 ;
T_12.27 ;
    %end;
S_0xffcdd0 .scope function.vec4.u32, "calc_parity_width" "calc_parity_width" 13 314, 13 314 0, S_0xff6dc0;
 .timescale -9 -12;
; Variable calc_parity_width is vec4 return value of scope S_0xffcdd0
v0xffd0c0_0 .var/i "width", 31 0;
TD_FIFO36K.FIFO_RAM_inst.calc_parity_width ;
    %load/vec4 v0xffd0c0_0;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_13.38, 4;
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_parity_width (store_vec4_to_lval)
    %jmp T_13.39;
T_13.38 ;
    %load/vec4 v0xffd0c0_0;
    %cmpi/e 18, 0, 32;
    %jmp/0xz  T_13.40, 4;
    %pushi/vec4 2, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_parity_width (store_vec4_to_lval)
    %jmp T_13.41;
T_13.40 ;
    %load/vec4 v0xffd0c0_0;
    %cmpi/e 27, 0, 32;
    %jmp/0xz  T_13.42, 4;
    %pushi/vec4 3, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_parity_width (store_vec4_to_lval)
    %jmp T_13.43;
T_13.42 ;
    %load/vec4 v0xffd0c0_0;
    %cmpi/e 36, 0, 32;
    %jmp/0xz  T_13.44, 4;
    %pushi/vec4 4, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_parity_width (store_vec4_to_lval)
    %jmp T_13.45;
T_13.44 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_parity_width (store_vec4_to_lval)
T_13.45 ;
T_13.43 ;
T_13.41 ;
T_13.39 ;
    %end;
S_0xffd1a0 .scope function.vec4.u32, "find_a_read_index" "find_a_read_index" 13 270, 13 270 0, S_0xff6dc0;
 .timescale -9 -12;
v0xffd380_0 .var "addr", 14 0;
; Variable find_a_read_index is vec4 return value of scope S_0xffd1a0
TD_FIFO36K.FIFO_RAM_inst.find_a_read_index ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to find_a_read_index (store_vec4_to_lval)
    %end;
S_0xffd560 .scope function.vec4.u32, "find_a_write_index" "find_a_write_index" 13 260, 13 260 0, S_0xff6dc0;
 .timescale -9 -12;
v0xffd790_0 .var "addr", 14 0;
; Variable find_a_write_index is vec4 return value of scope S_0xffd560
TD_FIFO36K.FIFO_RAM_inst.find_a_write_index ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to find_a_write_index (store_vec4_to_lval)
    %end;
S_0xffd970 .scope function.vec4.u32, "find_b_read_index" "find_b_read_index" 13 290, 13 290 0, S_0xff6dc0;
 .timescale -9 -12;
v0xffdb50_0 .var "addr", 14 0;
; Variable find_b_read_index is vec4 return value of scope S_0xffd970
TD_FIFO36K.FIFO_RAM_inst.find_b_read_index ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to find_b_read_index (store_vec4_to_lval)
    %end;
S_0xffdd30 .scope function.vec4.u32, "find_b_write_index" "find_b_write_index" 13 280, 13 280 0, S_0xff6dc0;
 .timescale -9 -12;
v0xffdf10_0 .var "addr", 14 0;
; Variable find_b_write_index is vec4 return value of scope S_0xffdd30
TD_FIFO36K.FIFO_RAM_inst.find_b_write_index ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to find_b_write_index (store_vec4_to_lval)
    %end;
S_0xffe0f0 .scope generate, "parity" "parity" 13 78, 13 78 0, S_0xff6dc0;
 .timescale -9 -12;
v0xffe330 .array "RAM_PARITY", 0 1023, 3 0;
v0xffe410_0 .var/i "f_p", 31 0;
v0xffe4f0_0 .var/i "g_p", 31 0;
v0xffe5b0_0 .var/i "h_p", 31 0;
v0xffe690_0 .var/i "i_p", 31 0;
v0xffe7c0_0 .var/i "j_p", 31 0;
v0xffe8a0_0 .var/i "k_p", 31 0;
v0xffe980_0 .var/i "m_p", 31 0;
E_0xc58ee0 .event posedge, v0xffeef0_0;
E_0xc58fa0 .event posedge, v0xffede0_0;
S_0x1001cf0 .scope generate, "sync" "sync" 12 98, 12 98 0, S_0xf4d7a0;
 .timescale -9 -12;
L_0x102c630 .functor BUFZ 1, o0x7f427d9bf0e8, C4<0>, C4<0>, C4<0>;
E_0xcae040 .event edge, v0x1002690_0;
E_0xcae100 .event posedge, v0xffede0_0, v0x10028d0_0;
S_0x1001ee0 .scope generate, "width_36" "width_36" 12 88, 12 88 0, S_0xf4d7a0;
 .timescale -9 -12;
v0xffc3a0_0 .net *"_ivl_2", 35 0, L_0x102c400;  1 drivers
L_0x102c400 .concat [ 32 4 0 0], v0xfff150_0, v0xfff490_0;
S_0xf4cfa0 .scope module, "I_BUF" "I_BUF" 14 10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /INPUT 1 "EN";
    .port_info 2 /OUTPUT 1 "O";
P_0xf64370 .param/str "WEAK_KEEPER" 0 14 11, "NONE";
o0x7f427d9c00d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1003b10_0 .net "EN", 0 0, o0x7f427d9c00d8;  0 drivers
o0x7f427d9c0108 .functor BUFZ 1, C4<z>; HiZ drive
v0x1003bf0_0 .net "I", 0 0, o0x7f427d9c0108;  0 drivers
v0x1003cb0_0 .net "O", 0 0, L_0x102cd60;  1 drivers
L_0x7f427d9716d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1003d80_0 .net/2u *"_ivl_0", 0 0, L_0x7f427d9716d8;  1 drivers
L_0x102cd60 .functor MUXZ 1, L_0x7f427d9716d8, o0x7f427d9c0108, o0x7f427d9c00d8, C4<>;
S_0xf4c7c0 .scope module, "I_BUF_DS" "I_BUF_DS" 15 10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I_P";
    .port_info 1 /INPUT 1 "I_N";
    .port_info 2 /INPUT 1 "EN";
    .port_info 3 /OUTPUT 1 "O";
P_0xf66830 .param/str "WEAK_KEEPER" 0 15 11, "NONE";
o0x7f427d9c0228 .functor BUFZ 1, C4<z>; HiZ drive
v0x1003f00_0 .net "EN", 0 0, o0x7f427d9c0228;  0 drivers
o0x7f427d9c0258 .functor BUFZ 1, C4<z>; HiZ drive
v0x1003fe0_0 .net "I_N", 0 0, o0x7f427d9c0258;  0 drivers
o0x7f427d9c0288 .functor BUFZ 1, C4<z>; HiZ drive
v0x10040a0_0 .net "I_P", 0 0, o0x7f427d9c0288;  0 drivers
v0x1004170_0 .var "O", 0 0;
E_0xcae280 .event edge, v0x1003f00_0, v0x1003fe0_0, v0x10040a0_0;
S_0xf49320 .scope module, "I_DDR" "I_DDR" 16 10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /OUTPUT 2 "Q";
o0x7f427d9c03a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1004340_0 .net "C", 0 0, o0x7f427d9c03a8;  0 drivers
o0x7f427d9c03d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1004420_0 .net "D", 0 0, o0x7f427d9c03d8;  0 drivers
o0x7f427d9c0408 .functor BUFZ 1, C4<z>; HiZ drive
v0x10044e0_0 .net "E", 0 0, o0x7f427d9c0408;  0 drivers
v0x1004580_0 .var "Q", 1 0;
o0x7f427d9c0468 .functor BUFZ 1, C4<z>; HiZ drive
v0x1004660_0 .net "R", 0 0, o0x7f427d9c0468;  0 drivers
E_0xc2bfe0 .event edge, v0x1004340_0;
E_0xc2c0a0 .event negedge, v0x1004660_0;
S_0xf4a8e0 .scope module, "I_DELAY" "I_DELAY" 17 10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /INPUT 1 "DLY_LOAD";
    .port_info 2 /INPUT 1 "DLY_ADJ";
    .port_info 3 /INPUT 1 "DLY_INCDEC";
    .port_info 4 /OUTPUT 6 "DLY_TAP_VALUE";
    .port_info 5 /INPUT 1 "CLK_IN";
    .port_info 6 /OUTPUT 1 "O";
P_0xf594b0 .param/l "DELAY" 0 17 11, +C4<00000000000000000000000000000000>;
L_0x102cfb0 .functor AND 1, v0x1005660_0, L_0x102ceb0, C4<1>, C4<1>;
L_0x102d1a0 .functor AND 1, v0x1005330_0, L_0x102d0d0, C4<1>, C4<1>;
L_0x102d2c0 .functor BUFZ 6, v0x1005880_0, C4<000000>, C4<000000>, C4<000000>;
o0x7f427d9c0678 .functor BUFZ 1, C4<z>; HiZ drive
L_0x102d6c0/d .functor BUFZ 1, o0x7f427d9c0678, C4<0>, C4<0>, C4<0>;
L_0x102d6c0 .delay 1 L_0x102d6c0/d, L_0x102d620, L_0x102d620, L_0x102d620;
o0x7f427d9c0588 .functor BUFZ 1, C4<z>; HiZ drive
v0x1004800_0 .net "CLK_IN", 0 0, o0x7f427d9c0588;  0 drivers
o0x7f427d9c05b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x10048e0_0 .net "DLY_ADJ", 0 0, o0x7f427d9c05b8;  0 drivers
o0x7f427d9c05e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x10049a0_0 .net "DLY_INCDEC", 0 0, o0x7f427d9c05e8;  0 drivers
o0x7f427d9c0618 .functor BUFZ 1, C4<z>; HiZ drive
v0x1004a40_0 .net "DLY_LOAD", 0 0, o0x7f427d9c0618;  0 drivers
v0x1004b00_0 .net "DLY_TAP_VALUE", 5 0, L_0x102d2c0;  1 drivers
v0x1004c30_0 .net "I", 0 0, o0x7f427d9c0678;  0 drivers
v0x1004cf0_0 .net "O", 0 0, L_0x102d6c0;  1 drivers
v0x1004db0_0 .net *"_ivl_1", 0 0, L_0x102ceb0;  1 drivers
L_0x7f427d971720 .functor BUFT 1, Cr<m7800000000000000gfc6>, C4<0>, C4<0>, C4<0>;
v0x1004e70_0 .net/real *"_ivl_10", 0 0, L_0x7f427d971720;  1 drivers
L_0x7f427d971768 .functor BUFT 1, Cr<m563d70a3d70a3c00gfc6>, C4<0>, C4<0>, C4<0>;
v0x1004f30_0 .net/real *"_ivl_12", 0 0, L_0x7f427d971768;  1 drivers
v0x1004ff0_0 .net/real *"_ivl_14", 0 0, L_0x102d3c0;  1 drivers
v0x10050b0_0 .net/real *"_ivl_17", 0 0, L_0x102d4e0;  1 drivers
v0x1005190_0 .net/real *"_ivl_18", 0 0, L_0x102d620;  1 drivers
v0x1005270_0 .net *"_ivl_5", 0 0, L_0x102d0d0;  1 drivers
v0x1005330_0 .var "dly_adj_0", 0 0;
v0x10053f0_0 .var "dly_adj_1", 0 0;
v0x10054b0_0 .net "dly_adj_p", 0 0, L_0x102d1a0;  1 drivers
v0x1005660_0 .var "dly_ld_0", 0 0;
v0x1005700_0 .var "dly_ld_1", 0 0;
v0x10057c0_0 .net "dly_ld_p", 0 0, L_0x102cfb0;  1 drivers
v0x1005880_0 .var "dly_tap_val", 5 0;
E_0xc2c160 .event posedge, v0x1004800_0;
L_0x102ceb0 .reduce/nor v0x1005700_0;
L_0x102d0d0 .reduce/nor v0x10053f0_0;
L_0x102d3c0 .cast/real v0x1005880_0;
L_0x102d4e0 .arith/mult.r 1, L_0x7f427d971768, L_0x102d3c0;
L_0x102d620 .arith/sum.r 1, L_0x7f427d971720, L_0x102d4e0;
S_0xf29950 .scope module, "LUT1" "LUT1" 18 10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
P_0xf18090 .param/l "INIT_VALUE" 0 18 11, C4<00>;
o0x7f427d9c0ac8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1005a40_0 .net "A", 0 0, o0x7f427d9c0ac8;  0 drivers
v0x1005b20_0 .net "Y", 0 0, L_0x102d880;  1 drivers
L_0x7f427d9717b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1005be0_0 .net/2u *"_ivl_0", 1 0, L_0x7f427d9717b0;  1 drivers
L_0x102d880 .part/v L_0x7f427d9717b0, o0x7f427d9c0ac8, 1;
S_0xf294d0 .scope module, "LUT2" "LUT2" 19 10;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "A";
    .port_info 1 /OUTPUT 1 "Y";
P_0xf2f220 .param/l "INIT_VALUE" 0 19 11, C4<0000>;
o0x7f427d9c0bb8 .functor BUFZ 2, C4<zz>; HiZ drive
v0x1005d00_0 .net "A", 1 0, o0x7f427d9c0bb8;  0 drivers
v0x1005de0_0 .net "Y", 0 0, L_0x102d9d0;  1 drivers
L_0x7f427d9717f8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x1005ea0_0 .net/2u *"_ivl_0", 3 0, L_0x7f427d9717f8;  1 drivers
L_0x102d9d0 .part/v L_0x7f427d9717f8, o0x7f427d9c0bb8, 1;
S_0xec31b0 .scope module, "LUT3" "LUT3" 20 10;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "A";
    .port_info 1 /OUTPUT 1 "Y";
P_0xf324a0 .param/l "INIT_VALUE" 0 20 11, C4<00000000>;
o0x7f427d9c0ca8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x1005ff0_0 .net "A", 2 0, o0x7f427d9c0ca8;  0 drivers
v0x10060d0_0 .net "Y", 0 0, L_0x102db20;  1 drivers
L_0x7f427d971840 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x1006190_0 .net/2u *"_ivl_0", 7 0, L_0x7f427d971840;  1 drivers
L_0x102db20 .part/v L_0x7f427d971840, o0x7f427d9c0ca8, 1;
S_0xec2d30 .scope module, "LUT4" "LUT4" 21 11;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /OUTPUT 1 "Y";
P_0xf27d50 .param/l "INIT_VALUE" 0 21 12, C4<0000000000000000>;
o0x7f427d9c0d98 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x10062e0_0 .net "A", 3 0, o0x7f427d9c0d98;  0 drivers
v0x10063c0_0 .net "Y", 0 0, L_0x102dc70;  1 drivers
L_0x7f427d971888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1006480_0 .net/2u *"_ivl_0", 15 0, L_0x7f427d971888;  1 drivers
L_0x102dc70 .part/v L_0x7f427d971888, o0x7f427d9c0d98, 1;
S_0xec28b0 .scope module, "LUT5" "LUT5" 22 10;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "A";
    .port_info 1 /OUTPUT 1 "Y";
P_0xed9ab0 .param/l "INIT_VALUE" 0 22 11, C4<00000000000000000000000000000000>;
o0x7f427d9c0e88 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x10065d0_0 .net "A", 4 0, o0x7f427d9c0e88;  0 drivers
v0x10066b0_0 .net "Y", 0 0, L_0x102ddc0;  1 drivers
L_0x7f427d9718d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1006770_0 .net/2u *"_ivl_0", 31 0, L_0x7f427d9718d0;  1 drivers
L_0x102ddc0 .part/v L_0x7f427d9718d0, o0x7f427d9c0e88, 1;
S_0xec2430 .scope module, "LUT6" "LUT6" 23 10;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "A";
    .port_info 1 /OUTPUT 1 "Y";
P_0xedcdc0 .param/l "INIT_VALUE" 0 23 11, C4<0000000000000000000000000000000000000000000000000000000000000000>;
o0x7f427d9c0f78 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x10068c0_0 .net "A", 5 0, o0x7f427d9c0f78;  0 drivers
v0x10069a0_0 .net "Y", 0 0, L_0x102c8e0;  1 drivers
L_0x7f427d971918 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1006a60_0 .net/2u *"_ivl_0", 63 0, L_0x7f427d971918;  1 drivers
L_0x102c8e0 .part/v L_0x7f427d971918, o0x7f427d9c0f78, 1;
S_0xea9040 .scope module, "O_BUF" "O_BUF" 24 10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O";
o0x7f427d9c1068 .functor BUFZ 1, C4<z>; HiZ drive
L_0x102e140 .functor BUFZ 1, o0x7f427d9c1068, C4<0>, C4<0>, C4<0>;
v0x1006bb0_0 .net "I", 0 0, o0x7f427d9c1068;  0 drivers
v0x1006c70_0 .net "O", 0 0, L_0x102e140;  1 drivers
S_0xe9ffe0 .scope module, "O_BUFT" "O_BUFT" 25 10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /INPUT 1 "T";
    .port_info 2 /OUTPUT 1 "O";
P_0xefe3b0 .param/str "WEAK_KEEPER" 0 25 11, "NONE";
o0x7f427d9c1128 .functor BUFZ 1, C4<z>; HiZ drive
v0x1006d90_0 .net "I", 0 0, o0x7f427d9c1128;  0 drivers
v0x1006e50_0 .net "O", 0 0, L_0x102e210;  1 drivers
o0x7f427d9c1188 .functor BUFZ 1, C4<z>; HiZ drive
v0x1006f10_0 .net "T", 0 0, o0x7f427d9c1188;  0 drivers
o0x7f427d9c11b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x1006fe0_0 name=_ivl_0
L_0x102e210 .functor MUXZ 1, o0x7f427d9c11b8, o0x7f427d9c1128, o0x7f427d9c1188, C4<>;
S_0xe87ab0 .scope module, "O_BUFT_DS" "O_BUFT_DS" 26 10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /INPUT 1 "T";
    .port_info 2 /OUTPUT 1 "O_P";
    .port_info 3 /OUTPUT 1 "O_N";
P_0xebf550 .param/str "WEAK_KEEPER" 0 26 11, "NONE";
L_0x102e8a0 .functor NOT 4, L_0x102e730, C4<0000>, C4<0000>, C4<0000>;
o0x7f427d9c1278 .functor BUFZ 1, C4<z>; HiZ drive
v0x1007140_0 .net "I", 0 0, o0x7f427d9c1278;  0 drivers
v0x1007200_0 .net "O_N", 0 0, L_0x102eaa0;  1 drivers
v0x10072c0_0 .net "O_P", 0 0, L_0x102e640;  1 drivers
o0x7f427d9c1308 .functor BUFZ 1, C4<z>; HiZ drive
v0x1007390_0 .net "T", 0 0, o0x7f427d9c1308;  0 drivers
v0x1007450_0 .net *"_ivl_0", 3 0, L_0x102e370;  1 drivers
v0x1007530_0 .net *"_ivl_10", 3 0, L_0x102e730;  1 drivers
L_0x7f427d9719a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1007610_0 .net *"_ivl_13", 2 0, L_0x7f427d9719a8;  1 drivers
v0x10076f0_0 .net *"_ivl_14", 3 0, L_0x102e8a0;  1 drivers
o0x7f427d9c13f8 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x10077d0_0 name=_ivl_16
v0x10078b0_0 .net *"_ivl_18", 3 0, L_0x102e960;  1 drivers
L_0x7f427d971960 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1007990_0 .net *"_ivl_3", 2 0, L_0x7f427d971960;  1 drivers
o0x7f427d9c1488 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x1007a70_0 name=_ivl_4
v0x1007b50_0 .net *"_ivl_6", 3 0, L_0x102e4f0;  1 drivers
L_0x102e370 .concat [ 1 3 0 0], o0x7f427d9c1278, L_0x7f427d971960;
L_0x102e4f0 .functor MUXZ 4, o0x7f427d9c1488, L_0x102e370, o0x7f427d9c1308, C4<>;
L_0x102e640 .part L_0x102e4f0, 0, 1;
L_0x102e730 .concat [ 1 3 0 0], o0x7f427d9c1278, L_0x7f427d9719a8;
L_0x102e960 .functor MUXZ 4, o0x7f427d9c13f8, L_0x102e8a0, o0x7f427d9c1308, C4<>;
L_0x102eaa0 .part L_0x102e960, 0, 1;
S_0xe67490 .scope module, "O_BUF_DS" "O_BUF_DS" 27 10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /OUTPUT 1 "O_P";
    .port_info 2 /OUTPUT 1 "O_N";
o0x7f427d9c15a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x102eb90 .functor BUFZ 1, o0x7f427d9c15a8, C4<0>, C4<0>, C4<0>;
L_0x102ec00 .functor NOT 1, o0x7f427d9c15a8, C4<0>, C4<0>, C4<0>;
v0x1007cb0_0 .net "I", 0 0, o0x7f427d9c15a8;  0 drivers
v0x1007d90_0 .net "O_N", 0 0, L_0x102ec00;  1 drivers
v0x1007e50_0 .net "O_P", 0 0, L_0x102eb90;  1 drivers
S_0xe670b0 .scope module, "O_DDR" "O_DDR" 28 10;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "D";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Q";
o0x7f427d9c16c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1007fb0_0 .net "C", 0 0, o0x7f427d9c16c8;  0 drivers
o0x7f427d9c16f8 .functor BUFZ 2, C4<zz>; HiZ drive
v0x1008090_0 .net "D", 1 0, o0x7f427d9c16f8;  0 drivers
o0x7f427d9c1728 .functor BUFZ 1, C4<z>; HiZ drive
v0x1008170_0 .net "E", 0 0, o0x7f427d9c1728;  0 drivers
v0x1008240_0 .var "Q", 0 0;
o0x7f427d9c1788 .functor BUFZ 1, C4<z>; HiZ drive
v0x1008300_0 .net "R", 0 0, o0x7f427d9c1788;  0 drivers
E_0xe64070 .event edge, v0x1007fb0_0;
E_0xc2c410 .event negedge, v0x1008300_0;
S_0xd21a80 .scope module, "O_DELAY" "O_DELAY" 29 10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I";
    .port_info 1 /INPUT 1 "DLY_LOAD";
    .port_info 2 /INPUT 1 "DLY_ADJ";
    .port_info 3 /INPUT 1 "DLY_INCDEC";
    .port_info 4 /OUTPUT 6 "DLY_TAP_VALUE";
    .port_info 5 /INPUT 1 "CLK_IN";
    .port_info 6 /OUTPUT 1 "O";
P_0xeb81d0 .param/l "DELAY" 0 29 11, +C4<00000000000000000000000000000000>;
L_0x102edc0 .functor AND 1, v0x1009390_0, L_0x102ecf0, C4<1>, C4<1>;
L_0x102efb0 .functor AND 1, v0x1009060_0, L_0x102eee0, C4<1>, C4<1>;
L_0x102f0d0 .functor BUFZ 6, v0x10095b0_0, C4<000000>, C4<000000>, C4<000000>;
o0x7f427d9c1998 .functor BUFZ 1, C4<z>; HiZ drive
L_0x102f4d0/d .functor BUFZ 1, o0x7f427d9c1998, C4<0>, C4<0>, C4<0>;
L_0x102f4d0 .delay 1 L_0x102f4d0/d, L_0x102f430, L_0x102f430, L_0x102f430;
o0x7f427d9c18a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x10084a0_0 .net "CLK_IN", 0 0, o0x7f427d9c18a8;  0 drivers
o0x7f427d9c18d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1008580_0 .net "DLY_ADJ", 0 0, o0x7f427d9c18d8;  0 drivers
o0x7f427d9c1908 .functor BUFZ 1, C4<z>; HiZ drive
v0x1008640_0 .net "DLY_INCDEC", 0 0, o0x7f427d9c1908;  0 drivers
o0x7f427d9c1938 .functor BUFZ 1, C4<z>; HiZ drive
v0x10086e0_0 .net "DLY_LOAD", 0 0, o0x7f427d9c1938;  0 drivers
v0x10087a0_0 .net "DLY_TAP_VALUE", 5 0, L_0x102f0d0;  1 drivers
v0x10088d0_0 .net "I", 0 0, o0x7f427d9c1998;  0 drivers
v0x1008990_0 .net "O", 0 0, L_0x102f4d0;  1 drivers
v0x1008a50_0 .net *"_ivl_1", 0 0, L_0x102ecf0;  1 drivers
L_0x7f427d9719f0 .functor BUFT 1, Cr<m7800000000000000gfc6>, C4<0>, C4<0>, C4<0>;
v0x1008b10_0 .net/real *"_ivl_10", 0 0, L_0x7f427d9719f0;  1 drivers
L_0x7f427d971a38 .functor BUFT 1, Cr<m563d70a3d70a3c00gfc6>, C4<0>, C4<0>, C4<0>;
v0x1008c60_0 .net/real *"_ivl_12", 0 0, L_0x7f427d971a38;  1 drivers
v0x1008d20_0 .net/real *"_ivl_14", 0 0, L_0x102f1d0;  1 drivers
v0x1008de0_0 .net/real *"_ivl_17", 0 0, L_0x102f2f0;  1 drivers
v0x1008ec0_0 .net/real *"_ivl_18", 0 0, L_0x102f430;  1 drivers
v0x1008fa0_0 .net *"_ivl_5", 0 0, L_0x102eee0;  1 drivers
v0x1009060_0 .var "dly_adj_0", 0 0;
v0x1009120_0 .var "dly_adj_1", 0 0;
v0x10091e0_0 .net "dly_adj_p", 0 0, L_0x102efb0;  1 drivers
v0x1009390_0 .var "dly_ld_0", 0 0;
v0x1009430_0 .var "dly_ld_1", 0 0;
v0x10094f0_0 .net "dly_ld_p", 0 0, L_0x102edc0;  1 drivers
v0x10095b0_0 .var "dly_tap_val", 5 0;
E_0xc2c3a0 .event posedge, v0x10084a0_0;
L_0x102ecf0 .reduce/nor v0x1009430_0;
L_0x102eee0 .reduce/nor v0x1009120_0;
L_0x102f1d0 .cast/real v0x10095b0_0;
L_0x102f2f0 .arith/mult.r 1, L_0x7f427d971a38, L_0x102f1d0;
L_0x102f430 .arith/sum.r 1, L_0x7f427d9719f0, L_0x102f2f0;
S_0xf66300 .scope module, "O_SERDES" "O_SERDES" 30 66;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "D";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "LOAD_WORD";
    .port_info 3 /INPUT 1 "CLK_IN";
    .port_info 4 /INPUT 1 "OE_IN";
    .port_info 5 /OUTPUT 1 "OE_OUT";
    .port_info 6 /OUTPUT 1 "Q";
    .port_info 7 /INPUT 1 "CHANNEL_BOND_SYNC_IN";
    .port_info 8 /OUTPUT 1 "CHANNEL_BOND_SYNC_OUT";
    .port_info 9 /INPUT 1 "PLL_LOCK";
    .port_info 10 /INPUT 1 "PLL_CLK";
P_0xbadf90 .param/str "DATA_RATE" 0 30 67, "SDR";
P_0xbadfd0 .param/l "WIDTH" 0 30 68, +C4<00000000000000000000000000000100>;
L_0x102f660 .functor BUFZ 1, v0x100c4d0_0, C4<0>, C4<0>, C4<0>;
o0x7f427d9c2598 .functor BUFZ 1, C4<z>; HiZ drive
L_0x10308b0 .functor AND 1, o0x7f427d9c2598, v0x100c8b0_0, C4<1>, C4<1>;
L_0x10309d0 .functor BUFZ 1, v0x100ca20_0, C4<0>, C4<0>, C4<0>;
o0x7f427d9c2508 .functor BUFZ 1, C4<z>; HiZ drive
v0x100b8b0_0 .net "CHANNEL_BOND_SYNC_IN", 0 0, o0x7f427d9c2508;  0 drivers
v0x100b990_0 .net "CHANNEL_BOND_SYNC_OUT", 0 0, L_0x102f660;  1 drivers
o0x7f427d9c2148 .functor BUFZ 1, C4<z>; HiZ drive
v0x100ba50_0 .net "CLK_IN", 0 0, o0x7f427d9c2148;  0 drivers
o0x7f427d9c2568 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x100bb20_0 .net "D", 3 0, o0x7f427d9c2568;  0 drivers
v0x100bbc0_0 .net "LOAD_WORD", 0 0, o0x7f427d9c2598;  0 drivers
o0x7f427d9c25c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x100bc80_0 .net "OE_IN", 0 0, o0x7f427d9c25c8;  0 drivers
v0x100bd40_0 .net "OE_OUT", 0 0, L_0x10309d0;  1 drivers
o0x7f427d9c2628 .functor BUFZ 1, C4<z>; HiZ drive
v0x100be00_0 .net "PLL_CLK", 0 0, o0x7f427d9c2628;  0 drivers
o0x7f427d9c2658 .functor BUFZ 1, C4<z>; HiZ drive
v0x100bec0_0 .net "PLL_LOCK", 0 0, o0x7f427d9c2658;  0 drivers
v0x100bf80_0 .net "Q", 0 0, L_0x1030a70;  1 drivers
o0x7f427d9c2298 .functor BUFZ 1, C4<z>; HiZ drive
v0x100c040_0 .net "RST", 0 0, o0x7f427d9c2298;  0 drivers
v0x100c0e0_0 .net "afull", 0 0, L_0x10304b0;  1 drivers
v0x100c1b0_0 .var "core_clk", 0 0;
v0x100c250_0 .var "core_clk_count", 3 0;
v0x100c310_0 .var "data_parallel_reg", 3 0;
v0x100c3f0_0 .var "data_shift_reg", 3 0;
v0x100c4d0_0 .var "fast_clk_sync_out", 0 0;
v0x100c680_0 .net "fifo_data_oe", 0 0, L_0x1030740;  1 drivers
v0x100c720_0 .net "fifo_empty", 0 0, L_0x102f730;  1 drivers
v0x100c7f0_0 .net "fifo_read_data", 3 0, L_0x1030810;  1 drivers
v0x100c8b0_0 .var "fifo_read_en", 0 0;
v0x100c980_0 .var "oe_parallel_reg", 0 0;
v0x100ca20_0 .var "oe_shift_reg", 0 0;
v0x100cae0_0 .var "pll_lock_count", 8 0;
v0x100cbc0_0 .var "read_en", 0 0;
v0x100cc80_0 .var "word_load_en", 0 0;
v0x100cd40_0 .net "word_load_en_sync", 0 0, L_0x10308b0;  1 drivers
E_0xc570d0 .event negedge, v0x100be00_0;
E_0xc73870/0 .event negedge, v0x100b450_0;
E_0xc73870/1 .event posedge, v0x100be00_0;
E_0xc73870 .event/or E_0xc73870/0, E_0xc73870/1;
L_0x1030670 .concat [ 4 1 0 0], o0x7f427d9c2568, o0x7f427d9c25c8;
L_0x1030740 .part v0x100b1d0_0, 4, 1;
L_0x1030810 .part v0x100b1d0_0, 0, 4;
L_0x1030a70 .part v0x100c3f0_0, 3, 1;
S_0x10097d0 .scope module, "fifo1" "SyncFIFO" 30 165, 30 13 1, S_0xf66300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 5 "wr_data";
    .port_info 5 /OUTPUT 5 "rd_data";
    .port_info 6 /OUTPUT 1 "empty";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 1 "almost_full";
P_0x1008bb0 .param/l "DATA_WIDTH" 0 30 15, +C4<00000000000000000000000000000100>;
P_0x1008bf0 .param/l "DEPTH" 0 30 14, +C4<00000000000000000000000000000100>;
L_0x102fba0 .functor AND 1, L_0x102ff10, L_0x1030190, C4<1>, C4<1>;
L_0x10303a0 .functor OR 1, L_0x102fce0, L_0x102fba0, C4<0>, C4<0>;
L_0x7f427d971b10 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1009e90_0 .net/2u *"_ivl_10", 31 0, L_0x7f427d971b10;  1 drivers
v0x1009f90_0 .net *"_ivl_12", 31 0, L_0x102fb00;  1 drivers
v0x100a070_0 .net *"_ivl_14", 0 0, L_0x102fce0;  1 drivers
v0x100a110_0 .net *"_ivl_16", 31 0, L_0x102fe20;  1 drivers
L_0x7f427d971b58 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x100a1f0_0 .net *"_ivl_19", 29 0, L_0x7f427d971b58;  1 drivers
v0x100a320_0 .net *"_ivl_2", 31 0, L_0x102f850;  1 drivers
L_0x7f427d971ba0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x100a400_0 .net/2u *"_ivl_20", 31 0, L_0x7f427d971ba0;  1 drivers
v0x100a4e0_0 .net *"_ivl_22", 0 0, L_0x102ff10;  1 drivers
v0x100a5a0_0 .net *"_ivl_24", 31 0, L_0x1030050;  1 drivers
L_0x7f427d971be8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x100a680_0 .net *"_ivl_27", 29 0, L_0x7f427d971be8;  1 drivers
L_0x7f427d971c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x100a760_0 .net/2u *"_ivl_28", 31 0, L_0x7f427d971c30;  1 drivers
v0x100a840_0 .net *"_ivl_30", 0 0, L_0x1030190;  1 drivers
v0x100a900_0 .net *"_ivl_33", 0 0, L_0x102fba0;  1 drivers
L_0x7f427d971a80 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x100a9c0_0 .net *"_ivl_5", 29 0, L_0x7f427d971a80;  1 drivers
v0x100aaa0_0 .net *"_ivl_6", 31 0, L_0x102f9c0;  1 drivers
L_0x7f427d971ac8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x100ab80_0 .net *"_ivl_9", 29 0, L_0x7f427d971ac8;  1 drivers
v0x100ac60_0 .net "almost_full", 0 0, L_0x10304b0;  alias, 1 drivers
v0x100ae10_0 .net "clk", 0 0, o0x7f427d9c2148;  alias, 0 drivers
v0x100aeb0_0 .net "empty", 0 0, L_0x102f730;  alias, 1 drivers
v0x100af70 .array "fifo", 0 3, 4 0;
v0x100b030_0 .net "full", 0 0, L_0x10303a0;  1 drivers
v0x100b0f0_0 .net "rd_data", 4 0, v0x100b1d0_0;  1 drivers
v0x100b1d0_0 .var "rd_data_reg", 4 0;
v0x100b2b0_0 .net "rd_en", 0 0, v0x100c8b0_0;  1 drivers
v0x100b370_0 .var "rd_ptr", 1 0;
v0x100b450_0 .net "reset", 0 0, o0x7f427d9c2298;  alias, 0 drivers
v0x100b510_0 .net "wr_data", 4 0, L_0x1030670;  1 drivers
L_0x7f427d971c78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x100b5f0_0 .net "wr_en", 0 0, L_0x7f427d971c78;  1 drivers
v0x100b6b0_0 .var "wr_ptr", 1 0;
E_0xd4ad40/0 .event negedge, v0x100b450_0;
E_0xd4ad40/1 .event posedge, v0x100ae10_0;
E_0xd4ad40 .event/or E_0xd4ad40/0, E_0xd4ad40/1;
L_0x102f730 .cmp/eq 2, v0x100b6b0_0, v0x100b370_0;
L_0x102f850 .concat [ 2 30 0 0], v0x100b6b0_0, L_0x7f427d971a80;
L_0x102f9c0 .concat [ 2 30 0 0], v0x100b370_0, L_0x7f427d971ac8;
L_0x102fb00 .arith/sub 32, L_0x102f9c0, L_0x7f427d971b10;
L_0x102fce0 .cmp/eq 32, L_0x102f850, L_0x102fb00;
L_0x102fe20 .concat [ 2 30 0 0], v0x100b6b0_0, L_0x7f427d971b58;
L_0x102ff10 .cmp/eq 32, L_0x102fe20, L_0x7f427d971ba0;
L_0x1030050 .concat [ 2 30 0 0], v0x100b370_0, L_0x7f427d971be8;
L_0x1030190 .cmp/eq 32, L_0x1030050, L_0x7f427d971c30;
L_0x10304b0 .reduce/nor L_0x102f730;
S_0x1009b90 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 30 43, 30 43 0, S_0x10097d0;
 .timescale -9 -12;
v0x1009d90_0 .var/2s "i", 31 0;
S_0xf66950 .scope module, "O_SERDES_CLK" "O_SERDES_CLK" 31 10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK_EN";
    .port_info 1 /OUTPUT 1 "OUTPUT_CLK";
    .port_info 2 /INPUT 1 "PLL_LOCK";
    .port_info 3 /INPUT 1 "PLL_CLK";
P_0xe9ee00 .param/l "CLOCK_PHASE" 0 31 12, +C4<00000000000000000000000000000000>;
P_0xe9ee40 .param/str "DATA_RATE" 0 31 11, "SDR";
P_0xe9ee80 .param/real "ddr_multiplier" 1 31 21, Cr<m4000000000000000gfc2>; value=1.00000
P_0xe9eec0 .param/real "phase_multiplier" 1 31 22, Cr<m0gfc1>; value=0.00000
o0x7f427d9c2b38 .functor BUFZ 1, C4<z>; HiZ drive
v0x100d040_0 .net "CLK_EN", 0 0, o0x7f427d9c2b38;  0 drivers
v0x100d120_0 .var "OUTPUT_CLK", 0 0;
o0x7f427d9c2b98 .functor BUFZ 1, C4<z>; HiZ drive
v0x100d1e0_0 .net "PLL_CLK", 0 0, o0x7f427d9c2b98;  0 drivers
o0x7f427d9c2bc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x100d2b0_0 .net "PLL_LOCK", 0 0, o0x7f427d9c2bc8;  0 drivers
v0x100d370_0 .var "clock_enabled", 0 0;
v0x100d430_0 .var "period", 63 0;
E_0xfef9f0 .event posedge, v0x100d040_0;
E_0xbf2340 .event posedge, v0x100d2b0_0;
E_0xbf22d0 .event posedge, v0x100d1e0_0;
S_0xf67200 .scope module, "PLL" "PLL" 32 10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "PLL_EN";
    .port_info 1 /INPUT 1 "CLK_IN";
    .port_info 2 /OUTPUT 1 "CLK_OUT";
    .port_info 3 /OUTPUT 1 "CLK_OUT_DIV2";
    .port_info 4 /OUTPUT 1 "CLK_OUT_DIV3";
    .port_info 5 /OUTPUT 1 "CLK_OUT_DIV4";
    .port_info 6 /OUTPUT 1 "SERDES_FAST_CLK";
    .port_info 7 /OUTPUT 1 "LOCK";
P_0xcb5990 .param/str "DIVIDE_CLK_IN_BY_2" 0 32 11, "FALSE";
P_0xcb59d0 .param/l "PLL_DIV" 0 32 13, +C4<00000000000000000000000000000001>;
P_0xcb5a10 .param/l "PLL_MULT" 0 32 12, +C4<00000000000000000000000000010000>;
P_0xcb5a50 .param/l "PLL_POST_DIV" 0 32 14, +C4<00000000000000000000000000000010>;
P_0xcb5a90 .param/l "clk_in_max_period" 1 32 30, +C4<00000000000000000000011111010000>;
P_0xcb5ad0 .param/l "clk_in_min_period" 1 32 29, +C4<00000000000000011110100001001000>;
P_0xcb5b10 .param/l "div_input_clk" 1 32 27, +C4<00000000000000000000000000000001>;
P_0xcb5b50 .param/l "vco_max_period" 1 32 33, +C4<00000000000000000000000100111000>;
P_0xcb5b90 .param/l "vco_min_period" 1 32 32, +C4<00000000000000000000010011100010>;
o0x7f427d9c2d18 .functor BUFZ 1, C4<z>; HiZ drive
v0x100d700_0 .net "CLK_IN", 0 0, o0x7f427d9c2d18;  0 drivers
v0x100d7e0_0 .var "CLK_OUT", 0 0;
v0x100d8a0_0 .var "CLK_OUT_DIV2", 0 0;
v0x100d940_0 .var "CLK_OUT_DIV3", 0 0;
v0x100da00_0 .var "CLK_OUT_DIV4", 0 0;
v0x100db10_0 .var "LOCK", 0 0;
o0x7f427d9c2e38 .functor BUFZ 1, C4<z>; HiZ drive
v0x100dbd0_0 .net "PLL_EN", 0 0, o0x7f427d9c2e38;  0 drivers
v0x100dc90_0 .var "SERDES_FAST_CLK", 0 0;
v0x100dd50_0 .var "clk_in_count", 3 0;
v0x100de30_0 .var "clk_in_period", 63 0;
v0x100df10_0 .var "clk_in_start", 63 0;
v0x100dff0_0 .var "clk_out_start", 0 0;
v0x100e0b0_0 .var/i "div3_count", 31 0;
v0x100e190_0 .var "old_clk_in_count", 3 0;
v0x100e270_0 .var "old_clk_in_period", 63 0;
v0x100e350_0 .var "pll_start", 0 0;
v0x100e410_0 .var "vco_clk_start", 0 0;
v0x100e5c0_0 .var/i "vco_count", 31 0;
v0x100e680_0 .var "vco_period", 63 0;
E_0xff7610 .event posedge, v0x100db10_0;
E_0xff76d0 .event posedge, v0x100d700_0;
E_0xff7790 .event posedge, v0x100d8a0_0;
E_0xff7850 .event edge, v0x100d7e0_0;
E_0xff7910 .event posedge, v0x100d7e0_0;
E_0xff79d0 .event posedge, v0x100dc90_0;
E_0xff7b50 .event posedge, v0x100e350_0;
E_0xff7c10 .event posedge, v0x100dbd0_0;
E_0xff7a90 .event negedge, v0x100db10_0, v0x100dbd0_0;
S_0xf67ba0 .scope module, "SOC_FPGA_INTF_JTAG" "SOC_FPGA_INTF_JTAG" 33 10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "BOOT_JTAG_TCK";
    .port_info 1 /OUTPUT 1 "BOOT_JTAG_TDI";
    .port_info 2 /INPUT 1 "BOOT_JTAG_TDO";
    .port_info 3 /OUTPUT 1 "BOOT_JTAG_TMS";
    .port_info 4 /OUTPUT 1 "BOOT_JTAG_TRSTN";
    .port_info 5 /INPUT 1 "BOOT_JTAG_EN";
o0x7f427d9c3228 .functor BUFZ 1, C4<z>; HiZ drive
v0x100e860_0 .net "BOOT_JTAG_EN", 0 0, o0x7f427d9c3228;  0 drivers
o0x7f427d9c3258 .functor BUFZ 1, C4<z>; HiZ drive
v0x100e940_0 .net "BOOT_JTAG_TCK", 0 0, o0x7f427d9c3258;  0 drivers
v0x100ea00_0 .var "BOOT_JTAG_TDI", 0 0;
o0x7f427d9c32b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x100eaa0_0 .net "BOOT_JTAG_TDO", 0 0, o0x7f427d9c32b8;  0 drivers
v0x100eb60_0 .var "BOOT_JTAG_TMS", 0 0;
v0x100ec20_0 .var "BOOT_JTAG_TRSTN", 0 0;
S_0xfdeee0 .scope module, "adder_carry" "adder_carry" 34 7;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sumout";
    .port_info 4 /OUTPUT 1 "cout";
o0x7f427d9c3588 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f427d9c34f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1030ef0 .functor XOR 1, o0x7f427d9c3588, o0x7f427d9c34f8, C4<0>, C4<0>;
v0x100eda0_0 .net *"_ivl_3", 0 0, L_0x1030dc0;  1 drivers
v0x100eea0_0 .net *"_ivl_5", 0 0, L_0x1030ef0;  1 drivers
v0x100ef80_0 .net *"_ivl_7", 1 0, L_0x1031030;  1 drivers
v0x100f040_0 .net "cin", 0 0, o0x7f427d9c34f8;  0 drivers
v0x100f100_0 .net "cout", 0 0, L_0x1030ba0;  1 drivers
o0x7f427d9c3558 .functor BUFZ 1, C4<z>; HiZ drive
v0x100f210_0 .net "g", 0 0, o0x7f427d9c3558;  0 drivers
v0x100f2d0_0 .net "p", 0 0, o0x7f427d9c3588;  0 drivers
v0x100f390_0 .net "sumout", 0 0, L_0x1030ca0;  1 drivers
L_0x1030ba0 .part L_0x1031030, 1, 1;
L_0x1030ca0 .part L_0x1031030, 0, 1;
L_0x1030dc0 .functor MUXZ 1, o0x7f427d9c3558, o0x7f427d9c34f8, o0x7f427d9c3588, C4<>;
L_0x1031030 .concat [ 1 1 0 0], L_0x1030ef0, L_0x1030dc0;
S_0xfdeba0 .scope module, "co_sim_dual_port_rom" "co_sim_dual_port_rom" 35 2;
 .timescale -9 -12;
P_0xbacee0 .param/l "ADDR_WIDTH" 0 35 3, +C4<00000000000000000000000000001010>;
P_0xbacf20 .param/l "DATA_WIDTH" 0 35 3, +C4<00000000000000000000000000100000>;
v0x1029c10_0 .var "addr_a", 9 0;
v0x1029cf0_0 .var "addr_b", 9 0;
v0x1029db0_0 .var "clk", 0 0;
v0x1029ee0_0 .var "i", 6 0;
v0x1029fa0_0 .var/i "mismatch", 31 0;
v0x102a080_0 .net "q_a", 31 0, v0x1010330_0;  1 drivers
v0x102a140_0 .net "q_a_net", 31 0, L_0x1032ff0;  1 drivers
v0x102a1e0_0 .net "q_b", 31 0, v0x1010410_0;  1 drivers
v0x102a280_0 .net "q_b_net", 31 0, L_0x1033130;  1 drivers
S_0x100f4f0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 35 26, 35 26 0, S_0xfdeba0;
 .timescale -9 -12;
v0x100f730_0 .var/i "i", 31 0;
E_0xd380d0 .event negedge, v0x1010260_0;
S_0x100f830 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 35 34, 35 34 0, S_0xfdeba0;
 .timescale -9 -12;
v0x100fa30_0 .var/i "i", 31 0;
S_0x100fb10 .scope task, "compare" "compare" 35 51, 35 51 0, S_0xfdeba0;
 .timescale -9 -12;
TD_co_sim_dual_port_rom.compare ;
    %load/vec4 v0x102a080_0;
    %load/vec4 v0x102a140_0;
    %cmp/ne;
    %jmp/0xz  T_18.46, 6;
    %vpi_call/w 35 53 "$display", "q_a mismatch. Golden: %0h, Netlist: %0h, Time: %0t", v0x102a080_0, v0x102a140_0, $time {0 0 0};
    %load/vec4 v0x1029fa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1029fa0_0, 0, 32;
T_18.46 ;
    %load/vec4 v0x102a1e0_0;
    %load/vec4 v0x102a280_0;
    %cmp/ne;
    %jmp/0xz  T_18.48, 6;
    %vpi_call/w 35 57 "$display", "q_b mismatch. Golden: %0h, Netlist: %0h, Time: %0t", v0x102a1e0_0, v0x102a280_0, $time {0 0 0};
T_18.48 ;
    %end;
S_0x100fcf0 .scope module, "golden" "dual_port_rom" 35 12, 36 1 0, S_0xfdeba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addr_a";
    .port_info 1 /INPUT 10 "addr_b";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "q_a";
    .port_info 4 /OUTPUT 32 "q_b";
P_0x10099d0 .param/l "ADDR_WIDTH" 0 36 2, +C4<00000000000000000000000000001010>;
P_0x1009a10 .param/l "DATA_WIDTH" 0 36 2, +C4<00000000000000000000000000100000>;
v0x10100a0_0 .net "addr_a", 9 0, v0x1029c10_0;  1 drivers
v0x1010180_0 .net "addr_b", 9 0, v0x1029cf0_0;  1 drivers
v0x1010260_0 .net "clk", 0 0, v0x1029db0_0;  1 drivers
v0x1010330_0 .var "q_a", 31 0;
v0x1010410_0 .var "q_b", 31 0;
v0x1010540 .array "rom", 0 1023, 31 0;
E_0xff7fb0 .event posedge, v0x1010260_0;
S_0x10106a0 .scope module, "netlist" "dual_port_rom_post_synth" 35 13, 37 3 0, S_0xfdeba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addr_a";
    .port_info 1 /INPUT 10 "addr_b";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "q_a";
    .port_info 4 /OUTPUT 32 "q_b";
L_0x1032820 .functor BUFZ 1, L_0x10321f0, C4<0>, C4<0>, C4<0>;
L_0x1032ee0 .functor BUFZ 1, L_0x1032460, C4<0>, C4<0>, C4<0>;
v0x1017860_0 .net "_0_", 17 0, L_0x10325e0;  1 drivers
v0x10286a0_0 .net "_1_", 17 0, L_0x1032890;  1 drivers
v0x1028780_0 .net "_2_", 0 0, L_0x10321f0;  1 drivers
v0x1028b70_0 .net "_3_", 0 0, L_0x1032460;  1 drivers
v0x1028c10_0 .net "_4_", 17 0, L_0x1032b70;  1 drivers
v0x1028950_0 .net "_5_", 17 0, L_0x1032d30;  1 drivers
v0x10289f0_0 .net *"_ivl_102", 0 0, L_0x1032820;  1 drivers
v0x1028ab0_0 .net *"_ivl_107", 0 0, L_0x1032ee0;  1 drivers
L_0x7f427d972410 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1028cb0_0 .net/2u *"_ivl_111", 19 0, L_0x7f427d972410;  1 drivers
L_0x7f427d972458 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1028e20_0 .net/2u *"_ivl_116", 19 0, L_0x7f427d972458;  1 drivers
L_0x7f427d971e70 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x1028f00_0 .net/2u *"_ivl_12", 3 0, L_0x7f427d971e70;  1 drivers
L_0x7f427d971eb8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x1028fe0_0 .net/2u *"_ivl_16", 3 0, L_0x7f427d971eb8;  1 drivers
v0x10290c0_0 .net *"_ivl_28", 3 0, L_0x1031880;  1 drivers
v0x10291a0_0 .net *"_ivl_30", 11 0, L_0x1031980;  1 drivers
v0x1029280_0 .net *"_ivl_37", 3 0, L_0x1031aa0;  1 drivers
v0x1029360_0 .net *"_ivl_39", 11 0, L_0x1031ba0;  1 drivers
v0x1029440_0 .net *"_ivl_74", 14 0, L_0x102e030;  1 drivers
v0x10295f0_0 .net *"_ivl_81", 14 0, L_0x1032360;  1 drivers
v0x10296d0_0 .net *"_ivl_92", 11 0, L_0x10326e0;  1 drivers
v0x10297b0_0 .net *"_ivl_97", 11 0, L_0x10329b0;  1 drivers
v0x1029890_0 .net "addr_a", 9 0, v0x1029c10_0;  alias, 1 drivers
v0x1029970_0 .net "addr_b", 9 0, v0x1029cf0_0;  alias, 1 drivers
v0x1029a10_0 .net "clk", 0 0, v0x1029db0_0;  alias, 1 drivers
v0x1029ab0_0 .net "q_a", 31 0, L_0x1032ff0;  alias, 1 drivers
v0x1029b50_0 .net "q_b", 31 0, L_0x1033130;  alias, 1 drivers
L_0x10315d0 .concat [ 4 10 0 0], L_0x7f427d971e70, v0x1029cf0_0;
L_0x1031710 .concat [ 4 10 0 0], L_0x7f427d971eb8, v0x1029c10_0;
L_0x1031880 .part v0x1024fc0_0, 12, 4;
L_0x1031980 .part v0x1024fc0_0, 0, 12;
L_0x1031aa0 .part v0x1025180_0, 12, 4;
L_0x1031ba0 .part v0x1025180_0, 0, 12;
L_0x102e030 .part v0x10250a0_0, 1, 15;
L_0x10321f0 .part v0x10250a0_0, 0, 1;
L_0x1032360 .part v0x1025330_0, 1, 15;
L_0x1032460 .part v0x1025330_0, 0, 1;
L_0x10325e0 .concat8 [ 12 4 2 0], L_0x10326e0, L_0x1031880, v0x1025710_0;
L_0x10326e0 .part L_0x1033130, 0, 12;
L_0x1032890 .concat8 [ 12 4 2 0], L_0x10329b0, L_0x1031aa0, v0x10258d0_0;
L_0x10329b0 .part L_0x1032ff0, 0, 12;
L_0x1032b70 .concat8 [ 1 15 2 0], L_0x1032820, L_0x102e030, v0x10257f0_0;
L_0x1032d30 .concat8 [ 1 15 2 0], L_0x1032ee0, L_0x1032360, v0x10259b0_0;
L_0x1032ff0 .concat8 [ 12 20 0 0], L_0x1031ba0, L_0x7f427d972410;
L_0x1033130 .concat8 [ 12 20 0 0], L_0x1031980, L_0x7f427d972458;
S_0x1010950 .scope module, "rom.0.0" "TDP_RAM18KX2" 37 55, 11 10 1, S_0x10106a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "WEN_A1";
    .port_info 1 /INPUT 1 "WEN_B1";
    .port_info 2 /INPUT 1 "REN_A1";
    .port_info 3 /INPUT 1 "REN_B1";
    .port_info 4 /INPUT 1 "CLK_A1";
    .port_info 5 /INPUT 1 "CLK_B1";
    .port_info 6 /INPUT 2 "BE_A1";
    .port_info 7 /INPUT 2 "BE_B1";
    .port_info 8 /INPUT 14 "ADDR_A1";
    .port_info 9 /INPUT 14 "ADDR_B1";
    .port_info 10 /INPUT 16 "WDATA_A1";
    .port_info 11 /INPUT 2 "WPARITY_A1";
    .port_info 12 /INPUT 16 "WDATA_B1";
    .port_info 13 /INPUT 2 "WPARITY_B1";
    .port_info 14 /OUTPUT 16 "RDATA_A1";
    .port_info 15 /OUTPUT 2 "RPARITY_A1";
    .port_info 16 /OUTPUT 16 "RDATA_B1";
    .port_info 17 /OUTPUT 2 "RPARITY_B1";
    .port_info 18 /INPUT 1 "WEN_A2";
    .port_info 19 /INPUT 1 "WEN_B2";
    .port_info 20 /INPUT 1 "REN_A2";
    .port_info 21 /INPUT 1 "REN_B2";
    .port_info 22 /INPUT 1 "CLK_A2";
    .port_info 23 /INPUT 1 "CLK_B2";
    .port_info 24 /INPUT 2 "BE_A2";
    .port_info 25 /INPUT 2 "BE_B2";
    .port_info 26 /INPUT 14 "ADDR_A2";
    .port_info 27 /INPUT 14 "ADDR_B2";
    .port_info 28 /INPUT 16 "WDATA_A2";
    .port_info 29 /INPUT 2 "WPARITY_A2";
    .port_info 30 /INPUT 16 "WDATA_B2";
    .port_info 31 /INPUT 2 "WPARITY_B2";
    .port_info 32 /OUTPUT 16 "RDATA_A2";
    .port_info 33 /OUTPUT 2 "RPARITY_A2";
    .port_info 34 /OUTPUT 16 "RDATA_B2";
    .port_info 35 /OUTPUT 2 "RPARITY_B2";
P_0x1010b50 .param/l "A1_DATA_READ_WIDTH" 1 11 66, +C4<00000000000000000000000000010000>;
P_0x1010b90 .param/l "A1_DATA_WIDTH" 1 11 68, +C4<00000000000000000000000000010000>;
P_0x1010bd0 .param/l "A1_DATA_WRITE_WIDTH" 1 11 64, +C4<00000000000000000000000000010000>;
P_0x1010c10 .param/l "A1_PARITY_READ_WIDTH" 1 11 71, +C4<00000000000000000000000000000010>;
P_0x1010c50 .param/l "A1_PARITY_WIDTH" 1 11 72, +C4<00000000000000000000000000000010>;
P_0x1010c90 .param/l "A1_PARITY_WRITE_WIDTH" 1 11 70, +C4<00000000000000000000000000000010>;
P_0x1010cd0 .param/l "A1_READ_ADDR_WIDTH" 1 11 67, +C4<00000000000000000000000000001010>;
P_0x1010d10 .param/l "A1_WRITE_ADDR_WIDTH" 1 11 65, +C4<00000000000000000000000000001010>;
P_0x1010d50 .param/l "A2_DATA_READ_WIDTH" 1 11 264, +C4<00000000000000000000000000000001>;
P_0x1010d90 .param/l "A2_DATA_WIDTH" 1 11 266, +C4<00000000000000000000000000000001>;
P_0x1010dd0 .param/l "A2_DATA_WRITE_WIDTH" 1 11 262, +C4<00000000000000000000000000000001>;
P_0x1010e10 .param/l "A2_PARITY_READ_WIDTH" 1 11 269, +C4<00000000000000000000000000000000>;
P_0x1010e50 .param/l "A2_PARITY_WIDTH" 1 11 270, +C4<00000000000000000000000000000000>;
P_0x1010e90 .param/l "A2_PARITY_WRITE_WIDTH" 1 11 268, +C4<00000000000000000000000000000000>;
P_0x1010ed0 .param/l "A2_READ_ADDR_WIDTH" 1 11 265, +C4<00000000000000000000000000001110>;
P_0x1010f10 .param/l "A2_WRITE_ADDR_WIDTH" 1 11 263, +C4<00000000000000000000000000001110>;
P_0x1010f50 .param/l "B1_DATA_READ_WIDTH" 1 11 76, +C4<00000000000000000000000000010000>;
P_0x1010f90 .param/l "B1_DATA_WIDTH" 1 11 78, +C4<00000000000000000000000000010000>;
P_0x1010fd0 .param/l "B1_DATA_WRITE_WIDTH" 1 11 74, +C4<00000000000000000000000000010000>;
P_0x1011010 .param/l "B1_PARITY_READ_WIDTH" 1 11 81, +C4<00000000000000000000000000000010>;
P_0x1011050 .param/l "B1_PARITY_WIDTH" 1 11 82, +C4<00000000000000000000000000000010>;
P_0x1011090 .param/l "B1_PARITY_WRITE_WIDTH" 1 11 80, +C4<00000000000000000000000000000010>;
P_0x10110d0 .param/l "B1_READ_ADDR_WIDTH" 1 11 77, +C4<00000000000000000000000000001010>;
P_0x1011110 .param/l "B1_WRITE_ADDR_WIDTH" 1 11 75, +C4<00000000000000000000000000001010>;
P_0x1011150 .param/l "B2_DATA_READ_WIDTH" 1 11 274, +C4<00000000000000000000000000000001>;
P_0x1011190 .param/l "B2_DATA_WIDTH" 1 11 276, +C4<00000000000000000000000000000001>;
P_0x10111d0 .param/l "B2_DATA_WRITE_WIDTH" 1 11 272, +C4<00000000000000000000000000000001>;
P_0x1011210 .param/l "B2_PARITY_READ_WIDTH" 1 11 279, +C4<00000000000000000000000000000000>;
P_0x1011250 .param/l "B2_PARITY_WIDTH" 1 11 280, +C4<00000000000000000000000000000000>;
P_0x1011290 .param/l "B2_PARITY_WRITE_WIDTH" 1 11 278, +C4<00000000000000000000000000000000>;
P_0x10112d0 .param/l "B2_READ_ADDR_WIDTH" 1 11 275, +C4<00000000000000000000000000001110>;
P_0x1011310 .param/l "B2_WRITE_ADDR_WIDTH" 1 11 273, +C4<00000000000000000000000000001110>;
P_0x1011350 .param/l "INIT1" 0 11 11, C4<0000000011011000000000001101011100000000110101100000000011010101000000001101010000000000110100110000000011010010000000001101000100000000110100000000000011001111000000001100111000000000110011010000000011001100000000001100101100000000110010100000000011001001000000001100100000000000110001110000000011000110000000001100010100000000110001000000000011000011000000001100001000000000110000010000000011000000000000001011111100000000101111100000000010111101000000001011110000000000101110110000000010111010000000001011100100000000101110000000000010110111000000001011011000000000101101010000000010110100000000001011001100000000101100100000000010110001000000001011000000000000101011110000000010101110000000001010110100000000101011000000000010101011000000001010101000000000101010010000000010101000000000001010011100000000101001100000000010100101000000001010010000000000101000110000000010100010000000001010000100000000101000000000000010011111000000001001111000000000100111010000000010011100000000001001101100000000100110100000000010011001000000001001100000000000100101110000000010010110000000001001010100000000100101000000000010010011000000001001001000000000100100010000000010010000000000001000111100000000100011100000000010001101000000001000110000000000100010110000000010001010000000001000100100000000100010000000000010000111000000001000011000000000100001010000000010000100000000001000001100000000100000100000000010000001000000001000000000000000011111110000000001111110000000000111110100000000011111000000000001111011000000000111101000000000011110010000000001111000000000000111011100000000011101100000000001110101000000000111010000000000011100110000000001110010000000000111000100000000011100000000000001101111000000000110111000000000011011010000000001101100000000000110101100000000011010100000000001101001000000000110100000000000011001110000000001100110000000000110010100000000011001000000000001100011000000000110001000000000011000010000000001100000000000000101111100000000010111100000000001011101000000000101110000000000010110110000000001011010000000000101100100000000010110000000000001010111000000000101011000000000010101010000000001010100000000000101001100000000010100100000000001010001000000000101000000000000010011110000000001001110000001111000000100000111100000000000011101111111000001110111111000000111011111010000011101111100000001110111101100000111011110100000011101111001000001110111100000000111011101110000011101110110000001110111010100000111011101000000011101110011000001110111001000000111011100010000011101110000000001110110111100000111011011100000011101101101000001110110110000000111011010110000011101101010000001110110100100000111011010000000011101100111000001110110011000000111011001010000011101100100000001110110001100000111011000100000011101100001000001110110000000000111010111110000011101011110000001110101110100000111010111000000011101011011000001110101101000000111010110010000011101011000000001110101011100000111010101100000011101010101000001110101010000000111010100110000011101010010000001110101000100000111010100000000011101001111000001110100111000000111010011010000011101001100000001110100101100000111010010100000011101001001000001110100100000000001001100110000000100110010000000010011000100000001001100000000000100101111000000010010111000000001001011010000000100101100000000010010101100000001001010100000000100101001000000010010100000000001001001110000000100100110000000010010010100000001001001000000000100100011000000010010001000000001001000010000000100100000000000010001111100000001000111100000000100011101000000010001110000000001000110110000000100011010000000010001100100000001000110000000000100010111000000010001011000000001000101010000000100010100000000010001001100000001000100100000000100010001000000010001000000000001000011110000000100001110000000010000110100000001000011000000000100001011000000010000101000000001000010010000000100001000000000010000011100000001000001100000000100000101000000010000010000000001000000110000000100000010000000010000000100000001000000000000000111111111000000011111111000000001111111010000000111111100000000011111101100000001111110100000000111111001000000011111100000000001111101110000000111110110000000011111010100000001111101000000000111110011000000011111001000000001111100010000000111110000000000011110111100000001111011100000000111101101000000011110110000000001111010110000000111101010000000011110100100000001111010000000000111100111000000011110011000000001111001010000000111100100000000011110001100000001111000100000000111100001000000011110000000000001110111110000000111011110000000011101110100000001110111000000000111011011000000011101101000000001110110010000000111011000000000011101011100000001110101100000000111010101000000011101010000000001110100110000000111010010000000011101000100000001110100000000000111001111000000011100111000000001110011010000000111001100000000011100101100000001110010100000000111001001000000011100100000000001110001110000000111000110000000011100010100000001110001000000000111000011000000011100001000000001110000010000000111000000000000011011111100000001101111100000000110111101000000011011110000000001101110110000000110111010000000011011100100000001101110000000000110110111000000011011011000000001101101010000000110110100000000011011001100000001101100100000000110110001000000011011000000000001101011110000000110101110000000011010110100000001101011000000000110101011000000011010101000000001101010010000000110101000000000011010011100000001101001100000000110100101000000011010010000000001101000110000000110100010000000011010000100000001101000000000000110011111000000011001111000000001100111010000000110011100000000011001101100000001100110100000000110011001000000011001100000000001100101110000000110010110000000011001010100000001100101000000000110010011000000011001001000000001100100010000000110010000000000011000111100000001100011100000000110001101000000011000110000000001100010110000000110001010000000011000100100000001100010000000000110000111000000011000011000000001100001010000000110000100000000011000001100000001100000100000000110000001000000011000000000000001011111110000000101111110000000010111110100000001011111000000000101111011000000010111101000000001011110010000000101111000000000010111011100000001011101100000000101110101000000010111010000000001011100110000000101110010000000010111000100000001011100000000000101101111000000010110111000000001011011010000000101101100000000010110101100000001011010100000000101101001000000010110100000000001011001110000000101100110000000010110010100000001011001000000000101100011000000010110001000000001011000010000000101100000000000010101111100000001010111100000000101011101000000010101110000000001010110110000000101011010000000010101100100000001010110000000000101010111000000010101011000000001010101010000000101010100000000010101001100000001010100100000000101010001000000010101000000000001010011110000000101001110000000010100110100000001010011000000000101001011000000010100101000000001010010010000000101001000000000010100011100000001010001100000000101000101000000010100010000000001010000110000000101000010000000010100000100000001010000000000000100111111000000010011111000000001001111010000000100111100000000010011101100000001001110100000000100111001000000010011100000000001001101110000000100110110000000010011010100000001001101000000000100110011000000010011001000000001001100010000000100110000000000010010111100000001001011100000000100101101000000010010110000000001001010110000000100101010000000010010100100000001001010000000000100100111000000010010011000000001001001010000000100100100000000010010001100000001001000100000000100100001000000010010000000000001000111110000000100011110000000010001110100000001000111000000000100011011000000010001101000000001000110010000000100011000000000010001011100000001000101100000000100010101000000010001010000000001000100110000000100010010000000010001000100000001000100000000000100001111000000010000111000000001000011010000000100001100000000010000101100000001000010100000000100001001000000010000100000000001000001110000000100000110000000010000010100000001000001000000000100000011000000010000001000000001000000010000000100000000000000001111111100000000111111100000000011111101000000001111110000000000111110110000000011111010000000001111100100000000111110000000000011110111000000001111011000000000111101010000000011110100000000001111001100000000111100100000000011110001000000001111000000000000111011110000000011101110000000001110110100000000111011000000000011101011000000001110101000000000111010010000000011101000000000001110011100000000111001100000000011100101000000001110010000000000111000110000000011100010000000001110000100000000111000000000000011011111000000001101111000000000110111010000000011011100000000001101101100000000110110100000000011011001000000001101100000000000110101110000000011010110000000001101010100000000110101000000000011010011000000001101001000000000110100010000000011010000000000001100111100000000110011100000000011001101000000001100110000000000110010110000000011001010000000001100100100000000110010000000000011000111000000001100011000000000110001010000000011000100000000001100001100000000110000100000000011000001000000001100000000000000101111110000000010111110000000001011110100000000101111000000000010111011000000001011101000000000101110010000000010111000000000001011011100000000101101100000000010110101000000001011010000000000101100110000000010110010000000001011000100000000101100000000000010101111000000001010111000000000101011010000000010101100000000001010101100000000101010100000000010101001000000001010100000000000101001110000000010100110000000001010010100000000101001000000000010100011000000001010001000000000101000010000000010100000000000001001111100000000100111100000000010011101000000001001110000000000100110110000000010011010000000001001100100000000100110000000000010010111000000001001011000000000100101010000000010010100000000001001001100000000100100100000000010010001000000001001000000000000100011110000000010001110000000001000110100000000100011000000000010001011000000001000101000000000100010010000000010001000000000001000011100000000100001100000000010000101000000001000010000000000100000110000000010000010000000001000000100000000100000000000000001111111000000000111111000000000011111010000000001111100000000000111101100000000011110100000000001111001000000000111100000000000011101110000000001110110000000000111010100000000011101000000000001110011000000000111001000000000011100010000000001110000000000000110111100000000011011100000000001101101000000000110110000000000011010110000000001101010000000000110100100000000011010000000000001100111000000000110011000000000011001010000000001100100000000000110001100000000011000100000000001100001000000000110000000000000010111110000000001011110000000000101110100000000010111000000000001011011000000000101101000000000010110010000000001011000000000000101011100000000010101100000000001010101000000000101010000000000010100110000000001010010000000000101000100000000010100000000000001001111000000000100111000000000010011010000000001001100000000000100101100000000010010100000000001001001000000000100100000000000010001110000000001000110000000000100010100000000010001000000000001000011000000000100001000000000010000010000000001000000000000000011111100000000001111100000000000111101000000000011110000000000001110110000000000111010000000000011100100000000001110000000000000110111000000000011011000000000001101010000000000110100000000000011001100000000001100100000000000110001000000000011000000000000001011110000000000101110000000000010110100000000001011000000000000101011000000000010101000000000001010010000000000101000000000000010011100000000001001100000000000100101000000000010010000000000001000110000000000100010000000000010000100000000001000000000000000011111000000000001111000000000000111010000000000011100000000000001101100000000000110100000000000011001000000000001100000000000000101110000000000010110000000000001010100000000000101000000000000010011000000000001001000000000000100010000000000010000000000000000111100000000000011100000000000001101000000000000110000000000000010110000000000001010000000000000100100000000000010000000000000000111000000000000011000000000000001010000000000000100000000000000001100000000000000100000000000000001000000000000000000000000111111110000000011111110000000001111110100000000111111000000000011111011000000001111101000000000111110010000000011111000000000001111011100000000111101100000000011110101000000001111010000000000111100110000000011110010000000001111000100000000111100000000000011101111000000001110111000000000111011010000000011101100000000001110101100000000111010100000000011101001000000001110100000000000111001110000000011100110000000001110010100000000111001000000000011100011000000001110001000000000111000010000000011100000000000001101111100000000110111100000000011011101000000001101110000000000110110110000000011011010000000001101100100000000110110000000000011010111000000001101011000000000110101010000000011010100000000001101001100000000110100100000000011010001000000001101000000000000110011110000000011001110000000001100110100000000110011000000000011001011000000001100101000000000110010010000000011001000000000001100011100000000110001100000000011000101000000001100010000000000110000110000000011000010000000001100000100000000110000000000000010111111000000001011111000000000101111010000000010111100000000001011101100000000101110100000000010111001000000001011100000000000101101110000000010110110000000001011010100000000101101000000000010110011000000001011001000000000101100010000000010110000000000001010111100000000101011100000000010101101000000001010110000000000101010110000000010101010000000001010100100000000101010000000000010100111000000001010011000000000101001010000000010100100000000001010001100000000101000100000000010100001000000001010000000000000100111110000000010011110000000001001110100000000100111000000000010011011000000001001101000000000100110010000000010011000000000001001011100000000100101100000000010010101000000001001010000000000100100110000000010010010000000001001000100000000100100000000000010001111000000001000111000000000100011010000000010001100000000001000101100000000100010100000000010001001000000001000100000000000100001110000000010000110000000001000010100000000100001000000000010000011000000001000001000000000100000010000000010000000000000000111111100000000011111100000000001111101000000000111110000000000011110110000000001111010000000000111100100000000011110000000000001110111000000000111011000000000011101010000000001110100000000000111001100000000011100100000000001110001000000000111000000000000011011110000000001101110000000000110110100000000011011000000000001101011000000000110101000000000011010010000000001101000000000000110011100000000011001100000000001100101000000000110010000000000011000110000000001100010000000000110000100000000011000000000000001011111000000000101111000000000010111010000000001011100000000000101101100000000010110100000000001011001000000000101100000000000010101110000000001010110000000000101010100000000010101000000000001010011000000000101001000000000010100010000000001010000000000000100111100000000010011100000000001001101000000000100110000000000010010110000000001001010000000000100100100000000010010000000000001000111000000000100011000000000010001010000000001000100000000000100001100000000010000100000000001000001000000000100000000000000001111110000000000111110000000000011110100000000001111000000000000111011000000000011101000000000001110010000000000111000000000000011011100000000001101100000000000110101000000000011010000000000001100110000000000110010000000000011000100000000001100000000000000101111000000000010111000000000001011010000000000101100000000000010101100000000001010100000000000101001000000000010100000000000001001110000000000100110000000000010010100000000001001000000000000100011000000000010001000000000001000010000000000100000000000000001111100000000000111100000000000011101000000000001110000000000000110110000000000011010000000000001100100000000000110000000000000010111000000000001011000000000000101010000000000010100000000000001001100000000000100100000000000010001000000000001000000000000000011110000000000001110000000000000110100000000000011000000000000001011000000000000101000000000000010010000000000001000000000000000011100000000000001100000000000000101000000000000010000000000000000110000000000010011000000000000001000000000000000010000000000000110000000001101101100000000110110100000000000000000000000001101100100000000110110000000000000001001>;
P_0x1011390 .param/l "INIT1_PARITY" 0 11 12, C4<01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100010100>;
P_0x10113d0 .param/l "INIT2" 0 11 17, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1011410 .param/l "INIT2_PARITY" 0 11 18, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1011450 .param/l "RAM1_ADDR_WIDTH" 1 11 86, +C4<00000000000000000000000000001010>;
P_0x1011490 .param/l "RAM1_DATA_WIDTH" 1 11 84, +C4<00000000000000000000000000010000>;
P_0x10114d0 .param/l "RAM1_PARITY_WIDTH" 1 11 85, +C4<00000000000000000000000000000010>;
P_0x1011510 .param/l "RAM2_ADDR_WIDTH" 1 11 284, +C4<00000000000000000000000000001110>;
P_0x1011550 .param/l "RAM2_DATA_WIDTH" 1 11 282, +C4<00000000000000000000000000000001>;
P_0x1011590 .param/l "RAM2_PARITY_WIDTH" 1 11 283, +C4<00000000000000000000000000000000>;
P_0x10115d0 .param/l "READ_WIDTH_A1" 0 11 15, C4<00000000000000000000000000010010>;
P_0x1011610 .param/l "READ_WIDTH_A2" 0 11 21, +C4<00000000000000000000000000000001>;
P_0x1011650 .param/l "READ_WIDTH_B1" 0 11 16, C4<00000000000000000000000000010010>;
P_0x1011690 .param/l "READ_WIDTH_B2" 0 11 22, +C4<00000000000000000000000000000001>;
P_0x10116d0 .param/l "WRITE_WIDTH_A1" 0 11 13, C4<00000000000000000000000000010010>;
P_0x1011710 .param/l "WRITE_WIDTH_A2" 0 11 19, +C4<00000000000000000000000000000001>;
P_0x1011750 .param/l "WRITE_WIDTH_B1" 0 11 14, C4<00000000000000000000000000010010>;
P_0x1011790 .param/l "WRITE_WIDTH_B2" 0 11 20, +C4<00000000000000000000000000000001>;
L_0x7f427d972260 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
L_0x10312e0 .functor BUFZ 14, L_0x7f427d972260, C4<00000000000000>, C4<00000000000000>, C4<00000000000000>;
L_0x7f427d9722a8 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
L_0x10313b0 .functor BUFZ 14, L_0x7f427d9722a8, C4<00000000000000>, C4<00000000000000>, C4<00000000000000>;
v0x10243c0_0 .net "ADDR_A1", 13 0, L_0x10315d0;  1 drivers
v0x10244c0_0 .net "ADDR_A2", 13 0, L_0x7f427d972260;  1 drivers
v0x10245a0_0 .net "ADDR_B1", 13 0, L_0x1031710;  1 drivers
v0x1024660_0 .net "ADDR_B2", 13 0, L_0x7f427d9722a8;  1 drivers
L_0x7f427d971de0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1024740_0 .net "BE_A1", 1 0, L_0x7f427d971de0;  1 drivers
L_0x7f427d9721d0 .functor BUFT 1, C4<xx>, C4<0>, C4<0>, C4<0>;
v0x1024870_0 .net "BE_A2", 1 0, L_0x7f427d9721d0;  1 drivers
L_0x7f427d971e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1024950_0 .net "BE_B1", 1 0, L_0x7f427d971e28;  1 drivers
L_0x7f427d972218 .functor BUFT 1, C4<xx>, C4<0>, C4<0>, C4<0>;
v0x1024a30_0 .net "BE_B2", 1 0, L_0x7f427d972218;  1 drivers
v0x1024b10_0 .net "CLK_A1", 0 0, v0x1029db0_0;  alias, 1 drivers
L_0x7f427d972140 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1024c40_0 .net "CLK_A2", 0 0, L_0x7f427d972140;  1 drivers
v0x1024ce0_0 .net "CLK_B1", 0 0, v0x1029db0_0;  alias, 1 drivers
L_0x7f427d972188 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1024d80_0 .net "CLK_B2", 0 0, L_0x7f427d972188;  1 drivers
v0x1024e40 .array "RAM1_DATA", 0 1023, 15 0;
v0x1024f00 .array "RAM2_DATA", 0 16383, 0 0;
v0x1024fc0_0 .var "RDATA_A1", 15 0;
v0x10250a0_0 .var "RDATA_A2", 15 0;
v0x1025180_0 .var "RDATA_B1", 15 0;
v0x1025330_0 .var "RDATA_B2", 15 0;
L_0x7f427d971d50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1025410_0 .net "REN_A1", 0 0, L_0x7f427d971d50;  1 drivers
L_0x7f427d9720b0 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x10254d0_0 .net "REN_A2", 0 0, L_0x7f427d9720b0;  1 drivers
L_0x7f427d971d98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1025590_0 .net "REN_B1", 0 0, L_0x7f427d971d98;  1 drivers
L_0x7f427d9720f8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1025650_0 .net "REN_B2", 0 0, L_0x7f427d9720f8;  1 drivers
v0x1025710_0 .var "RPARITY_A1", 1 0;
v0x10257f0_0 .var "RPARITY_A2", 1 0;
v0x10258d0_0 .var "RPARITY_B1", 1 0;
v0x10259b0_0 .var "RPARITY_B2", 1 0;
L_0x7f427d971f00 .functor BUFT 1, C4<xxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1025a90_0 .net "WDATA_A1", 15 0, L_0x7f427d971f00;  1 drivers
L_0x7f427d9722f0 .functor BUFT 1, C4<xxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1025b70_0 .net "WDATA_A2", 15 0, L_0x7f427d9722f0;  1 drivers
L_0x7f427d971f90 .functor BUFT 1, C4<xxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1025c50_0 .net "WDATA_B1", 15 0, L_0x7f427d971f90;  1 drivers
L_0x7f427d972380 .functor BUFT 1, C4<xxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1025d30_0 .net "WDATA_B2", 15 0, L_0x7f427d972380;  1 drivers
L_0x7f427d971cc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1025e10_0 .net "WEN_A1", 0 0, L_0x7f427d971cc0;  1 drivers
L_0x7f427d972020 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1025ed0_0 .net "WEN_A2", 0 0, L_0x7f427d972020;  1 drivers
L_0x7f427d971d08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1025f90_0 .net "WEN_B1", 0 0, L_0x7f427d971d08;  1 drivers
L_0x7f427d972068 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1025220_0 .net "WEN_B2", 0 0, L_0x7f427d972068;  1 drivers
L_0x7f427d971f48 .functor BUFT 1, C4<xx>, C4<0>, C4<0>, C4<0>;
v0x1026240_0 .net "WPARITY_A1", 1 0, L_0x7f427d971f48;  1 drivers
L_0x7f427d972338 .functor BUFT 1, C4<xx>, C4<0>, C4<0>, C4<0>;
v0x1026320_0 .net "WPARITY_A2", 1 0, L_0x7f427d972338;  1 drivers
L_0x7f427d971fd8 .functor BUFT 1, C4<xx>, C4<0>, C4<0>, C4<0>;
v0x1026400_0 .net "WPARITY_B1", 1 0, L_0x7f427d971fd8;  1 drivers
L_0x7f427d9723c8 .functor BUFT 1, C4<xx>, C4<0>, C4<0>, C4<0>;
v0x10264e0_0 .net "WPARITY_B2", 1 0, L_0x7f427d9723c8;  1 drivers
v0x10265c0_0 .var/i "a", 31 0;
v0x10266a0_0 .net "a1_addr", 9 0, L_0x1031170;  1 drivers
v0x1026780_0 .net "a2_addr", 13 0, L_0x10312e0;  1 drivers
v0x1026860_0 .var/i "b", 31 0;
v0x1026940_0 .net "b1_addr", 9 0, L_0x1031210;  1 drivers
v0x1026a20_0 .net "b2_addr", 13 0, L_0x10313b0;  1 drivers
v0x1026b00_0 .var/i "c", 31 0;
v0x1026be0_0 .var "collision_a2_address", 13 0;
v0x1026cc0_0 .var "collision_a2_read_flag", 0 0;
v0x1026d80_0 .var "collision_a2_write_flag", 0 0;
v0x1026e40_0 .var "collision_a_address", 9 0;
v0x1026f20_0 .var "collision_a_read_flag", 0 0;
v0x1026fe0_0 .var "collision_a_write_flag", 0 0;
v0x10270a0_0 .var "collision_b2_address", 13 0;
v0x1027180_0 .var "collision_b2_read_flag", 0 0;
v0x1027240_0 .var "collision_b2_write_flag", 0 0;
v0x1027300_0 .var "collision_b_address", 9 0;
v0x10273e0_0 .var "collision_b_read_flag", 0 0;
v0x10274a0_0 .var "collision_b_write_flag", 0 0;
v0x1027560_0 .var "collision_window", 0 0;
v0x1027620_0 .var/i "f", 31 0;
v0x1027700_0 .var/i "g", 31 0;
v0x10277e0_0 .var/i "h", 31 0;
v0x10278c0_0 .var/i "i", 31 0;
v0x10279a0_0 .var/i "j", 31 0;
v0x1027a80_0 .var/i "k", 31 0;
v0x1027b60_0 .var/i "l", 31 0;
v0x1026030_0 .var/i "m", 31 0;
v0x10260f0_0 .var/i "p", 31 0;
v0x1028010_0 .var/i "r", 31 0;
E_0x1012070 .event posedge, v0x1027180_0;
E_0x1012130 .event posedge, v0x1027240_0;
E_0x10121f0 .event posedge, v0x1026cc0_0;
E_0x10122b0 .event posedge, v0x1026d80_0;
E_0x1012370 .event posedge, v0x1024d80_0;
E_0x1012430 .event posedge, v0x1024c40_0;
E_0x10125b0 .event posedge, v0x10273e0_0;
E_0x1012670 .event posedge, v0x10274a0_0;
E_0x10124f0 .event posedge, v0x1026f20_0;
E_0x1012730 .event posedge, v0x1026fe0_0;
L_0x1031170 .part L_0x10315d0, 4, 10;
L_0x1031210 .part L_0x1031710, 4, 10;
S_0x1017f20 .scope function.vec4.u32, "calc_data_width" "calc_data_width" 11 538, 11 538 0, S_0x1010950;
 .timescale -9 -12;
; Variable calc_data_width is vec4 return value of scope S_0x1017f20
v0x10181d0_0 .var/i "width", 31 0;
TD_co_sim_dual_port_rom.netlist.rom.0.0.calc_data_width ;
    %load/vec4 v0x10181d0_0;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_19.50, 4;
    %pushi/vec4 8, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_data_width (store_vec4_to_lval)
    %jmp T_19.51;
T_19.50 ;
    %load/vec4 v0x10181d0_0;
    %cmpi/e 18, 0, 32;
    %jmp/0xz  T_19.52, 4;
    %pushi/vec4 16, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_data_width (store_vec4_to_lval)
    %jmp T_19.53;
T_19.52 ;
    %load/vec4 v0x10181d0_0;
    %ret/vec4 0, 0, 32;  Assign to calc_data_width (store_vec4_to_lval)
T_19.53 ;
T_19.51 ;
    %end;
S_0x10182b0 .scope function.vec4.u32, "calc_depth" "calc_depth" 11 558, 11 558 0, S_0x1010950;
 .timescale -9 -12;
; Variable calc_depth is vec4 return value of scope S_0x10182b0
v0x1018590_0 .var/i "width", 31 0;
TD_co_sim_dual_port_rom.netlist.rom.0.0.calc_depth ;
    %load/vec4 v0x1018590_0;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_20.54, 5;
    %pushi/vec4 14, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_depth (store_vec4_to_lval)
    %jmp T_20.55;
T_20.54 ;
    %load/vec4 v0x1018590_0;
    %cmpi/s 2, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_20.56, 5;
    %pushi/vec4 13, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_depth (store_vec4_to_lval)
    %jmp T_20.57;
T_20.56 ;
    %load/vec4 v0x1018590_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_20.58, 5;
    %pushi/vec4 12, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_depth (store_vec4_to_lval)
    %jmp T_20.59;
T_20.58 ;
    %load/vec4 v0x1018590_0;
    %cmpi/s 9, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_20.60, 5;
    %pushi/vec4 11, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_depth (store_vec4_to_lval)
    %jmp T_20.61;
T_20.60 ;
    %load/vec4 v0x1018590_0;
    %cmpi/s 18, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_20.62, 5;
    %pushi/vec4 10, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_depth (store_vec4_to_lval)
    %jmp T_20.63;
T_20.62 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_depth (store_vec4_to_lval)
T_20.63 ;
T_20.61 ;
T_20.59 ;
T_20.57 ;
T_20.55 ;
    %end;
S_0x1018670 .scope function.vec4.u32, "calc_parity_width" "calc_parity_width" 11 548, 11 548 0, S_0x1010950;
 .timescale -9 -12;
; Variable calc_parity_width is vec4 return value of scope S_0x1018670
v0x1018930_0 .var/i "width", 31 0;
TD_co_sim_dual_port_rom.netlist.rom.0.0.calc_parity_width ;
    %load/vec4 v0x1018930_0;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_21.64, 4;
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_parity_width (store_vec4_to_lval)
    %jmp T_21.65;
T_21.64 ;
    %load/vec4 v0x1018930_0;
    %cmpi/e 18, 0, 32;
    %jmp/0xz  T_21.66, 4;
    %pushi/vec4 2, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_parity_width (store_vec4_to_lval)
    %jmp T_21.67;
T_21.66 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_parity_width (store_vec4_to_lval)
T_21.67 ;
T_21.65 ;
    %end;
S_0x1018a10 .scope function.vec4.u32, "find_a1_read_index" "find_a1_read_index" 11 468, 11 468 0, S_0x1010950;
 .timescale -9 -12;
v0x1018bf0_0 .var "addr", 13 0;
; Variable find_a1_read_index is vec4 return value of scope S_0x1018a10
TD_co_sim_dual_port_rom.netlist.rom.0.0.find_a1_read_index ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to find_a1_read_index (store_vec4_to_lval)
    %end;
S_0x1018dd0 .scope function.vec4.u32, "find_a1_write_index" "find_a1_write_index" 11 458, 11 458 0, S_0x1010950;
 .timescale -9 -12;
v0x1019860_0 .var "addr", 13 0;
; Variable find_a1_write_index is vec4 return value of scope S_0x1018dd0
TD_co_sim_dual_port_rom.netlist.rom.0.0.find_a1_write_index ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to find_a1_write_index (store_vec4_to_lval)
    %end;
S_0x1019a40 .scope function.vec4.u32, "find_a2_read_index" "find_a2_read_index" 11 508, 11 508 0, S_0x1010950;
 .timescale -9 -12;
v0x1019bd0_0 .var "addr", 13 0;
; Variable find_a2_read_index is vec4 return value of scope S_0x1019a40
TD_co_sim_dual_port_rom.netlist.rom.0.0.find_a2_read_index ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to find_a2_read_index (store_vec4_to_lval)
    %end;
S_0x1019db0 .scope function.vec4.u32, "find_a2_write_index" "find_a2_write_index" 11 498, 11 498 0, S_0x1010950;
 .timescale -9 -12;
v0x1019f90_0 .var "addr", 13 0;
; Variable find_a2_write_index is vec4 return value of scope S_0x1019db0
TD_co_sim_dual_port_rom.netlist.rom.0.0.find_a2_write_index ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to find_a2_write_index (store_vec4_to_lval)
    %end;
S_0x101a170 .scope function.vec4.u32, "find_b1_read_index" "find_b1_read_index" 11 488, 11 488 0, S_0x1010950;
 .timescale -9 -12;
v0x101a350_0 .var "addr", 13 0;
; Variable find_b1_read_index is vec4 return value of scope S_0x101a170
TD_co_sim_dual_port_rom.netlist.rom.0.0.find_b1_read_index ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to find_b1_read_index (store_vec4_to_lval)
    %end;
S_0x101a530 .scope function.vec4.u32, "find_b1_write_index" "find_b1_write_index" 11 478, 11 478 0, S_0x1010950;
 .timescale -9 -12;
v0x101a710_0 .var "addr", 13 0;
; Variable find_b1_write_index is vec4 return value of scope S_0x101a530
TD_co_sim_dual_port_rom.netlist.rom.0.0.find_b1_write_index ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to find_b1_write_index (store_vec4_to_lval)
    %end;
S_0x101a8f0 .scope function.vec4.u32, "find_b2_read_index" "find_b2_read_index" 11 528, 11 528 0, S_0x1010950;
 .timescale -9 -12;
v0x101aa80_0 .var "addr", 13 0;
; Variable find_b2_read_index is vec4 return value of scope S_0x101a8f0
TD_co_sim_dual_port_rom.netlist.rom.0.0.find_b2_read_index ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to find_b2_read_index (store_vec4_to_lval)
    %end;
S_0x101ac60 .scope function.vec4.u32, "find_b2_write_index" "find_b2_write_index" 11 518, 11 518 0, S_0x1010950;
 .timescale -9 -12;
v0x101ae40_0 .var "addr", 13 0;
; Variable find_b2_write_index is vec4 return value of scope S_0x101ac60
TD_co_sim_dual_port_rom.netlist.rom.0.0.find_b2_write_index ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to find_b2_write_index (store_vec4_to_lval)
    %end;
S_0x101b020 .scope generate, "parity_RAM1" "parity_RAM1" 11 104, 11 104 0, S_0x1010950;
 .timescale -9 -12;
v0x101b200 .array "RAM1_PARITY", 0 1023, 1 0;
v0x101b2e0_0 .var/i "f_p", 31 0;
v0x101b3c0_0 .var/i "g_p", 31 0;
v0x101b480_0 .var/i "h_p", 31 0;
v0x101b560_0 .var/i "i_p", 31 0;
v0x101b690_0 .var/i "j_p", 31 0;
v0x101b770_0 .var/i "k_p", 31 0;
v0x1024300_0 .var/i "m_p", 31 0;
    .scope S_0xfdc940;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xeb83b0_0, 0, 1;
    %end;
    .thread T_30, $init;
    .scope S_0xfdc940;
T_31 ;
    %delay 12500, 0;
    %load/vec4 v0xeb83b0_0;
    %inv;
    %assign/vec4 v0xeb83b0_0, 0;
    %jmp T_31;
    .thread T_31;
    .scope S_0xfdc940;
T_32 ;
    %end;
    .thread T_32;
    .scope S_0xf59880;
T_33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf0ce30_0, 0, 1;
    %end;
    .thread T_33, $init;
    .scope S_0xf59880;
T_34 ;
    %wait E_0xf0e790;
    %load/vec4 v0xf09f70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf0ce30_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0xf0cd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0xe9fac0_0;
    %assign/vec4 v0xf0ce30_0, 0;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0xf4f610;
T_35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xea7500_0, 0, 1;
    %end;
    .thread T_35, $init;
    .scope S_0xf4f610;
T_36 ;
    %wait E_0xf0dc70;
    %load/vec4 v0xea75c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xea7500_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0xf0a8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0xf0a800_0;
    %assign/vec4 v0xea7500_0, 0;
T_36.2 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0xf4f260;
T_37 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbe96c0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0xe5efc0_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xf57ec0_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0xbe9440_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0xbe9520_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb9c370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb9c430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb701a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb70260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf576b0_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0xfdb890_0, 0, 10;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0xfdb500_0, 0, 10;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0xe66d40_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0xf5fbd0_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbe9840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xcb2850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbe9600_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0xe5eee0_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xf57de0_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0xb704e0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb9c2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb700e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf575f0_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0xfdb7b0_0, 0, 10;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0xfdb440_0, 0, 10;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0xe10310_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0xe66e20_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbe9780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd22790_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0xf90420_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0xf90500_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0xcb5c80_0, 0, 64;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xcb5d60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xcb2a60_0, 0, 32;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0xe10250_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0xcb2b40_0, 0, 64;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xb70320_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xb70400_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xcb2c20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xb9c1d0_0, 0, 32;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0xb9c4f0_0, 0, 19;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0xb9c5d0_0, 0, 19;
    %pushi/vec4 0, 0, 38;
    %store/vec4 v0xcb2910_0, 0, 38;
    %pushi/vec4 0, 0, 38;
    %store/vec4 v0xb6cc50_0, 0, 38;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0xf5fcb0_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0xfddbc0_0, 0, 9;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0xf48e40_0, 0, 10;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0xf48f20_0, 0, 10;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0xf48650_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0xf48730_0, 0, 9;
    %end;
    .thread T_37, $init;
    .scope S_0xf4f260;
T_38 ;
    %wait E_0xe9f230;
    %load/vec4 v0xfde950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbe96c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xe5efc0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xf57ec0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xbe9440_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xbe9520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb9c370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb9c430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb701a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb70260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf576b0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0xfdb890_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0xfdb500_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0xe66d40_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0xf5fbd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xbe9840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xcb2850_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0xfde320_0;
    %assign/vec4 v0xbe96c0_0, 0;
    %load/vec4 v0xe17790_0;
    %assign/vec4 v0xe5efc0_0, 0;
    %load/vec4 v0xe04b50_0;
    %assign/vec4 v0xf57ec0_0, 0;
    %load/vec4 v0xfde240_0;
    %assign/vec4 v0xbe9440_0, 0;
    %load/vec4 v0xbe9440_0;
    %assign/vec4 v0xbe9520_0, 0;
    %load/vec4 v0xfde580_0;
    %assign/vec4 v0xb9c370_0, 0;
    %load/vec4 v0xb9c370_0;
    %assign/vec4 v0xb9c430_0, 0;
    %load/vec4 v0xfde620_0;
    %assign/vec4 v0xb701a0_0, 0;
    %load/vec4 v0xb701a0_0;
    %assign/vec4 v0xb70260_0, 0;
    %load/vec4 v0xfde890_0;
    %assign/vec4 v0xf576b0_0, 0;
    %load/vec4 v0xe18f90_0;
    %assign/vec4 v0xfdb890_0, 0;
    %load/vec4 v0xe176b0_0;
    %assign/vec4 v0xfdb500_0, 0;
    %load/vec4 v0xe07ec0_0;
    %assign/vec4 v0xe66d40_0, 0;
    %load/vec4 v0xe07fa0_0;
    %assign/vec4 v0xf5fbd0_0, 0;
    %load/vec4 v0xfddf00_0;
    %assign/vec4 v0xbe9840_0, 0;
    %load/vec4 v0xfddfc0_0;
    %assign/vec4 v0xcb2850_0, 0;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0xf4f260;
T_39 ;
    %wait E_0xfdb190;
    %load/vec4 v0xfdb890_0;
    %store/vec4 v0xfdb7b0_0, 0, 10;
    %load/vec4 v0xfdb500_0;
    %store/vec4 v0xfdb440_0, 0, 10;
    %load/vec4 v0xe66d40_0;
    %store/vec4 v0xe10310_0, 0, 9;
    %load/vec4 v0xf5fbd0_0;
    %store/vec4 v0xe66e20_0, 0, 9;
    %load/vec4 v0xbe96c0_0;
    %store/vec4 v0xbe9600_0, 0, 1;
    %load/vec4 v0xe5efc0_0;
    %store/vec4 v0xe5eee0_0, 0, 5;
    %load/vec4 v0xf57ec0_0;
    %store/vec4 v0xf57de0_0, 0, 3;
    %load/vec4 v0xf576b0_0;
    %store/vec4 v0xf575f0_0, 0, 1;
    %load/vec4 v0xbe9840_0;
    %store/vec4 v0xbe9780_0, 0, 1;
    %load/vec4 v0xcb2850_0;
    %store/vec4 v0xd22790_0, 0, 1;
    %load/vec4 v0xbe9520_0;
    %store/vec4 v0xb704e0_0, 0, 5;
    %load/vec4 v0xb9c430_0;
    %store/vec4 v0xb9c2b0_0, 0, 1;
    %load/vec4 v0xb70260_0;
    %store/vec4 v0xb700e0_0, 0, 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0xf4f260;
T_40 ;
    %wait E_0xe66950;
    %load/vec4 v0xf57de0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_40.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_40.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_40.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_40.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_40.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_40.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_40.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_40.7, 6;
    %jmp T_40.8;
T_40.0 ;
    %load/vec4 v0xfdb7b0_0;
    %store/vec4 v0xf48e40_0, 0, 10;
    %load/vec4 v0xe10310_0;
    %store/vec4 v0xf48650_0, 0, 9;
    %load/vec4 v0xfdb440_0;
    %store/vec4 v0xf48f20_0, 0, 10;
    %load/vec4 v0xe66e20_0;
    %store/vec4 v0xf48730_0, 0, 9;
    %load/vec4 v0xf90420_0;
    %store/vec4 v0xf90500_0, 0, 64;
    %jmp T_40.8;
T_40.1 ;
    %load/vec4 v0xfdb7b0_0;
    %store/vec4 v0xf48e40_0, 0, 10;
    %load/vec4 v0xe10310_0;
    %store/vec4 v0xf48650_0, 0, 9;
    %load/vec4 v0xfdb440_0;
    %store/vec4 v0xf48f20_0, 0, 10;
    %load/vec4 v0xe66e20_0;
    %store/vec4 v0xf48730_0, 0, 9;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0xf90500_0, 0, 64;
    %jmp T_40.8;
T_40.2 ;
    %load/vec4 v0xfdb7b0_0;
    %store/vec4 v0xf48e40_0, 0, 10;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0xf48650_0, 0, 9;
    %load/vec4 v0xfdb440_0;
    %store/vec4 v0xf48f20_0, 0, 10;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0xf48730_0, 0, 9;
    %load/vec4 v0xbe9780_0;
    %flag_set/vec4 8;
    %jmp/0 T_40.9, 8;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0xfdb440_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0xe5eee0_0;
    %shiftl 4;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0xfdb7b0_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0xe5eee0_0;
    %shiftl 4;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_40.10, 8;
T_40.9 ; End of true expr.
    %load/vec4 v0xfdb440_0;
    %parti/s 1, 9, 5;
    %replicate 22;
    %load/vec4 v0xfdb440_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0xe5eee0_0;
    %shiftl 4;
    %load/vec4 v0xfdb7b0_0;
    %parti/s 1, 9, 5;
    %replicate 22;
    %load/vec4 v0xfdb7b0_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0xe5eee0_0;
    %shiftl 4;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_40.10, 8;
 ; End of false expr.
    %blend;
T_40.10;
    %store/vec4 v0xf90500_0, 0, 64;
    %jmp T_40.8;
T_40.3 ;
    %load/vec4 v0xf90420_0;
    %parti/s 10, 0, 2;
    %store/vec4 v0xf48e40_0, 0, 10;
    %load/vec4 v0xe10310_0;
    %store/vec4 v0xf48650_0, 0, 9;
    %load/vec4 v0xf90420_0;
    %parti/s 10, 32, 7;
    %store/vec4 v0xf48f20_0, 0, 10;
    %load/vec4 v0xe66e20_0;
    %store/vec4 v0xf48730_0, 0, 9;
    %load/vec4 v0xbe9780_0;
    %flag_set/vec4 8;
    %jmp/0 T_40.11, 8;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0xfdb440_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0xe5eee0_0;
    %shiftl 4;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0xfdb7b0_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0xe5eee0_0;
    %shiftl 4;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_40.12, 8;
T_40.11 ; End of true expr.
    %load/vec4 v0xfdb440_0;
    %parti/s 1, 9, 5;
    %replicate 22;
    %load/vec4 v0xfdb440_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0xe5eee0_0;
    %shiftl 4;
    %load/vec4 v0xfdb7b0_0;
    %parti/s 1, 9, 5;
    %replicate 22;
    %load/vec4 v0xfdb7b0_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0xe5eee0_0;
    %shiftl 4;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_40.12, 8;
 ; End of false expr.
    %blend;
T_40.12;
    %store/vec4 v0xf90500_0, 0, 64;
    %jmp T_40.8;
T_40.4 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0xf48e40_0, 0, 10;
    %load/vec4 v0xe10310_0;
    %store/vec4 v0xf48650_0, 0, 9;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0xf48f20_0, 0, 10;
    %load/vec4 v0xe66e20_0;
    %store/vec4 v0xf48730_0, 0, 9;
    %load/vec4 v0xbe9780_0;
    %flag_set/vec4 8;
    %jmp/0 T_40.13, 8;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0xfdb440_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0xe5eee0_0;
    %shiftl 4;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0xfdb7b0_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0xe5eee0_0;
    %shiftl 4;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_40.14, 8;
T_40.13 ; End of true expr.
    %load/vec4 v0xfdb440_0;
    %parti/s 1, 9, 5;
    %replicate 22;
    %load/vec4 v0xfdb440_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0xe5eee0_0;
    %shiftl 4;
    %load/vec4 v0xfdb7b0_0;
    %parti/s 1, 9, 5;
    %replicate 22;
    %load/vec4 v0xfdb7b0_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0xe5eee0_0;
    %shiftl 4;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_40.14, 8;
 ; End of false expr.
    %blend;
T_40.14;
    %store/vec4 v0xf90500_0, 0, 64;
    %jmp T_40.8;
T_40.5 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0xf48e40_0, 0, 10;
    %load/vec4 v0xe10310_0;
    %store/vec4 v0xf48650_0, 0, 9;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0xf48f20_0, 0, 10;
    %load/vec4 v0xe66e20_0;
    %store/vec4 v0xf48730_0, 0, 9;
    %load/vec4 v0xbe9780_0;
    %flag_set/vec4 8;
    %jmp/0 T_40.15, 8;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0xfdb440_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0xe5eee0_0;
    %shiftl 4;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0xfdb7b0_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0xe5eee0_0;
    %shiftl 4;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_40.16, 8;
T_40.15 ; End of true expr.
    %load/vec4 v0xfdb440_0;
    %parti/s 1, 9, 5;
    %replicate 22;
    %load/vec4 v0xfdb440_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0xe5eee0_0;
    %shiftl 4;
    %load/vec4 v0xfdb7b0_0;
    %parti/s 1, 9, 5;
    %replicate 22;
    %load/vec4 v0xfdb7b0_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0xe5eee0_0;
    %shiftl 4;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_40.16, 8;
 ; End of false expr.
    %blend;
T_40.16;
    %store/vec4 v0xf90500_0, 0, 64;
    %jmp T_40.8;
T_40.6 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0xf48e40_0, 0, 10;
    %load/vec4 v0xe10310_0;
    %store/vec4 v0xf48650_0, 0, 9;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0xf48f20_0, 0, 10;
    %load/vec4 v0xe66e20_0;
    %store/vec4 v0xf48730_0, 0, 9;
    %load/vec4 v0xbe9780_0;
    %flag_set/vec4 8;
    %jmp/0 T_40.17, 8;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0xfdb440_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0xe5eee0_0;
    %shiftl 4;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0xfdb7b0_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0xe5eee0_0;
    %shiftl 4;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_40.18, 8;
T_40.17 ; End of true expr.
    %load/vec4 v0xfdb440_0;
    %parti/s 1, 9, 5;
    %replicate 22;
    %load/vec4 v0xfdb440_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0xe5eee0_0;
    %shiftl 4;
    %load/vec4 v0xfdb7b0_0;
    %parti/s 1, 9, 5;
    %replicate 22;
    %load/vec4 v0xfdb7b0_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0xe5eee0_0;
    %shiftl 4;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_40.18, 8;
 ; End of false expr.
    %blend;
T_40.18;
    %store/vec4 v0xf90500_0, 0, 64;
    %jmp T_40.8;
T_40.7 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0xf48e40_0, 0, 10;
    %load/vec4 v0xe10310_0;
    %store/vec4 v0xf48650_0, 0, 9;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0xf48f20_0, 0, 10;
    %load/vec4 v0xe66e20_0;
    %store/vec4 v0xf48730_0, 0, 9;
    %load/vec4 v0xbe9780_0;
    %flag_set/vec4 8;
    %jmp/0 T_40.19, 8;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0xfdb440_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0xe5eee0_0;
    %shiftl 4;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0xfdb7b0_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0xe5eee0_0;
    %shiftl 4;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_40.20, 8;
T_40.19 ; End of true expr.
    %load/vec4 v0xfdb440_0;
    %parti/s 1, 9, 5;
    %replicate 22;
    %load/vec4 v0xfdb440_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0xe5eee0_0;
    %shiftl 4;
    %load/vec4 v0xfdb7b0_0;
    %parti/s 1, 9, 5;
    %replicate 22;
    %load/vec4 v0xfdb7b0_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0xe5eee0_0;
    %shiftl 4;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_40.20, 8;
 ; End of false expr.
    %blend;
T_40.20;
    %store/vec4 v0xf90500_0, 0, 64;
    %jmp T_40.8;
T_40.8 ;
    %pop/vec4 1;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0xf4f260;
T_41 ;
    %wait E_0xe66880;
    %load/vec4 v0xbe9780_0;
    %load/vec4 v0xd22790_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %jmp T_41.4;
T_41.0 ;
    %load/vec4 v0xf48e40_0;
    %pad/s 32;
    %load/vec4 v0xf48650_0;
    %pad/s 32;
    %mul;
    %store/vec4 v0xcb5d60_0, 0, 32;
    %load/vec4 v0xf48f20_0;
    %pad/s 32;
    %load/vec4 v0xf48730_0;
    %pad/s 32;
    %mul;
    %store/vec4 v0xcb2a60_0, 0, 32;
    %load/vec4 v0xcb2a60_0;
    %load/vec4 v0xcb5d60_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xcb5c80_0, 0, 64;
    %jmp T_41.4;
T_41.1 ;
    %load/vec4 v0xf48e40_0;
    %pad/s 32;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0xf48650_0;
    %concat/vec4; draw_concat_vec4
    %pad/s 32;
    %mul;
    %store/vec4 v0xcb5d60_0, 0, 32;
    %load/vec4 v0xf48f20_0;
    %pad/s 32;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0xf48730_0;
    %concat/vec4; draw_concat_vec4
    %pad/s 32;
    %mul;
    %store/vec4 v0xcb2a60_0, 0, 32;
    %load/vec4 v0xcb2a60_0;
    %load/vec4 v0xcb5d60_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xcb5c80_0, 0, 64;
    %jmp T_41.4;
T_41.2 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0xf48e40_0;
    %concat/vec4; draw_concat_vec4
    %pad/s 32;
    %load/vec4 v0xf48650_0;
    %pad/s 32;
    %mul;
    %store/vec4 v0xcb5d60_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0xf48f20_0;
    %concat/vec4; draw_concat_vec4
    %pad/s 32;
    %load/vec4 v0xf48730_0;
    %pad/s 32;
    %mul;
    %store/vec4 v0xcb2a60_0, 0, 32;
    %load/vec4 v0xcb2a60_0;
    %load/vec4 v0xcb5d60_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xcb5c80_0, 0, 64;
    %jmp T_41.4;
T_41.3 ;
    %load/vec4 v0xf48e40_0;
    %pad/u 32;
    %load/vec4 v0xf48650_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0xcb5d60_0, 0, 32;
    %load/vec4 v0xf48f20_0;
    %pad/u 32;
    %load/vec4 v0xf48730_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0xcb2a60_0, 0, 32;
    %load/vec4 v0xcb2a60_0;
    %load/vec4 v0xcb5d60_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xcb5c80_0, 0, 64;
    %jmp T_41.4;
T_41.4 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0xf4f260;
T_42 ;
    %wait E_0xe66840;
    %load/vec4 v0xbe9600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0xf90500_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0xcb5c80_0;
    %parti/s 32, 32, 7;
    %sub;
    %load/vec4 v0xf90500_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0xcb5c80_0;
    %parti/s 32, 0, 2;
    %sub;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xe10250_0, 0, 64;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0xf90500_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0xcb5c80_0;
    %parti/s 32, 32, 7;
    %add;
    %load/vec4 v0xf90500_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0xcb5c80_0;
    %parti/s 32, 0, 2;
    %add;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xe10250_0, 0, 64;
T_42.1 ;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0xf4f260;
T_43 ;
    %wait E_0xe9f230;
    %load/vec4 v0xfde950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xf90420_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0xf575f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v0xe10250_0;
    %assign/vec4 v0xf90420_0, 0;
    %jmp T_43.3;
T_43.2 ;
    %load/vec4 v0xf90420_0;
    %assign/vec4 v0xf90420_0, 0;
T_43.3 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0xf4f260;
T_44 ;
    %wait E_0xe9f290;
    %load/vec4 v0xf90420_0;
    %store/vec4 v0xcb2b40_0, 0, 64;
    %load/vec4 v0xcb2b40_0;
    %parti/s 32, 0, 2;
    %ix/getv 4, v0xb704e0_0;
    %shiftr 4;
    %store/vec4 v0xb70320_0, 0, 32;
    %load/vec4 v0xcb2b40_0;
    %parti/s 32, 32, 7;
    %ix/getv 4, v0xb704e0_0;
    %shiftr 4;
    %store/vec4 v0xb70400_0, 0, 32;
    %load/vec4 v0xb9c2b0_0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0xb704e0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_44.0, 8;
    %load/vec4 v0xcb2b40_0;
    %load/vec4 v0xb704e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %part/u 1;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_44.2, 9;
    %load/vec4 v0xb70320_0;
    %addi 1, 0, 32;
    %jmp/1 T_44.3, 9;
T_44.2 ; End of true expr.
    %load/vec4 v0xb70320_0;
    %jmp/0 T_44.3, 9;
 ; End of false expr.
    %blend;
T_44.3;
    %jmp/1 T_44.1, 8;
T_44.0 ; End of true expr.
    %load/vec4 v0xb70320_0;
    %jmp/0 T_44.1, 8;
 ; End of false expr.
    %blend;
T_44.1;
    %store/vec4 v0xcb2c20_0, 0, 32;
    %load/vec4 v0xb9c2b0_0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0xb704e0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_44.4, 8;
    %load/vec4 v0xcb2b40_0;
    %load/vec4 v0xb704e0_0;
    %pad/u 32;
    %subi 4294967265, 0, 32;
    %part/u 1;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_44.6, 9;
    %load/vec4 v0xb70400_0;
    %addi 1, 0, 32;
    %jmp/1 T_44.7, 9;
T_44.6 ; End of true expr.
    %load/vec4 v0xb70400_0;
    %jmp/0 T_44.7, 9;
 ; End of false expr.
    %blend;
T_44.7;
    %jmp/1 T_44.5, 8;
T_44.4 ; End of true expr.
    %load/vec4 v0xb70400_0;
    %jmp/0 T_44.5, 8;
 ; End of false expr.
    %blend;
T_44.5;
    %store/vec4 v0xb9c1d0_0, 0, 32;
    %load/vec4 v0xb700e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.8, 8;
    %load/vec4 v0xbe9780_0;
    %load/vec4 v0xd22790_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.10, 8;
    %load/vec4 v0xcb2c20_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_44.12, 5;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0xb9c4f0_0, 0, 19;
    %jmp T_44.13;
T_44.12 ;
    %load/vec4 v0xcb2c20_0;
    %cmpi/u 524287, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_44.14, 5;
    %pushi/vec4 524287, 0, 19;
    %store/vec4 v0xb9c4f0_0, 0, 19;
    %jmp T_44.15;
T_44.14 ;
    %load/vec4 v0xcb2c20_0;
    %pad/s 19;
    %store/vec4 v0xb9c4f0_0, 0, 19;
T_44.15 ;
T_44.13 ;
    %load/vec4 v0xb9c1d0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_44.16, 5;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0xb9c5d0_0, 0, 19;
    %jmp T_44.17;
T_44.16 ;
    %load/vec4 v0xb9c1d0_0;
    %cmpi/u 524287, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_44.18, 5;
    %pushi/vec4 524287, 0, 19;
    %store/vec4 v0xb9c5d0_0, 0, 19;
    %jmp T_44.19;
T_44.18 ;
    %load/vec4 v0xb9c1d0_0;
    %pad/s 19;
    %store/vec4 v0xb9c5d0_0, 0, 19;
T_44.19 ;
T_44.17 ;
    %jmp T_44.11;
T_44.10 ;
    %load/vec4 v0xcb2c20_0;
    %cmpi/s 262143, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_44.20, 5;
    %pushi/vec4 262143, 0, 19;
    %store/vec4 v0xb9c4f0_0, 0, 19;
    %jmp T_44.21;
T_44.20 ;
    %load/vec4 v0xcb2c20_0;
    %cmpi/s 4294705152, 0, 32;
    %jmp/0xz  T_44.22, 5;
    %pushi/vec4 262144, 0, 19;
    %store/vec4 v0xb9c4f0_0, 0, 19;
    %jmp T_44.23;
T_44.22 ;
    %load/vec4 v0xcb2c20_0;
    %pad/s 19;
    %store/vec4 v0xb9c4f0_0, 0, 19;
T_44.23 ;
T_44.21 ;
    %load/vec4 v0xb9c1d0_0;
    %cmpi/s 262143, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_44.24, 5;
    %pushi/vec4 262143, 0, 19;
    %store/vec4 v0xb9c5d0_0, 0, 19;
    %jmp T_44.25;
T_44.24 ;
    %load/vec4 v0xb9c1d0_0;
    %cmpi/s 4294705152, 0, 32;
    %jmp/0xz  T_44.26, 5;
    %pushi/vec4 262144, 0, 19;
    %store/vec4 v0xb9c5d0_0, 0, 19;
    %jmp T_44.27;
T_44.26 ;
    %load/vec4 v0xb9c1d0_0;
    %pad/s 19;
    %store/vec4 v0xb9c5d0_0, 0, 19;
T_44.27 ;
T_44.25 ;
T_44.11 ;
    %jmp T_44.9;
T_44.8 ;
    %load/vec4 v0xcb2c20_0;
    %pad/s 19;
    %store/vec4 v0xb9c4f0_0, 0, 19;
    %load/vec4 v0xb9c1d0_0;
    %pad/s 19;
    %store/vec4 v0xb9c5d0_0, 0, 19;
T_44.9 ;
    %load/vec4 v0xb9c5d0_0;
    %load/vec4 v0xb9c4f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xcb2910_0, 0, 38;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0xf4f260;
T_45 ;
    %wait E_0xe9f230;
    %load/vec4 v0xfde950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0xf5fcb0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0xfddbc0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0xb6cc50_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0xe07ec0_0;
    %assign/vec4 v0xf5fcb0_0, 0;
    %load/vec4 v0xe07fa0_0;
    %assign/vec4 v0xfddbc0_0, 0;
    %load/vec4 v0xcb2910_0;
    %assign/vec4 v0xb6cc50_0, 0;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0xf4f260;
T_46 ;
    %wait E_0xea7130;
    %load/vec4 v0xe17790_0;
    %pad/u 32;
    %cmpi/u 21, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_46.0, 5;
    %vpi_call/w 8 384 "$display", "WARNING: DSP19x2 instance %m ACC_FIR input is %d which is greater than 21 which serves no function", v0xe17790_0 {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 8 385 "$finish" {0 0 0};
T_46.0 ;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0xf4f260;
T_47 ;
    %wait E_0xea70b0;
    %load/vec4 v0xfde240_0;
    %pad/u 32;
    %cmpi/u 31, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_47.0, 5;
    %vpi_call/w 8 391 "$display", "WARNING: DSP19x2 instance %m SHIFT_RIGHT input is %d which is greater than 31 which serves no function", v0xfde240_0 {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 8 392 "$finish" {0 0 0};
T_47.0 ;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0xf4f260;
T_48 ;
    %pushi/vec4 1297435732, 0, 32; draw_string_vec4
    %pushi/vec4 1229999193, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1598112579, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1431131468, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4281413, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 77, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1431065673, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 5262425, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_48.0, 6;
    %dup/vec4;
    %pushi/vec4 77, 0, 32; draw_string_vec4
    %pushi/vec4 1431065673, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1347180895, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1094992991, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 5461314, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_48.1, 6;
    %dup/vec4;
    %pushi/vec4 1297435732, 0, 32; draw_string_vec4
    %pushi/vec4 1229999193, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1598112579, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1431131468, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4281413, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_48.2, 6;
    %vpi_call/w 8 401 "$display", "\012Error: DSP19X2 instance %m has parameter DSP_MODE set to %s.  Valid values are MULTIPLY, MULTIPLY_ADD_SUB, MULTIPLY_ACCUMULATE\012", P_0xb599b0 {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 8 402 "$stop" {0 0 0};
    %jmp T_48.4;
T_48.0 ;
    %jmp T_48.4;
T_48.1 ;
    %jmp T_48.4;
T_48.2 ;
    %jmp T_48.4;
T_48.4 ;
    %pop/vec4 1;
    %pushi/vec4 1414681925, 0, 40;
    %dup/vec4;
    %pushi/vec4 5526101, 0, 32; draw_string_vec4
    %pushi/vec4 69, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_48.5, 6;
    %dup/vec4;
    %pushi/vec4 1178684499, 0, 32; draw_string_vec4
    %pushi/vec4 69, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_48.6, 6;
    %vpi_call/w 8 409 "$display", "\012Error: DSP19X2 instance %m has parameter OUTPUT_REG_EN set to %s.  Valid values are TRUE, FALSE\012", P_0xb59a30 {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 8 410 "$stop" {0 0 0};
    %jmp T_48.8;
T_48.5 ;
    %jmp T_48.8;
T_48.6 ;
    %jmp T_48.8;
T_48.8 ;
    %pop/vec4 1;
    %pushi/vec4 1414681925, 0, 40;
    %dup/vec4;
    %pushi/vec4 5526101, 0, 32; draw_string_vec4
    %pushi/vec4 69, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_48.9, 6;
    %dup/vec4;
    %pushi/vec4 1178684499, 0, 32; draw_string_vec4
    %pushi/vec4 69, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_48.10, 6;
    %vpi_call/w 8 417 "$display", "\012Error: DSP19X2 instance %m has parameter INPUT_REG_EN set to %s.  Valid values are TRUE, FALSE\012", P_0xb599f0 {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 8 418 "$stop" {0 0 0};
    %jmp T_48.12;
T_48.9 ;
    %jmp T_48.12;
T_48.10 ;
    %jmp T_48.12;
T_48.12 ;
    %pop/vec4 1;
    %end;
    .thread T_48;
    .scope S_0xf4e8a0;
T_49 ;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0xbde430_0, 0, 18;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcaf920_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0xcad1f0_0, 0, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xcabd30_0, 0, 3;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0xc45fe0_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0xc460c0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbe8170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbe8230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbe8490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbe8550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcabed0_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0xcacf60_0, 0, 20;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0xc474c0_0, 0, 18;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xcafaa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xcafc20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc461a0_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0xcad110_0, 0, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xcabc50_0, 0, 3;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0xc45f00_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcad000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbe83d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcabe10_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0xcace80_0, 0, 20;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0xc473e0_0, 0, 18;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xcaf9e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xcafb60_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0xc47140_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0xc47220_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0xb48290_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0xc47300_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0xb48350_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0xc45e20_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0xb48430_0, 0, 64;
    %pushi/vec4 0, 0, 38;
    %store/vec4 v0xbe82f0_0, 0, 38;
    %pushi/vec4 0, 0, 38;
    %store/vec4 v0xcafce0_0, 0, 38;
    %pushi/vec4 0, 0, 38;
    %store/vec4 v0xc28af0_0, 0, 38;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0xcabf90_0, 0, 20;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0xcac070_0, 0, 18;
    %end;
    .thread T_49, $init;
    .scope S_0xf4e8a0;
T_50 ;
    %wait E_0xe04c10;
    %load/vec4 v0xbde700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xcaf920_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xcad1f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xcabd30_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xc45fe0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xc460c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbe8170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbe8230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbe8490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbe8550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xcabed0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0xcacf60_0, 0;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0xc474c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xcafaa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xcafc20_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0xc48500_0;
    %assign/vec4 v0xcaf920_0, 0;
    %load/vec4 v0xc541d0_0;
    %assign/vec4 v0xcad1f0_0, 0;
    %load/vec4 v0xbde560_0;
    %assign/vec4 v0xcabd30_0, 0;
    %load/vec4 v0xc48420_0;
    %assign/vec4 v0xc45fe0_0, 0;
    %load/vec4 v0xc45fe0_0;
    %assign/vec4 v0xc460c0_0, 0;
    %load/vec4 v0xbde7c0_0;
    %assign/vec4 v0xbe8170_0, 0;
    %load/vec4 v0xbe8170_0;
    %assign/vec4 v0xbe8230_0, 0;
    %load/vec4 v0xc48360_0;
    %assign/vec4 v0xbe8490_0, 0;
    %load/vec4 v0xbe8490_0;
    %assign/vec4 v0xbe8550_0, 0;
    %load/vec4 v0xbde640_0;
    %assign/vec4 v0xcabed0_0, 0;
    %load/vec4 v0xc540d0_0;
    %assign/vec4 v0xcacf60_0, 0;
    %load/vec4 v0xc542b0_0;
    %assign/vec4 v0xc474c0_0, 0;
    %load/vec4 v0xc485c0_0;
    %assign/vec4 v0xcafaa0_0, 0;
    %load/vec4 v0xc48680_0;
    %assign/vec4 v0xcafc20_0, 0;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0xf4e8a0;
T_51 ;
    %wait E_0xc54030;
    %load/vec4 v0xcacf60_0;
    %store/vec4 v0xcace80_0, 0, 20;
    %load/vec4 v0xc474c0_0;
    %store/vec4 v0xc473e0_0, 0, 18;
    %load/vec4 v0xcaf920_0;
    %store/vec4 v0xc461a0_0, 0, 1;
    %load/vec4 v0xcad1f0_0;
    %store/vec4 v0xcad110_0, 0, 6;
    %load/vec4 v0xcabd30_0;
    %store/vec4 v0xcabc50_0, 0, 3;
    %load/vec4 v0xcabed0_0;
    %store/vec4 v0xcabe10_0, 0, 1;
    %load/vec4 v0xcafaa0_0;
    %store/vec4 v0xcaf9e0_0, 0, 1;
    %load/vec4 v0xcafc20_0;
    %store/vec4 v0xcafb60_0, 0, 1;
    %load/vec4 v0xc460c0_0;
    %store/vec4 v0xc45f00_0, 0, 6;
    %load/vec4 v0xbe8230_0;
    %store/vec4 v0xcad000_0, 0, 1;
    %load/vec4 v0xbe8550_0;
    %store/vec4 v0xbe83d0_0, 0, 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0xf4e8a0;
T_52 ;
    %wait E_0xb6d0a0;
    %load/vec4 v0xcabc50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_52.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_52.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_52.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_52.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_52.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_52.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_52.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_52.7, 6;
    %jmp T_52.8;
T_52.0 ;
    %load/vec4 v0xcace80_0;
    %store/vec4 v0xcabf90_0, 0, 20;
    %load/vec4 v0xc473e0_0;
    %store/vec4 v0xcac070_0, 0, 18;
    %load/vec4 v0xc47140_0;
    %store/vec4 v0xc47220_0, 0, 64;
    %jmp T_52.8;
T_52.1 ;
    %load/vec4 v0xcace80_0;
    %store/vec4 v0xcabf90_0, 0, 20;
    %load/vec4 v0xc473e0_0;
    %store/vec4 v0xcac070_0, 0, 18;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0xc47220_0, 0, 64;
    %jmp T_52.8;
T_52.2 ;
    %load/vec4 v0xcace80_0;
    %store/vec4 v0xcabf90_0, 0, 20;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0xcac070_0, 0, 18;
    %load/vec4 v0xcaf9e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_52.9, 8;
    %load/vec4 v0xcace80_0;
    %pad/u 64;
    %ix/getv 4, v0xcad110_0;
    %shiftl 4;
    %jmp/1 T_52.10, 8;
T_52.9 ; End of true expr.
    %load/vec4 v0xcace80_0;
    %parti/s 1, 19, 6;
    %replicate 44;
    %load/vec4 v0xcace80_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0xcad110_0;
    %shiftl 4;
    %jmp/0 T_52.10, 8;
 ; End of false expr.
    %blend;
T_52.10;
    %store/vec4 v0xc47220_0, 0, 64;
    %jmp T_52.8;
T_52.3 ;
    %load/vec4 v0xc47140_0;
    %pad/s 20;
    %store/vec4 v0xcabf90_0, 0, 20;
    %load/vec4 v0xc473e0_0;
    %store/vec4 v0xcac070_0, 0, 18;
    %load/vec4 v0xcaf9e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_52.11, 8;
    %load/vec4 v0xcace80_0;
    %pad/u 64;
    %ix/getv 4, v0xcad110_0;
    %shiftl 4;
    %jmp/1 T_52.12, 8;
T_52.11 ; End of true expr.
    %load/vec4 v0xcace80_0;
    %parti/s 1, 19, 6;
    %replicate 44;
    %load/vec4 v0xcace80_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0xcad110_0;
    %shiftl 4;
    %jmp/0 T_52.12, 8;
 ; End of false expr.
    %blend;
T_52.12;
    %store/vec4 v0xc47220_0, 0, 64;
    %jmp T_52.8;
T_52.4 ;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0xcabf90_0, 0, 20;
    %load/vec4 v0xc473e0_0;
    %store/vec4 v0xcac070_0, 0, 18;
    %load/vec4 v0xcaf9e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_52.13, 8;
    %load/vec4 v0xcace80_0;
    %pad/u 64;
    %ix/getv 4, v0xcad110_0;
    %shiftl 4;
    %jmp/1 T_52.14, 8;
T_52.13 ; End of true expr.
    %load/vec4 v0xcace80_0;
    %parti/s 1, 19, 6;
    %replicate 44;
    %load/vec4 v0xcace80_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0xcad110_0;
    %shiftl 4;
    %jmp/0 T_52.14, 8;
 ; End of false expr.
    %blend;
T_52.14;
    %store/vec4 v0xc47220_0, 0, 64;
    %jmp T_52.8;
T_52.5 ;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0xcabf90_0, 0, 20;
    %load/vec4 v0xc473e0_0;
    %store/vec4 v0xcac070_0, 0, 18;
    %load/vec4 v0xcaf9e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_52.15, 8;
    %load/vec4 v0xcace80_0;
    %pad/u 64;
    %ix/getv 4, v0xcad110_0;
    %shiftl 4;
    %jmp/1 T_52.16, 8;
T_52.15 ; End of true expr.
    %load/vec4 v0xcace80_0;
    %parti/s 1, 19, 6;
    %replicate 44;
    %load/vec4 v0xcace80_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0xcad110_0;
    %shiftl 4;
    %jmp/0 T_52.16, 8;
 ; End of false expr.
    %blend;
T_52.16;
    %store/vec4 v0xc47220_0, 0, 64;
    %jmp T_52.8;
T_52.6 ;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0xcabf90_0, 0, 20;
    %load/vec4 v0xc473e0_0;
    %store/vec4 v0xcac070_0, 0, 18;
    %load/vec4 v0xcaf9e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_52.17, 8;
    %load/vec4 v0xcace80_0;
    %pad/u 64;
    %ix/getv 4, v0xcad110_0;
    %shiftl 4;
    %jmp/1 T_52.18, 8;
T_52.17 ; End of true expr.
    %load/vec4 v0xcace80_0;
    %parti/s 1, 19, 6;
    %replicate 44;
    %load/vec4 v0xcace80_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0xcad110_0;
    %shiftl 4;
    %jmp/0 T_52.18, 8;
 ; End of false expr.
    %blend;
T_52.18;
    %store/vec4 v0xc47220_0, 0, 64;
    %jmp T_52.8;
T_52.7 ;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0xcabf90_0, 0;
    %load/vec4 v0xc473e0_0;
    %assign/vec4 v0xcac070_0, 0;
    %load/vec4 v0xcaf9e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_52.19, 8;
    %load/vec4 v0xcace80_0;
    %pad/u 64;
    %ix/getv 4, v0xcad110_0;
    %shiftl 4;
    %jmp/1 T_52.20, 8;
T_52.19 ; End of true expr.
    %load/vec4 v0xcace80_0;
    %parti/s 1, 19, 6;
    %replicate 44;
    %load/vec4 v0xcace80_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0xcad110_0;
    %shiftl 4;
    %jmp/0 T_52.20, 8;
 ; End of false expr.
    %blend;
T_52.20;
    %store/vec4 v0xc47220_0, 0, 64;
    %jmp T_52.8;
T_52.8 ;
    %pop/vec4 1;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0xf4e8a0;
T_53 ;
    %wait E_0xb6d030;
    %load/vec4 v0xcaf9e0_0;
    %load/vec4 v0xcafb60_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %jmp T_53.4;
T_53.0 ;
    %load/vec4 v0xcabf90_0;
    %pad/s 64;
    %load/vec4 v0xcac070_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0xb48290_0, 0, 64;
    %jmp T_53.4;
T_53.1 ;
    %load/vec4 v0xcabf90_0;
    %pad/s 64;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0xcac070_0;
    %concat/vec4; draw_concat_vec4
    %pad/s 64;
    %mul;
    %store/vec4 v0xb48290_0, 0, 64;
    %jmp T_53.4;
T_53.2 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0xcabf90_0;
    %concat/vec4; draw_concat_vec4
    %pad/s 64;
    %load/vec4 v0xcac070_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0xb48290_0, 0, 64;
    %jmp T_53.4;
T_53.3 ;
    %load/vec4 v0xcabf90_0;
    %pad/u 64;
    %load/vec4 v0xcac070_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0xb48290_0, 0, 64;
    %jmp T_53.4;
T_53.4 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0xf4e8a0;
T_54 ;
    %wait E_0xc7ab60;
    %load/vec4 v0xc461a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v0xc47220_0;
    %load/vec4 v0xb48290_0;
    %sub;
    %store/vec4 v0xc47300_0, 0, 64;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0xc47220_0;
    %load/vec4 v0xb48290_0;
    %add;
    %store/vec4 v0xc47300_0, 0, 64;
T_54.1 ;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0xf4e8a0;
T_55 ;
    %wait E_0xe04c10;
    %load/vec4 v0xbde700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xc47140_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0xcabe10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v0xc47300_0;
    %assign/vec4 v0xc47140_0, 0;
    %jmp T_55.3;
T_55.2 ;
    %load/vec4 v0xc47140_0;
    %assign/vec4 v0xc47140_0, 0;
T_55.3 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0xf4e8a0;
T_56 ;
    %wait E_0xcb29f0;
    %load/vec4 v0xc47140_0;
    %store/vec4 v0xb48350_0, 0, 64;
    %load/vec4 v0xb48350_0;
    %ix/getv 4, v0xc45f00_0;
    %shiftr/s 4;
    %store/vec4 v0xc45e20_0, 0, 64;
    %load/vec4 v0xcad000_0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0xc45f00_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_56.0, 8;
    %load/vec4 v0xb48350_0;
    %load/vec4 v0xc45f00_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %part/u 1;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_56.2, 9;
    %load/vec4 v0xc45e20_0;
    %addi 1, 0, 64;
    %jmp/1 T_56.3, 9;
T_56.2 ; End of true expr.
    %load/vec4 v0xc45e20_0;
    %jmp/0 T_56.3, 9;
 ; End of false expr.
    %blend;
T_56.3;
    %jmp/1 T_56.1, 8;
T_56.0 ; End of true expr.
    %load/vec4 v0xc45e20_0;
    %jmp/0 T_56.1, 8;
 ; End of false expr.
    %blend;
T_56.1;
    %store/vec4 v0xb48430_0, 0, 64;
    %load/vec4 v0xbe83d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.4, 8;
    %load/vec4 v0xcaf9e0_0;
    %load/vec4 v0xcafb60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.6, 8;
    %load/vec4 v0xb48430_0;
    %cmpi/s 0, 0, 64;
    %jmp/0xz  T_56.8, 5;
    %pushi/vec4 0, 0, 38;
    %store/vec4 v0xbe82f0_0, 0, 38;
    %jmp T_56.9;
T_56.8 ;
    %pushi/vec4 4294967295, 0, 58;
    %concati/vec4 63, 0, 6;
    %load/vec4 v0xb48430_0;
    %cmp/u;
    %jmp/0xz  T_56.10, 5;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 63, 0, 6;
    %store/vec4 v0xbe82f0_0, 0, 38;
    %jmp T_56.11;
T_56.10 ;
    %load/vec4 v0xb48430_0;
    %parti/s 38, 0, 2;
    %store/vec4 v0xbe82f0_0, 0, 38;
T_56.11 ;
T_56.9 ;
    %jmp T_56.7;
T_56.6 ;
    %pushi/vec4 4294967295, 0, 59;
    %concati/vec4 31, 0, 5;
    %load/vec4 v0xb48430_0;
    %cmp/s;
    %jmp/0xz  T_56.12, 5;
    %pushi/vec4 4294967295, 0, 33;
    %concati/vec4 31, 0, 5;
    %store/vec4 v0xbe82f0_0, 0, 38;
    %jmp T_56.13;
T_56.12 ;
    %load/vec4 v0xb48430_0;
    %pushi/vec4 4294967264, 0, 32;
    %concati/vec4 0, 0, 32;
    %cmp/s;
    %jmp/0xz  T_56.14, 5;
    %pushi/vec4 2147483648, 0, 32;
    %concati/vec4 0, 0, 6;
    %store/vec4 v0xbe82f0_0, 0, 38;
    %jmp T_56.15;
T_56.14 ;
    %load/vec4 v0xb48430_0;
    %parti/s 38, 0, 2;
    %store/vec4 v0xbe82f0_0, 0, 38;
T_56.15 ;
T_56.13 ;
T_56.7 ;
    %jmp T_56.5;
T_56.4 ;
    %load/vec4 v0xb48430_0;
    %parti/s 38, 0, 2;
    %store/vec4 v0xbe82f0_0, 0, 38;
T_56.5 ;
    %load/vec4 v0xbe82f0_0;
    %pad/s 64;
    %pad/s 38;
    %store/vec4 v0xcafce0_0, 0, 38;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0xf4e8a0;
T_57 ;
    %wait E_0xe04c10;
    %load/vec4 v0xbde700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0xbde430_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0xc28af0_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0xc542b0_0;
    %assign/vec4 v0xbde430_0, 0;
    %load/vec4 v0xcafce0_0;
    %assign/vec4 v0xc28af0_0, 0;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0xf4e8a0;
T_58 ;
    %wait E_0xe668c0;
    %load/vec4 v0xc541d0_0;
    %pad/u 32;
    %cmpi/u 43, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_58.0, 5;
    %vpi_call/w 9 293 "$display", "WARNING: DSP38 instance %m ACC_FIR input is %d which is greater than 43 which serves no function", v0xc541d0_0 {0 0 0};
T_58.0 ;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0xf4e8a0;
T_59 ;
    %pushi/vec4 1297435732, 0, 32; draw_string_vec4
    %pushi/vec4 1229999193, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1598112579, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1431131468, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4281413, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 77, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1431065673, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 5262425, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 77, 0, 32; draw_string_vec4
    %pushi/vec4 1431065673, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1347180895, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1094992991, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 5461314, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 1297435732, 0, 32; draw_string_vec4
    %pushi/vec4 1229999193, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1598112579, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1431131468, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4281413, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %vpi_call/w 9 301 "$display", "\012Error: DSP38 instance %m has parameter DSP_MODE set to %s.  Valid values are MULTIPLY, MULTIPLY_ADD_SUB, MULTIPLY_ACCUMULATE\012", P_0xbabae0 {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 9 302 "$stop" {0 0 0};
    %jmp T_59.4;
T_59.0 ;
    %jmp T_59.4;
T_59.1 ;
    %jmp T_59.4;
T_59.2 ;
    %jmp T_59.4;
T_59.4 ;
    %pop/vec4 1;
    %pushi/vec4 1414681925, 0, 40;
    %dup/vec4;
    %pushi/vec4 5526101, 0, 32; draw_string_vec4
    %pushi/vec4 69, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 1178684499, 0, 32; draw_string_vec4
    %pushi/vec4 69, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %vpi_call/w 9 309 "$display", "\012Error: DSP38 instance %m has parameter OUTPUT_REG_EN set to %s.  Valid values are TRUE, FALSE\012", P_0xbabb60 {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 9 310 "$stop" {0 0 0};
    %jmp T_59.8;
T_59.5 ;
    %jmp T_59.8;
T_59.6 ;
    %jmp T_59.8;
T_59.8 ;
    %pop/vec4 1;
    %pushi/vec4 1414681925, 0, 40;
    %dup/vec4;
    %pushi/vec4 5526101, 0, 32; draw_string_vec4
    %pushi/vec4 69, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_59.9, 6;
    %dup/vec4;
    %pushi/vec4 1178684499, 0, 32; draw_string_vec4
    %pushi/vec4 69, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_59.10, 6;
    %vpi_call/w 9 317 "$display", "\012Error: DSP38 instance %m has parameter INPUT_REG_EN set to %s.  Valid values are TRUE, FALSE\012", P_0xbabb20 {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 9 318 "$stop" {0 0 0};
    %jmp T_59.12;
T_59.9 ;
    %jmp T_59.12;
T_59.10 ;
    %jmp T_59.12;
T_59.12 ;
    %pop/vec4 1;
    %end;
    .thread T_59;
    .scope S_0xc28d90;
T_60 ;
    %wait E_0xb486e0;
    %load/vec4 v0xff5000_0;
    %load/vec4 v0xff48b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %load/vec4 v0xff5c90_0;
    %addi 1, 0, 32;
    %assign/vec4 v0xff5c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff67c0_0, 0, 1;
    %load/vec4 v0xff5c90_0;
    %cmpi/s 1024, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_60.2, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xff5e50_0, 0, 1;
T_60.2 ;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0xff5000_0;
    %nor/r;
    %load/vec4 v0xff48b0_0;
    %and;
    %load/vec4 v0xff5c90_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xff5c90_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xff67c0_0, 0, 1;
    %jmp T_60.5;
T_60.4 ;
    %load/vec4 v0xff5000_0;
    %nor/r;
    %load/vec4 v0xff48b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.6, 8;
    %load/vec4 v0xff5c90_0;
    %subi 1, 0, 32;
    %assign/vec4 v0xff5c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff67c0_0, 0, 1;
T_60.6 ;
T_60.5 ;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0xc28d90;
T_61 ;
    %wait E_0xcad0c0;
    %load/vec4 v0xff4a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0xff5790_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0xff55d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xff3db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xff3f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xff3ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xff3c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xff4280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xff4400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xff4100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xff4b60_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xff5c90_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xff5950_0, 0;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0xff5ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xff67c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xff5e50_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0xff5000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.2, 8;
    %load/vec4 v0xff5790_0;
    %addi 1, 0, 10;
    %assign/vec4 v0xff5790_0, 0;
T_61.2 ;
    %load/vec4 v0xff5c90_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xff67c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0xff48b0_0;
    %load/vec4 v0xff5000_0;
    %nor/r;
    %and;
    %load/vec4 v0xff5c90_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %or;
    %assign/vec4 v0xff3db0_0, 0;
    %load/vec4 v0xff5c90_0;
    %pushi/vec4 1024, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xff5c90_0;
    %pushi/vec4 1023, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xff5000_0;
    %and;
    %load/vec4 v0xff48b0_0;
    %nor/r;
    %and;
    %or;
    %assign/vec4 v0xff3f80_0, 0;
    %load/vec4 v0xff5c90_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xff48b0_0;
    %load/vec4 v0xff5000_0;
    %nor/r;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0xff48b0_0;
    %load/vec4 v0xff5000_0;
    %nor/r;
    %and;
    %load/vec4 v0xff5c90_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %or;
    %assign/vec4 v0xff3ab0_0, 0;
    %load/vec4 v0xff5c90_0;
    %pushi/vec4 1023, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xff48b0_0;
    %nor/r;
    %load/vec4 v0xff5000_0;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0xff48b0_0;
    %nor/r;
    %load/vec4 v0xff5000_0;
    %and;
    %load/vec4 v0xff5c90_0;
    %pushi/vec4 1022, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %or;
    %assign/vec4 v0xff3c50_0, 0;
    %load/vec4 v0xff5c90_0;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0xff48b0_0;
    %load/vec4 v0xff5000_0;
    %nor/r;
    %and;
    %load/vec4 v0xff5c90_0;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %assign/vec4 v0xff4280_0, 0;
    %pushi/vec4 1024, 0, 32;
    %load/vec4 v0xff5c90_0;
    %sub;
    %cmpi/u 2042, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0xff48b0_0;
    %nor/r;
    %load/vec4 v0xff5000_0;
    %and;
    %pushi/vec4 1024, 0, 32;
    %load/vec4 v0xff5c90_0;
    %sub;
    %cmpi/u 2042, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %assign/vec4 v0xff4400_0, 0;
    %load/vec4 v0xff3db0_0;
    %load/vec4 v0xff48b0_0;
    %and;
    %load/vec4 v0xff67c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %assign/vec4 v0xff4b60_0, 0;
    %load/vec4 v0xff3f80_0;
    %load/vec4 v0xff5000_0;
    %and;
    %load/vec4 v0xff5e50_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %assign/vec4 v0xff4100_0, 0;
    %load/vec4 v0xff3db0_0;
    %load/vec4 v0xff5000_0;
    %and;
    %load/vec4 v0xff5950_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.4, 8;
    %load/vec4 v0xff4e80_0;
    %assign/vec4 v0xff5ad0_0, 0;
    %load/vec4 v0xff55d0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0xff55d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xff5950_0, 0;
    %jmp T_61.5;
T_61.4 ;
    %load/vec4 v0xff48b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xff5950_0, 0;
    %load/vec4 v0xff3ab0_0;
    %load/vec4 v0xff5000_0;
    %nor/r;
    %and;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.8, 8;
    %load/vec4 v0xff55d0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0xff55d0_0, 0;
T_61.8 ;
T_61.6 ;
T_61.5 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0xc28d90;
T_62 ;
    %delay 1000, 0;
    %wait E_0xcafda0;
    %vpi_call/w 10 156 "$display", "\012Warning: FIFO36K instance %m RD_CLK1 should be tied to ground when FIFO36K is configured as FIFO1_TYPE=SYNCHRONOUS." {0 0 0};
    %end;
    .thread T_62;
    .scope S_0xc4e910;
T_63 ;
    %wait E_0xc4ebd0;
    %load/vec4 v0xff50d0_0;
    %load/vec4 v0xff4950_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %load/vec4 v0xff5d70_0;
    %addi 1, 0, 32;
    %assign/vec4 v0xff5d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff6860_0, 0, 1;
    %load/vec4 v0xff5d70_0;
    %cmpi/s 1024, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_63.2, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xff5f10_0, 0, 1;
T_63.2 ;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0xff50d0_0;
    %nor/r;
    %load/vec4 v0xff4950_0;
    %and;
    %load/vec4 v0xff5d70_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xff5d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xff6860_0, 0, 1;
    %jmp T_63.5;
T_63.4 ;
    %load/vec4 v0xff50d0_0;
    %nor/r;
    %load/vec4 v0xff4950_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.6, 8;
    %load/vec4 v0xff5d70_0;
    %subi 1, 0, 32;
    %assign/vec4 v0xff5d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff6860_0, 0, 1;
T_63.6 ;
T_63.5 ;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0xc4e910;
T_64 ;
    %wait E_0xc4eb70;
    %load/vec4 v0xff4ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0xff5870_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0xff56b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xff3ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xff4040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xff3b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xff3cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xff4340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xff44c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xff41c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xff4c20_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xff5d70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xff5a10_0, 0;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0xff5bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xff6860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xff5f10_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0xff50d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0xff5870_0;
    %addi 1, 0, 10;
    %assign/vec4 v0xff5870_0, 0;
T_64.2 ;
    %load/vec4 v0xff5d70_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xff6860_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0xff4950_0;
    %load/vec4 v0xff50d0_0;
    %nor/r;
    %and;
    %load/vec4 v0xff5d70_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %or;
    %assign/vec4 v0xff3ec0_0, 0;
    %load/vec4 v0xff5d70_0;
    %pushi/vec4 1024, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xff5d70_0;
    %pushi/vec4 1023, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xff50d0_0;
    %and;
    %load/vec4 v0xff4950_0;
    %nor/r;
    %and;
    %or;
    %assign/vec4 v0xff4040_0, 0;
    %load/vec4 v0xff5d70_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xff4950_0;
    %load/vec4 v0xff50d0_0;
    %nor/r;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0xff4950_0;
    %load/vec4 v0xff50d0_0;
    %nor/r;
    %and;
    %load/vec4 v0xff5d70_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %or;
    %assign/vec4 v0xff3b90_0, 0;
    %load/vec4 v0xff5d70_0;
    %pushi/vec4 1023, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xff4950_0;
    %nor/r;
    %load/vec4 v0xff50d0_0;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0xff4950_0;
    %nor/r;
    %load/vec4 v0xff50d0_0;
    %and;
    %load/vec4 v0xff5d70_0;
    %pushi/vec4 1022, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %or;
    %assign/vec4 v0xff3cf0_0, 0;
    %load/vec4 v0xff5d70_0;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0xff4950_0;
    %load/vec4 v0xff50d0_0;
    %nor/r;
    %and;
    %load/vec4 v0xff5d70_0;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %assign/vec4 v0xff4340_0, 0;
    %pushi/vec4 1024, 0, 32;
    %load/vec4 v0xff5d70_0;
    %sub;
    %cmpi/u 2042, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0xff4950_0;
    %nor/r;
    %load/vec4 v0xff50d0_0;
    %and;
    %pushi/vec4 1024, 0, 32;
    %load/vec4 v0xff5d70_0;
    %sub;
    %cmpi/u 2042, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %assign/vec4 v0xff44c0_0, 0;
    %load/vec4 v0xff3ec0_0;
    %load/vec4 v0xff4950_0;
    %and;
    %load/vec4 v0xff6860_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %assign/vec4 v0xff4c20_0, 0;
    %load/vec4 v0xff4040_0;
    %load/vec4 v0xff50d0_0;
    %and;
    %load/vec4 v0xff5f10_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %assign/vec4 v0xff41c0_0, 0;
    %load/vec4 v0xff3ec0_0;
    %load/vec4 v0xff50d0_0;
    %and;
    %load/vec4 v0xff5a10_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.4, 8;
    %load/vec4 v0xff4f20_0;
    %assign/vec4 v0xff5bb0_0, 0;
    %load/vec4 v0xff56b0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0xff56b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xff5a10_0, 0;
    %jmp T_64.5;
T_64.4 ;
    %load/vec4 v0xff4950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xff5a10_0, 0;
    %load/vec4 v0xff3b90_0;
    %load/vec4 v0xff50d0_0;
    %nor/r;
    %and;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.8, 8;
    %load/vec4 v0xff56b0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0xff56b0_0, 0;
T_64.8 ;
T_64.6 ;
T_64.5 ;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0xc4e910;
T_65 ;
    %delay 1000, 0;
    %wait E_0xc4eb10;
    %vpi_call/w 10 269 "$display", "\012Warning: FIFO36K instance %m RD_CLK2 should be tied to ground when FIFO36K is configured as FIFO_TYPE2=SYNCHRONOUS." {0 0 0};
    %end;
    .thread T_65;
    .scope S_0xfe9530;
T_66 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xfe9830_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xfe9910_0, 0, 32;
T_66.0 ;
    %load/vec4 v0xfe9910_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_66.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xfe99d0_0, 0, 32;
T_66.2 ;
    %load/vec4 v0xfe99d0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_66.3, 5;
    %pushi/vec4 0, 0, 2048;
    %load/vec4 v0xfe9830_0;
    %part/s 1;
    %ix/getv/s 4, v0xfe9910_0;
    %flag_mov 8, 4;
    %ix/getv/s 5, v0xfe99d0_0;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0xfe9750, 5, 6;
    %load/vec4 v0xfe9830_0;
    %addi 1, 0, 32;
    %store/vec4 v0xfe9830_0, 0, 32;
    %load/vec4 v0xfe99d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xfe99d0_0, 0, 32;
    %jmp T_66.2;
T_66.3 ;
    %load/vec4 v0xfe9910_0;
    %addi 1, 0, 32;
    %store/vec4 v0xfe9910_0, 0, 32;
    %jmp T_66.0;
T_66.1 ;
    %end;
    .thread T_66;
    .scope S_0xfe9530;
T_67 ;
    %wait E_0xb486e0;
    %load/vec4 v0xff0c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %load/vec4 v0xcb79a0_0;
    %store/vec4 v0xcb4730_0, 0, 14;
    %callf/vec4 TD_FIFO18KX2.tdp_ram18kx2_inst.find_a1_write_index, S_0xcb4500;
    %muli 2, 0, 32;
    %store/vec4 v0xfe9ab0_0, 0, 32;
T_67.2 ;
    %load/vec4 v0xfe9ab0_0;
    %load/vec4 v0xcb79a0_0;
    %store/vec4 v0xcb4730_0, 0, 14;
    %callf/vec4 TD_FIFO18KX2.tdp_ram18kx2_inst.find_a1_write_index, S_0xcb4500;
    %muli 2, 0, 32;
    %addi 2, 0, 32;
    %cmp/s;
    %jmp/0xz T_67.3, 5;
    %load/vec4 v0xfef580_0;
    %load/vec4 v0xfe9ab0_0;
    %pushi/vec4 1, 0, 32;
    %div/s;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_67.4, 4;
    %load/vec4 v0xff1090_0;
    %load/vec4 v0xfe9ab0_0;
    %load/vec4 v0xcb79a0_0;
    %store/vec4 v0xcb4730_0, 0, 14;
    %callf/vec4 TD_FIFO18KX2.tdp_ram18kx2_inst.find_a1_write_index, S_0xcb4500;
    %muli 2, 0, 32;
    %sub;
    %part/s 1;
    %load/vec4 v0xff14f0_0;
    %pad/u 12;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/getv/s 5, v0xfe9ab0_0;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0xfe9750, 5, 6;
T_67.4 ;
    %load/vec4 v0xfe9ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xfe9ab0_0, 0, 32;
    %jmp T_67.2;
T_67.3 ;
T_67.0 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0xfe9530;
T_68 ;
    %wait E_0xb486e0;
    %load/vec4 v0xff0260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0xcb79a0_0;
    %store/vec4 v0xd4aaa0_0, 0, 14;
    %callf/vec4 TD_FIFO18KX2.tdp_ram18kx2_inst.find_a1_read_index, S_0xd4a8c0;
    %muli 2, 0, 32;
    %store/vec4 v0xfe9be0_0, 0, 32;
T_68.2 ;
    %load/vec4 v0xfe9be0_0;
    %load/vec4 v0xcb79a0_0;
    %store/vec4 v0xd4aaa0_0, 0, 14;
    %callf/vec4 TD_FIFO18KX2.tdp_ram18kx2_inst.find_a1_read_index, S_0xd4a8c0;
    %muli 2, 0, 32;
    %addi 2, 0, 32;
    %cmp/s;
    %jmp/0xz T_68.3, 5;
    %load/vec4 v0xff14f0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0xfe9750, 4;
    %load/vec4 v0xfe9be0_0;
    %part/s 1;
    %ix/load 5, 0, 0;
    %load/vec4 v0xfe9be0_0;
    %load/vec4 v0xcb79a0_0;
    %store/vec4 v0xd4aaa0_0, 0, 14;
    %callf/vec4 TD_FIFO18KX2.tdp_ram18kx2_inst.find_a1_read_index, S_0xd4a8c0;
    %muli 2, 0, 32;
    %sub;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xff0560_0, 4, 5;
    %load/vec4 v0xfe9be0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xfe9be0_0, 0, 32;
    %jmp T_68.2;
T_68.3 ;
T_68.0 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0xfe9530;
T_69 ;
    %wait E_0xc22730;
    %load/vec4 v0xff0de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %load/vec4 v0xfef3e0_0;
    %store/vec4 v0xfe8c20_0, 0, 14;
    %callf/vec4 TD_FIFO18KX2.tdp_ram18kx2_inst.find_b1_write_index, S_0xfe8a40;
    %muli 2, 0, 32;
    %store/vec4 v0xfe9cc0_0, 0, 32;
T_69.2 ;
    %load/vec4 v0xfe9cc0_0;
    %load/vec4 v0xfef3e0_0;
    %store/vec4 v0xfe8c20_0, 0, 14;
    %callf/vec4 TD_FIFO18KX2.tdp_ram18kx2_inst.find_b1_write_index, S_0xfe8a40;
    %muli 2, 0, 32;
    %addi 2, 0, 32;
    %cmp/s;
    %jmp/0xz T_69.3, 5;
    %load/vec4 v0xfef740_0;
    %load/vec4 v0xfe9cc0_0;
    %pushi/vec4 1, 0, 32;
    %div/s;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_69.4, 4;
    %load/vec4 v0xff1250_0;
    %load/vec4 v0xfe9cc0_0;
    %load/vec4 v0xfef3e0_0;
    %store/vec4 v0xfe8c20_0, 0, 14;
    %callf/vec4 TD_FIFO18KX2.tdp_ram18kx2_inst.find_b1_write_index, S_0xfe8a40;
    %muli 2, 0, 32;
    %sub;
    %part/s 1;
    %load/vec4 v0xff1790_0;
    %pad/u 12;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/getv/s 5, v0xfe9cc0_0;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0xfe9750, 5, 6;
T_69.4 ;
    %load/vec4 v0xfe9cc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xfe9cc0_0, 0, 32;
    %jmp T_69.2;
T_69.3 ;
T_69.0 ;
    %jmp T_69;
    .thread T_69;
    .scope S_0xfe9530;
T_70 ;
    %wait E_0xc22730;
    %load/vec4 v0xff03e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0xfef3e0_0;
    %store/vec4 v0xfe8860_0, 0, 14;
    %callf/vec4 TD_FIFO18KX2.tdp_ram18kx2_inst.find_b1_read_index, S_0xfe8680;
    %muli 2, 0, 32;
    %store/vec4 v0xfe9da0_0, 0, 32;
T_70.2 ;
    %load/vec4 v0xfe9da0_0;
    %load/vec4 v0xfef3e0_0;
    %store/vec4 v0xfe8860_0, 0, 14;
    %callf/vec4 TD_FIFO18KX2.tdp_ram18kx2_inst.find_b1_read_index, S_0xfe8680;
    %muli 2, 0, 32;
    %addi 2, 0, 32;
    %cmp/s;
    %jmp/0xz T_70.3, 5;
    %load/vec4 v0xff1790_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0xfe9750, 4;
    %load/vec4 v0xfe9da0_0;
    %part/s 1;
    %ix/load 5, 0, 0;
    %load/vec4 v0xfe9da0_0;
    %load/vec4 v0xfef3e0_0;
    %store/vec4 v0xfe8860_0, 0, 14;
    %callf/vec4 TD_FIFO18KX2.tdp_ram18kx2_inst.find_b1_read_index, S_0xfe8680;
    %muli 2, 0, 32;
    %sub;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xff0720_0, 4, 5;
    %load/vec4 v0xfe9da0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xfe9da0_0, 0, 32;
    %jmp T_70.2;
T_70.3 ;
T_70.0 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0xfe9e80;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xfea180_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xcb4910_0, 0, 32;
T_71.0 ;
    %load/vec4 v0xcb4910_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xc737b0_0, 0, 32;
T_71.2 ;
    %load/vec4 v0xc737b0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_71.3, 5;
    %pushi/vec4 0, 0, 2048;
    %load/vec4 v0xfea180_0;
    %part/s 1;
    %ix/getv/s 4, v0xcb4910_0;
    %flag_mov 8, 4;
    %ix/getv/s 5, v0xc737b0_0;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0xfea0a0, 5, 6;
    %load/vec4 v0xfea180_0;
    %addi 1, 0, 32;
    %store/vec4 v0xfea180_0, 0, 32;
    %load/vec4 v0xc737b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xc737b0_0, 0, 32;
    %jmp T_71.2;
T_71.3 ;
    %load/vec4 v0xcb4910_0;
    %addi 1, 0, 32;
    %store/vec4 v0xcb4910_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0xfe9e80;
T_72 ;
    %wait E_0xc4ebd0;
    %load/vec4 v0xff0d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %load/vec4 v0xfef300_0;
    %store/vec4 v0xfe84a0_0, 0, 14;
    %callf/vec4 TD_FIFO18KX2.tdp_ram18kx2_inst.find_a2_write_index, S_0xfe82c0;
    %muli 2, 0, 32;
    %store/vec4 v0xd78a50_0, 0, 32;
T_72.2 ;
    %load/vec4 v0xd78a50_0;
    %load/vec4 v0xfef300_0;
    %store/vec4 v0xfe84a0_0, 0, 14;
    %callf/vec4 TD_FIFO18KX2.tdp_ram18kx2_inst.find_a2_write_index, S_0xfe82c0;
    %muli 2, 0, 32;
    %addi 2, 0, 32;
    %cmp/s;
    %jmp/0xz T_72.3, 5;
    %load/vec4 v0xfef660_0;
    %load/vec4 v0xd78a50_0;
    %pushi/vec4 1, 0, 32;
    %div/s;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_72.4, 4;
    %load/vec4 v0xff1170_0;
    %load/vec4 v0xd78a50_0;
    %load/vec4 v0xfef300_0;
    %store/vec4 v0xfe84a0_0, 0, 14;
    %callf/vec4 TD_FIFO18KX2.tdp_ram18kx2_inst.find_a2_write_index, S_0xfe82c0;
    %muli 2, 0, 32;
    %sub;
    %part/s 1;
    %load/vec4 v0xff15d0_0;
    %pad/u 12;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/getv/s 5, v0xd78a50_0;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0xfea0a0, 5, 6;
T_72.4 ;
    %load/vec4 v0xd78a50_0;
    %addi 1, 0, 32;
    %store/vec4 v0xd78a50_0, 0, 32;
    %jmp T_72.2;
T_72.3 ;
T_72.0 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0xfe9e80;
T_73 ;
    %wait E_0xc4ebd0;
    %load/vec4 v0xff0320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %load/vec4 v0xfef300_0;
    %store/vec4 v0xcb0a90_0, 0, 14;
    %callf/vec4 TD_FIFO18KX2.tdp_ram18kx2_inst.find_a2_read_index, S_0xcb08b0;
    %muli 2, 0, 32;
    %store/vec4 v0xd4ac80_0, 0, 32;
T_73.2 ;
    %load/vec4 v0xd4ac80_0;
    %load/vec4 v0xfef300_0;
    %store/vec4 v0xcb0a90_0, 0, 14;
    %callf/vec4 TD_FIFO18KX2.tdp_ram18kx2_inst.find_a2_read_index, S_0xcb08b0;
    %muli 2, 0, 32;
    %addi 2, 0, 32;
    %cmp/s;
    %jmp/0xz T_73.3, 5;
    %load/vec4 v0xff15d0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0xfea0a0, 4;
    %load/vec4 v0xd4ac80_0;
    %part/s 1;
    %ix/load 5, 0, 0;
    %load/vec4 v0xd4ac80_0;
    %load/vec4 v0xfef300_0;
    %store/vec4 v0xcb0a90_0, 0, 14;
    %callf/vec4 TD_FIFO18KX2.tdp_ram18kx2_inst.find_a2_read_index, S_0xcb08b0;
    %muli 2, 0, 32;
    %sub;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xff0640_0, 4, 5;
    %load/vec4 v0xd4ac80_0;
    %addi 1, 0, 32;
    %store/vec4 v0xd4ac80_0, 0, 32;
    %jmp T_73.2;
T_73.3 ;
T_73.0 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0xfe9e80;
T_74 ;
    %wait E_0xc22970;
    %load/vec4 v0xff0070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %load/vec4 v0xfef4a0_0;
    %store/vec4 v0xfe9350_0, 0, 14;
    %callf/vec4 TD_FIFO18KX2.tdp_ram18kx2_inst.find_b2_write_index, S_0xfe9170;
    %muli 2, 0, 32;
    %store/vec4 v0xcb0c70_0, 0, 32;
T_74.2 ;
    %load/vec4 v0xcb0c70_0;
    %load/vec4 v0xfef4a0_0;
    %store/vec4 v0xfe9350_0, 0, 14;
    %callf/vec4 TD_FIFO18KX2.tdp_ram18kx2_inst.find_b2_write_index, S_0xfe9170;
    %muli 2, 0, 32;
    %addi 2, 0, 32;
    %cmp/s;
    %jmp/0xz T_74.3, 5;
    %load/vec4 v0xfef820_0;
    %load/vec4 v0xcb0c70_0;
    %pushi/vec4 1, 0, 32;
    %div/s;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_74.4, 4;
    %load/vec4 v0xff1330_0;
    %load/vec4 v0xcb0c70_0;
    %load/vec4 v0xfef4a0_0;
    %store/vec4 v0xfe9350_0, 0, 14;
    %callf/vec4 TD_FIFO18KX2.tdp_ram18kx2_inst.find_b2_write_index, S_0xfe9170;
    %muli 2, 0, 32;
    %sub;
    %part/s 1;
    %load/vec4 v0xff1870_0;
    %pad/u 12;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/getv/s 5, v0xcb0c70_0;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0xfea0a0, 5, 6;
T_74.4 ;
    %load/vec4 v0xcb0c70_0;
    %addi 1, 0, 32;
    %store/vec4 v0xcb0c70_0, 0, 32;
    %jmp T_74.2;
T_74.3 ;
T_74.0 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0xfe9e80;
T_75 ;
    %wait E_0xc22970;
    %load/vec4 v0xff04a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %load/vec4 v0xfef4a0_0;
    %store/vec4 v0xfe8f90_0, 0, 14;
    %callf/vec4 TD_FIFO18KX2.tdp_ram18kx2_inst.find_b2_read_index, S_0xfe8e00;
    %muli 2, 0, 32;
    %store/vec4 v0xd47d50_0, 0, 32;
T_75.2 ;
    %load/vec4 v0xd47d50_0;
    %load/vec4 v0xfef4a0_0;
    %store/vec4 v0xfe8f90_0, 0, 14;
    %callf/vec4 TD_FIFO18KX2.tdp_ram18kx2_inst.find_b2_read_index, S_0xfe8e00;
    %muli 2, 0, 32;
    %addi 2, 0, 32;
    %cmp/s;
    %jmp/0xz T_75.3, 5;
    %load/vec4 v0xff1870_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0xfea0a0, 4;
    %load/vec4 v0xd47d50_0;
    %part/s 1;
    %ix/load 5, 0, 0;
    %load/vec4 v0xd47d50_0;
    %load/vec4 v0xfef4a0_0;
    %store/vec4 v0xfe8f90_0, 0, 14;
    %callf/vec4 TD_FIFO18KX2.tdp_ram18kx2_inst.find_b2_read_index, S_0xfe8e00;
    %muli 2, 0, 32;
    %sub;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xff0800_0, 4, 5;
    %load/vec4 v0xd47d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0xd47d50_0, 0, 32;
    %jmp T_75.2;
T_75.3 ;
T_75.0 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0xc4ec30;
T_76 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0xfefe10_0, 0, 16;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xff0560_0, 0, 2;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0xfeffd0_0, 0, 16;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xff0720_0, 0, 2;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0xfefef0_0, 0, 16;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xff0640_0, 0, 2;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0xff0180_0, 0, 16;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xff0800_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xff23b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff1e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff22f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff1d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff2230_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0xff1c90_0, 0, 10;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0xff2150_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff1bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff2090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff1b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff1fd0_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0xff1a30_0, 0, 10;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0xff1ef0_0, 0, 10;
    %end;
    .thread T_76, $init;
    .scope S_0xc4ec30;
T_77 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xff2470_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xff2550_0, 0, 32;
T_77.0 ;
    %load/vec4 v0xff2550_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_77.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xff2630_0, 0, 32;
T_77.2 ;
    %load/vec4 v0xff2630_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_77.3, 5;
    %pushi/vec4 0, 0, 16384;
    %load/vec4 v0xff2470_0;
    %part/s 1;
    %ix/getv/s 4, v0xff2550_0;
    %flag_mov 8, 4;
    %ix/getv/s 5, v0xff2630_0;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0xfefc90, 5, 6;
    %load/vec4 v0xff2470_0;
    %addi 1, 0, 32;
    %store/vec4 v0xff2470_0, 0, 32;
    %load/vec4 v0xff2630_0;
    %addi 1, 0, 32;
    %store/vec4 v0xff2630_0, 0, 32;
    %jmp T_77.2;
T_77.3 ;
    %load/vec4 v0xff2550_0;
    %addi 1, 0, 32;
    %store/vec4 v0xff2550_0, 0, 32;
    %jmp T_77.0;
T_77.1 ;
    %end;
    .thread T_77;
    .scope S_0xc4ec30;
T_78 ;
    %wait E_0xb486e0;
    %load/vec4 v0xff0c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %load/vec4 v0xcb79a0_0;
    %store/vec4 v0xcb4730_0, 0, 14;
    %callf/vec4 TD_FIFO18KX2.tdp_ram18kx2_inst.find_a1_write_index, S_0xcb4500;
    %muli 16, 0, 32;
    %store/vec4 v0xff2710_0, 0, 32;
T_78.2 ;
    %load/vec4 v0xff2710_0;
    %load/vec4 v0xcb79a0_0;
    %store/vec4 v0xcb4730_0, 0, 14;
    %callf/vec4 TD_FIFO18KX2.tdp_ram18kx2_inst.find_a1_write_index, S_0xcb4500;
    %muli 16, 0, 32;
    %addi 16, 0, 32;
    %cmp/s;
    %jmp/0xz T_78.3, 5;
    %load/vec4 v0xfef580_0;
    %load/vec4 v0xff2710_0;
    %pushi/vec4 8, 0, 32;
    %div/s;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_78.4, 4;
    %load/vec4 v0xff08e0_0;
    %load/vec4 v0xff2710_0;
    %load/vec4 v0xcb79a0_0;
    %store/vec4 v0xcb4730_0, 0, 14;
    %callf/vec4 TD_FIFO18KX2.tdp_ram18kx2_inst.find_a1_write_index, S_0xcb4500;
    %muli 16, 0, 32;
    %sub;
    %part/s 1;
    %load/vec4 v0xff14f0_0;
    %pad/u 12;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/getv/s 5, v0xff2710_0;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0xfefc90, 5, 6;
T_78.4 ;
    %load/vec4 v0xff2710_0;
    %addi 1, 0, 32;
    %store/vec4 v0xff2710_0, 0, 32;
    %jmp T_78.2;
T_78.3 ;
    %load/vec4 v0xff14f0_0;
    %store/vec4 v0xff1c90_0, 0, 10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xff1e30_0, 0, 1;
    %load/vec4 v0xff23b0_0;
    %pad/u 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff1e30_0, 0, 1;
T_78.0 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0xc4ec30;
T_79 ;
    %wait E_0xb486e0;
    %load/vec4 v0xff0260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %load/vec4 v0xcb79a0_0;
    %store/vec4 v0xd4aaa0_0, 0, 14;
    %callf/vec4 TD_FIFO18KX2.tdp_ram18kx2_inst.find_a1_read_index, S_0xd4a8c0;
    %muli 16, 0, 32;
    %store/vec4 v0xff27f0_0, 0, 32;
T_79.2 ;
    %load/vec4 v0xff27f0_0;
    %load/vec4 v0xcb79a0_0;
    %store/vec4 v0xd4aaa0_0, 0, 14;
    %callf/vec4 TD_FIFO18KX2.tdp_ram18kx2_inst.find_a1_read_index, S_0xd4a8c0;
    %muli 16, 0, 32;
    %addi 16, 0, 32;
    %cmp/s;
    %jmp/0xz T_79.3, 5;
    %load/vec4 v0xff14f0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0xfefc90, 4;
    %load/vec4 v0xff27f0_0;
    %part/s 1;
    %ix/load 5, 0, 0;
    %load/vec4 v0xff27f0_0;
    %load/vec4 v0xcb79a0_0;
    %store/vec4 v0xd4aaa0_0, 0, 14;
    %callf/vec4 TD_FIFO18KX2.tdp_ram18kx2_inst.find_a1_read_index, S_0xd4a8c0;
    %muli 16, 0, 32;
    %sub;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xfefe10_0, 4, 5;
    %load/vec4 v0xff27f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xff27f0_0, 0, 32;
    %jmp T_79.2;
T_79.3 ;
    %load/vec4 v0xff14f0_0;
    %store/vec4 v0xff1c90_0, 0, 10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xff1d70_0, 0, 1;
    %load/vec4 v0xff23b0_0;
    %pad/u 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff1d70_0, 0, 1;
T_79.0 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0xc4ec30;
T_80 ;
    %wait E_0xc22730;
    %load/vec4 v0xff0de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %load/vec4 v0xfef3e0_0;
    %store/vec4 v0xfe8c20_0, 0, 14;
    %callf/vec4 TD_FIFO18KX2.tdp_ram18kx2_inst.find_b1_write_index, S_0xfe8a40;
    %muli 16, 0, 32;
    %store/vec4 v0xff28d0_0, 0, 32;
T_80.2 ;
    %load/vec4 v0xff28d0_0;
    %load/vec4 v0xfef3e0_0;
    %store/vec4 v0xfe8c20_0, 0, 14;
    %callf/vec4 TD_FIFO18KX2.tdp_ram18kx2_inst.find_b1_write_index, S_0xfe8a40;
    %muli 16, 0, 32;
    %addi 16, 0, 32;
    %cmp/s;
    %jmp/0xz T_80.3, 5;
    %load/vec4 v0xfef740_0;
    %load/vec4 v0xff28d0_0;
    %pushi/vec4 8, 0, 32;
    %div/s;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_80.4, 4;
    %load/vec4 v0xff0aa0_0;
    %load/vec4 v0xff28d0_0;
    %load/vec4 v0xfef3e0_0;
    %store/vec4 v0xfe8c20_0, 0, 14;
    %callf/vec4 TD_FIFO18KX2.tdp_ram18kx2_inst.find_b1_write_index, S_0xfe8a40;
    %muli 16, 0, 32;
    %sub;
    %part/s 1;
    %load/vec4 v0xff1790_0;
    %pad/u 12;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/getv/s 5, v0xff28d0_0;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0xfefc90, 5, 6;
T_80.4 ;
    %load/vec4 v0xff28d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xff28d0_0, 0, 32;
    %jmp T_80.2;
T_80.3 ;
    %load/vec4 v0xff1790_0;
    %store/vec4 v0xff2150_0, 0, 10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xff22f0_0, 0, 1;
    %load/vec4 v0xff23b0_0;
    %pad/u 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff22f0_0, 0, 1;
T_80.0 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0xc4ec30;
T_81 ;
    %wait E_0xc22730;
    %load/vec4 v0xff03e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %load/vec4 v0xfef3e0_0;
    %store/vec4 v0xfe8860_0, 0, 14;
    %callf/vec4 TD_FIFO18KX2.tdp_ram18kx2_inst.find_b1_read_index, S_0xfe8680;
    %muli 16, 0, 32;
    %store/vec4 v0xff0e80_0, 0, 32;
T_81.2 ;
    %load/vec4 v0xff0e80_0;
    %load/vec4 v0xfef3e0_0;
    %store/vec4 v0xfe8860_0, 0, 14;
    %callf/vec4 TD_FIFO18KX2.tdp_ram18kx2_inst.find_b1_read_index, S_0xfe8680;
    %muli 16, 0, 32;
    %addi 16, 0, 32;
    %cmp/s;
    %jmp/0xz T_81.3, 5;
    %load/vec4 v0xff1790_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0xfefc90, 4;
    %load/vec4 v0xff0e80_0;
    %part/s 1;
    %ix/load 5, 0, 0;
    %load/vec4 v0xff0e80_0;
    %load/vec4 v0xfef3e0_0;
    %store/vec4 v0xfe8860_0, 0, 14;
    %callf/vec4 TD_FIFO18KX2.tdp_ram18kx2_inst.find_b1_read_index, S_0xfe8680;
    %muli 16, 0, 32;
    %sub;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xfeffd0_0, 4, 5;
    %load/vec4 v0xff0e80_0;
    %addi 1, 0, 32;
    %store/vec4 v0xff0e80_0, 0, 32;
    %jmp T_81.2;
T_81.3 ;
    %load/vec4 v0xff1790_0;
    %store/vec4 v0xff2150_0, 0, 10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xff2230_0, 0, 1;
    %load/vec4 v0xff23b0_0;
    %pad/u 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff2230_0, 0, 1;
T_81.0 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0xc4ec30;
T_82 ;
    %wait E_0xc228b0;
    %load/vec4 v0xff22f0_0;
    %load/vec4 v0xff1c90_0;
    %load/vec4 v0xff2150_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %vpi_call/w 11 228 "$display", "ERROR: Write collision occured on TDP_RAM18K instance %m at time %t where port A1 is writing to the same address, %h, as port B1.\012       The write data may not be valid.", $realtime, v0xff1c90_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff1e30_0, 0, 1;
T_82.0 ;
    %load/vec4 v0xff2230_0;
    %load/vec4 v0xff1c90_0;
    %load/vec4 v0xff2150_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %vpi_call/w 11 232 "$display", "ERROR: Memory collision occured on TDP_RAM18K instance %m at time %t where port A1 is writing to the same address, %h, as port B1 is reading.\012       The write data is valid but the read data is not.", $realtime, v0xff2150_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff1e30_0, 0, 1;
T_82.2 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0xc4ec30;
T_83 ;
    %wait E_0xc227f0;
    %load/vec4 v0xff22f0_0;
    %load/vec4 v0xff1c90_0;
    %load/vec4 v0xff2150_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %vpi_call/w 11 239 "$display", "ERROR: Memory collision occured on TDP_RAM18K instance %m at time %t where port B1 is writing to the same address, %h, as port A1 is reading.\012       The write data is valid but the read data is not.", $realtime, v0xff1c90_0 {0 0 0};
T_83.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff1d70_0, 0, 1;
    %jmp T_83;
    .thread T_83;
    .scope S_0xc4ec30;
T_84 ;
    %wait E_0xc22670;
    %load/vec4 v0xff1e30_0;
    %load/vec4 v0xff1c90_0;
    %load/vec4 v0xff2150_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %vpi_call/w 11 245 "$display", "ERROR: Write collision occured on TDP_RAM18K instance %m at time %t where port B1 is writing to the same address, %h, as port A1.\012       The write data may not be valid.", $realtime, v0xff2150_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff22f0_0, 0, 1;
T_84.0 ;
    %load/vec4 v0xff1d70_0;
    %load/vec4 v0xff1c90_0;
    %load/vec4 v0xff2150_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.2, 8;
    %vpi_call/w 11 249 "$display", "ERROR: Memory collision occured on TDP_RAM18K instance %m at time %t where port B1 is writing to the same address, %h, as port A1 is reading.\012       The write data is valid but the read data is not.", $realtime, v0xff2150_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff22f0_0, 0, 1;
T_84.2 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0xc4ec30;
T_85 ;
    %wait E_0xc225b0;
    %load/vec4 v0xff1e30_0;
    %load/vec4 v0xff1c90_0;
    %load/vec4 v0xff2150_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %vpi_call/w 11 256 "$display", "ERROR: Memory collision occured on TDP_RAM18K instance %m at time %t where port A1 is writing to the same address, %h, as port B1 is reading.\012       The write data is valid but the read data is not.", $realtime, v0xff2150_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff2230_0, 0, 1;
T_85.0 ;
    %jmp T_85;
    .thread T_85;
    .scope S_0xc4ec30;
T_86 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xff1410_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xff16b0_0, 0, 32;
T_86.0 ;
    %load/vec4 v0xff16b0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_86.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xff1950_0, 0, 32;
T_86.2 ;
    %load/vec4 v0xff1950_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_86.3, 5;
    %pushi/vec4 0, 0, 16384;
    %load/vec4 v0xff1410_0;
    %part/s 1;
    %ix/getv/s 4, v0xff16b0_0;
    %flag_mov 8, 4;
    %ix/getv/s 5, v0xff1950_0;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0xfefd50, 5, 6;
    %load/vec4 v0xff1410_0;
    %addi 1, 0, 32;
    %store/vec4 v0xff1410_0, 0, 32;
    %load/vec4 v0xff1950_0;
    %addi 1, 0, 32;
    %store/vec4 v0xff1950_0, 0, 32;
    %jmp T_86.2;
T_86.3 ;
    %load/vec4 v0xff16b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xff16b0_0, 0, 32;
    %jmp T_86.0;
T_86.1 ;
    %end;
    .thread T_86;
    .scope S_0xc4ec30;
T_87 ;
    %wait E_0xc4ebd0;
    %load/vec4 v0xff0d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %load/vec4 v0xfef300_0;
    %store/vec4 v0xfe84a0_0, 0, 14;
    %callf/vec4 TD_FIFO18KX2.tdp_ram18kx2_inst.find_a2_write_index, S_0xfe82c0;
    %muli 16, 0, 32;
    %store/vec4 v0xff29b0_0, 0, 32;
T_87.2 ;
    %load/vec4 v0xff29b0_0;
    %load/vec4 v0xfef300_0;
    %store/vec4 v0xfe84a0_0, 0, 14;
    %callf/vec4 TD_FIFO18KX2.tdp_ram18kx2_inst.find_a2_write_index, S_0xfe82c0;
    %muli 16, 0, 32;
    %addi 16, 0, 32;
    %cmp/s;
    %jmp/0xz T_87.3, 5;
    %load/vec4 v0xfef660_0;
    %load/vec4 v0xff29b0_0;
    %pushi/vec4 8, 0, 32;
    %div/s;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_87.4, 4;
    %load/vec4 v0xff09c0_0;
    %load/vec4 v0xff29b0_0;
    %load/vec4 v0xfef300_0;
    %store/vec4 v0xfe84a0_0, 0, 14;
    %callf/vec4 TD_FIFO18KX2.tdp_ram18kx2_inst.find_a2_write_index, S_0xfe82c0;
    %muli 16, 0, 32;
    %sub;
    %part/s 1;
    %load/vec4 v0xff15d0_0;
    %pad/u 12;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/getv/s 5, v0xff29b0_0;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0xfefd50, 5, 6;
T_87.4 ;
    %load/vec4 v0xff29b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xff29b0_0, 0, 32;
    %jmp T_87.2;
T_87.3 ;
    %load/vec4 v0xff15d0_0;
    %store/vec4 v0xff1a30_0, 0, 10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xff1bd0_0, 0, 1;
    %load/vec4 v0xff23b0_0;
    %pad/u 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff1bd0_0, 0, 1;
T_87.0 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0xc4ec30;
T_88 ;
    %wait E_0xc4ebd0;
    %load/vec4 v0xff0320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %load/vec4 v0xfef300_0;
    %store/vec4 v0xcb0a90_0, 0, 14;
    %callf/vec4 TD_FIFO18KX2.tdp_ram18kx2_inst.find_a2_read_index, S_0xcb08b0;
    %muli 16, 0, 32;
    %store/vec4 v0xff29b0_0, 0, 32;
T_88.2 ;
    %load/vec4 v0xff29b0_0;
    %load/vec4 v0xfef300_0;
    %store/vec4 v0xcb0a90_0, 0, 14;
    %callf/vec4 TD_FIFO18KX2.tdp_ram18kx2_inst.find_a2_read_index, S_0xcb08b0;
    %muli 16, 0, 32;
    %addi 16, 0, 32;
    %cmp/s;
    %jmp/0xz T_88.3, 5;
    %load/vec4 v0xff15d0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0xfefd50, 4;
    %load/vec4 v0xff29b0_0;
    %part/s 1;
    %ix/load 5, 0, 0;
    %load/vec4 v0xff29b0_0;
    %load/vec4 v0xfef300_0;
    %store/vec4 v0xcb0a90_0, 0, 14;
    %callf/vec4 TD_FIFO18KX2.tdp_ram18kx2_inst.find_a2_read_index, S_0xcb08b0;
    %muli 16, 0, 32;
    %sub;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xfefef0_0, 4, 5;
    %load/vec4 v0xff29b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xff29b0_0, 0, 32;
    %jmp T_88.2;
T_88.3 ;
    %load/vec4 v0xff15d0_0;
    %store/vec4 v0xff1a30_0, 0, 10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xff1b10_0, 0, 1;
    %load/vec4 v0xff23b0_0;
    %pad/u 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff1b10_0, 0, 1;
T_88.0 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0xc4ec30;
T_89 ;
    %wait E_0xc22970;
    %load/vec4 v0xff0070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %load/vec4 v0xfef4a0_0;
    %store/vec4 v0xfe9350_0, 0, 14;
    %callf/vec4 TD_FIFO18KX2.tdp_ram18kx2_inst.find_b2_write_index, S_0xfe9170;
    %muli 16, 0, 32;
    %store/vec4 v0xff0f40_0, 0, 32;
T_89.2 ;
    %load/vec4 v0xff0f40_0;
    %load/vec4 v0xfef4a0_0;
    %store/vec4 v0xfe9350_0, 0, 14;
    %callf/vec4 TD_FIFO18KX2.tdp_ram18kx2_inst.find_b2_write_index, S_0xfe9170;
    %muli 16, 0, 32;
    %addi 16, 0, 32;
    %cmp/s;
    %jmp/0xz T_89.3, 5;
    %load/vec4 v0xfef820_0;
    %load/vec4 v0xff0f40_0;
    %pushi/vec4 8, 0, 32;
    %div/s;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_89.4, 4;
    %load/vec4 v0xff0b80_0;
    %load/vec4 v0xff0f40_0;
    %load/vec4 v0xfef4a0_0;
    %store/vec4 v0xfe9350_0, 0, 14;
    %callf/vec4 TD_FIFO18KX2.tdp_ram18kx2_inst.find_b2_write_index, S_0xfe9170;
    %muli 16, 0, 32;
    %sub;
    %part/s 1;
    %load/vec4 v0xff1870_0;
    %pad/u 12;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/getv/s 5, v0xff0f40_0;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0xfefd50, 5, 6;
T_89.4 ;
    %load/vec4 v0xff0f40_0;
    %addi 1, 0, 32;
    %store/vec4 v0xff0f40_0, 0, 32;
    %jmp T_89.2;
T_89.3 ;
    %load/vec4 v0xff1870_0;
    %store/vec4 v0xff1ef0_0, 0, 10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xff2090_0, 0, 1;
    %load/vec4 v0xff23b0_0;
    %pad/u 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff2090_0, 0, 1;
T_89.0 ;
    %jmp T_89;
    .thread T_89;
    .scope S_0xc4ec30;
T_90 ;
    %wait E_0xc22970;
    %load/vec4 v0xff04a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %load/vec4 v0xfef4a0_0;
    %store/vec4 v0xfe8f90_0, 0, 14;
    %callf/vec4 TD_FIFO18KX2.tdp_ram18kx2_inst.find_b2_read_index, S_0xfe8e00;
    %muli 16, 0, 32;
    %store/vec4 v0xff2e60_0, 0, 32;
T_90.2 ;
    %load/vec4 v0xff2e60_0;
    %load/vec4 v0xfef4a0_0;
    %store/vec4 v0xfe8f90_0, 0, 14;
    %callf/vec4 TD_FIFO18KX2.tdp_ram18kx2_inst.find_b2_read_index, S_0xfe8e00;
    %muli 16, 0, 32;
    %addi 16, 0, 32;
    %cmp/s;
    %jmp/0xz T_90.3, 5;
    %load/vec4 v0xff1870_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0xfefd50, 4;
    %load/vec4 v0xff2e60_0;
    %part/s 1;
    %ix/load 5, 0, 0;
    %load/vec4 v0xff2e60_0;
    %load/vec4 v0xfef4a0_0;
    %store/vec4 v0xfe8f90_0, 0, 14;
    %callf/vec4 TD_FIFO18KX2.tdp_ram18kx2_inst.find_b2_read_index, S_0xfe8e00;
    %muli 16, 0, 32;
    %sub;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xff0180_0, 4, 5;
    %load/vec4 v0xff2e60_0;
    %addi 1, 0, 32;
    %store/vec4 v0xff2e60_0, 0, 32;
    %jmp T_90.2;
T_90.3 ;
    %load/vec4 v0xff1870_0;
    %store/vec4 v0xff1ef0_0, 0, 10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xff1fd0_0, 0, 1;
    %load/vec4 v0xff23b0_0;
    %pad/u 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff1fd0_0, 0, 1;
T_90.0 ;
    %jmp T_90;
    .thread T_90;
    .scope S_0xc4ec30;
T_91 ;
    %wait E_0xd1f620;
    %load/vec4 v0xff2090_0;
    %load/vec4 v0xff1a30_0;
    %load/vec4 v0xff1ef0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %vpi_call/w 11 425 "$display", "ERROR: Write collision occured on TDP_RAM18K instance %m at time %t where port A2 is writing to the same address, %h, as port B2.\012       The write data may not be valid.", $realtime, v0xff1a30_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff1bd0_0, 0, 1;
T_91.0 ;
    %load/vec4 v0xff1fd0_0;
    %load/vec4 v0xff1a30_0;
    %load/vec4 v0xff1ef0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.2, 8;
    %vpi_call/w 11 429 "$display", "ERROR: Memory collision occured on TDP_RAM18K instance %m at time %t where port A2 is writing to the same address, %h, as port B2 is reading.\012       The write data is valid but the read data is not.", $realtime, v0xff1ef0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff1bd0_0, 0, 1;
T_91.2 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0xc4ec30;
T_92 ;
    %wait E_0xd1f560;
    %load/vec4 v0xff2090_0;
    %load/vec4 v0xff1a30_0;
    %load/vec4 v0xff1ef0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %vpi_call/w 11 436 "$display", "ERROR: Memory collision occured on TDP_RAM18K instance %m at time %t where port B2 is writing to the same address, %h, as port A2 is reading.\012       The write data is valid but the read data is not.", $realtime, v0xff1a30_0 {0 0 0};
T_92.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff1b10_0, 0, 1;
    %jmp T_92;
    .thread T_92;
    .scope S_0xc4ec30;
T_93 ;
    %wait E_0xd1f4a0;
    %load/vec4 v0xff1bd0_0;
    %load/vec4 v0xff1a30_0;
    %load/vec4 v0xff1ef0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %vpi_call/w 11 442 "$display", "ERROR: Write collision occured on TDP_RAM18K instance %m at time %t where port B2 is writing to the same address, %h, as port A2.\012       The write data may not be valid.", $realtime, v0xff1ef0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff2090_0, 0, 1;
T_93.0 ;
    %load/vec4 v0xff1b10_0;
    %load/vec4 v0xff1a30_0;
    %load/vec4 v0xff1ef0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.2, 8;
    %vpi_call/w 11 446 "$display", "ERROR: Memory collision occured on TDP_RAM18K instance %m at time %t where port B2 is writing to the same address, %h, as port A2 is reading.\012       The write data is valid but the read data is not.", $realtime, v0xff1ef0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff2090_0, 0, 1;
T_93.2 ;
    %jmp T_93;
    .thread T_93;
    .scope S_0xc4ec30;
T_94 ;
    %wait E_0xd1f3e0;
    %load/vec4 v0xff1bd0_0;
    %load/vec4 v0xff1a30_0;
    %load/vec4 v0xff1ef0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %vpi_call/w 11 453 "$display", "ERROR: Memory collision occured on TDP_RAM18K instance %m at time %t where port A2 is writing to the same address, %h, as port B2 is reading.\012       The write data is valid but the read data is not.", $realtime, v0xff1ef0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff1fd0_0, 0, 1;
T_94.0 ;
    %jmp T_94;
    .thread T_94;
    .scope S_0xc4ec30;
T_95 ;
    %vpi_call/w 11 575 "$timeformat", 32'sb11111111111111111111111111110111, 32'sb00000000000000000000000000000000, " ns", 32'sb00000000000000000000000000000101 {0 0 0};
    %end;
    .thread T_95;
    .scope S_0xc4ec30;
T_96 ;
    %end;
    .thread T_96;
    .scope S_0xf4dfe0;
T_97 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xff3db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff3f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff3ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff3c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xff4280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff4400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff4100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff4b60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xff3ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff4040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff3b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff3cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xff4340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff44c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff41c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff4c20_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0xff5790_0, 0, 10;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0xff55d0_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff5950_0, 0, 1;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0xff5ad0_0, 0, 18;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xff5c90_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff67c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff5e50_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0xff5870_0, 0, 10;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0xff56b0_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff5a10_0, 0, 1;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0xff5bb0_0, 0, 18;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xff5d70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff6860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff5f10_0, 0, 1;
    %end;
    .thread T_97, $init;
    .scope S_0xf4dfe0;
T_98 ;
    %pushi/vec4 2796723334, 0, 41;
    %concati/vec4 2426707612, 0, 32;
    %concati/vec4 5199187, 0, 23;
    %dup/vec4;
    %pushi/vec4 5462350, 0, 32; draw_string_vec4
    %pushi/vec4 1128813135, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1313822035, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_98.0, 6;
    %dup/vec4;
    %pushi/vec4 1095981390, 0, 32; draw_string_vec4
    %pushi/vec4 1128813135, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1313822035, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_98.1, 6;
    %vpi_call/w 10 350 "$display", "\012Error: FIFO18KX2 instance %m has parameter FIFO_TYPE1 set to %s.  Valid values are SYNCHRONOUS, ASYNCHRONOUS\012", P_0xc528a0 {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 10 351 "$stop" {0 0 0};
    %jmp T_98.3;
T_98.0 ;
    %jmp T_98.3;
T_98.1 ;
    %jmp T_98.3;
T_98.3 ;
    %pop/vec4 1;
    %pushi/vec4 2796723334, 0, 41;
    %concati/vec4 2426707612, 0, 32;
    %concati/vec4 5199187, 0, 23;
    %dup/vec4;
    %pushi/vec4 5462350, 0, 32; draw_string_vec4
    %pushi/vec4 1128813135, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1313822035, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_98.4, 6;
    %dup/vec4;
    %pushi/vec4 1095981390, 0, 32; draw_string_vec4
    %pushi/vec4 1128813135, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1313822035, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_98.5, 6;
    %vpi_call/w 10 368 "$display", "\012Error: FIFO18KX2 instance %m has parameter FIFO_TYPE2 set to %s.  Valid values are SYNCHRONOUS, ASYNCHRONOUS\012", P_0xc528e0 {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 10 369 "$stop" {0 0 0};
    %jmp T_98.7;
T_98.4 ;
    %jmp T_98.7;
T_98.5 ;
    %jmp T_98.7;
T_98.7 ;
    %pop/vec4 1;
    %end;
    .thread T_98;
    .scope S_0x1001cf0;
T_99 ;
    %wait E_0xc58fa0;
    %load/vec4 v0x1002bc0_0;
    %load/vec4 v0x1002830_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.0, 8;
    %load/vec4 v0x1003260_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x1003260_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1003810_0, 0, 1;
    %load/vec4 v0x1003260_0;
    %cmpi/s 1024, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_99.2, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1003340_0, 0, 1;
T_99.2 ;
    %jmp T_99.1;
T_99.0 ;
    %load/vec4 v0x1002bc0_0;
    %nor/r;
    %load/vec4 v0x1002830_0;
    %and;
    %load/vec4 v0x1003260_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1003260_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1003810_0, 0, 1;
    %jmp T_99.5;
T_99.4 ;
    %load/vec4 v0x1002bc0_0;
    %nor/r;
    %load/vec4 v0x1002830_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.6, 8;
    %load/vec4 v0x1003260_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x1003260_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1003810_0, 0, 1;
T_99.6 ;
T_99.5 ;
T_99.1 ;
    %jmp T_99;
    .thread T_99;
    .scope S_0x1001cf0;
T_100 ;
    %wait E_0xcae100;
    %load/vec4 v0x10028d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1002fe0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1002f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x10022a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1002340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1002100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x10021e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1002510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x10025d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1002400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1002970_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1003260_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x10030c0_0, 0;
    %pushi/vec4 0, 0, 36;
    %assign/vec4 v0x1003180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1003810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1003340_0, 0;
    %jmp T_100.1;
T_100.0 ;
    %load/vec4 v0x1002bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.2, 8;
    %load/vec4 v0x1002fe0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x1002fe0_0, 0;
T_100.2 ;
    %load/vec4 v0x1003260_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1003810_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1002830_0;
    %load/vec4 v0x1002bc0_0;
    %nor/r;
    %and;
    %load/vec4 v0x1003260_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %or;
    %assign/vec4 v0x10022a0_0, 0;
    %load/vec4 v0x1003260_0;
    %pushi/vec4 1024, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1003260_0;
    %pushi/vec4 1023, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1002bc0_0;
    %and;
    %load/vec4 v0x1002830_0;
    %nor/r;
    %and;
    %or;
    %assign/vec4 v0x1002340_0, 0;
    %load/vec4 v0x1003260_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1002830_0;
    %load/vec4 v0x1002bc0_0;
    %nor/r;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x1002830_0;
    %load/vec4 v0x1002bc0_0;
    %nor/r;
    %and;
    %load/vec4 v0x1003260_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %or;
    %assign/vec4 v0x1002100_0, 0;
    %load/vec4 v0x1003260_0;
    %pushi/vec4 1023, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1002830_0;
    %nor/r;
    %load/vec4 v0x1002bc0_0;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x1002830_0;
    %nor/r;
    %load/vec4 v0x1002bc0_0;
    %and;
    %load/vec4 v0x1003260_0;
    %pushi/vec4 1022, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %or;
    %assign/vec4 v0x10021e0_0, 0;
    %load/vec4 v0x1003260_0;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x1002830_0;
    %load/vec4 v0x1002bc0_0;
    %nor/r;
    %and;
    %load/vec4 v0x1003260_0;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %assign/vec4 v0x1002510_0, 0;
    %pushi/vec4 1024, 0, 32;
    %load/vec4 v0x1003260_0;
    %sub;
    %cmpi/u 4090, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x1002830_0;
    %nor/r;
    %load/vec4 v0x1002bc0_0;
    %and;
    %pushi/vec4 1024, 0, 32;
    %load/vec4 v0x1003260_0;
    %sub;
    %cmpi/u 4090, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %assign/vec4 v0x10025d0_0, 0;
    %load/vec4 v0x10022a0_0;
    %load/vec4 v0x1002830_0;
    %and;
    %load/vec4 v0x1003810_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %assign/vec4 v0x1002970_0, 0;
    %load/vec4 v0x1002340_0;
    %load/vec4 v0x1002bc0_0;
    %and;
    %load/vec4 v0x1003340_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %assign/vec4 v0x1002400_0, 0;
    %load/vec4 v0x10022a0_0;
    %load/vec4 v0x1002bc0_0;
    %and;
    %load/vec4 v0x10030c0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.4, 8;
    %load/vec4 v0x1002b00_0;
    %assign/vec4 v0x1003180_0, 0;
    %load/vec4 v0x1002f00_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x1002f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x10030c0_0, 0;
    %jmp T_100.5;
T_100.4 ;
    %load/vec4 v0x1002830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x10030c0_0, 0;
    %load/vec4 v0x1002100_0;
    %load/vec4 v0x1002bc0_0;
    %nor/r;
    %and;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.8, 8;
    %load/vec4 v0x1002f00_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x1002f00_0, 0;
T_100.8 ;
T_100.6 ;
T_100.5 ;
T_100.1 ;
    %jmp T_100;
    .thread T_100;
    .scope S_0x1001cf0;
T_101 ;
    %delay 1000, 0;
    %wait E_0xcae040;
    %vpi_call/w 12 160 "$display", "\012Warning: FIFO36K instance %m RD_CLK should be tied to ground when FIFO36K is configured as FIFO_TYPE=SYNCHRONOUS." {0 0 0};
    %end;
    .thread T_101;
    .scope S_0xffe0f0;
T_102 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xffe410_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xffe4f0_0, 0, 32;
T_102.0 ;
    %load/vec4 v0xffe4f0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_102.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xffe5b0_0, 0, 32;
T_102.2 ;
    %load/vec4 v0xffe5b0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_102.3, 5;
    %pushi/vec4 0, 0, 4096;
    %load/vec4 v0xffe410_0;
    %part/s 1;
    %ix/getv/s 4, v0xffe4f0_0;
    %flag_mov 8, 4;
    %ix/getv/s 5, v0xffe5b0_0;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0xffe330, 5, 6;
    %load/vec4 v0xffe410_0;
    %addi 1, 0, 32;
    %store/vec4 v0xffe410_0, 0, 32;
    %load/vec4 v0xffe5b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xffe5b0_0, 0, 32;
    %jmp T_102.2;
T_102.3 ;
    %load/vec4 v0xffe4f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xffe4f0_0, 0, 32;
    %jmp T_102.0;
T_102.1 ;
    %end;
    .thread T_102;
    .scope S_0xffe0f0;
T_103 ;
    %wait E_0xc58fa0;
    %load/vec4 v0xfff730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.0, 8;
    %load/vec4 v0xffea60_0;
    %store/vec4 v0xffd790_0, 0, 15;
    %callf/vec4 TD_FIFO36K.FIFO_RAM_inst.find_a_write_index, S_0xffd560;
    %muli 4, 0, 32;
    %store/vec4 v0xffe690_0, 0, 32;
T_103.2 ;
    %load/vec4 v0xffe690_0;
    %load/vec4 v0xffea60_0;
    %store/vec4 v0xffd790_0, 0, 15;
    %callf/vec4 TD_FIFO36K.FIFO_RAM_inst.find_a_write_index, S_0xffd560;
    %muli 4, 0, 32;
    %addi 4, 0, 32;
    %cmp/s;
    %jmp/0xz T_103.3, 5;
    %load/vec4 v0xffec40_0;
    %load/vec4 v0xffe690_0;
    %pushi/vec4 5, 0, 32;
    %mod/s;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_103.4, 4;
    %load/vec4 v0xfff9a0_0;
    %load/vec4 v0xffe690_0;
    %load/vec4 v0xffea60_0;
    %store/vec4 v0xffd790_0, 0, 15;
    %callf/vec4 TD_FIFO36K.FIFO_RAM_inst.find_a_write_index, S_0xffd560;
    %muli 4, 0, 32;
    %sub;
    %part/s 1;
    %load/vec4 v0xfffb40_0;
    %pad/u 12;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/getv/s 5, v0xffe690_0;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0xffe330, 5, 6;
T_103.4 ;
    %load/vec4 v0xffe690_0;
    %addi 1, 0, 32;
    %store/vec4 v0xffe690_0, 0, 32;
    %jmp T_103.2;
T_103.3 ;
T_103.0 ;
    %jmp T_103;
    .thread T_103;
    .scope S_0xffe0f0;
T_104 ;
    %wait E_0xc58fa0;
    %load/vec4 v0xfff230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.0, 8;
    %load/vec4 v0xffea60_0;
    %store/vec4 v0xffd380_0, 0, 15;
    %callf/vec4 TD_FIFO36K.FIFO_RAM_inst.find_a_read_index, S_0xffd1a0;
    %muli 4, 0, 32;
    %store/vec4 v0xffe7c0_0, 0, 32;
T_104.2 ;
    %load/vec4 v0xffe7c0_0;
    %load/vec4 v0xffea60_0;
    %store/vec4 v0xffd380_0, 0, 15;
    %callf/vec4 TD_FIFO36K.FIFO_RAM_inst.find_a_read_index, S_0xffd1a0;
    %muli 4, 0, 32;
    %addi 4, 0, 32;
    %cmp/s;
    %jmp/0xz T_104.3, 5;
    %load/vec4 v0xfffb40_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0xffe330, 4;
    %load/vec4 v0xffe7c0_0;
    %part/s 1;
    %ix/load 5, 0, 0;
    %load/vec4 v0xffe7c0_0;
    %load/vec4 v0xffea60_0;
    %store/vec4 v0xffd380_0, 0, 15;
    %callf/vec4 TD_FIFO36K.FIFO_RAM_inst.find_a_read_index, S_0xffd1a0;
    %muli 4, 0, 32;
    %sub;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xfff3b0_0, 4, 5;
    %load/vec4 v0xffe7c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xffe7c0_0, 0, 32;
    %jmp T_104.2;
T_104.3 ;
T_104.0 ;
    %jmp T_104;
    .thread T_104;
    .scope S_0xffe0f0;
T_105 ;
    %wait E_0xc58ee0;
    %load/vec4 v0xfff7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.0, 8;
    %load/vec4 v0xffeb60_0;
    %store/vec4 v0xffdf10_0, 0, 15;
    %callf/vec4 TD_FIFO36K.FIFO_RAM_inst.find_b_write_index, S_0xffdd30;
    %muli 4, 0, 32;
    %store/vec4 v0xffe8a0_0, 0, 32;
T_105.2 ;
    %load/vec4 v0xffe8a0_0;
    %load/vec4 v0xffeb60_0;
    %store/vec4 v0xffdf10_0, 0, 15;
    %callf/vec4 TD_FIFO36K.FIFO_RAM_inst.find_b_write_index, S_0xffdd30;
    %muli 4, 0, 32;
    %addi 4, 0, 32;
    %cmp/s;
    %jmp/0xz T_105.3, 5;
    %load/vec4 v0xffed00_0;
    %load/vec4 v0xffe8a0_0;
    %pushi/vec4 5, 0, 32;
    %mod/s;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_105.4, 4;
    %load/vec4 v0xfffa60_0;
    %load/vec4 v0xffe8a0_0;
    %load/vec4 v0xffeb60_0;
    %store/vec4 v0xffdf10_0, 0, 15;
    %callf/vec4 TD_FIFO36K.FIFO_RAM_inst.find_b_write_index, S_0xffdd30;
    %muli 4, 0, 32;
    %sub;
    %part/s 1;
    %load/vec4 v0xfffc20_0;
    %pad/u 12;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/getv/s 5, v0xffe8a0_0;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0xffe330, 5, 6;
T_105.4 ;
    %load/vec4 v0xffe8a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xffe8a0_0, 0, 32;
    %jmp T_105.2;
T_105.3 ;
T_105.0 ;
    %jmp T_105;
    .thread T_105;
    .scope S_0xffe0f0;
T_106 ;
    %wait E_0xc58ee0;
    %load/vec4 v0xfff2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.0, 8;
    %load/vec4 v0xffeb60_0;
    %store/vec4 v0xffdb50_0, 0, 15;
    %callf/vec4 TD_FIFO36K.FIFO_RAM_inst.find_b_read_index, S_0xffd970;
    %muli 4, 0, 32;
    %store/vec4 v0xffe980_0, 0, 32;
T_106.2 ;
    %load/vec4 v0xffe980_0;
    %load/vec4 v0xffeb60_0;
    %store/vec4 v0xffdb50_0, 0, 15;
    %callf/vec4 TD_FIFO36K.FIFO_RAM_inst.find_b_read_index, S_0xffd970;
    %muli 4, 0, 32;
    %addi 4, 0, 32;
    %cmp/s;
    %jmp/0xz T_106.3, 5;
    %load/vec4 v0xfffc20_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0xffe330, 4;
    %load/vec4 v0xffe980_0;
    %part/s 1;
    %ix/load 5, 0, 0;
    %load/vec4 v0xffe980_0;
    %load/vec4 v0xffeb60_0;
    %store/vec4 v0xffdb50_0, 0, 15;
    %callf/vec4 TD_FIFO36K.FIFO_RAM_inst.find_b_read_index, S_0xffd970;
    %muli 4, 0, 32;
    %sub;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xfff490_0, 4, 5;
    %load/vec4 v0xffe980_0;
    %addi 1, 0, 32;
    %store/vec4 v0xffe980_0, 0, 32;
    %jmp T_106.2;
T_106.3 ;
T_106.0 ;
    %jmp T_106;
    .thread T_106;
    .scope S_0xff6dc0;
T_107 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xfff070_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xfff3b0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xfff150_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xfff490_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10001c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfffea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1000100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfffde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1000040_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0xfffd00_0, 0, 10;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0xffff60_0, 0, 10;
    %end;
    .thread T_107, $init;
    .scope S_0xff6dc0;
T_108 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1001300_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x10013e0_0, 0, 32;
T_108.0 ;
    %load/vec4 v0x10013e0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_108.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x10014c0_0, 0, 32;
T_108.2 ;
    %load/vec4 v0x10014c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_108.3, 5;
    %pushi/vec4 0, 0, 32768;
    %load/vec4 v0x1001300_0;
    %part/s 1;
    %ix/getv/s 4, v0x10013e0_0;
    %flag_mov 8, 4;
    %ix/getv/s 5, v0x10014c0_0;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0xffefb0, 5, 6;
    %load/vec4 v0x1001300_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1001300_0, 0, 32;
    %load/vec4 v0x10014c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x10014c0_0, 0, 32;
    %jmp T_108.2;
T_108.3 ;
    %load/vec4 v0x10013e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x10013e0_0, 0, 32;
    %jmp T_108.0;
T_108.1 ;
    %end;
    .thread T_108;
    .scope S_0xff6dc0;
T_109 ;
    %wait E_0xc58fa0;
    %load/vec4 v0xfff730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.0, 8;
    %load/vec4 v0xffea60_0;
    %store/vec4 v0xffd790_0, 0, 15;
    %callf/vec4 TD_FIFO36K.FIFO_RAM_inst.find_a_write_index, S_0xffd560;
    %muli 32, 0, 32;
    %store/vec4 v0x10015a0_0, 0, 32;
T_109.2 ;
    %load/vec4 v0x10015a0_0;
    %load/vec4 v0xffea60_0;
    %store/vec4 v0xffd790_0, 0, 15;
    %callf/vec4 TD_FIFO36K.FIFO_RAM_inst.find_a_write_index, S_0xffd560;
    %muli 32, 0, 32;
    %addi 32, 0, 32;
    %cmp/s;
    %jmp/0xz T_109.3, 5;
    %load/vec4 v0xffec40_0;
    %load/vec4 v0x10015a0_0;
    %pushi/vec4 8, 0, 32;
    %div/s;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_109.4, 4;
    %load/vec4 v0xfff570_0;
    %load/vec4 v0x10015a0_0;
    %load/vec4 v0xffea60_0;
    %store/vec4 v0xffd790_0, 0, 15;
    %callf/vec4 TD_FIFO36K.FIFO_RAM_inst.find_a_write_index, S_0xffd560;
    %muli 32, 0, 32;
    %sub;
    %part/s 1;
    %load/vec4 v0xfffb40_0;
    %pad/u 12;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/getv/s 5, v0x10015a0_0;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0xffefb0, 5, 6;
T_109.4 ;
    %load/vec4 v0x10015a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x10015a0_0, 0, 32;
    %jmp T_109.2;
T_109.3 ;
    %load/vec4 v0xfffb40_0;
    %store/vec4 v0xfffd00_0, 0, 10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xfffea0_0, 0, 1;
    %load/vec4 v0x10001c0_0;
    %pad/u 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfffea0_0, 0, 1;
T_109.0 ;
    %jmp T_109;
    .thread T_109;
    .scope S_0xff6dc0;
T_110 ;
    %wait E_0xc58fa0;
    %load/vec4 v0xfff230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.0, 8;
    %load/vec4 v0xffea60_0;
    %store/vec4 v0xffd380_0, 0, 15;
    %callf/vec4 TD_FIFO36K.FIFO_RAM_inst.find_a_read_index, S_0xffd1a0;
    %muli 32, 0, 32;
    %store/vec4 v0x1001680_0, 0, 32;
T_110.2 ;
    %load/vec4 v0x1001680_0;
    %load/vec4 v0xffea60_0;
    %store/vec4 v0xffd380_0, 0, 15;
    %callf/vec4 TD_FIFO36K.FIFO_RAM_inst.find_a_read_index, S_0xffd1a0;
    %muli 32, 0, 32;
    %addi 32, 0, 32;
    %cmp/s;
    %jmp/0xz T_110.3, 5;
    %load/vec4 v0xfffb40_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0xffefb0, 4;
    %load/vec4 v0x1001680_0;
    %part/s 1;
    %ix/load 5, 0, 0;
    %load/vec4 v0x1001680_0;
    %load/vec4 v0xffea60_0;
    %store/vec4 v0xffd380_0, 0, 15;
    %callf/vec4 TD_FIFO36K.FIFO_RAM_inst.find_a_read_index, S_0xffd1a0;
    %muli 32, 0, 32;
    %sub;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xfff070_0, 4, 5;
    %load/vec4 v0x1001680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1001680_0, 0, 32;
    %jmp T_110.2;
T_110.3 ;
    %load/vec4 v0xfffb40_0;
    %store/vec4 v0xfffd00_0, 0, 10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xfffde0_0, 0, 1;
    %load/vec4 v0x10001c0_0;
    %pad/u 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfffde0_0, 0, 1;
T_110.0 ;
    %jmp T_110;
    .thread T_110;
    .scope S_0xff6dc0;
T_111 ;
    %wait E_0xc58ee0;
    %load/vec4 v0xfff7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.0, 8;
    %load/vec4 v0xffeb60_0;
    %store/vec4 v0xffdf10_0, 0, 15;
    %callf/vec4 TD_FIFO36K.FIFO_RAM_inst.find_b_write_index, S_0xffdd30;
    %muli 32, 0, 32;
    %store/vec4 v0xfff890_0, 0, 32;
T_111.2 ;
    %load/vec4 v0xfff890_0;
    %load/vec4 v0xffeb60_0;
    %store/vec4 v0xffdf10_0, 0, 15;
    %callf/vec4 TD_FIFO36K.FIFO_RAM_inst.find_b_write_index, S_0xffdd30;
    %muli 32, 0, 32;
    %addi 32, 0, 32;
    %cmp/s;
    %jmp/0xz T_111.3, 5;
    %load/vec4 v0xffed00_0;
    %load/vec4 v0xfff890_0;
    %pushi/vec4 8, 0, 32;
    %div/s;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_111.4, 4;
    %load/vec4 v0xfff650_0;
    %load/vec4 v0xfff890_0;
    %load/vec4 v0xffeb60_0;
    %store/vec4 v0xffdf10_0, 0, 15;
    %callf/vec4 TD_FIFO36K.FIFO_RAM_inst.find_b_write_index, S_0xffdd30;
    %muli 32, 0, 32;
    %sub;
    %part/s 1;
    %load/vec4 v0xfffc20_0;
    %pad/u 12;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/getv/s 5, v0xfff890_0;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0xffefb0, 5, 6;
T_111.4 ;
    %load/vec4 v0xfff890_0;
    %addi 1, 0, 32;
    %store/vec4 v0xfff890_0, 0, 32;
    %jmp T_111.2;
T_111.3 ;
    %load/vec4 v0xfffc20_0;
    %store/vec4 v0xffff60_0, 0, 10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1000100_0, 0, 1;
    %load/vec4 v0x10001c0_0;
    %pad/u 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1000100_0, 0, 1;
T_111.0 ;
    %jmp T_111;
    .thread T_111;
    .scope S_0xff6dc0;
T_112 ;
    %wait E_0xc58ee0;
    %load/vec4 v0xfff2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.0, 8;
    %load/vec4 v0xffeb60_0;
    %store/vec4 v0xffdb50_0, 0, 15;
    %callf/vec4 TD_FIFO36K.FIFO_RAM_inst.find_b_read_index, S_0xffd970;
    %muli 32, 0, 32;
    %store/vec4 v0x1001930_0, 0, 32;
T_112.2 ;
    %load/vec4 v0x1001930_0;
    %load/vec4 v0xffeb60_0;
    %store/vec4 v0xffdb50_0, 0, 15;
    %callf/vec4 TD_FIFO36K.FIFO_RAM_inst.find_b_read_index, S_0xffd970;
    %muli 32, 0, 32;
    %addi 32, 0, 32;
    %cmp/s;
    %jmp/0xz T_112.3, 5;
    %load/vec4 v0xfffc20_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0xffefb0, 4;
    %load/vec4 v0x1001930_0;
    %part/s 1;
    %ix/load 5, 0, 0;
    %load/vec4 v0x1001930_0;
    %load/vec4 v0xffeb60_0;
    %store/vec4 v0xffdb50_0, 0, 15;
    %callf/vec4 TD_FIFO36K.FIFO_RAM_inst.find_b_read_index, S_0xffd970;
    %muli 32, 0, 32;
    %sub;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xfff150_0, 4, 5;
    %load/vec4 v0x1001930_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1001930_0, 0, 32;
    %jmp T_112.2;
T_112.3 ;
    %load/vec4 v0xfffc20_0;
    %store/vec4 v0xffff60_0, 0, 10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1000040_0, 0, 1;
    %load/vec4 v0x10001c0_0;
    %pad/u 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1000040_0, 0, 1;
T_112.0 ;
    %jmp T_112;
    .thread T_112;
    .scope S_0xff6dc0;
T_113 ;
    %wait E_0xc58e20;
    %load/vec4 v0x1000100_0;
    %load/vec4 v0xfffd00_0;
    %load/vec4 v0xffff60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.0, 8;
    %vpi_call/w 13 225 "$display", "ERROR: Write collision occured on TDP_RAM36K instance %m at time %t where port A is writing to the same address, %h, as port B.\012       The write data may not be valid.", $realtime, v0xfffd00_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfffea0_0, 0, 1;
T_113.0 ;
    %load/vec4 v0x1000040_0;
    %load/vec4 v0xfffd00_0;
    %load/vec4 v0xffff60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.2, 8;
    %vpi_call/w 13 229 "$display", "ERROR: Memory collision occured on TDP_RAM36K instance %m at time %t where port A is writing to the same address, %h, as port B is reading.\012       The write data is valid but the read data is not.", $realtime, v0xffff60_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfffea0_0, 0, 1;
T_113.2 ;
    %jmp T_113;
    .thread T_113;
    .scope S_0xff6dc0;
T_114 ;
    %wait E_0xc58d60;
    %load/vec4 v0x1000100_0;
    %load/vec4 v0xfffd00_0;
    %load/vec4 v0xffff60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.0, 8;
    %vpi_call/w 13 236 "$display", "ERROR: Memory collision occured on TDP_RAM36K instance %m at time %t where port B is writing to the same address, %h, as port A is reading.\012       The write data is valid but the read data is not.", $realtime, v0xfffd00_0 {0 0 0};
T_114.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfffde0_0, 0, 1;
    %jmp T_114;
    .thread T_114;
    .scope S_0xff6dc0;
T_115 ;
    %wait E_0xc58ca0;
    %load/vec4 v0xfffea0_0;
    %load/vec4 v0xfffd00_0;
    %load/vec4 v0xffff60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.0, 8;
    %vpi_call/w 13 242 "$display", "ERROR: Write collision occured on TDP_RAM36K instance %m at time %t where port B is writing to the same address, %h, as port A.\012       The write data may not be valid.", $realtime, v0xffff60_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1000100_0, 0, 1;
T_115.0 ;
    %load/vec4 v0xfffde0_0;
    %load/vec4 v0xfffd00_0;
    %load/vec4 v0xffff60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.2, 8;
    %vpi_call/w 13 246 "$display", "ERROR: Memory collision occured on TDP_RAM36K instance %m at time %t where port B is writing to the same address, %h, as port A is reading.\012       The write data is valid but the read data is not.", $realtime, v0xffff60_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1000100_0, 0, 1;
T_115.2 ;
    %jmp T_115;
    .thread T_115;
    .scope S_0xff6dc0;
T_116 ;
    %wait E_0xbe0d30;
    %load/vec4 v0xfffea0_0;
    %load/vec4 v0xfffd00_0;
    %load/vec4 v0xffff60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.0, 8;
    %vpi_call/w 13 253 "$display", "ERROR: Memory collision occured on TDP_RAM36K instance %m at time %t where port A is writing to the same address, %h, as port B is reading.\012       The write data is valid but the read data is not.", $realtime, v0xffff60_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1000040_0, 0, 1;
T_116.0 ;
    %jmp T_116;
    .thread T_116;
    .scope S_0xff6dc0;
T_117 ;
    %vpi_call/w 13 347 "$timeformat", 32'sb11111111111111111111111111110111, 32'sb00000000000000000000000000000000, " ns", 32'sb00000000000000000000000000000101 {0 0 0};
    %end;
    .thread T_117;
    .scope S_0xff6dc0;
T_118 ;
    %end;
    .thread T_118;
    .scope S_0xf4d7a0;
T_119 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10022a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1002340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1002100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10021e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1002510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10025d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1002400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1002970_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x1002fe0_0, 0, 10;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x1002f00_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10030c0_0, 0, 1;
    %pushi/vec4 0, 0, 36;
    %store/vec4 v0x1003180_0, 0, 36;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1003260_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1003810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1003340_0, 0, 1;
    %end;
    .thread T_119, $init;
    .scope S_0xf4d7a0;
T_120 ;
    %pushi/vec4 2796723334, 0, 41;
    %concati/vec4 2426707612, 0, 32;
    %concati/vec4 5199187, 0, 23;
    %dup/vec4;
    %pushi/vec4 5462350, 0, 32; draw_string_vec4
    %pushi/vec4 1128813135, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1313822035, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_120.0, 6;
    %dup/vec4;
    %pushi/vec4 1095981390, 0, 32; draw_string_vec4
    %pushi/vec4 1128813135, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1313822035, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_120.1, 6;
    %vpi_call/w 12 214 "$display", "\012Error: FIFO36K instance %m has parameter FIFO_TYPE set to %s.  Valid values are SYNCHRONOUS, ASYNCHRONOUS\012", P_0xb7dea0 {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 12 215 "$stop" {0 0 0};
    %jmp T_120.3;
T_120.0 ;
    %jmp T_120.3;
T_120.1 ;
    %jmp T_120.3;
T_120.3 ;
    %pop/vec4 1;
    %end;
    .thread T_120;
    .scope S_0xf4cfa0;
T_121 ;
    %pushi/vec4 1313820229, 0, 64;
    %dup/vec4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1313820229, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_121.0, 6;
    %dup/vec4;
    %pushi/vec4 20565, 0, 32; draw_string_vec4
    %pushi/vec4 1280070992, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_121.1, 6;
    %dup/vec4;
    %pushi/vec4 1347767372, 0, 32; draw_string_vec4
    %pushi/vec4 1146050382, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_121.2, 6;
    %vpi_call/w 14 34 "$display", "\012Error: I_BUF instance %m has parameter WEAK_KEEPER set to %s.  Valid values are NONE, PULLUP, PULLDOWN\012", P_0xf64370 {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 14 35 "$stop" {0 0 0};
    %jmp T_121.4;
T_121.0 ;
    %jmp T_121.4;
T_121.1 ;
    %jmp T_121.4;
T_121.2 ;
    %jmp T_121.4;
T_121.4 ;
    %pop/vec4 1;
    %end;
    .thread T_121;
    .scope S_0xf4c7c0;
T_122 ;
    %wait E_0xcae280;
    %load/vec4 v0x10040a0_0;
    %load/vec4 v0x1003fe0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1003f00_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 6, 3;
    %cmp/z;
    %jmp/1 T_122.0, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/z;
    %jmp/1 T_122.1, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/z;
    %jmp/1 T_122.2, 4;
    %jmp T_122.4;
T_122.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1004170_0, 0, 1;
    %jmp T_122.4;
T_122.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1004170_0, 0, 1;
    %jmp T_122.4;
T_122.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1004170_0, 0, 1;
    %jmp T_122.4;
T_122.4 ;
    %pop/vec4 1;
    %jmp T_122;
    .thread T_122, $push;
    .scope S_0xf4c7c0;
T_123 ;
    %pushi/vec4 1313820229, 0, 64;
    %dup/vec4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1313820229, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_123.0, 6;
    %dup/vec4;
    %pushi/vec4 20565, 0, 32; draw_string_vec4
    %pushi/vec4 1280070992, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_123.1, 6;
    %dup/vec4;
    %pushi/vec4 1347767372, 0, 32; draw_string_vec4
    %pushi/vec4 1146050382, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_123.2, 6;
    %vpi_call/w 15 45 "$display", "\012Error: I_BUF_DS instance %m has parameter WEAK_KEEPER set to %s.  Valid values are NONE, PULLUP, PULLDOWN\012", P_0xf66830 {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 15 46 "$stop" {0 0 0};
    %jmp T_123.4;
T_123.0 ;
    %jmp T_123.4;
T_123.1 ;
    %jmp T_123.4;
T_123.2 ;
    %jmp T_123.4;
T_123.4 ;
    %pop/vec4 1;
    %end;
    .thread T_123;
    .scope S_0xf49320;
T_124 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1004580_0, 0, 2;
    %end;
    .thread T_124, $init;
    .scope S_0xf49320;
T_125 ;
    %wait E_0xc2c0a0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1004580_0, 0;
    %jmp T_125;
    .thread T_125;
    .scope S_0xf49320;
T_126 ;
    %wait E_0xc2bfe0;
    %load/vec4 v0x1004660_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1004580_0, 0;
    %jmp T_126.1;
T_126.0 ;
    %load/vec4 v0x10044e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.2, 8;
    %load/vec4 v0x1004340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.4, 8;
    %load/vec4 v0x1004420_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1004580_0, 4, 5;
    %jmp T_126.5;
T_126.4 ;
    %load/vec4 v0x1004420_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1004580_0, 4, 5;
T_126.5 ;
T_126.2 ;
T_126.1 ;
    %jmp T_126;
    .thread T_126, $push;
    .scope S_0xf4a8e0;
T_127 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x1005880_0, 0, 6;
    %end;
    .thread T_127, $init;
    .scope S_0xf4a8e0;
T_128 ;
    %wait E_0xc2c160;
    %load/vec4 v0x1004a40_0;
    %assign/vec4 v0x1005660_0, 0;
    %load/vec4 v0x1005660_0;
    %assign/vec4 v0x1005700_0, 0;
    %load/vec4 v0x10048e0_0;
    %assign/vec4 v0x1005330_0, 0;
    %load/vec4 v0x1005330_0;
    %assign/vec4 v0x10053f0_0, 0;
    %jmp T_128;
    .thread T_128;
    .scope S_0xf4a8e0;
T_129 ;
    %wait E_0xc2c160;
    %load/vec4 v0x10057c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_129.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1005880_0, 0;
    %jmp T_129.1;
T_129.0 ;
    %load/vec4 v0x10054b0_0;
    %load/vec4 v0x10049a0_0;
    %and;
    %load/vec4 v0x1005880_0;
    %pad/u 32;
    %pushi/vec4 63, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_129.2, 8;
    %load/vec4 v0x1005880_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x1005880_0, 0;
    %jmp T_129.3;
T_129.2 ;
    %load/vec4 v0x10054b0_0;
    %load/vec4 v0x10049a0_0;
    %nor/r;
    %and;
    %load/vec4 v0x1005880_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_129.4, 8;
    %load/vec4 v0x1005880_0;
    %subi 1, 0, 6;
    %assign/vec4 v0x1005880_0, 0;
T_129.4 ;
T_129.3 ;
T_129.1 ;
    %jmp T_129;
    .thread T_129;
    .scope S_0xf4a8e0;
T_130 ;
    %end;
    .thread T_130;
    .scope S_0xea9040;
T_131 ;
    %end;
    .thread T_131;
    .scope S_0xe9ffe0;
T_132 ;
    %pushi/vec4 1313820229, 0, 64;
    %dup/vec4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1313820229, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_132.0, 6;
    %dup/vec4;
    %pushi/vec4 20565, 0, 32; draw_string_vec4
    %pushi/vec4 1280070992, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_132.1, 6;
    %dup/vec4;
    %pushi/vec4 1347767372, 0, 32; draw_string_vec4
    %pushi/vec4 1146050382, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_132.2, 6;
    %vpi_call/w 25 34 "$display", "\012Error: O_BUFT instance %m has parameter WEAK_KEEPER set to %s.  Valid values are NONE, PULLUP, PULLDOWN\012", P_0xefe3b0 {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 25 35 "$stop" {0 0 0};
    %jmp T_132.4;
T_132.0 ;
    %jmp T_132.4;
T_132.1 ;
    %jmp T_132.4;
T_132.2 ;
    %jmp T_132.4;
T_132.4 ;
    %pop/vec4 1;
    %end;
    .thread T_132;
    .scope S_0xe87ab0;
T_133 ;
    %pushi/vec4 1313820229, 0, 64;
    %dup/vec4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1313820229, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_133.0, 6;
    %dup/vec4;
    %pushi/vec4 20565, 0, 32; draw_string_vec4
    %pushi/vec4 1280070992, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_133.1, 6;
    %dup/vec4;
    %pushi/vec4 1347767372, 0, 32; draw_string_vec4
    %pushi/vec4 1146050382, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_133.2, 6;
    %vpi_call/w 26 38 "$display", "\012Error: O_BUFT_DS instance %m has parameter WEAK_KEEPER set to %s.  Valid values are NONE, PULLUP, PULLDOWN\012", P_0xebf550 {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 26 39 "$stop" {0 0 0};
    %jmp T_133.4;
T_133.0 ;
    %jmp T_133.4;
T_133.1 ;
    %jmp T_133.4;
T_133.2 ;
    %jmp T_133.4;
T_133.4 ;
    %pop/vec4 1;
    %end;
    .thread T_133;
    .scope S_0xe67490;
T_134 ;
    %end;
    .thread T_134;
    .scope S_0xe670b0;
T_135 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1008240_0, 0, 1;
    %end;
    .thread T_135, $init;
    .scope S_0xe670b0;
T_136 ;
    %wait E_0xc2c410;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1008240_0, 0;
    %jmp T_136;
    .thread T_136;
    .scope S_0xe670b0;
T_137 ;
    %wait E_0xe64070;
    %load/vec4 v0x1008300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1008240_0, 0;
    %jmp T_137.1;
T_137.0 ;
    %load/vec4 v0x1008170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.2, 8;
    %load/vec4 v0x1007fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.4, 8;
    %load/vec4 v0x1008090_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x1008240_0, 0;
    %jmp T_137.5;
T_137.4 ;
    %load/vec4 v0x1008090_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x1008240_0, 0;
T_137.5 ;
T_137.2 ;
T_137.1 ;
    %jmp T_137;
    .thread T_137, $push;
    .scope S_0xd21a80;
T_138 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x10095b0_0, 0, 6;
    %end;
    .thread T_138, $init;
    .scope S_0xd21a80;
T_139 ;
    %wait E_0xc2c3a0;
    %load/vec4 v0x10086e0_0;
    %assign/vec4 v0x1009390_0, 0;
    %load/vec4 v0x1009390_0;
    %assign/vec4 v0x1009430_0, 0;
    %load/vec4 v0x1008580_0;
    %assign/vec4 v0x1009060_0, 0;
    %load/vec4 v0x1009060_0;
    %assign/vec4 v0x1009120_0, 0;
    %jmp T_139;
    .thread T_139;
    .scope S_0xd21a80;
T_140 ;
    %wait E_0xc2c3a0;
    %load/vec4 v0x10094f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x10095b0_0, 0;
    %jmp T_140.1;
T_140.0 ;
    %load/vec4 v0x10091e0_0;
    %load/vec4 v0x1008640_0;
    %and;
    %load/vec4 v0x10095b0_0;
    %pad/u 32;
    %pushi/vec4 63, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.2, 8;
    %load/vec4 v0x10095b0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x10095b0_0, 0;
    %jmp T_140.3;
T_140.2 ;
    %load/vec4 v0x10091e0_0;
    %load/vec4 v0x1008640_0;
    %nor/r;
    %and;
    %load/vec4 v0x10095b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.4, 8;
    %load/vec4 v0x10095b0_0;
    %subi 1, 0, 6;
    %assign/vec4 v0x10095b0_0, 0;
T_140.4 ;
T_140.3 ;
T_140.1 ;
    %jmp T_140;
    .thread T_140;
    .scope S_0xd21a80;
T_141 ;
    %end;
    .thread T_141;
    .scope S_0x10097d0;
T_142 ;
    %wait E_0xd4ad40;
    %load/vec4 v0x100b450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x100b1d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x100b6b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x100b370_0, 0;
    %fork t_1, S_0x1009b90;
    %jmp t_0;
    .scope S_0x1009b90;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1009d90_0, 0, 32;
T_142.2 ;
    %load/vec4 v0x1009d90_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_142.3, 5;
    %pushi/vec4 0, 0, 5;
    %ix/getv/s 3, v0x1009d90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x100af70, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1009d90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1009d90_0, 0, 32;
    %jmp T_142.2;
T_142.3 ;
    %end;
    .scope S_0x10097d0;
t_0 %join;
    %jmp T_142.1;
T_142.0 ;
    %load/vec4 v0x100b5f0_0;
    %load/vec4 v0x100b030_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.4, 8;
    %load/vec4 v0x100b510_0;
    %load/vec4 v0x100b6b0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x100af70, 0, 4;
    %load/vec4 v0x100b6b0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x100b6b0_0, 0;
T_142.4 ;
    %load/vec4 v0x100b2b0_0;
    %load/vec4 v0x100aeb0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.6, 8;
    %load/vec4 v0x100b370_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x100af70, 4;
    %assign/vec4 v0x100b1d0_0, 0;
    %load/vec4 v0x100b370_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x100b370_0, 0;
T_142.6 ;
T_142.1 ;
    %jmp T_142;
    .thread T_142;
    .scope S_0xf66300;
T_143 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x100c1b0_0, 0, 1;
    %end;
    .thread T_143, $init;
    .scope S_0xf66300;
T_144 ;
    %wait E_0xc73870;
    %load/vec4 v0x100c040_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x100cae0_0, 0;
    %jmp T_144.1;
T_144.0 ;
    %load/vec4 v0x100bec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.2, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x100cae0_0, 0;
    %jmp T_144.3;
T_144.2 ;
    %load/vec4 v0x100bec0_0;
    %load/vec4 v0x100cae0_0;
    %pad/u 32;
    %cmpi/u 255, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.4, 8;
    %load/vec4 v0x100cae0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x100cae0_0, 0;
T_144.4 ;
T_144.3 ;
T_144.1 ;
    %jmp T_144;
    .thread T_144;
    .scope S_0xf66300;
T_145 ;
    %wait E_0xc73870;
    %load/vec4 v0x100c040_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x100c1b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x100c250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x100cc80_0, 0;
    %jmp T_145.1;
T_145.0 ;
    %load/vec4 v0x100c250_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_145.2, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x100c250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x100cc80_0, 0;
    %jmp T_145.3;
T_145.2 ;
    %load/vec4 v0x100cae0_0;
    %pad/u 32;
    %cmpi/u 255, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_145.4, 5;
    %load/vec4 v0x100c250_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x100c250_0, 0;
    %load/vec4 v0x100c250_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_145.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_145.7, 8;
T_145.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_145.7, 8;
 ; End of false expr.
    %blend;
T_145.7;
    %assign/vec4 v0x100c1b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x100cc80_0, 0;
T_145.4 ;
T_145.3 ;
T_145.1 ;
    %jmp T_145;
    .thread T_145;
    .scope S_0xf66300;
T_146 ;
    %wait E_0xc73870;
    %load/vec4 v0x100c040_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_146.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x100c4d0_0, 0;
    %jmp T_146.1;
T_146.0 ;
    %load/vec4 v0x100b8b0_0;
    %load/vec4 v0x100c1b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_146.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x100c4d0_0, 0;
    %jmp T_146.3;
T_146.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x100c4d0_0, 0;
T_146.3 ;
T_146.1 ;
    %jmp T_146;
    .thread T_146;
    .scope S_0xf66300;
T_147 ;
    %wait E_0xd4ad40;
    %load/vec4 v0x100c040_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x100cbc0_0, 0;
    %jmp T_147.1;
T_147.0 ;
    %load/vec4 v0x100c0e0_0;
    %assign/vec4 v0x100cbc0_0, 0;
T_147.1 ;
    %jmp T_147;
    .thread T_147;
    .scope S_0xf66300;
T_148 ;
    %wait E_0xc73870;
    %load/vec4 v0x100c040_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_148.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x100c8b0_0, 0;
    %jmp T_148.1;
T_148.0 ;
    %load/vec4 v0x100c720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_148.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x100c8b0_0, 0;
    %jmp T_148.3;
T_148.2 ;
    %load/vec4 v0x100c0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_148.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x100c8b0_0, 0;
T_148.4 ;
T_148.3 ;
T_148.1 ;
    %jmp T_148;
    .thread T_148;
    .scope S_0xf66300;
T_149 ;
    %wait E_0xc73870;
    %load/vec4 v0x100c040_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_149.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x100c310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x100c980_0, 0;
    %jmp T_149.1;
T_149.0 ;
    %load/vec4 v0x100cd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_149.2, 8;
    %load/vec4 v0x100c7f0_0;
    %assign/vec4 v0x100c310_0, 0;
    %load/vec4 v0x100c680_0;
    %assign/vec4 v0x100c980_0, 0;
T_149.2 ;
T_149.1 ;
    %jmp T_149;
    .thread T_149;
    .scope S_0xf66300;
T_150 ;
    %wait E_0xc73870;
    %load/vec4 v0x100c040_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x100c3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x100ca20_0, 0;
    %jmp T_150.1;
T_150.0 ;
    %load/vec4 v0x100cd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.2, 8;
    %load/vec4 v0x100c980_0;
    %assign/vec4 v0x100ca20_0, 0;
    %load/vec4 v0x100c310_0;
    %assign/vec4 v0x100c3f0_0, 0;
    %jmp T_150.3;
T_150.2 ;
    %load/vec4 v0x100c3f0_0;
    %parti/s 3, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x100c3f0_0, 0;
T_150.3 ;
T_150.1 ;
    %jmp T_150;
    .thread T_150;
    .scope S_0xf66300;
T_151 ;
    %wait E_0xc570d0;
    %jmp T_151;
    .thread T_151;
    .scope S_0xf66300;
T_152 ;
    %pushi/vec4 5456978, 0, 24; draw_string_vec4
    %dup/vec4;
    %pushi/vec4 5456978, 0, 24; draw_string_vec4
    %cmp/u;
    %jmp/1 T_152.0, 6;
    %dup/vec4;
    %pushi/vec4 4473938, 0, 24; draw_string_vec4
    %cmp/u;
    %jmp/1 T_152.1, 6;
    %vpi_call/w 30 248 "$display", "\012Error: O_SERDES instance %m has parameter DATA_RATE set to %s.  Valid values are SDR, DDR\012", P_0xbadf90 {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 30 249 "$stop" {0 0 0};
    %jmp T_152.3;
T_152.0 ;
    %jmp T_152.3;
T_152.1 ;
    %jmp T_152.3;
T_152.3 ;
    %pop/vec4 1;
    %end;
    .thread T_152;
    .scope S_0xf66950;
T_153 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x100d120_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x100d430_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x100d370_0, 0, 1;
    %end;
    .thread T_153, $init;
    .scope S_0xf66950;
T_154 ;
    %load/vec4 v0x100d370_0;
    %nor/r;
    %load/vec4 v0x100d2b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.0, 8;
    %wait E_0xbf22d0;
    %vpi_func/r 31 32 "$realtime" {0 0 0};
    %cvt/vr 64;
    %store/vec4 v0x100d430_0, 0, 64;
    %wait E_0xbf22d0;
    %vpi_func/r 31 34 "$realtime" {0 0 0};
    %load/vec4 v0x100d430_0;
    %cvt/rv;
    %sub/wr;
    %cvt/vr 64;
    %store/vec4 v0x100d430_0, 0, 64;
    %load/vec4 v0x100d430_0;
    %cvt/rv;
    %pushi/real 1073741824, 4066; load=1.00000
    %mul/wr;
    %pushi/real 1073741824, 4067; load=2.00000
    %mul/wr;
    %cvt/vr 64;
    %store/vec4 v0x100d430_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x100d370_0, 0, 1;
    %pushi/vec4 254, 0, 32;
T_154.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_154.3, 5;
    %jmp/1 T_154.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xbf22d0;
    %jmp T_154.2;
T_154.3 ;
    %pop/vec4 1;
    %load/vec4 v0x100d430_0;
    %cvt/rv;
    %pushi/real 0, 4065; load=0.00000
    %mul/wr;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %jmp T_154.1;
T_154.0 ;
    %load/vec4 v0x100d2b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x100d370_0, 0, 1;
    %wait E_0xbf2340;
    %jmp T_154.5;
T_154.4 ;
    %load/vec4 v0x100d040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.6, 8;
    %load/vec4 v0x100d430_0;
    %cvt/rv;
    %pushi/real 1073741824, 4067; load=2.00000
    %div/wr;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x100d120_0;
    %inv;
    %store/vec4 v0x100d120_0, 0, 1;
    %jmp T_154.7;
T_154.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x100d120_0, 0, 1;
    %wait E_0xfef9f0;
T_154.7 ;
T_154.5 ;
T_154.1 ;
    %jmp T_154;
    .thread T_154;
    .scope S_0xf66950;
T_155 ;
    %pushi/vec4 5456978, 0, 24; draw_string_vec4
    %dup/vec4;
    %pushi/vec4 5456978, 0, 24; draw_string_vec4
    %cmp/u;
    %jmp/1 T_155.0, 6;
    %dup/vec4;
    %pushi/vec4 4473938, 0, 24; draw_string_vec4
    %cmp/u;
    %jmp/1 T_155.1, 6;
    %vpi_call/w 31 56 "$display", "\012Error: O_SERDES_CLK instance %m has parameter DATA_RATE set to %s.  Valid values are SDR, DDR\012", P_0xe9ee40 {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 31 57 "$stop" {0 0 0};
    %jmp T_155.3;
T_155.0 ;
    %jmp T_155.3;
T_155.1 ;
    %jmp T_155.3;
T_155.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_155.4, 6;
    %dup/vec4;
    %pushi/vec4 90, 0, 32;
    %cmp/u;
    %jmp/1 T_155.5, 6;
    %dup/vec4;
    %pushi/vec4 180, 0, 32;
    %cmp/u;
    %jmp/1 T_155.6, 6;
    %dup/vec4;
    %pushi/vec4 270, 0, 32;
    %cmp/u;
    %jmp/1 T_155.7, 6;
    %vpi_call/w 31 66 "$display", "\012Error: O_SERDES_CLK instance %m has parameter CLOCK_PHASE set to %s.  Valid values are 0, 90, 180, 270\012", P_0xe9ee00 {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 31 67 "$stop" {0 0 0};
    %jmp T_155.9;
T_155.4 ;
    %jmp T_155.9;
T_155.5 ;
    %jmp T_155.9;
T_155.6 ;
    %jmp T_155.9;
T_155.7 ;
    %jmp T_155.9;
T_155.9 ;
    %pop/vec4 1;
    %end;
    .thread T_155;
    .scope S_0xf67200;
T_156 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x100d7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x100d8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x100d940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x100da00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x100dc90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x100db10_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x100de30_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x100e270_0, 0, 64;
    %pushi/vec4 1250, 0, 64;
    %store/vec4 v0x100e680_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x100e350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x100e410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x100dff0_0, 0, 1;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x100e5c0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x100e0b0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x100dd50_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x100e190_0, 0, 4;
    %end;
    .thread T_156, $init;
    .scope S_0xf67200;
T_157 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x100db10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x100e350_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x100de30_0, 0, 64;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x100dd50_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x100e190_0, 0, 4;
    %pushi/vec4 1250, 0, 64;
    %store/vec4 v0x100e680_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x100e410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x100dff0_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x100e0b0_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x100e5c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x100dc90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x100d7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x100d8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x100d940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x100da00_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0x100dbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x100e350_0, 0, 1;
    %wait E_0xff7a90;
    %jmp T_157.1;
T_157.0 ;
    %wait E_0xff7c10;
T_157.1 ;
    %jmp T_157;
    .thread T_157;
    .scope S_0xf67200;
T_158 ;
    %wait E_0xff7b50;
    %pushi/vec4 9, 0, 32;
T_158.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_158.1, 5;
    %jmp/1 T_158.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xff76d0;
    %jmp T_158.0;
T_158.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x100e410_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_158.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_158.3, 5;
    %jmp/1 T_158.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xff79d0;
    %jmp T_158.2;
T_158.3 ;
    %pop/vec4 1;
    %wait E_0xff76d0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x100dff0_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_158.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_158.5, 5;
    %jmp/1 T_158.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xff7910;
    %jmp T_158.4;
T_158.5 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x100db10_0, 0, 1;
    %jmp T_158;
    .thread T_158;
    .scope S_0xf67200;
T_159 ;
    %load/vec4 v0x100e410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_159.0, 8;
    %load/vec4 v0x100e5c0_0;
    %cmpi/e 32, 0, 32;
    %jmp/0xz  T_159.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x100dc90_0, 0, 1;
    %wait E_0xff76d0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x100e5c0_0, 0, 32;
    %jmp T_159.3;
T_159.2 ;
    %load/vec4 v0x100dc90_0;
    %inv;
    %store/vec4 v0x100dc90_0, 0, 1;
    %load/vec4 v0x100e680_0;
    %pushi/vec4 2, 0, 64;
    %div;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x100e5c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x100e5c0_0, 0, 32;
T_159.3 ;
    %jmp T_159.1;
T_159.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x100dc90_0, 0, 1;
    %wait E_0xff76d0;
T_159.1 ;
    %jmp T_159;
    .thread T_159;
    .scope S_0xf67200;
T_160 ;
    %wait E_0xff79d0;
    %load/vec4 v0x100dff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_160.0, 8;
    %load/vec4 v0x100d7e0_0;
    %inv;
    %store/vec4 v0x100d7e0_0, 0, 1;
    %jmp T_160.1;
T_160.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x100d7e0_0, 0, 1;
T_160.1 ;
    %jmp T_160;
    .thread T_160;
    .scope S_0xf67200;
T_161 ;
    %wait E_0xff7910;
    %load/vec4 v0x100d8a0_0;
    %inv;
    %store/vec4 v0x100d8a0_0, 0, 1;
    %jmp T_161;
    .thread T_161;
    .scope S_0xf67200;
T_162 ;
    %wait E_0xff7850;
    %load/vec4 v0x100e0b0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_162.0, 4;
    %load/vec4 v0x100d940_0;
    %inv;
    %store/vec4 v0x100d940_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x100e0b0_0, 0, 32;
    %jmp T_162.1;
T_162.0 ;
    %load/vec4 v0x100e0b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x100e0b0_0, 0, 32;
T_162.1 ;
    %jmp T_162;
    .thread T_162, $push;
    .scope S_0xf67200;
T_163 ;
    %wait E_0xff7790;
    %load/vec4 v0x100da00_0;
    %inv;
    %store/vec4 v0x100da00_0, 0, 1;
    %jmp T_163;
    .thread T_163;
    .scope S_0xf67200;
T_164 ;
    %wait E_0xff76d0;
    %load/vec4 v0x100e350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.0, 8;
    %vpi_func/r 32 126 "$realtime" {0 0 0};
    %cvt/vr 64;
    %store/vec4 v0x100df10_0, 0, 64;
    %load/vec4 v0x100db10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.2, 8;
    %load/vec4 v0x100dd50_0;
    %addi 1, 0, 4;
    %store/vec4 v0x100dd50_0, 0, 4;
T_164.2 ;
    %wait E_0xff76d0;
    %load/vec4 v0x100de30_0;
    %cmpi/e 0, 0, 64;
    %jmp/0xz  T_164.4, 4;
    %vpi_func/r 32 132 "$realtime" {0 0 0};
    %load/vec4 v0x100df10_0;
    %cvt/rv;
    %sub/wr;
    %cvt/vr 64;
    %store/vec4 v0x100e270_0, 0, 64;
    %jmp T_164.5;
T_164.4 ;
    %load/vec4 v0x100de30_0;
    %store/vec4 v0x100e270_0, 0, 64;
T_164.5 ;
    %vpi_func/r 32 136 "$realtime" {0 0 0};
    %load/vec4 v0x100df10_0;
    %cvt/rv;
    %sub/wr;
    %cvt/vr 64;
    %store/vec4 v0x100de30_0, 0, 64;
    %load/vec4 v0x100de30_0;
    %muli 1, 0, 64;
    %muli 1, 0, 64;
    %pushi/vec4 16, 0, 64;
    %div;
    %store/vec4 v0x100e680_0, 0, 64;
    %vpi_func/r 32 138 "$realtime" {0 0 0};
    %cvt/vr 64;
    %store/vec4 v0x100df10_0, 0, 64;
    %load/vec4 v0x100db10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.6, 8;
    %load/vec4 v0x100dd50_0;
    %addi 1, 0, 4;
    %store/vec4 v0x100dd50_0, 0, 4;
T_164.6 ;
    %load/vec4 v0x100de30_0;
    %cmpi/u 2000, 0, 64;
    %jmp/0xz  T_164.8, 5;
    %vpi_call/w 32 142 "$display", "Warning at time %t: PLL instance %m input clock, CLK_IN, is too fast.", $realtime {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x100db10_0, 0, 1;
T_164.8 ;
    %load/vec4 v0x100de30_0;
    %cmpi/u 125000, 0, 64;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_164.10, 5;
    %vpi_call/w 32 146 "$display", "Warning at time %t: PLL instance %m input clock, CLK_IN, is too slow.", $realtime {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x100db10_0, 0, 1;
T_164.10 ;
    %load/vec4 v0x100db10_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x100e270_0;
    %cvt/rv;
    %pushi/real 1127428915, 4066; load=1.05000
    %pushi/real 838861, 4044; load=1.05000
    %add/wr;
    %mul/wr;
    %load/vec4 v0x100de30_0;
    %cvt/rv;
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x100de30_0;
    %cvt/rv;
    %load/vec4 v0x100e270_0;
    %cvt/rv;
    %pushi/real 2040109465, 4065; load=0.950000
    %pushi/real 2516582, 4043; load=0.950000
    %add/wr;
    %mul/wr;
    %cmp/wr;
    %flag_or 5, 8;
    %jmp/0xz  T_164.12, 5;
    %vpi_call/w 32 150 "$display", "Warning at time %t: PLL instance %m input clock, CLK_IN, changed frequency and lost lock.", $realtime {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x100db10_0, 0, 1;
T_164.12 ;
T_164.0 ;
    %jmp T_164;
    .thread T_164;
    .scope S_0xf67200;
T_165 ;
    %load/vec4 v0x100db10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_165.0, 8;
    %load/vec4 v0x100de30_0;
    %muli 5, 0, 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x100dd50_0;
    %load/vec4 v0x100e190_0;
    %cmp/e;
    %jmp/0xz  T_165.2, 4;
    %vpi_call/w 32 160 "$display", "Warning at time %t: PLL instance %m input clock, CLK_IN, has stopped.", $realtime {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x100db10_0, 0, 1;
    %jmp T_165.3;
T_165.2 ;
    %load/vec4 v0x100dd50_0;
    %store/vec4 v0x100e190_0, 0, 4;
T_165.3 ;
    %load/vec4 v0x100e680_0;
    %cmpi/u 312, 0, 64;
    %jmp/0xz  T_165.4, 5;
    %vpi_call/w 32 165 "$display", "\012Error at time %t: PLL instance %m VCO clock period %0d ps violates minimum period.\012Must be greater than %0d ps.\012Try increasing PLL_DIV or decreasing PLL_MULT values.\012", $realtime, v0x100e680_0, P_0xcb5b50 {0 0 0};
    %vpi_call/w 32 166 "$stop" {0 0 0};
    %jmp T_165.5;
T_165.4 ;
    %load/vec4 v0x100e680_0;
    %cmpi/u 1250, 0, 64;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_165.6, 5;
    %vpi_call/w 32 168 "$display", "\012Error at time %t: PLL instance %m VCO clock period %0d ps violates maximum period.\012Must be less than %0d ps.\012Try increasing PLL_MULT or decreasing PLL_DIV values.\012", $realtime, v0x100e680_0, P_0xcb5b90 {0 0 0};
    %vpi_call/w 32 169 "$stop" {0 0 0};
T_165.6 ;
T_165.5 ;
    %jmp T_165.1;
T_165.0 ;
    %wait E_0xff7610;
T_165.1 ;
    %jmp T_165;
    .thread T_165;
    .scope S_0xf67200;
T_166 ;
    %pushi/vec4 1178684499, 0, 32; draw_string_vec4
    %pushi/vec4 69, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %dup/vec4;
    %pushi/vec4 5526101, 0, 32; draw_string_vec4
    %pushi/vec4 69, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_166.0, 6;
    %dup/vec4;
    %pushi/vec4 1178684499, 0, 32; draw_string_vec4
    %pushi/vec4 69, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_166.1, 6;
    %vpi_call/w 32 179 "$display", "\012Error: PLL instance %m has parameter DIVIDE_CLK_IN_BY_2 set to %s.  Valid values are TRUE, FALSE\012", P_0xcb5990 {0 0 0};
    %delay 1, 0;
    %vpi_call/w 32 180 "$stop" {0 0 0};
    %jmp T_166.3;
T_166.0 ;
    %jmp T_166.3;
T_166.1 ;
    %jmp T_166.3;
T_166.3 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 32;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_166.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_166.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_166.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_166.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 32;
    %cmp/u;
    %jmp/1 T_166.8, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 32;
    %cmp/u;
    %jmp/1 T_166.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 32;
    %cmp/u;
    %jmp/1 T_166.10, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 32;
    %cmp/u;
    %jmp/1 T_166.11, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 32;
    %cmp/u;
    %jmp/1 T_166.12, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 32;
    %cmp/u;
    %jmp/1 T_166.13, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 32;
    %cmp/u;
    %jmp/1 T_166.14, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 32;
    %cmp/u;
    %jmp/1 T_166.15, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 32;
    %cmp/u;
    %jmp/1 T_166.16, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 32;
    %cmp/u;
    %jmp/1 T_166.17, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 32;
    %cmp/u;
    %jmp/1 T_166.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 32;
    %cmp/u;
    %jmp/1 T_166.19, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 32;
    %cmp/u;
    %jmp/1 T_166.20, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 32;
    %cmp/u;
    %jmp/1 T_166.21, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 32;
    %cmp/u;
    %jmp/1 T_166.22, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 32;
    %cmp/u;
    %jmp/1 T_166.23, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 32;
    %cmp/u;
    %jmp/1 T_166.24, 6;
    %dup/vec4;
    %pushi/vec4 70, 0, 32;
    %cmp/u;
    %jmp/1 T_166.25, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 32;
    %cmp/u;
    %jmp/1 T_166.26, 6;
    %dup/vec4;
    %pushi/vec4 84, 0, 32;
    %cmp/u;
    %jmp/1 T_166.27, 6;
    %dup/vec4;
    %pushi/vec4 98, 0, 32;
    %cmp/u;
    %jmp/1 T_166.28, 6;
    %vpi_call/w 32 220 "$display", "\012Error: PLL instance %m has parameter PLL_POST_DIV set to %s.  Valid values are 2, 4, 6, 8, 10, 12, 14, 16, 18, 20, 24, 28, 30, 32, 36, 40, 42, 48, 50, 56, 60, 70, 72, 84, 98\012", P_0xcb5a50 {0 0 0};
    %delay 1, 0;
    %vpi_call/w 32 221 "$stop" {0 0 0};
    %jmp T_166.30;
T_166.4 ;
    %jmp T_166.30;
T_166.5 ;
    %jmp T_166.30;
T_166.6 ;
    %jmp T_166.30;
T_166.7 ;
    %jmp T_166.30;
T_166.8 ;
    %jmp T_166.30;
T_166.9 ;
    %jmp T_166.30;
T_166.10 ;
    %jmp T_166.30;
T_166.11 ;
    %jmp T_166.30;
T_166.12 ;
    %jmp T_166.30;
T_166.13 ;
    %jmp T_166.30;
T_166.14 ;
    %jmp T_166.30;
T_166.15 ;
    %jmp T_166.30;
T_166.16 ;
    %jmp T_166.30;
T_166.17 ;
    %jmp T_166.30;
T_166.18 ;
    %jmp T_166.30;
T_166.19 ;
    %jmp T_166.30;
T_166.20 ;
    %jmp T_166.30;
T_166.21 ;
    %jmp T_166.30;
T_166.22 ;
    %jmp T_166.30;
T_166.23 ;
    %jmp T_166.30;
T_166.24 ;
    %jmp T_166.30;
T_166.25 ;
    %jmp T_166.30;
T_166.26 ;
    %jmp T_166.30;
T_166.27 ;
    %jmp T_166.30;
T_166.28 ;
    %jmp T_166.30;
T_166.30 ;
    %pop/vec4 1;
    %end;
    .thread T_166;
    .scope S_0xf67ba0;
T_167 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x100ea00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x100eb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x100ec20_0, 0, 1;
    %end;
    .thread T_167, $init;
    .scope S_0x100fcf0;
T_168 ;
    %vpi_call/w 36 12 "$readmemh", "memory_test.mem", v0x1010540 {0 0 0};
    %end;
    .thread T_168;
    .scope S_0x100fcf0;
T_169 ;
    %wait E_0xff7fb0;
    %load/vec4 v0x10100a0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x1010540, 4;
    %assign/vec4 v0x1010330_0, 0;
    %load/vec4 v0x1010180_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x1010540, 4;
    %assign/vec4 v0x1010410_0, 0;
    %jmp T_169;
    .thread T_169;
    .scope S_0x101b020;
T_170 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x101b2e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x101b3c0_0, 0, 32;
T_170.0 ;
    %load/vec4 v0x101b3c0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_170.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x101b480_0, 0, 32;
T_170.2 ;
    %load/vec4 v0x101b480_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_170.3, 5;
    %pushi/vec4 2863311530, 0, 33;
    %concati/vec4 2863311530, 0, 32;
    %concati/vec4 2863311530, 0, 32;
    %concati/vec4 2863311530, 0, 32;
    %concati/vec4 2863311530, 0, 32;
    %concati/vec4 2863311530, 0, 32;
    %concati/vec4 2863311530, 0, 32;
    %concati/vec4 2863311530, 0, 32;
    %concati/vec4 2863310848, 0, 32;
    %concati/vec4 2863311530, 0, 138;
    %concati/vec4 2863311530, 0, 32;
    %concati/vec4 2863311530, 0, 32;
    %concati/vec4 2852126720, 0, 32;
    %concati/vec4 2863311530, 0, 520;
    %concati/vec4 2863311530, 0, 32;
    %concati/vec4 2863311530, 0, 32;
    %concati/vec4 2863311530, 0, 32;
    %concati/vec4 2863311530, 0, 32;
    %concati/vec4 2863311530, 0, 32;
    %concati/vec4 2863311530, 0, 32;
    %concati/vec4 2863311530, 0, 32;
    %concati/vec4 2863311530, 0, 32;
    %concati/vec4 2863311530, 0, 32;
    %concati/vec4 2863311530, 0, 32;
    %concati/vec4 2863311530, 0, 32;
    %concati/vec4 2863311530, 0, 32;
    %concati/vec4 2863311530, 0, 32;
    %concati/vec4 2863311530, 0, 32;
    %concati/vec4 2863311530, 0, 32;
    %concati/vec4 1300, 0, 525;
    %load/vec4 v0x101b2e0_0;
    %part/s 1;
    %ix/getv/s 4, v0x101b3c0_0;
    %flag_mov 8, 4;
    %ix/getv/s 5, v0x101b480_0;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0x101b200, 5, 6;
    %load/vec4 v0x101b2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x101b2e0_0, 0, 32;
    %load/vec4 v0x101b480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x101b480_0, 0, 32;
    %jmp T_170.2;
T_170.3 ;
    %load/vec4 v0x101b3c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x101b3c0_0, 0, 32;
    %jmp T_170.0;
T_170.1 ;
    %end;
    .thread T_170;
    .scope S_0x101b020;
T_171 ;
    %wait E_0xff7fb0;
    %load/vec4 v0x1025e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_171.0, 8;
    %load/vec4 v0x10243c0_0;
    %store/vec4 v0x1019860_0, 0, 14;
    %callf/vec4 TD_co_sim_dual_port_rom.netlist.rom.0.0.find_a1_write_index, S_0x1018dd0;
    %muli 2, 0, 32;
    %store/vec4 v0x101b560_0, 0, 32;
T_171.2 ;
    %load/vec4 v0x101b560_0;
    %load/vec4 v0x10243c0_0;
    %store/vec4 v0x1019860_0, 0, 14;
    %callf/vec4 TD_co_sim_dual_port_rom.netlist.rom.0.0.find_a1_write_index, S_0x1018dd0;
    %muli 2, 0, 32;
    %addi 2, 0, 32;
    %cmp/s;
    %jmp/0xz T_171.3, 5;
    %load/vec4 v0x1024740_0;
    %load/vec4 v0x101b560_0;
    %pushi/vec4 1, 0, 32;
    %div/s;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_171.4, 4;
    %load/vec4 v0x1026240_0;
    %load/vec4 v0x101b560_0;
    %load/vec4 v0x10243c0_0;
    %store/vec4 v0x1019860_0, 0, 14;
    %callf/vec4 TD_co_sim_dual_port_rom.netlist.rom.0.0.find_a1_write_index, S_0x1018dd0;
    %muli 2, 0, 32;
    %sub;
    %part/s 1;
    %load/vec4 v0x10266a0_0;
    %pad/u 12;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/getv/s 5, v0x101b560_0;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0x101b200, 5, 6;
T_171.4 ;
    %load/vec4 v0x101b560_0;
    %addi 1, 0, 32;
    %store/vec4 v0x101b560_0, 0, 32;
    %jmp T_171.2;
T_171.3 ;
T_171.0 ;
    %jmp T_171;
    .thread T_171;
    .scope S_0x101b020;
T_172 ;
    %wait E_0xff7fb0;
    %load/vec4 v0x1025410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_172.0, 8;
    %load/vec4 v0x10243c0_0;
    %store/vec4 v0x1018bf0_0, 0, 14;
    %callf/vec4 TD_co_sim_dual_port_rom.netlist.rom.0.0.find_a1_read_index, S_0x1018a10;
    %muli 2, 0, 32;
    %store/vec4 v0x101b690_0, 0, 32;
T_172.2 ;
    %load/vec4 v0x101b690_0;
    %load/vec4 v0x10243c0_0;
    %store/vec4 v0x1018bf0_0, 0, 14;
    %callf/vec4 TD_co_sim_dual_port_rom.netlist.rom.0.0.find_a1_read_index, S_0x1018a10;
    %muli 2, 0, 32;
    %addi 2, 0, 32;
    %cmp/s;
    %jmp/0xz T_172.3, 5;
    %load/vec4 v0x10266a0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x101b200, 4;
    %load/vec4 v0x101b690_0;
    %part/s 1;
    %ix/load 5, 0, 0;
    %load/vec4 v0x101b690_0;
    %load/vec4 v0x10243c0_0;
    %store/vec4 v0x1018bf0_0, 0, 14;
    %callf/vec4 TD_co_sim_dual_port_rom.netlist.rom.0.0.find_a1_read_index, S_0x1018a10;
    %muli 2, 0, 32;
    %sub;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x1025710_0, 4, 5;
    %load/vec4 v0x101b690_0;
    %addi 1, 0, 32;
    %store/vec4 v0x101b690_0, 0, 32;
    %jmp T_172.2;
T_172.3 ;
T_172.0 ;
    %jmp T_172;
    .thread T_172;
    .scope S_0x101b020;
T_173 ;
    %wait E_0xff7fb0;
    %load/vec4 v0x1025f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_173.0, 8;
    %load/vec4 v0x10245a0_0;
    %store/vec4 v0x101a710_0, 0, 14;
    %callf/vec4 TD_co_sim_dual_port_rom.netlist.rom.0.0.find_b1_write_index, S_0x101a530;
    %muli 2, 0, 32;
    %store/vec4 v0x101b770_0, 0, 32;
T_173.2 ;
    %load/vec4 v0x101b770_0;
    %load/vec4 v0x10245a0_0;
    %store/vec4 v0x101a710_0, 0, 14;
    %callf/vec4 TD_co_sim_dual_port_rom.netlist.rom.0.0.find_b1_write_index, S_0x101a530;
    %muli 2, 0, 32;
    %addi 2, 0, 32;
    %cmp/s;
    %jmp/0xz T_173.3, 5;
    %load/vec4 v0x1024950_0;
    %load/vec4 v0x101b770_0;
    %pushi/vec4 1, 0, 32;
    %div/s;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_173.4, 4;
    %load/vec4 v0x1026400_0;
    %load/vec4 v0x101b770_0;
    %load/vec4 v0x10245a0_0;
    %store/vec4 v0x101a710_0, 0, 14;
    %callf/vec4 TD_co_sim_dual_port_rom.netlist.rom.0.0.find_b1_write_index, S_0x101a530;
    %muli 2, 0, 32;
    %sub;
    %part/s 1;
    %load/vec4 v0x1026940_0;
    %pad/u 12;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/getv/s 5, v0x101b770_0;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0x101b200, 5, 6;
T_173.4 ;
    %load/vec4 v0x101b770_0;
    %addi 1, 0, 32;
    %store/vec4 v0x101b770_0, 0, 32;
    %jmp T_173.2;
T_173.3 ;
T_173.0 ;
    %jmp T_173;
    .thread T_173;
    .scope S_0x101b020;
T_174 ;
    %wait E_0xff7fb0;
    %load/vec4 v0x1025590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_174.0, 8;
    %load/vec4 v0x10245a0_0;
    %store/vec4 v0x101a350_0, 0, 14;
    %callf/vec4 TD_co_sim_dual_port_rom.netlist.rom.0.0.find_b1_read_index, S_0x101a170;
    %muli 2, 0, 32;
    %store/vec4 v0x1024300_0, 0, 32;
T_174.2 ;
    %load/vec4 v0x1024300_0;
    %load/vec4 v0x10245a0_0;
    %store/vec4 v0x101a350_0, 0, 14;
    %callf/vec4 TD_co_sim_dual_port_rom.netlist.rom.0.0.find_b1_read_index, S_0x101a170;
    %muli 2, 0, 32;
    %addi 2, 0, 32;
    %cmp/s;
    %jmp/0xz T_174.3, 5;
    %load/vec4 v0x1026940_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x101b200, 4;
    %load/vec4 v0x1024300_0;
    %part/s 1;
    %ix/load 5, 0, 0;
    %load/vec4 v0x1024300_0;
    %load/vec4 v0x10245a0_0;
    %store/vec4 v0x101a350_0, 0, 14;
    %callf/vec4 TD_co_sim_dual_port_rom.netlist.rom.0.0.find_b1_read_index, S_0x101a170;
    %muli 2, 0, 32;
    %sub;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x10258d0_0, 4, 5;
    %load/vec4 v0x1024300_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1024300_0, 0, 32;
    %jmp T_174.2;
T_174.3 ;
T_174.0 ;
    %jmp T_174;
    .thread T_174;
    .scope S_0x1010950;
T_175 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1024fc0_0, 0, 16;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1025710_0, 0, 2;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1025180_0, 0, 16;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x10258d0_0, 0, 2;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x10250a0_0, 0, 16;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x10257f0_0, 0, 2;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1025330_0, 0, 16;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x10259b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1027560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1026fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10274a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1026f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10273e0_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x1026e40_0, 0, 10;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x1027300_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1026d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1027240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1026cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1027180_0, 0, 1;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0x1026be0_0, 0, 14;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0x10270a0_0, 0, 14;
    %end;
    .thread T_175, $init;
    .scope S_0x1010950;
T_176 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1027620_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1027700_0, 0, 32;
T_176.0 ;
    %load/vec4 v0x1027700_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_176.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x10277e0_0, 0, 32;
T_176.2 ;
    %load/vec4 v0x10277e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_176.3, 5;
    %pushi/vec4 3623933696, 0, 40;
    %concati/vec4 3590378752, 0, 32;
    %concati/vec4 3556823808, 0, 32;
    %concati/vec4 3523268864, 0, 32;
    %concati/vec4 3489713920, 0, 32;
    %concati/vec4 3456158976, 0, 32;
    %concati/vec4 3422604032, 0, 32;
    %concati/vec4 3389049088, 0, 32;
    %concati/vec4 3355494144, 0, 32;
    %concati/vec4 3321939200, 0, 32;
    %concati/vec4 3288384256, 0, 32;
    %concati/vec4 3254829312, 0, 32;
    %concati/vec4 3221274368, 0, 32;
    %concati/vec4 3187719424, 0, 32;
    %concati/vec4 3154164480, 0, 32;
    %concati/vec4 3120609536, 0, 32;
    %concati/vec4 3087054592, 0, 32;
    %concati/vec4 3053499648, 0, 32;
    %concati/vec4 3019944704, 0, 32;
    %concati/vec4 2986389760, 0, 32;
    %concati/vec4 2952834816, 0, 32;
    %concati/vec4 2919279872, 0, 32;
    %concati/vec4 2885724928, 0, 32;
    %concati/vec4 2852169984, 0, 32;
    %concati/vec4 2818615040, 0, 32;
    %concati/vec4 2785060096, 0, 32;
    %concati/vec4 2751505152, 0, 32;
    %concati/vec4 2717950208, 0, 32;
    %concati/vec4 2684395264, 0, 32;
    %concati/vec4 2650840320, 0, 32;
    %concati/vec4 2617285376, 0, 32;
    %concati/vec4 2583730432, 0, 32;
    %concati/vec4 2550175488, 0, 32;
    %concati/vec4 2516620544, 0, 32;
    %concati/vec4 2483065600, 0, 32;
    %concati/vec4 2449510656, 0, 32;
    %concati/vec4 2415955712, 0, 32;
    %concati/vec4 2382400768, 0, 32;
    %concati/vec4 2348845824, 0, 32;
    %concati/vec4 2315290880, 0, 32;
    %concati/vec4 2281735936, 0, 32;
    %concati/vec4 2248180992, 0, 32;
    %concati/vec4 2214626048, 0, 32;
    %concati/vec4 2181071104, 0, 32;
    %concati/vec4 2147516160, 0, 32;
    %concati/vec4 4227922432, 0, 33;
    %concati/vec4 4160812544, 0, 32;
    %concati/vec4 4093702656, 0, 32;
    %concati/vec4 4026592768, 0, 32;
    %concati/vec4 3959482880, 0, 32;
    %concati/vec4 3892372992, 0, 32;
    %concati/vec4 3825263104, 0, 32;
    %concati/vec4 3758153216, 0, 32;
    %concati/vec4 3691043328, 0, 32;
    %concati/vec4 3623933440, 0, 32;
    %concati/vec4 3556823552, 0, 32;
    %concati/vec4 3489713664, 0, 32;
    %concati/vec4 3422603776, 0, 32;
    %concati/vec4 3355493888, 0, 32;
    %concati/vec4 3288384000, 0, 32;
    %concati/vec4 3221274112, 0, 32;
    %concati/vec4 3154164224, 0, 32;
    %concati/vec4 3087054336, 0, 32;
    %concati/vec4 3019944448, 0, 32;
    %concati/vec4 2952834560, 0, 32;
    %concati/vec4 2885724672, 0, 32;
    %concati/vec4 2818614784, 0, 32;
    %concati/vec4 2751504896, 0, 32;
    %concati/vec4 2684395008, 0, 32;
    %concati/vec4 2618229263, 0, 32;
    %concati/vec4 4024496064, 0, 44;
    %concati/vec4 4020301696, 0, 32;
    %concati/vec4 4016107328, 0, 32;
    %concati/vec4 4011912960, 0, 32;
    %concati/vec4 4007718592, 0, 32;
    %concati/vec4 4003524224, 0, 32;
    %concati/vec4 3999329856, 0, 32;
    %concati/vec4 3995135488, 0, 32;
    %concati/vec4 3990941120, 0, 32;
    %concati/vec4 3986746752, 0, 32;
    %concati/vec4 3982552384, 0, 32;
    %concati/vec4 3978358016, 0, 32;
    %concati/vec4 3974163648, 0, 32;
    %concati/vec4 3969969280, 0, 32;
    %concati/vec4 3965774912, 0, 32;
    %concati/vec4 3961580544, 0, 32;
    %concati/vec4 3957386176, 0, 32;
    %concati/vec4 3953191808, 0, 32;
    %concati/vec4 3948997440, 0, 32;
    %concati/vec4 3944803072, 0, 32;
    %concati/vec4 3940608704, 0, 32;
    %concati/vec4 3936414336, 0, 32;
    %concati/vec4 3932219968, 0, 32;
    %concati/vec4 3928025600, 0, 32;
    %concati/vec4 3923831232, 0, 32;
    %concati/vec4 3919636864, 0, 32;
    %concati/vec4 3915442496, 0, 32;
    %concati/vec4 3911248128, 0, 32;
    %concati/vec4 2575341824, 0, 34;
    %concati/vec4 2558564352, 0, 32;
    %concati/vec4 2541786880, 0, 32;
    %concati/vec4 2525009408, 0, 32;
    %concati/vec4 2508231936, 0, 32;
    %concati/vec4 2491454464, 0, 32;
    %concati/vec4 2474676992, 0, 32;
    %concati/vec4 2457899520, 0, 32;
    %concati/vec4 2441122048, 0, 32;
    %concati/vec4 2424344576, 0, 32;
    %concati/vec4 2407567104, 0, 32;
    %concati/vec4 2390789632, 0, 32;
    %concati/vec4 2374012160, 0, 32;
    %concati/vec4 2357234688, 0, 32;
    %concati/vec4 2340457216, 0, 32;
    %concati/vec4 2323679744, 0, 32;
    %concati/vec4 2306902272, 0, 32;
    %concati/vec4 2290124800, 0, 32;
    %concati/vec4 2273347328, 0, 32;
    %concati/vec4 2256569856, 0, 32;
    %concati/vec4 2239792384, 0, 32;
    %concati/vec4 2223014912, 0, 32;
    %concati/vec4 2206237440, 0, 32;
    %concati/vec4 2189459968, 0, 32;
    %concati/vec4 2172682496, 0, 32;
    %concati/vec4 2155905024, 0, 32;
    %concati/vec4 4286643968, 0, 32;
    %concati/vec4 4269866496, 0, 32;
    %concati/vec4 4253089024, 0, 32;
    %concati/vec4 4236311552, 0, 32;
    %concati/vec4 4219534080, 0, 32;
    %concati/vec4 4202756608, 0, 32;
    %concati/vec4 4185979136, 0, 32;
    %concati/vec4 4169201664, 0, 32;
    %concati/vec4 4152424192, 0, 32;
    %concati/vec4 4135646720, 0, 32;
    %concati/vec4 4118869248, 0, 32;
    %concati/vec4 4102091776, 0, 32;
    %concati/vec4 4085314304, 0, 32;
    %concati/vec4 4068536832, 0, 32;
    %concati/vec4 4051759360, 0, 32;
    %concati/vec4 4034981888, 0, 32;
    %concati/vec4 4018204416, 0, 32;
    %concati/vec4 4001426944, 0, 32;
    %concati/vec4 3984649472, 0, 32;
    %concati/vec4 3967872000, 0, 32;
    %concati/vec4 3951094528, 0, 32;
    %concati/vec4 3934317056, 0, 32;
    %concati/vec4 3917539584, 0, 32;
    %concati/vec4 3900762112, 0, 32;
    %concati/vec4 3883984640, 0, 32;
    %concati/vec4 3867207168, 0, 32;
    %concati/vec4 3850429696, 0, 32;
    %concati/vec4 3833652224, 0, 32;
    %concati/vec4 3816874752, 0, 32;
    %concati/vec4 3800097280, 0, 32;
    %concati/vec4 3783319808, 0, 32;
    %concati/vec4 3766542336, 0, 32;
    %concati/vec4 3749764864, 0, 32;
    %concati/vec4 3732987392, 0, 32;
    %concati/vec4 3716209920, 0, 32;
    %concati/vec4 3699432448, 0, 32;
    %concati/vec4 3682654976, 0, 32;
    %concati/vec4 3665877504, 0, 32;
    %concati/vec4 3649100032, 0, 32;
    %concati/vec4 3632322560, 0, 32;
    %concati/vec4 3615545088, 0, 32;
    %concati/vec4 3598767616, 0, 32;
    %concati/vec4 3581990144, 0, 32;
    %concati/vec4 3565212672, 0, 32;
    %concati/vec4 3548435200, 0, 32;
    %concati/vec4 3531657728, 0, 32;
    %concati/vec4 3514880256, 0, 32;
    %concati/vec4 3498102784, 0, 32;
    %concati/vec4 3481325312, 0, 32;
    %concati/vec4 3464547840, 0, 32;
    %concati/vec4 3447770368, 0, 32;
    %concati/vec4 3430992896, 0, 32;
    %concati/vec4 3414215424, 0, 32;
    %concati/vec4 3397437952, 0, 32;
    %concati/vec4 3380660480, 0, 32;
    %concati/vec4 3363883008, 0, 32;
    %concati/vec4 3347105536, 0, 32;
    %concati/vec4 3330328064, 0, 32;
    %concati/vec4 3313550592, 0, 32;
    %concati/vec4 3296773120, 0, 32;
    %concati/vec4 3279995648, 0, 32;
    %concati/vec4 3263218176, 0, 32;
    %concati/vec4 3246440704, 0, 32;
    %concati/vec4 3229663232, 0, 32;
    %concati/vec4 3212885760, 0, 32;
    %concati/vec4 3196108288, 0, 32;
    %concati/vec4 3179330816, 0, 32;
    %concati/vec4 3162553344, 0, 32;
    %concati/vec4 3145775872, 0, 32;
    %concati/vec4 3128998400, 0, 32;
    %concati/vec4 3112220928, 0, 32;
    %concati/vec4 3095443456, 0, 32;
    %concati/vec4 3078665984, 0, 32;
    %concati/vec4 3061888512, 0, 32;
    %concati/vec4 3045111040, 0, 32;
    %concati/vec4 3028333568, 0, 32;
    %concati/vec4 3011556096, 0, 32;
    %concati/vec4 2994778624, 0, 32;
    %concati/vec4 2978001152, 0, 32;
    %concati/vec4 2961223680, 0, 32;
    %concati/vec4 2944446208, 0, 32;
    %concati/vec4 2927668736, 0, 32;
    %concati/vec4 2910891264, 0, 32;
    %concati/vec4 2894113792, 0, 32;
    %concati/vec4 2877336320, 0, 32;
    %concati/vec4 2860558848, 0, 32;
    %concati/vec4 2843781376, 0, 32;
    %concati/vec4 2827003904, 0, 32;
    %concati/vec4 2810226432, 0, 32;
    %concati/vec4 2793448960, 0, 32;
    %concati/vec4 2776671488, 0, 32;
    %concati/vec4 2759894016, 0, 32;
    %concati/vec4 2743116544, 0, 32;
    %concati/vec4 2726339072, 0, 32;
    %concati/vec4 2709561600, 0, 32;
    %concati/vec4 2692784128, 0, 32;
    %concati/vec4 2676006656, 0, 32;
    %concati/vec4 2659229184, 0, 32;
    %concati/vec4 2642451712, 0, 32;
    %concati/vec4 2625674240, 0, 32;
    %concati/vec4 2608896768, 0, 32;
    %concati/vec4 2592119296, 0, 32;
    %concati/vec4 2575341824, 0, 32;
    %concati/vec4 2558564352, 0, 32;
    %concati/vec4 2541786880, 0, 32;
    %concati/vec4 2525009408, 0, 32;
    %concati/vec4 2508231936, 0, 32;
    %concati/vec4 2491454464, 0, 32;
    %concati/vec4 2474676992, 0, 32;
    %concati/vec4 2457899520, 0, 32;
    %concati/vec4 2441122048, 0, 32;
    %concati/vec4 2424344576, 0, 32;
    %concati/vec4 2407567104, 0, 32;
    %concati/vec4 2390789632, 0, 32;
    %concati/vec4 2374012160, 0, 32;
    %concati/vec4 2357234688, 0, 32;
    %concati/vec4 2340457216, 0, 32;
    %concati/vec4 2323679744, 0, 32;
    %concati/vec4 2306902272, 0, 32;
    %concati/vec4 2290124800, 0, 32;
    %concati/vec4 2273347328, 0, 32;
    %concati/vec4 2256569856, 0, 32;
    %concati/vec4 2239792384, 0, 32;
    %concati/vec4 2223014912, 0, 32;
    %concati/vec4 2206237440, 0, 32;
    %concati/vec4 2189459968, 0, 32;
    %concati/vec4 2172682496, 0, 32;
    %concati/vec4 2155905024, 0, 32;
    %concati/vec4 4278255104, 0, 33;
    %concati/vec4 4244700160, 0, 32;
    %concati/vec4 4211145216, 0, 32;
    %concati/vec4 4177590272, 0, 32;
    %concati/vec4 4144035328, 0, 32;
    %concati/vec4 4110480384, 0, 32;
    %concati/vec4 4076925440, 0, 32;
    %concati/vec4 4043370496, 0, 32;
    %concati/vec4 4009815552, 0, 32;
    %concati/vec4 3976260608, 0, 32;
    %concati/vec4 3942705664, 0, 32;
    %concati/vec4 3909150720, 0, 32;
    %concati/vec4 3875595776, 0, 32;
    %concati/vec4 3842040832, 0, 32;
    %concati/vec4 3808485888, 0, 32;
    %concati/vec4 3774930944, 0, 32;
    %concati/vec4 3741376000, 0, 32;
    %concati/vec4 3707821056, 0, 32;
    %concati/vec4 3674266112, 0, 32;
    %concati/vec4 3640711168, 0, 32;
    %concati/vec4 3607156224, 0, 32;
    %concati/vec4 3573601280, 0, 32;
    %concati/vec4 3540046336, 0, 32;
    %concati/vec4 3506491392, 0, 32;
    %concati/vec4 3472936448, 0, 32;
    %concati/vec4 3439381504, 0, 32;
    %concati/vec4 3405826560, 0, 32;
    %concati/vec4 3372271616, 0, 32;
    %concati/vec4 3338716672, 0, 32;
    %concati/vec4 3305161728, 0, 32;
    %concati/vec4 3271606784, 0, 32;
    %concati/vec4 3238051840, 0, 32;
    %concati/vec4 3204496896, 0, 32;
    %concati/vec4 3170941952, 0, 32;
    %concati/vec4 3137387008, 0, 32;
    %concati/vec4 3103832064, 0, 32;
    %concati/vec4 3070277120, 0, 32;
    %concati/vec4 3036722176, 0, 32;
    %concati/vec4 3003167232, 0, 32;
    %concati/vec4 2969612288, 0, 32;
    %concati/vec4 2936057344, 0, 32;
    %concati/vec4 2902502400, 0, 32;
    %concati/vec4 2868947456, 0, 32;
    %concati/vec4 2835392512, 0, 32;
    %concati/vec4 2801837568, 0, 32;
    %concati/vec4 2768282624, 0, 32;
    %concati/vec4 2734727680, 0, 32;
    %concati/vec4 2701172736, 0, 32;
    %concati/vec4 2667617792, 0, 32;
    %concati/vec4 2634062848, 0, 32;
    %concati/vec4 2600507904, 0, 32;
    %concati/vec4 2566952960, 0, 32;
    %concati/vec4 2533398016, 0, 32;
    %concati/vec4 2499843072, 0, 32;
    %concati/vec4 2466288128, 0, 32;
    %concati/vec4 2432733184, 0, 32;
    %concati/vec4 2399178240, 0, 32;
    %concati/vec4 2365623296, 0, 32;
    %concati/vec4 2332068352, 0, 32;
    %concati/vec4 2298513408, 0, 32;
    %concati/vec4 2264958464, 0, 32;
    %concati/vec4 2231403520, 0, 32;
    %concati/vec4 2197848576, 0, 32;
    %concati/vec4 2164293632, 0, 32;
    %concati/vec4 4261477376, 0, 33;
    %concati/vec4 4194367488, 0, 32;
    %concati/vec4 4127257600, 0, 32;
    %concati/vec4 4060147712, 0, 32;
    %concati/vec4 3993037824, 0, 32;
    %concati/vec4 3925927936, 0, 32;
    %concati/vec4 3858818048, 0, 32;
    %concati/vec4 3791708160, 0, 32;
    %concati/vec4 3724598272, 0, 32;
    %concati/vec4 3657488384, 0, 32;
    %concati/vec4 3590378496, 0, 32;
    %concati/vec4 3523268608, 0, 32;
    %concati/vec4 3456158720, 0, 32;
    %concati/vec4 3389048832, 0, 32;
    %concati/vec4 3321938944, 0, 32;
    %concati/vec4 3254829056, 0, 32;
    %concati/vec4 3187719168, 0, 32;
    %concati/vec4 3120609280, 0, 32;
    %concati/vec4 3053499392, 0, 32;
    %concati/vec4 2986389504, 0, 32;
    %concati/vec4 2919279616, 0, 32;
    %concati/vec4 2852169728, 0, 32;
    %concati/vec4 2785059840, 0, 32;
    %concati/vec4 2717949952, 0, 32;
    %concati/vec4 2650840064, 0, 32;
    %concati/vec4 2583730176, 0, 32;
    %concati/vec4 2516620288, 0, 32;
    %concati/vec4 2449510400, 0, 32;
    %concati/vec4 2382400512, 0, 32;
    %concati/vec4 2315290624, 0, 32;
    %concati/vec4 2248180736, 0, 32;
    %concati/vec4 2181070848, 0, 32;
    %concati/vec4 4227921920, 0, 33;
    %concati/vec4 4093702144, 0, 32;
    %concati/vec4 3959482368, 0, 32;
    %concati/vec4 3825262592, 0, 32;
    %concati/vec4 3691042816, 0, 32;
    %concati/vec4 3556823040, 0, 32;
    %concati/vec4 3422603264, 0, 32;
    %concati/vec4 3288383488, 0, 32;
    %concati/vec4 3154163712, 0, 32;
    %concati/vec4 3019943936, 0, 32;
    %concati/vec4 2885724160, 0, 32;
    %concati/vec4 2751504384, 0, 32;
    %concati/vec4 2617284608, 0, 32;
    %concati/vec4 2483064832, 0, 32;
    %concati/vec4 2348845056, 0, 32;
    %concati/vec4 2214625280, 0, 32;
    %concati/vec4 4160811008, 0, 33;
    %concati/vec4 3892371456, 0, 32;
    %concati/vec4 3623931904, 0, 32;
    %concati/vec4 3355492352, 0, 32;
    %concati/vec4 3087052800, 0, 32;
    %concati/vec4 2818613248, 0, 32;
    %concati/vec4 2550173696, 0, 32;
    %concati/vec4 2281734144, 0, 32;
    %concati/vec4 4026589184, 0, 33;
    %concati/vec4 3489710080, 0, 32;
    %concati/vec4 2952830976, 0, 32;
    %concati/vec4 2415951872, 0, 32;
    %concati/vec4 3758145536, 0, 33;
    %concati/vec4 2684387328, 0, 32;
    %concati/vec4 3221258240, 0, 33;
    %concati/vec4 2147483775, 0, 33;
    %concati/vec4 2155806846, 0, 32;
    %concati/vec4 2155741309, 0, 32;
    %concati/vec4 2155675772, 0, 32;
    %concati/vec4 2155610235, 0, 32;
    %concati/vec4 2155544698, 0, 32;
    %concati/vec4 2155479161, 0, 32;
    %concati/vec4 2155413624, 0, 32;
    %concati/vec4 2155348087, 0, 32;
    %concati/vec4 2155282550, 0, 32;
    %concati/vec4 2155217013, 0, 32;
    %concati/vec4 2155151476, 0, 32;
    %concati/vec4 2155085939, 0, 32;
    %concati/vec4 2155020402, 0, 32;
    %concati/vec4 2154954865, 0, 32;
    %concati/vec4 2154889328, 0, 32;
    %concati/vec4 2154823791, 0, 32;
    %concati/vec4 2154758254, 0, 32;
    %concati/vec4 2154692717, 0, 32;
    %concati/vec4 2154627180, 0, 32;
    %concati/vec4 2154561643, 0, 32;
    %concati/vec4 2154496106, 0, 32;
    %concati/vec4 2154430569, 0, 32;
    %concati/vec4 2154365032, 0, 32;
    %concati/vec4 2154299495, 0, 32;
    %concati/vec4 2154233958, 0, 32;
    %concati/vec4 2154168421, 0, 32;
    %concati/vec4 2154102884, 0, 32;
    %concati/vec4 2154037347, 0, 32;
    %concati/vec4 2153971810, 0, 32;
    %concati/vec4 2153906273, 0, 32;
    %concati/vec4 2153840736, 0, 32;
    %concati/vec4 2153775199, 0, 32;
    %concati/vec4 2153709662, 0, 32;
    %concati/vec4 2153644125, 0, 32;
    %concati/vec4 2153578588, 0, 32;
    %concati/vec4 2153513051, 0, 32;
    %concati/vec4 2153447514, 0, 32;
    %concati/vec4 2153381977, 0, 32;
    %concati/vec4 2153316440, 0, 32;
    %concati/vec4 2153250903, 0, 32;
    %concati/vec4 2153185366, 0, 32;
    %concati/vec4 2153119829, 0, 32;
    %concati/vec4 2153054292, 0, 32;
    %concati/vec4 2152988755, 0, 32;
    %concati/vec4 2152923218, 0, 32;
    %concati/vec4 2152857681, 0, 32;
    %concati/vec4 2152792144, 0, 32;
    %concati/vec4 2152726607, 0, 32;
    %concati/vec4 2152661070, 0, 32;
    %concati/vec4 2152595533, 0, 32;
    %concati/vec4 2152529996, 0, 32;
    %concati/vec4 2152464459, 0, 32;
    %concati/vec4 2152398922, 0, 32;
    %concati/vec4 2152333385, 0, 32;
    %concati/vec4 2152267848, 0, 32;
    %concati/vec4 2152202311, 0, 32;
    %concati/vec4 2152136774, 0, 32;
    %concati/vec4 2152071237, 0, 32;
    %concati/vec4 2152005700, 0, 32;
    %concati/vec4 2151940163, 0, 32;
    %concati/vec4 2151874626, 0, 32;
    %concati/vec4 2151809089, 0, 32;
    %concati/vec4 2151743552, 0, 32;
    %concati/vec4 2151678015, 0, 32;
    %concati/vec4 2151612478, 0, 32;
    %concati/vec4 2151546941, 0, 32;
    %concati/vec4 2151481404, 0, 32;
    %concati/vec4 2151415867, 0, 32;
    %concati/vec4 2151350330, 0, 32;
    %concati/vec4 2151284793, 0, 32;
    %concati/vec4 2151219256, 0, 32;
    %concati/vec4 2151153719, 0, 32;
    %concati/vec4 2151088182, 0, 32;
    %concati/vec4 2151022645, 0, 32;
    %concati/vec4 2150957108, 0, 32;
    %concati/vec4 2150891571, 0, 32;
    %concati/vec4 2150826034, 0, 32;
    %concati/vec4 2150760497, 0, 32;
    %concati/vec4 2150694960, 0, 32;
    %concati/vec4 2150629423, 0, 32;
    %concati/vec4 2150563886, 0, 32;
    %concati/vec4 2150498349, 0, 32;
    %concati/vec4 2150432812, 0, 32;
    %concati/vec4 2150367275, 0, 32;
    %concati/vec4 2150301738, 0, 32;
    %concati/vec4 2150236201, 0, 32;
    %concati/vec4 2150170664, 0, 32;
    %concati/vec4 2150105127, 0, 32;
    %concati/vec4 2150039590, 0, 32;
    %concati/vec4 2149974053, 0, 32;
    %concati/vec4 2149908516, 0, 32;
    %concati/vec4 2149842979, 0, 32;
    %concati/vec4 2149777442, 0, 32;
    %concati/vec4 2149711905, 0, 32;
    %concati/vec4 2149646368, 0, 32;
    %concati/vec4 2149580831, 0, 32;
    %concati/vec4 2149515294, 0, 32;
    %concati/vec4 2149449757, 0, 32;
    %concati/vec4 2149384220, 0, 32;
    %concati/vec4 2149318683, 0, 32;
    %concati/vec4 2149253146, 0, 32;
    %concati/vec4 2149187609, 0, 32;
    %concati/vec4 2149122072, 0, 32;
    %concati/vec4 2149056535, 0, 32;
    %concati/vec4 2148990998, 0, 32;
    %concati/vec4 2148925461, 0, 32;
    %concati/vec4 2148859924, 0, 32;
    %concati/vec4 2148794387, 0, 32;
    %concati/vec4 2148728850, 0, 32;
    %concati/vec4 2148663313, 0, 32;
    %concati/vec4 2148597776, 0, 32;
    %concati/vec4 2148532239, 0, 32;
    %concati/vec4 2148466702, 0, 32;
    %concati/vec4 2148401165, 0, 32;
    %concati/vec4 2148335628, 0, 32;
    %concati/vec4 2148270091, 0, 32;
    %concati/vec4 2148204554, 0, 32;
    %concati/vec4 2148139017, 0, 32;
    %concati/vec4 2148073480, 0, 32;
    %concati/vec4 2148007943, 0, 32;
    %concati/vec4 2147942406, 0, 32;
    %concati/vec4 2147876869, 0, 32;
    %concati/vec4 2147811332, 0, 32;
    %concati/vec4 2147745795, 0, 32;
    %concati/vec4 2147680258, 0, 32;
    %concati/vec4 2147614721, 0, 32;
    %concati/vec4 2148106241, 0, 32;
    %concati/vec4 2147680365, 0, 48;
    %concati/vec4 2154627072, 0, 32;
    %concati/vec4 3640711168, 0, 41;
    %concati/vec4 9, 0, 8;
    %load/vec4 v0x1027620_0;
    %part/s 1;
    %ix/getv/s 4, v0x1027700_0;
    %flag_mov 8, 4;
    %ix/getv/s 5, v0x10277e0_0;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0x1024e40, 5, 6;
    %load/vec4 v0x1027620_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1027620_0, 0, 32;
    %load/vec4 v0x10277e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x10277e0_0, 0, 32;
    %jmp T_176.2;
T_176.3 ;
    %load/vec4 v0x1027700_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1027700_0, 0, 32;
    %jmp T_176.0;
T_176.1 ;
    %end;
    .thread T_176;
    .scope S_0x1010950;
T_177 ;
    %wait E_0xff7fb0;
    %load/vec4 v0x1025e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_177.0, 8;
    %load/vec4 v0x10243c0_0;
    %store/vec4 v0x1019860_0, 0, 14;
    %callf/vec4 TD_co_sim_dual_port_rom.netlist.rom.0.0.find_a1_write_index, S_0x1018dd0;
    %muli 16, 0, 32;
    %store/vec4 v0x10278c0_0, 0, 32;
T_177.2 ;
    %load/vec4 v0x10278c0_0;
    %load/vec4 v0x10243c0_0;
    %store/vec4 v0x1019860_0, 0, 14;
    %callf/vec4 TD_co_sim_dual_port_rom.netlist.rom.0.0.find_a1_write_index, S_0x1018dd0;
    %muli 16, 0, 32;
    %addi 16, 0, 32;
    %cmp/s;
    %jmp/0xz T_177.3, 5;
    %load/vec4 v0x1024740_0;
    %load/vec4 v0x10278c0_0;
    %pushi/vec4 8, 0, 32;
    %div/s;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_177.4, 4;
    %load/vec4 v0x1025a90_0;
    %load/vec4 v0x10278c0_0;
    %load/vec4 v0x10243c0_0;
    %store/vec4 v0x1019860_0, 0, 14;
    %callf/vec4 TD_co_sim_dual_port_rom.netlist.rom.0.0.find_a1_write_index, S_0x1018dd0;
    %muli 16, 0, 32;
    %sub;
    %part/s 1;
    %load/vec4 v0x10266a0_0;
    %pad/u 12;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/getv/s 5, v0x10278c0_0;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0x1024e40, 5, 6;
T_177.4 ;
    %load/vec4 v0x10278c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x10278c0_0, 0, 32;
    %jmp T_177.2;
T_177.3 ;
    %load/vec4 v0x10266a0_0;
    %store/vec4 v0x1026e40_0, 0, 10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1026fe0_0, 0, 1;
    %load/vec4 v0x1027560_0;
    %pad/u 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1026fe0_0, 0, 1;
T_177.0 ;
    %jmp T_177;
    .thread T_177;
    .scope S_0x1010950;
T_178 ;
    %wait E_0xff7fb0;
    %load/vec4 v0x1025410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.0, 8;
    %load/vec4 v0x10243c0_0;
    %store/vec4 v0x1018bf0_0, 0, 14;
    %callf/vec4 TD_co_sim_dual_port_rom.netlist.rom.0.0.find_a1_read_index, S_0x1018a10;
    %muli 16, 0, 32;
    %store/vec4 v0x10279a0_0, 0, 32;
T_178.2 ;
    %load/vec4 v0x10279a0_0;
    %load/vec4 v0x10243c0_0;
    %store/vec4 v0x1018bf0_0, 0, 14;
    %callf/vec4 TD_co_sim_dual_port_rom.netlist.rom.0.0.find_a1_read_index, S_0x1018a10;
    %muli 16, 0, 32;
    %addi 16, 0, 32;
    %cmp/s;
    %jmp/0xz T_178.3, 5;
    %load/vec4 v0x10266a0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x1024e40, 4;
    %load/vec4 v0x10279a0_0;
    %part/s 1;
    %ix/load 5, 0, 0;
    %load/vec4 v0x10279a0_0;
    %load/vec4 v0x10243c0_0;
    %store/vec4 v0x1018bf0_0, 0, 14;
    %callf/vec4 TD_co_sim_dual_port_rom.netlist.rom.0.0.find_a1_read_index, S_0x1018a10;
    %muli 16, 0, 32;
    %sub;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x1024fc0_0, 4, 5;
    %load/vec4 v0x10279a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x10279a0_0, 0, 32;
    %jmp T_178.2;
T_178.3 ;
    %load/vec4 v0x10266a0_0;
    %store/vec4 v0x1026e40_0, 0, 10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1026f20_0, 0, 1;
    %load/vec4 v0x1027560_0;
    %pad/u 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1026f20_0, 0, 1;
T_178.0 ;
    %jmp T_178;
    .thread T_178;
    .scope S_0x1010950;
T_179 ;
    %wait E_0xff7fb0;
    %load/vec4 v0x1025f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.0, 8;
    %load/vec4 v0x10245a0_0;
    %store/vec4 v0x101a710_0, 0, 14;
    %callf/vec4 TD_co_sim_dual_port_rom.netlist.rom.0.0.find_b1_write_index, S_0x101a530;
    %muli 16, 0, 32;
    %store/vec4 v0x1027a80_0, 0, 32;
T_179.2 ;
    %load/vec4 v0x1027a80_0;
    %load/vec4 v0x10245a0_0;
    %store/vec4 v0x101a710_0, 0, 14;
    %callf/vec4 TD_co_sim_dual_port_rom.netlist.rom.0.0.find_b1_write_index, S_0x101a530;
    %muli 16, 0, 32;
    %addi 16, 0, 32;
    %cmp/s;
    %jmp/0xz T_179.3, 5;
    %load/vec4 v0x1024950_0;
    %load/vec4 v0x1027a80_0;
    %pushi/vec4 8, 0, 32;
    %div/s;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_179.4, 4;
    %load/vec4 v0x1025c50_0;
    %load/vec4 v0x1027a80_0;
    %load/vec4 v0x10245a0_0;
    %store/vec4 v0x101a710_0, 0, 14;
    %callf/vec4 TD_co_sim_dual_port_rom.netlist.rom.0.0.find_b1_write_index, S_0x101a530;
    %muli 16, 0, 32;
    %sub;
    %part/s 1;
    %load/vec4 v0x1026940_0;
    %pad/u 12;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/getv/s 5, v0x1027a80_0;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0x1024e40, 5, 6;
T_179.4 ;
    %load/vec4 v0x1027a80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1027a80_0, 0, 32;
    %jmp T_179.2;
T_179.3 ;
    %load/vec4 v0x1026940_0;
    %store/vec4 v0x1027300_0, 0, 10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10274a0_0, 0, 1;
    %load/vec4 v0x1027560_0;
    %pad/u 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10274a0_0, 0, 1;
T_179.0 ;
    %jmp T_179;
    .thread T_179;
    .scope S_0x1010950;
T_180 ;
    %wait E_0xff7fb0;
    %load/vec4 v0x1025590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.0, 8;
    %load/vec4 v0x10245a0_0;
    %store/vec4 v0x101a350_0, 0, 14;
    %callf/vec4 TD_co_sim_dual_port_rom.netlist.rom.0.0.find_b1_read_index, S_0x101a170;
    %muli 16, 0, 32;
    %store/vec4 v0x1026030_0, 0, 32;
T_180.2 ;
    %load/vec4 v0x1026030_0;
    %load/vec4 v0x10245a0_0;
    %store/vec4 v0x101a350_0, 0, 14;
    %callf/vec4 TD_co_sim_dual_port_rom.netlist.rom.0.0.find_b1_read_index, S_0x101a170;
    %muli 16, 0, 32;
    %addi 16, 0, 32;
    %cmp/s;
    %jmp/0xz T_180.3, 5;
    %load/vec4 v0x1026940_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x1024e40, 4;
    %load/vec4 v0x1026030_0;
    %part/s 1;
    %ix/load 5, 0, 0;
    %load/vec4 v0x1026030_0;
    %load/vec4 v0x10245a0_0;
    %store/vec4 v0x101a350_0, 0, 14;
    %callf/vec4 TD_co_sim_dual_port_rom.netlist.rom.0.0.find_b1_read_index, S_0x101a170;
    %muli 16, 0, 32;
    %sub;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x1025180_0, 4, 5;
    %load/vec4 v0x1026030_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1026030_0, 0, 32;
    %jmp T_180.2;
T_180.3 ;
    %load/vec4 v0x1026940_0;
    %store/vec4 v0x1027300_0, 0, 10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10273e0_0, 0, 1;
    %load/vec4 v0x1027560_0;
    %pad/u 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10273e0_0, 0, 1;
T_180.0 ;
    %jmp T_180;
    .thread T_180;
    .scope S_0x1010950;
T_181 ;
    %wait E_0x1012730;
    %load/vec4 v0x10274a0_0;
    %load/vec4 v0x1026e40_0;
    %load/vec4 v0x1027300_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_181.0, 8;
    %vpi_call/w 11 228 "$display", "ERROR: Write collision occured on TDP_RAM18K instance %m at time %t where port A1 is writing to the same address, %h, as port B1.\012       The write data may not be valid.", $realtime, v0x1026e40_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1026fe0_0, 0, 1;
T_181.0 ;
    %load/vec4 v0x10273e0_0;
    %load/vec4 v0x1026e40_0;
    %load/vec4 v0x1027300_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_181.2, 8;
    %vpi_call/w 11 232 "$display", "ERROR: Memory collision occured on TDP_RAM18K instance %m at time %t where port A1 is writing to the same address, %h, as port B1 is reading.\012       The write data is valid but the read data is not.", $realtime, v0x1027300_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1026fe0_0, 0, 1;
T_181.2 ;
    %jmp T_181;
    .thread T_181;
    .scope S_0x1010950;
T_182 ;
    %wait E_0x10124f0;
    %load/vec4 v0x10274a0_0;
    %load/vec4 v0x1026e40_0;
    %load/vec4 v0x1027300_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_182.0, 8;
    %vpi_call/w 11 239 "$display", "ERROR: Memory collision occured on TDP_RAM18K instance %m at time %t where port B1 is writing to the same address, %h, as port A1 is reading.\012       The write data is valid but the read data is not.", $realtime, v0x1026e40_0 {0 0 0};
T_182.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1026f20_0, 0, 1;
    %jmp T_182;
    .thread T_182;
    .scope S_0x1010950;
T_183 ;
    %wait E_0x1012670;
    %load/vec4 v0x1026fe0_0;
    %load/vec4 v0x1026e40_0;
    %load/vec4 v0x1027300_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_183.0, 8;
    %vpi_call/w 11 245 "$display", "ERROR: Write collision occured on TDP_RAM18K instance %m at time %t where port B1 is writing to the same address, %h, as port A1.\012       The write data may not be valid.", $realtime, v0x1027300_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10274a0_0, 0, 1;
T_183.0 ;
    %load/vec4 v0x1026f20_0;
    %load/vec4 v0x1026e40_0;
    %load/vec4 v0x1027300_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_183.2, 8;
    %vpi_call/w 11 249 "$display", "ERROR: Memory collision occured on TDP_RAM18K instance %m at time %t where port B1 is writing to the same address, %h, as port A1 is reading.\012       The write data is valid but the read data is not.", $realtime, v0x1027300_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10274a0_0, 0, 1;
T_183.2 ;
    %jmp T_183;
    .thread T_183;
    .scope S_0x1010950;
T_184 ;
    %wait E_0x10125b0;
    %load/vec4 v0x1026fe0_0;
    %load/vec4 v0x1026e40_0;
    %load/vec4 v0x1027300_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_184.0, 8;
    %vpi_call/w 11 256 "$display", "ERROR: Memory collision occured on TDP_RAM18K instance %m at time %t where port A1 is writing to the same address, %h, as port B1 is reading.\012       The write data is valid but the read data is not.", $realtime, v0x1027300_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10273e0_0, 0, 1;
T_184.0 ;
    %jmp T_184;
    .thread T_184;
    .scope S_0x1010950;
T_185 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x10265c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1026860_0, 0, 32;
T_185.0 ;
    %load/vec4 v0x1026860_0;
    %cmpi/s 16384, 0, 32;
    %jmp/0xz T_185.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1026b00_0, 0, 32;
T_185.2 ;
    %load/vec4 v0x1026b00_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_185.3, 5;
    %pushi/vec4 0, 0, 16384;
    %load/vec4 v0x10265c0_0;
    %part/s 1;
    %ix/getv/s 4, v0x1026860_0;
    %flag_mov 8, 4;
    %ix/getv/s 5, v0x1026b00_0;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0x1024f00, 5, 6;
    %load/vec4 v0x10265c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x10265c0_0, 0, 32;
    %load/vec4 v0x1026b00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1026b00_0, 0, 32;
    %jmp T_185.2;
T_185.3 ;
    %load/vec4 v0x1026860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1026860_0, 0, 32;
    %jmp T_185.0;
T_185.1 ;
    %end;
    .thread T_185;
    .scope S_0x1010950;
T_186 ;
    %wait E_0x1012430;
    %load/vec4 v0x1025ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.0, 8;
    %load/vec4 v0x10244c0_0;
    %store/vec4 v0x1019f90_0, 0, 14;
    %callf/vec4 TD_co_sim_dual_port_rom.netlist.rom.0.0.find_a2_write_index, S_0x1019db0;
    %muli 1, 0, 32;
    %store/vec4 v0x1027b60_0, 0, 32;
T_186.2 ;
    %load/vec4 v0x1027b60_0;
    %load/vec4 v0x10244c0_0;
    %store/vec4 v0x1019f90_0, 0, 14;
    %callf/vec4 TD_co_sim_dual_port_rom.netlist.rom.0.0.find_a2_write_index, S_0x1019db0;
    %muli 1, 0, 32;
    %addi 1, 0, 32;
    %cmp/s;
    %jmp/0xz T_186.3, 5;
    %load/vec4 v0x1025b70_0;
    %load/vec4 v0x1027b60_0;
    %load/vec4 v0x10244c0_0;
    %store/vec4 v0x1019f90_0, 0, 14;
    %callf/vec4 TD_co_sim_dual_port_rom.netlist.rom.0.0.find_a2_write_index, S_0x1019db0;
    %muli 1, 0, 32;
    %sub;
    %part/s 1;
    %load/vec4 v0x1026780_0;
    %pad/u 16;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/getv/s 5, v0x1027b60_0;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0x1024f00, 5, 6;
    %load/vec4 v0x1027b60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1027b60_0, 0, 32;
    %jmp T_186.2;
T_186.3 ;
    %load/vec4 v0x1026780_0;
    %store/vec4 v0x1026be0_0, 0, 14;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1026d80_0, 0, 1;
    %load/vec4 v0x1027560_0;
    %pad/u 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1026d80_0, 0, 1;
T_186.0 ;
    %jmp T_186;
    .thread T_186;
    .scope S_0x1010950;
T_187 ;
    %wait E_0x1012430;
    %load/vec4 v0x10254d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.0, 8;
    %load/vec4 v0x10244c0_0;
    %store/vec4 v0x1019bd0_0, 0, 14;
    %callf/vec4 TD_co_sim_dual_port_rom.netlist.rom.0.0.find_a2_read_index, S_0x1019a40;
    %muli 1, 0, 32;
    %store/vec4 v0x1027b60_0, 0, 32;
T_187.2 ;
    %load/vec4 v0x1027b60_0;
    %load/vec4 v0x10244c0_0;
    %store/vec4 v0x1019bd0_0, 0, 14;
    %callf/vec4 TD_co_sim_dual_port_rom.netlist.rom.0.0.find_a2_read_index, S_0x1019a40;
    %muli 1, 0, 32;
    %addi 1, 0, 32;
    %cmp/s;
    %jmp/0xz T_187.3, 5;
    %load/vec4 v0x1026780_0;
    %pad/u 16;
    %ix/vec4 4;
    %load/vec4a v0x1024f00, 4;
    %load/vec4 v0x1027b60_0;
    %part/s 1;
    %ix/load 5, 0, 0;
    %load/vec4 v0x1027b60_0;
    %load/vec4 v0x10244c0_0;
    %store/vec4 v0x1019bd0_0, 0, 14;
    %callf/vec4 TD_co_sim_dual_port_rom.netlist.rom.0.0.find_a2_read_index, S_0x1019a40;
    %muli 1, 0, 32;
    %sub;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x10250a0_0, 4, 5;
    %load/vec4 v0x1027b60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1027b60_0, 0, 32;
    %jmp T_187.2;
T_187.3 ;
    %load/vec4 v0x1026780_0;
    %store/vec4 v0x1026be0_0, 0, 14;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1026cc0_0, 0, 1;
    %load/vec4 v0x1027560_0;
    %pad/u 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1026cc0_0, 0, 1;
T_187.0 ;
    %jmp T_187;
    .thread T_187;
    .scope S_0x1010950;
T_188 ;
    %wait E_0x1012370;
    %load/vec4 v0x1025220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_188.0, 8;
    %load/vec4 v0x1024660_0;
    %store/vec4 v0x101ae40_0, 0, 14;
    %callf/vec4 TD_co_sim_dual_port_rom.netlist.rom.0.0.find_b2_write_index, S_0x101ac60;
    %muli 1, 0, 32;
    %store/vec4 v0x10260f0_0, 0, 32;
T_188.2 ;
    %load/vec4 v0x10260f0_0;
    %load/vec4 v0x1024660_0;
    %store/vec4 v0x101ae40_0, 0, 14;
    %callf/vec4 TD_co_sim_dual_port_rom.netlist.rom.0.0.find_b2_write_index, S_0x101ac60;
    %muli 1, 0, 32;
    %addi 1, 0, 32;
    %cmp/s;
    %jmp/0xz T_188.3, 5;
    %load/vec4 v0x1025d30_0;
    %load/vec4 v0x10260f0_0;
    %load/vec4 v0x1024660_0;
    %store/vec4 v0x101ae40_0, 0, 14;
    %callf/vec4 TD_co_sim_dual_port_rom.netlist.rom.0.0.find_b2_write_index, S_0x101ac60;
    %muli 1, 0, 32;
    %sub;
    %part/s 1;
    %load/vec4 v0x1026a20_0;
    %pad/u 16;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/getv/s 5, v0x10260f0_0;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0x1024f00, 5, 6;
    %load/vec4 v0x10260f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x10260f0_0, 0, 32;
    %jmp T_188.2;
T_188.3 ;
    %load/vec4 v0x1026a20_0;
    %store/vec4 v0x10270a0_0, 0, 14;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1027240_0, 0, 1;
    %load/vec4 v0x1027560_0;
    %pad/u 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1027240_0, 0, 1;
T_188.0 ;
    %jmp T_188;
    .thread T_188;
    .scope S_0x1010950;
T_189 ;
    %wait E_0x1012370;
    %load/vec4 v0x1025650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.0, 8;
    %load/vec4 v0x1024660_0;
    %store/vec4 v0x101aa80_0, 0, 14;
    %callf/vec4 TD_co_sim_dual_port_rom.netlist.rom.0.0.find_b2_read_index, S_0x101a8f0;
    %muli 1, 0, 32;
    %store/vec4 v0x1028010_0, 0, 32;
T_189.2 ;
    %load/vec4 v0x1028010_0;
    %load/vec4 v0x1024660_0;
    %store/vec4 v0x101aa80_0, 0, 14;
    %callf/vec4 TD_co_sim_dual_port_rom.netlist.rom.0.0.find_b2_read_index, S_0x101a8f0;
    %muli 1, 0, 32;
    %addi 1, 0, 32;
    %cmp/s;
    %jmp/0xz T_189.3, 5;
    %load/vec4 v0x1026a20_0;
    %pad/u 16;
    %ix/vec4 4;
    %load/vec4a v0x1024f00, 4;
    %load/vec4 v0x1028010_0;
    %part/s 1;
    %ix/load 5, 0, 0;
    %load/vec4 v0x1028010_0;
    %load/vec4 v0x1024660_0;
    %store/vec4 v0x101aa80_0, 0, 14;
    %callf/vec4 TD_co_sim_dual_port_rom.netlist.rom.0.0.find_b2_read_index, S_0x101a8f0;
    %muli 1, 0, 32;
    %sub;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x1025330_0, 4, 5;
    %load/vec4 v0x1028010_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1028010_0, 0, 32;
    %jmp T_189.2;
T_189.3 ;
    %load/vec4 v0x1026a20_0;
    %store/vec4 v0x10270a0_0, 0, 14;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1027180_0, 0, 1;
    %load/vec4 v0x1027560_0;
    %pad/u 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1027180_0, 0, 1;
T_189.0 ;
    %jmp T_189;
    .thread T_189;
    .scope S_0x1010950;
T_190 ;
    %wait E_0x10122b0;
    %load/vec4 v0x1027240_0;
    %load/vec4 v0x1026be0_0;
    %load/vec4 v0x10270a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_190.0, 8;
    %vpi_call/w 11 425 "$display", "ERROR: Write collision occured on TDP_RAM18K instance %m at time %t where port A2 is writing to the same address, %h, as port B2.\012       The write data may not be valid.", $realtime, v0x1026be0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1026d80_0, 0, 1;
T_190.0 ;
    %load/vec4 v0x1027180_0;
    %load/vec4 v0x1026be0_0;
    %load/vec4 v0x10270a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_190.2, 8;
    %vpi_call/w 11 429 "$display", "ERROR: Memory collision occured on TDP_RAM18K instance %m at time %t where port A2 is writing to the same address, %h, as port B2 is reading.\012       The write data is valid but the read data is not.", $realtime, v0x10270a0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1026d80_0, 0, 1;
T_190.2 ;
    %jmp T_190;
    .thread T_190;
    .scope S_0x1010950;
T_191 ;
    %wait E_0x10121f0;
    %load/vec4 v0x1027240_0;
    %load/vec4 v0x1026be0_0;
    %load/vec4 v0x10270a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_191.0, 8;
    %vpi_call/w 11 436 "$display", "ERROR: Memory collision occured on TDP_RAM18K instance %m at time %t where port B2 is writing to the same address, %h, as port A2 is reading.\012       The write data is valid but the read data is not.", $realtime, v0x1026be0_0 {0 0 0};
T_191.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1026cc0_0, 0, 1;
    %jmp T_191;
    .thread T_191;
    .scope S_0x1010950;
T_192 ;
    %wait E_0x1012130;
    %load/vec4 v0x1026d80_0;
    %load/vec4 v0x1026be0_0;
    %load/vec4 v0x10270a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_192.0, 8;
    %vpi_call/w 11 442 "$display", "ERROR: Write collision occured on TDP_RAM18K instance %m at time %t where port B2 is writing to the same address, %h, as port A2.\012       The write data may not be valid.", $realtime, v0x10270a0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1027240_0, 0, 1;
T_192.0 ;
    %load/vec4 v0x1026cc0_0;
    %load/vec4 v0x1026be0_0;
    %load/vec4 v0x10270a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_192.2, 8;
    %vpi_call/w 11 446 "$display", "ERROR: Memory collision occured on TDP_RAM18K instance %m at time %t where port B2 is writing to the same address, %h, as port A2 is reading.\012       The write data is valid but the read data is not.", $realtime, v0x10270a0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1027240_0, 0, 1;
T_192.2 ;
    %jmp T_192;
    .thread T_192;
    .scope S_0x1010950;
T_193 ;
    %wait E_0x1012070;
    %load/vec4 v0x1026d80_0;
    %load/vec4 v0x1026be0_0;
    %load/vec4 v0x10270a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_193.0, 8;
    %vpi_call/w 11 453 "$display", "ERROR: Memory collision occured on TDP_RAM18K instance %m at time %t where port A2 is writing to the same address, %h, as port B2 is reading.\012       The write data is valid but the read data is not.", $realtime, v0x10270a0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1027180_0, 0, 1;
T_193.0 ;
    %jmp T_193;
    .thread T_193;
    .scope S_0x1010950;
T_194 ;
    %vpi_call/w 11 575 "$timeformat", 32'sb11111111111111111111111111110111, 32'sb00000000000000000000000000000000, " ns", 32'sb00000000000000000000000000000101 {0 0 0};
    %end;
    .thread T_194;
    .scope S_0x1010950;
T_195 ;
    %end;
    .thread T_195;
    .scope S_0xfdeba0;
T_196 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1029fa0_0, 0, 32;
    %end;
    .thread T_196, $init;
    .scope S_0xfdeba0;
T_197 ;
    %delay 10000, 0;
    %load/vec4 v0x1029db0_0;
    %inv;
    %store/vec4 v0x1029db0_0, 0, 1;
    %jmp T_197;
    .thread T_197;
    .scope S_0xfdeba0;
T_198 ;
    %pushi/vec4 0, 0, 28;
    %split/vec4 7;
    %store/vec4 v0x1029ee0_0, 0, 7;
    %split/vec4 10;
    %store/vec4 v0x1029cf0_0, 0, 10;
    %split/vec4 10;
    %store/vec4 v0x1029c10_0, 0, 10;
    %store/vec4 v0x1029db0_0, 0, 1;
    %wait E_0xd380d0;
    %fork t_3, S_0x100f4f0;
    %jmp t_2;
    .scope S_0x100f4f0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x100f730_0, 0, 32;
T_198.0 ;
    %load/vec4 v0x100f730_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_198.1, 5;
    %wait E_0xd380d0;
    %load/vec4 v0x100f730_0;
    %pad/s 10;
    %assign/vec4 v0x1029c10_0, 0;
    %load/vec4 v0x100f730_0;
    %pad/s 10;
    %assign/vec4 v0x1029cf0_0, 0;
    %fork TD_co_sim_dual_port_rom.compare, S_0x100fb10;
    %join;
    %load/vec4 v0x100f730_0;
    %addi 1, 0, 32;
    %store/vec4 v0x100f730_0, 0, 32;
    %jmp T_198.0;
T_198.1 ;
    %end;
    .scope S_0xfdeba0;
t_2 %join;
    %fork t_5, S_0x100f830;
    %jmp t_4;
    .scope S_0x100f830;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x100fa30_0, 0, 32;
T_198.2 ;
    %load/vec4 v0x100fa30_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_198.3, 5;
    %wait E_0xd380d0;
    %vpi_func 35 36 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000001001 {0 0 0};
    %pad/u 10;
    %assign/vec4 v0x1029c10_0, 0;
    %vpi_func 35 36 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000001001 {0 0 0};
    %pad/u 10;
    %assign/vec4 v0x1029cf0_0, 0;
    %fork TD_co_sim_dual_port_rom.compare, S_0x100fb10;
    %join;
    %load/vec4 v0x100fa30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x100fa30_0, 0, 32;
    %jmp T_198.2;
T_198.3 ;
    %end;
    .scope S_0xfdeba0;
t_4 %join;
    %load/vec4 v0x1029fa0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_198.4, 4;
    %vpi_call/w 35 43 "$display", "\012**** All Comparison Matched ***\012Simulation Passed" {0 0 0};
    %jmp T_198.5;
T_198.4 ;
    %vpi_call/w 35 45 "$display", "%0d comparison(s) mismatched\012ERROR: SIM: Simulation Failed", v0x1029fa0_0 {0 0 0};
T_198.5 ;
    %pushi/vec4 10, 0, 32;
T_198.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_198.7, 5;
    %jmp/1 T_198.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xd380d0;
    %jmp T_198.6;
T_198.7 ;
    %pop/vec4 1;
    %vpi_call/w 35 48 "$finish" {0 0 0};
    %end;
    .thread T_198;
    .scope S_0xfdeba0;
T_199 ;
    %vpi_call/w 35 64 "$dumpfile", "tb.vcd" {0 0 0};
    %vpi_call/w 35 65 "$dumpvars" {0 0 0};
    %end;
    .thread T_199;
# The file index is used to find the file name in the following table.
:file_names 38;
    "N/A";
    "<interactive>";
    "-";
    "/nfs_eda_sw/softwares/Raptor/instl_dir/latest/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v";
    "/nfs_eda_sw/softwares/Raptor/instl_dir/latest/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v";
    "/nfs_eda_sw/softwares/Raptor/instl_dir/latest/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v";
    "/nfs_eda_sw/softwares/Raptor/instl_dir/latest/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v";
    "/nfs_eda_sw/softwares/Raptor/instl_dir/latest/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v";
    "/nfs_eda_sw/softwares/Raptor/instl_dir/latest/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v";
    "/nfs_eda_sw/softwares/Raptor/instl_dir/latest/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v";
    "/nfs_eda_sw/softwares/Raptor/instl_dir/latest/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v";
    "/nfs_eda_sw/softwares/Raptor/instl_dir/latest/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v";
    "/nfs_eda_sw/softwares/Raptor/instl_dir/latest/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v";
    "/nfs_eda_sw/softwares/Raptor/instl_dir/latest/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v";
    "/nfs_eda_sw/softwares/Raptor/instl_dir/latest/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v";
    "/nfs_eda_sw/softwares/Raptor/instl_dir/latest/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v";
    "/nfs_eda_sw/softwares/Raptor/instl_dir/latest/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v";
    "/nfs_eda_sw/softwares/Raptor/instl_dir/latest/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v";
    "/nfs_eda_sw/softwares/Raptor/instl_dir/latest/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v";
    "/nfs_eda_sw/softwares/Raptor/instl_dir/latest/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v";
    "/nfs_eda_sw/softwares/Raptor/instl_dir/latest/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v";
    "/nfs_eda_sw/softwares/Raptor/instl_dir/latest/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v";
    "/nfs_eda_sw/softwares/Raptor/instl_dir/latest/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v";
    "/nfs_eda_sw/softwares/Raptor/instl_dir/latest/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v";
    "/nfs_eda_sw/softwares/Raptor/instl_dir/latest/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v";
    "/nfs_eda_sw/softwares/Raptor/instl_dir/latest/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v";
    "/nfs_eda_sw/softwares/Raptor/instl_dir/latest/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v";
    "/nfs_eda_sw/softwares/Raptor/instl_dir/latest/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v";
    "/nfs_eda_sw/softwares/Raptor/instl_dir/latest/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v";
    "/nfs_eda_sw/softwares/Raptor/instl_dir/latest/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v";
    "/nfs_eda_sw/softwares/Raptor/instl_dir/latest/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v";
    "/nfs_eda_sw/softwares/Raptor/instl_dir/latest/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v";
    "/nfs_eda_sw/softwares/Raptor/instl_dir/latest/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v";
    "/nfs_eda_sw/softwares/Raptor/instl_dir/latest/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v";
    "/nfs_eda_sw/softwares/Raptor/instl_dir/latest/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/adder_carry.v";
    "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/6thFEB/Validation/RTL_testcases/Memory_Designs/dual_port_rom/EDA-2475/sim/co_sim_tb/co_sim_dual_port_rom.v";
    "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/6thFEB/Validation/RTL_testcases/Memory_Designs/dual_port_rom/EDA-2475/rtl/dual_port_rom.v";
    "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/6thFEB/Validation/RTL_testcases/Memory_Designs/dual_port_rom/EDA-2475/results_dir/dual_port_rom/run_1/synth_1_1/synthesis/dual_port_rom_post_synth.v";
