# compile vhdl design source files
vhdl xil_defaultlib  "../../../Practica7.srcs/sources_1/imports/new/registro_srl.vhd"
vhdl xil_defaultlib  "../../../Practica7.srcs/sources_1/imports/new/half_period.vhd"
vhdl xil_defaultlib  "../../../Practica7.srcs/sources_1/imports/Martes12/caca/detector_flancos.vhd"
vhdl xil_defaultlib  "../../../Practica7.srcs/sources_1/imports/new/contador_8_bits.vhd"
vhdl xil_defaultlib  "../../../Practica7.srcs/sources_1/imports/new/unidad_operativa.vhd"
vhdl xil_defaultlib  "../../../Practica7.srcs/sources_1/imports/new/unidad_control.vhd"
vhdl xil_defaultlib  "../../../Practica7.srcs/sources_1/imports/Martes12/caca/mux_16_entradas.vhd"
vhdl xil_defaultlib  "../../../Practica7.srcs/sources_1/imports/UART/kcuart_tx.vhd"
vhdl xil_defaultlib  "../../../Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd"
vhdl xil_defaultlib  "../../../Practica7.srcs/sources_1/imports/Martes12/caca/bin_to_hex.vhd"
vhdl xil_defaultlib  "../../../Practica7.srcs/sources_1/imports/Martes12/caca/biestable_D_1_bit.vhd"
vhdl xil_defaultlib  "../../../Practica7.srcs/sources_1/imports/Martes12/caca/biestable_D.vhd"
vhdl xil_defaultlib  "../../../Practica7.srcs/sources_1/imports/UART/bbfifo_16x8.vhd"
vhdl xil_defaultlib  "../../../Practica7.srcs/sources_1/imports/new/mux_2_entradas.vhd"
vhdl xil_defaultlib  "../../../Practica7.srcs/sources_1/imports/Picocode/picocode_s7.vhd"
vhdl xil_defaultlib  "../../../Practica7.srcs/sources_1/imports/UART/uart_tx.vhd"
vhdl xil_defaultlib  "../../../Practica7.srcs/sources_1/imports/Martes12/caca/selec_16_salidas_con_reg_y_mem_esc_lect.vhd"
vhdl xil_defaultlib  "../../../Practica7.srcs/sources_1/imports/Martes12/caca/selec_16_entradas_con_reg_y_bypass.vhd"
vhdl xil_defaultlib  "../../../Practica7.srcs/sources_1/imports/Martes12/caca/picoblaze3_empotrado_s7.vhd"
vhdl xil_defaultlib  "../../../Practica7.srcs/sources_1/imports/new/periferico_complejo.vhd"
vhdl xil_defaultlib  "../../../Practica7.srcs/sources_1/imports/Martes12/caca/Generador_CE_1KHz.vhd"
vhdl xil_defaultlib  "../../../Practica7.srcs/sources_1/imports/Martes12/Practica5/pratica5.xpr/pratica5/pratica5.srcs/sources_1/new/FD8C3.vhd"
vhdl xil_defaultlib  "../../../Practica7.srcs/sources_1/imports/Downloads/dual_port_dedicated_bram_sync_read.vhd"
vhdl xil_defaultlib  "../../../Practica7.srcs/sources_1/imports/UART/generador_baudios.vhd"
vhdl xil_defaultlib  "../../../Practica7.srcs/sources_1/imports/Martes12/Practica5/pratica5.xpr/pratica5/pratica5.srcs/sources_1/new/sistema_entero.vhd"
vhdl xil_defaultlib  "../../../Practica7.srcs/sim_1/imports/new/testbench_sistema_entero.vhd"

# Do not sort compile order
nosort
