INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/数字电路实验/实验5/lab5/lab5.srcs/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module d_ff_r
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/数字电路实验/实验5/lab5/lab5.srcs/sim_1/new/practice4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module practice4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/数字电路实验/实验5/lab5/lab5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
