<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="my8051.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="AT89C51IC2.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="AT89C51IC2.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="AT89C51IC2.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="AT89C51IC2.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="AT89C51IC2.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AT89C51IC2.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="AT89C51IC2.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="AT89C51IC2.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="AT89C51IC2.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="AT89C51IC2.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="AT89C51IC2_envsettings.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="AT89C51IC2_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="AT89C51IC2_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="AT89C51IC2_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="CLKDIV.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX2_1_busout.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SPIREG.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SPYMASTER.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ShiftReg.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="mux4_1.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="top.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1460663646" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1460663646">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460663646" xil_pn:in_ck="5225442353816998457" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1460663646">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AT89C51IC2.v"/>
      <outfile xil_pn:name="BRAM4kx8.v"/>
      <outfile xil_pn:name="CLKDIV.v"/>
      <outfile xil_pn:name="LUT_RAM_from_template02.v"/>
      <outfile xil_pn:name="MUX2_1.v"/>
      <outfile xil_pn:name="SPIREG.v"/>
      <outfile xil_pn:name="ShiftReg.v"/>
      <outfile xil_pn:name="addsub_core_.vhd"/>
      <outfile xil_pn:name="addsub_core_struc.vhd"/>
      <outfile xil_pn:name="addsub_cy_.vhd"/>
      <outfile xil_pn:name="addsub_cy_rtl.vhd"/>
      <outfile xil_pn:name="addsub_ovcy_.vhd"/>
      <outfile xil_pn:name="addsub_ovcy_rtl.vhd"/>
      <outfile xil_pn:name="alucore_.vhd"/>
      <outfile xil_pn:name="alucore_rtl.vhd"/>
      <outfile xil_pn:name="alumux_.vhd"/>
      <outfile xil_pn:name="alumux_rtl.vhd"/>
      <outfile xil_pn:name="comb_divider_.vhd"/>
      <outfile xil_pn:name="comb_divider_rtl.vhd"/>
      <outfile xil_pn:name="comb_mltplr_.vhd"/>
      <outfile xil_pn:name="comb_mltplr_rtl.vhd"/>
      <outfile xil_pn:name="control_fsm_.vhd"/>
      <outfile xil_pn:name="control_fsm_rtl.vhd"/>
      <outfile xil_pn:name="control_mem_.vhd"/>
      <outfile xil_pn:name="control_mem_rtl.vhd"/>
      <outfile xil_pn:name="dcml_adjust_.vhd"/>
      <outfile xil_pn:name="dcml_adjust_rtl.vhd"/>
      <outfile xil_pn:name="mc8051_alu_.vhd"/>
      <outfile xil_pn:name="mc8051_alu_struc.vhd"/>
      <outfile xil_pn:name="mc8051_control_.vhd"/>
      <outfile xil_pn:name="mc8051_control_struc.vhd"/>
      <outfile xil_pn:name="mc8051_core_.vhd"/>
      <outfile xil_pn:name="mc8051_core_struc.vhd"/>
      <outfile xil_pn:name="mc8051_p.vhd"/>
      <outfile xil_pn:name="mc8051_siu_.vhd"/>
      <outfile xil_pn:name="mc8051_siu_rtl.vhd"/>
      <outfile xil_pn:name="mc8051_tmrctr_.vhd"/>
      <outfile xil_pn:name="mc8051_tmrctr_rtl.vhd"/>
      <outfile xil_pn:name="mc8051_top_.vhd"/>
      <outfile xil_pn:name="mux4-1.v"/>
      <outfile xil_pn:name="toptest.v"/>
      <outfile xil_pn:name="wiz_clkgen.v"/>
    </transform>
    <transform xil_pn:end_ts="1460660423" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4873880815104816208" xil_pn:start_ts="1460660423">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460660424" xil_pn:in_ck="-4955775048319397964" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7128902619997965778" xil_pn:start_ts="1460660423">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460660424" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3633614485804133165" xil_pn:start_ts="1460660424">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460663478" xil_pn:in_ck="5225442353816998457" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1460663478">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="AT89C51IC2.v"/>
      <outfile xil_pn:name="BRAM4kx8.v"/>
      <outfile xil_pn:name="CLKDIV.v"/>
      <outfile xil_pn:name="LUT_RAM_from_template02.v"/>
      <outfile xil_pn:name="MUX2_1.v"/>
      <outfile xil_pn:name="SPIREG.v"/>
      <outfile xil_pn:name="ShiftReg.v"/>
      <outfile xil_pn:name="addsub_core_.vhd"/>
      <outfile xil_pn:name="addsub_core_struc.vhd"/>
      <outfile xil_pn:name="addsub_cy_.vhd"/>
      <outfile xil_pn:name="addsub_cy_rtl.vhd"/>
      <outfile xil_pn:name="addsub_ovcy_.vhd"/>
      <outfile xil_pn:name="addsub_ovcy_rtl.vhd"/>
      <outfile xil_pn:name="alucore_.vhd"/>
      <outfile xil_pn:name="alucore_rtl.vhd"/>
      <outfile xil_pn:name="alumux_.vhd"/>
      <outfile xil_pn:name="alumux_rtl.vhd"/>
      <outfile xil_pn:name="comb_divider_.vhd"/>
      <outfile xil_pn:name="comb_divider_rtl.vhd"/>
      <outfile xil_pn:name="comb_mltplr_.vhd"/>
      <outfile xil_pn:name="comb_mltplr_rtl.vhd"/>
      <outfile xil_pn:name="control_fsm_.vhd"/>
      <outfile xil_pn:name="control_fsm_rtl.vhd"/>
      <outfile xil_pn:name="control_mem_.vhd"/>
      <outfile xil_pn:name="control_mem_rtl.vhd"/>
      <outfile xil_pn:name="dcml_adjust_.vhd"/>
      <outfile xil_pn:name="dcml_adjust_rtl.vhd"/>
      <outfile xil_pn:name="mc8051_alu_.vhd"/>
      <outfile xil_pn:name="mc8051_alu_struc.vhd"/>
      <outfile xil_pn:name="mc8051_control_.vhd"/>
      <outfile xil_pn:name="mc8051_control_struc.vhd"/>
      <outfile xil_pn:name="mc8051_core_.vhd"/>
      <outfile xil_pn:name="mc8051_core_struc.vhd"/>
      <outfile xil_pn:name="mc8051_p.vhd"/>
      <outfile xil_pn:name="mc8051_siu_.vhd"/>
      <outfile xil_pn:name="mc8051_siu_rtl.vhd"/>
      <outfile xil_pn:name="mc8051_tmrctr_.vhd"/>
      <outfile xil_pn:name="mc8051_tmrctr_rtl.vhd"/>
      <outfile xil_pn:name="mc8051_top_.vhd"/>
      <outfile xil_pn:name="mux4-1.v"/>
      <outfile xil_pn:name="toptest.v"/>
      <outfile xil_pn:name="wiz_clkgen.v"/>
    </transform>
    <transform xil_pn:end_ts="1460663481" xil_pn:in_ck="5225442353816998457" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5098507686063897880" xil_pn:start_ts="1460663478">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1460660439" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1460660439">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460660440" xil_pn:in_ck="-1343376268739581261" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-390507126889922017" xil_pn:start_ts="1460660439">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460660440" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3633614485804133165" xil_pn:start_ts="1460660440">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460660440" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1460660440">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460660440" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5347885434374637789" xil_pn:start_ts="1460660440">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460660440" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1460660440">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460660440" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1577426672132607305" xil_pn:start_ts="1460660440">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460663625" xil_pn:in_ck="-984567873002635550" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="1704797947066652441" xil_pn:start_ts="1460663611">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AT89C51IC2.lso"/>
      <outfile xil_pn:name="AT89C51IC2.ngc"/>
      <outfile xil_pn:name="AT89C51IC2.ngr"/>
      <outfile xil_pn:name="AT89C51IC2.prj"/>
      <outfile xil_pn:name="AT89C51IC2.stx"/>
      <outfile xil_pn:name="AT89C51IC2.syr"/>
      <outfile xil_pn:name="AT89C51IC2.xst"/>
      <outfile xil_pn:name="AT89C51IC2_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1460660451" xil_pn:in_ck="4424764267628663157" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8765582860504537775" xil_pn:start_ts="1460660450">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460663634" xil_pn:in_ck="-4315084301067410104" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-6673560698757826320" xil_pn:start_ts="1460663625">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AT89C51IC2.bld"/>
      <outfile xil_pn:name="AT89C51IC2_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
