{"vcs1":{"timestamp_begin":1680276521.451213428, "rt":0.87, "ut":0.32, "st":0.17}}
{"vcselab":{"timestamp_begin":1680276522.354800145, "rt":0.81, "ut":0.24, "st":0.10}}
{"link":{"timestamp_begin":1680276523.190468835, "rt":0.25, "ut":0.07, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680276521.157325462}
{"VCS_COMP_START_TIME": 1680276521.157325462}
{"VCS_COMP_END_TIME": 1680276524.910358593}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv"}
{"vcs1": {"peak_mem": 341172}}
{"stitch_vcselab": {"peak_mem": 239076}}
