# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim do 
# Start time: 13:32:36 on Sep 02,2025
# ** Error (suppressible): (vsim-19) Failed to access library 'work' at "work".
# No such file or directory. (errno = ENOENT)
# Error loading design
# End time: 13:32:36 on Sep 02,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:33:26 on Sep 02,2025
# vlog -reportprogress 300 ALU.v "+acc" 
# -- Compiling module ALU
# -- Compiling module ALU_tb
# -- Compiling module TOP
# 
# Top level modules:
# 	TOP
# End time: 13:33:26 on Sep 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim TOP 
# Start time: 13:33:26 on Sep 02,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.TOP(fast)
# Loading work.ALU(fast)
# Loading work.ALU_tb(fast)
# a=0100 b=0001 opcode=000 y=00000101 Time=                   0
# a=0100 b=0001 opcode=001 y=00000011 Time=                  10
# a=0100 b=0001 opcode=010 y=00000100 Time=                  20
# a=0100 b=0001 opcode=011 y=00000100 Time=                  30
# a=0100 b=0001 opcode=100 y=00000001 Time=                  40
# a=0100 b=0001 opcode=101 y=00000000 Time=                  50
# a=0100 b=0001 opcode=110 y=00000000 Time=                  60
# a=0100 b=0001 opcode=111 y=01000001 Time=                  70
quit -sim
# End time: 13:34:27 on Sep 02,2025, Elapsed time: 0:01:01
# Errors: 0, Warnings: 0
