

Microchip MPLAB XC8 Assembler V3.00 build 20241204225717 
                                                                                               Mon Oct 27 04:06:44 2025

Microchip MPLAB XC8 C Compiler v3.00 (Free license) build 20241204225717 Og1 
     1                           	processor	18F4520
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,space=0,delta=1
     6                           	psect	bssCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	text0,global,reloc=2,class=CODE,space=0,delta=1
     9                           	psect	smallconst,global,reloc=2,class=SMALLCONST,space=0,delta=1,noexec
    10                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    11                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    12                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    13                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    14   000000                     
    15                           ; Generated 05/12/2024 GMT
    16                           ; 
    17                           ; Copyright Â© 2024, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution. Publication is not required when
    31                           ;        this file is used in an embedded application.
    32                           ; 
    33                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    34                           ;        software without specific prior written permission.
    35                           ; 
    36                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    37                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    38                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    39                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    40                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    41                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    42                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    43                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    44                           ; 
    45                           ; 
    46                           ; Code-generator required, PIC18F4520 Definitions
    47                           ; 
    48                           ; SFR Addresses
    49   000FE0                     bsr             equ	4064
    50   000FE9                     fsr0            equ	4073
    51   000FEA                     fsr0h           equ	4074
    52   000FE9                     fsr0l           equ	4073
    53   000FE1                     fsr1            equ	4065
    54   000FE2                     fsr1h           equ	4066
    55   000FE1                     fsr1l           equ	4065
    56   000FD9                     fsr2            equ	4057
    57   000FDA                     fsr2h           equ	4058
    58   000FD9                     fsr2l           equ	4057
    59   000FEF                     indf0           equ	4079
    60   000FE7                     indf1           equ	4071
    61   000FDF                     indf2           equ	4063
    62   000FF2                     intcon          equ	4082
    63   000000                     nvmcon          equ	0
    64   000FF9                     pcl             equ	4089
    65   000FFA                     pclath          equ	4090
    66   000FFB                     pclatu          equ	4091
    67   000FEB                     plusw0          equ	4075
    68   000FE3                     plusw1          equ	4067
    69   000FDB                     plusw2          equ	4059
    70   000FED                     postdec0        equ	4077
    71   000FE5                     postdec1        equ	4069
    72   000FDD                     postdec2        equ	4061
    73   000FEE                     postinc0        equ	4078
    74   000FE6                     postinc1        equ	4070
    75   000FDE                     postinc2        equ	4062
    76   000FEC                     preinc0         equ	4076
    77   000FE4                     preinc1         equ	4068
    78   000FDC                     preinc2         equ	4060
    79   000FF3                     prod            equ	4083
    80   000FF4                     prodh           equ	4084
    81   000FF3                     prodl           equ	4083
    82   000FD8                     status          equ	4056
    83   000FF5                     tablat          equ	4085
    84   000FF6                     tblptr          equ	4086
    85   000FF7                     tblptrh         equ	4087
    86   000FF6                     tblptrl         equ	4086
    87   000FF8                     tblptru         equ	4088
    88   000FFD                     tosl            equ	4093
    89   000FE8                     wreg            equ	4072
    90   000F80                     PORTA           equ	3968	;# 
    91   000F81                     PORTB           equ	3969	;# 
    92   000F82                     PORTC           equ	3970	;# 
    93   000F83                     PORTD           equ	3971	;# 
    94   000F84                     PORTE           equ	3972	;# 
    95   000F89                     LATA            equ	3977	;# 
    96   000F8A                     LATB            equ	3978	;# 
    97   000F8B                     LATC            equ	3979	;# 
    98   000F8C                     LATD            equ	3980	;# 
    99   000F8D                     LATE            equ	3981	;# 
   100   000F92                     TRISA           equ	3986	;# 
   101   000F92                     DDRA            equ	3986	;# 
   102   000F93                     TRISB           equ	3987	;# 
   103   000F93                     DDRB            equ	3987	;# 
   104   000F94                     TRISC           equ	3988	;# 
   105   000F94                     DDRC            equ	3988	;# 
   106   000F95                     TRISD           equ	3989	;# 
   107   000F95                     DDRD            equ	3989	;# 
   108   000F96                     TRISE           equ	3990	;# 
   109   000F96                     DDRE            equ	3990	;# 
   110   000F9B                     OSCTUNE         equ	3995	;# 
   111   000F9D                     PIE1            equ	3997	;# 
   112   000F9E                     PIR1            equ	3998	;# 
   113   000F9F                     IPR1            equ	3999	;# 
   114   000FA0                     PIE2            equ	4000	;# 
   115   000FA1                     PIR2            equ	4001	;# 
   116   000FA2                     IPR2            equ	4002	;# 
   117   000FA6                     EECON1          equ	4006	;# 
   118   000FA7                     EECON2          equ	4007	;# 
   119   000FA8                     EEDATA          equ	4008	;# 
   120   000FA9                     EEADR           equ	4009	;# 
   121   000FAB                     RCSTA           equ	4011	;# 
   122   000FAB                     RCSTA1          equ	4011	;# 
   123   000FAC                     TXSTA           equ	4012	;# 
   124   000FAC                     TXSTA1          equ	4012	;# 
   125   000FAD                     TXREG           equ	4013	;# 
   126   000FAD                     TXREG1          equ	4013	;# 
   127   000FAE                     RCREG           equ	4014	;# 
   128   000FAE                     RCREG1          equ	4014	;# 
   129   000FAF                     SPBRG           equ	4015	;# 
   130   000FAF                     SPBRG1          equ	4015	;# 
   131   000FB0                     SPBRGH          equ	4016	;# 
   132   000FB1                     T3CON           equ	4017	;# 
   133   000FB2                     TMR3            equ	4018	;# 
   134   000FB2                     TMR3L           equ	4018	;# 
   135   000FB3                     TMR3H           equ	4019	;# 
   136   000FB4                     CMCON           equ	4020	;# 
   137   000FB5                     CVRCON          equ	4021	;# 
   138   000FB6                     ECCP1AS         equ	4022	;# 
   139   000FB6                     ECCPAS          equ	4022	;# 
   140   000FB7                     PWM1CON         equ	4023	;# 
   141   000FB7                     ECCP1DEL        equ	4023	;# 
   142   000FB8                     BAUDCON         equ	4024	;# 
   143   000FB8                     BAUDCTL         equ	4024	;# 
   144   000FBA                     CCP2CON         equ	4026	;# 
   145   000FBB                     CCPR2           equ	4027	;# 
   146   000FBB                     CCPR2L          equ	4027	;# 
   147   000FBC                     CCPR2H          equ	4028	;# 
   148   000FBD                     CCP1CON         equ	4029	;# 
   149   000FBE                     CCPR1           equ	4030	;# 
   150   000FBE                     CCPR1L          equ	4030	;# 
   151   000FBF                     CCPR1H          equ	4031	;# 
   152   000FC0                     ADCON2          equ	4032	;# 
   153   000FC1                     ADCON1          equ	4033	;# 
   154   000FC2                     ADCON0          equ	4034	;# 
   155   000FC3                     ADRES           equ	4035	;# 
   156   000FC3                     ADRESL          equ	4035	;# 
   157   000FC4                     ADRESH          equ	4036	;# 
   158   000FC5                     SSPCON2         equ	4037	;# 
   159   000FC6                     SSPCON1         equ	4038	;# 
   160   000FC7                     SSPSTAT         equ	4039	;# 
   161   000FC8                     SSPADD          equ	4040	;# 
   162   000FC9                     SSPBUF          equ	4041	;# 
   163   000FCA                     T2CON           equ	4042	;# 
   164   000FCB                     PR2             equ	4043	;# 
   165   000FCB                     MEMCON          equ	4043	;# 
   166   000FCC                     TMR2            equ	4044	;# 
   167   000FCD                     T1CON           equ	4045	;# 
   168   000FCE                     TMR1            equ	4046	;# 
   169   000FCE                     TMR1L           equ	4046	;# 
   170   000FCF                     TMR1H           equ	4047	;# 
   171   000FD0                     RCON            equ	4048	;# 
   172   000FD1                     WDTCON          equ	4049	;# 
   173   000FD2                     HLVDCON         equ	4050	;# 
   174   000FD2                     LVDCON          equ	4050	;# 
   175   000FD3                     OSCCON          equ	4051	;# 
   176   000FD5                     T0CON           equ	4053	;# 
   177   000FD6                     TMR0            equ	4054	;# 
   178   000FD6                     TMR0L           equ	4054	;# 
   179   000FD7                     TMR0H           equ	4055	;# 
   180   000FD8                     STATUS          equ	4056	;# 
   181   000FD9                     FSR2            equ	4057	;# 
   182   000FD9                     FSR2L           equ	4057	;# 
   183   000FDA                     FSR2H           equ	4058	;# 
   184   000FDB                     PLUSW2          equ	4059	;# 
   185   000FDC                     PREINC2         equ	4060	;# 
   186   000FDD                     POSTDEC2        equ	4061	;# 
   187   000FDE                     POSTINC2        equ	4062	;# 
   188   000FDF                     INDF2           equ	4063	;# 
   189   000FE0                     BSR             equ	4064	;# 
   190   000FE1                     FSR1            equ	4065	;# 
   191   000FE1                     FSR1L           equ	4065	;# 
   192   000FE2                     FSR1H           equ	4066	;# 
   193   000FE3                     PLUSW1          equ	4067	;# 
   194   000FE4                     PREINC1         equ	4068	;# 
   195   000FE5                     POSTDEC1        equ	4069	;# 
   196   000FE6                     POSTINC1        equ	4070	;# 
   197   000FE7                     INDF1           equ	4071	;# 
   198   000FE8                     WREG            equ	4072	;# 
   199   000FE9                     FSR0            equ	4073	;# 
   200   000FE9                     FSR0L           equ	4073	;# 
   201   000FEA                     FSR0H           equ	4074	;# 
   202   000FEB                     PLUSW0          equ	4075	;# 
   203   000FEC                     PREINC0         equ	4076	;# 
   204   000FED                     POSTDEC0        equ	4077	;# 
   205   000FEE                     POSTINC0        equ	4078	;# 
   206   000FEF                     INDF0           equ	4079	;# 
   207   000FF0                     INTCON3         equ	4080	;# 
   208   000FF1                     INTCON2         equ	4081	;# 
   209   000FF2                     INTCON          equ	4082	;# 
   210   000FF3                     PROD            equ	4083	;# 
   211   000FF3                     PRODL           equ	4083	;# 
   212   000FF4                     PRODH           equ	4084	;# 
   213   000FF5                     TABLAT          equ	4085	;# 
   214   000FF6                     TBLPTR          equ	4086	;# 
   215   000FF6                     TBLPTRL         equ	4086	;# 
   216   000FF7                     TBLPTRH         equ	4087	;# 
   217   000FF8                     TBLPTRU         equ	4088	;# 
   218   000FF9                     PCLAT           equ	4089	;# 
   219   000FF9                     PC              equ	4089	;# 
   220   000FF9                     PCL             equ	4089	;# 
   221   000FFA                     PCLATH          equ	4090	;# 
   222   000FFB                     PCLATU          equ	4091	;# 
   223   000FFC                     STKPTR          equ	4092	;# 
   224   000FFD                     TOS             equ	4093	;# 
   225   000FFD                     TOSL            equ	4093	;# 
   226   000FFE                     TOSH            equ	4094	;# 
   227   000FFF                     TOSU            equ	4095	;# 
   228   000F81                     _PORTBbits      set	3969
   229   000F93                     _TRISB          set	3987
   230   000F92                     _TRISA          set	3986
   231   000F81                     _PORTB          set	3969
   232   000F8A                     _LATB           set	3978
   233   000F80                     _PORTA          set	3968
   234   000F89                     _LATA           set	3977
   235   000FC1                     _ADCON1         set	4033
   236                           
   237                           ; #config settings
   238                           
   239                           	psect	cinit
   240   000688                     __pcinit:
   241                           	callstack 0
   242   000688                     start_initialization:
   243                           	callstack 0
   244   000688                     __initialization:
   245                           	callstack 0
   246                           
   247                           ; Clear objects allocated to COMRAM (1 bytes)
   248   000688  6A01               	clrf	__pbssCOMRAM& (0+255),c
   249   00068A                     end_of_initialization:
   250                           	callstack 0
   251   00068A                     __end_of__initialization:
   252                           	callstack 0
   253   00068A  0100               	movlb	0
   254   00068C  EF01  F003         	goto	_main	;jump to C main() function
   255                           
   256                           	psect	bssCOMRAM
   257   000001                     __pbssCOMRAM:
   258                           	callstack 0
   259   000001                     _pattern_state:
   260                           	callstack 0
   261   000001                     	ds	1
   262                           
   263                           	psect	cstackCOMRAM
   264   000002                     __pcstackCOMRAM:
   265                           	callstack 0
   266   000002                     ??_main:
   267                           
   268                           ; 1 bytes @ 0x0
   269   000002                     	ds	1
   270                           
   271 ;;
   272 ;;Main: autosize = 0, tempsize = 1, incstack = 0, save=0
   273 ;;
   274 ;; *************** function _main *****************
   275 ;; Defined at:
   276 ;;		line 12 in file "basic.c"
   277 ;; Parameters:    Size  Location     Type
   278 ;;		None
   279 ;; Auto vars:     Size  Location     Type
   280 ;;		None
   281 ;; Return value:  Size  Location     Type
   282 ;;                  1    wreg      void 
   283 ;; Registers used:
   284 ;;		wreg, status,2, status,0
   285 ;; Tracked objects:
   286 ;;		On entry : 0/0
   287 ;;		On exit  : 0/0
   288 ;;		Unchanged: 0/0
   289 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
   290 ;;      Params:         0       0       0       0       0       0       0
   291 ;;      Locals:         0       0       0       0       0       0       0
   292 ;;      Temps:          1       0       0       0       0       0       0
   293 ;;      Totals:         1       0       0       0       0       0       0
   294 ;;Total ram usage:        1 bytes
   295 ;; This function calls:
   296 ;;		Nothing
   297 ;; This function is called by:
   298 ;;		Startup code after reset
   299 ;; This function uses a non-reentrant model
   300 ;;
   301                           
   302                           	psect	text0
   303   000602                     __ptext0:
   304                           	callstack 0
   305   000602                     _main:
   306                           	callstack 31
   307   000602                     
   308                           ;basic.c: 14: 
   309   000602  0E0F               	movlw	15
   310   000604  6EC1               	movwf	193,c	;volatile
   311   000606                     
   312                           ;basic.c: 15: 
   313   000606  6A89               	clrf	137,c	;volatile
   314   000608                     
   315                           ;basic.c: 16:     while(1) {
   316   000608  6A80               	clrf	128,c	;volatile
   317   00060A                     
   318                           ;basic.c: 17:         if (PORTBbits.RB0 == 1) {
   319   00060A  6A8A               	clrf	138,c	;volatile
   320   00060C                     
   321                           ;basic.c: 18: 
   322   00060C  6A81               	clrf	129,c	;volatile
   323   00060E                     
   324                           ;basic.c: 19:             _delay((unsigned long)((50)*(8000000/4000.0)));
   325   00060E  6A92               	clrf	146,c	;volatile
   326                           
   327                           ;basic.c: 20: 
   328   000610  0E01               	movlw	1
   329   000612  6E93               	movwf	147,c	;volatile
   330   000614                     l724:
   331                           
   332                           ;basic.c: 24:                     pattern_state++;
   333   000614  A081               	btfss	129,0,c	;volatile
   334   000616  EF0F  F003         	goto	u11
   335   00061A  EF11  F003         	goto	u10
   336   00061E                     u11:
   337   00061E  EF0A  F003         	goto	l724
   338   000622                     u10:
   339   000622                     
   340                           ;basic.c: 26:                 else{
   341   000622  0E82               	movlw	130
   342   000624  6E02               	movwf	??_main^0,c
   343   000626  0EDE               	movlw	222
   344   000628                     u67:
   345   000628  2EE8               	decfsz	wreg,f,c
   346   00062A  D7FE               	bra	u67
   347   00062C  2E02               	decfsz	??_main^0,f,c
   348   00062E  D7FC               	bra	u67
   349   000630                     
   350                           ;basic.c: 28:                 }
   351   000630  A081               	btfss	129,0,c	;volatile
   352   000632  EF1D  F003         	goto	u21
   353   000636  EF1F  F003         	goto	u20
   354   00063A                     u21:
   355   00063A  EF0A  F003         	goto	l724
   356   00063E                     u20:
   357   00063E                     
   358                           ;basic.c: 30:                 if (pattern_state > 4) {
   359   00063E  5001               	movf	_pattern_state^0,w,c
   360   000640  A4D8               	btfss	status,2,c
   361   000642  EF25  F003         	goto	u31
   362   000646  EF27  F003         	goto	u30
   363   00064A                     u31:
   364   00064A  EF2A  F003         	goto	l734
   365   00064E                     u30:
   366   00064E                     
   367                           ;basic.c: 31:                     pattern_state = 1;
   368   00064E  2A01               	incf	_pattern_state^0,f,c
   369                           
   370                           ;basic.c: 32:                 }
   371   000650  EF2D  F003         	goto	l29
   372   000654                     l734:
   373                           
   374                           ;basic.c: 34:                 LATA = pattern_state;
   375   000654  5001               	movf	_pattern_state^0,w,c
   376   000656  2401               	addwf	_pattern_state^0,w,c
   377   000658  6E01               	movwf	_pattern_state^0,c
   378   00065A                     l29:
   379                           
   380                           ;basic.c: 37:                 while(PORTBbits.RB0 == 1);
   381   00065A  0E04               	movlw	4
   382   00065C  6401               	cpfsgt	_pattern_state^0,c
   383   00065E  EF33  F003         	goto	u41
   384   000662  EF35  F003         	goto	u40
   385   000666                     u41:
   386   000666  EF37  F003         	goto	l738
   387   00066A                     u40:
   388   00066A                     
   389                           ;basic.c: 38: 
   390   00066A  0E01               	movlw	1
   391   00066C  6E01               	movwf	_pattern_state^0,c
   392   00066E                     l738:
   393                           
   394                           ;basic.c: 41:         }
   395   00066E  C001  FF89         	movff	_pattern_state,3977	;volatile
   396   000672                     l31:
   397   000672  B081               	btfsc	129,0,c	;volatile
   398   000674  EF3E  F003         	goto	u51
   399   000678  EF40  F003         	goto	u50
   400   00067C                     u51:
   401   00067C  EF39  F003         	goto	l31
   402   000680                     u50:
   403   000680  EF0A  F003         	goto	l724
   404   000684  EFFE  F03F         	goto	start
   405   000688                     __end_of_main:
   406                           	callstack 0
   407                           
   408                           	psect	smallconst
   409   000600                     __psmallconst:
   410                           	callstack 0
   411   000600  00                 	db	0
   412   000601  00                 	db	0	; dummy byte at the end
   413   000600                     __smallconst    set	__psmallconst
   414   000600                     __mediumconst   set	__psmallconst
   415   000000                     __activetblptr  equ	0
   416                           
   417                           	psect	rparam
   418   000001                     ___rparam_used  equ	1
   419   000000                     ___param_bank   equ	0
   420   000000                     __Lparam        equ	__Lrparam
   421   000000                     __Hparam        equ	__Hrparam
   422                           
   423                           	psect	idloc
   424                           
   425                           ;Config register IDLOC0 @ 0x200000
   426                           ;	unspecified, using default values
   427   200000                     	org	2097152
   428   200000  FF                 	db	255
   429                           
   430                           ;Config register IDLOC1 @ 0x200001
   431                           ;	unspecified, using default values
   432   200001                     	org	2097153
   433   200001  FF                 	db	255
   434                           
   435                           ;Config register IDLOC2 @ 0x200002
   436                           ;	unspecified, using default values
   437   200002                     	org	2097154
   438   200002  FF                 	db	255
   439                           
   440                           ;Config register IDLOC3 @ 0x200003
   441                           ;	unspecified, using default values
   442   200003                     	org	2097155
   443   200003  FF                 	db	255
   444                           
   445                           ;Config register IDLOC4 @ 0x200004
   446                           ;	unspecified, using default values
   447   200004                     	org	2097156
   448   200004  FF                 	db	255
   449                           
   450                           ;Config register IDLOC5 @ 0x200005
   451                           ;	unspecified, using default values
   452   200005                     	org	2097157
   453   200005  FF                 	db	255
   454                           
   455                           ;Config register IDLOC6 @ 0x200006
   456                           ;	unspecified, using default values
   457   200006                     	org	2097158
   458   200006  FF                 	db	255
   459                           
   460                           ;Config register IDLOC7 @ 0x200007
   461                           ;	unspecified, using default values
   462   200007                     	org	2097159
   463   200007  FF                 	db	255
   464                           
   465                           	psect	config
   466                           
   467                           ; Padding undefined space
   468   300000                     	org	3145728
   469   300000  FF                 	db	255
   470                           
   471                           ;Config register CONFIG1H @ 0x300001
   472                           ;	Oscillator Selection bits
   473                           ;	OSC = INTIO67, Internal oscillator block, port function on RA6 and RA7
   474                           ;	Fail-Safe Clock Monitor Enable bit
   475                           ;	FCMEN = 0x0, unprogrammed default
   476                           ;	Internal/External Oscillator Switchover bit
   477                           ;	IESO = 0x0, unprogrammed default
   478   300001                     	org	3145729
   479   300001  08                 	db	8
   480                           
   481                           ;Config register CONFIG2L @ 0x300002
   482                           ;	unspecified, using default values
   483                           ;	Power-up Timer Enable bit
   484                           ;	PWRT = 0x1, unprogrammed default
   485                           ;	Brown-out Reset Enable bits
   486                           ;	BOREN = 0x3, unprogrammed default
   487                           ;	Brown Out Reset Voltage bits
   488                           ;	BORV = 0x3, unprogrammed default
   489   300002                     	org	3145730
   490   300002  1F                 	db	31
   491                           
   492                           ;Config register CONFIG2H @ 0x300003
   493                           ;	Watchdog Timer Enable bit
   494                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   495                           ;	Watchdog Timer Postscale Select bits
   496                           ;	WDTPS = 0xF, unprogrammed default
   497   300003                     	org	3145731
   498   300003  1E                 	db	30
   499                           
   500                           ; Padding undefined space
   501   300004                     	org	3145732
   502   300004  FF                 	db	255
   503                           
   504                           ;Config register CONFIG3H @ 0x300005
   505                           ;	unspecified, using default values
   506                           ;	CCP2 MUX bit
   507                           ;	CCP2MX = 0x1, unprogrammed default
   508                           ;	PORTB A/D Enable bit
   509                           ;	PBADEN = 0x1, unprogrammed default
   510                           ;	Low-Power Timer1 Oscillator Enable bit
   511                           ;	LPT1OSC = 0x0, unprogrammed default
   512                           ;	MCLR Pin Enable bit
   513                           ;	MCLRE = 0x1, unprogrammed default
   514   300005                     	org	3145733
   515   300005  83                 	db	131
   516                           
   517                           ;Config register CONFIG4L @ 0x300006
   518                           ;	Stack Full/Underflow Reset Enable bit
   519                           ;	STVREN = 0x1, unprogrammed default
   520                           ;	Single-Supply ICSP Enable bit
   521                           ;	LVP = OFF, Single-Supply ICSP disabled
   522                           ;	Extended Instruction Set Enable bit
   523                           ;	XINST = 0x0, unprogrammed default
   524                           ;	Background Debugger Enable bit
   525                           ;	DEBUG = 0x1, unprogrammed default
   526   300006                     	org	3145734
   527   300006  81                 	db	129
   528                           
   529                           ; Padding undefined space
   530   300007                     	org	3145735
   531   300007  FF                 	db	255
   532                           
   533                           ;Config register CONFIG5L @ 0x300008
   534                           ;	unspecified, using default values
   535                           ;	Code Protection bit
   536                           ;	CP0 = 0x1, unprogrammed default
   537                           ;	Code Protection bit
   538                           ;	CP1 = 0x1, unprogrammed default
   539                           ;	Code Protection bit
   540                           ;	CP2 = 0x1, unprogrammed default
   541                           ;	Code Protection bit
   542                           ;	CP3 = 0x1, unprogrammed default
   543   300008                     	org	3145736
   544   300008  0F                 	db	15
   545                           
   546                           ;Config register CONFIG5H @ 0x300009
   547                           ;	unspecified, using default values
   548                           ;	Boot Block Code Protection bit
   549                           ;	CPB = 0x1, unprogrammed default
   550                           ;	Data EEPROM Code Protection bit
   551                           ;	CPD = 0x1, unprogrammed default
   552   300009                     	org	3145737
   553   300009  C0                 	db	192
   554                           
   555                           ;Config register CONFIG6L @ 0x30000A
   556                           ;	unspecified, using default values
   557                           ;	Write Protection bit
   558                           ;	WRT0 = 0x1, unprogrammed default
   559                           ;	Write Protection bit
   560                           ;	WRT1 = 0x1, unprogrammed default
   561                           ;	Write Protection bit
   562                           ;	WRT2 = 0x1, unprogrammed default
   563                           ;	Write Protection bit
   564                           ;	WRT3 = 0x1, unprogrammed default
   565   30000A                     	org	3145738
   566   30000A  0F                 	db	15
   567                           
   568                           ;Config register CONFIG6H @ 0x30000B
   569                           ;	unspecified, using default values
   570                           ;	Configuration Register Write Protection bit
   571                           ;	WRTC = 0x1, unprogrammed default
   572                           ;	Boot Block Write Protection bit
   573                           ;	WRTB = 0x1, unprogrammed default
   574                           ;	Data EEPROM Write Protection bit
   575                           ;	WRTD = 0x1, unprogrammed default
   576   30000B                     	org	3145739
   577   30000B  E0                 	db	224
   578                           
   579                           ;Config register CONFIG7L @ 0x30000C
   580                           ;	unspecified, using default values
   581                           ;	Table Read Protection bit
   582                           ;	EBTR0 = 0x1, unprogrammed default
   583                           ;	Table Read Protection bit
   584                           ;	EBTR1 = 0x1, unprogrammed default
   585                           ;	Table Read Protection bit
   586                           ;	EBTR2 = 0x1, unprogrammed default
   587                           ;	Table Read Protection bit
   588                           ;	EBTR3 = 0x1, unprogrammed default
   589   30000C                     	org	3145740
   590   30000C  0F                 	db	15
   591                           
   592                           ;Config register CONFIG7H @ 0x30000D
   593                           ;	unspecified, using default values
   594                           ;	Boot Block Table Read Protection bit
   595                           ;	EBTRB = 0x1, unprogrammed default
   596   30000D                     	org	3145741
   597   30000D  40                 	db	64
   598                           tosu	equ	0xFFF
   599                           tosh	equ	0xFFE
   600                           tosl	equ	0xFFD
   601                           stkptr	equ	0xFFC
   602                           pclatu	equ	0xFFB
   603                           pclath	equ	0xFFA
   604                           pcl	equ	0xFF9
   605                           tblptru	equ	0xFF8
   606                           tblptrh	equ	0xFF7
   607                           tblptrl	equ	0xFF6
   608                           tablat	equ	0xFF5
   609                           prodh	equ	0xFF4
   610                           prodl	equ	0xFF3
   611                           indf0	equ	0xFEF
   612                           postinc0	equ	0xFEE
   613                           postdec0	equ	0xFED
   614                           preinc0	equ	0xFEC
   615                           plusw0	equ	0xFEB
   616                           fsr0h	equ	0xFEA
   617                           fsr0l	equ	0xFE9
   618                           wreg	equ	0xFE8
   619                           indf1	equ	0xFE7
   620                           postinc1	equ	0xFE6
   621                           postdec1	equ	0xFE5
   622                           preinc1	equ	0xFE4
   623                           plusw1	equ	0xFE3
   624                           fsr1h	equ	0xFE2
   625                           fsr1l	equ	0xFE1
   626                           bsr	equ	0xFE0
   627                           indf2	equ	0xFDF
   628                           postinc2	equ	0xFDE
   629                           postdec2	equ	0xFDD
   630                           preinc2	equ	0xFDC
   631                           plusw2	equ	0xFDB
   632                           fsr2h	equ	0xFDA
   633                           fsr2l	equ	0xFD9
   634                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         1
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      1       2
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 1     1      0       0
                                              0 COMRAM     1     1      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

Address spaces:
Name               Size   Autos  Total    Usage
BIGRAM            1535      0       0      0.0%
BITBANK5           256      0       0      0.0%
BANK5              256      0       0      0.0%
BITBANK4           256      0       0      0.0%
BANK4              256      0       0      0.0%
BITBANK3           256      0       0      0.0%
BANK3              256      0       0      0.0%
BITBANK2           256      0       0      0.0%
BANK2              256      0       0      0.0%
BITBANK1           256      0       0      0.0%
BANK1              256      0       0      0.0%
BITBANK0           128      0       0      0.0%
BANK0              128      0       0      0.0%
BITCOMRAM          127      0       0      0.0%
COMRAM             127      1       2      1.6%
BITBIGSFRh         126      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       2      0.0%


Microchip Technology PIC18 Macro Assembler V3.00 build 20241204225717 
Symbol Table                                                                                   Mon Oct 27 04:06:44 2025

                     l31 0672                       l29 065A                       u10 0622  
                     u11 061E                       u20 063E                       u21 063A  
                     u30 064E                       u31 064A                       u40 066A  
                     u41 0666                       u50 0680                       u51 067C  
                     u67 0628                      l720 060C                      l712 0602  
                    l730 063E                      l722 060E                      l714 0606  
                    l732 064E                      l724 0614                      l716 0608  
                    l734 0654                      l726 0622                      l718 060A  
                    l736 066A                      l728 0630                      l738 066E  
                    wreg 0FE8                     _LATA 0F89                     _LATB 0F8A  
                   _main 0602                     start 7FFC             ___param_bank 0000  
                  ?_main 0002                    _PORTA 0F80                    _PORTB 0F81  
                  _TRISA 0F92                    _TRISB 0F93                    status 0FD8  
        __initialization 0688             __end_of_main 0688                   ??_main 0002  
          __activetblptr 0000                   _ADCON1 0FC1                   isa$std 0001  
           __mediumconst 0600               __accesstop 0080  __end_of__initialization 068A  
          ___rparam_used 0001           __pcstackCOMRAM 0002                  __Hparam 0000  
                __Lparam 0000             __psmallconst 0600                  __pcinit 0688  
                __ramtop 0600                  __ptext0 0602     end_of_initialization 068A  
              _PORTBbits 0F81      start_initialization 0688            _pattern_state 0001  
            __pbssCOMRAM 0001              __smallconst 0600                 __Hrparam 0000  
               __Lrparam 0000                 isa$xinst 0000  
