$date
	Sat Oct 22 18:50:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#809291
b111 !
1"
#809294
b111 &
b111 %
1$
#809295
0"
#809298
b10110 &
b10110 %
#809302
b1011 &
b1011 %
#809306
b100010 &
b100010 %
#809310
b10001 &
b10001 %
#809314
b110100 &
b110100 %
#809318
b11010 &
b11010 %
#809322
b1101 &
b1101 %
#809326
b101000 &
b101000 %
#809330
b10100 &
b10100 %
#809334
b1010 &
b1010 %
#809338
b101 &
b101 %
#809342
b10000 &
b10000 %
#809346
b1000 &
b1000 %
#809350
b100 &
b100 %
#809354
b10 &
b10 %
#809358
b1 &
1#
b1 %
#809362
b0 &
b0 %
0#
0$
#1776068
b1 !
1"
#1776070
b1 &
b1 %
1$
#1776071
0"
#1776074
1#
#1776078
b0 &
0#
b0 %
0$
#2813936
b1110 !
1"
#2813938
b1110 &
b1110 %
1$
#2813939
0"
#2813942
b111 &
b111 %
#2813946
b10110 &
b10110 %
#2813950
b1011 &
b1011 %
#2813954
b100010 &
b100010 %
#2813958
b10001 &
b10001 %
#2813962
b110100 &
b110100 %
#2813966
b11010 &
b11010 %
#2813970
b1101 &
b1101 %
#2813974
b101000 &
b101000 %
#2813978
b10100 &
b10100 %
#2813982
b1010 &
b1010 %
#2813986
b101 &
b101 %
#2813990
b10000 &
b10000 %
#2813994
b1000 &
b1000 %
#2813998
b100 &
b100 %
#2814002
b10 &
b10 %
#2814006
b1 &
1#
b1 %
#2814010
b0 &
b0 %
0#
0$
#4500012
