{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1667824759072 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1667824759072 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 07 20:39:18 2022 " "Processing started: Mon Nov 07 20:39:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1667824759072 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1667824759072 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu0 -c cpu0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu0 -c cpu0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1667824759073 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "Quartus II" 0 -1 1667824759248 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1667824759273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu0-behave " "Found design unit 1: cpu0-behave" {  } { { "cpu0.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/cpu0.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667824759590 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu0 " "Found entity 1: cpu0" {  } { { "cpu0.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/cpu0.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667824759590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667824759590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behave " "Found design unit 1: alu-behave" {  } { { "alu.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/alu.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667824759598 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667824759598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667824759598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ar-behave " "Found design unit 1: ar-behave" {  } { { "ar.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/ar.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667824759602 ""} { "Info" "ISGN_ENTITY_NAME" "1 ar " "Found entity 1: ar" {  } { { "ar.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/ar.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667824759602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667824759602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_dir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bus_dir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_dir-behave " "Found design unit 1: bus_dir-behave" {  } { { "bus_dir.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/bus_dir.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667824759606 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_dir " "Found entity 1: bus_dir" {  } { { "bus_dir.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/bus_dir.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667824759606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667824759606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bus_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_mux-behave " "Found design unit 1: bus_mux-behave" {  } { { "bus_mux.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/bus_mux.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667824759611 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_mux " "Found entity 1: bus_mux" {  } { { "bus_mux.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/bus_mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667824759611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667824759611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-behave " "Found design unit 1: controller-behave" {  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667824759617 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667824759617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667824759617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flag_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flag_reg-behave " "Found design unit 1: flag_reg-behave" {  } { { "flag_reg.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/flag_reg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667824759620 ""} { "Info" "ISGN_ENTITY_NAME" "1 flag_reg " "Found entity 1: flag_reg" {  } { { "flag_reg.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/flag_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667824759620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667824759620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ir-behave " "Found design unit 1: ir-behave" {  } { { "ir.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/ir.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667824759624 ""} { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "ir.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/ir.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667824759624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667824759624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-behave " "Found design unit 1: pc-behave" {  } { { "pc.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/pc.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667824759628 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/pc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667824759628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667824759628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behave " "Found design unit 1: reg-behave" {  } { { "reg.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/reg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667824759631 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667824759631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667824759631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_mux-behave " "Found design unit 1: reg_mux-behave" {  } { { "reg_mux.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/reg_mux.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667824759634 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_mux " "Found entity 1: reg_mux" {  } { { "reg_mux.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/reg_mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667824759634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667824759634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_out-behave " "Found design unit 1: reg_out-behave" {  } { { "reg_out.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/reg_out.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667824759638 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_out " "Found entity 1: reg_out" {  } { { "reg_out.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/reg_out.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667824759638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667824759638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_test-behave " "Found design unit 1: reg_test-behave" {  } { { "reg_test.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/reg_test.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667824759642 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_test " "Found entity 1: reg_test" {  } { { "reg_test.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/reg_test.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667824759642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667824759642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_testa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_testa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_testa-behave " "Found design unit 1: reg_testa-behave" {  } { { "reg_testa.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/reg_testa.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667824759646 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_testa " "Found entity 1: reg_testa" {  } { { "reg_testa.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/reg_testa.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667824759646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667824759646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t1-behave " "Found design unit 1: t1-behave" {  } { { "t1.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/t1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667824759650 ""} { "Info" "ISGN_ENTITY_NAME" "1 t1 " "Found entity 1: t1" {  } { { "t1.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/t1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667824759650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667824759650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t2-behave " "Found design unit 1: t2-behave" {  } { { "t2.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/t2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667824759654 ""} { "Info" "ISGN_ENTITY_NAME" "1 t2 " "Found entity 1: t2" {  } { { "t2.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/t2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667824759654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667824759654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t3-behave " "Found design unit 1: t3-behave" {  } { { "t3.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/t3.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667824759657 ""} { "Info" "ISGN_ENTITY_NAME" "1 t3 " "Found entity 1: t3" {  } { { "t3.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/t3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667824759657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667824759657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-behave " "Found design unit 1: timer-behave" {  } { { "timer.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/timer.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667824759663 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/timer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667824759663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667824759663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sp_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sp_reg-behave " "Found design unit 1: sp_reg-behave" {  } { { "sp_reg.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/sp_reg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667824759667 ""} { "Info" "ISGN_ENTITY_NAME" "1 sp_reg " "Found entity 1: sp_reg" {  } { { "sp_reg.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/sp_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667824759667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667824759667 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu0 " "Elaborating entity \"cpu0\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1667824759696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:f1 " "Elaborating entity \"controller\" for hierarchy \"controller:f1\"" {  } { { "cpu0.vhd" "f1" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/cpu0.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667824759699 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dest_reg controller.vhd(19) " "VHDL Process Statement warning at controller.vhd(19): inferring latch(es) for signal or variable \"dest_reg\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1667824759708 "|cpu0|controller:f1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sour_reg controller.vhd(19) " "VHDL Process Statement warning at controller.vhd(19): inferring latch(es) for signal or variable \"sour_reg\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1667824759709 "|cpu0|controller:f1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "offset controller.vhd(19) " "VHDL Process Statement warning at controller.vhd(19): inferring latch(es) for signal or variable \"offset\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1667824759709 "|cpu0|controller:f1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sci controller.vhd(19) " "VHDL Process Statement warning at controller.vhd(19): inferring latch(es) for signal or variable \"sci\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1667824759709 "|cpu0|controller:f1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sst controller.vhd(19) " "VHDL Process Statement warning at controller.vhd(19): inferring latch(es) for signal or variable \"sst\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1667824759709 "|cpu0|controller:f1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_out_sel controller.vhd(19) " "VHDL Process Statement warning at controller.vhd(19): inferring latch(es) for signal or variable \"alu_out_sel\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1667824759709 "|cpu0|controller:f1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_in_sel controller.vhd(19) " "VHDL Process Statement warning at controller.vhd(19): inferring latch(es) for signal or variable \"alu_in_sel\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1667824759709 "|cpu0|controller:f1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_func controller.vhd(19) " "VHDL Process Statement warning at controller.vhd(19): inferring latch(es) for signal or variable \"alu_func\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1667824759709 "|cpu0|controller:f1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr controller.vhd(19) " "VHDL Process Statement warning at controller.vhd(19): inferring latch(es) for signal or variable \"wr\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1667824759709 "|cpu0|controller:f1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rec controller.vhd(19) " "VHDL Process Statement warning at controller.vhd(19): inferring latch(es) for signal or variable \"rec\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1667824759709 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rec\[0\] controller.vhd(19) " "Inferred latch for \"rec\[0\]\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1667824759709 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rec\[1\] controller.vhd(19) " "Inferred latch for \"rec\[1\]\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1667824759709 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr controller.vhd(19) " "Inferred latch for \"wr\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1667824759709 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_func\[0\] controller.vhd(19) " "Inferred latch for \"alu_func\[0\]\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1667824759710 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_func\[1\] controller.vhd(19) " "Inferred latch for \"alu_func\[1\]\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1667824759710 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_func\[2\] controller.vhd(19) " "Inferred latch for \"alu_func\[2\]\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1667824759710 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_func\[3\] controller.vhd(19) " "Inferred latch for \"alu_func\[3\]\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1667824759710 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in_sel\[0\] controller.vhd(19) " "Inferred latch for \"alu_in_sel\[0\]\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1667824759710 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in_sel\[1\] controller.vhd(19) " "Inferred latch for \"alu_in_sel\[1\]\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1667824759710 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_in_sel\[2\] controller.vhd(19) " "Inferred latch for \"alu_in_sel\[2\]\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1667824759710 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sst\[0\] controller.vhd(19) " "Inferred latch for \"sst\[0\]\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1667824759710 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sst\[1\] controller.vhd(19) " "Inferred latch for \"sst\[1\]\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1667824759710 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sci\[0\] controller.vhd(19) " "Inferred latch for \"sci\[0\]\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1667824759710 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sci\[1\] controller.vhd(19) " "Inferred latch for \"sci\[1\]\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1667824759710 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "offset\[0\] controller.vhd(19) " "Inferred latch for \"offset\[0\]\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1667824759710 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "offset\[1\] controller.vhd(19) " "Inferred latch for \"offset\[1\]\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1667824759711 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "offset\[2\] controller.vhd(19) " "Inferred latch for \"offset\[2\]\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1667824759711 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "offset\[3\] controller.vhd(19) " "Inferred latch for \"offset\[3\]\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1667824759711 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "offset\[4\] controller.vhd(19) " "Inferred latch for \"offset\[4\]\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1667824759711 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "offset\[5\] controller.vhd(19) " "Inferred latch for \"offset\[5\]\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1667824759711 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "offset\[6\] controller.vhd(19) " "Inferred latch for \"offset\[6\]\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1667824759711 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "offset\[7\] controller.vhd(19) " "Inferred latch for \"offset\[7\]\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1667824759711 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sour_reg\[0\] controller.vhd(19) " "Inferred latch for \"sour_reg\[0\]\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1667824759711 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sour_reg\[1\] controller.vhd(19) " "Inferred latch for \"sour_reg\[1\]\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1667824759711 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sour_reg\[2\] controller.vhd(19) " "Inferred latch for \"sour_reg\[2\]\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1667824759711 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sour_reg\[3\] controller.vhd(19) " "Inferred latch for \"sour_reg\[3\]\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1667824759711 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_reg\[0\] controller.vhd(19) " "Inferred latch for \"dest_reg\[0\]\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1667824759711 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_reg\[1\] controller.vhd(19) " "Inferred latch for \"dest_reg\[1\]\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1667824759711 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_reg\[2\] controller.vhd(19) " "Inferred latch for \"dest_reg\[2\]\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1667824759711 "|cpu0|controller:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_reg\[3\] controller.vhd(19) " "Inferred latch for \"dest_reg\[3\]\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1667824759711 "|cpu0|controller:f1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:f2 " "Elaborating entity \"alu\" for hierarchy \"alu:f2\"" {  } { { "cpu0.vhd" "f2" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/cpu0.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667824759712 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp2 alu.vhd(16) " "VHDL Process Statement warning at alu.vhd(16): inferring latch(es) for signal or variable \"temp2\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/alu.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1667824759714 "|cpu0|alu:f2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "high_bit alu.vhd(16) " "VHDL Process Statement warning at alu.vhd(16): inferring latch(es) for signal or variable \"high_bit\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/alu.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1667824759714 "|cpu0|alu:f2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_bit alu.vhd(16) " "Inferred latch for \"high_bit\" at alu.vhd(16)" {  } { { "alu.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/alu.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1667824759714 "|cpu0|alu:f2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_reg flag_reg:f3 " "Elaborating entity \"flag_reg\" for hierarchy \"flag_reg:f3\"" {  } { { "cpu0.vhd" "f3" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/cpu0.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667824759715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:f4 " "Elaborating entity \"timer\" for hierarchy \"timer:f4\"" {  } { { "cpu0.vhd" "f4" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/cpu0.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667824759716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_testa reg_testa:f5 " "Elaborating entity \"reg_testa\" for hierarchy \"reg_testa:f5\"" {  } { { "cpu0.vhd" "f5" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/cpu0.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667824759742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir ir:f6 " "Elaborating entity \"ir\" for hierarchy \"ir:f6\"" {  } { { "cpu0.vhd" "f6" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/cpu0.vhd" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667824759744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t1 t1:f7 " "Elaborating entity \"t1\" for hierarchy \"t1:f7\"" {  } { { "cpu0.vhd" "f7" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/cpu0.vhd" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667824759745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t2 t2:f8 " "Elaborating entity \"t2\" for hierarchy \"t2:f8\"" {  } { { "cpu0.vhd" "f8" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/cpu0.vhd" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667824759746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t3 t3:f9 " "Elaborating entity \"t3\" for hierarchy \"t3:f9\"" {  } { { "cpu0.vhd" "f9" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/cpu0.vhd" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667824759747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ar ar:f10 " "Elaborating entity \"ar\" for hierarchy \"ar:f10\"" {  } { { "cpu0.vhd" "f10" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/cpu0.vhd" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667824759748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:f11 " "Elaborating entity \"pc\" for hierarchy \"pc:f11\"" {  } { { "cpu0.vhd" "f11" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/cpu0.vhd" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667824759749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_out reg_out:f12 " "Elaborating entity \"reg_out\" for hierarchy \"reg_out:f12\"" {  } { { "cpu0.vhd" "f12" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/cpu0.vhd" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667824759750 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp reg_out.vhd(16) " "Verilog HDL or VHDL warning at reg_out.vhd(16): object \"temp\" assigned a value but never read" {  } { { "reg_out.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/reg_out.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1667824759751 "|cpu0|reg_out:f12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:r0 " "Elaborating entity \"reg\" for hierarchy \"reg:r0\"" {  } { { "cpu0.vhd" "r0" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/cpu0.vhd" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667824759752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_mux reg_mux:rm " "Elaborating entity \"reg_mux\" for hierarchy \"reg_mux:rm\"" {  } { { "cpu0.vhd" "rm" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/cpu0.vhd" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667824759759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_mux bus_mux:bm " "Elaborating entity \"bus_mux\" for hierarchy \"bus_mux:bm\"" {  } { { "cpu0.vhd" "bm" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/cpu0.vhd" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667824759761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:f1\|wr " "Latch controller:f1\|wr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:f4\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal timer:f4\|WideOr3" {  } { { "timer.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/timer.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1667824761703 ""}  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1667824761703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:f1\|alu_in_sel\[0\] " "Latch controller:f1\|alu_in_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:f4\|state.s0 " "Ports D and ENA on the latch are fed by the same signal timer:f4\|state.s0" {  } { { "timer.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/timer.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1667824761704 ""}  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1667824761704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:f1\|alu_in_sel\[1\] " "Latch controller:f1\|alu_in_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:f4\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal timer:f4\|WideOr3" {  } { { "timer.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/timer.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1667824761704 ""}  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1667824761704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:f1\|alu_in_sel\[2\] " "Latch controller:f1\|alu_in_sel\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:f4\|output\[1\] " "Ports D and ENA on the latch are fed by the same signal timer:f4\|output\[1\]" {  } { { "timer.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/timer.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1667824761704 ""}  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1667824761704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:f1\|dest_reg\[1\] " "Latch controller:f1\|dest_reg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:f4\|output\[1\] " "Ports D and ENA on the latch are fed by the same signal timer:f4\|output\[1\]" {  } { { "timer.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/timer.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1667824761704 ""}  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1667824761704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:f1\|dest_reg\[0\] " "Latch controller:f1\|dest_reg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:f4\|output\[1\] " "Ports D and ENA on the latch are fed by the same signal timer:f4\|output\[1\]" {  } { { "timer.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/timer.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1667824761704 ""}  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1667824761704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:f1\|dest_reg\[3\] " "Latch controller:f1\|dest_reg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:f4\|output\[1\] " "Ports D and ENA on the latch are fed by the same signal timer:f4\|output\[1\]" {  } { { "timer.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/timer.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1667824761704 ""}  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1667824761704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:f1\|dest_reg\[2\] " "Latch controller:f1\|dest_reg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:f4\|output\[1\] " "Ports D and ENA on the latch are fed by the same signal timer:f4\|output\[1\]" {  } { { "timer.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/timer.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1667824761704 ""}  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1667824761704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:f1\|sour_reg\[1\] " "Latch controller:f1\|sour_reg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:f4\|output\[1\] " "Ports D and ENA on the latch are fed by the same signal timer:f4\|output\[1\]" {  } { { "timer.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/timer.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1667824761705 ""}  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1667824761705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:f1\|sour_reg\[0\] " "Latch controller:f1\|sour_reg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:f4\|output\[1\] " "Ports D and ENA on the latch are fed by the same signal timer:f4\|output\[1\]" {  } { { "timer.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/timer.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1667824761705 ""}  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1667824761705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:f1\|sour_reg\[3\] " "Latch controller:f1\|sour_reg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:f4\|output\[1\] " "Ports D and ENA on the latch are fed by the same signal timer:f4\|output\[1\]" {  } { { "timer.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/timer.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1667824761705 ""}  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1667824761705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:f1\|sour_reg\[2\] " "Latch controller:f1\|sour_reg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:f4\|output\[1\] " "Ports D and ENA on the latch are fed by the same signal timer:f4\|output\[1\]" {  } { { "timer.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/timer.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1667824761705 ""}  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1667824761705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:f1\|offset\[0\] " "Latch controller:f1\|offset\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir:f6\|q\[14\] " "Ports D and ENA on the latch are fed by the same signal ir:f6\|q\[14\]" {  } { { "ir.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/ir.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1667824761705 ""}  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1667824761705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:f1\|offset\[1\] " "Latch controller:f1\|offset\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir:f6\|q\[14\] " "Ports D and ENA on the latch are fed by the same signal ir:f6\|q\[14\]" {  } { { "ir.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/ir.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1667824761705 ""}  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1667824761705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:f1\|offset\[2\] " "Latch controller:f1\|offset\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir:f6\|q\[14\] " "Ports D and ENA on the latch are fed by the same signal ir:f6\|q\[14\]" {  } { { "ir.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/ir.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1667824761705 ""}  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1667824761705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:f1\|offset\[3\] " "Latch controller:f1\|offset\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir:f6\|q\[14\] " "Ports D and ENA on the latch are fed by the same signal ir:f6\|q\[14\]" {  } { { "ir.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/ir.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1667824761706 ""}  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1667824761706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:f1\|offset\[4\] " "Latch controller:f1\|offset\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir:f6\|q\[14\] " "Ports D and ENA on the latch are fed by the same signal ir:f6\|q\[14\]" {  } { { "ir.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/ir.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1667824761706 ""}  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1667824761706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:f1\|offset\[5\] " "Latch controller:f1\|offset\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir:f6\|q\[14\] " "Ports D and ENA on the latch are fed by the same signal ir:f6\|q\[14\]" {  } { { "ir.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/ir.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1667824761706 ""}  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1667824761706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:f1\|offset\[6\] " "Latch controller:f1\|offset\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir:f6\|q\[14\] " "Ports D and ENA on the latch are fed by the same signal ir:f6\|q\[14\]" {  } { { "ir.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/ir.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1667824761706 ""}  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1667824761706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:f1\|offset\[7\] " "Latch controller:f1\|offset\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir:f6\|q\[14\] " "Ports D and ENA on the latch are fed by the same signal ir:f6\|q\[14\]" {  } { { "ir.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/ir.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1667824761706 ""}  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1667824761706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:f1\|sst\[0\] " "Latch controller:f1\|sst\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:f4\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal timer:f4\|WideOr3" {  } { { "timer.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/timer.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1667824761706 ""}  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1667824761706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:f1\|sst\[1\] " "Latch controller:f1\|sst\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:f4\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal timer:f4\|WideOr3" {  } { { "timer.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/timer.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1667824761706 ""}  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1667824761706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:f1\|alu_func\[1\] " "Latch controller:f1\|alu_func\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir:f6\|q\[14\] " "Ports D and ENA on the latch are fed by the same signal ir:f6\|q\[14\]" {  } { { "ir.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/ir.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1667824761707 ""}  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1667824761707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:f1\|alu_func\[2\] " "Latch controller:f1\|alu_func\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir:f6\|q\[14\] " "Ports D and ENA on the latch are fed by the same signal ir:f6\|q\[14\]" {  } { { "ir.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/ir.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1667824761707 ""}  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1667824761707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:f1\|sci\[0\] " "Latch controller:f1\|sci\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:f4\|output\[1\] " "Ports D and ENA on the latch are fed by the same signal timer:f4\|output\[1\]" {  } { { "timer.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/timer.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1667824761707 ""}  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1667824761707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:f1\|sci\[1\] " "Latch controller:f1\|sci\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir:f6\|q\[12\] " "Ports D and ENA on the latch are fed by the same signal ir:f6\|q\[12\]" {  } { { "ir.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/ir.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1667824761707 ""}  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1667824761707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:f1\|alu_func\[0\] " "Latch controller:f1\|alu_func\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir:f6\|q\[14\] " "Ports D and ENA on the latch are fed by the same signal ir:f6\|q\[14\]" {  } { { "ir.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/ir.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1667824761707 ""}  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1667824761707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:f2\|high_bit " "Latch alu:f2\|high_bit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:f1\|alu_func\[0\] " "Ports D and ENA on the latch are fed by the same signal controller:f1\|alu_func\[0\]" {  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1667824761707 ""}  } { { "alu.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1667824761707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:f1\|rec\[1\] " "Latch controller:f1\|rec\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:f4\|output\[1\] " "Ports D and ENA on the latch are fed by the same signal timer:f4\|output\[1\]" {  } { { "timer.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/timer.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1667824761707 ""}  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1667824761707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:f1\|rec\[0\] " "Latch controller:f1\|rec\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:f4\|output\[1\] " "Ports D and ENA on the latch are fed by the same signal timer:f4\|output\[1\]" {  } { { "timer.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/timer.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1667824761708 ""}  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1667824761708 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1667824766806 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "Quartus II" 0 -1 1667824768188 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1667824768235 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824768235 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1640 " "Implemented 1640 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1667824768424 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1667824768424 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1667824768424 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1579 " "Implemented 1579 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1667824768424 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1667824768424 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 75 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4713 " "Peak virtual memory: 4713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1667824768477 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 07 20:39:28 2022 " "Processing ended: Mon Nov 07 20:39:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1667824768477 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1667824768477 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1667824768477 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1667824768477 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1667824769663 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1667824769663 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 07 20:39:29 2022 " "Processing started: Mon Nov 07 20:39:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1667824769663 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1667824769663 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cpu0 -c cpu0 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off cpu0 -c cpu0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1667824769663 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1667824769706 ""}
{ "Info" "0" "" "Project  = cpu0" {  } {  } 0 0 "Project  = cpu0" 0 0 "Fitter" 0 0 1667824769706 ""}
{ "Info" "0" "" "Revision = cpu0" {  } {  } 0 0 "Revision = cpu0" 0 0 "Fitter" 0 0 1667824769706 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "Fitter" 0 -1 1667824769777 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1667824769778 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cpu0 EP4CE30F23C8 " "Selected device EP4CE30F23C8 for design \"cpu0\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1667824769796 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1667824769825 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1667824769825 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1667824769947 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C8 " "Device EP4CE15F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1667824770151 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1667824770151 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1667824770151 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1667824770151 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1667824770151 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1667824770151 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "e:/program files/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/" { { 0 { 0 ""} 0 2065 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1667824770155 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "e:/program files/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/" { { 0 { 0 ""} 0 2067 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1667824770155 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "e:/program files/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "e:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/" { { 0 { 0 ""} 0 2069 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1667824770155 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1667824770155 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1667824770165 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1667824770166 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1667824770167 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "30 " "TimeQuest Timing Analyzer is analyzing 30 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1667824771061 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cpu0.sdc " "Synopsys Design Constraints File file not found: 'cpu0.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1667824771063 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1667824771063 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "f1\|Mux8~12\|combout " "Node \"f1\|Mux8~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824771067 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux8~8\|dataa " "Node \"f1\|Mux8~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824771067 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux8~8\|combout " "Node \"f1\|Mux8~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824771067 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux8~9\|datac " "Node \"f1\|Mux8~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824771067 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux8~9\|combout " "Node \"f1\|Mux8~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824771067 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux8~12\|dataa " "Node \"f1\|Mux8~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824771067 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux4~3\|datac " "Node \"f1\|Mux4~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824771067 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux4~3\|combout " "Node \"f1\|Mux4~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824771067 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux4~4\|datab " "Node \"f1\|Mux4~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824771067 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux4~4\|combout " "Node \"f1\|Mux4~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824771067 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux8~4\|datad " "Node \"f1\|Mux8~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824771067 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux8~4\|combout " "Node \"f1\|Mux8~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824771067 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux8~8\|datac " "Node \"f1\|Mux8~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824771067 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux8~10\|dataa " "Node \"f1\|Mux8~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824771067 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux8~10\|combout " "Node \"f1\|Mux8~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824771067 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux8~12\|datac " "Node \"f1\|Mux8~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824771067 ""}  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 32 -1 0 } } { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 296 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1667824771067 ""}
{ "Warning" "WSTA_SCC_LOOP" "15 " "Found combinational loop of 15 nodes" { { "Warning" "WSTA_SCC_NODE" "f1\|Mux9~4\|combout " "Node \"f1\|Mux9~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824771068 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux2~6\|dataa " "Node \"f1\|Mux2~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824771068 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux2~6\|combout " "Node \"f1\|Mux2~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824771068 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux9~1\|datac " "Node \"f1\|Mux9~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824771068 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux9~1\|combout " "Node \"f1\|Mux9~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824771068 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux9~4\|dataa " "Node \"f1\|Mux9~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824771068 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux9~2\|dataa " "Node \"f1\|Mux9~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824771068 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux9~2\|combout " "Node \"f1\|Mux9~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824771068 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux9~4\|datac " "Node \"f1\|Mux9~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824771068 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux7~2\|dataa " "Node \"f1\|Mux7~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824771068 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux7~2\|combout " "Node \"f1\|Mux7~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824771068 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux9~2\|datab " "Node \"f1\|Mux9~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824771068 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux9~3\|datab " "Node \"f1\|Mux9~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824771068 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux9~3\|combout " "Node \"f1\|Mux9~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824771068 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux9~4\|datad " "Node \"f1\|Mux9~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824771068 ""}  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 32 -1 0 } } { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 69 -1 0 } } { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 323 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1667824771068 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1667824771075 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1667824771075 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1667824771076 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN AB12 (CLK12, DIFFCLK_7n)) " "Automatically promoted node clk~input (placed in PIN AB12 (CLK12, DIFFCLK_7n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1667824771129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ir:f6\|q\[8\] " "Destination node ir:f6\|q\[8\]" {  } { { "ir.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/ir.vhd" 15 -1 0 } } { "e:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir:f6|q[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/" { { 0 { 0 ""} 0 240 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1667824771129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ir:f6\|q\[9\] " "Destination node ir:f6\|q\[9\]" {  } { { "ir.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/ir.vhd" 15 -1 0 } } { "e:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir:f6|q[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/" { { 0 { 0 ""} 0 239 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1667824771129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ir:f6\|q\[11\] " "Destination node ir:f6\|q\[11\]" {  } { { "ir.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/ir.vhd" 15 -1 0 } } { "e:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir:f6|q[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/" { { 0 { 0 ""} 0 237 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1667824771129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ir:f6\|q\[12\] " "Destination node ir:f6\|q\[12\]" {  } { { "ir.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/ir.vhd" 15 -1 0 } } { "e:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir:f6|q[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/" { { 0 { 0 ""} 0 236 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1667824771129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ir:f6\|q\[13\] " "Destination node ir:f6\|q\[13\]" {  } { { "ir.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/ir.vhd" 15 -1 0 } } { "e:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir:f6|q[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/" { { 0 { 0 ""} 0 235 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1667824771129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ir:f6\|q\[14\] " "Destination node ir:f6\|q\[14\]" {  } { { "ir.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/ir.vhd" 15 -1 0 } } { "e:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir:f6|q[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/" { { 0 { 0 ""} 0 234 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1667824771129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ir:f6\|q\[15\] " "Destination node ir:f6\|q\[15\]" {  } { { "ir.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/ir.vhd" 15 -1 0 } } { "e:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir:f6|q[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/" { { 0 { 0 ""} 0 233 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1667824771129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg:r0\|q\[0\] " "Destination node reg:r0\|q\[0\]" {  } { { "reg.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/reg.vhd" 14 -1 0 } } { "e:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg:r0|q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/" { { 0 { 0 ""} 0 164 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1667824771129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg:r0\|q\[1\] " "Destination node reg:r0\|q\[1\]" {  } { { "reg.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/reg.vhd" 14 -1 0 } } { "e:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg:r0|q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/" { { 0 { 0 ""} 0 163 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1667824771129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg:r0\|q\[2\] " "Destination node reg:r0\|q\[2\]" {  } { { "reg.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/reg.vhd" 14 -1 0 } } { "e:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg:r0|q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/" { { 0 { 0 ""} 0 162 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1667824771129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1667824771129 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1667824771129 ""}  } { { "cpu0.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/cpu0.vhd" 10 0 0 } } { "e:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/" { { 0 { 0 ""} 0 2059 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1667824771129 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controller:f1\|Mux84~3  " "Automatically promoted node controller:f1\|Mux84~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1667824771131 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:f1\|offset\[0\] " "Destination node controller:f1\|offset\[0\]" {  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } } { "e:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:f1|offset[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/" { { 0 { 0 ""} 0 346 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1667824771131 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:f1\|sour_reg\[1\] " "Destination node controller:f1\|sour_reg\[1\]" {  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } } { "e:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:f1|sour_reg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/" { { 0 { 0 ""} 0 343 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1667824771131 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:f1\|sour_reg\[0\] " "Destination node controller:f1\|sour_reg\[0\]" {  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } } { "e:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:f1|sour_reg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/" { { 0 { 0 ""} 0 342 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1667824771131 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:f1\|sour_reg\[3\] " "Destination node controller:f1\|sour_reg\[3\]" {  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } } { "e:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:f1|sour_reg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/" { { 0 { 0 ""} 0 345 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1667824771131 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:f1\|sour_reg\[2\] " "Destination node controller:f1\|sour_reg\[2\]" {  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } } { "e:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:f1|sour_reg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/" { { 0 { 0 ""} 0 344 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1667824771131 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:f1\|alu_func\[2\] " "Destination node controller:f1\|alu_func\[2\]" {  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } } { "e:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:f1|alu_func[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/" { { 0 { 0 ""} 0 362 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1667824771131 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:f1\|alu_func\[1\] " "Destination node controller:f1\|alu_func\[1\]" {  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } } { "e:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:f1|alu_func[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/" { { 0 { 0 ""} 0 361 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1667824771131 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:f1\|offset\[1\] " "Destination node controller:f1\|offset\[1\]" {  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } } { "e:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:f1|offset[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/" { { 0 { 0 ""} 0 347 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1667824771131 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:f1\|offset\[2\] " "Destination node controller:f1\|offset\[2\]" {  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } } { "e:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:f1|offset[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/" { { 0 { 0 ""} 0 348 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1667824771131 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:f1\|offset\[3\] " "Destination node controller:f1\|offset\[3\]" {  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } } { "e:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:f1|offset[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/" { { 0 { 0 ""} 0 349 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1667824771131 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1667824771131 ""}  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 32 -1 0 } } { "e:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:f1|Mux84~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/" { { 0 { 0 ""} 0 1978 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1667824771131 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controller:f1\|Mux12~0  " "Automatically promoted node controller:f1\|Mux12~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1667824771134 ""}  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 32 -1 0 } } { "e:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:f1|Mux12~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/" { { 0 { 0 ""} 0 1932 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1667824771134 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controller:f1\|Mux50~1  " "Automatically promoted node controller:f1\|Mux50~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1667824771134 ""}  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 32 -1 0 } } { "e:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:f1|Mux50~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/" { { 0 { 0 ""} 0 1897 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1667824771134 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1667824771528 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1667824771529 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1667824771529 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1667824771531 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1667824771532 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1667824771533 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1667824771533 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1667824771534 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1667824771604 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1667824771606 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1667824771606 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667824771701 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1667824772544 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667824772851 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1667824772864 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1667824775109 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667824775110 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1667824775552 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "31 X22_Y11 X33_Y21 " "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X22_Y11 to location X33_Y21" {  } { { "loc" "" { Generic "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/" { { 1 { 0 "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X22_Y11 to location X33_Y21"} { { 11 { 0 "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X22_Y11 to location X33_Y21"} 22 11 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1667824777569 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1667824777569 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667824783324 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1667824783325 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1667824783325 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.28 " "Total time spent on timing analysis during the Fitter is 2.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1667824783357 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1667824783420 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1667824783674 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1667824783745 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1667824784077 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667824784522 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "2 " "Following 2 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data_bus\[6\] 2.5 V D1 " "Pin data_bus\[6\] uses I/O standard 2.5 V at D1" {  } { { "e:/program files/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/quartus/quartus/bin64/pin_planner.ppl" { data_bus[6] } } } { "e:/program files/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_bus\[6\]" } } } } { "cpu0.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/cpu0.vhd" 18 0 0 } } { "e:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667824785129 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data_bus\[7\] 2.5 V E2 " "Pin data_bus\[7\] uses I/O standard 2.5 V at E2" {  } { { "e:/program files/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/quartus/quartus/bin64/pin_planner.ppl" { data_bus[7] } } } { "e:/program files/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/program files/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_bus\[7\]" } } } } { "cpu0.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/cpu0.vhd" 18 0 0 } } { "e:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1667824785129 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1667824785129 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/cpu0.fit.smsg " "Generated suppressed messages file G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/cpu0.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1667824785263 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 38 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6251 " "Peak virtual memory: 6251 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1667824786001 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 07 20:39:46 2022 " "Processing ended: Mon Nov 07 20:39:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1667824786001 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1667824786001 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1667824786001 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1667824786001 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1667824787090 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1667824787091 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 07 20:39:46 2022 " "Processing started: Mon Nov 07 20:39:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1667824787091 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1667824787091 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off cpu0 -c cpu0 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off cpu0 -c cpu0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1667824787091 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "Assembler" 0 -1 1667824787138 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1667824788140 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1667824788196 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4605 " "Peak virtual memory: 4605 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1667824788648 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 07 20:39:48 2022 " "Processing ended: Mon Nov 07 20:39:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1667824788648 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1667824788648 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1667824788648 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1667824788648 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1667824789224 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1667824789801 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1667824789801 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 07 20:39:49 2022 " "Processing started: Mon Nov 07 20:39:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1667824789801 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1667824789801 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cpu0 -c cpu0 " "Command: quartus_sta cpu0 -c cpu0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1667824789801 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1667824789847 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "Quartus II" 0 -1 1667824789874 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1667824789963 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1667824789993 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1667824789993 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "30 " "TimeQuest Timing Analyzer is analyzing 30 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1667824790203 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cpu0.sdc " "Synopsys Design Constraints File file not found: 'cpu0.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1667824790303 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1667824790304 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ir:f6\|q\[10\] ir:f6\|q\[10\] " "create_clock -period 1.000 -name ir:f6\|q\[10\] ir:f6\|q\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1667824790307 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1667824790307 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controller:f1\|alu_func\[0\] controller:f1\|alu_func\[0\] " "create_clock -period 1.000 -name controller:f1\|alu_func\[0\] controller:f1\|alu_func\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1667824790307 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1667824790307 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "f1\|Mux8~12\|combout " "Node \"f1\|Mux8~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824790309 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux4~3\|dataa " "Node \"f1\|Mux4~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824790309 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux4~3\|combout " "Node \"f1\|Mux4~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824790309 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux4~4\|dataa " "Node \"f1\|Mux4~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824790309 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux4~4\|combout " "Node \"f1\|Mux4~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824790309 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux8~4\|dataa " "Node \"f1\|Mux8~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824790309 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux8~4\|combout " "Node \"f1\|Mux8~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824790309 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux8~8\|datac " "Node \"f1\|Mux8~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824790309 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux8~8\|combout " "Node \"f1\|Mux8~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824790309 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux8~9\|datac " "Node \"f1\|Mux8~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824790309 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux8~9\|combout " "Node \"f1\|Mux8~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824790309 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux8~12\|dataa " "Node \"f1\|Mux8~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824790309 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux8~8\|datad " "Node \"f1\|Mux8~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824790309 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux8~10\|dataa " "Node \"f1\|Mux8~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824790309 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux8~10\|combout " "Node \"f1\|Mux8~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824790309 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux8~12\|datab " "Node \"f1\|Mux8~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824790309 ""}  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 32 -1 0 } } { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 296 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1667824790309 ""}
{ "Warning" "WSTA_SCC_LOOP" "15 " "Found combinational loop of 15 nodes" { { "Warning" "WSTA_SCC_NODE" "f1\|Mux9~4\|combout " "Node \"f1\|Mux9~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824790310 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux9~3\|datac " "Node \"f1\|Mux9~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824790310 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux9~3\|combout " "Node \"f1\|Mux9~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824790310 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux9~4\|dataa " "Node \"f1\|Mux9~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824790310 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux9~2\|datac " "Node \"f1\|Mux9~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824790310 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux9~2\|combout " "Node \"f1\|Mux9~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824790310 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux9~4\|datab " "Node \"f1\|Mux9~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824790310 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux7~2\|datab " "Node \"f1\|Mux7~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824790310 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux7~2\|combout " "Node \"f1\|Mux7~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824790310 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux9~2\|datad " "Node \"f1\|Mux9~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824790310 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux2~6\|datab " "Node \"f1\|Mux2~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824790310 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux2~6\|combout " "Node \"f1\|Mux2~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824790310 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux9~1\|dataa " "Node \"f1\|Mux9~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824790310 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux9~1\|combout " "Node \"f1\|Mux9~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824790310 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux9~4\|datad " "Node \"f1\|Mux9~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667824790310 ""}  } { { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 32 -1 0 } } { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 323 -1 0 } } { "controller.vhd" "" { Text "G:/Code-being-edited/CSR-basic  schVHDL OK/cpu/controller.vhd" 69 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1667824790310 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1667824790451 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1667824790452 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1667824790452 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1667824790463 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1667824790698 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1667824790698 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.172 " "Worst-case setup slack is -21.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667824790706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667824790706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.172           -5993.420 clk  " "  -21.172           -5993.420 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667824790706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.814             -16.814 controller:f1\|alu_func\[0\]  " "  -16.814             -16.814 controller:f1\|alu_func\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667824790706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.669             -85.307 ir:f6\|q\[10\]  " "   -5.669             -85.307 ir:f6\|q\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667824790706 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1667824790706 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.296 " "Worst-case hold slack is -3.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667824790733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667824790733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.296             -39.554 ir:f6\|q\[10\]  " "   -3.296             -39.554 ir:f6\|q\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667824790733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.244              -1.244 controller:f1\|alu_func\[0\]  " "   -1.244              -1.244 controller:f1\|alu_func\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667824790733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 clk  " "    0.451               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667824790733 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1667824790733 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1667824790754 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1667824790765 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667824790773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667824790773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -492.223 clk  " "   -3.000            -492.223 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667824790773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.071             -90.118 ir:f6\|q\[10\]  " "   -2.071             -90.118 ir:f6\|q\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667824790773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 controller:f1\|alu_func\[0\]  " "    0.125               0.000 controller:f1\|alu_func\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667824790773 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1667824790773 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1667824791129 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1667824791148 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1667824791546 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1667824791724 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1667824791763 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1667824791763 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.854 " "Worst-case setup slack is -19.854" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667824791800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667824791800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.854           -5618.202 clk  " "  -19.854           -5618.202 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667824791800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.819             -15.819 controller:f1\|alu_func\[0\]  " "  -15.819             -15.819 controller:f1\|alu_func\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667824791800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.359             -85.537 ir:f6\|q\[10\]  " "   -5.359             -85.537 ir:f6\|q\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667824791800 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1667824791800 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.946 " "Worst-case hold slack is -2.946" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667824791830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667824791830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.946             -36.288 ir:f6\|q\[10\]  " "   -2.946             -36.288 ir:f6\|q\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667824791830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.126              -1.126 controller:f1\|alu_func\[0\]  " "   -1.126              -1.126 controller:f1\|alu_func\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667824791830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 clk  " "    0.399               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667824791830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1667824791830 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1667824791849 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1667824791861 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667824791876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667824791876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -492.223 clk  " "   -3.000            -492.223 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667824791876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.924             -85.356 ir:f6\|q\[10\]  " "   -1.924             -85.356 ir:f6\|q\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667824791876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.194              -0.375 controller:f1\|alu_func\[0\]  " "   -0.194              -0.375 controller:f1\|alu_func\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667824791876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1667824791876 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1667824792279 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1667824792515 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1667824792529 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1667824792529 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.892 " "Worst-case setup slack is -8.892" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667824792552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667824792552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.892           -2500.695 clk  " "   -8.892           -2500.695 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667824792552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.960              -6.960 controller:f1\|alu_func\[0\]  " "   -6.960              -6.960 controller:f1\|alu_func\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667824792552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.016             -27.531 ir:f6\|q\[10\]  " "   -2.016             -27.531 ir:f6\|q\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667824792552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1667824792552 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.724 " "Worst-case hold slack is -1.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667824792585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667824792585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.724             -19.047 ir:f6\|q\[10\]  " "   -1.724             -19.047 ir:f6\|q\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667824792585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.560              -0.560 controller:f1\|alu_func\[0\]  " "   -0.560              -0.560 controller:f1\|alu_func\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667824792585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.081               0.000 clk  " "    0.081               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667824792585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1667824792585 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1667824792601 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1667824792623 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667824792642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667824792642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -345.041 clk  " "   -3.000            -345.041 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667824792642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.574             -10.685 ir:f6\|q\[10\]  " "   -0.574             -10.685 ir:f6\|q\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667824792642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.275               0.000 controller:f1\|alu_func\[0\]  " "    0.275               0.000 controller:f1\|alu_func\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1667824792642 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1667824792642 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1667824793593 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1667824793606 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 39 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1667824793999 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 07 20:39:53 2022 " "Processing ended: Mon Nov 07 20:39:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1667824793999 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1667824793999 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1667824793999 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1667824793999 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 153 s " "Quartus II Full Compilation was successful. 0 errors, 153 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1667824794896 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1667824823915 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1667824823918 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 07 20:40:23 2022 " "Processing started: Mon Nov 07 20:40:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1667824823918 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1667824823918 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp cpu0 -c cpu0 --netlist_type=sgate " "Command: quartus_npp cpu0 -c cpu0 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1667824823918 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4460 " "Peak virtual memory: 4460 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1667824824079 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 07 20:40:24 2022 " "Processing ended: Mon Nov 07 20:40:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1667824824079 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1667824824079 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1667824824079 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1667824824079 ""}
