Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Deepak\Documents\MastersDegree\EmbeddedSystems\FinalProject\FinalProjectVHDLOnly\unnamed.qsys --block-symbol-file --output-directory=C:\Users\Deepak\Documents\MastersDegree\EmbeddedSystems\FinalProject\FinalProjectVHDLOnly\unnamed --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading FinalProjectVHDLOnly/unnamed.qsys
Progress: Reading input file
Progress: Adding video_pll_0 [altera_up_avalon_video_pll 18.0]
Progress: Parameterizing module video_pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Deepak\Documents\MastersDegree\EmbeddedSystems\FinalProject\FinalProjectVHDLOnly\unnamed.qsys --synthesis=VHDL --output-directory=C:\Users\Deepak\Documents\MastersDegree\EmbeddedSystems\FinalProject\FinalProjectVHDLOnly\unnamed\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading FinalProjectVHDLOnly/unnamed.qsys
Progress: Reading input file
Progress: Adding video_pll_0 [altera_up_avalon_video_pll 18.0]
Progress: Parameterizing module video_pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: unnamed: Generating unnamed "unnamed" for QUARTUS_SYNTH
Info: video_pll_0: "unnamed" instantiated altera_up_avalon_video_pll "video_pll_0"
Info: video_pll: "video_pll_0" instantiated altera_pll "video_pll"
Info: reset_from_locked: "video_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: unnamed: Done "unnamed" with 4 modules, 5 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
