$date
	Wed Jul 16 07:39:52 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_alu_4bit $end
$var wire 1 ! Zero $end
$var wire 4 " Result [3:0] $end
$var wire 1 # Carry $end
$var reg 4 $ A [3:0] $end
$var reg 4 % B [3:0] $end
$var reg 3 & Opcode [2:0] $end
$scope module uut $end
$var wire 4 ' A [3:0] $end
$var wire 4 ( B [3:0] $end
$var wire 3 ) Opcode [2:0] $end
$var wire 1 ! Zero $end
$var reg 1 # Carry $end
$var reg 4 * Result [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1000 *
b0 )
b11 (
b101 '
b0 &
b11 %
b101 $
0#
b1000 "
0!
$end
#10000
b10 "
b10 *
b1 &
b1 )
#20000
b1 "
b1 *
b10 &
b10 )
#30000
b111 "
b111 *
b11 &
b11 )
#40000
