{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727493897026 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727493897026 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 28 13:24:56 2024 " "Processing started: Sat Sep 28 13:24:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727493897026 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727493897026 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off convolution -c convolution " "Command: quartus_map --read_settings_files=on --write_settings_files=off convolution -c convolution" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727493897026 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727493897618 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727493897618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga/synthesis/vga.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/vga.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727493907133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727493907133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "vga/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727493907133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727493907133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "vga/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727493907133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727493907133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_avalon_st_adapter " "Found entity 1: vga_avalon_st_adapter" {  } { { "vga/synthesis/submodules/vga_avalon_st_adapter.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727493907141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727493907141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_avalon_st_adapter_channel_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_avalon_st_adapter_channel_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_avalon_st_adapter_channel_adapter_0 " "Found entity 1: vga_avalon_st_adapter_channel_adapter_0" {  } { { "vga/synthesis/submodules/vga_avalon_st_adapter_channel_adapter_0.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_avalon_st_adapter_channel_adapter_0.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727493907143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727493907143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727493907143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727493907143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_video_vga_controller_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_video_vga_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_video_vga_controller_0 " "Found entity 1: vga_video_vga_controller_0" {  } { { "vga/synthesis/submodules/vga_video_vga_controller_0.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_video_vga_controller_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727493907143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727493907143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_up_video_scaler_shrink.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_video_scaler_shrink.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_shrink " "Found entity 1: altera_up_video_scaler_shrink" {  } { { "vga/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/altera_up_video_scaler_shrink.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727493907150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727493907150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_up_video_scaler_multiply_width.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_video_scaler_multiply_width.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_width " "Found entity 1: altera_up_video_scaler_multiply_width" {  } { { "vga/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727493907150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727493907150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_height " "Found entity 1: altera_up_video_scaler_multiply_height" {  } { { "vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727493907150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727493907150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_video_scaler_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_video_scaler_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_video_scaler_0 " "Found entity 1: vga_video_scaler_0" {  } { { "vga/synthesis/submodules/vga_video_scaler_0.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_video_scaler_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727493907158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727493907158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_video_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_video_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_video_pll_0 " "Found entity 1: vga_video_pll_0" {  } { { "vga/synthesis/submodules/vga_video_pll_0.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_video_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727493907158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727493907158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "vga/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727493907166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727493907166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "vga/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/altera_up_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727493907166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727493907166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_face.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_face.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_face " "Found entity 1: vga_face" {  } { { "vga/synthesis/submodules/vga_face.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_face.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727493907166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727493907166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_level_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_level_tb " "Found entity 1: top_level_tb" {  } { { "top_level_tb.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/top_level_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727493907174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727493907174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/top_level.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727493907176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727493907176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_face_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_face_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_face_tb " "Found entity 1: vga_face_tb" {  } { { "vga_face_tb.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga_face_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727493907176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727493907176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_face.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_face.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_face " "Found entity 1: vga_face" {  } { { "vga_face.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga_face.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727493907186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727493907186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convolution_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file convolution_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convolution_tb " "Found entity 1: convolution_tb" {  } { { "convolution_tb.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/convolution_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727493907186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727493907186 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "convolution.sv(214) " "Verilog HDL information at convolution.sv(214): always construct contains both blocking and non-blocking assignments" {  } { { "convolution.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/convolution.sv" 214 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727493907190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convolution.sv 1 1 " "Found 1 design units, including 1 entities, in source file convolution.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convolution " "Found entity 1: convolution" {  } { { "convolution.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/convolution.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727493907190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727493907190 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x_valid vga_face.sv(303) " "Verilog HDL Implicit Net warning at vga_face.sv(303): created implicit net for \"x_valid\"" {  } { { "vga/synthesis/submodules/vga_face.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_face.sv" 303 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727493907190 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x_valid vga_face.sv(303) " "Verilog HDL Implicit Net warning at vga_face.sv(303): created implicit net for \"x_valid\"" {  } { { "vga_face.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga_face.sv" 303 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727493907190 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727493907359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:u_vga " "Elaborating entity \"vga\" for hierarchy \"vga:u_vga\"" {  } { { "top_level.sv" "u_vga" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/top_level.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727493907375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_face vga:u_vga\|vga_face:vga_face_0 " "Elaborating entity \"vga_face\" for hierarchy \"vga:u_vga\|vga_face:vga_face_0\"" {  } { { "vga/synthesis/vga.v" "vga_face_0" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/vga.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727493907375 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_valid vga_face.sv(303) " "Verilog HDL or VHDL warning at vga_face.sv(303): object \"x_valid\" assigned a value but never read" {  } { { "vga/synthesis/submodules/vga_face.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_face.sv" 303 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1727493907375 "|top_level|vga:u_vga|vga_face:vga_face_0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "stewart_face vga_face.sv(33) " "Verilog HDL warning at vga_face.sv(33): object stewart_face used but never assigned" {  } { { "vga/synthesis/submodules/vga_face.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_face.sv" 33 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1727493907608 "|top_level|vga:u_vga|vga_face:vga_face_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hand_shake vga_face.sv(306) " "Verilog HDL or VHDL warning at vga_face.sv(306): object \"hand_shake\" assigned a value but never read" {  } { { "vga/synthesis/submodules/vga_face.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_face.sv" 306 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1727493907616 "|top_level|vga:u_vga|vga_face:vga_face_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_face.sv(176) " "Verilog HDL assignment warning at vga_face.sv(176): truncated value with size 32 to match size of target (9)" {  } { { "vga/synthesis/submodules/vga_face.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_face.sv" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727493908280 "|top_level|vga:u_vga|vga_face:vga_face_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 vga_face.sv(242) " "Verilog HDL assignment warning at vga_face.sv(242): truncated value with size 12 to match size of target (8)" {  } { { "vga/synthesis/submodules/vga_face.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_face.sv" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727493909096 "|top_level|vga:u_vga|vga_face:vga_face_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 vga_face.sv(243) " "Verilog HDL assignment warning at vga_face.sv(243): truncated value with size 12 to match size of target (8)" {  } { { "vga/synthesis/submodules/vga_face.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_face.sv" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727493909096 "|top_level|vga:u_vga|vga_face:vga_face_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 vga_face.sv(244) " "Verilog HDL assignment warning at vga_face.sv(244): truncated value with size 12 to match size of target (8)" {  } { { "vga/synthesis/submodules/vga_face.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_face.sv" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727493909096 "|top_level|vga:u_vga|vga_face:vga_face_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_face.sv(331) " "Verilog HDL assignment warning at vga_face.sv(331): truncated value with size 32 to match size of target (19)" {  } { { "vga/synthesis/submodules/vga_face.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_face.sv" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727493909112 "|top_level|vga:u_vga|vga_face:vga_face_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_face.sv(332) " "Verilog HDL assignment warning at vga_face.sv(332): truncated value with size 32 to match size of target (19)" {  } { { "vga/synthesis/submodules/vga_face.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_face.sv" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727493909112 "|top_level|vga:u_vga|vga_face:vga_face_0"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "h_3x3 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"h_3x3\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1727493909968 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "shift_reg_0 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"shift_reg_0\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1727493909968 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "shift_reg_1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"shift_reg_1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1727493909968 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "shift_reg_2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"shift_reg_2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1727493909968 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "row_buffer_0 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"row_buffer_0\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1727493909968 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "row_buffer_1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"row_buffer_1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1727493909968 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "row_buffer_2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"row_buffer_2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1727493909968 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "stage1_mult_result_0 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"stage1_mult_result_0\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1727493909968 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "stage1_mult_result_1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"stage1_mult_result_1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1727493909968 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "stage1_mult_result_2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"stage1_mult_result_2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1727493909968 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "stage2_mult_result_0 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"stage2_mult_result_0\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1727493909968 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "stage2_mult_result_1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"stage2_mult_result_1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1727493909968 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "stage2_mult_result_2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"stage2_mult_result_2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1727493909968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_video_pll_0 vga:u_vga\|vga_video_pll_0:video_pll_0 " "Elaborating entity \"vga_video_pll_0\" for hierarchy \"vga:u_vga\|vga_video_pll_0:video_pll_0\"" {  } { { "vga/synthesis/vga.v" "video_pll_0" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/vga.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727493910064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll vga:u_vga\|vga_video_pll_0:video_pll_0\|altera_up_altpll:video_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"vga:u_vga\|vga_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\"" {  } { { "vga/synthesis/submodules/vga_video_pll_0.v" "video_pll" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_video_pll_0.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727493910064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga:u_vga\|vga_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"vga:u_vga\|vga_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "vga/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727493910096 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:u_vga\|vga_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"vga:u_vga\|vga_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "vga/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727493910104 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:u_vga\|vga_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"vga:u_vga\|vga_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 3 " "Parameter \"clk2_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910104 ""}  } { { "vga/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727493910104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_8fb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_8fb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_8fb2 " "Found entity 1: altpll_8fb2" {  } { { "db/altpll_8fb2.tdf" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/db/altpll_8fb2.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727493910160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727493910160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_8fb2 vga:u_vga\|vga_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated " "Elaborating entity \"altpll_8fb2\" for hierarchy \"vga:u_vga\|vga_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727493910160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal vga:u_vga\|vga_video_pll_0:video_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"vga:u_vga\|vga_video_pll_0:video_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "vga/synthesis/submodules/vga_video_pll_0.v" "reset_from_locked" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_video_pll_0.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727493910168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_video_scaler_0 vga:u_vga\|vga_video_scaler_0:video_scaler_0 " "Elaborating entity \"vga_video_scaler_0\" for hierarchy \"vga:u_vga\|vga_video_scaler_0:video_scaler_0\"" {  } { { "vga/synthesis/vga.v" "video_scaler_0" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/vga.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727493910168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_height vga:u_vga\|vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height " "Elaborating entity \"altera_up_video_scaler_multiply_height\" for hierarchy \"vga:u_vga\|vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\"" {  } { { "vga/synthesis/submodules/vga_video_scaler_0.v" "Multiply_Height" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_video_scaler_0.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727493910168 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(208) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(208): truncated value with size 32 to match size of target (9)" {  } { { "vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727493910176 "|top_level|vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(224) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(224): truncated value with size 32 to match size of target (9)" {  } { { "vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727493910176 "|top_level|vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_height.v(235) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(235): truncated value with size 32 to match size of target (1)" {  } { { "vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727493910176 "|top_level|vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo vga:u_vga\|vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"vga:u_vga\|vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "Multiply_Height_FIFO" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727493910416 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:u_vga\|vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborated megafunction instantiation \"vga:u_vga\|vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727493910416 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:u_vga\|vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Instantiated megafunction \"vga:u_vga\|vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 321 " "Parameter \"lpm_numwords\" = \"321\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493910416 ""}  } { { "vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727493910416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ci31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ci31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ci31 " "Found entity 1: scfifo_ci31" {  } { { "db/scfifo_ci31.tdf" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/db/scfifo_ci31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727493910472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727493910472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ci31 vga:u_vga\|vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated " "Elaborating entity \"scfifo_ci31\" for hierarchy \"vga:u_vga\|vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727493910472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_v931.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_v931.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_v931 " "Found entity 1: a_dpfifo_v931" {  } { { "db/a_dpfifo_v931.tdf" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/db/a_dpfifo_v931.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727493910488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727493910488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_v931 vga:u_vga\|vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo " "Elaborating entity \"a_dpfifo_v931\" for hierarchy \"vga:u_vga\|vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\"" {  } { { "db/scfifo_ci31.tdf" "dpfifo" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/db/scfifo_ci31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727493910488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tb1 " "Found entity 1: altsyncram_5tb1" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/db/altsyncram_5tb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727493910552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727493910552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tb1 vga:u_vga\|vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram " "Elaborating entity \"altsyncram_5tb1\" for hierarchy \"vga:u_vga\|vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\"" {  } { { "db/a_dpfifo_v931.tdf" "FIFOram" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/db/a_dpfifo_v931.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727493910552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ms8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ms8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ms8 " "Found entity 1: cmpr_ms8" {  } { { "db/cmpr_ms8.tdf" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/db/cmpr_ms8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727493910608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727493910608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ms8 vga:u_vga\|vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cmpr_ms8:almost_full_comparer " "Elaborating entity \"cmpr_ms8\" for hierarchy \"vga:u_vga\|vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cmpr_ms8:almost_full_comparer\"" {  } { { "db/a_dpfifo_v931.tdf" "almost_full_comparer" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/db/a_dpfifo_v931.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727493910608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ms8 vga:u_vga\|vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cmpr_ms8:three_comparison " "Elaborating entity \"cmpr_ms8\" for hierarchy \"vga:u_vga\|vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cmpr_ms8:three_comparison\"" {  } { { "db/a_dpfifo_v931.tdf" "three_comparison" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/db/a_dpfifo_v931.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727493910608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ab " "Found entity 1: cntr_1ab" {  } { { "db/cntr_1ab.tdf" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/db/cntr_1ab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727493910664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727493910664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ab vga:u_vga\|vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_1ab:rd_ptr_msb " "Elaborating entity \"cntr_1ab\" for hierarchy \"vga:u_vga\|vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_1ab:rd_ptr_msb\"" {  } { { "db/a_dpfifo_v931.tdf" "rd_ptr_msb" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/db/a_dpfifo_v931.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727493910664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ea7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ea7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ea7 " "Found entity 1: cntr_ea7" {  } { { "db/cntr_ea7.tdf" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/db/cntr_ea7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727493910720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727493910720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ea7 vga:u_vga\|vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_ea7:usedw_counter " "Elaborating entity \"cntr_ea7\" for hierarchy \"vga:u_vga\|vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_ea7:usedw_counter\"" {  } { { "db/a_dpfifo_v931.tdf" "usedw_counter" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/db/a_dpfifo_v931.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727493910720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2ab " "Found entity 1: cntr_2ab" {  } { { "db/cntr_2ab.tdf" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/db/cntr_2ab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727493910776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727493910776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2ab vga:u_vga\|vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr " "Elaborating entity \"cntr_2ab\" for hierarchy \"vga:u_vga\|vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\"" {  } { { "db/a_dpfifo_v931.tdf" "wr_ptr" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/db/a_dpfifo_v931.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727493910776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_width vga:u_vga\|vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_width:Multiply_Width " "Elaborating entity \"altera_up_video_scaler_multiply_width\" for hierarchy \"vga:u_vga\|vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_width:Multiply_Width\"" {  } { { "vga/synthesis/submodules/vga_video_scaler_0.v" "Multiply_Width" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_video_scaler_0.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727493910776 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 altera_up_video_scaler_multiply_width.v(132) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(132): truncated value with size 2 to match size of target (1)" {  } { { "vga/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727493910776 "|top_level|vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_width.v(175) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(175): truncated value with size 32 to match size of target (1)" {  } { { "vga/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727493910776 "|top_level|vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_video_vga_controller_0 vga:u_vga\|vga_video_vga_controller_0:video_vga_controller_0 " "Elaborating entity \"vga_video_vga_controller_0\" for hierarchy \"vga:u_vga\|vga_video_vga_controller_0:video_vga_controller_0\"" {  } { { "vga/synthesis/vga.v" "video_vga_controller_0" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/vga.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727493910784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing vga:u_vga\|vga_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"vga:u_vga\|vga_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "vga/synthesis/submodules/vga_video_vga_controller_0.v" "VGA_Timing" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_video_vga_controller_0.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727493910784 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(199) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10)" {  } { { "vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727493910784 "|top_level|vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(200) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10)" {  } { { "vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727493910784 "|top_level|vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_avalon_st_adapter vga:u_vga\|vga_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"vga_avalon_st_adapter\" for hierarchy \"vga:u_vga\|vga_avalon_st_adapter:avalon_st_adapter\"" {  } { { "vga/synthesis/vga.v" "avalon_st_adapter" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/vga.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727493910784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_avalon_st_adapter_channel_adapter_0 vga:u_vga\|vga_avalon_st_adapter:avalon_st_adapter\|vga_avalon_st_adapter_channel_adapter_0:channel_adapter_0 " "Elaborating entity \"vga_avalon_st_adapter_channel_adapter_0\" for hierarchy \"vga:u_vga\|vga_avalon_st_adapter:avalon_st_adapter\|vga_avalon_st_adapter_channel_adapter_0:channel_adapter_0\"" {  } { { "vga/synthesis/submodules/vga_avalon_st_adapter.v" "channel_adapter_0" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_avalon_st_adapter.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727493910792 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel vga_avalon_st_adapter_channel_adapter_0.sv(78) " "Verilog HDL or VHDL warning at vga_avalon_st_adapter_channel_adapter_0.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "vga/synthesis/submodules/vga_avalon_st_adapter_channel_adapter_0.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_avalon_st_adapter_channel_adapter_0.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1727493910792 "|top_level|vga:u_vga|vga_avalon_st_adapter:avalon_st_adapter|vga_avalon_st_adapter_channel_adapter_0:channel_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 vga_avalon_st_adapter_channel_adapter_0.sv(90) " "Verilog HDL assignment warning at vga_avalon_st_adapter_channel_adapter_0.sv(90): truncated value with size 2 to match size of target (1)" {  } { { "vga/synthesis/submodules/vga_avalon_st_adapter_channel_adapter_0.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_avalon_st_adapter_channel_adapter_0.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727493910792 "|top_level|vga:u_vga|vga_avalon_st_adapter:avalon_st_adapter|vga_avalon_st_adapter_channel_adapter_0:channel_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller vga:u_vga\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"vga:u_vga\|altera_reset_controller:rst_controller\"" {  } { { "vga/synthesis/vga.v" "rst_controller" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/vga.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727493910792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer vga:u_vga\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"vga:u_vga\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "vga/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727493910792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer vga:u_vga\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"vga:u_vga\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "vga/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727493910792 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "vga/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1727493911048 "|top_level|vga:u_vga|vga_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "vga:u_vga\|video_scaler_0_avalon_scaler_source_channel\[1\] " "Net \"vga:u_vga\|video_scaler_0_avalon_scaler_source_channel\[1\]\" is missing source, defaulting to GND" {  } { { "vga/synthesis/vga.v" "video_scaler_0_avalon_scaler_source_channel\[1\]" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/vga.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1727493911056 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1727493911056 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga:u_vga\|vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[0\] " "Synthesized away node \"vga:u_vga\|vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/db/altsyncram_5tb1.tdf" 38 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/db/a_dpfifo_v931.tdf" 45 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/db/scfifo_ci31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "vga/synthesis/submodules/vga_video_scaler_0.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_video_scaler_0.v" 177 0 0 } } { "vga/synthesis/vga.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/vga.v" 78 0 0 } } { "top_level.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/top_level.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727493911240 "|top_level|vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga:u_vga\|vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[1\] " "Synthesized away node \"vga:u_vga\|vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/db/altsyncram_5tb1.tdf" 68 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/db/a_dpfifo_v931.tdf" 45 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/db/scfifo_ci31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "vga/synthesis/submodules/vga_video_scaler_0.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_video_scaler_0.v" 177 0 0 } } { "vga/synthesis/vga.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/vga.v" 78 0 0 } } { "top_level.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/top_level.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727493911240 "|top_level|vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga:u_vga\|vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[10\] " "Synthesized away node \"vga:u_vga\|vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/db/altsyncram_5tb1.tdf" 338 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/db/a_dpfifo_v931.tdf" 45 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/db/scfifo_ci31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "vga/synthesis/submodules/vga_video_scaler_0.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_video_scaler_0.v" 177 0 0 } } { "vga/synthesis/vga.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/vga.v" 78 0 0 } } { "top_level.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/top_level.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727493911240 "|top_level|vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga:u_vga\|vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[11\] " "Synthesized away node \"vga:u_vga\|vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/db/altsyncram_5tb1.tdf" 368 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/db/a_dpfifo_v931.tdf" 45 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/db/scfifo_ci31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "vga/synthesis/submodules/vga_video_scaler_0.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_video_scaler_0.v" 177 0 0 } } { "vga/synthesis/vga.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/vga.v" 78 0 0 } } { "top_level.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/top_level.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727493911240 "|top_level|vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga:u_vga\|vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[20\] " "Synthesized away node \"vga:u_vga\|vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/db/altsyncram_5tb1.tdf" 638 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/db/a_dpfifo_v931.tdf" 45 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/db/scfifo_ci31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "vga/synthesis/submodules/vga_video_scaler_0.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_video_scaler_0.v" 177 0 0 } } { "vga/synthesis/vga.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/vga.v" 78 0 0 } } { "top_level.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/top_level.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727493911240 "|top_level|vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga:u_vga\|vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[21\] " "Synthesized away node \"vga:u_vga\|vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/db/altsyncram_5tb1.tdf" 668 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/db/a_dpfifo_v931.tdf" 45 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/db/scfifo_ci31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "vga/synthesis/submodules/vga_video_scaler_0.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_video_scaler_0.v" 177 0 0 } } { "vga/synthesis/vga.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/vga.v" 78 0 0 } } { "top_level.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/top_level.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727493911240 "|top_level|vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga:u_vga\|vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[31\] " "Synthesized away node \"vga:u_vga\|vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/db/altsyncram_5tb1.tdf" 968 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/db/a_dpfifo_v931.tdf" 45 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/db/scfifo_ci31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "vga/synthesis/submodules/vga_video_scaler_0.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_video_scaler_0.v" 177 0 0 } } { "vga/synthesis/vga.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/vga.v" 78 0 0 } } { "top_level.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/top_level.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727493911240 "|top_level|vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1727493911240 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1727493911240 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "vga:u_vga\|vga_face:vga_face_0\|stewart_face_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"vga:u_vga\|vga_face:vga_face_0\|stewart_face_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727493915444 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727493915444 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 17 " "Parameter WIDTHAD_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727493915444 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 76800 " "Parameter NUMWORDS_A set to 76800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727493915444 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727493915444 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727493915444 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727493915444 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727493915444 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727493915444 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE stewart.mif " "Parameter INIT_FILE set to stewart.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727493915444 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1727493915444 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1727493915444 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "11 " "Inferred 11 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "vga:u_vga\|vga_face:vga_face_0\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga:u_vga\|vga_face:vga_face_0\|Mult2\"" {  } { { "vga/synthesis/submodules/vga_face.sv" "Mult2" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_face.sv" 244 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1727493915444 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga:u_vga\|vga_face:vga_face_0\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga:u_vga\|vga_face:vga_face_0\|Mult3\"" {  } { { "vga/synthesis/submodules/vga_face.sv" "Mult3" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_face.sv" 242 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1727493915444 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga:u_vga\|vga_face:vga_face_0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga:u_vga\|vga_face:vga_face_0\|Mult1\"" {  } { { "vga/synthesis/submodules/vga_face.sv" "Mult1" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_face.sv" 243 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1727493915444 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga:u_vga\|vga_face:vga_face_0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga:u_vga\|vga_face:vga_face_0\|Mult0\"" {  } { { "vga/synthesis/submodules/vga_face.sv" "Mult0" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_face.sv" 242 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1727493915444 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga:u_vga\|vga_face:vga_face_0\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga:u_vga\|vga_face:vga_face_0\|Mult6\"" {  } { { "vga/synthesis/submodules/vga_face.sv" "Mult6" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_face.sv" 242 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1727493915444 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga:u_vga\|vga_face:vga_face_0\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga:u_vga\|vga_face:vga_face_0\|Mult12\"" {  } { { "vga/synthesis/submodules/vga_face.sv" "Mult12" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_face.sv" 242 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1727493915444 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga:u_vga\|vga_face:vga_face_0\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga:u_vga\|vga_face:vga_face_0\|Mult9\"" {  } { { "vga/synthesis/submodules/vga_face.sv" "Mult9" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_face.sv" 242 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1727493915444 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga:u_vga\|vga_face:vga_face_0\|Mult18 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga:u_vga\|vga_face:vga_face_0\|Mult18\"" {  } { { "vga/synthesis/submodules/vga_face.sv" "Mult18" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_face.sv" 242 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1727493915444 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga:u_vga\|vga_face:vga_face_0\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga:u_vga\|vga_face:vga_face_0\|Mult15\"" {  } { { "vga/synthesis/submodules/vga_face.sv" "Mult15" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_face.sv" 242 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1727493915444 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga:u_vga\|vga_face:vga_face_0\|Mult24 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga:u_vga\|vga_face:vga_face_0\|Mult24\"" {  } { { "vga/synthesis/submodules/vga_face.sv" "Mult24" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_face.sv" 242 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1727493915444 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga:u_vga\|vga_face:vga_face_0\|Mult21 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga:u_vga\|vga_face:vga_face_0\|Mult21\"" {  } { { "vga/synthesis/submodules/vga_face.sv" "Mult21" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_face.sv" 242 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1727493915444 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1727493915444 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:u_vga\|vga_face:vga_face_0\|altsyncram:stewart_face_rtl_0 " "Elaborated megafunction instantiation \"vga:u_vga\|vga_face:vga_face_0\|altsyncram:stewart_face_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727493915516 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:u_vga\|vga_face:vga_face_0\|altsyncram:stewart_face_rtl_0 " "Instantiated megafunction \"vga:u_vga\|vga_face:vga_face_0\|altsyncram:stewart_face_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493915516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493915516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493915516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493915516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493915516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493915516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493915516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493915516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493915516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE stewart.mif " "Parameter \"INIT_FILE\" = \"stewart.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493915516 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727493915516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sm41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sm41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sm41 " "Found entity 1: altsyncram_sm41" {  } { { "db/altsyncram_sm41.tdf" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/db/altsyncram_sm41.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727493915596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727493915596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u9a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u9a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u9a " "Found entity 1: decode_u9a" {  } { { "db/decode_u9a.tdf" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/db/decode_u9a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727493915660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727493915660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0qb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0qb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0qb " "Found entity 1: mux_0qb" {  } { { "db/mux_0qb.tdf" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/db/mux_0qb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727493915716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727493915716 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult2\"" {  } { { "vga/synthesis/submodules/vga_face.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_face.sv" 244 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727493915748 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult2 " "Instantiated megafunction \"vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493915748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 1 " "Parameter \"LPM_WIDTHB\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493915748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 5 " "Parameter \"LPM_WIDTHP\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493915748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 5 " "Parameter \"LPM_WIDTHR\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493915748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493915748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493915748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493915748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493915748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493915748 ""}  } { { "vga/synthesis/submodules/vga_face.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_face.sv" 244 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727493915748 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult2\|multcore:mult_core vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "vga/synthesis/submodules/vga_face.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_face.sv" 244 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727493915788 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult2\|multcore:mult_core\|lpm_add_sub:adder vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult2\|multcore:mult_core\|lpm_add_sub:adder\", which is child of megafunction instantiation \"vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 440 6 0 } } { "vga/synthesis/submodules/vga_face.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_face.sv" 244 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727493915820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g4h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_g4h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g4h " "Found entity 1: add_sub_g4h" {  } { { "db/add_sub_g4h.tdf" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/db/add_sub_g4h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727493915876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727493915876 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult2\|altshift:external_latency_ffs vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "vga/synthesis/submodules/vga_face.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_face.sv" 244 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727493915892 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult3\"" {  } { { "vga/synthesis/submodules/vga_face.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_face.sv" 242 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727493915900 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult3 " "Instantiated megafunction \"vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493915900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 2 " "Parameter \"LPM_WIDTHB\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493915900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 6 " "Parameter \"LPM_WIDTHP\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493915900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 6 " "Parameter \"LPM_WIDTHR\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493915900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493915900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493915900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493915900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493915900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493915900 ""}  } { { "vga/synthesis/submodules/vga_face.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_face.sv" 242 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727493915900 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult3\|multcore:mult_core vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult3\|multcore:mult_core\", which is child of megafunction instantiation \"vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult3\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "vga/synthesis/submodules/vga_face.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_face.sv" 242 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727493915900 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult3\|multcore:mult_core\|mul_lfrg:mul_lfrg_first_mod vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult3\|multcore:mult_core\|mul_lfrg:mul_lfrg_first_mod\", which is child of megafunction instantiation \"vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult3\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 299 9 0 } } { "vga/synthesis/submodules/vga_face.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_face.sv" 242 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727493915924 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult3\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 397 9 0 } } { "vga/synthesis/submodules/vga_face.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_face.sv" 242 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727493915940 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "vga/synthesis/submodules/vga_face.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_face.sv" 242 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727493915948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cfh " "Found entity 1: add_sub_cfh" {  } { { "db/add_sub_cfh.tdf" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/db/add_sub_cfh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727493916004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727493916004 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult3\|multcore:mult_core\|mul_lfrg:\$00030 vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult3\|multcore:mult_core\|mul_lfrg:\$00030\", which is child of megafunction instantiation \"vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult3\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 959 39 0 } } { "vga/synthesis/submodules/vga_face.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_face.sv" 242 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727493916004 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult3\|multcore:mult_core\|mul_lfrg:\$00032 vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult3\|multcore:mult_core\|mul_lfrg:\$00032\", which is child of megafunction instantiation \"vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult3\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 971 44 0 } } { "vga/synthesis/submodules/vga_face.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_face.sv" 242 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727493916012 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult3\|altshift:external_latency_ffs vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult3\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult3\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "vga/synthesis/submodules/vga_face.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_face.sv" 242 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727493916012 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult12 " "Elaborated megafunction instantiation \"vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult12\"" {  } { { "vga/synthesis/submodules/vga_face.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_face.sv" 242 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727493916052 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult12 " "Instantiated megafunction \"vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493916052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493916052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 8 " "Parameter \"LPM_WIDTHP\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493916052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 8 " "Parameter \"LPM_WIDTHR\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493916052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493916052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493916052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493916052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493916052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727493916052 ""}  } { { "vga/synthesis/submodules/vga_face.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_face.sv" 242 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727493916052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_g1t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_g1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_g1t " "Found entity 1: mult_g1t" {  } { { "db/mult_g1t.tdf" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/db/mult_g1t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727493916108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727493916108 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult12\|mult_g1t:auto_generated\|le2a\[4\] " "Synthesized away node \"vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult12\|mult_g1t:auto_generated\|le2a\[4\]\"" {  } { { "db/mult_g1t.tdf" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/db/mult_g1t.tdf" 40 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "vga/synthesis/submodules/vga_face.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_face.sv" 242 -1 0 } } { "vga/synthesis/vga.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/vga.v" 55 0 0 } } { "top_level.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/top_level.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727493916284 "|top_level|vga:u_vga|vga_face:vga_face_0|lpm_mult:Mult12|mult_g1t:auto_generated|le2a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult12\|mult_g1t:auto_generated\|le2a\[3\] " "Synthesized away node \"vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult12\|mult_g1t:auto_generated\|le2a\[3\]\"" {  } { { "db/mult_g1t.tdf" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/db/mult_g1t.tdf" 40 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "vga/synthesis/submodules/vga_face.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_face.sv" 242 -1 0 } } { "vga/synthesis/vga.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/vga.v" 55 0 0 } } { "top_level.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/top_level.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727493916284 "|top_level|vga:u_vga|vga_face:vga_face_0|lpm_mult:Mult12|mult_g1t:auto_generated|le2a[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult12\|mult_g1t:auto_generated\|le2a\[2\] " "Synthesized away node \"vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult12\|mult_g1t:auto_generated\|le2a\[2\]\"" {  } { { "db/mult_g1t.tdf" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/db/mult_g1t.tdf" 40 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "vga/synthesis/submodules/vga_face.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_face.sv" 242 -1 0 } } { "vga/synthesis/vga.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/vga.v" 55 0 0 } } { "top_level.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/top_level.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727493916284 "|top_level|vga:u_vga|vga_face:vga_face_0|lpm_mult:Mult12|mult_g1t:auto_generated|le2a[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult12\|mult_g1t:auto_generated\|le4a\[4\] " "Synthesized away node \"vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult12\|mult_g1t:auto_generated\|le4a\[4\]\"" {  } { { "db/mult_g1t.tdf" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/db/mult_g1t.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "vga/synthesis/submodules/vga_face.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_face.sv" 242 -1 0 } } { "vga/synthesis/vga.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/vga.v" 55 0 0 } } { "top_level.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/top_level.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727493916284 "|top_level|vga:u_vga|vga_face:vga_face_0|lpm_mult:Mult12|mult_g1t:auto_generated|le4a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult12\|mult_g1t:auto_generated\|le4a\[3\] " "Synthesized away node \"vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult12\|mult_g1t:auto_generated\|le4a\[3\]\"" {  } { { "db/mult_g1t.tdf" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/db/mult_g1t.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "vga/synthesis/submodules/vga_face.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_face.sv" 242 -1 0 } } { "vga/synthesis/vga.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/vga.v" 55 0 0 } } { "top_level.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/top_level.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727493916284 "|top_level|vga:u_vga|vga_face:vga_face_0|lpm_mult:Mult12|mult_g1t:auto_generated|le4a[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult12\|mult_g1t:auto_generated\|le4a\[2\] " "Synthesized away node \"vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult12\|mult_g1t:auto_generated\|le4a\[2\]\"" {  } { { "db/mult_g1t.tdf" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/db/mult_g1t.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "vga/synthesis/submodules/vga_face.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_face.sv" 242 -1 0 } } { "vga/synthesis/vga.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/vga.v" 55 0 0 } } { "top_level.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/top_level.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727493916284 "|top_level|vga:u_vga|vga_face:vga_face_0|lpm_mult:Mult12|mult_g1t:auto_generated|le4a[2]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1727493916284 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1727493916284 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult12\|mult_g1t:auto_generated\|le5a\[4\] " "Synthesized away node \"vga:u_vga\|vga_face:vga_face_0\|lpm_mult:Mult12\|mult_g1t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_g1t.tdf" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/db/mult_g1t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "vga/synthesis/submodules/vga_face.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_face.sv" 242 -1 0 } } { "vga/synthesis/vga.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/vga.v" 55 0 0 } } { "top_level.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/top_level.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727493916284 "|top_level|vga:u_vga|vga_face:vga_face_0|lpm_mult:Mult12|mult_g1t:auto_generated|le5a[4]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1727493916284 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1727493916284 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1727493916709 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "18 " "Ignored 18 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "2 " "Ignored 2 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1727493916766 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "16 " "Ignored 16 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1727493916766 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1727493916766 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "vga/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1727493916790 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1727493916790 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/top_level.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727493917576 "|top_level|VGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1727493917576 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1727493917833 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "151 " "151 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1727493919836 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/leban/MTRX3700/assignment_2_convolution/output_files/convolution.map.smsg " "Generated suppressed messages file C:/Users/leban/MTRX3700/assignment_2_convolution/output_files/convolution.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727493920077 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1727493920589 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727493920589 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "vga:u_vga\|vga_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"vga:u_vga\|vga_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/altpll_8fb2.tdf" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/db/altpll_8fb2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "vga/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "vga/synthesis/submodules/vga_video_pll_0.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_video_pll_0.v" 34 0 0 } } { "vga/synthesis/vga.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/vga.v" 62 0 0 } } { "top_level.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/top_level.sv" 32 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1727493920845 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "vga:u_vga\|vga_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"vga:u_vga\|vga_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/altpll_8fb2.tdf" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/db/altpll_8fb2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "vga/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "vga/synthesis/submodules/vga_video_pll_0.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/submodules/vga_video_pll_0.v" 34 0 0 } } { "vga/synthesis/vga.v" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/vga/synthesis/vga.v" 62 0 0 } } { "top_level.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/top_level.sv" 32 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1727493920845 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "top_level.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/top_level.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727493921127 "|top_level|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "top_level.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/top_level.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727493921127 "|top_level|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "top_level.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/top_level.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727493921127 "|top_level|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "top_level.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/top_level.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727493921127 "|top_level|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "top_level.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/top_level.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727493921127 "|top_level|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "top_level.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/top_level.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727493921127 "|top_level|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "top_level.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/top_level.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727493921127 "|top_level|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "top_level.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/top_level.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727493921127 "|top_level|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "top_level.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/top_level.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727493921127 "|top_level|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "top_level.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/top_level.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727493921127 "|top_level|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "top_level.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/top_level.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727493921127 "|top_level|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "top_level.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/top_level.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727493921127 "|top_level|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "top_level.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/top_level.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727493921127 "|top_level|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "top_level.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/top_level.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727493921127 "|top_level|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "top_level.sv" "" { Text "C:/Users/leban/MTRX3700/assignment_2_convolution/top_level.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727493921127 "|top_level|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1727493921127 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3564 " "Implemented 3564 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1727493921135 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1727493921135 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3370 " "Implemented 3370 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1727493921135 ""} { "Info" "ICUT_CUT_TM_RAMS" "145 " "Implemented 145 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1727493921135 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1727493921135 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1727493921135 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4899 " "Peak virtual memory: 4899 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727493921183 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 28 13:25:21 2024 " "Processing ended: Sat Sep 28 13:25:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727493921183 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727493921183 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727493921183 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727493921183 ""}
