$date
	Mon May 13 15:57:58 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module fa_tb $end
$var wire 1 ! S $end
$var wire 1 " Co $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % Cin $end
$scope module cir $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % Cin $end
$var wire 1 " Co $end
$var wire 1 ! S $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#20
1!
1$
#40
0$
1#
#60
0!
1"
1$
#80
0"
1!
0$
0#
1%
#100
1"
0!
1$
#120
0$
1#
#140
1!
1$
#160
