EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 7
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 4250 1350 800  650 
U 5FEF89C2
F0 "JuliaPower" 50
F1 "julia_power.sch" 50
$EndSheet
$Sheet
S 8400 2700 2000 2200
U 5FEF89FA
F0 "JuliaIO" 50
F1 "julia_io.sch" 50
F2 "TDI" O L 8400 3150 50 
F3 "TMS" O L 8400 2950 50 
F4 "TCK" O L 8400 3050 50 
F5 "TDO" I L 8400 2850 50 
F6 "C2D" B L 8400 3700 50 
F7 "C2CK" B L 8400 3800 50 
F8 "UART0_TX" I L 8400 4000 50 
F9 "UART0_RX" O L 8400 4100 50 
F10 "MCU_LED1" I L 8400 4300 50 
F11 "MCU_LED2" I L 8400 4400 50 
F12 "FPGA_LED1" I L 8400 3300 50 
F13 "FPGA_LED2" I L 8400 3400 50 
$EndSheet
$Sheet
S 6100 3600 1800 950 
U 5FEF8A18
F0 "JuliaConfig" 50
F1 "julia_config.sch" 50
F2 "DCLK" O L 6100 3700 50 
F3 "DATA0" O L 6100 3800 50 
F4 "nCONFIG" O L 6100 3900 50 
F5 "nSTATUS" I L 6100 4000 50 
F6 "CONF_DONE" I L 6100 4100 50 
F7 "C2D" B R 7900 3700 50 
F8 "C2CK" B R 7900 3800 50 
F9 "UART0_TX" O R 7900 4000 50 
F10 "UART0_RX" I R 7900 4100 50 
F11 "MCU_LED1" O R 7900 4300 50 
F12 "MCU_LED2" O R 7900 4400 50 
F13 "UART1_RX" I L 6100 4400 50 
F14 "UART1_TX" I L 6100 4300 50 
$EndSheet
Wire Wire Line
	5100 2850 8400 2850
Wire Wire Line
	5100 2950 8400 2950
Wire Wire Line
	8400 3050 5100 3050
Wire Wire Line
	5100 3150 8400 3150
Wire Wire Line
	5100 3700 6100 3700
Wire Wire Line
	5100 3800 6100 3800
Wire Wire Line
	5100 3900 6100 3900
Wire Wire Line
	5100 4000 6100 4000
Wire Wire Line
	5100 4100 6100 4100
Wire Wire Line
	5100 4300 6100 4300
Wire Wire Line
	5100 4400 6100 4400
Wire Wire Line
	7900 4300 8400 4300
Wire Wire Line
	7900 4400 8400 4400
Wire Wire Line
	7900 3700 8400 3700
Wire Wire Line
	7900 3800 8400 3800
Wire Wire Line
	7900 4000 8400 4000
Wire Wire Line
	7900 4100 8400 4100
Wire Wire Line
	5100 3300 8400 3300
Wire Wire Line
	5100 3400 8400 3400
$Sheet
S 2000 4650 1200 1250
U 5FEF89EA
F0 "JuliaLCD" 50
F1 "julia_lcd.sch" 50
F2 "LIGHT" I R 3200 4700 50 
F3 "RGB[0..23]" I R 3200 4800 50 
F4 "LCDCLK" I R 3200 4900 50 
F5 "STBYB" I R 3200 5000 50 
F6 "HSD" I R 3200 5100 50 
F7 "VSD" I R 3200 5200 50 
F8 "DEN" I R 3200 5300 50 
F9 "TOUCH_RSTN" I R 3200 5500 50 
F10 "TOUCH_INTN" O R 3200 5600 50 
F11 "SDA" B R 3200 5700 50 
F12 "SCL" I R 3200 5800 50 
$EndSheet
Text Notes 5700 5800 0    50   ~ 0
TODO:\n- analog backlight dimming
$Sheet
S 1650 2600 1550 1500
U 5FEF8A09
F0 "JuliaSDRAM" 50
F1 "julia_sdram.sch" 50
F2 "DQ[0..31]" B R 3200 2650 50 
F3 "A[0..11]" I R 3200 2750 50 
F4 "BA1" I R 3200 2850 50 
F5 "BA0" I R 3200 2950 50 
F6 "CAS_N" I R 3200 3300 50 
F7 "RAS_N" I R 3200 3200 50 
F8 "WE_N" I R 3200 3600 50 
F9 "CS_N" I R 3200 3050 50 
F10 "CKE" I R 3200 3400 50 
F11 "CLK" I R 3200 3500 50 
F12 "DQM3" I R 3200 3700 50 
F13 "DQM2" I R 3200 3800 50 
F14 "DQM1" I R 3200 3900 50 
F15 "DQM0" I R 3200 4000 50 
$EndSheet
Wire Wire Line
	3200 5800 4050 5800
Wire Wire Line
	3200 5700 4050 5700
Wire Wire Line
	3200 5600 4050 5600
Wire Wire Line
	4050 5500 3200 5500
Wire Wire Line
	3200 5300 4050 5300
Wire Wire Line
	3200 5200 4050 5200
Wire Wire Line
	3200 5100 4050 5100
Wire Wire Line
	3200 5000 4050 5000
Wire Wire Line
	3200 4900 4050 4900
Wire Wire Line
	3200 4700 4050 4700
Wire Bus Line
	3200 4800 4050 4800
Wire Bus Line
	3200 2650 4050 2650
Wire Bus Line
	3200 2750 4050 2750
$Sheet
S 4050 2600 1050 3300
U 5FEF89D3
F0 "JuliaFPGA" 50
F1 "julia_fpga.sch" 50
F2 "TDO" O R 5100 2850 50 
F3 "TMS" I R 5100 2950 50 
F4 "TCK" I R 5100 3050 50 
F5 "TDI" I R 5100 3150 50 
F6 "DCLK" I R 5100 3700 50 
F7 "DATA0" I R 5100 3800 50 
F8 "nCONFIG" I R 5100 3900 50 
F9 "nSTATUS" O R 5100 4000 50 
F10 "CONF_DONE" O R 5100 4100 50 
F11 "UART1_TX" I R 5100 4300 50 
F12 "UART1_RX" O R 5100 4400 50 
F13 "FPGA_LED1" O R 5100 3300 50 
F14 "FPGA_LED2" O R 5100 3400 50 
F15 "RGB[0..23]" O L 4050 4800 50 
F16 "LCDCLK" O L 4050 4900 50 
F17 "HSD" O L 4050 5100 50 
F18 "VSD" O L 4050 5200 50 
F19 "DEN" O L 4050 5300 50 
F20 "LIGHT" O L 4050 4700 50 
F21 "TOUCH_INTN" I L 4050 5600 50 
F22 "TOUCH_RSTN" O L 4050 5500 50 
F23 "SDA" B L 4050 5700 50 
F24 "SCL" O L 4050 5800 50 
F25 "STBYB" O L 4050 5000 50 
F26 "DQ[0..31]" B L 4050 2650 50 
F27 "A[0..11]" O L 4050 2750 50 
F28 "BA1" O L 4050 2850 50 
F29 "BA0" O L 4050 2950 50 
F30 "SDRAM_CS_N" O L 4050 3050 50 
F31 "RAS_N" O L 4050 3200 50 
F32 "CAS_N" O L 4050 3300 50 
F33 "DQM0" O L 4050 4000 50 
F34 "DQM1" O L 4050 3900 50 
F35 "DQM2" O L 4050 3800 50 
F36 "DQM3" O L 4050 3700 50 
F37 "SDRAM_WE_N" O L 4050 3600 50 
F38 "SDRAM_CKE" O L 4050 3400 50 
F39 "SDRAM_CLK" O L 4050 3500 50 
$EndSheet
Wire Wire Line
	3200 2850 4050 2850
Wire Wire Line
	3200 2950 4050 2950
Wire Wire Line
	3200 3050 4050 3050
Wire Wire Line
	3200 3200 4050 3200
Wire Wire Line
	3200 3300 4050 3300
Wire Wire Line
	3200 3400 4050 3400
Wire Wire Line
	3200 3500 4050 3500
Wire Wire Line
	3200 3600 4050 3600
Wire Wire Line
	3200 3700 4050 3700
Wire Wire Line
	3200 3800 4050 3800
Wire Wire Line
	3200 3900 4050 3900
Wire Wire Line
	3200 4000 4050 4000
$EndSCHEMATC
