[2025-09-16 23:56:11] START suite=qualcomm_srv trace=srv772_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv772_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2572969 heartbeat IPC: 3.887 cumulative IPC: 3.887 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 4998567 heartbeat IPC: 4.123 cumulative IPC: 4.001 (Simulation time: 00 hr 01 min 15 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 4998567 cumulative IPC: 4.001 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 4998567 cumulative IPC: 4.001 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 13406294 heartbeat IPC: 1.189 cumulative IPC: 1.189 (Simulation time: 00 hr 02 min 24 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 21816648 heartbeat IPC: 1.189 cumulative IPC: 1.189 (Simulation time: 00 hr 03 min 29 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 30184060 heartbeat IPC: 1.195 cumulative IPC: 1.191 (Simulation time: 00 hr 04 min 31 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 38549357 heartbeat IPC: 1.195 cumulative IPC: 1.192 (Simulation time: 00 hr 05 min 32 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 46916963 heartbeat IPC: 1.195 cumulative IPC: 1.193 (Simulation time: 00 hr 06 min 41 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 55269424 heartbeat IPC: 1.197 cumulative IPC: 1.194 (Simulation time: 00 hr 07 min 52 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv772_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000014 cycles: 63728121 heartbeat IPC: 1.182 cumulative IPC: 1.192 (Simulation time: 00 hr 08 min 57 sec)
Heartbeat CPU 0 instructions: 100000014 cycles: 72224177 heartbeat IPC: 1.177 cumulative IPC: 1.19 (Simulation time: 00 hr 10 min 04 sec)
Heartbeat CPU 0 instructions: 110000014 cycles: 80694094 heartbeat IPC: 1.181 cumulative IPC: 1.189 (Simulation time: 00 hr 11 min 11 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 84157426 cumulative IPC: 1.188 (Simulation time: 00 hr 12 min 20 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 84157426 cumulative IPC: 1.188 (Simulation time: 00 hr 12 min 20 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv772_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.188 instructions: 100000003 cycles: 84157426
CPU 0 Branch Prediction Accuracy: 92.54% MPKI: 13.25 Average ROB Occupancy at Mispredict: 29.86
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08512
BRANCH_INDIRECT: 0.3688
BRANCH_CONDITIONAL: 11.43
BRANCH_DIRECT_CALL: 0.4189
BRANCH_INDIRECT_CALL: 0.542
BRANCH_RETURN: 0.4044


====Backend Stall Breakdown====
ROB_STALL: 16776
LQ_STALL: 0
SQ_STALL: 43410


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 3.6910892

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 16776

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 4545

cpu0->cpu0_STLB TOTAL        ACCESS:    2105628 HIT:    2104974 MISS:        654 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2105628 HIT:    2104974 MISS:        654 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 122.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9402060 HIT:    8548147 MISS:     853913 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7685524 HIT:    6912650 MISS:     772874 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     577874 HIT:     521639 MISS:      56235 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1137461 HIT:    1113361 MISS:      24100 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1201 HIT:        497 MISS:        704 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.52 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15819797 HIT:    7789868 MISS:    8029929 MSHR_MERGE:    1961802
cpu0->cpu0_L1I LOAD         ACCESS:   15819797 HIT:    7789868 MISS:    8029929 MSHR_MERGE:    1961802
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.06 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30554774 HIT:   26679017 MISS:    3875757 MSHR_MERGE:    1679281
cpu0->cpu0_L1D LOAD         ACCESS:   16709512 HIT:   14599614 MISS:    2109898 MSHR_MERGE:     492500
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13843943 HIT:   12079313 MISS:    1764630 MSHR_MERGE:    1186753
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1319 HIT:         90 MISS:       1229 MSHR_MERGE:         28
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.26 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12966530 HIT:   10710321 MISS:    2256209 MSHR_MERGE:    1131177
cpu0->cpu0_ITLB LOAD         ACCESS:   12966530 HIT:   10710321 MISS:    2256209 MSHR_MERGE:    1131177
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.015 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29053413 HIT:   27761202 MISS:    1292211 MSHR_MERGE:     311615
cpu0->cpu0_DTLB LOAD         ACCESS:   29053413 HIT:   27761202 MISS:    1292211 MSHR_MERGE:     311615
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.079 cycles
cpu0->LLC TOTAL        ACCESS:     954825 HIT:     944523 MISS:      10302 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     772874 HIT:     762815 MISS:      10059 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      56235 HIT:      56233 MISS:          2 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     125012 HIT:     125004 MISS:          8 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        704 HIT:        471 MISS:        233 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 114.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         21
  ROW_BUFFER_MISS:      10273
  AVG DBUS CONGESTED CYCLE: 2.991
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:         12
  FULL:          0
Channel 0 REFRESHES ISSUED:       7013

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       534999       507218        75353          662
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1           37           44           16
  STLB miss resolved @ L2C                0           29          265          225           40
  STLB miss resolved @ LLC                0           26          202          283           37
  STLB miss resolved @ MEM                0            1           74          134          103

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             193098        50189      1526464       128958           23
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            4            2            6
  STLB miss resolved @ L2C                0            0            2            3            0
  STLB miss resolved @ LLC                0            6           16           15            0
  STLB miss resolved @ MEM                0            0            9           15           20
[2025-09-17 00:08:32] END   suite=qualcomm_srv trace=srv772_ap (rc=0)
