arch                                                          	circuit             	script_params                            	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_revision	vpr_status	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS 	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time	num_global_nets	num_routed_nets
timing/k6_frac_N10_frac_chain_mem32K_htree0_40nm.xml          	verilog/mkPktMerge.v	common_--clock_modeling_dedicated_network	7.78                 	     	0.09           	17144       	2        	0.07          	-1          	-1          	33288      	-1      	-1         	29     	311   	15          	0       	0cf36cb01   	success   	55980      	311               	156                	1019               	1160                 	1                 	959                 	511                   	28          	28           	784              	memory                   	auto       	0.44     	8055                 	1.40      	4.3143        	-2976.65            	-4.3143             	40            	14847            	21                                    	4.25198e+07           	9.78293e+06          	2.15488e+06                      	2748.57                             	3.72                     	13654                      	14                               	2772                       	3136                              	4155301                    	1535940                  	4.65103            	-4628.23 	-4.65103 	-190.02 	-0.979691	2.69199e+06                 	3433.66                        	0.80                	15             	944            
timing/k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm.xml	verilog/mkPktMerge.v	common_--clock_modeling_dedicated_network	7.48                 	     	0.09           	17272       	2        	0.09          	-1          	-1          	33296      	-1      	-1         	29     	311   	15          	0       	0cf36cb01   	success   	55796      	311               	156                	1019               	1160                 	1                 	959                 	511                   	28          	28           	784              	memory                   	auto       	0.52     	8199                 	1.45      	4.59502       	-3460.68            	-4.59502            	36            	14981            	26                                    	4.25198e+07           	9.78293e+06          	2.00567e+06                      	2558.26                             	3.36                     	13838                      	14                               	2858                       	3305                              	3571892                    	1219184                  	5.08743            	-4733.53 	-5.08743 	-335.548	-1.57392 	2.47788e+06                 	3160.56                        	0.71                	15             	944            
timing/k6_frac_N10_frac_chain_mem32K_htree0short_40nm.xml     	verilog/mkPktMerge.v	common_--clock_modeling_dedicated_network	8.06                 	     	0.11           	17288       	2        	0.10          	-1          	-1          	33340      	-1      	-1         	29     	311   	15          	0       	0cf36cb01   	success   	55432      	311               	156                	1019               	1160                 	1                 	959                 	511                   	28          	28           	784              	memory                   	auto       	0.50     	8055                 	1.47      	4.3143        	-2976.65            	-4.3143             	40            	15789            	24                                    	4.25198e+07           	9.78293e+06          	2.15029e+06                      	2742.71                             	3.69                     	14626                      	14                               	2763                       	3121                              	4149581                    	1557602                  	4.64946            	-4719.14 	-4.64946 	-128.893	-0.837749	2.68740e+06                 	3427.80                        	0.81                	15             	944            
