
---------- Begin Simulation Statistics ----------
final_tick                                79882097000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 800919                       # Simulator instruction rate (inst/s)
host_mem_usage                                 681284                       # Number of bytes of host memory used
host_op_rate                                  1342867                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    58.15                       # Real time elapsed on the host
host_tick_rate                             1373631157                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    46576534                       # Number of instructions simulated
sim_ops                                      78093026                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.079882                       # Number of seconds simulated
sim_ticks                                 79882097000                       # Number of ticks simulated
system.cpu.Branches                           6851974                       # Number of branches fetched
system.cpu.committedInsts                    46576534                       # Number of instructions committed
system.cpu.committedOps                      78093026                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                    13698427                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            13                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     5481833                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             9                       # TLB misses on write requests
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    57538145                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            48                       # TLB misses on write requests
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                        159764194                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               159764193.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads             26041561                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            16446004                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      4112122                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                   2071                       # Number of float alu accesses
system.cpu.num_fp_insts                          2071                       # number of float instructions
system.cpu.num_fp_register_reads                 3981                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1590                       # number of times the floating registers were written
system.cpu.num_func_calls                     2739154                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses              78091217                       # Number of integer alu accesses
system.cpu.num_int_insts                     78091217                       # number of integer instructions
system.cpu.num_int_register_reads           178083162                       # number of times the integer registers were read
system.cpu.num_int_register_writes           65757491                       # number of times the integer registers were written
system.cpu.num_load_insts                    13698419                       # Number of load instructions
system.cpu.num_mem_refs                      19180250                       # number of memory refs
system.cpu.num_store_insts                    5481831                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                   114      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  58911567     75.44%     75.44% # Class of executed instruction
system.cpu.op_class::IntMult                       11      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::IntDiv                        28      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::FloatAdd                      14      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdAlu                       92      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdCvt                      132      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdMisc                     258      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::MemRead                 13698345     17.54%     92.98% # Class of executed instruction
system.cpu.op_class::MemWrite                 5481414      7.02%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  74      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                417      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   78093026                       # Class of executed instruction
system.cpu.workload.numSyscalls                   184                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        54273                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        108802                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  79882097000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              53760                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1603                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1056                       # Transaction distribution
system.membus.trans_dist::CleanEvict            51614                       # Transaction distribution
system.membus.trans_dist::ReadExReq               769                       # Transaction distribution
system.membus.trans_dist::ReadExResp              769                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1184                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         52576                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3424                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3424                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       159907                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       159907                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 163331                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        71680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        71680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1758336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1758336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1830016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             54529                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   54529    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               54529                       # Request fanout histogram
system.membus.reqLayer2.occupancy           114121000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3912500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          176438250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  79882097000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          37888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1707040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1744928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        37888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         37888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        51296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           51296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1184                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           53345                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               54529                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1603                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1603                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            474299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          21369494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              21843793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       474299                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           474299                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         642146                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               642146                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         642146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           474299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         21369494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             22485939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1088.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1155.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     52029.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.159500882750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           66                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           66                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              129479                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                997                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       54529                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2659                       # Number of write requests accepted
system.mem_ctrls.readBursts                     54529                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2659                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1345                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1571                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             39722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                80                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                45                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               97                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               59                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                98                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                30                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                86                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                45                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               71                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               99                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    471202250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  265920000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1468402250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8859.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27609.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    38561                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     847                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.50                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.85                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 54529                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                 2659                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   53184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        14829                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    233.989075                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   206.305546                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   104.472796                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2160     14.57%     14.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2026     13.66%     28.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10099     68.10%     96.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          405      2.73%     99.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           51      0.34%     99.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           19      0.13%     99.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            9      0.06%     99.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           13      0.09%     99.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           47      0.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        14829                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           66                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     805.636364                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.534343                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   6318.863434                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047           65     98.48%     98.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::51200-53247            1      1.52%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            66                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           66                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.090909                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.085890                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.419790                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               63     95.45%     95.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                3      4.55%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            66                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3403776                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   86080                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   67968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1744928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                85088                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        42.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     21.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   79882091000                       # Total gap between requests
system.mem_ctrls.avgGap                    1396833.09                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        36960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1664928                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        33984                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 462681.894793022249                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 20842317.146481521428                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 425426.988978519163                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1184                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        53345                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2659                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     32436500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1435965750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2313395483000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27395.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26918.47                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 870024626.93                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             27146280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             14405820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            52036320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            3095460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6305591760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       7338317370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      24495089760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        38235682770                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        478.651465                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  63606293750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2667340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  13608463250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             78797040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             41870235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           327697440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            2448180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6305591760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      33085406610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2813330400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        42655141665                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        533.976238                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7040037000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2667340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  70174720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     79882097000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  79882097000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     57536961                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         57536961                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     57536961                       # number of overall hits
system.cpu.icache.overall_hits::total        57536961                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1184                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1184                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1184                       # number of overall misses
system.cpu.icache.overall_misses::total          1184                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     70551500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     70551500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     70551500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     70551500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     57538145                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     57538145                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     57538145                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     57538145                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000021                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000021                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000021                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000021                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59587.415541                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59587.415541                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59587.415541                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59587.415541                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1056                       # number of writebacks
system.cpu.icache.writebacks::total              1056                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1184                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1184                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1184                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1184                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     69367500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     69367500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     69367500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     69367500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000021                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000021                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000021                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000021                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 58587.415541                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58587.415541                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 58587.415541                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58587.415541                       # average overall mshr miss latency
system.cpu.icache.replacements                   1056                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     57536961                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        57536961                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1184                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1184                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     70551500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     70551500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     57538145                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     57538145                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000021                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000021                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59587.415541                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59587.415541                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1184                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1184                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     69367500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     69367500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000021                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 58587.415541                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58587.415541                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  79882097000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.985524                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            57538145                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1184                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          48596.406250                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   127.985524                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999887                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999887                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         115077474                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        115077474                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  79882097000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  79882097000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  79882097000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  79882097000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  79882097000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  79882097000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  79882097000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     19126915                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         19126915                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     19126915                       # number of overall hits
system.cpu.dcache.overall_hits::total        19126915                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        53345                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          53345                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        53345                       # number of overall misses
system.cpu.dcache.overall_misses::total         53345                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3146417500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3146417500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3146417500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3146417500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     19180260                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     19180260                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     19180260                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     19180260                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002781                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002781                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002781                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002781                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58982.425719                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58982.425719                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58982.425719                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58982.425719                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1603                       # number of writebacks
system.cpu.dcache.writebacks::total              1603                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data        53345                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        53345                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        53345                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        53345                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3093072500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3093072500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3093072500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3093072500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002781                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002781                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002781                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002781                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 57982.425719                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57982.425719                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 57982.425719                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57982.425719                       # average overall mshr miss latency
system.cpu.dcache.replacements                  53217                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     13645851                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        13645851                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        52576                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         52576                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3112418000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3112418000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     13698427                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13698427                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003838                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003838                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 59198.455569                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59198.455569                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        52576                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        52576                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   3059842000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3059842000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003838                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003838                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 58198.455569                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58198.455569                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      5481064                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5481064                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          769                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          769                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     33999500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     33999500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      5481833                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5481833                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000140                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000140                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 44212.613784                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44212.613784                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          769                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          769                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     33230500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     33230500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000140                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000140                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 43212.613784                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 43212.613784                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  79882097000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.981739                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            19180260                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             53345                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            359.551223                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            146000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.981739                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999857                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999857                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          38413865                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         38413865                       # Number of data accesses

---------- End Simulation Statistics   ----------
