Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jun 19 20:14:38 2025
| Host         : OBSIDIAN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CNC_Top_wrapper_timing_summary_routed.rpt -pb CNC_Top_wrapper_timing_summary_routed.pb -rpx CNC_Top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : CNC_Top_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.532        0.000                      0                   22        0.254        0.000                      0                   22        3.000        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)       Period(ns)      Frequency(MHz)
-----                         ------------       ----------      --------------
sys_clock                     {0.000 5.000}      10.000          100.000         
  clk_out1_CNC_Top_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clkfbout_CNC_Top_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_CNC_Top_clk_wiz_0        7.532        0.000                      0                   22        0.254        0.000                      0                   22        4.500        0.000                       0                    25  
  clkfbout_CNC_Top_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                  From Clock                  To Clock                  
----------                  ----------                  --------                  
(none)                                                                              
(none)                      clk_out1_CNC_Top_clk_wiz_0                              
(none)                      clkfbout_CNC_Top_clk_wiz_0                              
(none)                                                  clk_out1_CNC_Top_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_CNC_Top_clk_wiz_0
  To Clock:  clk_out1_CNC_Top_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.532ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.532ns  (required time - arrival time)
  Source:                 CNC_Top_i/DriverController/inst/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CNC_Top_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNC_Top_i/DriverController/inst/clk_div_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CNC_Top_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CNC_Top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CNC_Top_clk_wiz_0 rise@10.000ns - clk_out1_CNC_Top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 1.849ns (74.610%)  route 0.629ns (25.390%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 8.626 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CNC_Top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    CNC_Top_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CNC_Top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    CNC_Top_i/clk_wiz/inst/clk_in1_CNC_Top_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    CNC_Top_i/clk_wiz/inst/clk_out1_CNC_Top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  CNC_Top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=23, routed)          1.878    -0.734    CNC_Top_i/DriverController/inst/clk
    SLICE_X112Y41        FDRE                                         r  CNC_Top_i/DriverController/inst/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y41        FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  CNC_Top_i/DriverController/inst/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.629     0.414    CNC_Top_i/DriverController/inst/clk_div_reg_n_0_[1]
    SLICE_X112Y41        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.071 r  CNC_Top_i/DriverController/inst/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.071    CNC_Top_i/DriverController/inst/clk_div_reg[0]_i_1_n_0
    SLICE_X112Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.188 r  CNC_Top_i/DriverController/inst/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.188    CNC_Top_i/DriverController/inst/clk_div_reg[4]_i_1_n_0
    SLICE_X112Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.305 r  CNC_Top_i/DriverController/inst/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.305    CNC_Top_i/DriverController/inst/clk_div_reg[8]_i_1_n_0
    SLICE_X112Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.422 r  CNC_Top_i/DriverController/inst/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.422    CNC_Top_i/DriverController/inst/clk_div_reg[12]_i_1_n_0
    SLICE_X112Y45        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.745 r  CNC_Top_i/DriverController/inst/clk_div_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.745    CNC_Top_i/DriverController/inst/clk_div_reg[16]_i_1_n_6
    SLICE_X112Y45        FDRE                                         r  CNC_Top_i/DriverController/inst/clk_div_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CNC_Top_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    CNC_Top_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CNC_Top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    CNC_Top_i/clk_wiz/inst/clk_in1_CNC_Top_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    CNC_Top_i/clk_wiz/inst/clk_out1_CNC_Top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  CNC_Top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=23, routed)          1.699     8.626    CNC_Top_i/DriverController/inst/clk
    SLICE_X112Y45        FDRE                                         r  CNC_Top_i/DriverController/inst/clk_div_reg[17]/C
                         clock pessimism              0.617     9.242    
                         clock uncertainty           -0.074     9.168    
    SLICE_X112Y45        FDRE (Setup_fdre_C_D)        0.109     9.277    CNC_Top_i/DriverController/inst/clk_div_reg[17]
  -------------------------------------------------------------------
                         required time                          9.277    
                         arrival time                          -1.745    
  -------------------------------------------------------------------
                         slack                                  7.532    

Slack (MET) :             7.540ns  (required time - arrival time)
  Source:                 CNC_Top_i/DriverController/inst/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CNC_Top_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNC_Top_i/DriverController/inst/clk_div_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CNC_Top_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CNC_Top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CNC_Top_clk_wiz_0 rise@10.000ns - clk_out1_CNC_Top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 1.841ns (74.528%)  route 0.629ns (25.472%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 8.626 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CNC_Top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    CNC_Top_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CNC_Top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    CNC_Top_i/clk_wiz/inst/clk_in1_CNC_Top_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    CNC_Top_i/clk_wiz/inst/clk_out1_CNC_Top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  CNC_Top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=23, routed)          1.878    -0.734    CNC_Top_i/DriverController/inst/clk
    SLICE_X112Y41        FDRE                                         r  CNC_Top_i/DriverController/inst/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y41        FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  CNC_Top_i/DriverController/inst/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.629     0.414    CNC_Top_i/DriverController/inst/clk_div_reg_n_0_[1]
    SLICE_X112Y41        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.071 r  CNC_Top_i/DriverController/inst/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.071    CNC_Top_i/DriverController/inst/clk_div_reg[0]_i_1_n_0
    SLICE_X112Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.188 r  CNC_Top_i/DriverController/inst/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.188    CNC_Top_i/DriverController/inst/clk_div_reg[4]_i_1_n_0
    SLICE_X112Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.305 r  CNC_Top_i/DriverController/inst/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.305    CNC_Top_i/DriverController/inst/clk_div_reg[8]_i_1_n_0
    SLICE_X112Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.422 r  CNC_Top_i/DriverController/inst/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.422    CNC_Top_i/DriverController/inst/clk_div_reg[12]_i_1_n_0
    SLICE_X112Y45        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.737 r  CNC_Top_i/DriverController/inst/clk_div_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.737    CNC_Top_i/DriverController/inst/clk_div_reg[16]_i_1_n_4
    SLICE_X112Y45        FDRE                                         r  CNC_Top_i/DriverController/inst/clk_div_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CNC_Top_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    CNC_Top_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CNC_Top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    CNC_Top_i/clk_wiz/inst/clk_in1_CNC_Top_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    CNC_Top_i/clk_wiz/inst/clk_out1_CNC_Top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  CNC_Top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=23, routed)          1.699     8.626    CNC_Top_i/DriverController/inst/clk
    SLICE_X112Y45        FDRE                                         r  CNC_Top_i/DriverController/inst/clk_div_reg[19]/C
                         clock pessimism              0.617     9.242    
                         clock uncertainty           -0.074     9.168    
    SLICE_X112Y45        FDRE (Setup_fdre_C_D)        0.109     9.277    CNC_Top_i/DriverController/inst/clk_div_reg[19]
  -------------------------------------------------------------------
                         required time                          9.277    
                         arrival time                          -1.737    
  -------------------------------------------------------------------
                         slack                                  7.540    

Slack (MET) :             7.616ns  (required time - arrival time)
  Source:                 CNC_Top_i/DriverController/inst/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CNC_Top_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNC_Top_i/DriverController/inst/clk_div_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CNC_Top_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CNC_Top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CNC_Top_clk_wiz_0 rise@10.000ns - clk_out1_CNC_Top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 1.765ns (73.719%)  route 0.629ns (26.281%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 8.626 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CNC_Top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    CNC_Top_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CNC_Top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    CNC_Top_i/clk_wiz/inst/clk_in1_CNC_Top_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    CNC_Top_i/clk_wiz/inst/clk_out1_CNC_Top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  CNC_Top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=23, routed)          1.878    -0.734    CNC_Top_i/DriverController/inst/clk
    SLICE_X112Y41        FDRE                                         r  CNC_Top_i/DriverController/inst/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y41        FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  CNC_Top_i/DriverController/inst/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.629     0.414    CNC_Top_i/DriverController/inst/clk_div_reg_n_0_[1]
    SLICE_X112Y41        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.071 r  CNC_Top_i/DriverController/inst/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.071    CNC_Top_i/DriverController/inst/clk_div_reg[0]_i_1_n_0
    SLICE_X112Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.188 r  CNC_Top_i/DriverController/inst/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.188    CNC_Top_i/DriverController/inst/clk_div_reg[4]_i_1_n_0
    SLICE_X112Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.305 r  CNC_Top_i/DriverController/inst/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.305    CNC_Top_i/DriverController/inst/clk_div_reg[8]_i_1_n_0
    SLICE_X112Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.422 r  CNC_Top_i/DriverController/inst/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.422    CNC_Top_i/DriverController/inst/clk_div_reg[12]_i_1_n_0
    SLICE_X112Y45        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.661 r  CNC_Top_i/DriverController/inst/clk_div_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.661    CNC_Top_i/DriverController/inst/clk_div_reg[16]_i_1_n_5
    SLICE_X112Y45        FDRE                                         r  CNC_Top_i/DriverController/inst/clk_div_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CNC_Top_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    CNC_Top_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CNC_Top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    CNC_Top_i/clk_wiz/inst/clk_in1_CNC_Top_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    CNC_Top_i/clk_wiz/inst/clk_out1_CNC_Top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  CNC_Top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=23, routed)          1.699     8.626    CNC_Top_i/DriverController/inst/clk
    SLICE_X112Y45        FDRE                                         r  CNC_Top_i/DriverController/inst/clk_div_reg[18]/C
                         clock pessimism              0.617     9.242    
                         clock uncertainty           -0.074     9.168    
    SLICE_X112Y45        FDRE (Setup_fdre_C_D)        0.109     9.277    CNC_Top_i/DriverController/inst/clk_div_reg[18]
  -------------------------------------------------------------------
                         required time                          9.277    
                         arrival time                          -1.661    
  -------------------------------------------------------------------
                         slack                                  7.616    

Slack (MET) :             7.636ns  (required time - arrival time)
  Source:                 CNC_Top_i/DriverController/inst/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CNC_Top_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNC_Top_i/DriverController/inst/clk_div_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CNC_Top_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CNC_Top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CNC_Top_clk_wiz_0 rise@10.000ns - clk_out1_CNC_Top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 1.745ns (73.498%)  route 0.629ns (26.502%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 8.626 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CNC_Top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    CNC_Top_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CNC_Top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    CNC_Top_i/clk_wiz/inst/clk_in1_CNC_Top_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    CNC_Top_i/clk_wiz/inst/clk_out1_CNC_Top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  CNC_Top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=23, routed)          1.878    -0.734    CNC_Top_i/DriverController/inst/clk
    SLICE_X112Y41        FDRE                                         r  CNC_Top_i/DriverController/inst/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y41        FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  CNC_Top_i/DriverController/inst/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.629     0.414    CNC_Top_i/DriverController/inst/clk_div_reg_n_0_[1]
    SLICE_X112Y41        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.071 r  CNC_Top_i/DriverController/inst/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.071    CNC_Top_i/DriverController/inst/clk_div_reg[0]_i_1_n_0
    SLICE_X112Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.188 r  CNC_Top_i/DriverController/inst/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.188    CNC_Top_i/DriverController/inst/clk_div_reg[4]_i_1_n_0
    SLICE_X112Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.305 r  CNC_Top_i/DriverController/inst/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.305    CNC_Top_i/DriverController/inst/clk_div_reg[8]_i_1_n_0
    SLICE_X112Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.422 r  CNC_Top_i/DriverController/inst/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.422    CNC_Top_i/DriverController/inst/clk_div_reg[12]_i_1_n_0
    SLICE_X112Y45        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.641 r  CNC_Top_i/DriverController/inst/clk_div_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.641    CNC_Top_i/DriverController/inst/clk_div_reg[16]_i_1_n_7
    SLICE_X112Y45        FDRE                                         r  CNC_Top_i/DriverController/inst/clk_div_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CNC_Top_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    CNC_Top_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CNC_Top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    CNC_Top_i/clk_wiz/inst/clk_in1_CNC_Top_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    CNC_Top_i/clk_wiz/inst/clk_out1_CNC_Top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  CNC_Top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=23, routed)          1.699     8.626    CNC_Top_i/DriverController/inst/clk
    SLICE_X112Y45        FDRE                                         r  CNC_Top_i/DriverController/inst/clk_div_reg[16]/C
                         clock pessimism              0.617     9.242    
                         clock uncertainty           -0.074     9.168    
    SLICE_X112Y45        FDRE (Setup_fdre_C_D)        0.109     9.277    CNC_Top_i/DriverController/inst/clk_div_reg[16]
  -------------------------------------------------------------------
                         required time                          9.277    
                         arrival time                          -1.641    
  -------------------------------------------------------------------
                         slack                                  7.636    

Slack (MET) :             7.649ns  (required time - arrival time)
  Source:                 CNC_Top_i/DriverController/inst/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CNC_Top_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNC_Top_i/DriverController/inst/clk_div_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CNC_Top_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CNC_Top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CNC_Top_clk_wiz_0 rise@10.000ns - clk_out1_CNC_Top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 1.732ns (73.352%)  route 0.629ns (26.648%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 8.626 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CNC_Top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    CNC_Top_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CNC_Top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    CNC_Top_i/clk_wiz/inst/clk_in1_CNC_Top_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    CNC_Top_i/clk_wiz/inst/clk_out1_CNC_Top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  CNC_Top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=23, routed)          1.878    -0.734    CNC_Top_i/DriverController/inst/clk
    SLICE_X112Y41        FDRE                                         r  CNC_Top_i/DriverController/inst/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y41        FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  CNC_Top_i/DriverController/inst/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.629     0.414    CNC_Top_i/DriverController/inst/clk_div_reg_n_0_[1]
    SLICE_X112Y41        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.071 r  CNC_Top_i/DriverController/inst/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.071    CNC_Top_i/DriverController/inst/clk_div_reg[0]_i_1_n_0
    SLICE_X112Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.188 r  CNC_Top_i/DriverController/inst/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.188    CNC_Top_i/DriverController/inst/clk_div_reg[4]_i_1_n_0
    SLICE_X112Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.305 r  CNC_Top_i/DriverController/inst/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.305    CNC_Top_i/DriverController/inst/clk_div_reg[8]_i_1_n_0
    SLICE_X112Y44        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.628 r  CNC_Top_i/DriverController/inst/clk_div_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.628    CNC_Top_i/DriverController/inst/clk_div_reg[12]_i_1_n_6
    SLICE_X112Y44        FDRE                                         r  CNC_Top_i/DriverController/inst/clk_div_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CNC_Top_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    CNC_Top_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CNC_Top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    CNC_Top_i/clk_wiz/inst/clk_in1_CNC_Top_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    CNC_Top_i/clk_wiz/inst/clk_out1_CNC_Top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  CNC_Top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=23, routed)          1.699     8.626    CNC_Top_i/DriverController/inst/clk
    SLICE_X112Y44        FDRE                                         r  CNC_Top_i/DriverController/inst/clk_div_reg[13]/C
                         clock pessimism              0.617     9.242    
                         clock uncertainty           -0.074     9.168    
    SLICE_X112Y44        FDRE (Setup_fdre_C_D)        0.109     9.277    CNC_Top_i/DriverController/inst/clk_div_reg[13]
  -------------------------------------------------------------------
                         required time                          9.277    
                         arrival time                          -1.628    
  -------------------------------------------------------------------
                         slack                                  7.649    

Slack (MET) :             7.657ns  (required time - arrival time)
  Source:                 CNC_Top_i/DriverController/inst/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CNC_Top_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNC_Top_i/DriverController/inst/clk_div_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CNC_Top_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CNC_Top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CNC_Top_clk_wiz_0 rise@10.000ns - clk_out1_CNC_Top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 1.724ns (73.261%)  route 0.629ns (26.739%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 8.626 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CNC_Top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    CNC_Top_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CNC_Top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    CNC_Top_i/clk_wiz/inst/clk_in1_CNC_Top_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    CNC_Top_i/clk_wiz/inst/clk_out1_CNC_Top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  CNC_Top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=23, routed)          1.878    -0.734    CNC_Top_i/DriverController/inst/clk
    SLICE_X112Y41        FDRE                                         r  CNC_Top_i/DriverController/inst/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y41        FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  CNC_Top_i/DriverController/inst/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.629     0.414    CNC_Top_i/DriverController/inst/clk_div_reg_n_0_[1]
    SLICE_X112Y41        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.071 r  CNC_Top_i/DriverController/inst/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.071    CNC_Top_i/DriverController/inst/clk_div_reg[0]_i_1_n_0
    SLICE_X112Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.188 r  CNC_Top_i/DriverController/inst/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.188    CNC_Top_i/DriverController/inst/clk_div_reg[4]_i_1_n_0
    SLICE_X112Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.305 r  CNC_Top_i/DriverController/inst/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.305    CNC_Top_i/DriverController/inst/clk_div_reg[8]_i_1_n_0
    SLICE_X112Y44        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.620 r  CNC_Top_i/DriverController/inst/clk_div_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.620    CNC_Top_i/DriverController/inst/clk_div_reg[12]_i_1_n_4
    SLICE_X112Y44        FDRE                                         r  CNC_Top_i/DriverController/inst/clk_div_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CNC_Top_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    CNC_Top_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CNC_Top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    CNC_Top_i/clk_wiz/inst/clk_in1_CNC_Top_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    CNC_Top_i/clk_wiz/inst/clk_out1_CNC_Top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  CNC_Top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=23, routed)          1.699     8.626    CNC_Top_i/DriverController/inst/clk
    SLICE_X112Y44        FDRE                                         r  CNC_Top_i/DriverController/inst/clk_div_reg[15]/C
                         clock pessimism              0.617     9.242    
                         clock uncertainty           -0.074     9.168    
    SLICE_X112Y44        FDRE (Setup_fdre_C_D)        0.109     9.277    CNC_Top_i/DriverController/inst/clk_div_reg[15]
  -------------------------------------------------------------------
                         required time                          9.277    
                         arrival time                          -1.620    
  -------------------------------------------------------------------
                         slack                                  7.657    

Slack (MET) :             7.733ns  (required time - arrival time)
  Source:                 CNC_Top_i/DriverController/inst/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CNC_Top_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNC_Top_i/DriverController/inst/clk_div_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CNC_Top_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CNC_Top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CNC_Top_clk_wiz_0 rise@10.000ns - clk_out1_CNC_Top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 1.648ns (72.369%)  route 0.629ns (27.631%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 8.626 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CNC_Top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    CNC_Top_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CNC_Top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    CNC_Top_i/clk_wiz/inst/clk_in1_CNC_Top_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    CNC_Top_i/clk_wiz/inst/clk_out1_CNC_Top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  CNC_Top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=23, routed)          1.878    -0.734    CNC_Top_i/DriverController/inst/clk
    SLICE_X112Y41        FDRE                                         r  CNC_Top_i/DriverController/inst/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y41        FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  CNC_Top_i/DriverController/inst/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.629     0.414    CNC_Top_i/DriverController/inst/clk_div_reg_n_0_[1]
    SLICE_X112Y41        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.071 r  CNC_Top_i/DriverController/inst/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.071    CNC_Top_i/DriverController/inst/clk_div_reg[0]_i_1_n_0
    SLICE_X112Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.188 r  CNC_Top_i/DriverController/inst/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.188    CNC_Top_i/DriverController/inst/clk_div_reg[4]_i_1_n_0
    SLICE_X112Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.305 r  CNC_Top_i/DriverController/inst/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.305    CNC_Top_i/DriverController/inst/clk_div_reg[8]_i_1_n_0
    SLICE_X112Y44        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.544 r  CNC_Top_i/DriverController/inst/clk_div_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.544    CNC_Top_i/DriverController/inst/clk_div_reg[12]_i_1_n_5
    SLICE_X112Y44        FDRE                                         r  CNC_Top_i/DriverController/inst/clk_div_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CNC_Top_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    CNC_Top_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CNC_Top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    CNC_Top_i/clk_wiz/inst/clk_in1_CNC_Top_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    CNC_Top_i/clk_wiz/inst/clk_out1_CNC_Top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  CNC_Top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=23, routed)          1.699     8.626    CNC_Top_i/DriverController/inst/clk
    SLICE_X112Y44        FDRE                                         r  CNC_Top_i/DriverController/inst/clk_div_reg[14]/C
                         clock pessimism              0.617     9.242    
                         clock uncertainty           -0.074     9.168    
    SLICE_X112Y44        FDRE (Setup_fdre_C_D)        0.109     9.277    CNC_Top_i/DriverController/inst/clk_div_reg[14]
  -------------------------------------------------------------------
                         required time                          9.277    
                         arrival time                          -1.544    
  -------------------------------------------------------------------
                         slack                                  7.733    

Slack (MET) :             7.753ns  (required time - arrival time)
  Source:                 CNC_Top_i/DriverController/inst/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CNC_Top_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNC_Top_i/DriverController/inst/clk_div_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CNC_Top_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CNC_Top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CNC_Top_clk_wiz_0 rise@10.000ns - clk_out1_CNC_Top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 1.628ns (72.124%)  route 0.629ns (27.876%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 8.626 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CNC_Top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    CNC_Top_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CNC_Top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    CNC_Top_i/clk_wiz/inst/clk_in1_CNC_Top_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    CNC_Top_i/clk_wiz/inst/clk_out1_CNC_Top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  CNC_Top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=23, routed)          1.878    -0.734    CNC_Top_i/DriverController/inst/clk
    SLICE_X112Y41        FDRE                                         r  CNC_Top_i/DriverController/inst/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y41        FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  CNC_Top_i/DriverController/inst/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.629     0.414    CNC_Top_i/DriverController/inst/clk_div_reg_n_0_[1]
    SLICE_X112Y41        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.071 r  CNC_Top_i/DriverController/inst/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.071    CNC_Top_i/DriverController/inst/clk_div_reg[0]_i_1_n_0
    SLICE_X112Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.188 r  CNC_Top_i/DriverController/inst/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.188    CNC_Top_i/DriverController/inst/clk_div_reg[4]_i_1_n_0
    SLICE_X112Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.305 r  CNC_Top_i/DriverController/inst/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.305    CNC_Top_i/DriverController/inst/clk_div_reg[8]_i_1_n_0
    SLICE_X112Y44        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.524 r  CNC_Top_i/DriverController/inst/clk_div_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.524    CNC_Top_i/DriverController/inst/clk_div_reg[12]_i_1_n_7
    SLICE_X112Y44        FDRE                                         r  CNC_Top_i/DriverController/inst/clk_div_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CNC_Top_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    CNC_Top_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CNC_Top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    CNC_Top_i/clk_wiz/inst/clk_in1_CNC_Top_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    CNC_Top_i/clk_wiz/inst/clk_out1_CNC_Top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  CNC_Top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=23, routed)          1.699     8.626    CNC_Top_i/DriverController/inst/clk
    SLICE_X112Y44        FDRE                                         r  CNC_Top_i/DriverController/inst/clk_div_reg[12]/C
                         clock pessimism              0.617     9.242    
                         clock uncertainty           -0.074     9.168    
    SLICE_X112Y44        FDRE (Setup_fdre_C_D)        0.109     9.277    CNC_Top_i/DriverController/inst/clk_div_reg[12]
  -------------------------------------------------------------------
                         required time                          9.277    
                         arrival time                          -1.524    
  -------------------------------------------------------------------
                         slack                                  7.753    

Slack (MET) :             7.766ns  (required time - arrival time)
  Source:                 CNC_Top_i/DriverController/inst/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CNC_Top_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNC_Top_i/DriverController/inst/clk_div_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CNC_Top_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CNC_Top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CNC_Top_clk_wiz_0 rise@10.000ns - clk_out1_CNC_Top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.615ns (71.963%)  route 0.629ns (28.037%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 8.626 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CNC_Top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    CNC_Top_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CNC_Top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    CNC_Top_i/clk_wiz/inst/clk_in1_CNC_Top_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    CNC_Top_i/clk_wiz/inst/clk_out1_CNC_Top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  CNC_Top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=23, routed)          1.878    -0.734    CNC_Top_i/DriverController/inst/clk
    SLICE_X112Y41        FDRE                                         r  CNC_Top_i/DriverController/inst/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y41        FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  CNC_Top_i/DriverController/inst/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.629     0.414    CNC_Top_i/DriverController/inst/clk_div_reg_n_0_[1]
    SLICE_X112Y41        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.071 r  CNC_Top_i/DriverController/inst/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.071    CNC_Top_i/DriverController/inst/clk_div_reg[0]_i_1_n_0
    SLICE_X112Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.188 r  CNC_Top_i/DriverController/inst/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.188    CNC_Top_i/DriverController/inst/clk_div_reg[4]_i_1_n_0
    SLICE_X112Y43        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.511 r  CNC_Top_i/DriverController/inst/clk_div_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.511    CNC_Top_i/DriverController/inst/clk_div_reg[8]_i_1_n_6
    SLICE_X112Y43        FDRE                                         r  CNC_Top_i/DriverController/inst/clk_div_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CNC_Top_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    CNC_Top_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CNC_Top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    CNC_Top_i/clk_wiz/inst/clk_in1_CNC_Top_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    CNC_Top_i/clk_wiz/inst/clk_out1_CNC_Top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  CNC_Top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=23, routed)          1.699     8.626    CNC_Top_i/DriverController/inst/clk
    SLICE_X112Y43        FDRE                                         r  CNC_Top_i/DriverController/inst/clk_div_reg[9]/C
                         clock pessimism              0.617     9.242    
                         clock uncertainty           -0.074     9.168    
    SLICE_X112Y43        FDRE (Setup_fdre_C_D)        0.109     9.277    CNC_Top_i/DriverController/inst/clk_div_reg[9]
  -------------------------------------------------------------------
                         required time                          9.277    
                         arrival time                          -1.511    
  -------------------------------------------------------------------
                         slack                                  7.766    

Slack (MET) :             7.774ns  (required time - arrival time)
  Source:                 CNC_Top_i/DriverController/inst/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CNC_Top_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNC_Top_i/DriverController/inst/clk_div_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CNC_Top_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CNC_Top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CNC_Top_clk_wiz_0 rise@10.000ns - clk_out1_CNC_Top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 1.607ns (71.862%)  route 0.629ns (28.138%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 8.626 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CNC_Top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    CNC_Top_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CNC_Top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    CNC_Top_i/clk_wiz/inst/clk_in1_CNC_Top_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    CNC_Top_i/clk_wiz/inst/clk_out1_CNC_Top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  CNC_Top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=23, routed)          1.878    -0.734    CNC_Top_i/DriverController/inst/clk
    SLICE_X112Y41        FDRE                                         r  CNC_Top_i/DriverController/inst/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y41        FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  CNC_Top_i/DriverController/inst/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.629     0.414    CNC_Top_i/DriverController/inst/clk_div_reg_n_0_[1]
    SLICE_X112Y41        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.071 r  CNC_Top_i/DriverController/inst/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.071    CNC_Top_i/DriverController/inst/clk_div_reg[0]_i_1_n_0
    SLICE_X112Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.188 r  CNC_Top_i/DriverController/inst/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.188    CNC_Top_i/DriverController/inst/clk_div_reg[4]_i_1_n_0
    SLICE_X112Y43        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.503 r  CNC_Top_i/DriverController/inst/clk_div_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.503    CNC_Top_i/DriverController/inst/clk_div_reg[8]_i_1_n_4
    SLICE_X112Y43        FDRE                                         r  CNC_Top_i/DriverController/inst/clk_div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CNC_Top_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    CNC_Top_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CNC_Top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    CNC_Top_i/clk_wiz/inst/clk_in1_CNC_Top_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    CNC_Top_i/clk_wiz/inst/clk_out1_CNC_Top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  CNC_Top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=23, routed)          1.699     8.626    CNC_Top_i/DriverController/inst/clk
    SLICE_X112Y43        FDRE                                         r  CNC_Top_i/DriverController/inst/clk_div_reg[11]/C
                         clock pessimism              0.617     9.242    
                         clock uncertainty           -0.074     9.168    
    SLICE_X112Y43        FDRE (Setup_fdre_C_D)        0.109     9.277    CNC_Top_i/DriverController/inst/clk_div_reg[11]
  -------------------------------------------------------------------
                         required time                          9.277    
                         arrival time                          -1.503    
  -------------------------------------------------------------------
                         slack                                  7.774    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 CNC_Top_i/DriverController/inst/clk_div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CNC_Top_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNC_Top_i/DriverController/inst/clk_div_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CNC_Top_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CNC_Top_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CNC_Top_clk_wiz_0 rise@0.000ns - clk_out1_CNC_Top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CNC_Top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    CNC_Top_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CNC_Top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    CNC_Top_i/clk_wiz/inst/clk_in1_CNC_Top_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    CNC_Top_i/clk_wiz/inst/clk_out1_CNC_Top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  CNC_Top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=23, routed)          0.640    -0.539    CNC_Top_i/DriverController/inst/clk
    SLICE_X112Y43        FDRE                                         r  CNC_Top_i/DriverController/inst/clk_div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y43        FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  CNC_Top_i/DriverController/inst/clk_div_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.260    CNC_Top_i/DriverController/inst/clk_div_reg_n_0_[10]
    SLICE_X112Y43        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.150 r  CNC_Top_i/DriverController/inst/clk_div_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.150    CNC_Top_i/DriverController/inst/clk_div_reg[8]_i_1_n_5
    SLICE_X112Y43        FDRE                                         r  CNC_Top_i/DriverController/inst/clk_div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CNC_Top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    CNC_Top_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CNC_Top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    CNC_Top_i/clk_wiz/inst/clk_in1_CNC_Top_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    CNC_Top_i/clk_wiz/inst/clk_out1_CNC_Top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  CNC_Top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=23, routed)          0.911    -0.774    CNC_Top_i/DriverController/inst/clk
    SLICE_X112Y43        FDRE                                         r  CNC_Top_i/DriverController/inst/clk_div_reg[10]/C
                         clock pessimism              0.235    -0.539    
    SLICE_X112Y43        FDRE (Hold_fdre_C_D)         0.134    -0.405    CNC_Top_i/DriverController/inst/clk_div_reg[10]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 CNC_Top_i/DriverController/inst/clk_div_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CNC_Top_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNC_Top_i/DriverController/inst/clk_div_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CNC_Top_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CNC_Top_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CNC_Top_clk_wiz_0 rise@0.000ns - clk_out1_CNC_Top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CNC_Top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    CNC_Top_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CNC_Top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    CNC_Top_i/clk_wiz/inst/clk_in1_CNC_Top_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    CNC_Top_i/clk_wiz/inst/clk_out1_CNC_Top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  CNC_Top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=23, routed)          0.640    -0.539    CNC_Top_i/DriverController/inst/clk
    SLICE_X112Y44        FDRE                                         r  CNC_Top_i/DriverController/inst/clk_div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y44        FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  CNC_Top_i/DriverController/inst/clk_div_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.260    CNC_Top_i/DriverController/inst/clk_div_reg_n_0_[14]
    SLICE_X112Y44        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.150 r  CNC_Top_i/DriverController/inst/clk_div_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.150    CNC_Top_i/DriverController/inst/clk_div_reg[12]_i_1_n_5
    SLICE_X112Y44        FDRE                                         r  CNC_Top_i/DriverController/inst/clk_div_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CNC_Top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    CNC_Top_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CNC_Top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    CNC_Top_i/clk_wiz/inst/clk_in1_CNC_Top_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    CNC_Top_i/clk_wiz/inst/clk_out1_CNC_Top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  CNC_Top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=23, routed)          0.911    -0.774    CNC_Top_i/DriverController/inst/clk
    SLICE_X112Y44        FDRE                                         r  CNC_Top_i/DriverController/inst/clk_div_reg[14]/C
                         clock pessimism              0.235    -0.539    
    SLICE_X112Y44        FDRE (Hold_fdre_C_D)         0.134    -0.405    CNC_Top_i/DriverController/inst/clk_div_reg[14]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 CNC_Top_i/DriverController/inst/clk_div_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CNC_Top_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNC_Top_i/DriverController/inst/clk_div_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CNC_Top_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CNC_Top_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CNC_Top_clk_wiz_0 rise@0.000ns - clk_out1_CNC_Top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CNC_Top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    CNC_Top_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CNC_Top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    CNC_Top_i/clk_wiz/inst/clk_in1_CNC_Top_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    CNC_Top_i/clk_wiz/inst/clk_out1_CNC_Top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  CNC_Top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=23, routed)          0.640    -0.539    CNC_Top_i/DriverController/inst/clk
    SLICE_X112Y45        FDRE                                         r  CNC_Top_i/DriverController/inst/clk_div_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  CNC_Top_i/DriverController/inst/clk_div_reg[18]/Q
                         net (fo=1, routed)           0.114    -0.260    CNC_Top_i/DriverController/inst/clk_div_reg_n_0_[18]
    SLICE_X112Y45        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.150 r  CNC_Top_i/DriverController/inst/clk_div_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.150    CNC_Top_i/DriverController/inst/clk_div_reg[16]_i_1_n_5
    SLICE_X112Y45        FDRE                                         r  CNC_Top_i/DriverController/inst/clk_div_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CNC_Top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    CNC_Top_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CNC_Top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    CNC_Top_i/clk_wiz/inst/clk_in1_CNC_Top_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    CNC_Top_i/clk_wiz/inst/clk_out1_CNC_Top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  CNC_Top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=23, routed)          0.911    -0.774    CNC_Top_i/DriverController/inst/clk
    SLICE_X112Y45        FDRE                                         r  CNC_Top_i/DriverController/inst/clk_div_reg[18]/C
                         clock pessimism              0.235    -0.539    
    SLICE_X112Y45        FDRE (Hold_fdre_C_D)         0.134    -0.405    CNC_Top_i/DriverController/inst/clk_div_reg[18]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 CNC_Top_i/DriverController/inst/clk_div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CNC_Top_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNC_Top_i/DriverController/inst/clk_div_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CNC_Top_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CNC_Top_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CNC_Top_clk_wiz_0 rise@0.000ns - clk_out1_CNC_Top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CNC_Top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    CNC_Top_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CNC_Top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    CNC_Top_i/clk_wiz/inst/clk_in1_CNC_Top_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    CNC_Top_i/clk_wiz/inst/clk_out1_CNC_Top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  CNC_Top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=23, routed)          0.639    -0.540    CNC_Top_i/DriverController/inst/clk
    SLICE_X112Y41        FDRE                                         r  CNC_Top_i/DriverController/inst/clk_div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y41        FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  CNC_Top_i/DriverController/inst/clk_div_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.261    CNC_Top_i/DriverController/inst/clk_div_reg_n_0_[2]
    SLICE_X112Y41        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.151 r  CNC_Top_i/DriverController/inst/clk_div_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.151    CNC_Top_i/DriverController/inst/clk_div_reg[0]_i_1_n_5
    SLICE_X112Y41        FDRE                                         r  CNC_Top_i/DriverController/inst/clk_div_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CNC_Top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    CNC_Top_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CNC_Top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    CNC_Top_i/clk_wiz/inst/clk_in1_CNC_Top_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    CNC_Top_i/clk_wiz/inst/clk_out1_CNC_Top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  CNC_Top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=23, routed)          0.910    -0.775    CNC_Top_i/DriverController/inst/clk
    SLICE_X112Y41        FDRE                                         r  CNC_Top_i/DriverController/inst/clk_div_reg[2]/C
                         clock pessimism              0.235    -0.540    
    SLICE_X112Y41        FDRE (Hold_fdre_C_D)         0.134    -0.406    CNC_Top_i/DriverController/inst/clk_div_reg[2]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 CNC_Top_i/DriverController/inst/clk_div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CNC_Top_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNC_Top_i/DriverController/inst/clk_div_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CNC_Top_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CNC_Top_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CNC_Top_clk_wiz_0 rise@0.000ns - clk_out1_CNC_Top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CNC_Top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    CNC_Top_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CNC_Top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    CNC_Top_i/clk_wiz/inst/clk_in1_CNC_Top_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    CNC_Top_i/clk_wiz/inst/clk_out1_CNC_Top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  CNC_Top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=23, routed)          0.639    -0.540    CNC_Top_i/DriverController/inst/clk
    SLICE_X112Y42        FDRE                                         r  CNC_Top_i/DriverController/inst/clk_div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y42        FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  CNC_Top_i/DriverController/inst/clk_div_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.261    CNC_Top_i/DriverController/inst/clk_div_reg_n_0_[6]
    SLICE_X112Y42        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.151 r  CNC_Top_i/DriverController/inst/clk_div_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.151    CNC_Top_i/DriverController/inst/clk_div_reg[4]_i_1_n_5
    SLICE_X112Y42        FDRE                                         r  CNC_Top_i/DriverController/inst/clk_div_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CNC_Top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    CNC_Top_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CNC_Top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    CNC_Top_i/clk_wiz/inst/clk_in1_CNC_Top_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    CNC_Top_i/clk_wiz/inst/clk_out1_CNC_Top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  CNC_Top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=23, routed)          0.910    -0.775    CNC_Top_i/DriverController/inst/clk
    SLICE_X112Y42        FDRE                                         r  CNC_Top_i/DriverController/inst/clk_div_reg[6]/C
                         clock pessimism              0.235    -0.540    
    SLICE_X112Y42        FDRE (Hold_fdre_C_D)         0.134    -0.406    CNC_Top_i/DriverController/inst/clk_div_reg[6]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 CNC_Top_i/DriverController/inst/clk_div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CNC_Top_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNC_Top_i/DriverController/inst/clk_div_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CNC_Top_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CNC_Top_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CNC_Top_clk_wiz_0 rise@0.000ns - clk_out1_CNC_Top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CNC_Top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    CNC_Top_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CNC_Top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    CNC_Top_i/clk_wiz/inst/clk_in1_CNC_Top_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    CNC_Top_i/clk_wiz/inst/clk_out1_CNC_Top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  CNC_Top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=23, routed)          0.640    -0.539    CNC_Top_i/DriverController/inst/clk
    SLICE_X112Y43        FDRE                                         r  CNC_Top_i/DriverController/inst/clk_div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y43        FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  CNC_Top_i/DriverController/inst/clk_div_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.260    CNC_Top_i/DriverController/inst/clk_div_reg_n_0_[10]
    SLICE_X112Y43        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.114 r  CNC_Top_i/DriverController/inst/clk_div_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.114    CNC_Top_i/DriverController/inst/clk_div_reg[8]_i_1_n_4
    SLICE_X112Y43        FDRE                                         r  CNC_Top_i/DriverController/inst/clk_div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CNC_Top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    CNC_Top_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CNC_Top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    CNC_Top_i/clk_wiz/inst/clk_in1_CNC_Top_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    CNC_Top_i/clk_wiz/inst/clk_out1_CNC_Top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  CNC_Top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=23, routed)          0.911    -0.774    CNC_Top_i/DriverController/inst/clk
    SLICE_X112Y43        FDRE                                         r  CNC_Top_i/DriverController/inst/clk_div_reg[11]/C
                         clock pessimism              0.235    -0.539    
    SLICE_X112Y43        FDRE (Hold_fdre_C_D)         0.134    -0.405    CNC_Top_i/DriverController/inst/clk_div_reg[11]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 CNC_Top_i/DriverController/inst/clk_div_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CNC_Top_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNC_Top_i/DriverController/inst/clk_div_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CNC_Top_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CNC_Top_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CNC_Top_clk_wiz_0 rise@0.000ns - clk_out1_CNC_Top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CNC_Top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    CNC_Top_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CNC_Top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    CNC_Top_i/clk_wiz/inst/clk_in1_CNC_Top_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    CNC_Top_i/clk_wiz/inst/clk_out1_CNC_Top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  CNC_Top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=23, routed)          0.640    -0.539    CNC_Top_i/DriverController/inst/clk
    SLICE_X112Y44        FDRE                                         r  CNC_Top_i/DriverController/inst/clk_div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y44        FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  CNC_Top_i/DriverController/inst/clk_div_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.260    CNC_Top_i/DriverController/inst/clk_div_reg_n_0_[14]
    SLICE_X112Y44        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.114 r  CNC_Top_i/DriverController/inst/clk_div_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.114    CNC_Top_i/DriverController/inst/clk_div_reg[12]_i_1_n_4
    SLICE_X112Y44        FDRE                                         r  CNC_Top_i/DriverController/inst/clk_div_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CNC_Top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    CNC_Top_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CNC_Top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    CNC_Top_i/clk_wiz/inst/clk_in1_CNC_Top_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    CNC_Top_i/clk_wiz/inst/clk_out1_CNC_Top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  CNC_Top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=23, routed)          0.911    -0.774    CNC_Top_i/DriverController/inst/clk
    SLICE_X112Y44        FDRE                                         r  CNC_Top_i/DriverController/inst/clk_div_reg[15]/C
                         clock pessimism              0.235    -0.539    
    SLICE_X112Y44        FDRE (Hold_fdre_C_D)         0.134    -0.405    CNC_Top_i/DriverController/inst/clk_div_reg[15]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 CNC_Top_i/DriverController/inst/clk_div_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CNC_Top_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNC_Top_i/DriverController/inst/clk_div_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CNC_Top_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CNC_Top_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CNC_Top_clk_wiz_0 rise@0.000ns - clk_out1_CNC_Top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CNC_Top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    CNC_Top_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CNC_Top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    CNC_Top_i/clk_wiz/inst/clk_in1_CNC_Top_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    CNC_Top_i/clk_wiz/inst/clk_out1_CNC_Top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  CNC_Top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=23, routed)          0.640    -0.539    CNC_Top_i/DriverController/inst/clk
    SLICE_X112Y45        FDRE                                         r  CNC_Top_i/DriverController/inst/clk_div_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  CNC_Top_i/DriverController/inst/clk_div_reg[18]/Q
                         net (fo=1, routed)           0.114    -0.260    CNC_Top_i/DriverController/inst/clk_div_reg_n_0_[18]
    SLICE_X112Y45        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.114 r  CNC_Top_i/DriverController/inst/clk_div_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.114    CNC_Top_i/DriverController/inst/clk_div_reg[16]_i_1_n_4
    SLICE_X112Y45        FDRE                                         r  CNC_Top_i/DriverController/inst/clk_div_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CNC_Top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    CNC_Top_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CNC_Top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    CNC_Top_i/clk_wiz/inst/clk_in1_CNC_Top_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    CNC_Top_i/clk_wiz/inst/clk_out1_CNC_Top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  CNC_Top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=23, routed)          0.911    -0.774    CNC_Top_i/DriverController/inst/clk
    SLICE_X112Y45        FDRE                                         r  CNC_Top_i/DriverController/inst/clk_div_reg[19]/C
                         clock pessimism              0.235    -0.539    
    SLICE_X112Y45        FDRE (Hold_fdre_C_D)         0.134    -0.405    CNC_Top_i/DriverController/inst/clk_div_reg[19]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 CNC_Top_i/DriverController/inst/clk_div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CNC_Top_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNC_Top_i/DriverController/inst/clk_div_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CNC_Top_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CNC_Top_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CNC_Top_clk_wiz_0 rise@0.000ns - clk_out1_CNC_Top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CNC_Top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    CNC_Top_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CNC_Top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    CNC_Top_i/clk_wiz/inst/clk_in1_CNC_Top_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    CNC_Top_i/clk_wiz/inst/clk_out1_CNC_Top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  CNC_Top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=23, routed)          0.639    -0.540    CNC_Top_i/DriverController/inst/clk
    SLICE_X112Y41        FDRE                                         r  CNC_Top_i/DriverController/inst/clk_div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y41        FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  CNC_Top_i/DriverController/inst/clk_div_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.261    CNC_Top_i/DriverController/inst/clk_div_reg_n_0_[2]
    SLICE_X112Y41        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.115 r  CNC_Top_i/DriverController/inst/clk_div_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.115    CNC_Top_i/DriverController/inst/clk_div_reg[0]_i_1_n_4
    SLICE_X112Y41        FDRE                                         r  CNC_Top_i/DriverController/inst/clk_div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CNC_Top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    CNC_Top_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CNC_Top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    CNC_Top_i/clk_wiz/inst/clk_in1_CNC_Top_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    CNC_Top_i/clk_wiz/inst/clk_out1_CNC_Top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  CNC_Top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=23, routed)          0.910    -0.775    CNC_Top_i/DriverController/inst/clk
    SLICE_X112Y41        FDRE                                         r  CNC_Top_i/DriverController/inst/clk_div_reg[3]/C
                         clock pessimism              0.235    -0.540    
    SLICE_X112Y41        FDRE (Hold_fdre_C_D)         0.134    -0.406    CNC_Top_i/DriverController/inst/clk_div_reg[3]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 CNC_Top_i/DriverController/inst/clk_div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CNC_Top_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNC_Top_i/DriverController/inst/clk_div_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CNC_Top_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CNC_Top_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CNC_Top_clk_wiz_0 rise@0.000ns - clk_out1_CNC_Top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CNC_Top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    CNC_Top_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CNC_Top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    CNC_Top_i/clk_wiz/inst/clk_in1_CNC_Top_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    CNC_Top_i/clk_wiz/inst/clk_out1_CNC_Top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  CNC_Top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=23, routed)          0.639    -0.540    CNC_Top_i/DriverController/inst/clk
    SLICE_X112Y42        FDRE                                         r  CNC_Top_i/DriverController/inst/clk_div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y42        FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  CNC_Top_i/DriverController/inst/clk_div_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.261    CNC_Top_i/DriverController/inst/clk_div_reg_n_0_[6]
    SLICE_X112Y42        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.115 r  CNC_Top_i/DriverController/inst/clk_div_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.115    CNC_Top_i/DriverController/inst/clk_div_reg[4]_i_1_n_4
    SLICE_X112Y42        FDRE                                         r  CNC_Top_i/DriverController/inst/clk_div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CNC_Top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    CNC_Top_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CNC_Top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    CNC_Top_i/clk_wiz/inst/clk_in1_CNC_Top_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    CNC_Top_i/clk_wiz/inst/clk_out1_CNC_Top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  CNC_Top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=23, routed)          0.910    -0.775    CNC_Top_i/DriverController/inst/clk
    SLICE_X112Y42        FDRE                                         r  CNC_Top_i/DriverController/inst/clk_div_reg[7]/C
                         clock pessimism              0.235    -0.540    
    SLICE_X112Y42        FDRE (Hold_fdre_C_D)         0.134    -0.406    CNC_Top_i/DriverController/inst/clk_div_reg[7]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_CNC_Top_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    CNC_Top_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X112Y41    CNC_Top_i/DriverController/inst/clk_div_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X112Y43    CNC_Top_i/DriverController/inst/clk_div_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X112Y43    CNC_Top_i/DriverController/inst/clk_div_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X112Y44    CNC_Top_i/DriverController/inst/clk_div_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X112Y44    CNC_Top_i/DriverController/inst/clk_div_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X112Y44    CNC_Top_i/DriverController/inst/clk_div_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X112Y44    CNC_Top_i/DriverController/inst/clk_div_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X112Y45    CNC_Top_i/DriverController/inst/clk_div_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y41    CNC_Top_i/DriverController/inst/clk_div_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y41    CNC_Top_i/DriverController/inst/clk_div_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y43    CNC_Top_i/DriverController/inst/clk_div_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y43    CNC_Top_i/DriverController/inst/clk_div_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y43    CNC_Top_i/DriverController/inst/clk_div_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y43    CNC_Top_i/DriverController/inst/clk_div_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y44    CNC_Top_i/DriverController/inst/clk_div_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y44    CNC_Top_i/DriverController/inst/clk_div_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y44    CNC_Top_i/DriverController/inst/clk_div_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y44    CNC_Top_i/DriverController/inst/clk_div_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y41    CNC_Top_i/DriverController/inst/clk_div_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y41    CNC_Top_i/DriverController/inst/clk_div_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y43    CNC_Top_i/DriverController/inst/clk_div_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y43    CNC_Top_i/DriverController/inst/clk_div_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y43    CNC_Top_i/DriverController/inst/clk_div_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y43    CNC_Top_i/DriverController/inst/clk_div_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y44    CNC_Top_i/DriverController/inst/clk_div_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y44    CNC_Top_i/DriverController/inst/clk_div_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y44    CNC_Top_i/DriverController/inst/clk_div_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y44    CNC_Top_i/DriverController/inst/clk_div_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_CNC_Top_clk_wiz_0
  To Clock:  clkfbout_CNC_Top_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_CNC_Top_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    CNC_Top_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 left
                            (input port)
  Destination:            drv_enable
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.137ns  (logic 5.587ns (39.516%)  route 8.551ns (60.484%))
  Logic Levels:           4  (IBUF=1 LUT1=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  left (IN)
                         net (fo=0)                   0.000     0.000    left
    N15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  left_IBUF_inst/O
                         net (fo=3, routed)           1.630     3.121    CNC_Top_i/DriverController/inst/ccw
    SLICE_X113Y47        LUT2 (Prop_lut2_I1_O)        0.150     3.271 f  CNC_Top_i/DriverController/inst/en_INST_0/O
                         net (fo=2, routed)           0.884     4.155    CNC_Top_i/A4988_Driver_IO/enable
    SLICE_X112Y47        LUT1 (Prop_lut1_I0_O)        0.326     4.481 r  CNC_Top_i/A4988_Driver_IO/drv_enable_INST_0/O
                         net (fo=2, routed)           6.037    10.518    drv_enable_OBUF
    AB11                 OBUF (Prop_obuf_I_O)         3.620    14.137 r  drv_enable_OBUF_inst/O
                         net (fo=0)                   0.000    14.137    drv_enable
    AB11                                                              r  drv_enable (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 left
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.695ns  (logic 5.489ns (56.616%)  route 4.206ns (43.384%))
  Logic Levels:           4  (IBUF=1 LUT1=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  left (IN)
                         net (fo=0)                   0.000     0.000    left
    N15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  left_IBUF_inst/O
                         net (fo=3, routed)           1.630     3.121    CNC_Top_i/DriverController/inst/ccw
    SLICE_X113Y47        LUT2 (Prop_lut2_I1_O)        0.150     3.271 f  CNC_Top_i/DriverController/inst/en_INST_0/O
                         net (fo=2, routed)           0.884     4.155    CNC_Top_i/A4988_Driver_IO/enable
    SLICE_X112Y47        LUT1 (Prop_lut1_I0_O)        0.326     4.481 r  CNC_Top_i/A4988_Driver_IO/drv_enable_INST_0/O
                         net (fo=2, routed)           1.692     6.173    led_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         3.522     9.695 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.695    led[0]
    T22                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 right
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.841ns  (logic 1.602ns (56.390%)  route 1.239ns (43.610%))
  Logic Levels:           4  (IBUF=1 LUT1=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  right (IN)
                         net (fo=0)                   0.000     0.000    right
    R18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 f  right_IBUF_inst/O
                         net (fo=2, routed)           0.592     0.819    CNC_Top_i/DriverController/inst/cw
    SLICE_X113Y47        LUT2 (Prop_lut2_I0_O)        0.044     0.863 f  CNC_Top_i/DriverController/inst/en_INST_0/O
                         net (fo=2, routed)           0.304     1.167    CNC_Top_i/A4988_Driver_IO/enable
    SLICE_X112Y47        LUT1 (Prop_lut1_I0_O)        0.107     1.274 r  CNC_Top_i/A4988_Driver_IO/drv_enable_INST_0/O
                         net (fo=2, routed)           0.343     1.617    led_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         1.223     2.841 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.841    led[0]
    T22                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 right
                            (input port)
  Destination:            drv_enable
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.019ns  (logic 1.698ns (33.839%)  route 3.320ns (66.161%))
  Logic Levels:           4  (IBUF=1 LUT1=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  right (IN)
                         net (fo=0)                   0.000     0.000    right
    R18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 f  right_IBUF_inst/O
                         net (fo=2, routed)           0.592     0.819    CNC_Top_i/DriverController/inst/cw
    SLICE_X113Y47        LUT2 (Prop_lut2_I0_O)        0.044     0.863 f  CNC_Top_i/DriverController/inst/en_INST_0/O
                         net (fo=2, routed)           0.304     1.167    CNC_Top_i/A4988_Driver_IO/enable
    SLICE_X112Y47        LUT1 (Prop_lut1_I0_O)        0.107     1.274 r  CNC_Top_i/A4988_Driver_IO/drv_enable_INST_0/O
                         net (fo=2, routed)           2.425     3.699    drv_enable_OBUF
    AB11                 OBUF (Prop_obuf_I_O)         1.320     5.019 r  drv_enable_OBUF_inst/O
                         net (fo=0)                   0.000     5.019    drv_enable
    AB11                                                              r  drv_enable (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_CNC_Top_clk_wiz_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CNC_Top_i/DriverController/inst/step_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CNC_Top_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drv_step
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.828ns  (logic 4.071ns (41.427%)  route 5.757ns (58.573%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CNC_Top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    CNC_Top_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CNC_Top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    CNC_Top_i/clk_wiz/inst/clk_in1_CNC_Top_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    CNC_Top_i/clk_wiz/inst/clk_out1_CNC_Top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  CNC_Top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=23, routed)          1.880    -0.732    CNC_Top_i/DriverController/inst/clk
    SLICE_X113Y47        FDRE                                         r  CNC_Top_i/DriverController/inst/step_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y47        FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  CNC_Top_i/DriverController/inst/step_reg_lopt_replica/Q
                         net (fo=1, routed)           5.757     5.481    lopt
    AA11                 OBUF (Prop_obuf_I_O)         3.615     9.097 r  drv_step_OBUF_inst/O
                         net (fo=0)                   0.000     9.097    drv_step
    AA11                                                              r  drv_step (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CNC_Top_i/DriverController/inst/dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CNC_Top_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drv_direction
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.893ns  (logic 4.120ns (46.327%)  route 4.773ns (53.673%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CNC_Top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    CNC_Top_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CNC_Top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    CNC_Top_i/clk_wiz/inst/clk_in1_CNC_Top_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    CNC_Top_i/clk_wiz/inst/clk_out1_CNC_Top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  CNC_Top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=23, routed)          1.880    -0.732    CNC_Top_i/DriverController/inst/clk
    SLICE_X112Y47        FDRE                                         r  CNC_Top_i/DriverController/inst/dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.518    -0.214 r  CNC_Top_i/DriverController/inst/dir_reg/Q
                         net (fo=2, routed)           4.773     4.560    drv_direction_OBUF
    Y11                  OBUF (Prop_obuf_I_O)         3.602     8.162 r  drv_direction_OBUF_inst/O
                         net (fo=0)                   0.000     8.162    drv_direction
    Y11                                                               r  drv_direction (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CNC_Top_i/DriverController/inst/step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CNC_Top_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.797ns  (logic 3.987ns (68.784%)  route 1.809ns (31.216%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CNC_Top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    CNC_Top_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CNC_Top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    CNC_Top_i/clk_wiz/inst/clk_in1_CNC_Top_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    CNC_Top_i/clk_wiz/inst/clk_out1_CNC_Top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  CNC_Top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=23, routed)          1.880    -0.732    CNC_Top_i/DriverController/inst/clk
    SLICE_X113Y47        FDRE                                         r  CNC_Top_i/DriverController/inst/step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y47        FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  CNC_Top_i/DriverController/inst/step_reg/Q
                         net (fo=1, routed)           1.809     1.534    drv_step_OBUF
    U22                  OBUF (Prop_obuf_I_O)         3.531     5.065 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.065    led[2]
    U22                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CNC_Top_i/DriverController/inst/dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CNC_Top_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.733ns  (logic 4.032ns (70.329%)  route 1.701ns (29.671%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CNC_Top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    CNC_Top_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CNC_Top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    CNC_Top_i/clk_wiz/inst/clk_in1_CNC_Top_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    CNC_Top_i/clk_wiz/inst/clk_out1_CNC_Top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  CNC_Top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=23, routed)          1.880    -0.732    CNC_Top_i/DriverController/inst/clk
    SLICE_X112Y47        FDRE                                         r  CNC_Top_i/DriverController/inst/dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.518    -0.214 r  CNC_Top_i/DriverController/inst/dir_reg/Q
                         net (fo=2, routed)           1.701     1.487    led_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         3.514     5.001 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.001    led[1]
    T21                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CNC_Top_i/DriverController/inst/dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CNC_Top_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.734ns  (logic 1.379ns (79.527%)  route 0.355ns (20.473%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CNC_Top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    CNC_Top_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CNC_Top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    CNC_Top_i/clk_wiz/inst/clk_in1_CNC_Top_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    CNC_Top_i/clk_wiz/inst/clk_out1_CNC_Top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  CNC_Top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=23, routed)          0.641    -0.538    CNC_Top_i/DriverController/inst/clk
    SLICE_X112Y47        FDRE                                         r  CNC_Top_i/DriverController/inst/dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  CNC_Top_i/DriverController/inst/dir_reg/Q
                         net (fo=2, routed)           0.355    -0.019    led_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         1.215     1.196 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.196    led[1]
    T21                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CNC_Top_i/DriverController/inst/step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CNC_Top_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.765ns  (logic 1.373ns (77.771%)  route 0.392ns (22.229%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CNC_Top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    CNC_Top_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CNC_Top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    CNC_Top_i/clk_wiz/inst/clk_in1_CNC_Top_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    CNC_Top_i/clk_wiz/inst/clk_out1_CNC_Top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  CNC_Top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=23, routed)          0.641    -0.538    CNC_Top_i/DriverController/inst/clk
    SLICE_X113Y47        FDRE                                         r  CNC_Top_i/DriverController/inst/step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y47        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  CNC_Top_i/DriverController/inst/step_reg/Q
                         net (fo=1, routed)           0.392    -0.004    drv_step_OBUF
    U22                  OBUF (Prop_obuf_I_O)         1.232     1.228 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.228    led[2]
    U22                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CNC_Top_i/DriverController/inst/dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CNC_Top_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drv_direction
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.251ns  (logic 1.466ns (45.108%)  route 1.784ns (54.892%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CNC_Top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    CNC_Top_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CNC_Top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    CNC_Top_i/clk_wiz/inst/clk_in1_CNC_Top_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    CNC_Top_i/clk_wiz/inst/clk_out1_CNC_Top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  CNC_Top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=23, routed)          0.641    -0.538    CNC_Top_i/DriverController/inst/clk
    SLICE_X112Y47        FDRE                                         r  CNC_Top_i/DriverController/inst/dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  CNC_Top_i/DriverController/inst/dir_reg/Q
                         net (fo=2, routed)           1.784     1.411    drv_direction_OBUF
    Y11                  OBUF (Prop_obuf_I_O)         1.302     2.713 r  drv_direction_OBUF_inst/O
                         net (fo=0)                   0.000     2.713    drv_direction
    Y11                                                               r  drv_direction (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CNC_Top_i/DriverController/inst/step_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CNC_Top_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drv_step
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.772ns  (logic 1.457ns (38.612%)  route 2.316ns (61.388%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CNC_Top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    CNC_Top_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CNC_Top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    CNC_Top_i/clk_wiz/inst/clk_in1_CNC_Top_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    CNC_Top_i/clk_wiz/inst/clk_out1_CNC_Top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  CNC_Top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=23, routed)          0.641    -0.538    CNC_Top_i/DriverController/inst/clk
    SLICE_X113Y47        FDRE                                         r  CNC_Top_i/DriverController/inst/step_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y47        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  CNC_Top_i/DriverController/inst/step_reg_lopt_replica/Q
                         net (fo=1, routed)           2.316     1.919    lopt
    AA11                 OBUF (Prop_obuf_I_O)         1.316     3.235 r  drv_step_OBUF_inst/O
                         net (fo=0)                   0.000     3.235    drv_step
    AA11                                                              r  drv_step (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_CNC_Top_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_CNC_Top_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.437ns  (logic 0.029ns (2.018%)  route 1.408ns (97.982%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_CNC_Top_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    CNC_Top_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     5.446 f  CNC_Top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.926    CNC_Top_i/clk_wiz/inst/clk_in1_CNC_Top_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.204     2.722 f  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.564     3.286    CNC_Top_i/clk_wiz/inst/clkfbout_CNC_Top_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.315 f  CNC_Top_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.844     4.159    CNC_Top_i/clk_wiz/inst/clkfbout_buf_CNC_Top_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_CNC_Top_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.349ns  (logic 0.091ns (2.717%)  route 3.258ns (97.283%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_CNC_Top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    CNC_Top_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  CNC_Top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    CNC_Top_i/clk_wiz/inst/clk_in1_CNC_Top_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.438    -4.856 r  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.691    -3.165    CNC_Top_i/clk_wiz/inst/clkfbout_CNC_Top_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  CNC_Top_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    -1.506    CNC_Top_i/clk_wiz/inst/clkfbout_buf_CNC_Top_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_CNC_Top_clk_wiz_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 left
                            (input port)
  Destination:            CNC_Top_i/DriverController/inst/step_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_CNC_Top_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.877ns  (logic 1.615ns (41.655%)  route 2.262ns (58.345%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  left (IN)
                         net (fo=0)                   0.000     0.000    left
    N15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  left_IBUF_inst/O
                         net (fo=3, routed)           1.630     3.121    CNC_Top_i/DriverController/inst/ccw
    SLICE_X113Y47        LUT2 (Prop_lut2_I0_O)        0.124     3.245 r  CNC_Top_i/DriverController/inst/step_i_1/O
                         net (fo=2, routed)           0.632     3.877    CNC_Top_i/DriverController/inst/p_0_in
    SLICE_X113Y47        FDRE                                         r  CNC_Top_i/DriverController/inst/step_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CNC_Top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    CNC_Top_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  CNC_Top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    CNC_Top_i/clk_wiz/inst/clk_in1_CNC_Top_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    CNC_Top_i/clk_wiz/inst/clk_out1_CNC_Top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  CNC_Top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=23, routed)          1.700    -1.373    CNC_Top_i/DriverController/inst/clk
    SLICE_X113Y47        FDRE                                         r  CNC_Top_i/DriverController/inst/step_reg/C

Slack:                    inf
  Source:                 left
                            (input port)
  Destination:            CNC_Top_i/DriverController/inst/step_reg_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_CNC_Top_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.877ns  (logic 1.615ns (41.655%)  route 2.262ns (58.345%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  left (IN)
                         net (fo=0)                   0.000     0.000    left
    N15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  left_IBUF_inst/O
                         net (fo=3, routed)           1.630     3.121    CNC_Top_i/DriverController/inst/ccw
    SLICE_X113Y47        LUT2 (Prop_lut2_I0_O)        0.124     3.245 r  CNC_Top_i/DriverController/inst/step_i_1/O
                         net (fo=2, routed)           0.632     3.877    CNC_Top_i/DriverController/inst/p_0_in
    SLICE_X113Y47        FDRE                                         r  CNC_Top_i/DriverController/inst/step_reg_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CNC_Top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    CNC_Top_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  CNC_Top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    CNC_Top_i/clk_wiz/inst/clk_in1_CNC_Top_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    CNC_Top_i/clk_wiz/inst/clk_out1_CNC_Top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  CNC_Top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=23, routed)          1.700    -1.373    CNC_Top_i/DriverController/inst/clk
    SLICE_X113Y47        FDRE                                         r  CNC_Top_i/DriverController/inst/step_reg_lopt_replica/C

Slack:                    inf
  Source:                 left
                            (input port)
  Destination:            CNC_Top_i/DriverController/inst/dir_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_CNC_Top_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.854ns  (logic 1.641ns (42.571%)  route 2.213ns (57.429%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  left (IN)
                         net (fo=0)                   0.000     0.000    left
    N15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  left_IBUF_inst/O
                         net (fo=3, routed)           1.630     3.121    CNC_Top_i/DriverController/inst/ccw
    SLICE_X113Y47        LUT2 (Prop_lut2_I1_O)        0.150     3.271 r  CNC_Top_i/DriverController/inst/en_INST_0/O
                         net (fo=2, routed)           0.583     3.854    CNC_Top_i/DriverController/inst/en
    SLICE_X112Y47        FDRE                                         r  CNC_Top_i/DriverController/inst/dir_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CNC_Top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    CNC_Top_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  CNC_Top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    CNC_Top_i/clk_wiz/inst/clk_in1_CNC_Top_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    CNC_Top_i/clk_wiz/inst/clk_out1_CNC_Top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  CNC_Top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=23, routed)          1.700    -1.373    CNC_Top_i/DriverController/inst/clk
    SLICE_X112Y47        FDRE                                         r  CNC_Top_i/DriverController/inst/dir_reg/C

Slack:                    inf
  Source:                 left
                            (input port)
  Destination:            CNC_Top_i/DriverController/inst/dir_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CNC_Top_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.878ns  (logic 1.491ns (51.799%)  route 1.387ns (48.201%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  left (IN)
                         net (fo=0)                   0.000     0.000    left
    N15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  left_IBUF_inst/O
                         net (fo=3, routed)           1.387     2.878    CNC_Top_i/DriverController/inst/ccw
    SLICE_X112Y47        FDRE                                         r  CNC_Top_i/DriverController/inst/dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CNC_Top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    CNC_Top_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  CNC_Top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    CNC_Top_i/clk_wiz/inst/clk_in1_CNC_Top_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    CNC_Top_i/clk_wiz/inst/clk_out1_CNC_Top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  CNC_Top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=23, routed)          1.700    -1.373    CNC_Top_i/DriverController/inst/clk
    SLICE_X112Y47        FDRE                                         r  CNC_Top_i/DriverController/inst/dir_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 left
                            (input port)
  Destination:            CNC_Top_i/DriverController/inst/dir_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CNC_Top_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.819ns  (logic 0.258ns (31.573%)  route 0.560ns (68.427%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  left (IN)
                         net (fo=0)                   0.000     0.000    left
    N15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  left_IBUF_inst/O
                         net (fo=3, routed)           0.560     0.819    CNC_Top_i/DriverController/inst/ccw
    SLICE_X112Y47        FDRE                                         r  CNC_Top_i/DriverController/inst/dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CNC_Top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    CNC_Top_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CNC_Top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    CNC_Top_i/clk_wiz/inst/clk_in1_CNC_Top_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    CNC_Top_i/clk_wiz/inst/clk_out1_CNC_Top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  CNC_Top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=23, routed)          0.912    -0.773    CNC_Top_i/DriverController/inst/clk
    SLICE_X112Y47        FDRE                                         r  CNC_Top_i/DriverController/inst/dir_reg/C

Slack:                    inf
  Source:                 right
                            (input port)
  Destination:            CNC_Top_i/DriverController/inst/dir_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_CNC_Top_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.054ns  (logic 0.271ns (25.745%)  route 0.783ns (74.255%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  right (IN)
                         net (fo=0)                   0.000     0.000    right
    R18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  right_IBUF_inst/O
                         net (fo=2, routed)           0.592     0.819    CNC_Top_i/DriverController/inst/cw
    SLICE_X113Y47        LUT2 (Prop_lut2_I0_O)        0.044     0.863 r  CNC_Top_i/DriverController/inst/en_INST_0/O
                         net (fo=2, routed)           0.191     1.054    CNC_Top_i/DriverController/inst/en
    SLICE_X112Y47        FDRE                                         r  CNC_Top_i/DriverController/inst/dir_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CNC_Top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    CNC_Top_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CNC_Top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    CNC_Top_i/clk_wiz/inst/clk_in1_CNC_Top_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    CNC_Top_i/clk_wiz/inst/clk_out1_CNC_Top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  CNC_Top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=23, routed)          0.912    -0.773    CNC_Top_i/DriverController/inst/clk
    SLICE_X112Y47        FDRE                                         r  CNC_Top_i/DriverController/inst/dir_reg/C

Slack:                    inf
  Source:                 right
                            (input port)
  Destination:            CNC_Top_i/DriverController/inst/step_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_CNC_Top_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.092ns  (logic 0.272ns (24.955%)  route 0.819ns (75.045%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  right (IN)
                         net (fo=0)                   0.000     0.000    right
    R18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 f  right_IBUF_inst/O
                         net (fo=2, routed)           0.592     0.819    CNC_Top_i/DriverController/inst/cw
    SLICE_X113Y47        LUT2 (Prop_lut2_I1_O)        0.045     0.864 r  CNC_Top_i/DriverController/inst/step_i_1/O
                         net (fo=2, routed)           0.228     1.092    CNC_Top_i/DriverController/inst/p_0_in
    SLICE_X113Y47        FDRE                                         r  CNC_Top_i/DriverController/inst/step_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CNC_Top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    CNC_Top_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CNC_Top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    CNC_Top_i/clk_wiz/inst/clk_in1_CNC_Top_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    CNC_Top_i/clk_wiz/inst/clk_out1_CNC_Top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  CNC_Top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=23, routed)          0.912    -0.773    CNC_Top_i/DriverController/inst/clk
    SLICE_X113Y47        FDRE                                         r  CNC_Top_i/DriverController/inst/step_reg/C

Slack:                    inf
  Source:                 right
                            (input port)
  Destination:            CNC_Top_i/DriverController/inst/step_reg_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_CNC_Top_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.092ns  (logic 0.272ns (24.955%)  route 0.819ns (75.045%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  right (IN)
                         net (fo=0)                   0.000     0.000    right
    R18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 f  right_IBUF_inst/O
                         net (fo=2, routed)           0.592     0.819    CNC_Top_i/DriverController/inst/cw
    SLICE_X113Y47        LUT2 (Prop_lut2_I1_O)        0.045     0.864 r  CNC_Top_i/DriverController/inst/step_i_1/O
                         net (fo=2, routed)           0.228     1.092    CNC_Top_i/DriverController/inst/p_0_in
    SLICE_X113Y47        FDRE                                         r  CNC_Top_i/DriverController/inst/step_reg_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CNC_Top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    CNC_Top_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CNC_Top_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    CNC_Top_i/clk_wiz/inst/clk_in1_CNC_Top_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  CNC_Top_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    CNC_Top_i/clk_wiz/inst/clk_out1_CNC_Top_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  CNC_Top_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=23, routed)          0.912    -0.773    CNC_Top_i/DriverController/inst/clk
    SLICE_X113Y47        FDRE                                         r  CNC_Top_i/DriverController/inst/step_reg_lopt_replica/C





