Oh no...

Cycle: 35
RARS instruction number: 37	Instruction: addi x29,x0,-1
Expected:	Register Write to Reg: 0x1D Val: 0xFFFFFFFF
Got     :	Register Write to Reg: 0x1D Val: 0x00000001
Incorrect write

Cycle: 38
RARS instruction number: 40	Instruction: lui x1,524288
Expected:	Register Write to Reg: 0x01 Val: 0x80000000
Got     :	Register Write to Reg: 0x0A Val: 0x00000000
Incorrect write

Cycle: 39
RARS instruction number: 41	Instruction: addi x1,x1,-1
Expected:	Register Write to Reg: 0x01 Val: 0x7FFFFFFF
Got     :	Register Write to Reg: 0x11 Val: 0x0000005D
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
verilator.trace : output from the VHDL testbench during program execution on your processor
rars.trace : output from RARS containing expected output
wave.vcd: waveform file generated by processor simulation, you can display this simulation in gtkwave without resimulating your processor by hand


