[INF:CM0023] Creating log file ../../build/regression/IndexPartSelectBind/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<133> s<132> l<1:1> el<1:0>
n<> u<1> t<Package> p<130> s<2> l<1:1> el<1:8>
n<pkg> u<2> t<StringConst> p<130> s<17> l<1:9> el<1:12>
n<> u<3> t<Struct_keyword> p<4> l<4:9> el<4:15>
n<> u<4> t<Struct_union> p<12> c<3> s<11> l<4:9> el<4:15>
n<uvm_reg_data_t> u<5> t<StringConst> p<6> l<5:3> el<5:17>
n<> u<6> t<Data_type> p<7> c<5> l<5:3> el<5:17>
n<> u<7> t<Data_type_or_void> p<11> c<6> s<10> l<5:3> el<5:17>
n<data> u<8> t<StringConst> p<9> l<5:18> el<5:22>
n<> u<9> t<Variable_decl_assignment> p<10> c<8> l<5:18> el<5:22>
n<> u<10> t<List_of_variable_decl_assignments> p<11> c<9> l<5:18> el<5:22>
n<> u<11> t<Struct_union_member> p<12> c<7> l<5:3> el<5:23>
n<> u<12> t<Data_type> p<14> c<4> s<13> l<4:9> el<6:2>
n<uvm_reg_bus_op> u<13> t<StringConst> p<14> l<6:3> el<6:17>
n<> u<14> t<Type_declaration> p<15> c<12> l<4:1> el<6:18>
n<> u<15> t<Data_declaration> p<16> c<14> l<4:1> el<6:18>
n<> u<16> t<Package_or_generate_item_declaration> p<17> c<15> l<4:1> el<6:18>
n<> u<17> t<Package_item> p<130> c<16> s<128> l<4:1> el<6:18>
n<tt> u<18> t<StringConst> p<126> s<123> l<8:7> el<8:9>
n<> u<19> t<MethodQualifier_Virtual> p<122> s<121> l<10:1> el<10:8>
n<uvm_sequence_item> u<20> t<StringConst> p<21> l<10:18> el<10:35>
n<> u<21> t<Data_type> p<22> c<20> l<10:18> el<10:35>
n<> u<22> t<Function_data_type> p<23> c<21> l<10:18> el<10:35>
n<> u<23> t<Function_data_type_or_implicit> p<120> c<22> s<24> l<10:18> el<10:35>
n<reg2bus> u<24> t<StringConst> p<120> s<31> l<10:36> el<10:43>
n<> u<25> t<TfPortDir_Ref> p<30> s<28> l<10:44> el<10:53>
n<uvm_reg_bus_op> u<26> t<StringConst> p<27> l<10:54> el<10:68>
n<> u<27> t<Data_type> p<28> c<26> l<10:54> el<10:68>
n<> u<28> t<Data_type_or_implicit> p<30> c<27> s<29> l<10:54> el<10:68>
n<rw> u<29> t<StringConst> p<30> l<10:69> el<10:71>
n<> u<30> t<Tf_port_item> p<31> c<25> l<10:44> el<10:71>
n<> u<31> t<Tf_port_list> p<120> c<30> s<109> l<10:44> el<10:71>
n<> u<32> t<IntegerAtomType_Int> p<33> l<12:6> el<12:9>
n<> u<33> t<Data_type> p<39> c<32> s<34> l<12:6> el<12:9>
n<i> u<34> t<StringConst> p<39> s<38> l<12:10> el<12:11>
n<0> u<35> t<IntConst> p<36> l<12:14> el<12:15>
n<> u<36> t<Primary_literal> p<37> c<35> l<12:14> el<12:15>
n<> u<37> t<Primary> p<38> c<36> l<12:14> el<12:15>
n<> u<38> t<Expression> p<39> c<37> l<12:14> el<12:15>
n<> u<39> t<For_variable_declaration> p<40> c<33> l<12:6> el<12:15>
n<> u<40> t<For_initialization> p<106> c<39> s<50> l<12:6> el<12:15>
n<i> u<41> t<StringConst> p<42> l<12:17> el<12:18>
n<> u<42> t<Primary_literal> p<43> c<41> l<12:17> el<12:18>
n<> u<43> t<Primary> p<44> c<42> l<12:17> el<12:18>
n<> u<44> t<Expression> p<50> c<43> s<49> l<12:17> el<12:18>
n<nbytes> u<45> t<StringConst> p<46> l<12:21> el<12:27>
n<> u<46> t<Primary_literal> p<47> c<45> l<12:21> el<12:27>
n<> u<47> t<Primary> p<48> c<46> l<12:21> el<12:27>
n<> u<48> t<Expression> p<50> c<47> l<12:21> el<12:27>
n<> u<49> t<BinOp_Less> p<50> s<48> l<12:19> el<12:20>
n<> u<50> t<Expression> p<106> c<44> s<59> l<12:17> el<12:27>
n<i> u<51> t<StringConst> p<52> l<12:29> el<12:30>
n<> u<52> t<Ps_or_hierarchical_identifier> p<55> c<51> s<54> l<12:29> el<12:30>
n<> u<53> t<Bit_select> p<54> l<12:30> el<12:30>
n<> u<54> t<Select> p<55> c<53> l<12:30> el<12:30>
n<> u<55> t<Variable_lvalue> p<57> c<52> s<56> l<12:29> el<12:30>
n<> u<56> t<IncDec_PlusPlus> p<57> l<12:30> el<12:32>
n<> u<57> t<Inc_or_dec_expression> p<58> c<55> l<12:29> el<12:32>
n<> u<58> t<For_step_assignment> p<59> c<57> l<12:29> el<12:32>
n<> u<59> t<For_step> p<106> c<58> s<104> l<12:29> el<12:32>
n<rw> u<60> t<StringConst> p<61> l<13:4> el<13:6>
n<> u<61> t<Ps_or_hierarchical_identifier> p<69> c<60> s<68> l<13:4> el<13:6>
n<data> u<62> t<StringConst> p<68> s<67> l<13:7> el<13:11>
n<i> u<63> t<StringConst> p<64> l<13:12> el<13:13>
n<> u<64> t<Primary_literal> p<65> c<63> l<13:12> el<13:13>
n<> u<65> t<Primary> p<66> c<64> l<13:12> el<13:13>
n<> u<66> t<Expression> p<67> c<65> l<13:12> el<13:13>
n<> u<67> t<Bit_select> p<68> c<66> l<13:11> el<13:14>
n<> u<68> t<Select> p<69> c<62> l<13:6> el<13:14>
n<> u<69> t<Variable_lvalue> p<95> c<61> s<70> l<13:4> el<13:14>
n<> u<70> t<AssignOp_Assign> p<95> s<94> l<13:15> el<13:16>
n<rw> u<71> t<StringConst> p<92> s<72> l<13:17> el<13:19>
n<data> u<72> t<StringConst> p<92> s<91> l<13:20> el<13:24>
n<> u<73> t<Bit_select> p<91> s<90> l<13:24> el<13:24>
n<i> u<74> t<StringConst> p<75> l<13:25> el<13:26>
n<> u<75> t<Primary_literal> p<76> c<74> l<13:25> el<13:26>
n<> u<76> t<Primary> p<77> c<75> l<13:25> el<13:26>
n<> u<77> t<Expression> p<83> c<76> s<82> l<13:25> el<13:26>
n<8> u<78> t<IntConst> p<79> l<13:27> el<13:28>
n<> u<79> t<Primary_literal> p<80> c<78> l<13:27> el<13:28>
n<> u<80> t<Primary> p<81> c<79> l<13:27> el<13:28>
n<> u<81> t<Expression> p<83> c<80> l<13:27> el<13:28>
n<> u<82> t<BinOp_Mult> p<83> s<81> l<13:26> el<13:27>
n<> u<83> t<Expression> p<89> c<77> s<84> l<13:25> el<13:28>
n<> u<84> t<IncPartSelectOp> p<89> s<88> l<13:28> el<13:30>
n<8> u<85> t<IntConst> p<86> l<13:30> el<13:31>
n<> u<86> t<Primary_literal> p<87> c<85> l<13:30> el<13:31>
n<> u<87> t<Constant_primary> p<88> c<86> l<13:30> el<13:31>
n<> u<88> t<Constant_expression> p<89> c<87> l<13:30> el<13:31>
n<> u<89> t<Indexed_range> p<90> c<83> l<13:25> el<13:31>
n<> u<90> t<Part_select_range> p<91> c<89> l<13:25> el<13:31>
n<> u<91> t<Select> p<92> c<73> l<13:24> el<13:32>
n<> u<92> t<Complex_func_call> p<93> c<71> l<13:17> el<13:32>
n<> u<93> t<Primary> p<94> c<92> l<13:17> el<13:32>
n<> u<94> t<Expression> p<95> c<93> l<13:17> el<13:32>
n<> u<95> t<Operator_assignment> p<96> c<69> l<13:4> el<13:32>
n<> u<96> t<Blocking_assignment> p<97> c<95> l<13:4> el<13:32>
n<> u<97> t<Statement_item> p<98> c<96> l<13:4> el<13:33>
n<> u<98> t<Statement> p<99> c<97> l<13:4> el<13:33>
n<> u<99> t<Statement_or_null> p<101> c<98> s<100> l<13:4> el<13:33>
n<> u<100> t<End> p<101> l<15:1> el<15:4>
n<> u<101> t<Seq_block> p<102> c<99> l<12:34> el<15:4>
n<> u<102> t<Statement_item> p<103> c<101> l<12:34> el<15:4>
n<> u<103> t<Statement> p<104> c<102> l<12:34> el<15:4>
n<> u<104> t<Statement_or_null> p<106> c<103> l<12:34> el<15:4>
n<> u<105> t<For> p<106> s<40> l<12:1> el<12:4>
n<> u<106> t<Loop_statement> p<107> c<105> l<12:1> el<15:4>
n<> u<107> t<Statement_item> p<108> c<106> l<12:1> el<15:4>
n<> u<108> t<Statement> p<109> c<107> l<12:1> el<15:4>
n<> u<109> t<Function_statement_or_null> p<120> c<108> s<118> l<12:1> el<15:4>
n<gp> u<110> t<StringConst> p<111> l<17:8> el<17:10>
n<> u<111> t<Primary_literal> p<112> c<110> l<17:8> el<17:10>
n<> u<112> t<Primary> p<113> c<111> l<17:8> el<17:10>
n<> u<113> t<Expression> p<115> c<112> l<17:8> el<17:10>
n<> u<114> t<ReturnStmt> p<115> s<113> l<17:1> el<17:7>
n<> u<115> t<Jump_statement> p<116> c<114> l<17:1> el<17:11>
n<> u<116> t<Statement_item> p<117> c<115> l<17:1> el<17:11>
n<> u<117> t<Statement> p<118> c<116> l<17:1> el<17:11>
n<> u<118> t<Function_statement_or_null> p<120> c<117> s<119> l<17:1> el<17:11>
n<> u<119> t<Endfunction> p<120> l<19:1> el<19:12>
n<> u<120> t<Function_body_declaration> p<121> c<23> l<10:18> el<19:12>
n<> u<121> t<Function_declaration> p<122> c<120> l<10:9> el<19:12>
n<> u<122> t<Class_method> p<123> c<19> l<10:1> el<19:12>
n<> u<123> t<Class_item> p<126> c<122> s<125> l<10:1> el<19:12>
n<> u<124> t<Class> p<126> s<18> l<8:1> el<8:6>
n<> u<125> t<Endclass> p<126> l<21:1> el<21:9>
n<> u<126> t<Class_declaration> p<127> c<124> l<8:1> el<21:9>
n<> u<127> t<Package_or_generate_item_declaration> p<128> c<126> l<8:1> el<21:9>
n<> u<128> t<Package_item> p<130> c<127> s<129> l<8:1> el<21:9>
n<> u<129> t<Endpackage> p<130> l<23:1> el<23:11>
n<> u<130> t<Package_declaration> p<131> c<1> l<1:1> el<23:11>
n<> u<131> t<Description> p<132> c<130> l<1:1> el<23:11>
n<> u<132> t<Source_text> p<133> c<131> l<1:1> el<23:11>
n<> u<133> t<Top_level_rule> l<1:1> el<25:1>
[WRN:PA0205] dut.sv:1: No timescale set for "pkg".

[INF:CP0300] Compilation...

[INF:CP0301] dut.sv:1: Compile package "pkg".

[INF:CP0302] dut.sv:8: Compile class "pkg::tt".

[INF:EL0526] Design Elaboration...

[NTE:EL0508] Nb Top level modules: 0.

[NTE:EL0509] Max instance depth: 0.

[NTE:EL0510] Nb instances: 0.

[NTE:EL0511] Nb leaf instances: 0.

[ERR:CP0317] dut.sv:10: Undefined type "uvm_sequence_item".

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/IndexPartSelectBind/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/IndexPartSelectBind/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/IndexPartSelectBind/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (unnamed)
|vpiElaborated:1
|vpiName:unnamed
|uhdmallPackages:
\_package: pkg (pkg::) dut.sv:1:1: , endln:23:11, parent:unnamed
  |vpiName:pkg
  |vpiFullName:pkg::
  |vpiTypedef:
  \_struct_typespec: (pkg::uvm_reg_bus_op), line:4:9, endln:4:15, parent:pkg::
    |vpiName:pkg::uvm_reg_bus_op
    |vpiInstance:
    \_package: pkg (pkg::) dut.sv:1:1: , endln:23:11, parent:unnamed
    |vpiTypespecMember:
    \_typespec_member: (data), line:5:18, endln:5:22, parent:pkg::uvm_reg_bus_op
      |vpiName:data
      |vpiTypespec:
      \_unsupported_typespec: (uvm_reg_data_t), line:5:3, endln:5:17
        |vpiName:uvm_reg_data_t
        |vpiInstance:
        \_package: (pkg), file:
      |vpiRefFile:dut.sv
      |vpiRefLineNo:5
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:5
      |vpiRefEndColumnNo:17
  |vpiDefName:pkg
|uhdmtopPackages:
\_package: pkg (pkg::) dut.sv:1:1: , endln:23:11, parent:unnamed
  |vpiName:pkg
  |vpiFullName:pkg::
  |vpiTypedef:
  \_struct_typespec: (pkg::uvm_reg_bus_op), line:4:9, endln:4:15, parent:pkg::
    |vpiName:pkg::uvm_reg_bus_op
    |vpiInstance:
    \_package: pkg (pkg::) dut.sv:1:1: , endln:23:11, parent:unnamed
    |vpiTypespecMember:
    \_typespec_member: (data), line:5:18, endln:5:22, parent:pkg::uvm_reg_bus_op
      |vpiName:data
      |vpiTypespec:
      \_unsupported_typespec: (uvm_reg_data_t), line:5:3, endln:5:17
        |vpiName:uvm_reg_data_t
        |vpiInstance:
        \_package: pkg (pkg::) dut.sv:1:1: , endln:23:11, parent:unnamed
      |vpiRefFile:dut.sv
      |vpiRefLineNo:5
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:5
      |vpiRefEndColumnNo:17
  |vpiDefName:pkg
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (pkg::tt) dut.sv:8:1: , endln:21:9, parent:pkg::
    |vpiName:tt
    |vpiFullName:pkg::tt
    |vpiMethod:
    \_function: (pkg::tt::reg2bus), line:10:1, endln:10:8, parent:pkg::tt
      |vpiName:reg2bus
      |vpiFullName:pkg::tt::reg2bus
      |vpiMethod:1
      |vpiVisibility:1
      |vpiVirtual:1
      |vpiReturn:
      \_ref_var: , line:10:18, endln:10:35
        |vpiTypespec:
        \_unsupported_typespec: (uvm_sequence_item), line:10:18, endln:10:35
          |vpiName:uvm_sequence_item
      |vpiIODecl:
      \_io_decl: (rw), line:10:69, endln:10:71, parent:pkg::tt::reg2bus
        |vpiDirection:6
        |vpiName:rw
        |vpiTypedef:
        \_struct_typespec: (pkg::uvm_reg_bus_op), line:4:9, endln:4:15, parent:pkg::
      |vpiStmt:
      \_begin: (pkg::tt::reg2bus), parent:pkg::tt::reg2bus
        |vpiFullName:pkg::tt::reg2bus
        |vpiStmt:
        \_for_stmt: (pkg::tt::reg2bus), line:12:1, endln:12:4, parent:pkg::tt::reg2bus
          |vpiFullName:pkg::tt::reg2bus
          |vpiForInitStmt:
          \_assign_stmt: , line:12:6, endln:12:15, parent:pkg::tt::reg2bus
            |vpiRhs:
            \_constant: , line:12:14, endln:12:15
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
            |vpiLhs:
            \_int_var: (pkg::tt::reg2bus::i), line:12:6, endln:12:9
              |vpiTypespec:
              \_int_typespec: , line:12:6, endln:12:9
                |vpiSigned:1
              |vpiName:i
              |vpiFullName:pkg::tt::reg2bus::i
          |vpiForIncStmt:
          \_operation: , line:12:29, endln:12:32, parent:pkg::tt::reg2bus
            |vpiOpType:62
            |vpiOperand:
            \_ref_obj: (pkg::tt::reg2bus::i), line:12:29, endln:12:30
              |vpiName:i
              |vpiFullName:pkg::tt::reg2bus::i
          |vpiCondition:
          \_operation: , line:12:17, endln:12:27, parent:pkg::tt::reg2bus
            |vpiOpType:20
            |vpiOperand:
            \_ref_obj: (pkg::tt::reg2bus::i), line:12:17, endln:12:18
              |vpiName:i
              |vpiFullName:pkg::tt::reg2bus::i
            |vpiOperand:
            \_ref_obj: (pkg::tt::reg2bus::nbytes), line:12:21, endln:12:27
              |vpiName:nbytes
              |vpiFullName:pkg::tt::reg2bus::nbytes
          |vpiStmt:
          \_begin: (pkg::tt::reg2bus), line:12:34, endln:15:4, parent:pkg::tt::reg2bus
            |vpiFullName:pkg::tt::reg2bus
            |vpiStmt:
            \_assignment: , line:13:4, endln:13:32, parent:pkg::tt::reg2bus
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_hier_path: (rw.data[+:8]), line:13:17, endln:13:32
                |vpiName:rw.data[+:8]
                |vpiActual:
                \_ref_obj: (rw), line:13:17, endln:13:19, parent:rw.data[+:8]
                  |vpiName:rw
                  |vpiActual:
                  \_io_decl: (rw), line:10:69, endln:10:71, parent:pkg::tt::reg2bus
                |vpiActual:
                \_indexed_part_select: , line:13:20, endln:13:31, parent:data
                  |vpiParent:
                  \_ref_obj: (data), parent:data
                    |vpiFullName:data
                  |vpiConstantSelect:1
                  |vpiIndexedPartSelectType:1
                  |vpiBaseExpr:
                  \_operation: , line:13:25, endln:13:28
                    |vpiOpType:25
                    |vpiOperand:
                    \_ref_obj: (data.i), line:13:25, endln:13:26
                      |vpiName:i
                      |vpiFullName:data.i
                    |vpiOperand:
                    \_constant: , line:13:27, endln:13:28
                      |vpiDecompile:8
                      |vpiSize:64
                      |UINT:8
                      |vpiConstType:9
                  |vpiWidthExpr:
                  \_constant: , line:13:30, endln:13:31
                    |vpiDecompile:8
                    |vpiSize:64
                    |UINT:8
                    |vpiConstType:9
              |vpiLhs:
              \_hier_path: (rw.data), line:13:4, endln:13:14
                |vpiName:rw.data
                |vpiActual:
                \_ref_obj: (rw), parent:rw.data
                  |vpiName:rw
                  |vpiActual:
                  \_io_decl: (rw), line:10:69, endln:10:71, parent:pkg::tt::reg2bus
                |vpiActual:
                \_bit_select: (pkg::tt::reg2bus::rw.data), line:13:7, endln:13:11, parent:pkg::tt::reg2bus::rw.data
                  |vpiParent:
                  \_ref_obj: (pkg::tt::reg2bus::rw.data), parent:rw.data
                    |vpiName:rw.data
                    |vpiFullName:pkg::tt::reg2bus::rw.data
                    |vpiActual:
                    \_typespec_member: (data), line:5:18, endln:5:22, parent:pkg::uvm_reg_bus_op
                  |vpiName:data
                  |vpiFullName:pkg::tt::reg2bus::rw.data
                  |vpiIndex:
                  \_ref_obj: (pkg::tt::reg2bus::rw.data::i), line:13:12, endln:13:13, parent:pkg::tt::reg2bus::rw.data
                    |vpiName:i
                    |vpiFullName:pkg::tt::reg2bus::rw.data::i
        |vpiStmt:
        \_return_stmt: , line:17:1, endln:17:7, parent:pkg::tt::reg2bus
          |vpiCondition:
          \_ref_obj: (pkg::tt::reg2bus::gp), line:17:8, endln:17:10
            |vpiName:gp
            |vpiFullName:pkg::tt::reg2bus::gp
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 1
[   NOTE] : 4


[roundtrip]: ${SURELOG_DIR}/tests/IndexPartSelectBind/dut.sv | ${SURELOG_DIR}/build/regression/IndexPartSelectBind/roundtrip/dut_000.sv | 4 | 23 | 

