TimeQuest Timing Analyzer report for Mod_Teste
Wed Nov 30 16:54:11 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'Clock2Hz:clk2|clk2'
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Setup: 'RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 14. Slow Model Hold: 'RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 15. Slow Model Hold: 'CLOCK_50'
 16. Slow Model Hold: 'Clock2Hz:clk2|clk2'
 17. Slow Model Minimum Pulse Width: 'CLOCK_50'
 18. Slow Model Minimum Pulse Width: 'RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 19. Slow Model Minimum Pulse Width: 'Clock2Hz:clk2|clk2'
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Fast Model Setup Summary
 23. Fast Model Hold Summary
 24. Fast Model Recovery Summary
 25. Fast Model Removal Summary
 26. Fast Model Minimum Pulse Width Summary
 27. Fast Model Setup: 'Clock2Hz:clk2|clk2'
 28. Fast Model Setup: 'CLOCK_50'
 29. Fast Model Setup: 'RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 30. Fast Model Hold: 'RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 31. Fast Model Hold: 'CLOCK_50'
 32. Fast Model Hold: 'Clock2Hz:clk2|clk2'
 33. Fast Model Minimum Pulse Width: 'CLOCK_50'
 34. Fast Model Minimum Pulse Width: 'Clock2Hz:clk2|clk2'
 35. Fast Model Minimum Pulse Width: 'RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Multicorner Timing Analysis Summary
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Mod_Teste                                                         ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                        ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------------------------------+
; Clock2Hz:clk2|clk2                                                                                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clock2Hz:clk2|clk2 }                                                                                                ;
; CLOCK_50                                                                                                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                                                                                                          ;
; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 } ;
+-------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                                    ;
+------------+-----------------+-------------------------------------------------------------------------------------------------------------------+-------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                        ; Note                    ;
+------------+-----------------+-------------------------------------------------------------------------------------------------------------------+-------------------------+
; 129.28 MHz ; 129.28 MHz      ; CLOCK_50                                                                                                          ;                         ;
; 170.18 MHz ; 124.22 MHz      ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; limit due to hold check ;
; 249.81 MHz ; 249.81 MHz      ; Clock2Hz:clk2|clk2                                                                                                ;                         ;
+------------+-----------------+-------------------------------------------------------------------------------------------------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock2Hz:clk2|clk2                                                                                                ; -8.929 ; -558.641      ;
; CLOCK_50                                                                                                          ; -7.305 ; -303.243      ;
; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -6.445 ; -48.566       ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -4.025 ; -29.183       ;
; CLOCK_50                                                                                                          ; -2.538 ; -3.156        ;
; Clock2Hz:clk2|clk2                                                                                                ; 0.529  ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                          ; -2.000 ; -224.916      ;
; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -1.165 ; -69.652       ;
; Clock2Hz:clk2|clk2                                                                                                ; -0.500 ; -120.000      ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Clock2Hz:clk2|clk2'                                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                              ; Launch Clock                                                                                                      ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------------+--------------+------------+------------+
; -8.929 ; ULA:ulaula|ULAResult[0]                                                                                           ; RegisterFile:registro|register[2][0] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.922     ; 2.543      ;
; -8.923 ; ULA:ulaula|ULAResult[6]                                                                                           ; RegisterFile:registro|register[4][6] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.771     ; 2.688      ;
; -8.891 ; ULA:ulaula|ULAResult[0]                                                                                           ; RegisterFile:registro|register[1][0] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.936     ; 2.491      ;
; -8.889 ; ULA:ulaula|ULAResult[0]                                                                                           ; RegisterFile:registro|register[3][0] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.920     ; 2.505      ;
; -8.873 ; ULA:ulaula|ULAResult[6]                                                                                           ; RegisterFile:registro|register[5][6] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.786     ; 2.623      ;
; -8.833 ; ULA:ulaula|ULAResult[4]                                                                                           ; RegisterFile:registro|register[7][4] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.904     ; 2.465      ;
; -8.824 ; ULA:ulaula|ULAResult[4]                                                                                           ; PC:pc|PC[4]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.890     ; 2.470      ;
; -8.794 ; ULA:ulaula|ULAResult[0]                                                                                           ; PC:pc|PC[4]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.913     ; 2.417      ;
; -8.788 ; ULA:ulaula|ULAResult[4]                                                                                           ; RegisterFile:registro|register[3][4] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.903     ; 2.421      ;
; -8.779 ; ULA:ulaula|ULAResult[4]                                                                                           ; PC:pc|PC[0]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.891     ; 2.424      ;
; -8.779 ; ULA:ulaula|ULAResult[4]                                                                                           ; PC:pc|PC[6]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.891     ; 2.424      ;
; -8.778 ; ULA:ulaula|ULAResult[4]                                                                                           ; PC:pc|PC[1]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.891     ; 2.423      ;
; -8.778 ; ULA:ulaula|ULAResult[4]                                                                                           ; PC:pc|PC[2]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.891     ; 2.423      ;
; -8.777 ; ULA:ulaula|ULAResult[4]                                                                                           ; PC:pc|PC[5]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.891     ; 2.422      ;
; -8.776 ; ULA:ulaula|ULAResult[4]                                                                                           ; RegisterFile:registro|register[4][4] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.893     ; 2.419      ;
; -8.775 ; ULA:ulaula|ULAResult[4]                                                                                           ; PC:pc|PC[7]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.891     ; 2.420      ;
; -8.764 ; ULA:ulaula|ULAResult[2]                                                                                           ; RegisterFile:registro|register[5][2] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.774     ; 2.526      ;
; -8.759 ; ULA:ulaula|ULAResult[5]                                                                                           ; RegisterFile:registro|register[1][5] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.638     ; 2.657      ;
; -8.757 ; ULA:ulaula|ULAResult[2]                                                                                           ; RegisterFile:registro|register[6][2] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.763     ; 2.530      ;
; -8.756 ; ULA:ulaula|ULAResult[2]                                                                                           ; RegisterFile:registro|register[4][2] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.763     ; 2.529      ;
; -8.749 ; ULA:ulaula|ULAResult[0]                                                                                           ; PC:pc|PC[0]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.914     ; 2.371      ;
; -8.749 ; ULA:ulaula|ULAResult[0]                                                                                           ; PC:pc|PC[6]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.914     ; 2.371      ;
; -8.748 ; ULA:ulaula|ULAResult[0]                                                                                           ; PC:pc|PC[1]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.914     ; 2.370      ;
; -8.748 ; ULA:ulaula|ULAResult[0]                                                                                           ; PC:pc|PC[2]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.914     ; 2.370      ;
; -8.747 ; ULA:ulaula|ULAResult[0]                                                                                           ; PC:pc|PC[5]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.914     ; 2.369      ;
; -8.745 ; ULA:ulaula|ULAResult[0]                                                                                           ; PC:pc|PC[7]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.914     ; 2.367      ;
; -8.736 ; ULA:ulaula|ULAResult[0]                                                                                           ; RegisterFile:registro|register[5][0] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.921     ; 2.351      ;
; -8.731 ; ULA:ulaula|ULAResult[3]                                                                                           ; RegisterFile:registro|register[3][3] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.628     ; 2.639      ;
; -8.717 ; ULA:ulaula|ULAResult[6]                                                                                           ; PC:pc|PC[4]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.768     ; 2.485      ;
; -8.711 ; ULA:ulaula|ULAResult[3]                                                                                           ; RegisterFile:registro|register[4][3] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.622     ; 2.625      ;
; -8.672 ; ULA:ulaula|ULAResult[5]                                                                                           ; PC:pc|PC[4]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.615     ; 2.593      ;
; -8.672 ; ULA:ulaula|ULAResult[6]                                                                                           ; PC:pc|PC[0]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.769     ; 2.439      ;
; -8.672 ; ULA:ulaula|ULAResult[6]                                                                                           ; PC:pc|PC[6]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.769     ; 2.439      ;
; -8.671 ; ULA:ulaula|ULAResult[6]                                                                                           ; PC:pc|PC[1]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.769     ; 2.438      ;
; -8.671 ; ULA:ulaula|ULAResult[6]                                                                                           ; PC:pc|PC[2]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.769     ; 2.438      ;
; -8.670 ; ULA:ulaula|ULAResult[6]                                                                                           ; PC:pc|PC[5]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.769     ; 2.437      ;
; -8.668 ; ULA:ulaula|ULAResult[6]                                                                                           ; PC:pc|PC[7]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.769     ; 2.435      ;
; -8.628 ; ULA:ulaula|ULAResult[5]                                                                                           ; RegisterFile:registro|register[2][5] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.623     ; 2.541      ;
; -8.627 ; ULA:ulaula|ULAResult[0]                                                                                           ; RegisterFile:registro|register[7][0] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.930     ; 2.233      ;
; -8.627 ; ULA:ulaula|ULAResult[5]                                                                                           ; PC:pc|PC[0]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.616     ; 2.547      ;
; -8.627 ; ULA:ulaula|ULAResult[5]                                                                                           ; PC:pc|PC[6]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.616     ; 2.547      ;
; -8.626 ; ULA:ulaula|ULAResult[5]                                                                                           ; PC:pc|PC[1]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.616     ; 2.546      ;
; -8.626 ; ULA:ulaula|ULAResult[5]                                                                                           ; PC:pc|PC[2]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.616     ; 2.546      ;
; -8.625 ; ULA:ulaula|ULAResult[5]                                                                                           ; PC:pc|PC[5]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.616     ; 2.545      ;
; -8.623 ; ULA:ulaula|ULAResult[5]                                                                                           ; PC:pc|PC[7]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.616     ; 2.543      ;
; -8.615 ; ULA:ulaula|ULAResult[1]                                                                                           ; PC:pc|PC[4]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.595     ; 2.556      ;
; -8.612 ; ULA:ulaula|ULAResult[0]                                                                                           ; RegisterFile:registro|register[6][0] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.920     ; 2.228      ;
; -8.593 ; ULA:ulaula|ULAResult[4]                                                                                           ; RegisterFile:registro|register[6][4] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.901     ; 2.228      ;
; -8.592 ; ULA:ulaula|ULAResult[4]                                                                                           ; RegisterFile:registro|register[2][4] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.901     ; 2.227      ;
; -8.579 ; ULA:ulaula|ULAResult[3]                                                                                           ; RegisterFile:registro|register[1][3] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.638     ; 2.477      ;
; -8.577 ; ULA:ulaula|ULAResult[7]                                                                                           ; RegisterFile:registro|register[4][7] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.787     ; 2.326      ;
; -8.576 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:registro|register[5][4] ; CLOCK_50                                                                                                          ; Clock2Hz:clk2|clk2 ; 1.000        ; -1.128     ; 8.484      ;
; -8.576 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:registro|register[5][4] ; CLOCK_50                                                                                                          ; Clock2Hz:clk2|clk2 ; 1.000        ; -1.128     ; 8.484      ;
; -8.576 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:registro|register[5][4] ; CLOCK_50                                                                                                          ; Clock2Hz:clk2|clk2 ; 1.000        ; -1.128     ; 8.484      ;
; -8.576 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:registro|register[5][4] ; CLOCK_50                                                                                                          ; Clock2Hz:clk2|clk2 ; 1.000        ; -1.128     ; 8.484      ;
; -8.576 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:registro|register[5][4] ; CLOCK_50                                                                                                          ; Clock2Hz:clk2|clk2 ; 1.000        ; -1.128     ; 8.484      ;
; -8.576 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:registro|register[5][4] ; CLOCK_50                                                                                                          ; Clock2Hz:clk2|clk2 ; 1.000        ; -1.128     ; 8.484      ;
; -8.576 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:registro|register[5][4] ; CLOCK_50                                                                                                          ; Clock2Hz:clk2|clk2 ; 1.000        ; -1.128     ; 8.484      ;
; -8.576 ; ULA:ulaula|ULAResult[4]                                                                                           ; PC:pc|PC[3]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.890     ; 2.222      ;
; -8.575 ; ULA:ulaula|ULAResult[7]                                                                                           ; RegisterFile:registro|register[5][7] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.787     ; 2.324      ;
; -8.570 ; ULA:ulaula|ULAResult[1]                                                                                           ; PC:pc|PC[0]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.596     ; 2.510      ;
; -8.570 ; ULA:ulaula|ULAResult[1]                                                                                           ; PC:pc|PC[6]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.596     ; 2.510      ;
; -8.569 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:registro|register[5][5] ; CLOCK_50                                                                                                          ; Clock2Hz:clk2|clk2 ; 1.000        ; -1.159     ; 8.446      ;
; -8.569 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:registro|register[5][5] ; CLOCK_50                                                                                                          ; Clock2Hz:clk2|clk2 ; 1.000        ; -1.159     ; 8.446      ;
; -8.569 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:registro|register[5][5] ; CLOCK_50                                                                                                          ; Clock2Hz:clk2|clk2 ; 1.000        ; -1.159     ; 8.446      ;
; -8.569 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:registro|register[5][5] ; CLOCK_50                                                                                                          ; Clock2Hz:clk2|clk2 ; 1.000        ; -1.159     ; 8.446      ;
; -8.569 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:registro|register[5][5] ; CLOCK_50                                                                                                          ; Clock2Hz:clk2|clk2 ; 1.000        ; -1.159     ; 8.446      ;
; -8.569 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:registro|register[5][5] ; CLOCK_50                                                                                                          ; Clock2Hz:clk2|clk2 ; 1.000        ; -1.159     ; 8.446      ;
; -8.569 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:registro|register[5][5] ; CLOCK_50                                                                                                          ; Clock2Hz:clk2|clk2 ; 1.000        ; -1.159     ; 8.446      ;
; -8.569 ; ULA:ulaula|ULAResult[1]                                                                                           ; PC:pc|PC[1]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.596     ; 2.509      ;
; -8.569 ; ULA:ulaula|ULAResult[1]                                                                                           ; PC:pc|PC[2]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.596     ; 2.509      ;
; -8.568 ; ULA:ulaula|ULAResult[1]                                                                                           ; PC:pc|PC[5]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.596     ; 2.508      ;
; -8.566 ; ULA:ulaula|ULAResult[1]                                                                                           ; PC:pc|PC[7]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.596     ; 2.506      ;
; -8.548 ; ULA:ulaula|ULAResult[2]                                                                                           ; RegisterFile:registro|register[1][2] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.769     ; 2.315      ;
; -8.546 ; ULA:ulaula|ULAResult[2]                                                                                           ; RegisterFile:registro|register[3][2] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.769     ; 2.313      ;
; -8.546 ; ULA:ulaula|ULAResult[0]                                                                                           ; PC:pc|PC[3]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.913     ; 2.169      ;
; -8.544 ; ULA:ulaula|ULAResult[7]                                                                                           ; RegisterFile:registro|register[7][7] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.783     ; 2.297      ;
; -8.544 ; ULA:ulaula|ULAResult[2]                                                                                           ; PC:pc|PC[4]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.756     ; 2.324      ;
; -8.540 ; ULA:ulaula|ULAResult[7]                                                                                           ; RegisterFile:registro|register[1][7] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.782     ; 2.294      ;
; -8.540 ; ULA:ulaula|ULAResult[7]                                                                                           ; RegisterFile:registro|register[3][7] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.782     ; 2.294      ;
; -8.533 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:registro|register[4][1] ; CLOCK_50                                                                                                          ; Clock2Hz:clk2|clk2 ; 1.000        ; -1.147     ; 8.422      ;
; -8.533 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:registro|register[4][7] ; CLOCK_50                                                                                                          ; Clock2Hz:clk2|clk2 ; 1.000        ; -1.147     ; 8.422      ;
; -8.533 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:registro|register[4][1] ; CLOCK_50                                                                                                          ; Clock2Hz:clk2|clk2 ; 1.000        ; -1.147     ; 8.422      ;
; -8.533 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:registro|register[4][1] ; CLOCK_50                                                                                                          ; Clock2Hz:clk2|clk2 ; 1.000        ; -1.147     ; 8.422      ;
; -8.533 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:registro|register[4][1] ; CLOCK_50                                                                                                          ; Clock2Hz:clk2|clk2 ; 1.000        ; -1.147     ; 8.422      ;
; -8.533 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:registro|register[4][1] ; CLOCK_50                                                                                                          ; Clock2Hz:clk2|clk2 ; 1.000        ; -1.147     ; 8.422      ;
; -8.533 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:registro|register[4][1] ; CLOCK_50                                                                                                          ; Clock2Hz:clk2|clk2 ; 1.000        ; -1.147     ; 8.422      ;
; -8.533 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:registro|register[4][1] ; CLOCK_50                                                                                                          ; Clock2Hz:clk2|clk2 ; 1.000        ; -1.147     ; 8.422      ;
; -8.533 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:registro|register[4][7] ; CLOCK_50                                                                                                          ; Clock2Hz:clk2|clk2 ; 1.000        ; -1.147     ; 8.422      ;
; -8.533 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:registro|register[4][7] ; CLOCK_50                                                                                                          ; Clock2Hz:clk2|clk2 ; 1.000        ; -1.147     ; 8.422      ;
; -8.533 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:registro|register[4][7] ; CLOCK_50                                                                                                          ; Clock2Hz:clk2|clk2 ; 1.000        ; -1.147     ; 8.422      ;
; -8.533 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:registro|register[4][7] ; CLOCK_50                                                                                                          ; Clock2Hz:clk2|clk2 ; 1.000        ; -1.147     ; 8.422      ;
; -8.533 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:registro|register[4][7] ; CLOCK_50                                                                                                          ; Clock2Hz:clk2|clk2 ; 1.000        ; -1.147     ; 8.422      ;
; -8.533 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:registro|register[4][7] ; CLOCK_50                                                                                                          ; Clock2Hz:clk2|clk2 ; 1.000        ; -1.147     ; 8.422      ;
; -8.532 ; ULA:ulaula|ULAResult[3]                                                                                           ; RegisterFile:registro|register[2][3] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.637     ; 2.431      ;
; -8.531 ; ULA:ulaula|ULAResult[2]                                                                                           ; RegisterFile:registro|register[7][2] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.773     ; 2.294      ;
; -8.517 ; ULA:ulaula|ULAResult[3]                                                                                           ; RegisterFile:registro|register[7][3] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -6.632     ; 2.421      ;
; -8.512 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:registro|register[5][0] ; CLOCK_50                                                                                                          ; Clock2Hz:clk2|clk2 ; 1.000        ; -1.137     ; 8.411      ;
; -8.512 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:registro|register[5][3] ; CLOCK_50                                                                                                          ; Clock2Hz:clk2|clk2 ; 1.000        ; -1.137     ; 8.411      ;
; -8.512 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:registro|register[5][0] ; CLOCK_50                                                                                                          ; Clock2Hz:clk2|clk2 ; 1.000        ; -1.137     ; 8.411      ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                                                                                                       ; Launch Clock                                                                                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -7.305 ; ULA:ulaula|ULAResult[0]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -6.844     ; 0.926      ;
; -7.299 ; ULA:ulaula|ULAResult[4]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -6.821     ; 0.943      ;
; -7.296 ; ULA:ulaula|ULAResult[1]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -6.526     ; 1.235      ;
; -7.213 ; ULA:ulaula|ULAResult[2]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -6.687     ; 0.991      ;
; -7.036 ; ULA:ulaula|ULAResult[3]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -6.546     ; 0.955      ;
; -7.026 ; ULA:ulaula|ULAResult[5]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -6.546     ; 0.945      ;
; -6.911 ; ULA:ulaula|ULAResult[6]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -6.699     ; 0.677      ;
; -6.905 ; ULA:ulaula|ULAResult[7]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -6.700     ; 0.670      ;
; -6.735 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.709      ;
; -6.735 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.709      ;
; -6.735 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.709      ;
; -6.735 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.709      ;
; -6.735 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.709      ;
; -6.735 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.709      ;
; -6.735 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.709      ;
; -6.735 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.709      ;
; -6.676 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.650      ;
; -6.676 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.650      ;
; -6.676 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.650      ;
; -6.676 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.650      ;
; -6.676 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.650      ;
; -6.676 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.650      ;
; -6.676 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.650      ;
; -6.676 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.650      ;
; -6.518 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.492      ;
; -6.518 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.492      ;
; -6.518 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.492      ;
; -6.518 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.492      ;
; -6.518 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.492      ;
; -6.518 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.492      ;
; -6.518 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.492      ;
; -6.518 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.492      ;
; -6.423 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.397      ;
; -6.423 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.397      ;
; -6.423 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.397      ;
; -6.423 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.397      ;
; -6.423 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.397      ;
; -6.423 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.397      ;
; -6.423 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.397      ;
; -6.423 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.397      ;
; -6.414 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.388      ;
; -6.414 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.388      ;
; -6.414 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.388      ;
; -6.414 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.388      ;
; -6.414 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.388      ;
; -6.414 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.388      ;
; -6.414 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.388      ;
; -6.414 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.388      ;
; -6.313 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.287      ;
; -6.313 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.287      ;
; -6.313 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.287      ;
; -6.313 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.287      ;
; -6.313 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.287      ;
; -6.313 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.287      ;
; -6.313 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.287      ;
; -6.313 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.287      ;
; -6.291 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.265      ;
; -6.291 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.265      ;
; -6.291 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.265      ;
; -6.291 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.265      ;
; -6.291 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.265      ;
; -6.291 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.265      ;
; -6.291 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.265      ;
; -6.291 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.265      ;
; -6.166 ; ULA:ulaula|ULAResult[0]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -6.205     ; 0.926      ;
; -6.160 ; ULA:ulaula|ULAResult[4]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -6.182     ; 0.943      ;
; -6.157 ; ULA:ulaula|ULAResult[1]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -5.887     ; 1.235      ;
; -6.140 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.114      ;
; -6.140 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.114      ;
; -6.140 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.114      ;
; -6.140 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.114      ;
; -6.140 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.114      ;
; -6.140 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.114      ;
; -6.140 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.114      ;
; -6.140 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.009      ; 7.114      ;
; -6.074 ; ULA:ulaula|ULAResult[2]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -6.048     ; 0.991      ;
; -5.953 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -1.060     ; 5.858      ;
; -5.953 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -1.060     ; 5.858      ;
; -5.953 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -1.060     ; 5.858      ;
; -5.953 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -1.060     ; 5.858      ;
; -5.953 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -1.060     ; 5.858      ;
; -5.953 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -1.060     ; 5.858      ;
; -5.953 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -1.060     ; 5.858      ;
; -5.897 ; ULA:ulaula|ULAResult[3]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -5.907     ; 0.955      ;
; -5.887 ; ULA:ulaula|ULAResult[5]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -5.907     ; 0.945      ;
; -5.772 ; ULA:ulaula|ULAResult[6]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -6.060     ; 0.677      ;
; -5.766 ; ULA:ulaula|ULAResult[7]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -6.061     ; 0.670      ;
; -5.482 ; PC:pc|PC[5]                                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                   ; Clock2Hz:clk2|clk2                                                                                                ; CLOCK_50    ; 1.000        ; -0.006     ; 6.512      ;
; -5.449 ; PC:pc|PC[6]                                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                   ; Clock2Hz:clk2|clk2                                                                                                ; CLOCK_50    ; 1.000        ; -0.006     ; 6.479      ;
; -5.275 ; RegisterFile:registro|S7[5]                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[4]                                                                                   ; Clock2Hz:clk2|clk2                                                                                                ; CLOCK_50    ; 1.000        ; 0.007      ; 6.318      ;
; -5.272 ; RegisterFile:registro|S5[7]                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                   ; Clock2Hz:clk2|clk2                                                                                                ; CLOCK_50    ; 1.000        ; -0.001     ; 6.307      ;
; -5.267 ; RegisterFile:registro|S1[7]                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                   ; Clock2Hz:clk2|clk2                                                                                                ; CLOCK_50    ; 1.000        ; 0.002      ; 6.305      ;
; -5.247 ; RegisterFile:registro|S7[7]                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[4]                                                                                   ; Clock2Hz:clk2|clk2                                                                                                ; CLOCK_50    ; 1.000        ; 0.007      ; 6.290      ;
; -5.227 ; RegisterFile:registro|S6[2]                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                   ; Clock2Hz:clk2|clk2                                                                                                ; CLOCK_50    ; 1.000        ; 0.012      ; 6.275      ;
; -5.212 ; PC:pc|PC[7]                                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                   ; Clock2Hz:clk2|clk2                                                                                                ; CLOCK_50    ; 1.000        ; -0.006     ; 6.242      ;
; -5.209 ; PC:pc|PC[2]                                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                   ; Clock2Hz:clk2|clk2                                                                                                ; CLOCK_50    ; 1.000        ; -0.006     ; 6.239      ;
; -5.199 ; RegisterFile:registro|S7[6]                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[4]                                                                                   ; Clock2Hz:clk2|clk2                                                                                                ; CLOCK_50    ; 1.000        ; 0.007      ; 6.242      ;
; -5.198 ; RegisterFile:registro|S6[1]                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                   ; Clock2Hz:clk2|clk2                                                                                                ; CLOCK_50    ; 1.000        ; 0.012      ; 6.246      ;
; -5.191 ; RegisterFile:registro|S1[7]                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                   ; Clock2Hz:clk2|clk2                                                                                                ; CLOCK_50    ; 1.000        ; -0.010     ; 6.217      ;
; -5.191 ; PC:pc|PC[2]                                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                   ; Clock2Hz:clk2|clk2                                                                                                ; CLOCK_50    ; 1.000        ; 0.001      ; 6.228      ;
+--------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                 ; Launch Clock ; Latch Clock                                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -6.445 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ulaula|ULAResult[4] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.096      ; 9.207      ;
; -6.445 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ulaula|ULAResult[4] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.096      ; 9.207      ;
; -6.445 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ulaula|ULAResult[4] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.096      ; 9.207      ;
; -6.445 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ulaula|ULAResult[4] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.096      ; 9.207      ;
; -6.445 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ulaula|ULAResult[4] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.096      ; 9.207      ;
; -6.445 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ulaula|ULAResult[4] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.096      ; 9.207      ;
; -6.445 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ulaula|ULAResult[4] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.096      ; 9.207      ;
; -6.152 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ulaula|ULAResult[7] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.975      ; 9.667      ;
; -6.152 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ulaula|ULAResult[4] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.166      ; 9.984      ;
; -6.152 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ulaula|ULAResult[7] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.975      ; 9.667      ;
; -6.152 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ulaula|ULAResult[7] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.975      ; 9.667      ;
; -6.152 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ulaula|ULAResult[7] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.975      ; 9.667      ;
; -6.152 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ulaula|ULAResult[7] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.975      ; 9.667      ;
; -6.152 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ulaula|ULAResult[7] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.975      ; 9.667      ;
; -6.152 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ulaula|ULAResult[7] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.975      ; 9.667      ;
; -6.152 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ulaula|ULAResult[4] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.166      ; 9.984      ;
; -6.152 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ulaula|ULAResult[4] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.166      ; 9.984      ;
; -6.152 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ulaula|ULAResult[4] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.166      ; 9.984      ;
; -6.152 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ulaula|ULAResult[4] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.166      ; 9.984      ;
; -6.152 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ulaula|ULAResult[4] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.166      ; 9.984      ;
; -6.152 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ulaula|ULAResult[4] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.166      ; 9.984      ;
; -6.152 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ulaula|ULAResult[4] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.166      ; 9.984      ;
; -6.120 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ulaula|ULAResult[0] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.119      ; 9.617      ;
; -6.120 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ulaula|ULAResult[0] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.119      ; 9.617      ;
; -6.120 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ulaula|ULAResult[0] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.119      ; 9.617      ;
; -6.120 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ulaula|ULAResult[0] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.119      ; 9.617      ;
; -6.120 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ulaula|ULAResult[0] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.119      ; 9.617      ;
; -6.120 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ulaula|ULAResult[0] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.119      ; 9.617      ;
; -6.120 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ulaula|ULAResult[0] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.119      ; 9.617      ;
; -6.075 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ulaula|ULAResult[6] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.974      ; 9.603      ;
; -6.075 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ulaula|ULAResult[6] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.974      ; 9.603      ;
; -6.075 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ulaula|ULAResult[6] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.974      ; 9.603      ;
; -6.075 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ulaula|ULAResult[6] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.974      ; 9.603      ;
; -6.075 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ulaula|ULAResult[6] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.974      ; 9.603      ;
; -6.075 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ulaula|ULAResult[6] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.974      ; 9.603      ;
; -6.075 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ulaula|ULAResult[6] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.974      ; 9.603      ;
; -5.998 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ulaula|ULAResult[2] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.962      ; 9.504      ;
; -5.998 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ulaula|ULAResult[2] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.962      ; 9.504      ;
; -5.998 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ulaula|ULAResult[2] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.962      ; 9.504      ;
; -5.998 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ulaula|ULAResult[2] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.962      ; 9.504      ;
; -5.998 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ulaula|ULAResult[2] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.962      ; 9.504      ;
; -5.998 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ulaula|ULAResult[2] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.962      ; 9.504      ;
; -5.998 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ulaula|ULAResult[2] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.962      ; 9.504      ;
; -5.947 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ulaula|ULAResult[3] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.821      ; 9.438      ;
; -5.947 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ulaula|ULAResult[3] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.821      ; 9.438      ;
; -5.947 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ulaula|ULAResult[3] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.821      ; 9.438      ;
; -5.947 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ulaula|ULAResult[3] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.821      ; 9.438      ;
; -5.947 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ulaula|ULAResult[3] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.821      ; 9.438      ;
; -5.947 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ulaula|ULAResult[3] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.821      ; 9.438      ;
; -5.947 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ulaula|ULAResult[3] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.821      ; 9.438      ;
; -5.929 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ulaula|ULAResult[5] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.821      ; 9.419      ;
; -5.929 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ulaula|ULAResult[5] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.821      ; 9.419      ;
; -5.929 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ulaula|ULAResult[5] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.821      ; 9.419      ;
; -5.929 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ulaula|ULAResult[5] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.821      ; 9.419      ;
; -5.929 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ulaula|ULAResult[5] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.821      ; 9.419      ;
; -5.929 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ulaula|ULAResult[5] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.821      ; 9.419      ;
; -5.929 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ulaula|ULAResult[5] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.821      ; 9.419      ;
; -5.900 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ulaula|ULAResult[1] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.801      ; 9.358      ;
; -5.900 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ulaula|ULAResult[1] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.801      ; 9.358      ;
; -5.900 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ulaula|ULAResult[1] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.801      ; 9.358      ;
; -5.900 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ulaula|ULAResult[1] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.801      ; 9.358      ;
; -5.900 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ulaula|ULAResult[1] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.801      ; 9.358      ;
; -5.900 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ulaula|ULAResult[1] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.801      ; 9.358      ;
; -5.900 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ulaula|ULAResult[1] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.801      ; 9.358      ;
; -5.891 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ulaula|ULAResult[0] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.189      ; 10.458     ;
; -5.891 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ulaula|ULAResult[0] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.189      ; 10.458     ;
; -5.891 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ulaula|ULAResult[0] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.189      ; 10.458     ;
; -5.891 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ulaula|ULAResult[0] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.189      ; 10.458     ;
; -5.891 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ulaula|ULAResult[0] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.189      ; 10.458     ;
; -5.891 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ulaula|ULAResult[0] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.189      ; 10.458     ;
; -5.891 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ulaula|ULAResult[0] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.189      ; 10.458     ;
; -5.891 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ulaula|ULAResult[0] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.189      ; 10.458     ;
; -5.859 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ulaula|ULAResult[7] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.045      ; 10.444     ;
; -5.859 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ulaula|ULAResult[7] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.045      ; 10.444     ;
; -5.859 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ulaula|ULAResult[7] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.045      ; 10.444     ;
; -5.859 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ulaula|ULAResult[7] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.045      ; 10.444     ;
; -5.859 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ulaula|ULAResult[7] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.045      ; 10.444     ;
; -5.859 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ulaula|ULAResult[7] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.045      ; 10.444     ;
; -5.859 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ulaula|ULAResult[7] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.045      ; 10.444     ;
; -5.859 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ulaula|ULAResult[7] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.045      ; 10.444     ;
; -5.799 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ulaula|ULAResult[4] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.242      ; 9.207      ;
; -5.799 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ulaula|ULAResult[4] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.242      ; 9.207      ;
; -5.799 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ulaula|ULAResult[4] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.242      ; 9.207      ;
; -5.799 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ulaula|ULAResult[4] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.242      ; 9.207      ;
; -5.799 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ulaula|ULAResult[4] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.242      ; 9.207      ;
; -5.799 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ulaula|ULAResult[4] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.242      ; 9.207      ;
; -5.799 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ulaula|ULAResult[4] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.242      ; 9.207      ;
; -5.782 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ulaula|ULAResult[6] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.044      ; 10.380     ;
; -5.782 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ulaula|ULAResult[6] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.044      ; 10.380     ;
; -5.782 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ulaula|ULAResult[6] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.044      ; 10.380     ;
; -5.782 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ulaula|ULAResult[6] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.044      ; 10.380     ;
; -5.782 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ulaula|ULAResult[6] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.044      ; 10.380     ;
; -5.782 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ulaula|ULAResult[6] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.044      ; 10.380     ;
; -5.782 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ulaula|ULAResult[6] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.044      ; 10.380     ;
; -5.782 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ulaula|ULAResult[6] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.044      ; 10.380     ;
; -5.705 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ulaula|ULAResult[2] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.032      ; 10.281     ;
; -5.705 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ulaula|ULAResult[2] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.032      ; 10.281     ;
; -5.705 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ulaula|ULAResult[2] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.032      ; 10.281     ;
; -5.705 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ulaula|ULAResult[2] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.032      ; 10.281     ;
; -5.705 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ulaula|ULAResult[2] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.032      ; 10.281     ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                 ; Launch Clock                                                                                                      ; Latch Clock                                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -4.025 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[2] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.425      ; 5.609      ;
; -3.929 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[4] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.559      ; 5.839      ;
; -3.886 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[0] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.582      ; 5.905      ;
; -3.822 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[1] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.264      ; 5.651      ;
; -3.821 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[3] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.284      ; 5.672      ;
; -3.641 ; RegisterFile:registro|register[2][5]                                                                              ; ULA:ulaula|ULAResult[5] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.623      ; 2.482      ;
; -3.527 ; RegisterFile:registro|register[3][7]                                                                              ; ULA:ulaula|ULAResult[0] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.926      ; 2.899      ;
; -3.525 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[2] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.425      ; 5.609      ;
; -3.502 ; RegisterFile:registro|register[2][5]                                                                              ; ULA:ulaula|ULAResult[5] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.984      ; 2.482      ;
; -3.429 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[4] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.559      ; 5.839      ;
; -3.388 ; RegisterFile:registro|register[3][7]                                                                              ; ULA:ulaula|ULAResult[0] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.287      ; 2.899      ;
; -3.388 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[5] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.284      ; 6.105      ;
; -3.386 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[2] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.786      ; 5.609      ;
; -3.386 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[0] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.582      ; 5.905      ;
; -3.323 ; RegisterFile:registro|register[3][4]                                                                              ; ULA:ulaula|ULAResult[4] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.903      ; 3.080      ;
; -3.322 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[1] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.264      ; 5.651      ;
; -3.321 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[3] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.284      ; 5.672      ;
; -3.290 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[4] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.920      ; 5.839      ;
; -3.247 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[0] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.943      ; 5.905      ;
; -3.194 ; RegisterFile:registro|register[3][7]                                                                              ; ULA:ulaula|ULAResult[7] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.782      ; 3.088      ;
; -3.184 ; RegisterFile:registro|register[3][4]                                                                              ; ULA:ulaula|ULAResult[4] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.264      ; 3.080      ;
; -3.183 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[1] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.625      ; 5.651      ;
; -3.182 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[3] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.645      ; 5.672      ;
; -3.165 ; RegisterFile:registro|register[3][5]                                                                              ; ULA:ulaula|ULAResult[0] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.926      ; 3.261      ;
; -3.137 ; RegisterFile:registro|register[3][3]                                                                              ; ULA:ulaula|ULAResult[4] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.903      ; 3.266      ;
; -3.094 ; RegisterFile:registro|register[3][5]                                                                              ; ULA:ulaula|ULAResult[5] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.628      ; 3.034      ;
; -3.079 ; RegisterFile:registro|register[2][4]                                                                              ; ULA:ulaula|ULAResult[4] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.901      ; 3.322      ;
; -3.066 ; RegisterFile:registro|register[1][7]                                                                              ; ULA:ulaula|ULAResult[7] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.782      ; 3.216      ;
; -3.055 ; RegisterFile:registro|register[3][7]                                                                              ; ULA:ulaula|ULAResult[7] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.143      ; 3.088      ;
; -3.026 ; RegisterFile:registro|register[3][5]                                                                              ; ULA:ulaula|ULAResult[0] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.287      ; 3.261      ;
; -3.026 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[7] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.438      ; 6.621      ;
; -2.998 ; RegisterFile:registro|register[3][3]                                                                              ; ULA:ulaula|ULAResult[4] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.264      ; 3.266      ;
; -2.992 ; RegisterFile:registro|register[2][3]                                                                              ; ULA:ulaula|ULAResult[3] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.637      ; 3.145      ;
; -2.955 ; RegisterFile:registro|register[3][5]                                                                              ; ULA:ulaula|ULAResult[5] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.989      ; 3.034      ;
; -2.946 ; RegisterFile:registro|register[3][3]                                                                              ; ULA:ulaula|ULAResult[3] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.628      ; 3.182      ;
; -2.940 ; RegisterFile:registro|register[2][4]                                                                              ; ULA:ulaula|ULAResult[4] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.262      ; 3.322      ;
; -2.937 ; RegisterFile:registro|register[3][1]                                                                              ; ULA:ulaula|ULAResult[1] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.608      ; 3.171      ;
; -2.927 ; RegisterFile:registro|register[1][7]                                                                              ; ULA:ulaula|ULAResult[7] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.143      ; 3.216      ;
; -2.888 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[5] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.284      ; 6.105      ;
; -2.886 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[2] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.786      ; 5.609      ;
; -2.865 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[6] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.437      ; 6.781      ;
; -2.853 ; RegisterFile:registro|register[2][3]                                                                              ; ULA:ulaula|ULAResult[3] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.998      ; 3.145      ;
; -2.834 ; RegisterFile:registro|register[2][5]                                                                              ; ULA:ulaula|ULAResult[0] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.921      ; 3.587      ;
; -2.826 ; RegisterFile:registro|register[3][3]                                                                              ; ULA:ulaula|ULAResult[0] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.926      ; 3.600      ;
; -2.807 ; RegisterFile:registro|register[3][3]                                                                              ; ULA:ulaula|ULAResult[3] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.989      ; 3.182      ;
; -2.798 ; RegisterFile:registro|register[3][1]                                                                              ; ULA:ulaula|ULAResult[1] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.969      ; 3.171      ;
; -2.790 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[4] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.920      ; 5.839      ;
; -2.767 ; RegisterFile:registro|register[3][1]                                                                              ; ULA:ulaula|ULAResult[4] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.903      ; 3.636      ;
; -2.749 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[5] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.645      ; 6.105      ;
; -2.747 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[0] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.943      ; 5.905      ;
; -2.718 ; RegisterFile:registro|register[2][0]                                                                              ; ULA:ulaula|ULAResult[4] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.899      ; 3.681      ;
; -2.695 ; RegisterFile:registro|register[2][5]                                                                              ; ULA:ulaula|ULAResult[0] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.282      ; 3.587      ;
; -2.687 ; RegisterFile:registro|register[3][3]                                                                              ; ULA:ulaula|ULAResult[0] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.287      ; 3.600      ;
; -2.683 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[1] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.625      ; 5.651      ;
; -2.682 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[3] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.645      ; 5.672      ;
; -2.664 ; RegisterFile:registro|register[3][4]                                                                              ; ULA:ulaula|ULAResult[0] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.926      ; 3.762      ;
; -2.650 ; RegisterFile:registro|register[3][3]                                                                              ; ULA:ulaula|ULAResult[5] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.628      ; 3.478      ;
; -2.628 ; RegisterFile:registro|register[3][1]                                                                              ; ULA:ulaula|ULAResult[4] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.264      ; 3.636      ;
; -2.619 ; RegisterFile:registro|register[3][5]                                                                              ; ULA:ulaula|ULAResult[6] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.781      ; 3.662      ;
; -2.619 ; RegisterFile:registro|register[3][3]                                                                              ; ULA:ulaula|ULAResult[6] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.781      ; 3.662      ;
; -2.579 ; RegisterFile:registro|register[2][0]                                                                              ; ULA:ulaula|ULAResult[4] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.260      ; 3.681      ;
; -2.556 ; RegisterFile:registro|register[3][5]                                                                              ; ULA:ulaula|ULAResult[7] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.782      ; 3.726      ;
; -2.556 ; RegisterFile:registro|register[3][3]                                                                              ; ULA:ulaula|ULAResult[7] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.782      ; 3.726      ;
; -2.534 ; RegisterFile:registro|register[2][0]                                                                              ; ULA:ulaula|ULAResult[0] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.922      ; 3.888      ;
; -2.532 ; RegisterFile:registro|register[5][4]                                                                              ; ULA:ulaula|ULAResult[4] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.889      ; 3.857      ;
; -2.526 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[7] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.438      ; 6.621      ;
; -2.525 ; RegisterFile:registro|register[3][4]                                                                              ; ULA:ulaula|ULAResult[0] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.287      ; 3.762      ;
; -2.519 ; RegisterFile:registro|register[3][4]                                                                              ; ULA:ulaula|ULAResult[5] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.628      ; 3.609      ;
; -2.518 ; RegisterFile:registro|register[2][5]                                                                              ; ULA:ulaula|ULAResult[6] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.776      ; 3.758      ;
; -2.511 ; RegisterFile:registro|register[3][3]                                                                              ; ULA:ulaula|ULAResult[5] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.989      ; 3.478      ;
; -2.489 ; RegisterFile:registro|register[3][2]                                                                              ; ULA:ulaula|ULAResult[2] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.769      ; 3.780      ;
; -2.488 ; RegisterFile:registro|register[3][4]                                                                              ; ULA:ulaula|ULAResult[6] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.781      ; 3.793      ;
; -2.480 ; RegisterFile:registro|register[3][5]                                                                              ; ULA:ulaula|ULAResult[6] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.142      ; 3.662      ;
; -2.480 ; RegisterFile:registro|register[3][3]                                                                              ; ULA:ulaula|ULAResult[6] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.142      ; 3.662      ;
; -2.455 ; RegisterFile:registro|register[2][5]                                                                              ; ULA:ulaula|ULAResult[7] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.777      ; 3.822      ;
; -2.425 ; RegisterFile:registro|register[3][4]                                                                              ; ULA:ulaula|ULAResult[7] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.782      ; 3.857      ;
; -2.422 ; RegisterFile:registro|register[1][6]                                                                              ; ULA:ulaula|ULAResult[6] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.781      ; 3.859      ;
; -2.417 ; RegisterFile:registro|register[3][5]                                                                              ; ULA:ulaula|ULAResult[7] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.143      ; 3.726      ;
; -2.417 ; RegisterFile:registro|register[3][3]                                                                              ; ULA:ulaula|ULAResult[7] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.143      ; 3.726      ;
; -2.395 ; RegisterFile:registro|register[2][0]                                                                              ; ULA:ulaula|ULAResult[0] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.283      ; 3.888      ;
; -2.393 ; RegisterFile:registro|register[5][4]                                                                              ; ULA:ulaula|ULAResult[4] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.250      ; 3.857      ;
; -2.387 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[7] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.799      ; 6.621      ;
; -2.380 ; RegisterFile:registro|register[3][4]                                                                              ; ULA:ulaula|ULAResult[5] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.989      ; 3.609      ;
; -2.379 ; RegisterFile:registro|register[2][5]                                                                              ; ULA:ulaula|ULAResult[6] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.137      ; 3.758      ;
; -2.365 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[6] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.437      ; 6.781      ;
; -2.351 ; RegisterFile:registro|register[3][1]                                                                              ; ULA:ulaula|ULAResult[0] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.926      ; 4.075      ;
; -2.350 ; RegisterFile:registro|register[3][2]                                                                              ; ULA:ulaula|ULAResult[2] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.130      ; 3.780      ;
; -2.349 ; RegisterFile:registro|register[3][4]                                                                              ; ULA:ulaula|ULAResult[6] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.142      ; 3.793      ;
; -2.348 ; RegisterFile:registro|register[2][3]                                                                              ; ULA:ulaula|ULAResult[4] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.912      ; 4.064      ;
; -2.336 ; RegisterFile:registro|register[3][1]                                                                              ; ULA:ulaula|ULAResult[2] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.769      ; 3.933      ;
; -2.334 ; RegisterFile:registro|register[5][6]                                                                              ; ULA:ulaula|ULAResult[0] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.931      ; 4.097      ;
; -2.316 ; RegisterFile:registro|register[2][5]                                                                              ; ULA:ulaula|ULAResult[7] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.138      ; 3.822      ;
; -2.287 ; RegisterFile:registro|register[2][0]                                                                              ; ULA:ulaula|ULAResult[2] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.765      ; 3.978      ;
; -2.286 ; RegisterFile:registro|register[3][4]                                                                              ; ULA:ulaula|ULAResult[7] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.143      ; 3.857      ;
; -2.283 ; RegisterFile:registro|register[1][6]                                                                              ; ULA:ulaula|ULAResult[6] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.142      ; 3.859      ;
; -2.280 ; RegisterFile:registro|register[3][1]                                                                              ; ULA:ulaula|ULAResult[5] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.628      ; 3.848      ;
; -2.272 ; RegisterFile:registro|register[2][0]                                                                              ; ULA:ulaula|ULAResult[1] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.604      ; 3.832      ;
; -2.269 ; RegisterFile:registro|register[2][4]                                                                              ; ULA:ulaula|ULAResult[0] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.924      ; 4.155      ;
; -2.261 ; RegisterFile:registro|register[3][1]                                                                              ; ULA:ulaula|ULAResult[3] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.628      ; 3.867      ;
; -2.249 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[5] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.645      ; 6.105      ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                        ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                           ; Launch Clock       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------------+-------------+--------------+------------+------------+
; -2.538 ; Clock2Hz:clk2|clk2                        ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; CLOCK_50    ; 0.000        ; 2.679      ; 0.657      ;
; -2.038 ; Clock2Hz:clk2|clk2                        ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; CLOCK_50    ; -0.500       ; 2.679      ; 0.657      ;
; -0.381 ; PC:pc|PC[1]                               ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; Clock2Hz:clk2|clk2 ; CLOCK_50    ; 0.000        ; 1.130      ; 0.983      ;
; -0.119 ; PC:pc|PC[6]                               ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; Clock2Hz:clk2|clk2 ; CLOCK_50    ; 0.000        ; 1.130      ; 1.245      ;
; -0.118 ; PC:pc|PC[3]                               ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; Clock2Hz:clk2|clk2 ; CLOCK_50    ; 0.000        ; 1.129      ; 1.245      ;
; 0.134  ; PC:pc|PC[5]                               ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; Clock2Hz:clk2|clk2 ; CLOCK_50    ; 0.000        ; 1.130      ; 1.498      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                           ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                          ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                          ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                          ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                          ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                            ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000010                                                                                     ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                           ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.537  ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_ST.000000                                                                                     ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.803      ;
; 0.537  ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|LUT_INDEX[5]                                                                                       ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.803      ;
; 0.538  ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_Start                                                                                         ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.804      ;
; 0.539  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                            ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.805      ;
; 0.542  ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart                                                                         ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.808      ;
; 0.544  ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                           ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.810      ;
; 0.546  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                           ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.812      ;
; 0.548  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                            ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.814      ;
; 0.550  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01                                                                            ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.816      ;
; 0.677  ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_Start                                                                                         ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.943      ;
; 0.686  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                          ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.952      ;
; 0.687  ; PC:pc|PC[4]                               ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; Clock2Hz:clk2|clk2 ; CLOCK_50    ; 0.000        ; 1.129      ; 2.050      ;
; 0.709  ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; LCD_TEST:MyLCD|mLCD_ST.000010                                                                                     ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.001      ; 0.976      ;
; 0.727  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000011                                                                                     ; CLOCK_50           ; CLOCK_50    ; 0.000        ; -0.001     ; 0.992      ;
; 0.757  ; PC:pc|PC[0]                               ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; CLOCK_50    ; 0.000        ; 1.130      ; 2.121      ;
; 0.788  ; LCD_TEST:MyLCD|mDLY[0]                    ; LCD_TEST:MyLCD|mDLY[0]                                                                                            ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.054      ;
; 0.796  ; LCD_TEST:MyLCD|mDLY[9]                    ; LCD_TEST:MyLCD|mDLY[9]                                                                                            ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.062      ;
; 0.801  ; LCD_TEST:MyLCD|mDLY[10]                   ; LCD_TEST:MyLCD|mDLY[10]                                                                                           ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.802  ; Clock2Hz:clk2|contador[6]                 ; Clock2Hz:clk2|contador[6]                                                                                         ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.805  ; Clock2Hz:clk2|contador[14]                ; Clock2Hz:clk2|contador[14]                                                                                        ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805  ; LCD_TEST:MyLCD|mDLY[2]                    ; LCD_TEST:MyLCD|mDLY[2]                                                                                            ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.806  ; Clock2Hz:clk2|contador[1]                 ; Clock2Hz:clk2|contador[1]                                                                                         ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; Clock2Hz:clk2|contador[4]                 ; Clock2Hz:clk2|contador[4]                                                                                         ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; Clock2Hz:clk2|contador[8]                 ; Clock2Hz:clk2|contador[8]                                                                                         ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; Clock2Hz:clk2|contador[22]                ; Clock2Hz:clk2|contador[22]                                                                                        ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; Clock2Hz:clk2|contador[24]                ; Clock2Hz:clk2|contador[24]                                                                                        ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; LCD_TEST:MyLCD|mDLY[4]                    ; LCD_TEST:MyLCD|mDLY[4]                                                                                            ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.810  ; LCD_TEST:MyLCD|mDLY[6]                    ; LCD_TEST:MyLCD|mDLY[6]                                                                                            ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810  ; LCD_TEST:MyLCD|mDLY[7]                    ; LCD_TEST:MyLCD|mDLY[7]                                                                                            ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.813  ; LCD_TEST:MyLCD|mDLY[11]                   ; LCD_TEST:MyLCD|mDLY[11]                                                                                           ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.813  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                            ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.814  ; LCD_TEST:MyLCD|mDLY[8]                    ; LCD_TEST:MyLCD|mDLY[8]                                                                                            ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; LCD_TEST:MyLCD|mDLY[13]                   ; LCD_TEST:MyLCD|mDLY[13]                                                                                           ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; LCD_TEST:MyLCD|mDLY[16]                   ; LCD_TEST:MyLCD|mDLY[16]                                                                                           ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                           ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.815  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                           ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.081      ;
; 0.828  ; Clock2Hz:clk2|contador[16]                ; Clock2Hz:clk2|contador[16]                                                                                        ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.094      ;
; 0.837  ; Clock2Hz:clk2|contador[7]                 ; Clock2Hz:clk2|contador[7]                                                                                         ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.103      ;
; 0.838  ; Clock2Hz:clk2|contador[25]                ; Clock2Hz:clk2|contador[25]                                                                                        ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.839  ; Clock2Hz:clk2|contador[2]                 ; Clock2Hz:clk2|contador[2]                                                                                         ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; Clock2Hz:clk2|contador[3]                 ; Clock2Hz:clk2|contador[3]                                                                                         ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.841  ; LCD_TEST:MyLCD|mDLY[17]                   ; LCD_TEST:MyLCD|mDLY[17]                                                                                           ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.107      ;
; 0.842  ; Clock2Hz:clk2|contador[9]                 ; Clock2Hz:clk2|contador[9]                                                                                         ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.108      ;
; 0.842  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone                                                                            ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.108      ;
; 0.844  ; LCD_TEST:MyLCD|mDLY[1]                    ; LCD_TEST:MyLCD|mDLY[1]                                                                                            ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.110      ;
; 0.845  ; LCD_TEST:MyLCD|mDLY[3]                    ; LCD_TEST:MyLCD|mDLY[3]                                                                                            ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.845  ; LCD_TEST:MyLCD|mDLY[12]                   ; LCD_TEST:MyLCD|mDLY[12]                                                                                           ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.846  ; LCD_TEST:MyLCD|mDLY[5]                    ; LCD_TEST:MyLCD|mDLY[5]                                                                                            ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.846  ; LCD_TEST:MyLCD|mDLY[14]                   ; LCD_TEST:MyLCD|mDLY[14]                                                                                           ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.846  ; LCD_TEST:MyLCD|mDLY[15]                   ; LCD_TEST:MyLCD|mDLY[15]                                                                                           ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.865  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                           ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.131      ;
; 0.867  ; LCD_TEST:MyLCD|LUT_INDEX[2]               ; LCD_TEST:MyLCD|LUT_INDEX[2]                                                                                       ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.133      ;
; 0.878  ; LCD_TEST:MyLCD|LUT_INDEX[4]               ; LCD_TEST:MyLCD|LUT_INDEX[4]                                                                                       ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.144      ;
; 0.890  ; RegisterFile:registro|register[2][5]      ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5      ; Clock2Hz:clk2|clk2 ; CLOCK_50    ; 0.000        ; 0.076      ; 1.200      ;
; 0.950  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                          ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.216      ;
; 0.953  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                          ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.219      ;
; 0.957  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                          ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.223      ;
; 0.959  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                          ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.225      ;
; 0.959  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                          ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.225      ;
; 0.979  ; PC:pc|PC[2]                               ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; Clock2Hz:clk2|clk2 ; CLOCK_50    ; 0.000        ; 1.130      ; 2.343      ;
; 0.991  ; PC:pc|PC[1]                               ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; Clock2Hz:clk2|clk2 ; CLOCK_50    ; 0.000        ; 0.060      ; 1.285      ;
; 0.994  ; LCD_TEST:MyLCD|LUT_INDEX[0]               ; LCD_TEST:MyLCD|LUT_INDEX[0]                                                                                       ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.260      ;
; 1.018  ; LCD_TEST:MyLCD|mDLY[17]                   ; LCD_TEST:MyLCD|mLCD_ST.000001                                                                                     ; CLOCK_50           ; CLOCK_50    ; 0.000        ; -0.006     ; 1.278      ;
; 1.030  ; LCD_TEST:MyLCD|LUT_INDEX[1]               ; LCD_TEST:MyLCD|LUT_INDEX[1]                                                                                       ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.296      ;
; 1.035  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_Start                                                                                         ; CLOCK_50           ; CLOCK_50    ; 0.000        ; -0.001     ; 1.300      ;
; 1.038  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000001                                                                                     ; CLOCK_50           ; CLOCK_50    ; 0.000        ; -0.001     ; 1.303      ;
; 1.040  ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; LCD_TEST:MyLCD|LUT_INDEX[3]                                                                                       ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.306      ;
; 1.096  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                          ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.362      ;
; 1.100  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                          ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.366      ;
; 1.102  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                          ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.368      ;
; 1.102  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                          ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.368      ;
; 1.105  ; PC:pc|PC[7]                               ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; Clock2Hz:clk2|clk2 ; CLOCK_50    ; 0.000        ; 1.130      ; 2.469      ;
; 1.124  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[0]                                                                                            ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.390      ;
; 1.124  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[1]                                                                                            ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.390      ;
; 1.124  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[2]                                                                                            ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.390      ;
; 1.124  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[3]                                                                                            ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.390      ;
; 1.124  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[4]                                                                                            ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.390      ;
; 1.124  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[5]                                                                                            ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.390      ;
; 1.124  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[6]                                                                                            ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.390      ;
; 1.124  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[7]                                                                                            ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.390      ;
; 1.124  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[8]                                                                                            ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.390      ;
; 1.133  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone                                                                            ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.014      ; 1.413      ;
; 1.162  ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                       ; CLOCK_50           ; CLOCK_50    ; 0.000        ; -0.004     ; 1.424      ;
; 1.165  ; RegisterFile:registro|register[2][0]      ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0      ; Clock2Hz:clk2|clk2 ; CLOCK_50    ; 0.000        ; 0.077      ; 1.476      ;
; 1.179  ; LCD_TEST:MyLCD|mDLY[9]                    ; LCD_TEST:MyLCD|mDLY[10]                                                                                           ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.445      ;
; 1.184  ; LCD_TEST:MyLCD|mDLY[10]                   ; LCD_TEST:MyLCD|mDLY[11]                                                                                           ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.450      ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Clock2Hz:clk2|clk2'                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                              ; Launch Clock                                                                                                      ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------------+--------------+------------+------------+
; 0.529 ; RegisterFile:registro|register[2][2]                                                                              ; RegisterFile:registro|S2[2]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 0.795      ;
; 0.544 ; RegisterFile:registro|register[5][3]                                                                              ; RegisterFile:registro|S5[3]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 0.810      ;
; 0.666 ; RegisterFile:registro|register[1][0]                                                                              ; RegisterFile:registro|S1[0]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 0.932      ;
; 0.667 ; RegisterFile:registro|register[4][3]                                                                              ; RegisterFile:registro|S4[3]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 0.933      ;
; 0.667 ; RegisterFile:registro|register[4][0]                                                                              ; RegisterFile:registro|S4[0]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 0.933      ;
; 0.668 ; RegisterFile:registro|register[7][1]                                                                              ; RegisterFile:registro|S7[1]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 0.934      ;
; 0.669 ; RegisterFile:registro|register[7][5]                                                                              ; RegisterFile:registro|S7[5]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 0.935      ;
; 0.670 ; RegisterFile:registro|register[7][6]                                                                              ; RegisterFile:registro|S7[6]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 0.936      ;
; 0.671 ; RegisterFile:registro|register[7][4]                                                                              ; RegisterFile:registro|S7[4]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 0.937      ;
; 0.671 ; RegisterFile:registro|register[1][4]                                                                              ; RegisterFile:registro|S1[4]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 0.937      ;
; 0.672 ; RegisterFile:registro|register[6][2]                                                                              ; RegisterFile:registro|S6[2]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 0.938      ;
; 0.673 ; RegisterFile:registro|register[6][1]                                                                              ; RegisterFile:registro|S6[1]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 0.939      ;
; 0.674 ; RegisterFile:registro|register[7][2]                                                                              ; RegisterFile:registro|S7[2]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 0.940      ;
; 0.674 ; RegisterFile:registro|register[7][0]                                                                              ; RegisterFile:registro|S7[0]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 0.940      ;
; 0.674 ; RegisterFile:registro|register[4][2]                                                                              ; RegisterFile:registro|S4[2]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 0.940      ;
; 0.677 ; RegisterFile:registro|register[5][0]                                                                              ; RegisterFile:registro|S5[0]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 0.943      ;
; 0.678 ; RegisterFile:registro|register[3][0]                                                                              ; RegisterFile:registro|S3[0]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 0.944      ;
; 0.680 ; RegisterFile:registro|register[6][0]                                                                              ; RegisterFile:registro|S6[0]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 0.946      ;
; 0.682 ; RegisterFile:registro|register[4][4]                                                                              ; RegisterFile:registro|S4[4]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 0.948      ;
; 0.827 ; RegisterFile:registro|register[7][3]                                                                              ; RegisterFile:registro|S7[3]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 1.093      ;
; 0.831 ; RegisterFile:registro|register[1][1]                                                                              ; RegisterFile:registro|S1[1]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 1.097      ;
; 0.837 ; RegisterFile:registro|register[2][3]                                                                              ; RegisterFile:registro|S2[3]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; -0.001     ; 1.102      ;
; 0.854 ; RegisterFile:registro|register[4][1]                                                                              ; RegisterFile:registro|S4[1]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.011      ; 1.131      ;
; 0.862 ; RegisterFile:registro|register[4][5]                                                                              ; RegisterFile:registro|S4[5]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 1.128      ;
; 0.864 ; RegisterFile:registro|register[1][3]                                                                              ; RegisterFile:registro|S1[3]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 1.130      ;
; 0.867 ; RegisterFile:registro|register[4][6]                                                                              ; RegisterFile:registro|S4[6]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 1.133      ;
; 0.872 ; RegisterFile:registro|register[7][7]                                                                              ; RegisterFile:registro|S7[7]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 1.138      ;
; 0.925 ; RegisterFile:registro|register[3][7]                                                                              ; RegisterFile:registro|S3[7]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.010      ; 1.201      ;
; 0.963 ; RegisterFile:registro|register[5][1]                                                                              ; RegisterFile:registro|S5[1]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.010      ; 1.239      ;
; 0.977 ; RegisterFile:registro|register[5][2]                                                                              ; RegisterFile:registro|S5[2]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.010      ; 1.253      ;
; 1.025 ; RegisterFile:registro|register[1][2]                                                                              ; RegisterFile:registro|S1[2]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; -0.010     ; 1.281      ;
; 1.048 ; RegisterFile:registro|register[6][5]                                                                              ; RegisterFile:registro|S6[5]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.018      ; 1.332      ;
; 1.069 ; RegisterFile:registro|register[3][5]                                                                              ; RegisterFile:registro|S3[5]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.010      ; 1.345      ;
; 1.069 ; RegisterFile:registro|register[2][5]                                                                              ; RegisterFile:registro|S2[5]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.011      ; 1.346      ;
; 1.078 ; RegisterFile:registro|register[3][4]                                                                              ; RegisterFile:registro|S3[4]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.010      ; 1.354      ;
; 1.081 ; RegisterFile:registro|register[6][6]                                                                              ; RegisterFile:registro|S6[6]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; -0.001     ; 1.346      ;
; 1.087 ; RegisterFile:registro|register[3][6]                                                                              ; RegisterFile:registro|S3[6]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.010      ; 1.363      ;
; 1.114 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[3]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.000        ; 2.669      ; 4.258      ;
; 1.116 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[4]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.000        ; 2.669      ; 4.260      ;
; 1.120 ; RegisterFile:registro|register[5][4]                                                                              ; RegisterFile:registro|S5[4]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 1.386      ;
; 1.121 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[1]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.000        ; 2.668      ; 4.264      ;
; 1.138 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[5]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.000        ; 2.668      ; 4.281      ;
; 1.141 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[0]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.000        ; 2.668      ; 4.284      ;
; 1.162 ; RegisterFile:registro|register[3][2]                                                                              ; RegisterFile:registro|S3[2]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.006      ; 1.434      ;
; 1.174 ; RegisterFile:registro|register[2][1]                                                                              ; RegisterFile:registro|S2[1]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; -0.013     ; 1.427      ;
; 1.196 ; RegisterFile:registro|register[5][7]                                                                              ; RegisterFile:registro|S5[7]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.019      ; 1.481      ;
; 1.213 ; RegisterFile:registro|register[5][6]                                                                              ; RegisterFile:registro|S5[6]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.019      ; 1.498      ;
; 1.217 ; RegisterFile:registro|register[6][3]                                                                              ; RegisterFile:registro|S6[3]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.004      ; 1.487      ;
; 1.221 ; RegisterFile:registro|register[1][5]                                                                              ; RegisterFile:registro|S1[5]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.026      ; 1.513      ;
; 1.223 ; RegisterFile:registro|register[2][6]                                                                              ; RegisterFile:registro|S2[6]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.014      ; 1.503      ;
; 1.226 ; RegisterFile:registro|register[5][5]                                                                              ; RegisterFile:registro|S5[5]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.031      ; 1.523      ;
; 1.227 ; RegisterFile:registro|register[6][4]                                                                              ; RegisterFile:registro|S6[4]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; -0.001     ; 1.492      ;
; 1.227 ; RegisterFile:registro|register[6][7]                                                                              ; RegisterFile:registro|S6[7]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; -0.001     ; 1.492      ;
; 1.247 ; RegisterFile:registro|register[2][0]                                                                              ; RegisterFile:registro|S2[0]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; -0.014     ; 1.499      ;
; 1.301 ; RegisterFile:registro|register[3][1]                                                                              ; RegisterFile:registro|S3[1]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.006      ; 1.573      ;
; 1.358 ; RegisterFile:registro|register[4][7]                                                                              ; RegisterFile:registro|S4[7]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.015      ; 1.639      ;
; 1.371 ; RegisterFile:registro|register[1][7]                                                                              ; RegisterFile:registro|S1[7]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.016      ; 1.653      ;
; 1.390 ; RegisterFile:registro|register[3][3]                                                                              ; RegisterFile:registro|S3[3]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.006      ; 1.662      ;
; 1.398 ; RegisterFile:registro|register[1][6]                                                                              ; RegisterFile:registro|S1[6]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.016      ; 1.680      ;
; 1.408 ; RegisterFile:registro|register[2][4]                                                                              ; RegisterFile:registro|S2[4]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.014      ; 1.688      ;
; 1.428 ; RegisterFile:registro|register[2][7]                                                                              ; RegisterFile:registro|S2[7]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.014      ; 1.708      ;
; 1.521 ; PC:pc|PC[3]                                                                                                       ; PC:pc|PC[3]                          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 1.787      ;
; 1.614 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[3]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; -0.500       ; 2.669      ; 4.258      ;
; 1.616 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[4]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; -0.500       ; 2.669      ; 4.260      ;
; 1.621 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[1]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; -0.500       ; 2.668      ; 4.264      ;
; 1.638 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[5]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; -0.500       ; 2.668      ; 4.281      ;
; 1.641 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[0]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; -0.500       ; 2.668      ; 4.284      ;
; 1.685 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:registro|register[2][7] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.000        ; 2.658      ; 4.818      ;
; 1.836 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:registro|register[2][6] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.000        ; 2.658      ; 4.969      ;
; 1.861 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:registro|register[6][3] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.000        ; 2.658      ; 4.994      ;
; 1.904 ; PC:pc|PC[0]                                                                                                       ; PC:pc|PC[0]                          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 2.170      ;
; 2.018 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[2]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.000        ; 2.668      ; 5.161      ;
; 2.089 ; PC:pc|PC[2]                                                                                                       ; PC:pc|PC[3]                          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.001      ; 2.356      ;
; 2.127 ; PC:pc|PC[6]                                                                                                       ; PC:pc|PC[6]                          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 2.393      ;
; 2.139 ; PC:pc|PC[2]                                                                                                       ; PC:pc|PC[2]                          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 2.405      ;
; 2.144 ; PC:pc|PC[1]                                                                                                       ; PC:pc|PC[1]                          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 2.410      ;
; 2.154 ; PC:pc|PC[1]                                                                                                       ; PC:pc|PC[3]                          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.001      ; 2.421      ;
; 2.181 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[7]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.000        ; 2.668      ; 5.324      ;
; 2.185 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[6]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.000        ; 2.668      ; 5.328      ;
; 2.185 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:registro|register[2][7] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; -0.500       ; 2.658      ; 4.818      ;
; 2.199 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:registro|register[7][1] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.000        ; 2.652      ; 5.326      ;
; 2.217 ; PC:pc|PC[0]                                                                                                       ; PC:pc|PC[3]                          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.001      ; 2.484      ;
; 2.226 ; PC:pc|PC[4]                                                                                                       ; PC:pc|PC[4]                          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 2.492      ;
; 2.226 ; PC:pc|PC[4]                                                                                                       ; PC:pc|PC[6]                          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; -0.001     ; 2.491      ;
; 2.297 ; PC:pc|PC[3]                                                                                                       ; PC:pc|PC[6]                          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; -0.001     ; 2.562      ;
; 2.336 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:registro|register[2][6] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; -0.500       ; 2.658      ; 4.969      ;
; 2.361 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:registro|register[6][3] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; -0.500       ; 2.658      ; 4.994      ;
; 2.369 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:registro|register[1][4] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.000        ; 2.672      ; 5.516      ;
; 2.385 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:registro|register[6][6] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.000        ; 2.658      ; 5.518      ;
; 2.407 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:registro|register[4][0] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.000        ; 2.662      ; 5.544      ;
; 2.502 ; PC:pc|PC[5]                                                                                                       ; PC:pc|PC[6]                          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 2.768      ;
; 2.516 ; PC:pc|PC[1]                                                                                                       ; PC:pc|PC[2]                          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 2.782      ;
; 2.518 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[2]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; -0.500       ; 2.668      ; 5.161      ;
; 2.519 ; PC:pc|PC[0]                                                                                                       ; PC:pc|PC[1]                          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 2.785      ;
; 2.553 ; PC:pc|PC[2]                                                                                                       ; PC:pc|PC[6]                          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 2.819      ;
; 2.579 ; PC:pc|PC[0]                                                                                                       ; PC:pc|PC[2]                          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 2.845      ;
; 2.613 ; PC:pc|PC[3]                                                                                                       ; PC:pc|PC[4]                          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 2.879      ;
; 2.618 ; PC:pc|PC[1]                                                                                                       ; PC:pc|PC[6]                          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 2.884      ;
; 2.668 ; PC:pc|PC[7]                                                                                                       ; PC:pc|PC[7]                          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 2.934      ;
; 2.670 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:registro|register[6][7] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.000        ; 2.658      ; 5.803      ;
+-------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg           ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg           ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a1~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a1~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a2~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a2~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a3~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a3~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a4~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a4~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a5~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a5~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a6~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a6~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a7~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a7~porta_memory_reg0      ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Clock2Hz:clk2|clk2                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Clock2Hz:clk2|clk2                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Clock2Hz:clk2|contador[0]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Clock2Hz:clk2|contador[0]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Clock2Hz:clk2|contador[10]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Clock2Hz:clk2|contador[10]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Clock2Hz:clk2|contador[11]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Clock2Hz:clk2|contador[11]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Clock2Hz:clk2|contador[12]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Clock2Hz:clk2|contador[12]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Clock2Hz:clk2|contador[13]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Clock2Hz:clk2|contador[13]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Clock2Hz:clk2|contador[14]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Clock2Hz:clk2|contador[14]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Clock2Hz:clk2|contador[15]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Clock2Hz:clk2|contador[15]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Clock2Hz:clk2|contador[16]                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                           ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                             ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------------------------------+
; -1.165 ; -1.165       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[0]          ;
; -1.165 ; -1.165       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[0]          ;
; -1.165 ; -1.165       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[1]          ;
; -1.165 ; -1.165       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[1]          ;
; -1.165 ; -1.165       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[2]          ;
; -1.165 ; -1.165       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[2]          ;
; -1.165 ; -1.165       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[3]          ;
; -1.165 ; -1.165       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[3]          ;
; -1.165 ; -1.165       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[4]          ;
; -1.165 ; -1.165       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[4]          ;
; -1.165 ; -1.165       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[5]          ;
; -1.165 ; -1.165       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[5]          ;
; -1.165 ; -1.165       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[6]          ;
; -1.165 ; -1.165       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[6]          ;
; -1.165 ; -1.165       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[7]          ;
; -1.165 ; -1.165       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[7]          ;
; -1.165 ; -1.165       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|Mux8~2clkctrl|inclk[0]    ;
; -1.165 ; -1.165       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|Mux8~2clkctrl|inclk[0]    ;
; -1.165 ; -1.165       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|Mux8~2clkctrl|outclk      ;
; -1.165 ; -1.165       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|Mux8~2clkctrl|outclk      ;
; -1.165 ; -1.165       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|Mux8~2|combout            ;
; -1.165 ; -1.165       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|Mux8~2|combout            ;
; -1.165 ; -1.165       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[0]|dataa        ;
; -1.165 ; -1.165       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[0]|dataa        ;
; -1.165 ; -1.165       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[1]|datad        ;
; -1.165 ; -1.165       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[1]|datad        ;
; -1.165 ; -1.165       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[2]|datac        ;
; -1.165 ; -1.165       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[2]|datac        ;
; -1.165 ; -1.165       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[3]|datad        ;
; -1.165 ; -1.165       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[3]|datad        ;
; -1.165 ; -1.165       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[4]|datab        ;
; -1.165 ; -1.165       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[4]|datab        ;
; -1.165 ; -1.165       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[5]|datad        ;
; -1.165 ; -1.165       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[5]|datad        ;
; -1.165 ; -1.165       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[6]|datac        ;
; -1.165 ; -1.165       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[6]|datac        ;
; -1.165 ; -1.165       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[7]|datac        ;
; -1.165 ; -1.165       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[7]|datac        ;
; -0.997 ; -0.997       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; controle|ULAControl[2]~4|combout ;
; -0.997 ; -0.997       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; controle|ULAControl[2]~4|combout ;
; -0.997 ; -0.997       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; controle|ULAControl[2]~5|combout ;
; -0.997 ; -0.997       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; controle|ULAControl[2]~5|combout ;
; -0.997 ; -0.997       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; controle|ULAControl[2]~5|datad   ;
; -0.997 ; -0.997       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; controle|ULAControl[2]~5|datad   ;
; -0.997 ; -0.997       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|Mux8~2|datad              ;
; -0.997 ; -0.997       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|Mux8~2|datad              ;
; -0.380 ; -0.380       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[0]          ;
; -0.380 ; -0.380       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[0]          ;
; -0.380 ; -0.380       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[1]          ;
; -0.380 ; -0.380       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[1]          ;
; -0.380 ; -0.380       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[2]          ;
; -0.380 ; -0.380       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[2]          ;
; -0.380 ; -0.380       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[3]          ;
; -0.380 ; -0.380       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[3]          ;
; -0.380 ; -0.380       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[4]          ;
; -0.380 ; -0.380       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[4]          ;
; -0.380 ; -0.380       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[5]          ;
; -0.380 ; -0.380       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[5]          ;
; -0.380 ; -0.380       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[6]          ;
; -0.380 ; -0.380       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[6]          ;
; -0.380 ; -0.380       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[7]          ;
; -0.380 ; -0.380       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[7]          ;
; -0.380 ; -0.380       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|Mux8~2clkctrl|inclk[0]    ;
; -0.380 ; -0.380       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|Mux8~2clkctrl|inclk[0]    ;
; -0.380 ; -0.380       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|Mux8~2clkctrl|outclk      ;
; -0.380 ; -0.380       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|Mux8~2clkctrl|outclk      ;
; -0.380 ; -0.380       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|Mux8~2|combout            ;
; -0.380 ; -0.380       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|Mux8~2|combout            ;
; -0.380 ; -0.380       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[0]|dataa        ;
; -0.380 ; -0.380       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[0]|dataa        ;
; -0.380 ; -0.380       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[1]|datad        ;
; -0.380 ; -0.380       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[1]|datad        ;
; -0.380 ; -0.380       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[2]|datac        ;
; -0.380 ; -0.380       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[2]|datac        ;
; -0.380 ; -0.380       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[3]|datad        ;
; -0.380 ; -0.380       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[3]|datad        ;
; -0.380 ; -0.380       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[4]|datab        ;
; -0.380 ; -0.380       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[4]|datab        ;
; -0.380 ; -0.380       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[5]|datad        ;
; -0.380 ; -0.380       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[5]|datad        ;
; -0.380 ; -0.380       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[6]|datac        ;
; -0.380 ; -0.380       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[6]|datac        ;
; -0.380 ; -0.380       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[7]|datac        ;
; -0.380 ; -0.380       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[7]|datac        ;
; -0.305 ; -0.305       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; controle|ULAControl[2]~5|combout ;
; -0.305 ; -0.305       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; controle|ULAControl[2]~5|combout ;
; -0.305 ; -0.305       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|Mux8~2|datad              ;
; -0.305 ; -0.305       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|Mux8~2|datad              ;
; -0.201 ; -0.201       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; controle|ULAControl[0]~0|combout ;
; -0.201 ; -0.201       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; controle|ULAControl[0]~0|combout ;
; -0.201 ; -0.201       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; controle|ULAControl[2]~4|datac   ;
; -0.201 ; -0.201       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; controle|ULAControl[2]~4|datac   ;
; -0.201 ; -0.201       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|Mux8~2|dataa              ;
; -0.201 ; -0.201       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|Mux8~2|dataa              ;
; -0.123 ; -0.123       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; controle|ULAControl[1]~2|combout ;
; -0.123 ; -0.123       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; controle|ULAControl[1]~2|combout ;
; -0.123 ; -0.123       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|Mux8~2|datac              ;
; -0.123 ; -0.123       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|Mux8~2|datac              ;
; -0.012 ; -0.012       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; controle|ULAControl[2]~4|combout ;
; -0.012 ; -0.012       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; controle|ULAControl[2]~4|combout ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Clock2Hz:clk2|clk2'                                                                      ;
+--------+--------------+----------------+------------------+--------------------+------------+-----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock              ; Clock Edge ; Target                      ;
+--------+--------------+----------------+------------------+--------------------+------------+-----------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; PC:pc|PC[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; PC:pc|PC[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; PC:pc|PC[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; PC:pc|PC[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; PC:pc|PC[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; PC:pc|PC[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; PC:pc|PC[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; PC:pc|PC[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; PC:pc|PC[4]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; PC:pc|PC[4]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; PC:pc|PC[5]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; PC:pc|PC[5]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; PC:pc|PC[6]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; PC:pc|PC[6]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; PC:pc|PC[7]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; PC:pc|PC[7]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S1[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S1[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S1[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S1[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S1[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S1[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S1[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S1[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S1[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S1[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S1[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S1[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S1[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S1[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S1[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S1[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S2[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S2[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S2[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S2[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S2[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S2[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S2[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S2[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S2[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S2[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S2[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S2[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S2[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S2[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S2[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S2[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S3[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S3[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S3[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S3[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S3[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S3[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S3[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S3[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S3[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S3[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S3[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S3[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S3[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S3[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S3[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S3[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S4[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S4[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S4[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S4[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S4[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S4[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S4[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S4[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S4[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S4[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S4[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S4[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S4[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S4[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S4[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S4[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S5[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S5[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S5[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S5[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S5[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S5[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S5[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S5[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S5[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S5[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S5[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S5[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S5[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S5[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S5[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S5[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S6[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S6[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S6[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S6[1] ;
+--------+--------------+----------------+------------------+--------------------+------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                               ;
+--------------+-------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                   ;
+--------------+-------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                          ; 9.338  ; 9.338  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                          ; 8.765  ; 8.765  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                          ; 9.338  ; 9.338  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                          ; 8.675  ; 8.675  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                          ; 7.754  ; 7.754  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                          ; 7.910  ; 7.910  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                          ; 7.522  ; 7.522  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                          ; 8.122  ; 8.122  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                          ; 7.729  ; 7.729  ; Rise       ; CLOCK_50                                                                                                          ;
; LCD_EN       ; CLOCK_50                                                                                                          ; 7.685  ; 7.685  ; Rise       ; CLOCK_50                                                                                                          ;
; LCD_RS       ; CLOCK_50                                                                                                          ; 10.162 ; 10.162 ; Rise       ; CLOCK_50                                                                                                          ;
; LEDR[*]      ; CLOCK_50                                                                                                          ; 15.904 ; 15.904 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[0]     ; CLOCK_50                                                                                                          ; 14.175 ; 14.175 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[1]     ; CLOCK_50                                                                                                          ; 14.935 ; 14.935 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[2]     ; CLOCK_50                                                                                                          ; 13.931 ; 13.931 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[3]     ; CLOCK_50                                                                                                          ; 15.356 ; 15.356 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[4]     ; CLOCK_50                                                                                                          ; 14.698 ; 14.698 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[5]     ; CLOCK_50                                                                                                          ; 15.623 ; 15.623 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[6]     ; CLOCK_50                                                                                                          ; 15.161 ; 15.161 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[7]     ; CLOCK_50                                                                                                          ; 14.217 ; 14.217 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[8]     ; CLOCK_50                                                                                                          ; 15.149 ; 15.149 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[9]     ; CLOCK_50                                                                                                          ; 15.904 ; 15.904 ; Rise       ; CLOCK_50                                                                                                          ;
; LEDG[*]      ; Clock2Hz:clk2|clk2                                                                                                ; 5.528  ;        ; Rise       ; Clock2Hz:clk2|clk2                                                                                                ;
;  LEDG[1]     ; Clock2Hz:clk2|clk2                                                                                                ; 5.528  ;        ; Rise       ; Clock2Hz:clk2|clk2                                                                                                ;
; LEDG[*]      ; Clock2Hz:clk2|clk2                                                                                                ;        ; 5.528  ; Fall       ; Clock2Hz:clk2|clk2                                                                                                ;
;  LEDG[1]     ; Clock2Hz:clk2|clk2                                                                                                ;        ; 5.528  ; Fall       ; Clock2Hz:clk2|clk2                                                                                                ;
; LEDG[*]      ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.714 ; 16.714 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDG[0]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.714 ; 16.714 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.897 ; 11.897 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.168 ; 10.168 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.928 ; 10.928 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.924  ; 9.924  ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.349 ; 11.349 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.691 ; 10.691 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.616 ; 11.616 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.154 ; 11.154 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.210 ; 10.210 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.142 ; 11.142 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.897 ; 11.897 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDG[*]      ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.353 ; 17.353 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDG[0]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.353 ; 17.353 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.897 ; 11.897 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.168 ; 10.168 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.928 ; 10.928 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.924  ; 9.924  ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.349 ; 11.349 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.691 ; 10.691 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.616 ; 11.616 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.154 ; 11.154 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.210 ; 10.210 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.142 ; 11.142 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.897 ; 11.897 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
+--------------+-------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                       ;
+--------------+-------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                   ;
+--------------+-------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                          ; 7.522  ; 7.522  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                          ; 8.765  ; 8.765  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                          ; 9.338  ; 9.338  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                          ; 8.675  ; 8.675  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                          ; 7.754  ; 7.754  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                          ; 7.910  ; 7.910  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                          ; 7.522  ; 7.522  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                          ; 8.122  ; 8.122  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                          ; 7.729  ; 7.729  ; Rise       ; CLOCK_50                                                                                                          ;
; LCD_EN       ; CLOCK_50                                                                                                          ; 7.685  ; 7.685  ; Rise       ; CLOCK_50                                                                                                          ;
; LCD_RS       ; CLOCK_50                                                                                                          ; 10.162 ; 10.162 ; Rise       ; CLOCK_50                                                                                                          ;
; LEDR[*]      ; CLOCK_50                                                                                                          ; 12.809 ; 12.809 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[0]     ; CLOCK_50                                                                                                          ; 12.809 ; 12.809 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[1]     ; CLOCK_50                                                                                                          ; 14.155 ; 14.155 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[2]     ; CLOCK_50                                                                                                          ; 13.219 ; 13.219 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[3]     ; CLOCK_50                                                                                                          ; 13.343 ; 13.343 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[4]     ; CLOCK_50                                                                                                          ; 13.345 ; 13.345 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[5]     ; CLOCK_50                                                                                                          ; 13.938 ; 13.938 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[6]     ; CLOCK_50                                                                                                          ; 13.643 ; 13.643 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[7]     ; CLOCK_50                                                                                                          ; 13.775 ; 13.775 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[8]     ; CLOCK_50                                                                                                          ; 14.060 ; 14.060 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[9]     ; CLOCK_50                                                                                                          ; 14.728 ; 14.728 ; Rise       ; CLOCK_50                                                                                                          ;
; LEDG[*]      ; Clock2Hz:clk2|clk2                                                                                                ; 5.528  ;        ; Rise       ; Clock2Hz:clk2|clk2                                                                                                ;
;  LEDG[1]     ; Clock2Hz:clk2|clk2                                                                                                ; 5.528  ;        ; Rise       ; Clock2Hz:clk2|clk2                                                                                                ;
; LEDG[*]      ; Clock2Hz:clk2|clk2                                                                                                ;        ; 5.528  ; Fall       ; Clock2Hz:clk2|clk2                                                                                                ;
;  LEDG[1]     ; Clock2Hz:clk2|clk2                                                                                                ;        ; 5.528  ; Fall       ; Clock2Hz:clk2|clk2                                                                                                ;
; LEDG[*]      ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 14.960 ; 14.960 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDG[0]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 14.960 ; 14.960 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.802  ; 8.802  ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.802  ; 8.802  ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.148 ; 10.148 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.212  ; 9.212  ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.336  ; 9.336  ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.338  ; 9.338  ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.931  ; 9.931  ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.636  ; 9.636  ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.768  ; 9.768  ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.053 ; 10.053 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.721 ; 10.721 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDG[*]      ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 14.814 ; 14.814 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDG[0]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 14.814 ; 14.814 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.802  ; 8.802  ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.802  ; 8.802  ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.148 ; 10.148 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.212  ; 9.212  ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.336  ; 9.336  ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.338  ; 9.338  ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.931  ; 9.931  ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.636  ; 9.636  ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.768  ; 9.768  ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.053 ; 10.053 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.721 ; 10.721 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
+--------------+-------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock2Hz:clk2|clk2                                                                                                ; -4.224 ; -256.173      ;
; CLOCK_50                                                                                                          ; -3.369 ; -102.541      ;
; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -2.581 ; -19.485       ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -2.109 ; -15.904       ;
; CLOCK_50                                                                                                          ; -1.581 ; -1.698        ;
; Clock2Hz:clk2|clk2                                                                                                ; 0.245  ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                          ; -2.000 ; -224.916      ;
; Clock2Hz:clk2|clk2                                                                                                ; -0.500 ; -120.000      ;
; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.243 ; -10.730       ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Clock2Hz:clk2|clk2'                                                                                                                                                                                                                    ;
+--------+-------------------------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                              ; Launch Clock                                                                                                      ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------------+--------------+------------+------------+
; -4.224 ; ULA:ulaula|ULAResult[0] ; RegisterFile:registro|register[2][0] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.590     ; 1.166      ;
; -4.213 ; ULA:ulaula|ULAResult[6] ; RegisterFile:registro|register[4][6] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.523     ; 1.222      ;
; -4.202 ; ULA:ulaula|ULAResult[6] ; RegisterFile:registro|register[5][6] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.541     ; 1.193      ;
; -4.201 ; ULA:ulaula|ULAResult[0] ; RegisterFile:registro|register[1][0] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.604     ; 1.129      ;
; -4.201 ; ULA:ulaula|ULAResult[0] ; RegisterFile:registro|register[3][0] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.588     ; 1.145      ;
; -4.193 ; ULA:ulaula|ULAResult[4] ; RegisterFile:registro|register[7][4] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.593     ; 1.132      ;
; -4.164 ; ULA:ulaula|ULAResult[4] ; RegisterFile:registro|register[3][4] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.591     ; 1.105      ;
; -4.152 ; ULA:ulaula|ULAResult[4] ; RegisterFile:registro|register[4][4] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.579     ; 1.105      ;
; -4.149 ; ULA:ulaula|ULAResult[2] ; RegisterFile:registro|register[5][2] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.532     ; 1.149      ;
; -4.143 ; ULA:ulaula|ULAResult[5] ; RegisterFile:registro|register[1][5] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.481     ; 1.194      ;
; -4.138 ; ULA:ulaula|ULAResult[2] ; RegisterFile:registro|register[4][2] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.519     ; 1.151      ;
; -4.137 ; ULA:ulaula|ULAResult[2] ; RegisterFile:registro|register[6][2] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.518     ; 1.151      ;
; -4.132 ; ULA:ulaula|ULAResult[4] ; PC:pc|PC[4]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.579     ; 1.085      ;
; -4.129 ; ULA:ulaula|ULAResult[0] ; PC:pc|PC[4]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.581     ; 1.080      ;
; -4.118 ; ULA:ulaula|ULAResult[4] ; PC:pc|PC[0]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.580     ; 1.070      ;
; -4.118 ; ULA:ulaula|ULAResult[4] ; PC:pc|PC[6]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.580     ; 1.070      ;
; -4.117 ; ULA:ulaula|ULAResult[4] ; PC:pc|PC[1]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.580     ; 1.069      ;
; -4.117 ; ULA:ulaula|ULAResult[4] ; PC:pc|PC[2]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.580     ; 1.069      ;
; -4.116 ; ULA:ulaula|ULAResult[3] ; RegisterFile:registro|register[3][3] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.470     ; 1.178      ;
; -4.116 ; ULA:ulaula|ULAResult[4] ; PC:pc|PC[5]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.580     ; 1.068      ;
; -4.115 ; ULA:ulaula|ULAResult[0] ; PC:pc|PC[0]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.582     ; 1.065      ;
; -4.115 ; ULA:ulaula|ULAResult[0] ; PC:pc|PC[6]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.582     ; 1.065      ;
; -4.114 ; ULA:ulaula|ULAResult[4] ; PC:pc|PC[7]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.580     ; 1.066      ;
; -4.114 ; ULA:ulaula|ULAResult[0] ; PC:pc|PC[1]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.582     ; 1.064      ;
; -4.114 ; ULA:ulaula|ULAResult[0] ; PC:pc|PC[2]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.582     ; 1.064      ;
; -4.113 ; ULA:ulaula|ULAResult[0] ; PC:pc|PC[5]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.582     ; 1.063      ;
; -4.111 ; ULA:ulaula|ULAResult[0] ; PC:pc|PC[7]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.582     ; 1.061      ;
; -4.108 ; ULA:ulaula|ULAResult[0] ; RegisterFile:registro|register[5][0] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.588     ; 1.052      ;
; -4.104 ; ULA:ulaula|ULAResult[3] ; RegisterFile:registro|register[4][3] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.463     ; 1.173      ;
; -4.093 ; ULA:ulaula|ULAResult[6] ; PC:pc|PC[4]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.523     ; 1.102      ;
; -4.090 ; ULA:ulaula|ULAResult[5] ; RegisterFile:registro|register[2][5] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.465     ; 1.157      ;
; -4.083 ; ULA:ulaula|ULAResult[0] ; RegisterFile:registro|register[7][0] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.597     ; 1.018      ;
; -4.079 ; ULA:ulaula|ULAResult[6] ; PC:pc|PC[0]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.524     ; 1.087      ;
; -4.079 ; ULA:ulaula|ULAResult[6] ; PC:pc|PC[6]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.524     ; 1.087      ;
; -4.078 ; ULA:ulaula|ULAResult[7] ; RegisterFile:registro|register[4][7] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.542     ; 1.068      ;
; -4.078 ; ULA:ulaula|ULAResult[6] ; PC:pc|PC[1]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.524     ; 1.086      ;
; -4.078 ; ULA:ulaula|ULAResult[6] ; PC:pc|PC[2]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.524     ; 1.086      ;
; -4.077 ; ULA:ulaula|ULAResult[4] ; RegisterFile:registro|register[2][4] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.590     ; 1.019      ;
; -4.077 ; ULA:ulaula|ULAResult[6] ; PC:pc|PC[5]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.524     ; 1.085      ;
; -4.076 ; ULA:ulaula|ULAResult[4] ; RegisterFile:registro|register[6][4] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.590     ; 1.018      ;
; -4.076 ; ULA:ulaula|ULAResult[7] ; RegisterFile:registro|register[5][7] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.542     ; 1.066      ;
; -4.075 ; ULA:ulaula|ULAResult[6] ; PC:pc|PC[7]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.524     ; 1.083      ;
; -4.067 ; ULA:ulaula|ULAResult[2] ; RegisterFile:registro|register[1][2] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.526     ; 1.073      ;
; -4.066 ; ULA:ulaula|ULAResult[0] ; RegisterFile:registro|register[6][0] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.585     ; 1.013      ;
; -4.066 ; ULA:ulaula|ULAResult[2] ; RegisterFile:registro|register[3][2] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.526     ; 1.072      ;
; -4.056 ; ULA:ulaula|ULAResult[5] ; PC:pc|PC[4]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.458     ; 1.130      ;
; -4.052 ; ULA:ulaula|ULAResult[1] ; PC:pc|PC[4]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.442     ; 1.142      ;
; -4.050 ; ULA:ulaula|ULAResult[3] ; RegisterFile:registro|register[1][3] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.481     ; 1.101      ;
; -4.049 ; ULA:ulaula|ULAResult[7] ; RegisterFile:registro|register[7][7] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.538     ; 1.043      ;
; -4.049 ; ULA:ulaula|ULAResult[7] ; RegisterFile:registro|register[1][7] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.536     ; 1.045      ;
; -4.049 ; ULA:ulaula|ULAResult[7] ; RegisterFile:registro|register[3][7] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.536     ; 1.045      ;
; -4.042 ; ULA:ulaula|ULAResult[3] ; RegisterFile:registro|register[2][3] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.479     ; 1.095      ;
; -4.042 ; ULA:ulaula|ULAResult[5] ; PC:pc|PC[0]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.459     ; 1.115      ;
; -4.042 ; ULA:ulaula|ULAResult[5] ; PC:pc|PC[6]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.459     ; 1.115      ;
; -4.041 ; ULA:ulaula|ULAResult[2] ; RegisterFile:registro|register[7][2] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.530     ; 1.043      ;
; -4.041 ; ULA:ulaula|ULAResult[5] ; PC:pc|PC[1]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.459     ; 1.114      ;
; -4.041 ; ULA:ulaula|ULAResult[5] ; PC:pc|PC[2]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.459     ; 1.114      ;
; -4.040 ; ULA:ulaula|ULAResult[5] ; PC:pc|PC[5]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.459     ; 1.113      ;
; -4.038 ; ULA:ulaula|ULAResult[1] ; PC:pc|PC[0]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.443     ; 1.127      ;
; -4.038 ; ULA:ulaula|ULAResult[1] ; PC:pc|PC[6]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.443     ; 1.127      ;
; -4.038 ; ULA:ulaula|ULAResult[5] ; PC:pc|PC[7]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.459     ; 1.111      ;
; -4.037 ; ULA:ulaula|ULAResult[1] ; PC:pc|PC[1]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.443     ; 1.126      ;
; -4.037 ; ULA:ulaula|ULAResult[1] ; PC:pc|PC[2]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.443     ; 1.126      ;
; -4.036 ; ULA:ulaula|ULAResult[1] ; PC:pc|PC[5]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.443     ; 1.125      ;
; -4.034 ; ULA:ulaula|ULAResult[1] ; PC:pc|PC[7]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.443     ; 1.123      ;
; -4.031 ; ULA:ulaula|ULAResult[2] ; PC:pc|PC[4]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.514     ; 1.049      ;
; -4.029 ; ULA:ulaula|ULAResult[3] ; RegisterFile:registro|register[7][3] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.474     ; 1.087      ;
; -4.024 ; ULA:ulaula|ULAResult[5] ; RegisterFile:registro|register[6][5] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.487     ; 1.069      ;
; -4.021 ; ULA:ulaula|ULAResult[5] ; RegisterFile:registro|register[5][5] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.487     ; 1.066      ;
; -4.017 ; ULA:ulaula|ULAResult[2] ; PC:pc|PC[0]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.515     ; 1.034      ;
; -4.017 ; ULA:ulaula|ULAResult[2] ; PC:pc|PC[6]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.515     ; 1.034      ;
; -4.016 ; ULA:ulaula|ULAResult[2] ; PC:pc|PC[1]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.515     ; 1.033      ;
; -4.016 ; ULA:ulaula|ULAResult[2] ; PC:pc|PC[2]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.515     ; 1.033      ;
; -4.015 ; ULA:ulaula|ULAResult[3] ; PC:pc|PC[4]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.458     ; 1.089      ;
; -4.015 ; ULA:ulaula|ULAResult[2] ; PC:pc|PC[5]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.515     ; 1.032      ;
; -4.013 ; ULA:ulaula|ULAResult[2] ; PC:pc|PC[7]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.515     ; 1.030      ;
; -4.012 ; ULA:ulaula|ULAResult[4] ; PC:pc|PC[3]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.579     ; 0.965      ;
; -4.009 ; ULA:ulaula|ULAResult[0] ; PC:pc|PC[3]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.581     ; 0.960      ;
; -4.004 ; ULA:ulaula|ULAResult[7] ; RegisterFile:registro|register[6][7] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.535     ; 1.001      ;
; -4.001 ; ULA:ulaula|ULAResult[3] ; PC:pc|PC[0]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.459     ; 1.074      ;
; -4.001 ; ULA:ulaula|ULAResult[3] ; PC:pc|PC[6]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.459     ; 1.074      ;
; -4.000 ; ULA:ulaula|ULAResult[3] ; PC:pc|PC[1]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.459     ; 1.073      ;
; -4.000 ; ULA:ulaula|ULAResult[3] ; PC:pc|PC[2]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.459     ; 1.073      ;
; -3.999 ; ULA:ulaula|ULAResult[3] ; PC:pc|PC[5]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.459     ; 1.072      ;
; -3.997 ; ULA:ulaula|ULAResult[3] ; PC:pc|PC[7]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.459     ; 1.070      ;
; -3.992 ; ULA:ulaula|ULAResult[7] ; PC:pc|PC[4]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.524     ; 1.000      ;
; -3.980 ; ULA:ulaula|ULAResult[6] ; RegisterFile:registro|register[1][6] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.535     ; 0.977      ;
; -3.979 ; ULA:ulaula|ULAResult[6] ; RegisterFile:registro|register[3][6] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.535     ; 0.976      ;
; -3.978 ; ULA:ulaula|ULAResult[7] ; PC:pc|PC[0]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.525     ; 0.985      ;
; -3.978 ; ULA:ulaula|ULAResult[7] ; PC:pc|PC[6]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.525     ; 0.985      ;
; -3.977 ; ULA:ulaula|ULAResult[7] ; PC:pc|PC[1]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.525     ; 0.984      ;
; -3.977 ; ULA:ulaula|ULAResult[7] ; PC:pc|PC[2]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.525     ; 0.984      ;
; -3.976 ; ULA:ulaula|ULAResult[7] ; PC:pc|PC[5]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.525     ; 0.983      ;
; -3.974 ; ULA:ulaula|ULAResult[7] ; PC:pc|PC[7]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.525     ; 0.981      ;
; -3.973 ; ULA:ulaula|ULAResult[6] ; PC:pc|PC[3]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.523     ; 0.982      ;
; -3.957 ; ULA:ulaula|ULAResult[6] ; RegisterFile:registro|register[7][6] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.537     ; 0.952      ;
; -3.946 ; ULA:ulaula|ULAResult[5] ; RegisterFile:registro|register[3][5] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.470     ; 1.008      ;
; -3.936 ; ULA:ulaula|ULAResult[5] ; PC:pc|PC[3]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.458     ; 1.010      ;
; -3.935 ; ULA:ulaula|ULAResult[4] ; RegisterFile:registro|register[5][4] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.577     ; 0.890      ;
; -3.932 ; ULA:ulaula|ULAResult[1] ; PC:pc|PC[3]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.500        ; -3.442     ; 1.022      ;
+--------+-------------------------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                                                                                                       ; Launch Clock                                                                                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -3.369 ; ULA:ulaula|ULAResult[4]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -3.434     ; 0.434      ;
; -3.369 ; ULA:ulaula|ULAResult[1]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -3.297     ; 0.571      ;
; -3.357 ; ULA:ulaula|ULAResult[0]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -3.436     ; 0.420      ;
; -3.316 ; ULA:ulaula|ULAResult[2]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -3.369     ; 0.446      ;
; -3.252 ; ULA:ulaula|ULAResult[3]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -3.313     ; 0.438      ;
; -3.244 ; ULA:ulaula|ULAResult[5]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -3.313     ; 0.430      ;
; -3.182 ; ULA:ulaula|ULAResult[6]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -3.378     ; 0.303      ;
; -3.179 ; ULA:ulaula|ULAResult[7]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -3.379     ; 0.299      ;
; -3.054 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 4.061      ;
; -3.054 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 4.061      ;
; -3.054 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 4.061      ;
; -3.054 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 4.061      ;
; -3.054 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 4.061      ;
; -3.054 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 4.061      ;
; -3.054 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 4.061      ;
; -3.054 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 4.061      ;
; -3.014 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 4.021      ;
; -3.014 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 4.021      ;
; -3.014 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 4.021      ;
; -3.014 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 4.021      ;
; -3.014 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 4.021      ;
; -3.014 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 4.021      ;
; -3.014 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 4.021      ;
; -3.014 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 4.021      ;
; -2.946 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 3.953      ;
; -2.946 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 3.953      ;
; -2.946 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 3.953      ;
; -2.946 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 3.953      ;
; -2.946 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 3.953      ;
; -2.946 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 3.953      ;
; -2.946 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 3.953      ;
; -2.946 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 3.953      ;
; -2.889 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 3.896      ;
; -2.889 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 3.896      ;
; -2.889 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 3.896      ;
; -2.889 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 3.896      ;
; -2.889 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 3.896      ;
; -2.889 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 3.896      ;
; -2.889 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 3.896      ;
; -2.889 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 3.896      ;
; -2.872 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 3.879      ;
; -2.872 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 3.879      ;
; -2.872 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 3.879      ;
; -2.872 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 3.879      ;
; -2.872 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 3.879      ;
; -2.872 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 3.879      ;
; -2.872 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 3.879      ;
; -2.872 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 3.879      ;
; -2.843 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 3.850      ;
; -2.843 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 3.850      ;
; -2.843 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 3.850      ;
; -2.843 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 3.850      ;
; -2.843 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 3.850      ;
; -2.843 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 3.850      ;
; -2.843 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 3.850      ;
; -2.843 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 3.850      ;
; -2.829 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 3.836      ;
; -2.829 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 3.836      ;
; -2.829 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 3.836      ;
; -2.829 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 3.836      ;
; -2.829 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 3.836      ;
; -2.829 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 3.836      ;
; -2.829 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 3.836      ;
; -2.829 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 3.836      ;
; -2.779 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 3.786      ;
; -2.779 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 3.786      ;
; -2.779 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 3.786      ;
; -2.779 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 3.786      ;
; -2.779 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 3.786      ;
; -2.779 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 3.786      ;
; -2.779 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 3.786      ;
; -2.779 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; 0.008      ; 3.786      ;
; -2.596 ; ULA:ulaula|ULAResult[4]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -3.161     ; 0.434      ;
; -2.596 ; ULA:ulaula|ULAResult[1]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -3.024     ; 0.571      ;
; -2.584 ; ULA:ulaula|ULAResult[0]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -3.163     ; 0.420      ;
; -2.568 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.323     ; 3.244      ;
; -2.568 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.323     ; 3.244      ;
; -2.568 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.323     ; 3.244      ;
; -2.568 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.323     ; 3.244      ;
; -2.568 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.323     ; 3.244      ;
; -2.568 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.323     ; 3.244      ;
; -2.568 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.323     ; 3.244      ;
; -2.543 ; ULA:ulaula|ULAResult[2]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -3.096     ; 0.446      ;
; -2.479 ; ULA:ulaula|ULAResult[3]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -3.040     ; 0.438      ;
; -2.471 ; ULA:ulaula|ULAResult[5]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -3.040     ; 0.430      ;
; -2.409 ; ULA:ulaula|ULAResult[6]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -3.105     ; 0.303      ;
; -2.406 ; ULA:ulaula|ULAResult[7]                                                                                           ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -3.106     ; 0.299      ;
; -1.739 ; PC:pc|PC[5]                                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                   ; Clock2Hz:clk2|clk2                                                                                                ; CLOCK_50    ; 1.000        ; 0.068      ; 2.839      ;
; -1.730 ; PC:pc|PC[6]                                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                   ; Clock2Hz:clk2|clk2                                                                                                ; CLOCK_50    ; 1.000        ; 0.068      ; 2.830      ;
; -1.675 ; RegisterFile:registro|S7[6]                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[4]                                                                                   ; Clock2Hz:clk2|clk2                                                                                                ; CLOCK_50    ; 1.000        ; 0.080      ; 2.787      ;
; -1.672 ; RegisterFile:registro|S7[5]                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[4]                                                                                   ; Clock2Hz:clk2|clk2                                                                                                ; CLOCK_50    ; 1.000        ; 0.080      ; 2.784      ;
; -1.668 ; RegisterFile:registro|S7[7]                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[4]                                                                                   ; Clock2Hz:clk2|clk2                                                                                                ; CLOCK_50    ; 1.000        ; 0.080      ; 2.780      ;
; -1.659 ; RegisterFile:registro|S1[7]                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                   ; Clock2Hz:clk2|clk2                                                                                                ; CLOCK_50    ; 1.000        ; 0.073      ; 2.764      ;
; -1.638 ; PC:pc|PC[2]                                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[4]                                                                                   ; Clock2Hz:clk2|clk2                                                                                                ; CLOCK_50    ; 1.000        ; 0.067      ; 2.737      ;
; -1.633 ; RegisterFile:registro|S6[2]                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                   ; Clock2Hz:clk2|clk2                                                                                                ; CLOCK_50    ; 1.000        ; 0.081      ; 2.746      ;
; -1.631 ; PC:pc|PC[2]                                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                   ; Clock2Hz:clk2|clk2                                                                                                ; CLOCK_50    ; 1.000        ; 0.068      ; 2.731      ;
; -1.631 ; RegisterFile:registro|S6[1]                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                   ; Clock2Hz:clk2|clk2                                                                                                ; CLOCK_50    ; 1.000        ; 0.081      ; 2.744      ;
; -1.630 ; PC:pc|PC[2]                                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[5]                                                                                   ; Clock2Hz:clk2|clk2                                                                                                ; CLOCK_50    ; 1.000        ; 0.067      ; 2.729      ;
; -1.629 ; PC:pc|PC[2]                                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                   ; Clock2Hz:clk2|clk2                                                                                                ; CLOCK_50    ; 1.000        ; 0.078      ; 2.739      ;
; -1.626 ; RegisterFile:registro|S5[7]                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                   ; Clock2Hz:clk2|clk2                                                                                                ; CLOCK_50    ; 1.000        ; 0.071      ; 2.729      ;
+--------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                 ; Launch Clock ; Latch Clock                                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.581 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ulaula|ULAResult[4] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.700      ; 4.991      ;
; -2.581 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ulaula|ULAResult[4] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.700      ; 4.991      ;
; -2.581 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ulaula|ULAResult[4] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.700      ; 4.991      ;
; -2.581 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ulaula|ULAResult[4] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.700      ; 4.991      ;
; -2.581 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ulaula|ULAResult[4] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.700      ; 4.991      ;
; -2.581 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ulaula|ULAResult[4] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.700      ; 4.991      ;
; -2.581 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ulaula|ULAResult[4] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.700      ; 4.991      ;
; -2.581 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ulaula|ULAResult[4] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.700      ; 4.991      ;
; -2.579 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ulaula|ULAResult[4] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.368      ; 4.657      ;
; -2.579 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ulaula|ULAResult[4] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.368      ; 4.657      ;
; -2.579 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ulaula|ULAResult[4] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.368      ; 4.657      ;
; -2.579 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ulaula|ULAResult[4] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.368      ; 4.657      ;
; -2.579 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ulaula|ULAResult[4] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.368      ; 4.657      ;
; -2.579 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ulaula|ULAResult[4] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.368      ; 4.657      ;
; -2.579 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ulaula|ULAResult[4] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.368      ; 4.657      ;
; -2.484 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ulaula|ULAResult[0] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.702      ; 5.220      ;
; -2.484 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ulaula|ULAResult[0] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.702      ; 5.220      ;
; -2.484 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ulaula|ULAResult[0] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.702      ; 5.220      ;
; -2.484 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ulaula|ULAResult[0] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.702      ; 5.220      ;
; -2.484 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ulaula|ULAResult[0] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.702      ; 5.220      ;
; -2.484 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ulaula|ULAResult[0] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.702      ; 5.220      ;
; -2.484 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ulaula|ULAResult[0] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.702      ; 5.220      ;
; -2.484 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ulaula|ULAResult[0] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.702      ; 5.220      ;
; -2.479 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ulaula|ULAResult[7] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.645      ; 5.230      ;
; -2.479 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ulaula|ULAResult[7] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.645      ; 5.230      ;
; -2.479 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ulaula|ULAResult[7] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.645      ; 5.230      ;
; -2.479 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ulaula|ULAResult[7] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.645      ; 5.230      ;
; -2.479 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ulaula|ULAResult[7] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.645      ; 5.230      ;
; -2.479 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ulaula|ULAResult[7] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.645      ; 5.230      ;
; -2.479 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ulaula|ULAResult[7] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.645      ; 5.230      ;
; -2.479 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ulaula|ULAResult[7] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.645      ; 5.230      ;
; -2.477 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ulaula|ULAResult[7] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.313      ; 4.896      ;
; -2.477 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ulaula|ULAResult[7] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.313      ; 4.896      ;
; -2.477 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ulaula|ULAResult[7] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.313      ; 4.896      ;
; -2.477 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ulaula|ULAResult[7] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.313      ; 4.896      ;
; -2.477 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ulaula|ULAResult[7] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.313      ; 4.896      ;
; -2.477 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ulaula|ULAResult[7] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.313      ; 4.896      ;
; -2.477 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ulaula|ULAResult[7] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.313      ; 4.896      ;
; -2.460 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ulaula|ULAResult[0] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.370      ; 4.864      ;
; -2.460 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ulaula|ULAResult[0] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.370      ; 4.864      ;
; -2.460 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ulaula|ULAResult[0] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.370      ; 4.864      ;
; -2.460 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ulaula|ULAResult[0] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.370      ; 4.864      ;
; -2.460 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ulaula|ULAResult[0] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.370      ; 4.864      ;
; -2.460 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ulaula|ULAResult[0] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.370      ; 4.864      ;
; -2.460 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ulaula|ULAResult[0] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.370      ; 4.864      ;
; -2.444 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ulaula|ULAResult[6] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.644      ; 5.200      ;
; -2.444 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ulaula|ULAResult[6] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.644      ; 5.200      ;
; -2.444 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ulaula|ULAResult[6] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.644      ; 5.200      ;
; -2.444 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ulaula|ULAResult[6] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.644      ; 5.200      ;
; -2.444 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ulaula|ULAResult[6] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.644      ; 5.200      ;
; -2.444 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ulaula|ULAResult[6] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.644      ; 5.200      ;
; -2.444 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ulaula|ULAResult[6] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.644      ; 5.200      ;
; -2.444 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ulaula|ULAResult[6] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.644      ; 5.200      ;
; -2.442 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ulaula|ULAResult[6] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.312      ; 4.866      ;
; -2.442 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ulaula|ULAResult[6] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.312      ; 4.866      ;
; -2.442 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ulaula|ULAResult[6] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.312      ; 4.866      ;
; -2.442 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ulaula|ULAResult[6] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.312      ; 4.866      ;
; -2.442 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ulaula|ULAResult[6] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.312      ; 4.866      ;
; -2.442 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ulaula|ULAResult[6] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.312      ; 4.866      ;
; -2.442 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ulaula|ULAResult[6] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.312      ; 4.866      ;
; -2.393 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ulaula|ULAResult[1] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.563      ; 5.099      ;
; -2.393 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ulaula|ULAResult[1] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.563      ; 5.099      ;
; -2.393 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ulaula|ULAResult[1] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.563      ; 5.099      ;
; -2.393 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ulaula|ULAResult[1] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.563      ; 5.099      ;
; -2.393 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ulaula|ULAResult[1] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.563      ; 5.099      ;
; -2.393 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ulaula|ULAResult[1] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.563      ; 5.099      ;
; -2.393 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ulaula|ULAResult[1] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.563      ; 5.099      ;
; -2.393 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ulaula|ULAResult[1] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.563      ; 5.099      ;
; -2.379 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ulaula|ULAResult[2] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.635      ; 5.122      ;
; -2.379 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ulaula|ULAResult[2] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.635      ; 5.122      ;
; -2.379 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ulaula|ULAResult[2] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.635      ; 5.122      ;
; -2.379 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ulaula|ULAResult[2] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.635      ; 5.122      ;
; -2.379 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ulaula|ULAResult[2] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.635      ; 5.122      ;
; -2.379 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ulaula|ULAResult[2] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.635      ; 5.122      ;
; -2.379 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ulaula|ULAResult[2] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.635      ; 5.122      ;
; -2.379 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ulaula|ULAResult[2] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.635      ; 5.122      ;
; -2.377 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ulaula|ULAResult[2] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.303      ; 4.788      ;
; -2.377 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ulaula|ULAResult[2] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.303      ; 4.788      ;
; -2.377 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ulaula|ULAResult[2] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.303      ; 4.788      ;
; -2.377 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ulaula|ULAResult[2] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.303      ; 4.788      ;
; -2.377 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ulaula|ULAResult[2] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.303      ; 4.788      ;
; -2.377 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ulaula|ULAResult[2] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.303      ; 4.788      ;
; -2.377 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ulaula|ULAResult[2] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.303      ; 4.788      ;
; -2.372 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ulaula|ULAResult[5] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.579      ; 5.102      ;
; -2.372 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ulaula|ULAResult[5] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.579      ; 5.102      ;
; -2.372 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ulaula|ULAResult[5] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.579      ; 5.102      ;
; -2.372 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ulaula|ULAResult[5] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.579      ; 5.102      ;
; -2.372 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ulaula|ULAResult[5] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.579      ; 5.102      ;
; -2.372 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ulaula|ULAResult[5] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.579      ; 5.102      ;
; -2.372 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ulaula|ULAResult[5] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.579      ; 5.102      ;
; -2.372 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ulaula|ULAResult[5] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.579      ; 5.102      ;
; -2.370 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ulaula|ULAResult[5] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.247      ; 4.768      ;
; -2.370 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ulaula|ULAResult[5] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.247      ; 4.768      ;
; -2.370 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ulaula|ULAResult[5] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.247      ; 4.768      ;
; -2.370 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ulaula|ULAResult[5] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.247      ; 4.768      ;
; -2.370 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ulaula|ULAResult[5] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.247      ; 4.768      ;
; -2.370 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ulaula|ULAResult[5] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.247      ; 4.768      ;
; -2.370 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ulaula|ULAResult[5] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.247      ; 4.768      ;
; -2.353 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ulaula|ULAResult[3] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.579      ; 5.084      ;
; -2.353 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ulaula|ULAResult[3] ; CLOCK_50     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.579      ; 5.084      ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                 ; Launch Clock                                                                                                      ; Latch Clock                                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.109 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[2] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.088      ; 3.101      ;
; -2.084 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[4] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.153      ; 3.191      ;
; -2.066 ; RegisterFile:registro|register[2][5]                                                                              ; ULA:ulaula|ULAResult[5] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.192      ; 1.126      ;
; -2.059 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[3] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.032      ; 3.095      ;
; -2.046 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[0] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.155      ; 3.231      ;
; -2.035 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[1] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.016      ; 3.103      ;
; -1.984 ; RegisterFile:registro|register[3][7]                                                                              ; ULA:ulaula|ULAResult[0] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.320      ; 1.336      ;
; -1.913 ; RegisterFile:registro|register[3][4]                                                                              ; ULA:ulaula|ULAResult[4] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.318      ; 1.405      ;
; -1.886 ; RegisterFile:registro|register[3][7]                                                                              ; ULA:ulaula|ULAResult[7] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.263      ; 1.377      ;
; -1.859 ; RegisterFile:registro|register[3][3]                                                                              ; ULA:ulaula|ULAResult[4] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.318      ; 1.459      ;
; -1.848 ; RegisterFile:registro|register[2][4]                                                                              ; ULA:ulaula|ULAResult[4] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.317      ; 1.469      ;
; -1.841 ; RegisterFile:registro|register[3][5]                                                                              ; ULA:ulaula|ULAResult[0] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.320      ; 1.479      ;
; -1.839 ; RegisterFile:registro|register[2][5]                                                                              ; ULA:ulaula|ULAResult[5] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.465      ; 1.126      ;
; -1.836 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[2] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.815      ; 3.101      ;
; -1.832 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[5] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.032      ; 3.322      ;
; -1.811 ; RegisterFile:registro|register[2][3]                                                                              ; ULA:ulaula|ULAResult[3] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.206      ; 1.395      ;
; -1.811 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[4] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.880      ; 3.191      ;
; -1.809 ; RegisterFile:registro|register[3][5]                                                                              ; ULA:ulaula|ULAResult[5] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.197      ; 1.388      ;
; -1.801 ; RegisterFile:registro|register[1][7]                                                                              ; ULA:ulaula|ULAResult[7] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.263      ; 1.462      ;
; -1.786 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[3] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.759      ; 3.095      ;
; -1.773 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[0] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.882      ; 3.231      ;
; -1.762 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[1] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.743      ; 3.103      ;
; -1.757 ; RegisterFile:registro|register[3][7]                                                                              ; ULA:ulaula|ULAResult[0] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.593      ; 1.336      ;
; -1.750 ; RegisterFile:registro|register[3][3]                                                                              ; ULA:ulaula|ULAResult[3] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.197      ; 1.447      ;
; -1.727 ; RegisterFile:registro|register[3][1]                                                                              ; ULA:ulaula|ULAResult[1] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.181      ; 1.454      ;
; -1.705 ; RegisterFile:registro|register[2][5]                                                                              ; ULA:ulaula|ULAResult[0] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.315      ; 1.610      ;
; -1.689 ; RegisterFile:registro|register[2][0]                                                                              ; ULA:ulaula|ULAResult[4] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.315      ; 1.626      ;
; -1.686 ; RegisterFile:registro|register[3][4]                                                                              ; ULA:ulaula|ULAResult[4] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.591      ; 1.405      ;
; -1.685 ; RegisterFile:registro|register[3][3]                                                                              ; ULA:ulaula|ULAResult[0] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.320      ; 1.635      ;
; -1.683 ; RegisterFile:registro|register[3][1]                                                                              ; ULA:ulaula|ULAResult[4] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.318      ; 1.635      ;
; -1.664 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[7] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.098      ; 3.556      ;
; -1.659 ; RegisterFile:registro|register[3][7]                                                                              ; ULA:ulaula|ULAResult[7] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.536      ; 1.377      ;
; -1.632 ; RegisterFile:registro|register[3][3]                                                                              ; ULA:ulaula|ULAResult[4] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.591      ; 1.459      ;
; -1.627 ; RegisterFile:registro|register[3][3]                                                                              ; ULA:ulaula|ULAResult[5] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.197      ; 1.570      ;
; -1.621 ; RegisterFile:registro|register[2][4]                                                                              ; ULA:ulaula|ULAResult[4] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.590      ; 1.469      ;
; -1.619 ; RegisterFile:registro|register[3][5]                                                                              ; ULA:ulaula|ULAResult[6] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.262      ; 1.643      ;
; -1.619 ; RegisterFile:registro|register[3][4]                                                                              ; ULA:ulaula|ULAResult[0] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.320      ; 1.701      ;
; -1.614 ; RegisterFile:registro|register[3][5]                                                                              ; ULA:ulaula|ULAResult[0] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.593      ; 1.479      ;
; -1.609 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[2] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.088      ; 3.101      ;
; -1.595 ; RegisterFile:registro|register[2][0]                                                                              ; ULA:ulaula|ULAResult[0] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.317      ; 1.722      ;
; -1.594 ; RegisterFile:registro|register[3][3]                                                                              ; ULA:ulaula|ULAResult[6] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.262      ; 1.668      ;
; -1.593 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[6] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.097      ; 3.626      ;
; -1.592 ; RegisterFile:registro|register[2][5]                                                                              ; ULA:ulaula|ULAResult[6] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.257      ; 1.665      ;
; -1.590 ; RegisterFile:registro|register[3][5]                                                                              ; ULA:ulaula|ULAResult[7] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.263      ; 1.673      ;
; -1.584 ; RegisterFile:registro|register[2][3]                                                                              ; ULA:ulaula|ULAResult[3] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.479      ; 1.395      ;
; -1.584 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[4] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.153      ; 3.191      ;
; -1.582 ; RegisterFile:registro|register[3][5]                                                                              ; ULA:ulaula|ULAResult[5] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.470      ; 1.388      ;
; -1.581 ; RegisterFile:registro|register[3][4]                                                                              ; ULA:ulaula|ULAResult[5] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.197      ; 1.616      ;
; -1.574 ; RegisterFile:registro|register[1][7]                                                                              ; ULA:ulaula|ULAResult[7] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.536      ; 1.462      ;
; -1.573 ; RegisterFile:registro|register[5][4]                                                                              ; ULA:ulaula|ULAResult[4] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.304      ; 1.731      ;
; -1.572 ; RegisterFile:registro|register[3][2]                                                                              ; ULA:ulaula|ULAResult[2] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.253      ; 1.681      ;
; -1.565 ; RegisterFile:registro|register[3][3]                                                                              ; ULA:ulaula|ULAResult[7] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.263      ; 1.698      ;
; -1.563 ; RegisterFile:registro|register[2][5]                                                                              ; ULA:ulaula|ULAResult[7] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.258      ; 1.695      ;
; -1.559 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[5] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.759      ; 3.322      ;
; -1.559 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[3] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.032      ; 3.095      ;
; -1.551 ; RegisterFile:registro|register[2][3]                                                                              ; ULA:ulaula|ULAResult[4] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.327      ; 1.776      ;
; -1.548 ; RegisterFile:registro|register[3][4]                                                                              ; ULA:ulaula|ULAResult[6] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.262      ; 1.714      ;
; -1.546 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[0] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.155      ; 3.231      ;
; -1.544 ; RegisterFile:registro|register[1][6]                                                                              ; ULA:ulaula|ULAResult[6] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.262      ; 1.718      ;
; -1.535 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[1] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.016      ; 3.103      ;
; -1.523 ; RegisterFile:registro|register[3][3]                                                                              ; ULA:ulaula|ULAResult[3] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.470      ; 1.447      ;
; -1.519 ; RegisterFile:registro|register[3][4]                                                                              ; ULA:ulaula|ULAResult[7] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.263      ; 1.744      ;
; -1.508 ; RegisterFile:registro|register[5][6]                                                                              ; ULA:ulaula|ULAResult[0] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.326      ; 1.818      ;
; -1.500 ; RegisterFile:registro|register[3][1]                                                                              ; ULA:ulaula|ULAResult[1] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.454      ; 1.454      ;
; -1.493 ; RegisterFile:registro|register[2][0]                                                                              ; ULA:ulaula|ULAResult[1] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.178      ; 1.685      ;
; -1.493 ; RegisterFile:registro|register[2][0]                                                                              ; ULA:ulaula|ULAResult[2] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.250      ; 1.757      ;
; -1.487 ; RegisterFile:registro|register[3][1]                                                                              ; ULA:ulaula|ULAResult[2] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.253      ; 1.766      ;
; -1.481 ; RegisterFile:registro|register[2][4]                                                                              ; ULA:ulaula|ULAResult[0] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.319      ; 1.838      ;
; -1.478 ; RegisterFile:registro|register[2][5]                                                                              ; ULA:ulaula|ULAResult[0] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.588      ; 1.610      ;
; -1.475 ; RegisterFile:registro|register[2][0]                                                                              ; ULA:ulaula|ULAResult[3] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.194      ; 1.719      ;
; -1.469 ; RegisterFile:registro|register[3][1]                                                                              ; ULA:ulaula|ULAResult[3] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.197      ; 1.728      ;
; -1.465 ; RegisterFile:registro|register[3][1]                                                                              ; ULA:ulaula|ULAResult[0] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.320      ; 1.855      ;
; -1.462 ; RegisterFile:registro|register[2][0]                                                                              ; ULA:ulaula|ULAResult[4] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.588      ; 1.626      ;
; -1.458 ; RegisterFile:registro|register[3][3]                                                                              ; ULA:ulaula|ULAResult[0] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.593      ; 1.635      ;
; -1.457 ; RegisterFile:registro|register[2][0]                                                                              ; ULA:ulaula|ULAResult[5] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.194      ; 1.737      ;
; -1.456 ; RegisterFile:registro|register[3][1]                                                                              ; ULA:ulaula|ULAResult[4] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.591      ; 1.635      ;
; -1.451 ; RegisterFile:registro|register[3][1]                                                                              ; ULA:ulaula|ULAResult[5] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.197      ; 1.746      ;
; -1.435 ; RegisterFile:registro|register[7][7]                                                                              ; ULA:ulaula|ULAResult[7] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.265      ; 1.830      ;
; -1.431 ; RegisterFile:registro|register[1][7]                                                                              ; ULA:ulaula|ULAResult[0] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.320      ; 1.889      ;
; -1.430 ; RegisterFile:registro|register[3][2]                                                                              ; ULA:ulaula|ULAResult[0] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.320      ; 1.890      ;
; -1.424 ; RegisterFile:registro|register[2][0]                                                                              ; ULA:ulaula|ULAResult[6] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.259      ; 1.835      ;
; -1.421 ; RegisterFile:registro|register[5][2]                                                                              ; ULA:ulaula|ULAResult[4] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.324      ; 1.903      ;
; -1.418 ; RegisterFile:registro|register[3][1]                                                                              ; ULA:ulaula|ULAResult[6] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.262      ; 1.844      ;
; -1.411 ; RegisterFile:registro|register[5][6]                                                                              ; ULA:ulaula|ULAResult[6] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.268      ; 1.857      ;
; -1.411 ; RegisterFile:registro|register[5][2]                                                                              ; ULA:ulaula|ULAResult[2] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.259      ; 1.848      ;
; -1.409 ; RegisterFile:registro|register[1][2]                                                                              ; ULA:ulaula|ULAResult[2] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.253      ; 1.844      ;
; -1.407 ; RegisterFile:registro|register[7][4]                                                                              ; ULA:ulaula|ULAResult[4] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.320      ; 1.913      ;
; -1.404 ; RegisterFile:registro|register[1][3]                                                                              ; ULA:ulaula|ULAResult[3] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.208      ; 1.804      ;
; -1.400 ; RegisterFile:registro|register[3][3]                                                                              ; ULA:ulaula|ULAResult[5] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.470      ; 1.570      ;
; -1.395 ; RegisterFile:registro|register[2][0]                                                                              ; ULA:ulaula|ULAResult[7] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.260      ; 1.865      ;
; -1.394 ; RegisterFile:registro|register[1][5]                                                                              ; ULA:ulaula|ULAResult[5] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.208      ; 1.814      ;
; -1.392 ; RegisterFile:registro|register[3][5]                                                                              ; ULA:ulaula|ULAResult[6] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.535      ; 1.643      ;
; -1.392 ; RegisterFile:registro|register[3][4]                                                                              ; ULA:ulaula|ULAResult[0] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.593      ; 1.701      ;
; -1.391 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ulaula|ULAResult[7] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.825      ; 3.556      ;
; -1.389 ; RegisterFile:registro|register[3][1]                                                                              ; ULA:ulaula|ULAResult[7] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.263      ; 1.874      ;
; -1.381 ; RegisterFile:registro|register[2][3]                                                                              ; ULA:ulaula|ULAResult[0] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.329      ; 1.948      ;
; -1.377 ; RegisterFile:registro|register[7][3]                                                                              ; ULA:ulaula|ULAResult[3] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.201      ; 1.824      ;
; -1.374 ; RegisterFile:registro|register[2][2]                                                                              ; ULA:ulaula|ULAResult[4] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.327      ; 1.953      ;
; -1.371 ; RegisterFile:registro|register[7][6]                                                                              ; ULA:ulaula|ULAResult[6] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.264      ; 1.893      ;
; -1.368 ; RegisterFile:registro|register[2][0]                                                                              ; ULA:ulaula|ULAResult[0] ; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.590      ; 1.722      ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                        ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                           ; Launch Clock       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------------+-------------+--------------+------------+------------+
; -1.581 ; Clock2Hz:clk2|clk2                        ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; CLOCK_50    ; 0.000        ; 1.655      ; 0.367      ;
; -1.081 ; Clock2Hz:clk2|clk2                        ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; CLOCK_50    ; -0.500       ; 1.655      ; 0.367      ;
; -0.117 ; PC:pc|PC[1]                               ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; Clock2Hz:clk2|clk2 ; CLOCK_50    ; 0.000        ; 0.469      ; 0.490      ;
; 0.010  ; PC:pc|PC[6]                               ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; Clock2Hz:clk2|clk2 ; CLOCK_50    ; 0.000        ; 0.469      ; 0.617      ;
; 0.010  ; PC:pc|PC[3]                               ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; Clock2Hz:clk2|clk2 ; CLOCK_50    ; 0.000        ; 0.468      ; 0.616      ;
; 0.125  ; PC:pc|PC[5]                               ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; Clock2Hz:clk2|clk2 ; CLOCK_50    ; 0.000        ; 0.469      ; 0.732      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                           ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                          ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                          ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                          ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                          ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                            ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000010                                                                                     ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                           ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.246  ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|LUT_INDEX[5]                                                                                       ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.398      ;
; 0.249  ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_Start                                                                                         ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.401      ;
; 0.253  ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart                                                                         ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.405      ;
; 0.254  ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                           ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.406      ;
; 0.254  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                           ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.406      ;
; 0.256  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                            ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.408      ;
; 0.267  ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_ST.000000                                                                                     ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.419      ;
; 0.268  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                            ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.420      ;
; 0.278  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01                                                                            ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.430      ;
; 0.304  ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_Start                                                                                         ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.456      ;
; 0.305  ; RegisterFile:registro|register[2][5]      ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5      ; Clock2Hz:clk2|clk2 ; CLOCK_50    ; 0.000        ; 0.151      ; 0.594      ;
; 0.312  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                          ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.464      ;
; 0.322  ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; LCD_TEST:MyLCD|mLCD_ST.000010                                                                                     ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.001      ; 0.475      ;
; 0.332  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000011                                                                                     ; CLOCK_50           ; CLOCK_50    ; 0.000        ; -0.001     ; 0.483      ;
; 0.354  ; LCD_TEST:MyLCD|mDLY[0]                    ; LCD_TEST:MyLCD|mDLY[0]                                                                                            ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.506      ;
; 0.356  ; PC:pc|PC[1]                               ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; Clock2Hz:clk2|clk2 ; CLOCK_50    ; 0.000        ; 0.137      ; 0.631      ;
; 0.357  ; LCD_TEST:MyLCD|mDLY[9]                    ; LCD_TEST:MyLCD|mDLY[9]                                                                                            ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.359  ; Clock2Hz:clk2|contador[14]                ; Clock2Hz:clk2|contador[14]                                                                                        ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; LCD_TEST:MyLCD|mDLY[10]                   ; LCD_TEST:MyLCD|mDLY[10]                                                                                           ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; Clock2Hz:clk2|contador[6]                 ; Clock2Hz:clk2|contador[6]                                                                                         ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; Clock2Hz:clk2|contador[8]                 ; Clock2Hz:clk2|contador[8]                                                                                         ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; Clock2Hz:clk2|contador[22]                ; Clock2Hz:clk2|contador[22]                                                                                        ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; Clock2Hz:clk2|contador[24]                ; Clock2Hz:clk2|contador[24]                                                                                        ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; Clock2Hz:clk2|contador[1]                 ; Clock2Hz:clk2|contador[1]                                                                                         ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; Clock2Hz:clk2|contador[4]                 ; Clock2Hz:clk2|contador[4]                                                                                         ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.362  ; LCD_TEST:MyLCD|mDLY[2]                    ; LCD_TEST:MyLCD|mDLY[2]                                                                                            ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362  ; LCD_TEST:MyLCD|mDLY[4]                    ; LCD_TEST:MyLCD|mDLY[4]                                                                                            ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.365  ; LCD_TEST:MyLCD|mDLY[6]                    ; LCD_TEST:MyLCD|mDLY[6]                                                                                            ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; LCD_TEST:MyLCD|mDLY[7]                    ; LCD_TEST:MyLCD|mDLY[7]                                                                                            ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.366  ; LCD_TEST:MyLCD|mDLY[8]                    ; LCD_TEST:MyLCD|mDLY[8]                                                                                            ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.367  ; Clock2Hz:clk2|contador[16]                ; Clock2Hz:clk2|contador[16]                                                                                        ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; LCD_TEST:MyLCD|mDLY[11]                   ; LCD_TEST:MyLCD|mDLY[11]                                                                                           ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; LCD_TEST:MyLCD|mDLY[16]                   ; LCD_TEST:MyLCD|mDLY[16]                                                                                           ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.368  ; LCD_TEST:MyLCD|mDLY[13]                   ; LCD_TEST:MyLCD|mDLY[13]                                                                                           ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.370  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                            ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                           ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.522      ;
; 0.372  ; Clock2Hz:clk2|contador[2]                 ; Clock2Hz:clk2|contador[2]                                                                                         ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; Clock2Hz:clk2|contador[3]                 ; Clock2Hz:clk2|contador[3]                                                                                         ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; Clock2Hz:clk2|contador[25]                ; Clock2Hz:clk2|contador[25]                                                                                        ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                           ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.373  ; Clock2Hz:clk2|contador[7]                 ; Clock2Hz:clk2|contador[7]                                                                                         ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.525      ;
; 0.373  ; LCD_TEST:MyLCD|mDLY[17]                   ; LCD_TEST:MyLCD|mDLY[17]                                                                                           ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.525      ;
; 0.374  ; Clock2Hz:clk2|contador[9]                 ; Clock2Hz:clk2|contador[9]                                                                                         ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone                                                                            ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.377  ; LCD_TEST:MyLCD|mDLY[1]                    ; LCD_TEST:MyLCD|mDLY[1]                                                                                            ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377  ; LCD_TEST:MyLCD|mDLY[3]                    ; LCD_TEST:MyLCD|mDLY[3]                                                                                            ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377  ; LCD_TEST:MyLCD|mDLY[12]                   ; LCD_TEST:MyLCD|mDLY[12]                                                                                           ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.378  ; LCD_TEST:MyLCD|mDLY[14]                   ; LCD_TEST:MyLCD|mDLY[14]                                                                                           ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; LCD_TEST:MyLCD|mDLY[15]                   ; LCD_TEST:MyLCD|mDLY[15]                                                                                           ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; PC:pc|PC[4]                               ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; Clock2Hz:clk2|clk2 ; CLOCK_50    ; 0.000        ; 0.468      ; 0.984      ;
; 0.379  ; LCD_TEST:MyLCD|mDLY[5]                    ; LCD_TEST:MyLCD|mDLY[5]                                                                                            ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.531      ;
; 0.387  ; LCD_TEST:MyLCD|LUT_INDEX[2]               ; LCD_TEST:MyLCD|LUT_INDEX[2]                                                                                       ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.539      ;
; 0.390  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                           ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.542      ;
; 0.393  ; LCD_TEST:MyLCD|LUT_INDEX[4]               ; LCD_TEST:MyLCD|LUT_INDEX[4]                                                                                       ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.545      ;
; 0.424  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                          ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.576      ;
; 0.425  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                          ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.577      ;
; 0.428  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                          ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.580      ;
; 0.428  ; PC:pc|PC[0]                               ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; CLOCK_50    ; 0.000        ; 0.469      ; 1.035      ;
; 0.430  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                          ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.582      ;
; 0.430  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                          ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.582      ;
; 0.435  ; RegisterFile:registro|register[2][0]      ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0      ; Clock2Hz:clk2|clk2 ; CLOCK_50    ; 0.000        ; 0.153      ; 0.726      ;
; 0.443  ; LCD_TEST:MyLCD|LUT_INDEX[0]               ; LCD_TEST:MyLCD|LUT_INDEX[0]                                                                                       ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.595      ;
; 0.458  ; LCD_TEST:MyLCD|LUT_INDEX[1]               ; LCD_TEST:MyLCD|LUT_INDEX[1]                                                                                       ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.610      ;
; 0.462  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_Start                                                                                         ; CLOCK_50           ; CLOCK_50    ; 0.000        ; -0.001     ; 0.613      ;
; 0.464  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000001                                                                                     ; CLOCK_50           ; CLOCK_50    ; 0.000        ; -0.001     ; 0.615      ;
; 0.464  ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; LCD_TEST:MyLCD|LUT_INDEX[3]                                                                                       ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.616      ;
; 0.464  ; LCD_TEST:MyLCD|mDLY[17]                   ; LCD_TEST:MyLCD|mLCD_ST.000001                                                                                     ; CLOCK_50           ; CLOCK_50    ; 0.000        ; -0.006     ; 0.610      ;
; 0.471  ; PC:pc|PC[4]                               ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; Clock2Hz:clk2|clk2 ; CLOCK_50    ; 0.000        ; 0.136      ; 0.745      ;
; 0.471  ; PC:pc|PC[3]                               ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; Clock2Hz:clk2|clk2 ; CLOCK_50    ; 0.000        ; 0.136      ; 0.745      ;
; 0.485  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                          ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.637      ;
; 0.489  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                          ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.641      ;
; 0.491  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                          ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.643      ;
; 0.491  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                          ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.643      ;
; 0.495  ; LCD_TEST:MyLCD|mDLY[9]                    ; LCD_TEST:MyLCD|mDLY[10]                                                                                           ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.647      ;
; 0.497  ; LCD_TEST:MyLCD|mDLY[10]                   ; LCD_TEST:MyLCD|mDLY[11]                                                                                           ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.649      ;
; 0.498  ; Clock2Hz:clk2|contador[0]                 ; Clock2Hz:clk2|contador[1]                                                                                         ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; Clock2Hz:clk2|contador[24]                ; Clock2Hz:clk2|contador[25]                                                                                        ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; Clock2Hz:clk2|contador[6]                 ; Clock2Hz:clk2|contador[7]                                                                                         ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; Clock2Hz:clk2|contador[8]                 ; Clock2Hz:clk2|contador[9]                                                                                         ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.499  ; Clock2Hz:clk2|contador[1]                 ; Clock2Hz:clk2|contador[2]                                                                                         ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.651      ;
; 0.500  ; Clock2Hz:clk2|contador[21]                ; Clock2Hz:clk2|contador[22]                                                                                        ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.652      ;
; 0.500  ; Clock2Hz:clk2|contador[23]                ; Clock2Hz:clk2|contador[24]                                                                                        ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.652      ;
; 0.500  ; LCD_TEST:MyLCD|mDLY[2]                    ; LCD_TEST:MyLCD|mDLY[3]                                                                                            ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.652      ;
; 0.500  ; LCD_TEST:MyLCD|mDLY[4]                    ; LCD_TEST:MyLCD|mDLY[5]                                                                                            ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.652      ;
; 0.501  ; Clock2Hz:clk2|contador[5]                 ; Clock2Hz:clk2|contador[6]                                                                                         ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.653      ;
; 0.501  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone                                                                            ; CLOCK_50           ; CLOCK_50    ; 0.000        ; 0.012      ; 0.665      ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Clock2Hz:clk2|clk2'                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                              ; Launch Clock                                                                                                      ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------------+--------------+------------+------------+
; 0.245 ; RegisterFile:registro|register[2][2]                                                                              ; RegisterFile:registro|S2[2]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 0.397      ;
; 0.251 ; RegisterFile:registro|register[5][3]                                                                              ; RegisterFile:registro|S5[3]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 0.403      ;
; 0.327 ; RegisterFile:registro|register[7][1]                                                                              ; RegisterFile:registro|S7[1]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; RegisterFile:registro|register[4][3]                                                                              ; RegisterFile:registro|S4[3]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; RegisterFile:registro|register[4][0]                                                                              ; RegisterFile:registro|S4[0]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; RegisterFile:registro|register[1][0]                                                                              ; RegisterFile:registro|S1[0]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 0.479      ;
; 0.329 ; RegisterFile:registro|register[7][6]                                                                              ; RegisterFile:registro|S7[6]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; RegisterFile:registro|register[7][5]                                                                              ; RegisterFile:registro|S7[5]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; RegisterFile:registro|register[7][4]                                                                              ; RegisterFile:registro|S7[4]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 0.481      ;
; 0.330 ; RegisterFile:registro|register[6][2]                                                                              ; RegisterFile:registro|S6[2]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 0.482      ;
; 0.331 ; RegisterFile:registro|register[6][1]                                                                              ; RegisterFile:registro|S6[1]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 0.483      ;
; 0.331 ; RegisterFile:registro|register[4][2]                                                                              ; RegisterFile:registro|S4[2]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 0.483      ;
; 0.332 ; RegisterFile:registro|register[1][4]                                                                              ; RegisterFile:registro|S1[4]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 0.484      ;
; 0.334 ; RegisterFile:registro|register[7][2]                                                                              ; RegisterFile:registro|S7[2]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 0.486      ;
; 0.334 ; RegisterFile:registro|register[7][0]                                                                              ; RegisterFile:registro|S7[0]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 0.486      ;
; 0.335 ; RegisterFile:registro|register[6][0]                                                                              ; RegisterFile:registro|S6[0]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 0.487      ;
; 0.336 ; RegisterFile:registro|register[3][0]                                                                              ; RegisterFile:registro|S3[0]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 0.488      ;
; 0.337 ; RegisterFile:registro|register[4][4]                                                                              ; RegisterFile:registro|S4[4]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 0.489      ;
; 0.338 ; RegisterFile:registro|register[5][0]                                                                              ; RegisterFile:registro|S5[0]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 0.490      ;
; 0.404 ; RegisterFile:registro|register[4][1]                                                                              ; RegisterFile:registro|S4[1]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.014      ; 0.570      ;
; 0.410 ; RegisterFile:registro|register[3][7]                                                                              ; RegisterFile:registro|S3[7]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.012      ; 0.574      ;
; 0.410 ; RegisterFile:registro|register[1][1]                                                                              ; RegisterFile:registro|S1[1]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 0.562      ;
; 0.411 ; RegisterFile:registro|register[7][3]                                                                              ; RegisterFile:registro|S7[3]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 0.563      ;
; 0.413 ; RegisterFile:registro|register[2][3]                                                                              ; RegisterFile:registro|S2[3]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; -0.002     ; 0.563      ;
; 0.415 ; RegisterFile:registro|register[4][5]                                                                              ; RegisterFile:registro|S4[5]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 0.567      ;
; 0.421 ; RegisterFile:registro|register[1][3]                                                                              ; RegisterFile:registro|S1[3]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 0.573      ;
; 0.423 ; RegisterFile:registro|register[4][6]                                                                              ; RegisterFile:registro|S4[6]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 0.575      ;
; 0.426 ; RegisterFile:registro|register[7][7]                                                                              ; RegisterFile:registro|S7[7]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 0.578      ;
; 0.437 ; RegisterFile:registro|register[5][1]                                                                              ; RegisterFile:registro|S5[1]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.011      ; 0.600      ;
; 0.447 ; RegisterFile:registro|register[5][2]                                                                              ; RegisterFile:registro|S5[2]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.011      ; 0.610      ;
; 0.477 ; RegisterFile:registro|register[6][5]                                                                              ; RegisterFile:registro|S6[5]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.020      ; 0.649      ;
; 0.478 ; RegisterFile:registro|register[1][2]                                                                              ; RegisterFile:registro|S1[2]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; -0.011     ; 0.619      ;
; 0.502 ; RegisterFile:registro|register[3][5]                                                                              ; RegisterFile:registro|S3[5]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.012      ; 0.666      ;
; 0.504 ; RegisterFile:registro|register[2][5]                                                                              ; RegisterFile:registro|S2[5]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.011      ; 0.667      ;
; 0.507 ; RegisterFile:registro|register[3][4]                                                                              ; RegisterFile:registro|S3[4]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.012      ; 0.671      ;
; 0.511 ; RegisterFile:registro|register[6][6]                                                                              ; RegisterFile:registro|S6[6]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.002      ; 0.665      ;
; 0.512 ; RegisterFile:registro|register[3][6]                                                                              ; RegisterFile:registro|S3[6]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.012      ; 0.676      ;
; 0.548 ; RegisterFile:registro|register[5][4]                                                                              ; RegisterFile:registro|S5[4]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 0.700      ;
; 0.555 ; RegisterFile:registro|register[3][2]                                                                              ; RegisterFile:registro|S3[2]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.005      ; 0.712      ;
; 0.572 ; RegisterFile:registro|register[2][1]                                                                              ; RegisterFile:registro|S2[1]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; -0.014     ; 0.710      ;
; 0.572 ; RegisterFile:registro|register[5][7]                                                                              ; RegisterFile:registro|S5[7]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.020      ; 0.744      ;
; 0.586 ; RegisterFile:registro|register[5][6]                                                                              ; RegisterFile:registro|S5[6]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.020      ; 0.758      ;
; 0.589 ; RegisterFile:registro|register[2][6]                                                                              ; RegisterFile:registro|S2[6]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.015      ; 0.756      ;
; 0.591 ; RegisterFile:registro|register[6][3]                                                                              ; RegisterFile:registro|S6[3]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.007      ; 0.750      ;
; 0.592 ; RegisterFile:registro|register[1][5]                                                                              ; RegisterFile:registro|S1[5]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.027      ; 0.771      ;
; 0.595 ; RegisterFile:registro|register[5][5]                                                                              ; RegisterFile:registro|S5[5]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.031      ; 0.778      ;
; 0.602 ; RegisterFile:registro|register[6][4]                                                                              ; RegisterFile:registro|S6[4]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.002      ; 0.756      ;
; 0.602 ; RegisterFile:registro|register[6][7]                                                                              ; RegisterFile:registro|S6[7]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.002      ; 0.756      ;
; 0.609 ; RegisterFile:registro|register[3][1]                                                                              ; RegisterFile:registro|S3[1]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.005      ; 0.766      ;
; 0.626 ; RegisterFile:registro|register[2][0]                                                                              ; RegisterFile:registro|S2[0]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; -0.014     ; 0.764      ;
; 0.629 ; RegisterFile:registro|register[4][7]                                                                              ; RegisterFile:registro|S4[7]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.018      ; 0.799      ;
; 0.644 ; RegisterFile:registro|register[1][7]                                                                              ; RegisterFile:registro|S1[7]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.016      ; 0.812      ;
; 0.655 ; RegisterFile:registro|register[1][6]                                                                              ; RegisterFile:registro|S1[6]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.016      ; 0.823      ;
; 0.657 ; PC:pc|PC[3]                                                                                                       ; PC:pc|PC[3]                          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 0.809      ;
; 0.660 ; RegisterFile:registro|register[2][4]                                                                              ; RegisterFile:registro|S2[4]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.015      ; 0.827      ;
; 0.662 ; RegisterFile:registro|register[3][3]                                                                              ; RegisterFile:registro|S3[3]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.005      ; 0.819      ;
; 0.675 ; RegisterFile:registro|register[2][7]                                                                              ; RegisterFile:registro|S2[7]          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.015      ; 0.842      ;
; 0.698 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[3]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.000        ; 1.574      ; 2.546      ;
; 0.699 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[4]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.000        ; 1.574      ; 2.547      ;
; 0.702 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[1]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.000        ; 1.573      ; 2.549      ;
; 0.713 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[5]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.000        ; 1.573      ; 2.560      ;
; 0.715 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[0]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.000        ; 1.573      ; 2.562      ;
; 0.833 ; PC:pc|PC[0]                                                                                                       ; PC:pc|PC[0]                          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 0.985      ;
; 0.880 ; PC:pc|PC[2]                                                                                                       ; PC:pc|PC[3]                          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.001      ; 1.033      ;
; 0.908 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:registro|register[2][7] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.000        ; 1.563      ; 2.745      ;
; 0.912 ; PC:pc|PC[1]                                                                                                       ; PC:pc|PC[3]                          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.001      ; 1.065      ;
; 0.932 ; PC:pc|PC[6]                                                                                                       ; PC:pc|PC[6]                          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 1.084      ;
; 0.936 ; PC:pc|PC[2]                                                                                                       ; PC:pc|PC[2]                          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 1.088      ;
; 0.940 ; PC:pc|PC[1]                                                                                                       ; PC:pc|PC[1]                          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 1.092      ;
; 0.941 ; PC:pc|PC[0]                                                                                                       ; PC:pc|PC[3]                          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.001      ; 1.094      ;
; 0.965 ; PC:pc|PC[4]                                                                                                       ; PC:pc|PC[6]                          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; -0.001     ; 1.116      ;
; 0.969 ; PC:pc|PC[4]                                                                                                       ; PC:pc|PC[4]                          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 1.121      ;
; 0.989 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:registro|register[2][6] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.000        ; 1.563      ; 2.826      ;
; 0.990 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:registro|register[6][3] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.000        ; 1.563      ; 2.827      ;
; 1.006 ; PC:pc|PC[3]                                                                                                       ; PC:pc|PC[6]                          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; -0.001     ; 1.157      ;
; 1.071 ; PC:pc|PC[1]                                                                                                       ; PC:pc|PC[2]                          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 1.223      ;
; 1.072 ; PC:pc|PC[0]                                                                                                       ; PC:pc|PC[1]                          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 1.224      ;
; 1.080 ; PC:pc|PC[5]                                                                                                       ; PC:pc|PC[6]                          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 1.232      ;
; 1.100 ; PC:pc|PC[0]                                                                                                       ; PC:pc|PC[2]                          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 1.252      ;
; 1.109 ; PC:pc|PC[3]                                                                                                       ; PC:pc|PC[4]                          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 1.261      ;
; 1.126 ; PC:pc|PC[2]                                                                                                       ; PC:pc|PC[6]                          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 1.278      ;
; 1.135 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[2]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.000        ; 1.573      ; 2.982      ;
; 1.139 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[7]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.000        ; 1.573      ; 2.986      ;
; 1.143 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[6]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.000        ; 1.573      ; 2.990      ;
; 1.147 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:registro|register[7][1] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.000        ; 1.558      ; 2.979      ;
; 1.158 ; PC:pc|PC[1]                                                                                                       ; PC:pc|PC[6]                          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 1.310      ;
; 1.163 ; PC:pc|PC[4]                                                                                                       ; PC:pc|PC[5]                          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; -0.001     ; 1.314      ;
; 1.167 ; PC:pc|PC[4]                                                                                                       ; PC:pc|PC[7]                          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; -0.001     ; 1.318      ;
; 1.170 ; PC:pc|PC[7]                                                                                                       ; PC:pc|PC[7]                          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 1.322      ;
; 1.187 ; PC:pc|PC[0]                                                                                                       ; PC:pc|PC[6]                          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.000      ; 1.339      ;
; 1.198 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[3]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; -0.500       ; 1.574      ; 2.546      ;
; 1.199 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[4]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; -0.500       ; 1.574      ; 2.547      ;
; 1.201 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:registro|register[1][4] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.000        ; 1.578      ; 3.053      ;
; 1.202 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[1]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; -0.500       ; 1.573      ; 2.549      ;
; 1.208 ; PC:pc|PC[3]                                                                                                       ; PC:pc|PC[5]                          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; -0.001     ; 1.359      ;
; 1.208 ; PC:pc|PC[3]                                                                                                       ; PC:pc|PC[7]                          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; -0.001     ; 1.359      ;
; 1.213 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[5]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; -0.500       ; 1.573      ; 2.560      ;
; 1.215 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[0]                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; -0.500       ; 1.573      ; 2.562      ;
; 1.229 ; PC:pc|PC[2]                                                                                                       ; PC:pc|PC[4]                          ; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2 ; 0.000        ; 0.001      ; 1.382      ;
; 1.232 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:registro|register[4][0] ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2 ; 0.000        ; 1.569      ; 3.075      ;
+-------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg           ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg           ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a1~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a1~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a2~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a2~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a3~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a3~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a4~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a4~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a5~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a5~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a6~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a6~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a7~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a7~porta_memory_reg0      ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Clock2Hz:clk2|clk2                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Clock2Hz:clk2|clk2                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Clock2Hz:clk2|contador[0]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Clock2Hz:clk2|contador[0]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Clock2Hz:clk2|contador[10]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Clock2Hz:clk2|contador[10]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Clock2Hz:clk2|contador[11]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Clock2Hz:clk2|contador[11]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Clock2Hz:clk2|contador[12]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Clock2Hz:clk2|contador[12]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Clock2Hz:clk2|contador[13]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Clock2Hz:clk2|contador[13]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Clock2Hz:clk2|contador[14]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Clock2Hz:clk2|contador[14]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Clock2Hz:clk2|contador[15]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Clock2Hz:clk2|contador[15]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Clock2Hz:clk2|contador[16]                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Clock2Hz:clk2|clk2'                                                                      ;
+--------+--------------+----------------+------------------+--------------------+------------+-----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock              ; Clock Edge ; Target                      ;
+--------+--------------+----------------+------------------+--------------------+------------+-----------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; PC:pc|PC[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; PC:pc|PC[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; PC:pc|PC[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; PC:pc|PC[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; PC:pc|PC[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; PC:pc|PC[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; PC:pc|PC[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; PC:pc|PC[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; PC:pc|PC[4]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; PC:pc|PC[4]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; PC:pc|PC[5]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; PC:pc|PC[5]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; PC:pc|PC[6]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; PC:pc|PC[6]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; PC:pc|PC[7]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; PC:pc|PC[7]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S1[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S1[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S1[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S1[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S1[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S1[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S1[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S1[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S1[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S1[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S1[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S1[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S1[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S1[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S1[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S1[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S2[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S2[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S2[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S2[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S2[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S2[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S2[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S2[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S2[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S2[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S2[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S2[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S2[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S2[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S2[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S2[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S3[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S3[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S3[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S3[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S3[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S3[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S3[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S3[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S3[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S3[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S3[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S3[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S3[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S3[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S3[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S3[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S4[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S4[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S4[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S4[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S4[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S4[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S4[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S4[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S4[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S4[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S4[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S4[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S4[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S4[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S4[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S4[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S5[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S5[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S5[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S5[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S5[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S5[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S5[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S5[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S5[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S5[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S5[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S5[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S5[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S5[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S5[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S5[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S6[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S6[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S6[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock2Hz:clk2|clk2 ; Rise       ; RegisterFile:registro|S6[1] ;
+--------+--------------+----------------+------------------+--------------------+------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                           ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                             ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------------------------------+
; -0.243 ; -0.243       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[0]          ;
; -0.243 ; -0.243       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[0]          ;
; -0.243 ; -0.243       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[1]          ;
; -0.243 ; -0.243       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[1]          ;
; -0.243 ; -0.243       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[2]          ;
; -0.243 ; -0.243       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[2]          ;
; -0.243 ; -0.243       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[3]          ;
; -0.243 ; -0.243       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[3]          ;
; -0.243 ; -0.243       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[4]          ;
; -0.243 ; -0.243       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[4]          ;
; -0.243 ; -0.243       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[5]          ;
; -0.243 ; -0.243       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[5]          ;
; -0.243 ; -0.243       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[6]          ;
; -0.243 ; -0.243       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[6]          ;
; -0.243 ; -0.243       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[7]          ;
; -0.243 ; -0.243       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ulaula|ULAResult[7]          ;
; -0.243 ; -0.243       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|Mux8~2clkctrl|inclk[0]    ;
; -0.243 ; -0.243       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|Mux8~2clkctrl|inclk[0]    ;
; -0.243 ; -0.243       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|Mux8~2clkctrl|outclk      ;
; -0.243 ; -0.243       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|Mux8~2clkctrl|outclk      ;
; -0.243 ; -0.243       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|Mux8~2|combout            ;
; -0.243 ; -0.243       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|Mux8~2|combout            ;
; -0.243 ; -0.243       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[0]|dataa        ;
; -0.243 ; -0.243       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[0]|dataa        ;
; -0.243 ; -0.243       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[1]|datad        ;
; -0.243 ; -0.243       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[1]|datad        ;
; -0.243 ; -0.243       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[2]|datac        ;
; -0.243 ; -0.243       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[2]|datac        ;
; -0.243 ; -0.243       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[3]|datad        ;
; -0.243 ; -0.243       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[3]|datad        ;
; -0.243 ; -0.243       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[4]|datab        ;
; -0.243 ; -0.243       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[4]|datab        ;
; -0.243 ; -0.243       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[5]|datad        ;
; -0.243 ; -0.243       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[5]|datad        ;
; -0.243 ; -0.243       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[6]|datac        ;
; -0.243 ; -0.243       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[6]|datac        ;
; -0.243 ; -0.243       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[7]|datac        ;
; -0.243 ; -0.243       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|ULAResult[7]|datac        ;
; -0.187 ; -0.187       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; controle|ULAControl[2]~4|combout ;
; -0.187 ; -0.187       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; controle|ULAControl[2]~4|combout ;
; -0.187 ; -0.187       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; controle|ULAControl[2]~5|combout ;
; -0.187 ; -0.187       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; controle|ULAControl[2]~5|combout ;
; -0.187 ; -0.187       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; controle|ULAControl[2]~5|datad   ;
; -0.187 ; -0.187       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; controle|ULAControl[2]~5|datad   ;
; -0.187 ; -0.187       ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|Mux8~2|datad              ;
; -0.187 ; -0.187       ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|Mux8~2|datad              ;
; 0.088  ; 0.088        ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[0]          ;
; 0.088  ; 0.088        ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[0]          ;
; 0.088  ; 0.088        ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[1]          ;
; 0.088  ; 0.088        ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[1]          ;
; 0.088  ; 0.088        ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[2]          ;
; 0.088  ; 0.088        ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[2]          ;
; 0.088  ; 0.088        ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[3]          ;
; 0.088  ; 0.088        ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[3]          ;
; 0.088  ; 0.088        ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[4]          ;
; 0.088  ; 0.088        ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[4]          ;
; 0.088  ; 0.088        ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[5]          ;
; 0.088  ; 0.088        ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[5]          ;
; 0.088  ; 0.088        ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[6]          ;
; 0.088  ; 0.088        ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[6]          ;
; 0.088  ; 0.088        ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[7]          ;
; 0.088  ; 0.088        ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ulaula|ULAResult[7]          ;
; 0.088  ; 0.088        ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|Mux8~2clkctrl|inclk[0]    ;
; 0.088  ; 0.088        ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|Mux8~2clkctrl|inclk[0]    ;
; 0.088  ; 0.088        ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|Mux8~2clkctrl|outclk      ;
; 0.088  ; 0.088        ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|Mux8~2clkctrl|outclk      ;
; 0.088  ; 0.088        ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|Mux8~2|combout            ;
; 0.088  ; 0.088        ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|Mux8~2|combout            ;
; 0.088  ; 0.088        ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[0]|dataa        ;
; 0.088  ; 0.088        ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[0]|dataa        ;
; 0.088  ; 0.088        ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[1]|datad        ;
; 0.088  ; 0.088        ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[1]|datad        ;
; 0.088  ; 0.088        ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[2]|datac        ;
; 0.088  ; 0.088        ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[2]|datac        ;
; 0.088  ; 0.088        ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[3]|datad        ;
; 0.088  ; 0.088        ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[3]|datad        ;
; 0.088  ; 0.088        ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[4]|datab        ;
; 0.088  ; 0.088        ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[4]|datab        ;
; 0.088  ; 0.088        ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[5]|datad        ;
; 0.088  ; 0.088        ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[5]|datad        ;
; 0.088  ; 0.088        ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[6]|datac        ;
; 0.088  ; 0.088        ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[6]|datac        ;
; 0.088  ; 0.088        ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[7]|datac        ;
; 0.088  ; 0.088        ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|ULAResult[7]|datac        ;
; 0.131  ; 0.131        ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; controle|ULAControl[2]~5|combout ;
; 0.131  ; 0.131        ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; controle|ULAControl[2]~5|combout ;
; 0.131  ; 0.131        ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|Mux8~2|datad              ;
; 0.131  ; 0.131        ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ulaula|Mux8~2|datad              ;
; 0.182  ; 0.182        ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; controle|ULAControl[0]~0|combout ;
; 0.182  ; 0.182        ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; controle|ULAControl[0]~0|combout ;
; 0.182  ; 0.182        ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; controle|ULAControl[2]~4|datac   ;
; 0.182  ; 0.182        ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; controle|ULAControl[2]~4|datac   ;
; 0.182  ; 0.182        ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|Mux8~2|dataa              ;
; 0.182  ; 0.182        ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|Mux8~2|dataa              ;
; 0.253  ; 0.253        ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; controle|ULAControl[1]~2|combout ;
; 0.253  ; 0.253        ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; controle|ULAControl[1]~2|combout ;
; 0.253  ; 0.253        ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|Mux8~2|datac              ;
; 0.253  ; 0.253        ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ulaula|Mux8~2|datac              ;
; 0.254  ; 0.254        ; 0.000          ; High Pulse Width ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; controle|ULAControl[2]~4|combout ;
; 0.254  ; 0.254        ; 0.000          ; Low Pulse Width  ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; controle|ULAControl[2]~4|combout ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                             ;
+--------------+-------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                   ;
+--------------+-------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                          ; 5.109 ; 5.109 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                          ; 4.700 ; 4.700 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                          ; 5.109 ; 5.109 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                          ; 4.688 ; 4.688 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                          ; 4.321 ; 4.321 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                          ; 4.350 ; 4.350 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                          ; 4.201 ; 4.201 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                          ; 4.457 ; 4.457 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                          ; 4.296 ; 4.296 ; Rise       ; CLOCK_50                                                                                                          ;
; LCD_EN       ; CLOCK_50                                                                                                          ; 4.264 ; 4.264 ; Rise       ; CLOCK_50                                                                                                          ;
; LCD_RS       ; CLOCK_50                                                                                                          ; 5.643 ; 5.643 ; Rise       ; CLOCK_50                                                                                                          ;
; LEDR[*]      ; CLOCK_50                                                                                                          ; 8.563 ; 8.563 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[0]     ; CLOCK_50                                                                                                          ; 7.716 ; 7.716 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[1]     ; CLOCK_50                                                                                                          ; 8.019 ; 8.019 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[2]     ; CLOCK_50                                                                                                          ; 7.627 ; 7.627 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[3]     ; CLOCK_50                                                                                                          ; 8.180 ; 8.180 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[4]     ; CLOCK_50                                                                                                          ; 7.931 ; 7.931 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[5]     ; CLOCK_50                                                                                                          ; 8.310 ; 8.310 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[6]     ; CLOCK_50                                                                                                          ; 8.099 ; 8.099 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[7]     ; CLOCK_50                                                                                                          ; 7.655 ; 7.655 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[8]     ; CLOCK_50                                                                                                          ; 8.250 ; 8.250 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[9]     ; CLOCK_50                                                                                                          ; 8.563 ; 8.563 ; Rise       ; CLOCK_50                                                                                                          ;
; LEDG[*]      ; Clock2Hz:clk2|clk2                                                                                                ; 2.870 ;       ; Rise       ; Clock2Hz:clk2|clk2                                                                                                ;
;  LEDG[1]     ; Clock2Hz:clk2|clk2                                                                                                ; 2.870 ;       ; Rise       ; Clock2Hz:clk2|clk2                                                                                                ;
; LEDG[*]      ; Clock2Hz:clk2|clk2                                                                                                ;       ; 2.870 ; Fall       ; Clock2Hz:clk2|clk2                                                                                                ;
;  LEDG[1]     ; Clock2Hz:clk2|clk2                                                                                                ;       ; 2.870 ; Fall       ; Clock2Hz:clk2|clk2                                                                                                ;
; LEDG[*]      ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.752 ; 8.752 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDG[0]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.752 ; 8.752 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.399 ; 6.399 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.552 ; 5.552 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.855 ; 5.855 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.463 ; 5.463 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.016 ; 6.016 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.767 ; 5.767 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.146 ; 6.146 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.935 ; 5.935 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.491 ; 5.491 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.086 ; 6.086 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.399 ; 6.399 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDG[*]      ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.025 ; 9.025 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDG[0]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.025 ; 9.025 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.399 ; 6.399 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.552 ; 5.552 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.855 ; 5.855 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.463 ; 5.463 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.016 ; 6.016 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.767 ; 5.767 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.146 ; 6.146 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.935 ; 5.935 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.491 ; 5.491 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.086 ; 6.086 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.399 ; 6.399 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
+--------------+-------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                     ;
+--------------+-------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                   ;
+--------------+-------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                          ; 4.201 ; 4.201 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                          ; 4.700 ; 4.700 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                          ; 5.109 ; 5.109 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                          ; 4.688 ; 4.688 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                          ; 4.321 ; 4.321 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                          ; 4.350 ; 4.350 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                          ; 4.201 ; 4.201 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                          ; 4.457 ; 4.457 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                          ; 4.296 ; 4.296 ; Rise       ; CLOCK_50                                                                                                          ;
; LCD_EN       ; CLOCK_50                                                                                                          ; 4.264 ; 4.264 ; Rise       ; CLOCK_50                                                                                                          ;
; LCD_RS       ; CLOCK_50                                                                                                          ; 5.643 ; 5.643 ; Rise       ; CLOCK_50                                                                                                          ;
; LEDR[*]      ; CLOCK_50                                                                                                          ; 7.075 ; 7.075 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[0]     ; CLOCK_50                                                                                                          ; 7.075 ; 7.075 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[1]     ; CLOCK_50                                                                                                          ; 7.657 ; 7.657 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[2]     ; CLOCK_50                                                                                                          ; 7.314 ; 7.314 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[3]     ; CLOCK_50                                                                                                          ; 7.248 ; 7.248 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[4]     ; CLOCK_50                                                                                                          ; 7.313 ; 7.313 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[5]     ; CLOCK_50                                                                                                          ; 7.546 ; 7.546 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[6]     ; CLOCK_50                                                                                                          ; 7.412 ; 7.412 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[7]     ; CLOCK_50                                                                                                          ; 7.500 ; 7.500 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[8]     ; CLOCK_50                                                                                                          ; 7.733 ; 7.733 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[9]     ; CLOCK_50                                                                                                          ; 8.042 ; 8.042 ; Rise       ; CLOCK_50                                                                                                          ;
; LEDG[*]      ; Clock2Hz:clk2|clk2                                                                                                ; 2.870 ;       ; Rise       ; Clock2Hz:clk2|clk2                                                                                                ;
;  LEDG[1]     ; Clock2Hz:clk2|clk2                                                                                                ; 2.870 ;       ; Rise       ; Clock2Hz:clk2|clk2                                                                                                ;
; LEDG[*]      ; Clock2Hz:clk2|clk2                                                                                                ;       ; 2.870 ; Fall       ; Clock2Hz:clk2|clk2                                                                                                ;
;  LEDG[1]     ; Clock2Hz:clk2|clk2                                                                                                ;       ; 2.870 ; Fall       ; Clock2Hz:clk2|clk2                                                                                                ;
; LEDG[*]      ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.912 ; 7.912 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDG[0]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.912 ; 7.912 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.911 ; 4.911 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.911 ; 4.911 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.493 ; 5.493 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.150 ; 5.150 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.084 ; 5.084 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.149 ; 5.149 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.382 ; 5.382 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.248 ; 5.248 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.336 ; 5.336 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.569 ; 5.569 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.878 ; 5.878 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDG[*]      ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.854 ; 7.854 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDG[0]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.854 ; 7.854 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.911 ; 4.911 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.911 ; 4.911 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.493 ; 5.493 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.150 ; 5.150 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.084 ; 5.084 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.149 ; 5.149 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.382 ; 5.382 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.248 ; 5.248 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.336 ; 5.336 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.569 ; 5.569 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.878 ; 5.878 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
+--------------+-------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                                                                                              ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                                                   ; -8.929   ; -4.025  ; N/A      ; N/A     ; -2.000              ;
;  CLOCK_50                                                                                                          ; -7.305   ; -2.538  ; N/A      ; N/A     ; -2.000              ;
;  Clock2Hz:clk2|clk2                                                                                                ; -8.929   ; 0.245   ; N/A      ; N/A     ; -0.500              ;
;  RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -6.445   ; -4.025  ; N/A      ; N/A     ; -1.165              ;
; Design-wide TNS                                                                                                    ; -910.45  ; -32.339 ; 0.0      ; 0.0     ; -414.568            ;
;  CLOCK_50                                                                                                          ; -303.243 ; -3.156  ; N/A      ; N/A     ; -224.916            ;
;  Clock2Hz:clk2|clk2                                                                                                ; -558.641 ; 0.000   ; N/A      ; N/A     ; -120.000            ;
;  RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -48.566  ; -29.183 ; N/A      ; N/A     ; -69.652             ;
+--------------------------------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                               ;
+--------------+-------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                   ;
+--------------+-------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                          ; 9.338  ; 9.338  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                          ; 8.765  ; 8.765  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                          ; 9.338  ; 9.338  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                          ; 8.675  ; 8.675  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                          ; 7.754  ; 7.754  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                          ; 7.910  ; 7.910  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                          ; 7.522  ; 7.522  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                          ; 8.122  ; 8.122  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                          ; 7.729  ; 7.729  ; Rise       ; CLOCK_50                                                                                                          ;
; LCD_EN       ; CLOCK_50                                                                                                          ; 7.685  ; 7.685  ; Rise       ; CLOCK_50                                                                                                          ;
; LCD_RS       ; CLOCK_50                                                                                                          ; 10.162 ; 10.162 ; Rise       ; CLOCK_50                                                                                                          ;
; LEDR[*]      ; CLOCK_50                                                                                                          ; 15.904 ; 15.904 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[0]     ; CLOCK_50                                                                                                          ; 14.175 ; 14.175 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[1]     ; CLOCK_50                                                                                                          ; 14.935 ; 14.935 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[2]     ; CLOCK_50                                                                                                          ; 13.931 ; 13.931 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[3]     ; CLOCK_50                                                                                                          ; 15.356 ; 15.356 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[4]     ; CLOCK_50                                                                                                          ; 14.698 ; 14.698 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[5]     ; CLOCK_50                                                                                                          ; 15.623 ; 15.623 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[6]     ; CLOCK_50                                                                                                          ; 15.161 ; 15.161 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[7]     ; CLOCK_50                                                                                                          ; 14.217 ; 14.217 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[8]     ; CLOCK_50                                                                                                          ; 15.149 ; 15.149 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[9]     ; CLOCK_50                                                                                                          ; 15.904 ; 15.904 ; Rise       ; CLOCK_50                                                                                                          ;
; LEDG[*]      ; Clock2Hz:clk2|clk2                                                                                                ; 5.528  ;        ; Rise       ; Clock2Hz:clk2|clk2                                                                                                ;
;  LEDG[1]     ; Clock2Hz:clk2|clk2                                                                                                ; 5.528  ;        ; Rise       ; Clock2Hz:clk2|clk2                                                                                                ;
; LEDG[*]      ; Clock2Hz:clk2|clk2                                                                                                ;        ; 5.528  ; Fall       ; Clock2Hz:clk2|clk2                                                                                                ;
;  LEDG[1]     ; Clock2Hz:clk2|clk2                                                                                                ;        ; 5.528  ; Fall       ; Clock2Hz:clk2|clk2                                                                                                ;
; LEDG[*]      ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.714 ; 16.714 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDG[0]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.714 ; 16.714 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.897 ; 11.897 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.168 ; 10.168 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.928 ; 10.928 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.924  ; 9.924  ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.349 ; 11.349 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.691 ; 10.691 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.616 ; 11.616 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.154 ; 11.154 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.210 ; 10.210 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.142 ; 11.142 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.897 ; 11.897 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDG[*]      ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.353 ; 17.353 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDG[0]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.353 ; 17.353 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.897 ; 11.897 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.168 ; 10.168 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.928 ; 10.928 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.924  ; 9.924  ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.349 ; 11.349 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.691 ; 10.691 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.616 ; 11.616 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.154 ; 11.154 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.210 ; 10.210 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.142 ; 11.142 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.897 ; 11.897 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
+--------------+-------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                     ;
+--------------+-------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                   ;
+--------------+-------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                          ; 4.201 ; 4.201 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                          ; 4.700 ; 4.700 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                          ; 5.109 ; 5.109 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                          ; 4.688 ; 4.688 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                          ; 4.321 ; 4.321 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                          ; 4.350 ; 4.350 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                          ; 4.201 ; 4.201 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                          ; 4.457 ; 4.457 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                          ; 4.296 ; 4.296 ; Rise       ; CLOCK_50                                                                                                          ;
; LCD_EN       ; CLOCK_50                                                                                                          ; 4.264 ; 4.264 ; Rise       ; CLOCK_50                                                                                                          ;
; LCD_RS       ; CLOCK_50                                                                                                          ; 5.643 ; 5.643 ; Rise       ; CLOCK_50                                                                                                          ;
; LEDR[*]      ; CLOCK_50                                                                                                          ; 7.075 ; 7.075 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[0]     ; CLOCK_50                                                                                                          ; 7.075 ; 7.075 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[1]     ; CLOCK_50                                                                                                          ; 7.657 ; 7.657 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[2]     ; CLOCK_50                                                                                                          ; 7.314 ; 7.314 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[3]     ; CLOCK_50                                                                                                          ; 7.248 ; 7.248 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[4]     ; CLOCK_50                                                                                                          ; 7.313 ; 7.313 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[5]     ; CLOCK_50                                                                                                          ; 7.546 ; 7.546 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[6]     ; CLOCK_50                                                                                                          ; 7.412 ; 7.412 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[7]     ; CLOCK_50                                                                                                          ; 7.500 ; 7.500 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[8]     ; CLOCK_50                                                                                                          ; 7.733 ; 7.733 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[9]     ; CLOCK_50                                                                                                          ; 8.042 ; 8.042 ; Rise       ; CLOCK_50                                                                                                          ;
; LEDG[*]      ; Clock2Hz:clk2|clk2                                                                                                ; 2.870 ;       ; Rise       ; Clock2Hz:clk2|clk2                                                                                                ;
;  LEDG[1]     ; Clock2Hz:clk2|clk2                                                                                                ; 2.870 ;       ; Rise       ; Clock2Hz:clk2|clk2                                                                                                ;
; LEDG[*]      ; Clock2Hz:clk2|clk2                                                                                                ;       ; 2.870 ; Fall       ; Clock2Hz:clk2|clk2                                                                                                ;
;  LEDG[1]     ; Clock2Hz:clk2|clk2                                                                                                ;       ; 2.870 ; Fall       ; Clock2Hz:clk2|clk2                                                                                                ;
; LEDG[*]      ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.912 ; 7.912 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDG[0]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.912 ; 7.912 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.911 ; 4.911 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.911 ; 4.911 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.493 ; 5.493 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.150 ; 5.150 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.084 ; 5.084 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.149 ; 5.149 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.382 ; 5.382 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.248 ; 5.248 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.336 ; 5.336 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.569 ; 5.569 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.878 ; 5.878 ; Rise       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDG[*]      ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.854 ; 7.854 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDG[0]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.854 ; 7.854 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.911 ; 4.911 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.911 ; 4.911 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.493 ; 5.493 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.150 ; 5.150 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.084 ; 5.084 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.149 ; 5.149 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.382 ; 5.382 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.248 ; 5.248 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.336 ; 5.336 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.569 ; 5.569 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.878 ; 5.878 ; Fall       ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
+--------------+-------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                        ; To Clock                                                                                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2                                                                                                ; 212      ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                                          ; Clock2Hz:clk2|clk2                                                                                                ; 32984    ; 0        ; 0        ; 0        ;
; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2                                                                                                ; 3839     ; 3839     ; 0        ; 0        ;
; Clock2Hz:clk2|clk2                                                                                                ; CLOCK_50                                                                                                          ; 1289     ; 1        ; 0        ; 0        ;
; CLOCK_50                                                                                                          ; CLOCK_50                                                                                                          ; 2602     ; 0        ; 0        ; 0        ;
; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50                                                                                                          ; 14       ; 14       ; 0        ; 0        ;
; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1652     ; 0        ; 1652     ; 0        ;
; CLOCK_50                                                                                                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 54336    ; 0        ; 54336    ; 0        ;
; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 4178     ; 4178     ; 4178     ; 4178     ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                        ; To Clock                                                                                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; Clock2Hz:clk2|clk2                                                                                                ; Clock2Hz:clk2|clk2                                                                                                ; 212      ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                                          ; Clock2Hz:clk2|clk2                                                                                                ; 32984    ; 0        ; 0        ; 0        ;
; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Clock2Hz:clk2|clk2                                                                                                ; 3839     ; 3839     ; 0        ; 0        ;
; Clock2Hz:clk2|clk2                                                                                                ; CLOCK_50                                                                                                          ; 1289     ; 1        ; 0        ; 0        ;
; CLOCK_50                                                                                                          ; CLOCK_50                                                                                                          ; 2602     ; 0        ; 0        ; 0        ;
; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50                                                                                                          ; 14       ; 14       ; 0        ; 0        ;
; Clock2Hz:clk2|clk2                                                                                                ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1652     ; 0        ; 1652     ; 0        ;
; CLOCK_50                                                                                                          ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 54336    ; 0        ; 54336    ; 0        ;
; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 4178     ; 4178     ; 4178     ; 4178     ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 51    ; 51   ;
; Unconstrained Output Ports      ; 22    ; 22   ;
; Unconstrained Output Port Paths ; 99    ; 99   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Nov 30 16:54:10 2022
Info: Command: quartus_sta Mod_Teste -c Mod_Teste
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Mod_Teste.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name Clock2Hz:clk2|clk2 Clock2Hz:clk2|clk2
    Info (332105): create_clock -period 1.000 -name RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0  to: memoria|altsyncram_component|auto_generated|ram_block1a0|portadataout[11]
    Info (332098): Cell: controle|ULAControl[1]~2  from: dataa  to: combout
    Info (332098): Cell: controle|ULAControl[1]~2  from: datac  to: combout
    Info (332098): Cell: controle|WideOr1~0  from: dataa  to: combout
    Info (332098): Cell: controle|WideOr1~0  from: datab  to: combout
    Info (332098): Cell: controle|WideOr7~0  from: dataa  to: combout
    Info (332098): Cell: controle|WideOr7~0  from: datab  to: combout
    Info (332098): Cell: controle|WideOr7~0  from: datac  to: combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -8.929
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.929      -558.641 Clock2Hz:clk2|clk2 
    Info (332119):    -7.305      -303.243 CLOCK_50 
    Info (332119):    -6.445       -48.566 RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
Info (332146): Worst-case hold slack is -4.025
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.025       -29.183 RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -2.538        -3.156 CLOCK_50 
    Info (332119):     0.529         0.000 Clock2Hz:clk2|clk2 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -224.916 CLOCK_50 
    Info (332119):    -1.165       -69.652 RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -0.500      -120.000 Clock2Hz:clk2|clk2 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0  to: memoria|altsyncram_component|auto_generated|ram_block1a0|portadataout[11]
    Info (332098): Cell: controle|ULAControl[1]~2  from: dataa  to: combout
    Info (332098): Cell: controle|ULAControl[1]~2  from: datac  to: combout
    Info (332098): Cell: controle|WideOr1~0  from: dataa  to: combout
    Info (332098): Cell: controle|WideOr1~0  from: datab  to: combout
    Info (332098): Cell: controle|WideOr7~0  from: dataa  to: combout
    Info (332098): Cell: controle|WideOr7~0  from: datab  to: combout
    Info (332098): Cell: controle|WideOr7~0  from: datac  to: combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.224
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.224      -256.173 Clock2Hz:clk2|clk2 
    Info (332119):    -3.369      -102.541 CLOCK_50 
    Info (332119):    -2.581       -19.485 RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
Info (332146): Worst-case hold slack is -2.109
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.109       -15.904 RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -1.581        -1.698 CLOCK_50 
    Info (332119):     0.245         0.000 Clock2Hz:clk2|clk2 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -224.916 CLOCK_50 
    Info (332119):    -0.500      -120.000 Clock2Hz:clk2|clk2 
    Info (332119):    -0.243       -10.730 RomInstMem:memoria|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4549 megabytes
    Info: Processing ended: Wed Nov 30 16:54:11 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


