<!DOCTYPE html><html class="default" lang="en"><head><meta charSet="utf-8"/><meta http-equiv="x-ua-compatible" content="IE=edge"/><title>TSSV</title><meta name="description" content="Documentation for TSSV"/><meta name="viewport" content="width=device-width, initial-scale=1"/><link rel="stylesheet" href="assets/style.css"/><link rel="stylesheet" href="assets/highlight.css"/><script defer src="assets/main.js"></script><script async src="assets/icons.js" id="tsd-icons-script"></script><script async src="assets/search.js" id="tsd-search-script"></script><script async src="assets/navigation.js" id="tsd-nav-script"></script></head><body><script>document.documentElement.dataset.theme = localStorage.getItem("tsd-theme") || "os";document.body.style.display="none";setTimeout(() => app?app.showPage():document.body.style.removeProperty("display"),500)</script><header class="tsd-page-toolbar"><div class="tsd-toolbar-contents container"><div class="table-cell" id="tsd-search" data-base="."><div class="field"><label for="tsd-search-field" class="tsd-widget tsd-toolbar-icon search no-caption"><svg width="16" height="16" viewBox="0 0 16 16" fill="none"><use href="assets/icons.svg#icon-search"></use></svg></label><input type="text" id="tsd-search-field" aria-label="Search"/></div><div class="field"><div id="tsd-toolbar-links"></div></div><ul class="results"><li class="state loading">Preparing search index...</li><li class="state failure">The search index is not available</li></ul><a href="index.html" class="title">TSSV</a></div><div class="table-cell" id="tsd-widgets"><a href="#" class="tsd-widget tsd-toolbar-icon menu no-caption" data-toggle="menu" aria-label="Menu"><svg width="16" height="16" viewBox="0 0 16 16" fill="none"><use href="assets/icons.svg#icon-menu"></use></svg></a></div></div></header><div class="container container-main"><div class="col-content"><div class="tsd-page-title"><h2>TSSV</h2></div><div class="tsd-panel tsd-typography"><a id="md:tssv--typescript-systemverilog" class="tsd-anchor"></a><h1><a href="#md:tssv--typescript-systemverilog">TSSV  (TypeScript SystemVerilog)</a></h1><p><strong>DISCLAIMER:  This work is currently a demonstration and  not ready for production HDL development yet!</strong></p>
<p>TSSV is a meta-HDL language written in TypeScript for creating highly parameterized and configurable synthesizable
SystemVerilog components improving productivity of hardware designers. It is intended to serve a similar role as
Chisel(Scala) but has a focus on trying to have a design paradigm and syntax that will be more familiar to a
hardware design engineer familiar with SystemVerilog.</p>
<a id="md:run-the-demo--fir-module" class="tsd-anchor"></a><h3><a href="#md:run-the-demo--fir-module">Run the demo  (FIR Module)</a></h3><p>Prerequite:  A modern version of NodeJS installed  (perhaps v18 or greater)</p>
<a id="md:installation" class="tsd-anchor"></a><h4><a href="#md:installation">Installation</a></h4><p>For MacBook M1/M2/M3 NodeJS installation: see link
<a href="https://dev.to/themodernpk/install-node-on-macos-m1-274d">https://dev.to/themodernpk/install-node-on-macos-m1-274d</a></p>
<p>For Ubuntu 22.04 NodeJS installation:</p>
<pre><code class="language-bash"><span class="hl-0">$</span><span class="hl-1"> </span><span class="hl-2">curl</span><span class="hl-1"> </span><span class="hl-3">-sL</span><span class="hl-1"> </span><span class="hl-2">https://deb.nodesource.com/setup_18.x</span><span class="hl-1"> </span><span class="hl-3">-o</span><span class="hl-1"> </span><span class="hl-2">nodesource_setup.sh</span><br/><span class="hl-0">$</span><span class="hl-1"> </span><span class="hl-2">sudo</span><span class="hl-1"> </span><span class="hl-2">bash</span><span class="hl-1"> </span><span class="hl-2">nodesource_setup.sh</span><br/><span class="hl-0">$</span><span class="hl-1"> </span><span class="hl-2">sudo</span><span class="hl-1"> </span><span class="hl-2">apt</span><span class="hl-1"> </span><span class="hl-2">install</span><span class="hl-1"> </span><span class="hl-2">nodejs</span><br/><span class="hl-0">$</span><span class="hl-1"> </span><span class="hl-2">node</span><span class="hl-1"> </span><span class="hl-3">-v</span>
</code><button>Copy</button></pre>
<a id="md:run-procedure" class="tsd-anchor"></a><h4><a href="#md:run-procedure">Run Procedure</a></h4><pre><code class="language-bash"><span class="hl-0">$</span><span class="hl-1"> </span><span class="hl-2">git</span><span class="hl-1"> </span><span class="hl-2">clone</span><span class="hl-1"> </span><span class="hl-2">https://github.com/avonancken/TSSV.git</span><br/><span class="hl-0">$</span><span class="hl-1"> </span><span class="hl-2">cd</span><span class="hl-1"> </span><span class="hl-2">TSSV</span><br/><span class="hl-0">$</span><span class="hl-1"> </span><span class="hl-2">npm</span><span class="hl-1"> </span><span class="hl-2">install</span><br/><span class="hl-0">$</span><span class="hl-1"> </span><span class="hl-2">npx</span><span class="hl-1"> </span><span class="hl-2">tsc</span><br/><span class="hl-0">$</span><span class="hl-1"> </span><span class="hl-2">node</span><span class="hl-1"> </span><span class="hl-2">out/test/test_FIR.js</span><br/><span class="hl-0">$</span><span class="hl-1"> </span><span class="hl-2">cat</span><span class="hl-1"> </span><span class="hl-2">sv-examples/test_FIR_output/myFIR.sv</span>
</code><button>Copy</button></pre>
<a id="md:run-eslint" class="tsd-anchor"></a><h3><a href="#md:run-eslint">Run ESLint</a></h3><p>Run ESlint to for additional code quality checks beyond the type checking specified by Typescript.</p>
<pre><code class="language-bash"><span class="hl-0">$</span><span class="hl-1"> </span><span class="hl-2">cd</span><span class="hl-1"> </span><span class="hl-2">~/TSSV</span><br/><span class="hl-0">$</span><span class="hl-1"> </span><span class="hl-2">npx</span><span class="hl-1"> </span><span class="hl-2">eslint</span><span class="hl-1"> </span><span class="hl-2">.</span>
</code><button>Copy</button></pre>
<a id="md:run-verilator" class="tsd-anchor"></a><h3><a href="#md:run-verilator">Run Verilator</a></h3><p>Verilator is an open source Verilog/SystemVerilog simulator.   It can also be used as a lint check of Verilog/SystemVerilog code.   </p>
<a id="md:installation-1" class="tsd-anchor"></a><h4><a href="#md:installation-1">Installation</a></h4><p>For Ubuntu 22.04 NodeJS installation:</p>
<pre><code class="language-bash"><span class="hl-0">$</span><span class="hl-1"> </span><span class="hl-2">sudo</span><span class="hl-1"> </span><span class="hl-2">apt</span><span class="hl-1"> </span><span class="hl-2">install</span><span class="hl-1"> </span><span class="hl-2">verilator</span>
</code><button>Copy</button></pre>
<a id="md:run-procedure-1" class="tsd-anchor"></a><h4><a href="#md:run-procedure-1">Run Procedure</a></h4><pre><code class="language-bash"><span class="hl-0">$</span><span class="hl-1"> </span><span class="hl-2">cd</span><span class="hl-1"> </span><span class="hl-2">~/TSSV</span><br/><span class="hl-0">$</span><span class="hl-1"> </span><span class="hl-2">verilator</span><span class="hl-1"> </span><span class="hl-3">--lint-only</span><span class="hl-1"> </span><span class="hl-2">sv-examples/test_FIR_output/myFIR.sv</span>
</code><button>Copy</button></pre>
<a id="md:the-implementation-of-the-example-simple-fir-filter-module" class="tsd-anchor"></a><h3><a href="#md:the-implementation-of-the-example-simple-fir-filter-module">The Implementation of the example simple FIR Filter module</a></h3><pre><code class="language-typescript"><span class="hl-4">import</span><span class="hl-1"> {</span><span class="hl-5">Module</span><span class="hl-1">, </span><span class="hl-5">TSSVParameters</span><span class="hl-1">, </span><span class="hl-5">IntRange</span><span class="hl-1">, </span><span class="hl-5">Sig</span><span class="hl-1">, </span><span class="hl-5">Expr</span><span class="hl-1">} </span><span class="hl-4">from</span><span class="hl-1"> </span><span class="hl-2">&#39;./TSSV&#39;</span><br/><br/><span class="hl-6">// define the parameters of the FIR module</span><br/><span class="hl-4">export</span><span class="hl-1"> </span><span class="hl-3">interface</span><span class="hl-1"> </span><span class="hl-7">FIR_Parameters</span><span class="hl-1"> </span><span class="hl-3">extends</span><span class="hl-1"> </span><span class="hl-7">TSSVParameters</span><span class="hl-1"> {</span><br/><span class="hl-1">    </span><span class="hl-5">coefficients</span><span class="hl-1">: </span><span class="hl-7">Array</span><span class="hl-1">&lt;</span><span class="hl-7">bigint</span><span class="hl-1">&gt;</span><br/><span class="hl-1">    </span><span class="hl-5">numTaps</span><span class="hl-1">?:   </span><span class="hl-7">IntRange</span><span class="hl-1">&lt;</span><span class="hl-8">1</span><span class="hl-1">,</span><span class="hl-8">100</span><span class="hl-1">&gt;</span><br/><span class="hl-1">    </span><span class="hl-5">inWidth</span><span class="hl-1">?:   </span><span class="hl-7">IntRange</span><span class="hl-1">&lt;</span><span class="hl-8">1</span><span class="hl-1">,</span><span class="hl-8">32</span><span class="hl-1">&gt; </span><br/><span class="hl-1">    </span><span class="hl-5">outWidth</span><span class="hl-1">?:  </span><span class="hl-7">IntRange</span><span class="hl-1">&lt;</span><span class="hl-8">1</span><span class="hl-1">,</span><span class="hl-8">32</span><span class="hl-1">&gt; </span><br/><span class="hl-1">    </span><span class="hl-5">rShift</span><span class="hl-1">?:    </span><span class="hl-7">IntRange</span><span class="hl-1">&lt;</span><span class="hl-8">0</span><span class="hl-1">,</span><span class="hl-8">32</span><span class="hl-1">&gt;</span><br/><span class="hl-1">}</span><br/><br/><span class="hl-4">export</span><span class="hl-1"> </span><span class="hl-3">class</span><span class="hl-1"> </span><span class="hl-7">FIR</span><span class="hl-1"> </span><span class="hl-3">extends</span><span class="hl-1"> </span><span class="hl-7">Module</span><span class="hl-1"> {</span><br/><span class="hl-1">    </span><span class="hl-3">declare</span><span class="hl-1"> </span><span class="hl-5">params</span><span class="hl-1">: </span><span class="hl-7">FIR_Parameters</span><br/><span class="hl-1">    </span><span class="hl-3">constructor</span><span class="hl-1">(</span><span class="hl-5">params</span><span class="hl-1">: </span><span class="hl-7">FIR_Parameters</span><span class="hl-1">) {            </span><br/><span class="hl-1">        </span><span class="hl-3">super</span><span class="hl-1">({</span><br/><span class="hl-1">            </span><span class="hl-6">// define the default parameter values</span><br/><span class="hl-1">            </span><span class="hl-5">name:</span><span class="hl-1"> </span><span class="hl-5">params</span><span class="hl-1">.</span><span class="hl-5">name</span><span class="hl-1">,</span><br/><span class="hl-1">            </span><span class="hl-5">coefficients:</span><span class="hl-1"> </span><span class="hl-5">params</span><span class="hl-1">.</span><span class="hl-5">coefficients</span><span class="hl-1">,</span><br/><span class="hl-1">            </span><span class="hl-5">numTaps:</span><span class="hl-1"> </span><span class="hl-5">params</span><span class="hl-1">.</span><span class="hl-5">numTaps</span><span class="hl-1"> || </span><span class="hl-8">10</span><span class="hl-1">,</span><br/><span class="hl-1">            </span><span class="hl-5">inWidth:</span><span class="hl-1"> </span><span class="hl-5">params</span><span class="hl-1">.</span><span class="hl-5">inWidth</span><span class="hl-1"> || </span><span class="hl-8">8</span><span class="hl-1">,</span><br/><span class="hl-1">            </span><span class="hl-5">outWidth:</span><span class="hl-1"> </span><span class="hl-5">params</span><span class="hl-1">.</span><span class="hl-5">outWidth</span><span class="hl-1"> || </span><span class="hl-8">9</span><span class="hl-1">,</span><br/><span class="hl-1">            </span><span class="hl-5">rShift:</span><span class="hl-1"> </span><span class="hl-5">params</span><span class="hl-1">.</span><span class="hl-5">rShift</span><span class="hl-1"> || </span><span class="hl-8">2</span><br/><span class="hl-1">        })</span><br/><br/><span class="hl-1">        </span><span class="hl-6">// define IO signals</span><br/><span class="hl-1">        </span><span class="hl-3">this</span><span class="hl-1">.</span><span class="hl-5">IOs</span><span class="hl-1"> = {</span><br/><span class="hl-1">            </span><span class="hl-5">clk:</span><span class="hl-1">      { </span><span class="hl-5">type:</span><span class="hl-1"> </span><span class="hl-2">&#39;input&#39;</span><span class="hl-1">, </span><span class="hl-5">isClock:</span><span class="hl-1"> </span><span class="hl-2">&#39;posedge&#39;</span><span class="hl-1"> },</span><br/><span class="hl-1">            </span><span class="hl-5">rst_b:</span><span class="hl-1">    { </span><span class="hl-5">type:</span><span class="hl-1"> </span><span class="hl-2">&#39;input&#39;</span><span class="hl-1">, </span><span class="hl-5">isReset:</span><span class="hl-1"> </span><span class="hl-2">&#39;lowasync&#39;</span><span class="hl-1">},</span><br/><span class="hl-1">            </span><span class="hl-5">en:</span><span class="hl-1">       { </span><span class="hl-5">type:</span><span class="hl-1"> </span><span class="hl-2">&#39;input&#39;</span><span class="hl-1">, },</span><br/><span class="hl-1">            </span><span class="hl-5">data_in:</span><span class="hl-1">  { </span><span class="hl-5">type:</span><span class="hl-1"> </span><span class="hl-2">&#39;input&#39;</span><span class="hl-1">, </span><span class="hl-5">width:</span><span class="hl-1"> </span><span class="hl-3">this</span><span class="hl-1">.</span><span class="hl-5">params</span><span class="hl-1">.</span><span class="hl-5">inWidth</span><span class="hl-1">, </span><span class="hl-5">isSigned:</span><span class="hl-1"> </span><span class="hl-3">true</span><span class="hl-1"> },</span><br/><span class="hl-1">            </span><span class="hl-5">data_out:</span><span class="hl-1"> { </span><span class="hl-5">type:</span><span class="hl-1"> </span><span class="hl-2">&#39;output&#39;</span><span class="hl-1">, </span><span class="hl-5">width:</span><span class="hl-1"> </span><span class="hl-3">this</span><span class="hl-1">.</span><span class="hl-5">params</span><span class="hl-1">.</span><span class="hl-5">outWidth</span><span class="hl-1">, </span><span class="hl-5">isSigned:</span><span class="hl-1"> </span><span class="hl-3">true</span><span class="hl-1"> }            </span><br/><span class="hl-1">        }</span><br/><span class="hl-1">        </span><br/><span class="hl-1">        </span><span class="hl-6">// construct logic</span><br/><span class="hl-1">        </span><span class="hl-3">let</span><span class="hl-1"> </span><span class="hl-5">nextTapIn</span><span class="hl-1">:</span><span class="hl-7">Sig</span><span class="hl-1"> = </span><span class="hl-3">new</span><span class="hl-1"> </span><span class="hl-0">Sig</span><span class="hl-1">(</span><span class="hl-2">&quot;data_in&quot;</span><span class="hl-1">)</span><br/><span class="hl-1">        </span><span class="hl-3">let</span><span class="hl-1"> </span><span class="hl-5">products</span><span class="hl-1">: </span><span class="hl-7">Sig</span><span class="hl-1">[] = []</span><br/><span class="hl-1">        </span><span class="hl-3">let</span><span class="hl-1"> </span><span class="hl-5">coeffSum</span><span class="hl-1"> = </span><span class="hl-8">0</span><span class="hl-1">;</span><br/><span class="hl-1">        </span><span class="hl-4">for</span><span class="hl-1">(</span><span class="hl-3">var</span><span class="hl-1"> </span><span class="hl-5">i</span><span class="hl-1"> = </span><span class="hl-8">0</span><span class="hl-1">; </span><span class="hl-5">i</span><span class="hl-1"> &lt; (</span><span class="hl-3">this</span><span class="hl-1">.</span><span class="hl-5">params</span><span class="hl-1">.</span><span class="hl-5">numTaps</span><span class="hl-1">||</span><span class="hl-8">0</span><span class="hl-1">); </span><span class="hl-5">i</span><span class="hl-1">++) {</span><br/><span class="hl-1">            </span><span class="hl-6">// construct tap delay line</span><br/><span class="hl-1">            </span><span class="hl-3">const</span><span class="hl-1"> </span><span class="hl-9">thisTap</span><span class="hl-1"> = </span><span class="hl-3">this</span><span class="hl-1">.</span><span class="hl-0">addSignal</span><span class="hl-1">(</span><span class="hl-2">`tap_</span><span class="hl-3">${</span><span class="hl-5">i</span><span class="hl-3">}</span><span class="hl-2">`</span><span class="hl-1">, {</span><span class="hl-5">type:</span><span class="hl-2">&#39;reg&#39;</span><span class="hl-1">, </span><span class="hl-5">width:</span><span class="hl-3">this</span><span class="hl-1">.</span><span class="hl-5">params</span><span class="hl-1">.</span><span class="hl-5">inWidth</span><span class="hl-1">, </span><span class="hl-5">isSigned:</span><span class="hl-1"> </span><span class="hl-3">true</span><span class="hl-1">})</span><br/><span class="hl-1">            </span><span class="hl-3">this</span><span class="hl-1">.</span><span class="hl-0">addRegister</span><span class="hl-1">({</span><span class="hl-5">d:nextTapIn</span><span class="hl-1">, </span><span class="hl-5">clk:</span><span class="hl-2">&#39;clk&#39;</span><span class="hl-1">, </span><span class="hl-5">reset:</span><span class="hl-2">&#39;rst_b&#39;</span><span class="hl-1">, </span><span class="hl-5">en:</span><span class="hl-2">&#39;en&#39;</span><span class="hl-1">, </span><span class="hl-5">q:thisTap</span><span class="hl-1">})</span><br/><br/><span class="hl-1">            </span><span class="hl-6">// construct tap multipliers</span><br/><span class="hl-1">            </span><span class="hl-5">products</span><span class="hl-1">.</span><span class="hl-0">push</span><span class="hl-1">(</span><span class="hl-3">this</span><span class="hl-1">.</span><span class="hl-0">addMultiplier</span><span class="hl-1">({</span><span class="hl-5">a:thisTap</span><span class="hl-1">, </span><span class="hl-5">b:</span><span class="hl-3">this</span><span class="hl-1">.</span><span class="hl-5">params</span><span class="hl-1">.</span><span class="hl-5">coefficients</span><span class="hl-1">[</span><span class="hl-5">i</span><span class="hl-1">]}))</span><br/><span class="hl-1">            </span><span class="hl-5">coeffSum</span><span class="hl-1"> += </span><span class="hl-5">Math</span><span class="hl-1">.</span><span class="hl-0">abs</span><span class="hl-1">(</span><span class="hl-0">Number</span><span class="hl-1">(</span><span class="hl-3">this</span><span class="hl-1">.</span><span class="hl-5">params</span><span class="hl-1">.</span><span class="hl-5">coefficients</span><span class="hl-1">[</span><span class="hl-5">i</span><span class="hl-1">]))</span><br/><br/><span class="hl-1">            </span><span class="hl-5">nextTapIn</span><span class="hl-1"> = </span><span class="hl-5">thisTap</span><br/><span class="hl-1">        }</span><br/><br/><span class="hl-1">        </span><span class="hl-6">// construct final vector sum</span><br/><span class="hl-1">        </span><span class="hl-3">const</span><span class="hl-1"> </span><span class="hl-9">sumWidth</span><span class="hl-1"> = (</span><span class="hl-3">this</span><span class="hl-1">.</span><span class="hl-5">params</span><span class="hl-1">.</span><span class="hl-5">inWidth</span><span class="hl-1">||</span><span class="hl-8">0</span><span class="hl-1">) + </span><span class="hl-3">this</span><span class="hl-1">.</span><span class="hl-0">bitWidth</span><span class="hl-1">(</span><span class="hl-5">coeffSum</span><span class="hl-1">)</span><br/><span class="hl-1">        </span><span class="hl-3">this</span><span class="hl-1">.</span><span class="hl-0">addSignal</span><span class="hl-1">(</span><span class="hl-2">&#39;sum&#39;</span><span class="hl-1">, { </span><span class="hl-5">type:</span><span class="hl-1"> </span><span class="hl-2">&#39;reg&#39;</span><span class="hl-1">, </span><span class="hl-5">width:</span><span class="hl-1"> </span><span class="hl-5">sumWidth</span><span class="hl-1">,  </span><span class="hl-5">isSigned:</span><span class="hl-1"> </span><span class="hl-3">true</span><span class="hl-1"> })</span><br/><span class="hl-1">        </span><span class="hl-3">this</span><span class="hl-1">.</span><span class="hl-0">addRegister</span><span class="hl-1">({</span><br/><span class="hl-1">            </span><span class="hl-5">d:</span><span class="hl-1"> </span><span class="hl-3">new</span><span class="hl-1"> </span><span class="hl-0">Expr</span><span class="hl-1">(</span><span class="hl-2">`</span><span class="hl-3">${</span><span class="hl-5">products</span><span class="hl-10">.</span><span class="hl-0">join</span><span class="hl-10">(</span><span class="hl-2">&#39; + &#39;</span><span class="hl-10">)</span><span class="hl-3">}</span><span class="hl-2">`</span><span class="hl-1">),</span><br/><span class="hl-1">            </span><span class="hl-5">clk:</span><span class="hl-1"> </span><span class="hl-2">&#39;clk&#39;</span><span class="hl-1">,</span><br/><span class="hl-1">            </span><span class="hl-5">reset:</span><span class="hl-1"> </span><span class="hl-2">&#39;rst_b&#39;</span><span class="hl-1">,</span><br/><span class="hl-1">            </span><span class="hl-5">en:</span><span class="hl-1"> </span><span class="hl-2">&#39;en&#39;</span><span class="hl-1">,</span><br/><span class="hl-1">            </span><span class="hl-5">q:</span><span class="hl-1"> </span><span class="hl-2">&#39;sum&#39;</span><br/><span class="hl-1">        })</span><br/><br/><span class="hl-1">        </span><span class="hl-6">// round and saturate to final output</span><br/><span class="hl-1">        </span><span class="hl-3">this</span><span class="hl-1">.</span><span class="hl-0">addSignal</span><span class="hl-1">(</span><span class="hl-2">&#39;rounded&#39;</span><span class="hl-1">,{ </span><span class="hl-5">type:</span><span class="hl-1"> </span><span class="hl-2">&#39;wire&#39;</span><span class="hl-1">, </span><span class="hl-5">width:</span><span class="hl-1"> </span><span class="hl-5">sumWidth</span><span class="hl-1"> - (</span><span class="hl-3">this</span><span class="hl-1">.</span><span class="hl-5">params</span><span class="hl-1">.</span><span class="hl-5">rShift</span><span class="hl-1">||</span><span class="hl-8">0</span><span class="hl-1">) + </span><span class="hl-8">1</span><span class="hl-1">,  </span><span class="hl-5">isSigned:</span><span class="hl-1"> </span><span class="hl-3">true</span><span class="hl-1"> })</span><br/><span class="hl-1">        </span><span class="hl-3">this</span><span class="hl-1">.</span><span class="hl-0">addRound</span><span class="hl-1">({</span><span class="hl-5">in:</span><span class="hl-1"> </span><span class="hl-2">&#39;sum&#39;</span><span class="hl-1">, </span><span class="hl-5">out:</span><span class="hl-2">&#39;rounded&#39;</span><span class="hl-1">, </span><span class="hl-5">rShift:</span><span class="hl-3">this</span><span class="hl-1">.</span><span class="hl-5">params</span><span class="hl-1">.</span><span class="hl-5">rShift</span><span class="hl-1">||</span><span class="hl-8">1</span><span class="hl-1">})</span><br/><span class="hl-1">        </span><span class="hl-3">this</span><span class="hl-1">.</span><span class="hl-0">addSignal</span><span class="hl-1">(</span><span class="hl-2">&#39;saturated&#39;</span><span class="hl-1">,{ </span><span class="hl-5">type:</span><span class="hl-1"> </span><span class="hl-2">&#39;wire&#39;</span><span class="hl-1">, </span><span class="hl-5">width:</span><span class="hl-1"> </span><span class="hl-3">this</span><span class="hl-1">.</span><span class="hl-5">params</span><span class="hl-1">.</span><span class="hl-5">outWidth</span><span class="hl-1">,  </span><span class="hl-5">isSigned:</span><span class="hl-1"> </span><span class="hl-3">true</span><span class="hl-1"> })</span><br/><span class="hl-1">        </span><span class="hl-3">this</span><span class="hl-1">.</span><span class="hl-0">addSaturate</span><span class="hl-1">({</span><span class="hl-5">in:</span><span class="hl-2">&#39;sum&#39;</span><span class="hl-1">, </span><span class="hl-5">out:</span><span class="hl-2">&#39;saturated&#39;</span><span class="hl-1">})</span><br/><span class="hl-1">        </span><span class="hl-3">this</span><span class="hl-1">.</span><span class="hl-0">addRegister</span><span class="hl-1">({</span><br/><span class="hl-1">            </span><span class="hl-5">d:</span><span class="hl-1"> </span><span class="hl-2">&#39;saturated&#39;</span><span class="hl-1">,</span><br/><span class="hl-1">            </span><span class="hl-5">clk:</span><span class="hl-1"> </span><span class="hl-2">&#39;clk&#39;</span><span class="hl-1">,</span><br/><span class="hl-1">            </span><span class="hl-5">reset:</span><span class="hl-1"> </span><span class="hl-2">&#39;rst_b&#39;</span><span class="hl-1">,</span><br/><span class="hl-1">            </span><span class="hl-5">en:</span><span class="hl-1"> </span><span class="hl-2">&#39;en&#39;</span><span class="hl-1">,</span><br/><span class="hl-1">            </span><span class="hl-5">q:</span><span class="hl-1"> </span><span class="hl-2">&#39;data_out&#39;</span><br/><span class="hl-1">        })</span><br/><br/><span class="hl-1">    }</span><br/><span class="hl-1">}</span>
</code><button>Copy</button></pre>
<a id="md:the-test-program-to-use-the-example-fir-filter-module-to-generate-3-example-systemverilog-fir-filter-modules" class="tsd-anchor"></a><h3><a href="#md:the-test-program-to-use-the-example-fir-filter-module-to-generate-3-example-systemverilog-fir-filter-modules">The test program to use the example FIR filter module to generate 3 example SystemVerilog FIR filter modules</a></h3><pre><code class="language-typescript"><span class="hl-4">import</span><span class="hl-1"> {</span><span class="hl-5">FIR</span><span class="hl-1">, </span><span class="hl-5">FIR_Parameters</span><span class="hl-1">} </span><span class="hl-4">from</span><span class="hl-1"> </span><span class="hl-2">&#39;./FIR&#39;</span><br/><br/><span class="hl-3">let</span><span class="hl-1"> </span><span class="hl-5">myFir</span><span class="hl-1"> = </span><span class="hl-3">new</span><span class="hl-1"> </span><span class="hl-0">FIR</span><span class="hl-1">({</span><span class="hl-5">name:</span><span class="hl-1"> </span><span class="hl-2">&#39;myFIR&#39;</span><span class="hl-1">, </span><span class="hl-5">numTaps:</span><span class="hl-1"> </span><span class="hl-8">4</span><span class="hl-1">, </span><span class="hl-5">coefficients:</span><span class="hl-1"> [</span><span class="hl-8">1</span><span class="hl-3">n</span><span class="hl-1">, </span><span class="hl-8">2</span><span class="hl-3">n</span><span class="hl-1">, </span><span class="hl-8">3</span><span class="hl-3">n</span><span class="hl-1">, </span><span class="hl-8">4</span><span class="hl-3">n</span><span class="hl-1">]})</span><br/><span class="hl-5">console</span><span class="hl-1">.</span><span class="hl-0">log</span><span class="hl-1">(</span><span class="hl-2">&#39;Example #1</span><span class="hl-11">\n\n</span><span class="hl-2">&#39;</span><span class="hl-1">)</span><br/><span class="hl-5">console</span><span class="hl-1">.</span><span class="hl-0">log</span><span class="hl-1">(</span><span class="hl-5">myFir</span><span class="hl-1">.</span><span class="hl-0">writeSystemVerilog</span><span class="hl-1">())</span><br/><br/><span class="hl-3">let</span><span class="hl-1"> </span><span class="hl-5">myFir2</span><span class="hl-1"> = </span><span class="hl-3">new</span><span class="hl-1"> </span><span class="hl-0">FIR</span><span class="hl-1">({</span><span class="hl-5">numTaps:</span><span class="hl-1"> </span><span class="hl-8">5</span><span class="hl-1">, </span><span class="hl-5">coefficients:</span><span class="hl-1"> [</span><span class="hl-8">2</span><span class="hl-3">n</span><span class="hl-1">, -</span><span class="hl-8">2</span><span class="hl-3">n</span><span class="hl-1">, </span><span class="hl-8">4</span><span class="hl-3">n</span><span class="hl-1">, -</span><span class="hl-8">4</span><span class="hl-3">n</span><span class="hl-1">, </span><span class="hl-8">8</span><span class="hl-3">n</span><span class="hl-1">]})</span><br/><span class="hl-5">console</span><span class="hl-1">.</span><span class="hl-0">log</span><span class="hl-1">(</span><span class="hl-2">&#39;</span><span class="hl-11">\n\n\n</span><span class="hl-2">Example #2</span><span class="hl-11">\n\n</span><span class="hl-2">&#39;</span><span class="hl-1">)</span><br/><span class="hl-5">console</span><span class="hl-1">.</span><span class="hl-0">log</span><span class="hl-1">(</span><span class="hl-5">myFir2</span><span class="hl-1">.</span><span class="hl-0">writeSystemVerilog</span><span class="hl-1">())</span><br/><br/><span class="hl-3">let</span><span class="hl-1"> </span><span class="hl-5">myFir3</span><span class="hl-1"> = </span><span class="hl-3">new</span><span class="hl-1"> </span><span class="hl-0">FIR</span><span class="hl-1">({</span><span class="hl-5">name:</span><span class="hl-1"> </span><span class="hl-2">&#39;myFIR3&#39;</span><span class="hl-1">, </span><span class="hl-5">numTaps:</span><span class="hl-1"> </span><span class="hl-8">10</span><span class="hl-1">, </span><span class="hl-5">inWidth:</span><span class="hl-1"> </span><span class="hl-8">6</span><span class="hl-1">, </span><span class="hl-5">outWidth:</span><span class="hl-1"> </span><span class="hl-8">10</span><span class="hl-1">, </span><span class="hl-5">coefficients:</span><span class="hl-1"> [</span><span class="hl-8">1</span><span class="hl-3">n</span><span class="hl-1">,-</span><span class="hl-8">2</span><span class="hl-3">n</span><span class="hl-1">,</span><span class="hl-8">3</span><span class="hl-3">n</span><span class="hl-1">,-</span><span class="hl-8">4</span><span class="hl-3">n</span><span class="hl-1">,</span><span class="hl-8">5</span><span class="hl-3">n</span><span class="hl-1">,-</span><span class="hl-8">6</span><span class="hl-3">n</span><span class="hl-1">,</span><span class="hl-8">7</span><span class="hl-3">n</span><span class="hl-1">,-</span><span class="hl-8">8</span><span class="hl-3">n</span><span class="hl-1">,</span><span class="hl-8">9</span><span class="hl-3">n</span><span class="hl-1">,-</span><span class="hl-8">10</span><span class="hl-3">n</span><span class="hl-1">], </span><span class="hl-5">rShift:</span><span class="hl-1"> </span><span class="hl-8">3</span><span class="hl-1">})</span><br/><span class="hl-5">console</span><span class="hl-1">.</span><span class="hl-0">log</span><span class="hl-1">(</span><span class="hl-2">&#39;</span><span class="hl-11">\n\n\n</span><span class="hl-2">Example #3</span><span class="hl-11">\n\n</span><span class="hl-2">&#39;</span><span class="hl-1">)</span><br/><span class="hl-5">console</span><span class="hl-1">.</span><span class="hl-0">log</span><span class="hl-1">(</span><span class="hl-5">myFir3</span><span class="hl-1">.</span><span class="hl-0">writeSystemVerilog</span><span class="hl-1">())</span>
</code><button>Copy</button></pre>
<a id="md:the-output-of-the-test-program--3-systemverilog-fir-filter-modules" class="tsd-anchor"></a><h3><a href="#md:the-output-of-the-test-program--3-systemverilog-fir-filter-modules">The output of the test program  (3 SystemVerilog FIR filter modules)</a></h3><a id="md:example-1" class="tsd-anchor"></a><h4><a href="#md:example-1">Example #1</a></h4><pre><code class="language-verilog"><span class="hl-6">/* verilator lint_off WIDTH */</span><span class="hl-1">        </span><br/><span class="hl-3">module</span><span class="hl-1"> </span><span class="hl-7">myFIR</span><span class="hl-1"> </span><br/><span class="hl-1">   (</span><br/><span class="hl-1">   </span><span class="hl-3">input</span><span class="hl-1"> logic  clk,</span><br/><span class="hl-1">   </span><span class="hl-3">input</span><span class="hl-1"> logic  rst_b,</span><br/><span class="hl-1">   </span><span class="hl-3">input</span><span class="hl-1"> logic  en,</span><br/><span class="hl-1">   </span><span class="hl-3">input</span><span class="hl-1"> logic </span><span class="hl-3">signed</span><span class="hl-1"> [</span><span class="hl-8">7</span><span class="hl-1">:</span><span class="hl-8">0</span><span class="hl-1">] data_in,</span><br/><span class="hl-1">   </span><span class="hl-3">output</span><span class="hl-1"> logic </span><span class="hl-3">signed</span><span class="hl-1"> [</span><span class="hl-8">8</span><span class="hl-1">:</span><span class="hl-8">0</span><span class="hl-1">] data_out</span><br/><span class="hl-1">   );</span><br/><br/><span class="hl-1">   logic </span><span class="hl-3">signed</span><span class="hl-1"> [</span><span class="hl-8">7</span><span class="hl-1">:</span><span class="hl-8">0</span><span class="hl-1">] tap_0;</span><br/><span class="hl-1">   logic </span><span class="hl-3">signed</span><span class="hl-1"> [</span><span class="hl-8">8</span><span class="hl-1">:</span><span class="hl-8">0</span><span class="hl-1">] prod_tap_0x1d1;</span><br/><span class="hl-1">   logic </span><span class="hl-3">signed</span><span class="hl-1"> [</span><span class="hl-8">7</span><span class="hl-1">:</span><span class="hl-8">0</span><span class="hl-1">] tap_1;</span><br/><span class="hl-1">   logic </span><span class="hl-3">signed</span><span class="hl-1"> [</span><span class="hl-8">9</span><span class="hl-1">:</span><span class="hl-8">0</span><span class="hl-1">] prod_tap_1x2d2;</span><br/><span class="hl-1">   logic </span><span class="hl-3">signed</span><span class="hl-1"> [</span><span class="hl-8">7</span><span class="hl-1">:</span><span class="hl-8">0</span><span class="hl-1">] tap_2;</span><br/><span class="hl-1">   logic </span><span class="hl-3">signed</span><span class="hl-1"> [</span><span class="hl-8">9</span><span class="hl-1">:</span><span class="hl-8">0</span><span class="hl-1">] prod_tap_2x2d3;</span><br/><span class="hl-1">   logic </span><span class="hl-3">signed</span><span class="hl-1"> [</span><span class="hl-8">7</span><span class="hl-1">:</span><span class="hl-8">0</span><span class="hl-1">] tap_3;</span><br/><span class="hl-1">   logic </span><span class="hl-3">signed</span><span class="hl-1"> [</span><span class="hl-8">10</span><span class="hl-1">:</span><span class="hl-8">0</span><span class="hl-1">] prod_tap_3x3d4;</span><br/><span class="hl-1">   logic </span><span class="hl-3">signed</span><span class="hl-1"> [</span><span class="hl-8">11</span><span class="hl-1">:</span><span class="hl-8">0</span><span class="hl-1">] sum;</span><br/><span class="hl-1">   logic </span><span class="hl-3">signed</span><span class="hl-1"> [</span><span class="hl-8">10</span><span class="hl-1">:</span><span class="hl-8">0</span><span class="hl-1">] rounded;</span><br/><span class="hl-1">   logic </span><span class="hl-3">signed</span><span class="hl-1"> [</span><span class="hl-8">8</span><span class="hl-1">:</span><span class="hl-8">0</span><span class="hl-1">] saturated;</span><br/><br/><span class="hl-1">   </span><span class="hl-3">assign</span><span class="hl-1"> prod_tap_0x1d1 = tap_0 * </span><span class="hl-8">1&#39;d1</span><span class="hl-1">;</span><br/><span class="hl-1">   </span><span class="hl-3">assign</span><span class="hl-1"> prod_tap_1x2d2 = tap_1 * </span><span class="hl-8">2&#39;d2</span><span class="hl-1">;</span><br/><span class="hl-1">   </span><span class="hl-3">assign</span><span class="hl-1"> prod_tap_2x2d3 = tap_2 * </span><span class="hl-8">2&#39;d3</span><span class="hl-1">;</span><br/><span class="hl-1">   </span><span class="hl-3">assign</span><span class="hl-1"> prod_tap_3x3d4 = tap_3 * </span><span class="hl-8">3&#39;d4</span><span class="hl-1">;</span><br/><span class="hl-1">   </span><span class="hl-3">assign</span><span class="hl-1"> rounded = </span><span class="hl-8">11</span><span class="hl-1">&#39;((sum + (</span><span class="hl-8">12&#39;d1</span><span class="hl-1">&lt;&lt;(</span><span class="hl-8">2</span><span class="hl-1">-</span><span class="hl-8">1</span><span class="hl-1">)))&gt;&gt;&gt;</span><span class="hl-8">2</span><span class="hl-1">);</span><br/><span class="hl-1">   </span><span class="hl-3">assign</span><span class="hl-1"> saturated = (rounded &gt; </span><span class="hl-8">11</span><span class="hl-1">&#39;sd255) ? </span><span class="hl-8">9</span><span class="hl-1">&#39;sd255 :</span><br/><span class="hl-1">                       ((rounded &lt; -</span><span class="hl-8">11</span><span class="hl-1">&#39;sd256) ? -</span><span class="hl-8">9</span><span class="hl-1">&#39;sd256 : </span><span class="hl-8">9</span><span class="hl-1">&#39;(rounded));</span><br/><br/><span class="hl-1">   always_ff @( </span><span class="hl-3">posedge</span><span class="hl-1"> clk  </span><span class="hl-3">or</span><span class="hl-1"> </span><span class="hl-3">negedge</span><span class="hl-1"> rst_b )</span><br/><span class="hl-1">     </span><span class="hl-3">if</span><span class="hl-1">(!rst_b)</span><br/><span class="hl-1">        </span><span class="hl-3">begin</span><br/><span class="hl-1">           tap_0 &lt;= </span><span class="hl-8">&#39;d0</span><span class="hl-1">;</span><br/><span class="hl-1">           tap_1 &lt;= </span><span class="hl-8">&#39;d0</span><span class="hl-1">;</span><br/><span class="hl-1">           tap_2 &lt;= </span><span class="hl-8">&#39;d0</span><span class="hl-1">;</span><br/><span class="hl-1">           tap_3 &lt;= </span><span class="hl-8">&#39;d0</span><span class="hl-1">;</span><br/><span class="hl-1">           sum &lt;= </span><span class="hl-8">&#39;d0</span><span class="hl-1">;</span><br/><span class="hl-1">           data_out &lt;= </span><span class="hl-8">&#39;d0</span><span class="hl-1">;</span><br/><span class="hl-1">        </span><span class="hl-3">end</span><br/><span class="hl-1">      </span><span class="hl-3">else</span><span class="hl-1"> </span><span class="hl-3">if</span><span class="hl-1">(en)</span><br/><span class="hl-1">        </span><span class="hl-3">begin</span><br/><span class="hl-1">           tap_0 &lt;= data_in;</span><br/><span class="hl-1">           tap_1 &lt;= tap_0;</span><br/><span class="hl-1">           tap_2 &lt;= tap_1;</span><br/><span class="hl-1">           tap_3 &lt;= tap_2;</span><br/><span class="hl-1">           sum &lt;= </span><span class="hl-8">12</span><span class="hl-1">&#39;(prod_tap_0x1d1) + </span><span class="hl-8">12</span><span class="hl-1">&#39;(prod_tap_1x2d2) + </span><span class="hl-8">12</span><span class="hl-1">&#39;(prod_tap_2x2d3) + </span><span class="hl-8">12</span><span class="hl-1">&#39;(prod_tap_3x3d4);</span><br/><span class="hl-1">           data_out &lt;= saturated;</span><br/><span class="hl-1">        </span><span class="hl-3">end</span><br/><br/><br/><span class="hl-3">endmodule</span><br/><span class="hl-6">/* verilator lint_on WIDTH */</span><span class="hl-1">        </span><br/>
</code><button>Copy</button></pre>
<a id="md:how-to-generate-the-typedoc-documentation" class="tsd-anchor"></a><h3><a href="#md:how-to-generate-the-typedoc-documentation">How to generate the TypeDoc documentation</a></h3><a id="md:generating" class="tsd-anchor"></a><h4><a href="#md:generating">Generating</a></h4><pre><code class="language-bash"><span class="hl-0">$</span><span class="hl-1"> </span><span class="hl-2">cd</span><span class="hl-1"> </span><span class="hl-2">~/TSSV</span><br/><span class="hl-0">$</span><span class="hl-1"> </span><span class="hl-2">npx</span><span class="hl-1"> </span><span class="hl-2">typedoc</span><span class="hl-1"> </span><span class="hl-3">--plugin</span><span class="hl-1"> </span><span class="hl-2">typedoc-plugin-missing-exports</span><span class="hl-1"> </span><span class="hl-3">--out</span><span class="hl-1"> </span><span class="hl-2">docs</span><span class="hl-1"> </span><span class="hl-2">ts/src/</span><span class="hl-3">**</span><span class="hl-2">/</span><span class="hl-3">*</span><span class="hl-2">.ts</span>
</code><button>Copy</button></pre>
<a id="md:viewing-the-typedoc-documentation" class="tsd-anchor"></a><h4><a href="#md:viewing-the-typedoc-documentation">Viewing the TypeDoc Documentation</a></h4><p><a href="https://avonancken.github.io/TSSV/index.html">The TSSV TypeDoc generated Github Page can be accessed here</a></p>
<a id="md:next-steps" class="tsd-anchor"></a><h3><a href="#md:next-steps">Next Steps</a></h3><ul>
<li>implement addCombinationalAlways()</li>
<li>implement addSeqentialAlways()</li>
<li>implement addMemory()</li>
<li>implement submodule instantiation and binding</li>
<li>implement standard interfaces and signal bundles</li>
<li>implement Control Register generator</li>
<li>Decide approach to Bus fabrics and standardized interconnect</li>
</ul>
</div></div><div class="col-sidebar"><div class="page-menu"><div class="tsd-navigation settings"><details class="tsd-index-accordion"><summary class="tsd-accordion-summary"><h3><svg width="20" height="20" viewBox="0 0 24 24" fill="none"><use href="assets/icons.svg#icon-chevronDown"></use></svg>Settings</h3></summary><div class="tsd-accordion-details"><div class="tsd-filter-visibility"><h4 class="uppercase">Member Visibility</h4><form><ul id="tsd-filter-options"><li class="tsd-filter-item"><label class="tsd-filter-input"><input type="checkbox" id="tsd-filter-protected" name="protected"/><svg width="32" height="32" viewBox="0 0 32 32" aria-hidden="true"><rect class="tsd-checkbox-background" width="30" height="30" x="1" y="1" rx="6" fill="none"></rect><path class="tsd-checkbox-checkmark" d="M8.35422 16.8214L13.2143 21.75L24.6458 10.25" stroke="none" stroke-width="3.5" stroke-linejoin="round" fill="none"></path></svg><span>Protected</span></label></li><li class="tsd-filter-item"><label class="tsd-filter-input"><input type="checkbox" id="tsd-filter-private" name="private"/><svg width="32" height="32" viewBox="0 0 32 32" aria-hidden="true"><rect class="tsd-checkbox-background" width="30" height="30" x="1" y="1" rx="6" fill="none"></rect><path class="tsd-checkbox-checkmark" d="M8.35422 16.8214L13.2143 21.75L24.6458 10.25" stroke="none" stroke-width="3.5" stroke-linejoin="round" fill="none"></path></svg><span>Private</span></label></li><li class="tsd-filter-item"><label class="tsd-filter-input"><input type="checkbox" id="tsd-filter-inherited" name="inherited" checked/><svg width="32" height="32" viewBox="0 0 32 32" aria-hidden="true"><rect class="tsd-checkbox-background" width="30" height="30" x="1" y="1" rx="6" fill="none"></rect><path class="tsd-checkbox-checkmark" d="M8.35422 16.8214L13.2143 21.75L24.6458 10.25" stroke="none" stroke-width="3.5" stroke-linejoin="round" fill="none"></path></svg><span>Inherited</span></label></li><li class="tsd-filter-item"><label class="tsd-filter-input"><input type="checkbox" id="tsd-filter-external" name="external"/><svg width="32" height="32" viewBox="0 0 32 32" aria-hidden="true"><rect class="tsd-checkbox-background" width="30" height="30" x="1" y="1" rx="6" fill="none"></rect><path class="tsd-checkbox-checkmark" d="M8.35422 16.8214L13.2143 21.75L24.6458 10.25" stroke="none" stroke-width="3.5" stroke-linejoin="round" fill="none"></path></svg><span>External</span></label></li></ul></form></div><div class="tsd-theme-toggle"><h4 class="uppercase">Theme</h4><select id="tsd-theme"><option value="os">OS</option><option value="light">Light</option><option value="dark">Dark</option></select></div></div></details></div><details open class="tsd-index-accordion tsd-page-navigation"><summary class="tsd-accordion-summary"><h3><svg width="20" height="20" viewBox="0 0 24 24" fill="none"><use href="assets/icons.svg#icon-chevronDown"></use></svg>On This Page</h3></summary><div class="tsd-accordion-details"><a href="#md:tssv--typescript-systemverilog"><span>TSSV  (<wbr/>Type<wbr/>Script <wbr/>System<wbr/>Verilog)</span></a><ul><li><a href="#md:run-the-demo--fir-module"><span>Run the demo  (FIR <wbr/>Module)</span></a></li><li><ul><li><a href="#md:installation"><span>Installation</span></a></li><li><a href="#md:run-procedure"><span>Run <wbr/>Procedure</span></a></li></ul></li><li><a href="#md:run-eslint"><span>Run ESLint</span></a></li><li><a href="#md:run-verilator"><span>Run <wbr/>Verilator</span></a></li><li><ul><li><a href="#md:installation-1"><span>Installation</span></a></li><li><a href="#md:run-procedure-1"><span>Run <wbr/>Procedure</span></a></li></ul></li><li><a href="#md:the-implementation-of-the-example-simple-fir-filter-module"><span>The <wbr/>Implementation of the example simple FIR <wbr/>Filter module</span></a></li><li><a href="#md:the-test-program-to-use-the-example-fir-filter-module-to-generate-3-example-systemverilog-fir-filter-modules"><span>The test program to use the example FIR filter module to generate 3 example <wbr/>System<wbr/>Verilog FIR filter modules</span></a></li><li><a href="#md:the-output-of-the-test-program--3-systemverilog-fir-filter-modules"><span>The output of the test program  (3 <wbr/>System<wbr/>Verilog FIR filter modules)</span></a></li><li><ul><li><a href="#md:example-1"><span>Example #1</span></a></li></ul></li><li><a href="#md:how-to-generate-the-typedoc-documentation"><span>How to generate the <wbr/>Type<wbr/>Doc documentation</span></a></li><li><ul><li><a href="#md:generating"><span>Generating</span></a></li><li><a href="#md:viewing-the-typedoc-documentation"><span>Viewing the <wbr/>Type<wbr/>Doc <wbr/>Documentation</span></a></li></ul></li><li><a href="#md:next-steps"><span>Next <wbr/>Steps</span></a></li></ul></div></details></div><div class="site-menu"><nav class="tsd-navigation"><a href="index.html" class="current"><svg class="tsd-kind-icon" viewBox="0 0 24 24"><use href="assets/icons.svg#icon-1"></use></svg><span>TSSV</span></a><ul class="tsd-small-nested-navigation" id="tsd-nav-container" data-base="."><li>Loading...</li></ul></nav></div></div></div><div class="tsd-generator"><p>Generated using <a href="https://typedoc.org/" target="_blank">TypeDoc</a></p></div><div class="overlay"></div></body></html>