
# âš™ï¸ Sobel Edge Detection on FPGA

This project implements the Sobel edge detection algorithm on an FPGA platform using hardware description language (HDL). It performs real-time detection of edges in grayscale images by approximating intensity gradients using convolution with Sobel kernels.

---

## ğŸ¯ Objective

Detect image edges based on gradient magnitude and highlight them in a binary output image using hardware-accelerated logic.

---

## ğŸ“ Sobel Kernels

**Gx**:
```
+1  0  -1
+2  0  -2
+1  0  -1
```

**Gy**:
```
-1  -2  -1
 0   0   0
+1  +2  +1
```

---

## ğŸ§® Edge Computation

```
|G| = |Gx| + |Gy|
```

Apply threshold `T`:
- If `|G| > T`: output = 1
- Else: output = 0

---

## ğŸ–¥ Input/Output

- **Input**: Grayscale image (8-bit)
- **Output**: Binary edge map (1-bit per pixel)

---

## ğŸ”§ Implementation

- Sliding 3Ã—3 pixel window
- HDL modules:
  - Input buffer
  - Convolution engine
  - Threshold unit
- Designed for synthesis on mid-range FPGAs

---

## ğŸ§ª Testing

- Simulated with known grayscale input patterns
- Validated against software-based (OpenCV) Sobel results

---

## ğŸ›  Tools

- Language: VHDL / Verilog
- Toolchain: Xilinx Vivado, Intel Quartus

---

## ğŸ“„ License

MIT License â€“ Educational use only

---

## ğŸ‘¨â€ğŸ’» Author

Developed as part of an image processing and FPGA hardware acceleration project.
