#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000024c12c307e0 .scope module, "matrix_tb" "matrix_tb" 2 61;
 .timescale -9 -11;
v0000024c12ccdd10_0 .var "clk", 0 0;
v0000024c12ccf6b0_0 .var/i "clock_count", 31 0;
v0000024c12ccecb0_0 .var/s "data_inA", 511 0;
v0000024c12cce670_0 .var/s "data_inB", 511 0;
v0000024c12ccdc70_0 .var/s "data_out", 1215 0;
v0000024c12ccfa70_0 .net "done0", 0 0, v0000024c12c60c80_0;  1 drivers
v0000024c12ccf610_0 .net "done1", 0 0, v0000024c12ccc660_0;  1 drivers
v0000024c12ccef30_0 .net "done2", 0 0, v0000024c12ccc5c0_0;  1 drivers
v0000024c12ccf2f0_0 .net "done3", 0 0, v0000024c12ccd2e0_0;  1 drivers
v0000024c12ccefd0_0 .var/i "i", 31 0;
v0000024c12ccf750_0 .var/i "j", 31 0;
v0000024c12ccde50_0 .var/i "k", 31 0;
v0000024c12ccddb0_0 .net/s "mac_out0", 18 0, v0000024c12c60460_0;  1 drivers
v0000024c12cce490_0 .net/s "mac_out1", 18 0, v0000024c12ccc200_0;  1 drivers
v0000024c12cce5d0_0 .net/s "mac_out2", 18 0, v0000024c12ccbd00_0;  1 drivers
v0000024c12cce850_0 .net/s "mac_out3", 18 0, v0000024c12ccd7e0_0;  1 drivers
v0000024c12ccdef0_0 .var "macc_clear", 0 0;
v0000024c12cce8f0 .array/s "matA", 63 0, 7 0;
v0000024c12cce170 .array/s "matB", 63 0, 7 0;
v0000024c12ccdf90 .array/s "matrixC", 63 0, 18 0;
v0000024c12cce030 .array/s "result_matrix", 63 0, 18 0;
v0000024c12cce0d0_0 .var "rst", 0 0;
v0000024c12cce710_0 .var "start", 0 0;
L_0000024c12cce530 .part v0000024c12ccecb0_0, 0, 8;
L_0000024c12ccf110 .part v0000024c12cce670_0, 0, 8;
L_0000024c12cced50 .part v0000024c12ccecb0_0, 8, 8;
L_0000024c12ccf250 .part v0000024c12cce670_0, 8, 8;
L_0000024c12ccf4d0 .part v0000024c12ccecb0_0, 16, 8;
L_0000024c12ccf570 .part v0000024c12cce670_0, 16, 8;
L_0000024c12cd0810 .part v0000024c12ccecb0_0, 24, 8;
L_0000024c12cd0950 .part v0000024c12cce670_0, 24, 8;
S_0000024c12c6d950 .scope module, "MAC0" "MAC" 2 101, 2 13 0, S_0000024c12c307e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "inA";
    .port_info 1 /INPUT 8 "inB";
    .port_info 2 /INPUT 1 "macc_clear";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "start";
    .port_info 5 /OUTPUT 19 "out";
    .port_info 6 /OUTPUT 1 "done";
v0000024c12c60d20_0 .net/s *"_ivl_0", 18 0, L_0000024c12cce7b0;  1 drivers
v0000024c12c610e0_0 .net/s *"_ivl_2", 18 0, L_0000024c12ccf1b0;  1 drivers
v0000024c12c61040_0 .net/s "add_out", 18 0, L_0000024c12cce350;  1 drivers
v0000024c12c61180_0 .net "clk", 0 0, v0000024c12ccdd10_0;  1 drivers
v0000024c12c60c80_0 .var "done", 0 0;
v0000024c12c60960_0 .net/s "inA", 7 0, L_0000024c12cce530;  1 drivers
v0000024c12c60dc0_0 .net/s "inB", 7 0, L_0000024c12ccf110;  1 drivers
v0000024c12c61220_0 .net "macc_clear", 0 0, v0000024c12ccdef0_0;  1 drivers
v0000024c12c606e0_0 .net/s "mult_out", 18 0, L_0000024c12ccedf0;  1 drivers
v0000024c12c60780_0 .net/s "mux_out", 18 0, L_0000024c12cce3f0;  1 drivers
v0000024c12c60460_0 .var/s "out", 18 0;
v0000024c12c60500_0 .net "start", 0 0, v0000024c12cce710_0;  1 drivers
E_0000024c12c71360 .event posedge, v0000024c12c61180_0;
L_0000024c12cce7b0 .extend/s 19, L_0000024c12cce530;
L_0000024c12ccf1b0 .extend/s 19, L_0000024c12ccf110;
L_0000024c12ccedf0 .arith/mult 19, L_0000024c12cce7b0, L_0000024c12ccf1b0;
L_0000024c12cce350 .arith/sum 19, L_0000024c12ccedf0, v0000024c12c60460_0;
S_0000024c12c721c0 .scope module, "mux0" "mux2x1" 2 28, 2 3 0, S_0000024c12c6d950;
 .timescale -9 -11;
    .port_info 0 /INPUT 19 "a";
    .port_info 1 /INPUT 19 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 19 "muxout";
v0000024c12c60320_0 .net/s "a", 18 0, L_0000024c12cce350;  alias, 1 drivers
v0000024c12c60be0_0 .net/s "b", 18 0, L_0000024c12ccedf0;  alias, 1 drivers
v0000024c12c60fa0_0 .net/s "muxout", 18 0, L_0000024c12cce3f0;  alias, 1 drivers
v0000024c12c60a00_0 .net "sel", 0 0, v0000024c12ccdef0_0;  alias, 1 drivers
L_0000024c12cce3f0 .functor MUXZ 19, L_0000024c12cce350, L_0000024c12ccedf0, v0000024c12ccdef0_0, C4<>;
S_0000024c12c77690 .scope module, "MAC1" "MAC" 2 111, 2 13 0, S_0000024c12c307e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "inA";
    .port_info 1 /INPUT 8 "inB";
    .port_info 2 /INPUT 1 "macc_clear";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "start";
    .port_info 5 /OUTPUT 19 "out";
    .port_info 6 /OUTPUT 1 "done";
v0000024c12ccc520_0 .net/s *"_ivl_0", 18 0, L_0000024c12cce990;  1 drivers
v0000024c12ccce80_0 .net/s *"_ivl_2", 18 0, L_0000024c12ccea30;  1 drivers
v0000024c12ccbc60_0 .net/s "add_out", 18 0, L_0000024c12cceb70;  1 drivers
v0000024c12ccd380_0 .net "clk", 0 0, v0000024c12ccdd10_0;  alias, 1 drivers
v0000024c12ccc660_0 .var "done", 0 0;
v0000024c12ccc7a0_0 .net/s "inA", 7 0, L_0000024c12cced50;  1 drivers
v0000024c12ccc980_0 .net/s "inB", 7 0, L_0000024c12ccf250;  1 drivers
v0000024c12ccbbc0_0 .net "macc_clear", 0 0, v0000024c12ccdef0_0;  alias, 1 drivers
v0000024c12ccca20_0 .net/s "mult_out", 18 0, L_0000024c12ccead0;  1 drivers
v0000024c12cccac0_0 .net/s "mux_out", 18 0, L_0000024c12ccec10;  1 drivers
v0000024c12ccc200_0 .var/s "out", 18 0;
v0000024c12ccc840_0 .net "start", 0 0, v0000024c12cce710_0;  alias, 1 drivers
L_0000024c12cce990 .extend/s 19, L_0000024c12cced50;
L_0000024c12ccea30 .extend/s 19, L_0000024c12ccf250;
L_0000024c12ccead0 .arith/mult 19, L_0000024c12cce990, L_0000024c12ccea30;
L_0000024c12cceb70 .arith/sum 19, L_0000024c12ccead0, v0000024c12ccc200_0;
S_0000024c12c78480 .scope module, "mux0" "mux2x1" 2 28, 2 3 0, S_0000024c12c77690;
 .timescale -9 -11;
    .port_info 0 /INPUT 19 "a";
    .port_info 1 /INPUT 19 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 19 "muxout";
v0000024c12c605a0_0 .net/s "a", 18 0, L_0000024c12cceb70;  alias, 1 drivers
v0000024c12c60640_0 .net/s "b", 18 0, L_0000024c12ccead0;  alias, 1 drivers
v0000024c12c60820_0 .net/s "muxout", 18 0, L_0000024c12ccec10;  alias, 1 drivers
v0000024c12c608c0_0 .net "sel", 0 0, v0000024c12ccdef0_0;  alias, 1 drivers
L_0000024c12ccec10 .functor MUXZ 19, L_0000024c12cceb70, L_0000024c12ccead0, v0000024c12ccdef0_0, C4<>;
S_0000024c12c37380 .scope module, "MAC2" "MAC" 2 121, 2 13 0, S_0000024c12c307e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "inA";
    .port_info 1 /INPUT 8 "inB";
    .port_info 2 /INPUT 1 "macc_clear";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "start";
    .port_info 5 /OUTPUT 19 "out";
    .port_info 6 /OUTPUT 1 "done";
v0000024c12cccfc0_0 .net/s *"_ivl_0", 18 0, L_0000024c12ccf930;  1 drivers
v0000024c12ccd420_0 .net/s *"_ivl_2", 18 0, L_0000024c12ccf890;  1 drivers
v0000024c12cccca0_0 .net/s "add_out", 18 0, L_0000024c12ccf430;  1 drivers
v0000024c12cccf20_0 .net "clk", 0 0, v0000024c12ccdd10_0;  alias, 1 drivers
v0000024c12ccc5c0_0 .var "done", 0 0;
v0000024c12ccd600_0 .net/s "inA", 7 0, L_0000024c12ccf4d0;  1 drivers
v0000024c12ccd740_0 .net/s "inB", 7 0, L_0000024c12ccf570;  1 drivers
v0000024c12ccd6a0_0 .net "macc_clear", 0 0, v0000024c12ccdef0_0;  alias, 1 drivers
v0000024c12cccd40_0 .net/s "mult_out", 18 0, L_0000024c12ccf390;  1 drivers
v0000024c12ccc8e0_0 .net/s "mux_out", 18 0, L_0000024c12ccf7f0;  1 drivers
v0000024c12ccbd00_0 .var/s "out", 18 0;
v0000024c12ccc3e0_0 .net "start", 0 0, v0000024c12cce710_0;  alias, 1 drivers
L_0000024c12ccf930 .extend/s 19, L_0000024c12ccf4d0;
L_0000024c12ccf890 .extend/s 19, L_0000024c12ccf570;
L_0000024c12ccf390 .arith/mult 19, L_0000024c12ccf930, L_0000024c12ccf890;
L_0000024c12ccf430 .arith/sum 19, L_0000024c12ccf390, v0000024c12ccbd00_0;
S_0000024c12c37510 .scope module, "mux0" "mux2x1" 2 28, 2 3 0, S_0000024c12c37380;
 .timescale -9 -11;
    .port_info 0 /INPUT 19 "a";
    .port_info 1 /INPUT 19 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 19 "muxout";
v0000024c12cccb60_0 .net/s "a", 18 0, L_0000024c12ccf430;  alias, 1 drivers
v0000024c12ccc2a0_0 .net/s "b", 18 0, L_0000024c12ccf390;  alias, 1 drivers
v0000024c12ccc700_0 .net/s "muxout", 18 0, L_0000024c12ccf7f0;  alias, 1 drivers
v0000024c12cccc00_0 .net "sel", 0 0, v0000024c12ccdef0_0;  alias, 1 drivers
L_0000024c12ccf7f0 .functor MUXZ 19, L_0000024c12ccf430, L_0000024c12ccf390, v0000024c12ccdef0_0, C4<>;
S_0000024c12c35b00 .scope module, "MAC3" "MAC" 2 131, 2 13 0, S_0000024c12c307e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "inA";
    .port_info 1 /INPUT 8 "inB";
    .port_info 2 /INPUT 1 "macc_clear";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "start";
    .port_info 5 /OUTPUT 19 "out";
    .port_info 6 /OUTPUT 1 "done";
v0000024c12ccd240_0 .net/s *"_ivl_0", 18 0, L_0000024c12ccfeb0;  1 drivers
v0000024c12cccde0_0 .net/s *"_ivl_2", 18 0, L_0000024c12cd0d10;  1 drivers
v0000024c12ccc0c0_0 .net/s "add_out", 18 0, L_0000024c12cd1a30;  1 drivers
v0000024c12ccd100_0 .net "clk", 0 0, v0000024c12ccdd10_0;  alias, 1 drivers
v0000024c12ccd2e0_0 .var "done", 0 0;
v0000024c12ccd4c0_0 .net/s "inA", 7 0, L_0000024c12cd0810;  1 drivers
v0000024c12ccd560_0 .net/s "inB", 7 0, L_0000024c12cd0950;  1 drivers
v0000024c12ccbe40_0 .net "macc_clear", 0 0, v0000024c12ccdef0_0;  alias, 1 drivers
v0000024c12ccd880_0 .net/s "mult_out", 18 0, L_0000024c12cd08b0;  1 drivers
v0000024c12ccbee0_0 .net/s "mux_out", 18 0, L_0000024c12cd12b0;  1 drivers
v0000024c12ccd7e0_0 .var/s "out", 18 0;
v0000024c12ccd920_0 .net "start", 0 0, v0000024c12cce710_0;  alias, 1 drivers
L_0000024c12ccfeb0 .extend/s 19, L_0000024c12cd0810;
L_0000024c12cd0d10 .extend/s 19, L_0000024c12cd0950;
L_0000024c12cd08b0 .arith/mult 19, L_0000024c12ccfeb0, L_0000024c12cd0d10;
L_0000024c12cd1a30 .arith/sum 19, L_0000024c12cd08b0, v0000024c12ccd7e0_0;
S_0000024c12c35c90 .scope module, "mux0" "mux2x1" 2 28, 2 3 0, S_0000024c12c35b00;
 .timescale -9 -11;
    .port_info 0 /INPUT 19 "a";
    .port_info 1 /INPUT 19 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 19 "muxout";
v0000024c12ccd060_0 .net/s "a", 18 0, L_0000024c12cd1a30;  alias, 1 drivers
v0000024c12ccd1a0_0 .net/s "b", 18 0, L_0000024c12cd08b0;  alias, 1 drivers
v0000024c12ccc480_0 .net/s "muxout", 18 0, L_0000024c12cd12b0;  alias, 1 drivers
v0000024c12ccbda0_0 .net "sel", 0 0, v0000024c12ccdef0_0;  alias, 1 drivers
L_0000024c12cd12b0 .functor MUXZ 19, L_0000024c12cd1a30, L_0000024c12cd08b0, v0000024c12ccdef0_0, C4<>;
S_0000024c12c02ce0 .scope module, "RAM0" "matrix_RAM" 2 79, 2 44 0, S_0000024c12c307e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 512 "data_in";
    .port_info 3 /OUTPUT 512 "data_out";
P_0000024c12c71560 .param/l "WIDTH" 0 2 44, +C4<00000000000000000000000000001000>;
v0000024c12ccda60_0 .net "clk", 0 0, v0000024c12ccdd10_0;  alias, 1 drivers
v0000024c12ccd9c0_0 .net/s "data_in", 511 0, v0000024c12ccecb0_0;  1 drivers
v0000024c12ccbf80_0 .var/s "data_out", 511 0;
v0000024c12ccc020_0 .net "rst", 0 0, v0000024c12cce0d0_0;  1 drivers
S_0000024c12c02e70 .scope module, "RAM1" "matrix_RAM" 2 86, 2 44 0, S_0000024c12c307e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 512 "data_in";
    .port_info 3 /OUTPUT 512 "data_out";
P_0000024c12c6e0e0 .param/l "WIDTH" 0 2 44, +C4<00000000000000000000000000001000>;
v0000024c12ccc160_0 .net "clk", 0 0, v0000024c12ccdd10_0;  alias, 1 drivers
v0000024c12ccc340_0 .net/s "data_in", 511 0, v0000024c12cce670_0;  1 drivers
v0000024c12ccee90_0 .var/s "data_out", 511 0;
v0000024c12ccf070_0 .net "rst", 0 0, v0000024c12cce0d0_0;  alias, 1 drivers
S_0000024c12ccfb90 .scope module, "RAM2" "matrix_RAM" 2 93, 2 44 0, S_0000024c12c307e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1216 "data_in";
    .port_info 3 /OUTPUT 1216 "data_out";
P_0000024c12c6e1a0 .param/l "WIDTH" 0 2 44, +C4<00000000000000000000000000010011>;
v0000024c12ccdbd0_0 .net "clk", 0 0, v0000024c12ccdd10_0;  alias, 1 drivers
v0000024c12cce2b0_0 .net/s "data_in", 1215 0, v0000024c12ccdc70_0;  1 drivers
v0000024c12ccf9d0_0 .var/s "data_out", 1215 0;
v0000024c12cce210_0 .net "rst", 0 0, v0000024c12cce0d0_0;  alias, 1 drivers
    .scope S_0000024c12c02ce0;
T_0 ;
    %wait E_0000024c12c71360;
    %load/vec4 v0000024c12ccc020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v0000024c12ccbf80_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000024c12ccd9c0_0;
    %assign/vec4 v0000024c12ccbf80_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000024c12c02e70;
T_1 ;
    %wait E_0000024c12c71360;
    %load/vec4 v0000024c12ccf070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v0000024c12ccee90_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000024c12ccc340_0;
    %assign/vec4 v0000024c12ccee90_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000024c12ccfb90;
T_2 ;
    %wait E_0000024c12c71360;
    %load/vec4 v0000024c12cce210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1216;
    %assign/vec4 v0000024c12ccf9d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000024c12cce2b0_0;
    %assign/vec4 v0000024c12ccf9d0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000024c12c6d950;
T_3 ;
    %wait E_0000024c12c71360;
    %load/vec4 v0000024c12c61220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0000024c12c60460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024c12c60c80_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000024c12c60500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000024c12c60780_0;
    %assign/vec4 v0000024c12c60460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024c12c60c80_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024c12c60c80_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000024c12c77690;
T_4 ;
    %wait E_0000024c12c71360;
    %load/vec4 v0000024c12ccbbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0000024c12ccc200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024c12ccc660_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000024c12ccc840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000024c12cccac0_0;
    %assign/vec4 v0000024c12ccc200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024c12ccc660_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024c12ccc660_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000024c12c37380;
T_5 ;
    %wait E_0000024c12c71360;
    %load/vec4 v0000024c12ccd6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0000024c12ccbd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024c12ccc5c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000024c12ccc3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000024c12ccc8e0_0;
    %assign/vec4 v0000024c12ccbd00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024c12ccc5c0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024c12ccc5c0_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000024c12c35b00;
T_6 ;
    %wait E_0000024c12c71360;
    %load/vec4 v0000024c12ccbe40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0000024c12ccd7e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024c12ccd2e0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000024c12ccd920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000024c12ccbee0_0;
    %assign/vec4 v0000024c12ccd7e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024c12ccd2e0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024c12ccd2e0_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000024c12c307e0;
T_7 ;
    %delay 500, 0;
    %load/vec4 v0000024c12ccdd10_0;
    %inv;
    %store/vec4 v0000024c12ccdd10_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0000024c12c307e0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c12ccdd10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024c12ccdef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024c12cce0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c12cce710_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024c12ccf6b0_0, 0, 32;
    %vpi_call 2 152 "$readmemb", "ram_a_init.txt", v0000024c12cce8f0 {0 0 0};
    %vpi_call 2 153 "$readmemb", "ram_b_init.txt", v0000024c12cce170 {0 0 0};
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c12cce0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c12ccdef0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024c12ccefd0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000024c12ccefd0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024c12ccf750_0, 0, 32;
T_8.2 ;
    %load/vec4 v0000024c12ccf750_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 19;
    %load/vec4 v0000024c12ccefd0_0;
    %muli 8, 0, 32;
    %load/vec4 v0000024c12ccf750_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000024c12ccdf90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024c12ccde50_0, 0, 32;
T_8.4 ;
    %load/vec4 v0000024c12ccde50_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_8.5, 5;
    %load/vec4 v0000024c12ccefd0_0;
    %muli 8, 0, 32;
    %load/vec4 v0000024c12ccf750_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000024c12ccdf90, 4;
    %load/vec4 v0000024c12ccde50_0;
    %muli 8, 0, 32;
    %load/vec4 v0000024c12ccefd0_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000024c12cce8f0, 4;
    %pad/s 19;
    %load/vec4 v0000024c12ccf750_0;
    %muli 8, 0, 32;
    %load/vec4 v0000024c12ccde50_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000024c12cce170, 4;
    %pad/s 19;
    %mul;
    %add;
    %load/vec4 v0000024c12ccefd0_0;
    %muli 8, 0, 32;
    %load/vec4 v0000024c12ccf750_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000024c12ccdf90, 4, 0;
    %load/vec4 v0000024c12ccde50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024c12ccde50_0, 0, 32;
    %jmp T_8.4;
T_8.5 ;
    %load/vec4 v0000024c12ccf750_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024c12ccf750_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %load/vec4 v0000024c12ccefd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024c12ccefd0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024c12cce710_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024c12ccf750_0, 0, 32;
T_8.6 ;
    %load/vec4 v0000024c12ccf750_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_8.7, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024c12ccefd0_0, 0, 32;
T_8.8 ;
    %load/vec4 v0000024c12ccefd0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_8.9, 5;
    %pushi/vec4 0, 0, 19;
    %load/vec4 v0000024c12ccefd0_0;
    %muli 8, 0, 32;
    %load/vec4 v0000024c12ccf750_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000024c12cce030, 4, 0;
    %pushi/vec4 0, 0, 19;
    %load/vec4 v0000024c12ccefd0_0;
    %addi 1, 0, 32;
    %muli 8, 0, 32;
    %load/vec4 v0000024c12ccf750_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000024c12cce030, 4, 0;
    %pushi/vec4 0, 0, 19;
    %load/vec4 v0000024c12ccefd0_0;
    %addi 2, 0, 32;
    %muli 8, 0, 32;
    %load/vec4 v0000024c12ccf750_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000024c12cce030, 4, 0;
    %pushi/vec4 0, 0, 19;
    %load/vec4 v0000024c12ccefd0_0;
    %addi 3, 0, 32;
    %muli 8, 0, 32;
    %load/vec4 v0000024c12ccf750_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000024c12cce030, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024c12ccde50_0, 0, 32;
T_8.10 ;
    %load/vec4 v0000024c12ccde50_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_8.11, 5;
    %load/vec4 v0000024c12ccde50_0;
    %muli 8, 0, 32;
    %load/vec4 v0000024c12ccefd0_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000024c12cce8f0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024c12ccecb0_0, 4, 8;
    %load/vec4 v0000024c12ccf750_0;
    %muli 8, 0, 32;
    %load/vec4 v0000024c12ccde50_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000024c12cce170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024c12cce670_0, 4, 8;
    %load/vec4 v0000024c12ccde50_0;
    %muli 8, 0, 32;
    %load/vec4 v0000024c12ccefd0_0;
    %addi 1, 0, 32;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000024c12cce8f0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024c12ccecb0_0, 4, 8;
    %load/vec4 v0000024c12ccf750_0;
    %muli 8, 0, 32;
    %load/vec4 v0000024c12ccde50_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000024c12cce170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024c12cce670_0, 4, 8;
    %load/vec4 v0000024c12ccde50_0;
    %muli 8, 0, 32;
    %load/vec4 v0000024c12ccefd0_0;
    %addi 2, 0, 32;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000024c12cce8f0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024c12ccecb0_0, 4, 8;
    %load/vec4 v0000024c12ccf750_0;
    %muli 8, 0, 32;
    %load/vec4 v0000024c12ccde50_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000024c12cce170, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024c12cce670_0, 4, 8;
    %load/vec4 v0000024c12ccde50_0;
    %muli 8, 0, 32;
    %load/vec4 v0000024c12ccefd0_0;
    %addi 3, 0, 32;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000024c12cce8f0, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024c12ccecb0_0, 4, 8;
    %load/vec4 v0000024c12ccf750_0;
    %muli 8, 0, 32;
    %load/vec4 v0000024c12ccde50_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000024c12cce170, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024c12cce670_0, 4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024c12ccdef0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c12ccdef0_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0000024c12ccfa70_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_8.16, 11;
    %load/vec4 v0000024c12ccf610_0;
    %and;
T_8.16;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_8.15, 10;
    %load/vec4 v0000024c12ccef30_0;
    %and;
T_8.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.14, 9;
    %load/vec4 v0000024c12ccf2f0_0;
    %and;
T_8.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %load/vec4 v0000024c12ccefd0_0;
    %muli 8, 0, 32;
    %load/vec4 v0000024c12ccf750_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000024c12cce030, 4;
    %load/vec4 v0000024c12ccddb0_0;
    %add;
    %load/vec4 v0000024c12ccefd0_0;
    %muli 8, 0, 32;
    %load/vec4 v0000024c12ccf750_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000024c12cce030, 4, 0;
    %load/vec4 v0000024c12ccefd0_0;
    %addi 1, 0, 32;
    %muli 8, 0, 32;
    %load/vec4 v0000024c12ccf750_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000024c12cce030, 4;
    %load/vec4 v0000024c12cce490_0;
    %add;
    %load/vec4 v0000024c12ccefd0_0;
    %addi 1, 0, 32;
    %muli 8, 0, 32;
    %load/vec4 v0000024c12ccf750_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000024c12cce030, 4, 0;
    %load/vec4 v0000024c12ccefd0_0;
    %addi 2, 0, 32;
    %muli 8, 0, 32;
    %load/vec4 v0000024c12ccf750_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000024c12cce030, 4;
    %load/vec4 v0000024c12cce5d0_0;
    %add;
    %load/vec4 v0000024c12ccefd0_0;
    %addi 2, 0, 32;
    %muli 8, 0, 32;
    %load/vec4 v0000024c12ccf750_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000024c12cce030, 4, 0;
    %load/vec4 v0000024c12ccefd0_0;
    %addi 3, 0, 32;
    %muli 8, 0, 32;
    %load/vec4 v0000024c12ccf750_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000024c12cce030, 4;
    %load/vec4 v0000024c12cce850_0;
    %add;
    %load/vec4 v0000024c12ccefd0_0;
    %addi 3, 0, 32;
    %muli 8, 0, 32;
    %load/vec4 v0000024c12ccf750_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000024c12cce030, 4, 0;
T_8.12 ;
    %load/vec4 v0000024c12ccf6b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024c12ccf6b0_0, 0, 32;
    %load/vec4 v0000024c12ccde50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024c12ccde50_0, 0, 32;
    %jmp T_8.10;
T_8.11 ;
    %load/vec4 v0000024c12ccefd0_0;
    %addi 4, 0, 32;
    %store/vec4 v0000024c12ccefd0_0, 0, 32;
    %jmp T_8.8;
T_8.9 ;
    %load/vec4 v0000024c12ccf750_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024c12ccf750_0, 0, 32;
    %jmp T_8.6;
T_8.7 ;
    %vpi_call 2 214 "$display", "\012Expected Result:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024c12ccefd0_0, 0, 32;
T_8.17 ;
    %load/vec4 v0000024c12ccefd0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_8.18, 5;
    %load/vec4 v0000024c12ccefd0_0;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000024c12ccdf90, 4;
    %load/vec4 v0000024c12ccefd0_0;
    %muli 8, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000024c12ccdf90, 4;
    %load/vec4 v0000024c12ccefd0_0;
    %muli 8, 0, 32;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000024c12ccdf90, 4;
    %load/vec4 v0000024c12ccefd0_0;
    %muli 8, 0, 32;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000024c12ccdf90, 4;
    %load/vec4 v0000024c12ccefd0_0;
    %muli 8, 0, 32;
    %addi 4, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000024c12ccdf90, 4;
    %load/vec4 v0000024c12ccefd0_0;
    %muli 8, 0, 32;
    %addi 5, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000024c12ccdf90, 4;
    %load/vec4 v0000024c12ccefd0_0;
    %muli 8, 0, 32;
    %addi 6, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000024c12ccdf90, 4;
    %load/vec4 v0000024c12ccefd0_0;
    %muli 8, 0, 32;
    %addi 7, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000024c12ccdf90, 4;
    %vpi_call 2 216 "$display", S<7,vec4,s19>, S<6,vec4,s19>, S<5,vec4,s19>, S<4,vec4,s19>, S<3,vec4,s19>, S<2,vec4,s19>, S<1,vec4,s19>, S<0,vec4,s19> {8 0 0};
    %load/vec4 v0000024c12ccefd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024c12ccefd0_0, 0, 32;
    %jmp T_8.17;
T_8.18 ;
    %vpi_call 2 220 "$display", "\012Generated Result:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024c12ccefd0_0, 0, 32;
T_8.19 ;
    %load/vec4 v0000024c12ccefd0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_8.20, 5;
    %load/vec4 v0000024c12ccefd0_0;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000024c12cce030, 4;
    %load/vec4 v0000024c12ccefd0_0;
    %muli 8, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000024c12cce030, 4;
    %load/vec4 v0000024c12ccefd0_0;
    %muli 8, 0, 32;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000024c12cce030, 4;
    %load/vec4 v0000024c12ccefd0_0;
    %muli 8, 0, 32;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000024c12cce030, 4;
    %load/vec4 v0000024c12ccefd0_0;
    %muli 8, 0, 32;
    %addi 4, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000024c12cce030, 4;
    %load/vec4 v0000024c12ccefd0_0;
    %muli 8, 0, 32;
    %addi 5, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000024c12cce030, 4;
    %load/vec4 v0000024c12ccefd0_0;
    %muli 8, 0, 32;
    %addi 6, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000024c12cce030, 4;
    %load/vec4 v0000024c12ccefd0_0;
    %muli 8, 0, 32;
    %addi 7, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000024c12cce030, 4;
    %vpi_call 2 222 "$display", S<7,vec4,s19>, S<6,vec4,s19>, S<5,vec4,s19>, S<4,vec4,s19>, S<3,vec4,s19>, S<2,vec4,s19>, S<1,vec4,s19>, S<0,vec4,s19> {8 0 0};
    %load/vec4 v0000024c12ccefd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024c12ccefd0_0, 0, 32;
    %jmp T_8.19;
T_8.20 ;
    %vpi_call 2 226 "$display", "\012Total Clock Cycles: %d", v0000024c12ccf6b0_0 {0 0 0};
    %vpi_call 2 228 "$display", "Status of MACs: MAC0 = %d, MAC1 = %d, MAC2 = %d, MAC3 = %d, [1 = done with calculations]", v0000024c12ccfa70_0, v0000024c12ccf610_0, v0000024c12ccef30_0, v0000024c12ccf2f0_0 {0 0 0};
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024c12ccdef0_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 234 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "tb4.v";
