{"Source Block": ["hdl/library/util_dacfifo/util_dacfifo.v@182:210@HdlStmProcess", "\n  // The memory module is ready if it's not empty\n\n  assign dac_addr_diff_s = {1'b1, dac_waddr} - dac_raddr;\n\n  always @(posedge dac_clk) begin\n    if (dac_rst == 1'b1) begin\n      dac_addr_diff <= 'b0;\n      dac_waddr_m1 <= 'b0;\n      dac_waddr_m2 <= 'b0;\n      dac_waddr <= 'b0;\n      dac_mem_ready <= 1'b0;\n    end else begin\n      dac_waddr_m1 <= dma_waddr_g;\n      dac_waddr_m2 <= dac_waddr_m1;\n      dac_waddr <= dac_waddr_g2b_s;\n      dac_addr_diff <= dac_addr_diff_s[ADDRESS_WIDTH-1:0];\n      if (dac_addr_diff > 0) begin\n        dac_mem_ready <= 1'b1;\n      end else begin\n        dac_mem_ready <= 1'b0;\n      end\n    end\n  end\n\n  ad_g2b #(\n    .DATA_WIDTH (ADDRESS_WIDTH))\n  i_dac_waddr_g2b (\n    .din (dac_waddr_m2),\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[188, "    if (dac_rst == 1'b1) begin\n"]], "Add": [[188, "    if (dac_rst_int_s == 1'b1) begin\n"]]}}