<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="xc7z020_1" active="false">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="36"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/magnitude_0_magnitude[35]"/>
        <net name="design_1_i/magnitude_0_magnitude[34]"/>
        <net name="design_1_i/magnitude_0_magnitude[33]"/>
        <net name="design_1_i/magnitude_0_magnitude[32]"/>
        <net name="design_1_i/magnitude_0_magnitude[31]"/>
        <net name="design_1_i/magnitude_0_magnitude[30]"/>
        <net name="design_1_i/magnitude_0_magnitude[29]"/>
        <net name="design_1_i/magnitude_0_magnitude[28]"/>
        <net name="design_1_i/magnitude_0_magnitude[27]"/>
        <net name="design_1_i/magnitude_0_magnitude[26]"/>
        <net name="design_1_i/magnitude_0_magnitude[25]"/>
        <net name="design_1_i/magnitude_0_magnitude[24]"/>
        <net name="design_1_i/magnitude_0_magnitude[23]"/>
        <net name="design_1_i/magnitude_0_magnitude[22]"/>
        <net name="design_1_i/magnitude_0_magnitude[21]"/>
        <net name="design_1_i/magnitude_0_magnitude[20]"/>
        <net name="design_1_i/magnitude_0_magnitude[19]"/>
        <net name="design_1_i/magnitude_0_magnitude[18]"/>
        <net name="design_1_i/magnitude_0_magnitude[17]"/>
        <net name="design_1_i/magnitude_0_magnitude[16]"/>
        <net name="design_1_i/magnitude_0_magnitude[15]"/>
        <net name="design_1_i/magnitude_0_magnitude[14]"/>
        <net name="design_1_i/magnitude_0_magnitude[13]"/>
        <net name="design_1_i/magnitude_0_magnitude[12]"/>
        <net name="design_1_i/magnitude_0_magnitude[11]"/>
        <net name="design_1_i/magnitude_0_magnitude[10]"/>
        <net name="design_1_i/magnitude_0_magnitude[9]"/>
        <net name="design_1_i/magnitude_0_magnitude[8]"/>
        <net name="design_1_i/magnitude_0_magnitude[7]"/>
        <net name="design_1_i/magnitude_0_magnitude[6]"/>
        <net name="design_1_i/magnitude_0_magnitude[5]"/>
        <net name="design_1_i/magnitude_0_magnitude[4]"/>
        <net name="design_1_i/magnitude_0_magnitude[3]"/>
        <net name="design_1_i/magnitude_0_magnitude[2]"/>
        <net name="design_1_i/magnitude_0_magnitude[1]"/>
        <net name="design_1_i/magnitude_0_magnitude[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="11"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/magnitude_0_index_out[10]"/>
        <net name="design_1_i/magnitude_0_index_out[9]"/>
        <net name="design_1_i/magnitude_0_index_out[8]"/>
        <net name="design_1_i/magnitude_0_index_out[7]"/>
        <net name="design_1_i/magnitude_0_index_out[6]"/>
        <net name="design_1_i/magnitude_0_index_out[5]"/>
        <net name="design_1_i/magnitude_0_index_out[4]"/>
        <net name="design_1_i/magnitude_0_index_out[3]"/>
        <net name="design_1_i/magnitude_0_index_out[2]"/>
        <net name="design_1_i/magnitude_0_index_out[1]"/>
        <net name="design_1_i/magnitude_0_index_out[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="24"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/i2s_receive_new_FFT_0_M_AXIS_TDATA[23]"/>
        <net name="design_1_i/i2s_receive_new_FFT_0_M_AXIS_TDATA[22]"/>
        <net name="design_1_i/i2s_receive_new_FFT_0_M_AXIS_TDATA[21]"/>
        <net name="design_1_i/i2s_receive_new_FFT_0_M_AXIS_TDATA[20]"/>
        <net name="design_1_i/i2s_receive_new_FFT_0_M_AXIS_TDATA[19]"/>
        <net name="design_1_i/i2s_receive_new_FFT_0_M_AXIS_TDATA[18]"/>
        <net name="design_1_i/i2s_receive_new_FFT_0_M_AXIS_TDATA[17]"/>
        <net name="design_1_i/i2s_receive_new_FFT_0_M_AXIS_TDATA[16]"/>
        <net name="design_1_i/i2s_receive_new_FFT_0_M_AXIS_TDATA[15]"/>
        <net name="design_1_i/i2s_receive_new_FFT_0_M_AXIS_TDATA[14]"/>
        <net name="design_1_i/i2s_receive_new_FFT_0_M_AXIS_TDATA[13]"/>
        <net name="design_1_i/i2s_receive_new_FFT_0_M_AXIS_TDATA[12]"/>
        <net name="design_1_i/i2s_receive_new_FFT_0_M_AXIS_TDATA[11]"/>
        <net name="design_1_i/i2s_receive_new_FFT_0_M_AXIS_TDATA[10]"/>
        <net name="design_1_i/i2s_receive_new_FFT_0_M_AXIS_TDATA[9]"/>
        <net name="design_1_i/i2s_receive_new_FFT_0_M_AXIS_TDATA[8]"/>
        <net name="design_1_i/i2s_receive_new_FFT_0_M_AXIS_TDATA[7]"/>
        <net name="design_1_i/i2s_receive_new_FFT_0_M_AXIS_TDATA[6]"/>
        <net name="design_1_i/i2s_receive_new_FFT_0_M_AXIS_TDATA[5]"/>
        <net name="design_1_i/i2s_receive_new_FFT_0_M_AXIS_TDATA[4]"/>
        <net name="design_1_i/i2s_receive_new_FFT_0_M_AXIS_TDATA[3]"/>
        <net name="design_1_i/i2s_receive_new_FFT_0_M_AXIS_TDATA[2]"/>
        <net name="design_1_i/i2s_receive_new_FFT_0_M_AXIS_TDATA[1]"/>
        <net name="design_1_i/i2s_receive_new_FFT_0_M_AXIS_TDATA[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="64"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[63]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[62]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[61]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[60]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[59]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[58]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[57]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[56]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[55]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[54]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[53]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[52]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[51]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[50]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[49]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[48]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[47]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[46]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[45]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[44]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[43]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[42]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[41]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[40]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[39]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[38]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[37]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[36]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[35]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[34]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[33]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[32]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[31]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[30]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[29]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[28]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[27]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[26]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[25]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[24]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[23]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[22]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[21]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[20]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[19]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[18]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[17]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[16]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[15]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[14]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[13]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[12]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[11]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[10]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[9]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[8]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[7]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[6]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[5]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[4]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[3]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[2]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[1]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="11"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/xfft_0_m_axis_data_tuser[10]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tuser[9]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tuser[8]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tuser[7]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tuser[6]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tuser[5]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tuser[4]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tuser[3]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tuser[2]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tuser[1]"/>
        <net name="design_1_i/xfft_0_m_axis_data_tuser[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/bclk_r"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/i2s_receive_new_FFT_0_M_AXIS_TVALID"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/lrclk_r"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/magnitude_0_valid_out"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_xfft_0_m_axis_data_tvalid"/>
      </nets>
    </probe>
  </probeset>
</probeData>
