2:55:44
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "ex_project_syn.prj" -log "ex_project_Implmnt/ex_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of ex_project_Implmnt/ex_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Mon Jul 20 02:55:52 2020

#Implementation: ex_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\ex_project\hello_world.v" (library work)
@I::"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module hello_world
@N: CG364 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":1:7:1:23|Synthesizing module seven_seg_counter in library work.

@N: CG364 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Synthesizing module hello_world in library work.

@W: CL156 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":31:8:31:12|*Input i_Clk to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 02:55:52 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 02:55:52 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 02:55:52 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\synwork\ex_project_comp.srs changed - recompiling
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 02:55:53 2020

###########################################################]
Pre-mapping Report

# Mon Jul 20 02:55:53 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project_scck.rpt 
Printing clock  summary report in "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist hello_world

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 02:55:53 2020

###########################################################]
Map & Optimize Report

# Mon Jul 20 02:55:54 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":91:1:91:4|ROM r_disp2_2[6:0] (in view: work.seven_seg_counter(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":68:1:68:4|ROM r_disp1_2[6:0] (in view: work.seven_seg_counter(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":91:1:91:4|ROM r_disp2_2[6:0] (in view: work.seven_seg_counter(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":91:1:91:4|Found ROM .delname. (in view: work.seven_seg_counter(verilog)) with 16 words by 7 bits.
@W: FA239 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":68:1:68:4|ROM r_disp1_2[6:0] (in view: work.seven_seg_counter(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":68:1:68:4|Found ROM .delname. (in view: work.seven_seg_counter(verilog)) with 16 words by 7 bits.
@W: FX1039 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":57:0:57:5|User-specified initial value defined for instance asd.timer[24:0] is being ignored. 
@W: FX1039 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":57:0:57:5|User-specified initial value defined for instance asd.current_time[7:0] is being ignored. 
@W: FX1039 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":90:0:90:5|User-specified initial value defined for instance asd.r_disp2[6:0] is being ignored. 
@W: FX1039 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":67:0:67:5|User-specified initial value defined for instance asd.r_disp1[6:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":57:0:57:5|Found counter in view:work.seven_seg_counter(verilog) instance current_time[7:0] 
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":90:0:90:5|Sequential instance asd.r_disp2[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":90:0:90:5|Sequential instance asd.r_disp2[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":90:0:90:5|Sequential instance asd.r_disp2[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":90:0:90:5|Sequential instance asd.r_disp2[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":90:0:90:5|Sequential instance asd.r_disp2[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":90:0:90:5|Sequential instance asd.r_disp2[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":90:0:90:5|Sequential instance asd.r_disp2[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":57:0:57:5|Sequential instance asd.timer[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":57:0:57:5|Sequential instance asd.timer[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":57:0:57:5|Sequential instance asd.timer[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":57:0:57:5|Sequential instance asd.timer[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":57:0:57:5|Sequential instance asd.timer[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":57:0:57:5|Sequential instance asd.timer[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":57:0:57:5|Sequential instance asd.timer[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":57:0:57:5|Sequential instance asd.timer[7] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":57:0:57:5|Sequential instance asd.timer[8] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":57:0:57:5|Sequential instance asd.timer[9] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":57:0:57:5|Sequential instance asd.timer[10] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":57:0:57:5|Sequential instance asd.timer[11] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":57:0:57:5|Sequential instance asd.timer[12] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":57:0:57:5|Sequential instance asd.timer[13] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":57:0:57:5|Sequential instance asd.timer[14] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":57:0:57:5|Sequential instance asd.timer[15] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":57:0:57:5|Sequential instance asd.timer[16] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":57:0:57:5|Sequential instance asd.timer[17] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":57:0:57:5|Sequential instance asd.timer[18] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":57:0:57:5|Sequential instance asd.timer[19] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":57:0:57:5|Sequential instance asd.timer[20] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":57:0:57:5|Sequential instance asd.timer[21] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":57:0:57:5|Sequential instance asd.timer[22] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":57:0:57:5|Sequential instance asd.timer[23] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":57:0:57:5|Sequential instance asd.timer[24] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":67:0:67:5|Sequential instance asd.r_disp1[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":67:0:67:5|Sequential instance asd.r_disp1[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":67:0:67:5|Sequential instance asd.r_disp1[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":67:0:67:5|Sequential instance asd.r_disp1[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":67:0:67:5|Sequential instance asd.r_disp1[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":67:0:67:5|Sequential instance asd.r_disp1[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":67:0:67:5|Sequential instance asd.r_disp1[6] is reduced to a combinational gate by constant propagation.
@N: BN362 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":57:0:57:5|Removing sequential instance current_time[7:0] (in view: work.seven_seg_counter(verilog)) of type view:PrimLib.counter(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\synwork\ex_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Mon Jul 20 02:55:54 2020
#


Top view:               hello_world
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for hello_world 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_LUT4         0 uses

I/O ports: 22
I/O primitives: 22
SB_IO          22 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 02:55:54 2020

###########################################################]


Synthesis exit by 0.
Current Implementation ex_project_Implmnt its sbt path: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.edf " "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist" "-pVQ100" "-yC:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.edf...
Parsing constraint file: C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf ...
Warning: pin i_Clk doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
parse file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.scf
sdc_reader OK C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.scf
Stored edif netlist at C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world...

write Timing Constraint to C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: hello_world

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world --outdir C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world
SDC file             - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/1280
    PLBs                        :	1/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	22/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1/1280
    PLBs                        :	1/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	22/72
    PLLs                        :	0/0


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 22
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 22
used logic cells: 1
Translating sdc file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc...
Translated sdc file is C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\netlist\oadb-hello_world" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --outdir "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\netlist\oadb-hello_world C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc --outdir C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\router --sdf_file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design hello_world
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 5 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design hello_world
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.v" --vhdl "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/sbt/outputs/simulation_netlist\hello_world_sbt.vhd" --lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --out-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.v
Writing C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/sbt/outputs/simulation_netlist\hello_world_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc" --sdf-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf" --report-file "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\timer\hello_world_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc --sdf-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf --report-file C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\timer\hello_world_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --device_name iCE40HX1K --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "ex_project_syn.prj" -log "ex_project_Implmnt/ex_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of ex_project_Implmnt/ex_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Mon Jul 20 03:18:59 2020

#Implementation: ex_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\ex_project\hello_world.v" (library work)
@I::"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v" (library work)
@E: CG243 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":5:10:5:10|Expecting ) or comma delimiter
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 03:18:59 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 03:18:59 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "ex_project_syn.prj" -log "ex_project_Implmnt/ex_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of ex_project_Implmnt/ex_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Mon Jul 20 03:19:26 2020

#Implementation: ex_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\ex_project\hello_world.v" (library work)
@I::"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v" (library work)
Verilog syntax check successful!
Selecting top level module hello_world
@N: CG364 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":1:7:1:23|Synthesizing module seven_seg_counter in library work.

@E: CS153 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":65:9:65:9|Can't mix blocking and non-blocking assignments to a variable
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 03:19:26 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 03:19:26 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "ex_project_syn.prj" -log "ex_project_Implmnt/ex_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of ex_project_Implmnt/ex_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Mon Jul 20 03:19:55 2020

#Implementation: ex_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\ex_project\hello_world.v" (library work)
@I::"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v" (library work)
Verilog syntax check successful!
Selecting top level module hello_world
@N: CG364 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":1:7:1:23|Synthesizing module seven_seg_counter in library work.

@N: CG364 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Synthesizing module hello_world in library work.

@W: CL156 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":31:8:31:12|*Input i_Clk to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 03:19:56 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 03:19:56 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 03:19:56 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\synwork\ex_project_comp.srs changed - recompiling
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 03:19:57 2020

###########################################################]
Pre-mapping Report

# Mon Jul 20 03:19:57 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project_scck.rpt 
Printing clock  summary report in "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist hello_world

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 03:19:58 2020

###########################################################]
Map & Optimize Report

# Mon Jul 20 03:19:58 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":98:1:98:4|ROM r_disp2_2[6:0] (in view: work.seven_seg_counter(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":75:1:75:4|ROM r_disp1_2[6:0] (in view: work.seven_seg_counter(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":98:1:98:4|ROM r_disp2_2[6:0] (in view: work.seven_seg_counter(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":98:1:98:4|Found ROM .delname. (in view: work.seven_seg_counter(verilog)) with 16 words by 7 bits.
@W: FA239 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":75:1:75:4|ROM r_disp1_2[6:0] (in view: work.seven_seg_counter(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":75:1:75:4|Found ROM .delname. (in view: work.seven_seg_counter(verilog)) with 16 words by 7 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[7] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[8] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[9] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[10] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[11] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[12] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[13] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[14] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[15] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[16] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[17] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[18] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[19] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[20] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[21] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[22] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[23] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[24] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":74:0:74:5|Sequential instance asd.r_disp1[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":74:0:74:5|Sequential instance asd.r_disp1[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":74:0:74:5|Sequential instance asd.r_disp1[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":74:0:74:5|Sequential instance asd.r_disp1[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":74:0:74:5|Sequential instance asd.r_disp1[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":74:0:74:5|Sequential instance asd.r_disp1[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":74:0:74:5|Sequential instance asd.r_disp1[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":97:0:97:5|Sequential instance asd.r_disp2[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":97:0:97:5|Sequential instance asd.r_disp2[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":97:0:97:5|Sequential instance asd.r_disp2[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":97:0:97:5|Sequential instance asd.r_disp2[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":97:0:97:5|Sequential instance asd.r_disp2[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":97:0:97:5|Sequential instance asd.r_disp2[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":97:0:97:5|Sequential instance asd.r_disp2[6] is reduced to a combinational gate by constant propagation.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\synwork\ex_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Mon Jul 20 03:19:59 2020
#


Top view:               hello_world
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for hello_world 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_LUT4         0 uses

I/O ports: 22
I/O primitives: 22
SB_IO          22 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 03:19:59 2020

###########################################################]


Synthesis exit by 0.
Current Implementation ex_project_Implmnt its sbt path: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.edf " "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist" "-pVQ100" "-yC:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.edf...
Parsing constraint file: C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf ...
Warning: pin i_Clk doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
parse file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.scf
sdc_reader OK C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.scf
Stored edif netlist at C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world...

write Timing Constraint to C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: hello_world

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world --outdir C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world
SDC file             - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/1280
    PLBs                        :	1/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	22/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1/1280
    PLBs                        :	1/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	22/72
    PLLs                        :	0/0


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 22
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 22
used logic cells: 1
Translating sdc file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc...
Translated sdc file is C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\netlist\oadb-hello_world" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --outdir "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\netlist\oadb-hello_world C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc --outdir C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\router --sdf_file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design hello_world
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 5 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design hello_world
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.v" --vhdl "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/sbt/outputs/simulation_netlist\hello_world_sbt.vhd" --lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --out-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.v
Writing C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/sbt/outputs/simulation_netlist\hello_world_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc" --sdf-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf" --report-file "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\timer\hello_world_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc --sdf-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf --report-file C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\timer\hello_world_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --device_name iCE40HX1K --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "ex_project_syn.prj" -log "ex_project_Implmnt/ex_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of ex_project_Implmnt/ex_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Mon Jul 20 03:25:06 2020

#Implementation: ex_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\ex_project\hello_world.v" (library work)
@I::"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v" (library work)
Verilog syntax check successful!
File C:\Users\seba\Documents\go_board\ex_project\hello_world.v changed - recompiling
Selecting top level module hello_world
@N: CG364 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":1:7:1:23|Synthesizing module seven_seg_counter in library work.

@N: CG364 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Synthesizing module hello_world in library work.

@W: CL156 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":34:8:34:12|*Input i_Clk to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 03:25:06 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 03:25:06 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 03:25:06 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\synwork\ex_project_comp.srs changed - recompiling
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 03:25:08 2020

###########################################################]
Pre-mapping Report

# Mon Jul 20 03:25:08 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project_scck.rpt 
Printing clock  summary report in "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist hello_world

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 03:25:08 2020

###########################################################]
Map & Optimize Report

# Mon Jul 20 03:25:09 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":98:1:98:4|ROM r_disp2_2[6:0] (in view: work.seven_seg_counter(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":75:1:75:4|ROM r_disp1_2[6:0] (in view: work.seven_seg_counter(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":98:1:98:4|ROM r_disp2_2[6:0] (in view: work.seven_seg_counter(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":98:1:98:4|Found ROM .delname. (in view: work.seven_seg_counter(verilog)) with 16 words by 7 bits.
@W: FA239 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":75:1:75:4|ROM r_disp1_2[6:0] (in view: work.seven_seg_counter(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":75:1:75:4|Found ROM .delname. (in view: work.seven_seg_counter(verilog)) with 16 words by 7 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[7] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[8] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[9] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[10] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[11] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[12] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[13] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[14] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[15] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[16] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[17] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[18] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[19] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[20] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[21] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[22] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[23] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[24] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":74:0:74:5|Sequential instance asd.r_disp1[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":74:0:74:5|Sequential instance asd.r_disp1[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":74:0:74:5|Sequential instance asd.r_disp1[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":74:0:74:5|Sequential instance asd.r_disp1[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":74:0:74:5|Sequential instance asd.r_disp1[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":74:0:74:5|Sequential instance asd.r_disp1[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":74:0:74:5|Sequential instance asd.r_disp1[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":97:0:97:5|Sequential instance asd.r_disp2[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":97:0:97:5|Sequential instance asd.r_disp2[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":97:0:97:5|Sequential instance asd.r_disp2[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":97:0:97:5|Sequential instance asd.r_disp2[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":97:0:97:5|Sequential instance asd.r_disp2[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":97:0:97:5|Sequential instance asd.r_disp2[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":97:0:97:5|Sequential instance asd.r_disp2[6] is reduced to a combinational gate by constant propagation.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\synwork\ex_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Mon Jul 20 03:25:10 2020
#


Top view:               hello_world
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for hello_world 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_LUT4         0 uses

I/O ports: 22
I/O primitives: 22
SB_IO          22 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 03:25:10 2020

###########################################################]


Synthesis exit by 0.
Current Implementation ex_project_Implmnt its sbt path: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.edf " "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist" "-pVQ100" "-yC:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.edf...
Parsing constraint file: C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf ...
Warning: pin i_Clk doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
parse file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.scf
sdc_reader OK C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.scf
Stored edif netlist at C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world...

write Timing Constraint to C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: hello_world

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world --outdir C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world
SDC file             - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/1280
    PLBs                        :	1/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	22/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1/1280
    PLBs                        :	1/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	22/72
    PLLs                        :	0/0


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 22
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 22
used logic cells: 1
Translating sdc file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc...
Translated sdc file is C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\netlist\oadb-hello_world" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --outdir "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\netlist\oadb-hello_world C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc --outdir C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\router --sdf_file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design hello_world
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 5 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design hello_world
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.v" --vhdl "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/sbt/outputs/simulation_netlist\hello_world_sbt.vhd" --lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --out-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.v
Writing C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/sbt/outputs/simulation_netlist\hello_world_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc" --sdf-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf" --report-file "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\timer\hello_world_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc --sdf-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf --report-file C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\timer\hello_world_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --device_name iCE40HX1K --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "ex_project_syn.prj" -log "ex_project_Implmnt/ex_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of ex_project_Implmnt/ex_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Mon Jul 20 03:27:09 2020

#Implementation: ex_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\ex_project\hello_world.v" (library work)
@I::"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v" (library work)
Verilog syntax check successful!
File C:\Users\seba\Documents\go_board\ex_project\hello_world.v changed - recompiling
Selecting top level module hello_world
@N: CG364 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":1:7:1:23|Synthesizing module seven_seg_counter in library work.

@N: CG364 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Synthesizing module hello_world in library work.

@W: CL156 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":34:8:34:12|*Input i_Clk to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 03:27:10 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 03:27:10 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 03:27:10 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\synwork\ex_project_comp.srs changed - recompiling
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 03:27:11 2020

###########################################################]
Pre-mapping Report

# Mon Jul 20 03:27:11 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project_scck.rpt 
Printing clock  summary report in "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist hello_world

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":97:0:97:5|Removing sequential instance r_disp2[0] (in view: work.seven_seg_counter(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 03:27:12 2020

###########################################################]
Map & Optimize Report

# Mon Jul 20 03:27:12 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":98:1:98:4|ROM r_disp2_2[6:0] (in view: work.seven_seg_counter(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":75:1:75:4|ROM r_disp1_2[6:0] (in view: work.seven_seg_counter(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":98:1:98:4|ROM r_disp2_2[6:0] (in view: work.seven_seg_counter(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":98:1:98:4|Found ROM .delname. (in view: work.seven_seg_counter(verilog)) with 16 words by 7 bits.
@W: FA239 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":75:1:75:4|ROM r_disp1_2[6:0] (in view: work.seven_seg_counter(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":75:1:75:4|Found ROM .delname. (in view: work.seven_seg_counter(verilog)) with 16 words by 7 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":97:0:97:5|Removing sequential instance r_disp2[0] (in view: work.seven_seg_counter(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[7] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[8] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[9] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[10] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[11] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[12] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[13] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[14] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[15] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[16] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[17] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[18] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[19] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[20] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[21] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[22] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[23] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[24] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":74:0:74:5|Sequential instance asd.r_disp1[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":74:0:74:5|Sequential instance asd.r_disp1[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":74:0:74:5|Sequential instance asd.r_disp1[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":74:0:74:5|Sequential instance asd.r_disp1[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":74:0:74:5|Sequential instance asd.r_disp1[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":74:0:74:5|Sequential instance asd.r_disp1[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":74:0:74:5|Sequential instance asd.r_disp1[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":97:0:97:5|Sequential instance asd.r_disp2[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":97:0:97:5|Sequential instance asd.r_disp2[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":97:0:97:5|Sequential instance asd.r_disp2[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":97:0:97:5|Sequential instance asd.r_disp2[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":97:0:97:5|Sequential instance asd.r_disp2[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":97:0:97:5|Sequential instance asd.r_disp2[6] is reduced to a combinational gate by constant propagation.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		100000.00ns		   1 /         0

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\synwork\ex_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Mon Jul 20 03:27:13 2020
#


Top view:               hello_world
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for hello_world 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_LUT4         1 use

I/O ports: 22
I/O primitives: 22
SB_IO          22 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 1 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 1 = 1 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 03:27:13 2020

###########################################################]


Synthesis exit by 0.
Current Implementation ex_project_Implmnt its sbt path: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "ex_project_syn.prj" -log "ex_project_Implmnt/ex_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of ex_project_Implmnt/ex_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Mon Jul 20 03:27:19 2020

#Implementation: ex_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\ex_project\hello_world.v" (library work)
@I::"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module hello_world
@N: CG364 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":1:7:1:23|Synthesizing module seven_seg_counter in library work.

@N: CG364 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Synthesizing module hello_world in library work.

@W: CL156 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":34:8:34:12|*Input i_Clk to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 03:27:19 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 03:27:19 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 03:27:19 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\synwork\ex_project_comp.srs changed - recompiling
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 03:27:21 2020

###########################################################]
Pre-mapping Report

# Mon Jul 20 03:27:21 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project_scck.rpt 
Printing clock  summary report in "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist hello_world

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":97:0:97:5|Removing sequential instance r_disp2[0] (in view: work.seven_seg_counter(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 03:27:21 2020

###########################################################]
Map & Optimize Report

# Mon Jul 20 03:27:22 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":98:1:98:4|ROM r_disp2_2[6:0] (in view: work.seven_seg_counter(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":75:1:75:4|ROM r_disp1_2[6:0] (in view: work.seven_seg_counter(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":98:1:98:4|ROM r_disp2_2[6:0] (in view: work.seven_seg_counter(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":98:1:98:4|Found ROM .delname. (in view: work.seven_seg_counter(verilog)) with 16 words by 7 bits.
@W: FA239 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":75:1:75:4|ROM r_disp1_2[6:0] (in view: work.seven_seg_counter(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":75:1:75:4|Found ROM .delname. (in view: work.seven_seg_counter(verilog)) with 16 words by 7 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":97:0:97:5|Removing sequential instance r_disp2[0] (in view: work.seven_seg_counter(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[7] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[8] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[9] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[10] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[11] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[12] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[13] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[14] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[15] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[16] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[17] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[18] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[19] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[20] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[21] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[22] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[23] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[24] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":74:0:74:5|Sequential instance asd.r_disp1[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":74:0:74:5|Sequential instance asd.r_disp1[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":74:0:74:5|Sequential instance asd.r_disp1[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":74:0:74:5|Sequential instance asd.r_disp1[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":74:0:74:5|Sequential instance asd.r_disp1[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":74:0:74:5|Sequential instance asd.r_disp1[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":74:0:74:5|Sequential instance asd.r_disp1[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":97:0:97:5|Sequential instance asd.r_disp2[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":97:0:97:5|Sequential instance asd.r_disp2[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":97:0:97:5|Sequential instance asd.r_disp2[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":97:0:97:5|Sequential instance asd.r_disp2[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":97:0:97:5|Sequential instance asd.r_disp2[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":97:0:97:5|Sequential instance asd.r_disp2[6] is reduced to a combinational gate by constant propagation.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		100000.00ns		   1 /         0

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\synwork\ex_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Mon Jul 20 03:27:23 2020
#


Top view:               hello_world
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for hello_world 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_LUT4         1 use

I/O ports: 22
I/O primitives: 22
SB_IO          22 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 1 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 1 = 1 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 03:27:23 2020

###########################################################]


Synthesis exit by 0.
Current Implementation ex_project_Implmnt its sbt path: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.edf " "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist" "-pVQ100" "-yC:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.edf...
Parsing constraint file: C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf ...
Warning: pin i_Clk doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
parse file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.scf
sdc_reader OK C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.scf
Stored edif netlist at C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world...

write Timing Constraint to C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: hello_world

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world --outdir C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world
SDC file             - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	2
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	2/1280
    PLBs                        :	1/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	22/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	2
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	2/1280
    PLBs                        :	1/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	22/72
    PLLs                        :	0/0


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 41
used logic cells: 2
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 41
used logic cells: 2
Translating sdc file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc...
Translated sdc file is C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\netlist\oadb-hello_world" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --outdir "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\netlist\oadb-hello_world C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc --outdir C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\router --sdf_file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design hello_world
Read design time: 1
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 6 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design hello_world
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.v" --vhdl "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/sbt/outputs/simulation_netlist\hello_world_sbt.vhd" --lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --out-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.v
Writing C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/sbt/outputs/simulation_netlist\hello_world_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc" --sdf-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf" --report-file "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\timer\hello_world_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc --sdf-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf --report-file C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\timer\hello_world_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --device_name iCE40HX1K --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "ex_project_syn.prj" -log "ex_project_Implmnt/ex_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of ex_project_Implmnt/ex_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Mon Jul 20 03:30:52 2020

#Implementation: ex_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\ex_project\hello_world.v" (library work)
@E: CS187 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":33:27:33:27|Expecting (
@E: CS187 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":81:0:81:8|Expecting endmodule
@I::"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 03:30:53 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 03:30:53 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "ex_project_syn.prj" -log "ex_project_Implmnt/ex_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of ex_project_Implmnt/ex_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Mon Jul 20 03:31:30 2020

#Implementation: ex_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\ex_project\hello_world.v" (library work)
@E: CS187 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":33:27:33:27|Expecting (
@E: CS187 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":80:0:80:8|Expecting endmodule
@I::"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 03:31:30 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 03:31:30 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "ex_project_syn.prj" -log "ex_project_Implmnt/ex_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of ex_project_Implmnt/ex_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Mon Jul 20 03:31:51 2020

#Implementation: ex_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\ex_project\hello_world.v" (library work)
@E: CS187 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":33:27:33:27|Expecting (
@E: CS187 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":80:0:80:8|Expecting endmodule
@I::"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 03:31:51 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 03:31:51 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "ex_project_syn.prj" -log "ex_project_Implmnt/ex_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of ex_project_Implmnt/ex_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Mon Jul 20 03:32:25 2020

#Implementation: ex_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\ex_project\hello_world.v" (library work)
@I::"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v" (library work)
Verilog syntax check successful!
Selecting top level module hello_world
@N: CG364 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":1:7:1:23|Synthesizing module seven_seg_counter in library work.

	period=32'b00000001011111010111100001000000
	zero_seg=7'b1111110
	one_seg=7'b0110000
	two_seg=7'b1101101
	three_seg=7'b1111001
	four_seg=7'b0110011
	five_seg=7'b1011011
	six_seg=7'b1011111
	seven_seg=7'b1110000
	eigth_seg=7'b1111111
	nine_seg=7'b1111011
	a_seg=7'b1110111
	b_seg=7'b0011111
	c_seg=7'b1001110
	d_seg=7'b0111101
	e_seg=7'b1001111
	f_seg=7'b1000111
   Generated name = seven_seg_counter_Z1

@N: CG364 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Synthesizing module hello_world in library work.

@W: CL156 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":34:8:34:12|*Input i_Clk to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 03:32:25 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 03:32:25 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 03:32:25 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\synwork\ex_project_comp.srs changed - recompiling
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 03:32:27 2020

###########################################################]
Pre-mapping Report

# Mon Jul 20 03:32:27 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project_scck.rpt 
Printing clock  summary report in "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist hello_world

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":97:0:97:5|Removing sequential instance r_disp2[0] (in view: work.seven_seg_counter_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 03:32:27 2020

###########################################################]
Map & Optimize Report

# Mon Jul 20 03:32:28 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":98:1:98:4|ROM r_disp2_2[6:0] (in view: work.seven_seg_counter_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":75:1:75:4|ROM r_disp1_2[6:0] (in view: work.seven_seg_counter_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":98:1:98:4|ROM r_disp2_2[6:0] (in view: work.seven_seg_counter_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":98:1:98:4|Found ROM .delname. (in view: work.seven_seg_counter_Z1(verilog)) with 16 words by 7 bits.
@W: FA239 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":75:1:75:4|ROM r_disp1_2[6:0] (in view: work.seven_seg_counter_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":75:1:75:4|Found ROM .delname. (in view: work.seven_seg_counter_Z1(verilog)) with 16 words by 7 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":97:0:97:5|Removing sequential instance r_disp2[0] (in view: work.seven_seg_counter_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[7] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[8] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[9] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[10] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[11] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[12] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[13] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[14] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[15] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[16] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[17] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[18] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[19] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[20] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[21] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[22] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[23] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Sequential instance asd.timer[24] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":74:0:74:5|Sequential instance asd.r_disp1[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":74:0:74:5|Sequential instance asd.r_disp1[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":74:0:74:5|Sequential instance asd.r_disp1[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":74:0:74:5|Sequential instance asd.r_disp1[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":74:0:74:5|Sequential instance asd.r_disp1[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":74:0:74:5|Sequential instance asd.r_disp1[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":74:0:74:5|Sequential instance asd.r_disp1[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":97:0:97:5|Sequential instance asd.r_disp2[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":97:0:97:5|Sequential instance asd.r_disp2[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":97:0:97:5|Sequential instance asd.r_disp2[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":97:0:97:5|Sequential instance asd.r_disp2[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":97:0:97:5|Sequential instance asd.r_disp2[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":97:0:97:5|Sequential instance asd.r_disp2[6] is reduced to a combinational gate by constant propagation.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		100000.00ns		   1 /         0

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\synwork\ex_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Mon Jul 20 03:32:28 2020
#


Top view:               hello_world
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for hello_world 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_LUT4         1 use

I/O ports: 22
I/O primitives: 22
SB_IO          22 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 1 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 1 = 1 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 03:32:29 2020

###########################################################]


Synthesis exit by 0.
Current Implementation ex_project_Implmnt its sbt path: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.edf " "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist" "-pVQ100" "-yC:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.edf...
Parsing constraint file: C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf ...
Warning: pin i_Clk doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
parse file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.scf
sdc_reader OK C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.scf
Stored edif netlist at C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world...

write Timing Constraint to C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: hello_world

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world --outdir C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world
SDC file             - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	2
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	2/1280
    PLBs                        :	1/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	22/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	2
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	2/1280
    PLBs                        :	1/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	22/72
    PLLs                        :	0/0


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 41
used logic cells: 2
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 41
used logic cells: 2
Translating sdc file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc...
Translated sdc file is C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\netlist\oadb-hello_world" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --outdir "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\netlist\oadb-hello_world C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc --outdir C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\router --sdf_file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design hello_world
Read design time: 1
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 6 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design hello_world
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.v" --vhdl "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/sbt/outputs/simulation_netlist\hello_world_sbt.vhd" --lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --out-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.v
Writing C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/sbt/outputs/simulation_netlist\hello_world_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc" --sdf-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf" --report-file "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\timer\hello_world_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc --sdf-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf --report-file C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\timer\hello_world_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --device_name iCE40HX1K --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "ex_project_syn.prj" -log "ex_project_Implmnt/ex_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of ex_project_Implmnt/ex_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Mon Jul 20 03:40:23 2020

#Implementation: ex_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\ex_project\hello_world.v" (library work)
@I::"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v" (library work)
Verilog syntax check successful!
File C:\Users\seba\Documents\go_board\ex_project\hello_world.v changed - recompiling
Selecting top level module hello_world
@N: CG364 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":1:7:1:23|Synthesizing module seven_seg_counter in library work.

	period=32'b00000001011111010111100001000000
	zero_seg=7'b1111110
	one_seg=7'b0110000
	two_seg=7'b1101101
	three_seg=7'b1111001
	four_seg=7'b0110011
	five_seg=7'b1011011
	six_seg=7'b1011111
	seven_seg=7'b1110000
	eigth_seg=7'b1111111
	nine_seg=7'b1111011
	a_seg=7'b1110111
	b_seg=7'b0011111
	c_seg=7'b1001110
	d_seg=7'b0111101
	e_seg=7'b1001111
	f_seg=7'b1000111
   Generated name = seven_seg_counter_Z1

@N: CG364 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Synthesizing module hello_world in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 03:40:23 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 03:40:23 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 03:40:23 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\synwork\ex_project_comp.srs changed - recompiling
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 03:40:24 2020

###########################################################]
Pre-mapping Report

# Mon Jul 20 03:40:25 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project_scck.rpt 
Printing clock  summary report in "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist hello_world

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                 Requested     Requested     Clock        Clock                     Clock
Clock                 Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------
hello_world|i_Clk     149.3 MHz     6.700         inferred     Autoconstr_clkgroup_0     47   
==============================================================================================

@W: MT529 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Found inferred clock hello_world|i_Clk which controls 47 sequential elements including asd.timer[24:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":97:0:97:5|Removing sequential instance r_disp2[0] (in view: work.seven_seg_counter_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 03:40:25 2020

###########################################################]
Map & Optimize Report

# Mon Jul 20 03:40:26 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":98:1:98:4|ROM r_disp2_2[6:0] (in view: work.seven_seg_counter_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":75:1:75:4|ROM r_disp1_2[6:0] (in view: work.seven_seg_counter_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":98:1:98:4|ROM r_disp2_2[6:0] (in view: work.seven_seg_counter_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":98:1:98:4|Found ROM .delname. (in view: work.seven_seg_counter_Z1(verilog)) with 16 words by 7 bits.
@W: FA239 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":75:1:75:4|ROM r_disp1_2[6:0] (in view: work.seven_seg_counter_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":75:1:75:4|Found ROM .delname. (in view: work.seven_seg_counter_Z1(verilog)) with 16 words by 7 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":97:0:97:5|Removing sequential instance r_disp2[0] (in view: work.seven_seg_counter_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.26ns		  72 /        46
   2		0h:00m:00s		    -2.26ns		  72 /        46

   3		0h:00m:00s		    -2.26ns		  72 /        46


   4		0h:00m:00s		    -2.26ns		  72 /        46
@N: FX1016 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":12:7:12:11|SB_GB_IO inserted on the port i_Clk.
@N: FX1017 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|SB_GB inserted on the net asd.N_100.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 46 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               46         asd.timer[17]  
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\synwork\ex_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock hello_world|i_Clk with period 8.06ns. Please declare a user-defined clock on object "p:i_Clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Jul 20 03:40:27 2020
#


Top view:               hello_world
Requested Frequency:    124.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.422

                      Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock        Frequency     Frequency     Period        Period        Slack      Type         Group                
---------------------------------------------------------------------------------------------------------------------------
hello_world|i_Clk     124.1 MHz     105.5 MHz     8.056         9.477         -1.422     inferred     Autoconstr_clkgroup_0
===========================================================================================================================





Clock Relationships
*******************

Clocks                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------
Starting           Ending             |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------
hello_world|i_Clk  hello_world|i_Clk  |  8.056       -1.422  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: hello_world|i_Clk
====================================



Starting Points with Worst Slack
********************************

                  Starting                                                 Arrival           
Instance          Reference             Type         Pin     Net           Time        Slack 
                  Clock                                                                      
---------------------------------------------------------------------------------------------
asd.timer[6]      hello_world|i_Clk     SB_DFFSR     Q       timer[6]      0.540       -1.422
asd.timer[11]     hello_world|i_Clk     SB_DFFSR     Q       timer[11]     0.540       -1.373
asd.timer[14]     hello_world|i_Clk     SB_DFFSR     Q       timer[14]     0.540       -1.373
asd.timer[12]     hello_world|i_Clk     SB_DFFSR     Q       timer[12]     0.540       -1.351
asd.timer[20]     hello_world|i_Clk     SB_DFFSR     Q       timer[20]     0.540       -1.351
asd.timer[16]     hello_world|i_Clk     SB_DFFSR     Q       timer[16]     0.540       -1.323
asd.timer[18]     hello_world|i_Clk     SB_DFFSR     Q       timer[18]     0.540       -1.302
asd.timer[21]     hello_world|i_Clk     SB_DFFSR     Q       timer[21]     0.540       -1.302
asd.timer[4]      hello_world|i_Clk     SB_DFFSR     Q       timer[4]      0.540       -1.288
asd.timer[13]     hello_world|i_Clk     SB_DFFSR     Q       timer[13]     0.540       -1.288
=============================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                           Required           
Instance                Reference             Type         Pin     Net                     Time         Slack 
                        Clock                                                                                 
--------------------------------------------------------------------------------------------------------------
asd.current_time[1]     hello_world|i_Clk     SB_DFFSR     D       current_time_RNO[1]     7.950        -1.422
asd.current_time[2]     hello_world|i_Clk     SB_DFFSR     D       current_time_RNO[2]     7.950        -1.401
asd.current_time[3]     hello_world|i_Clk     SB_DFFSR     D       current_time_RNO[3]     7.950        -1.401
asd.current_time[4]     hello_world|i_Clk     SB_DFFSR     D       current_time_RNO[4]     7.950        -1.401
asd.current_time[5]     hello_world|i_Clk     SB_DFFSR     D       current_time_RNO[5]     7.950        -1.401
asd.current_time[6]     hello_world|i_Clk     SB_DFFSR     D       current_time_RNO[6]     7.950        -1.401
asd.current_time[7]     hello_world|i_Clk     SB_DFFSR     D       current_time_RNO[7]     7.950        -1.337
asd.timer[24]           hello_world|i_Clk     SB_DFFSR     D       timerc_4                7.950        -0.794
asd.timer[22]           hello_world|i_Clk     SB_DFFSR     D       timerc_3                7.950        -0.514
asd.timer[21]           hello_world|i_Clk     SB_DFFSR     D       timerc_2                7.950        -0.373
==============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.056
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.950

    - Propagation time:                      9.372
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.422

    Number of logic level(s):                4
    Starting point:                          asd.timer[6] / Q
    Ending point:                            asd.current_time[1] / D
    The start point is clocked by            hello_world|i_Clk [rising] on pin C
    The end   point is clocked by            hello_world|i_Clk [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
asd.timer[6]                     SB_DFFSR     Q        Out     0.540     0.540       -         
timer[6]                         Net          -        -       1.599     -           3         
asd.timer_RNIRAC71[11]           SB_LUT4      I0       In      -         2.139       -         
asd.timer_RNIRAC71[11]           SB_LUT4      O        Out     0.449     2.588       -         
timer12_21_8                     Net          -        -       1.371     -           1         
asd.timer_RNI6AMT4[11]           SB_LUT4      I0       In      -         3.959       -         
asd.timer_RNI6AMT4[11]           SB_LUT4      O        Out     0.449     4.408       -         
timer12_21                       Net          -        -       1.371     -           16        
asd.current_time_RNIF9FV7[0]     SB_LUT4      I3       In      -         5.779       -         
asd.current_time_RNIF9FV7[0]     SB_LUT4      O        Out     0.316     6.094       -         
un1_current_time_c1              Net          -        -       1.371     -           7         
asd.current_time_RNO[1]          SB_LUT4      I1       In      -         7.465       -         
asd.current_time_RNO[1]          SB_LUT4      O        Out     0.400     7.865       -         
current_time_RNO[1]              Net          -        -       1.507     -           1         
asd.current_time[1]              SB_DFFSR     D        In      -         9.372       -         
===============================================================================================
Total path delay (propagation time + setup) of 9.477 is 2.258(23.8%) logic and 7.219(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.056
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.950

    - Propagation time:                      9.351
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.401

    Number of logic level(s):                4
    Starting point:                          asd.timer[6] / Q
    Ending point:                            asd.current_time[6] / D
    The start point is clocked by            hello_world|i_Clk [rising] on pin C
    The end   point is clocked by            hello_world|i_Clk [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
asd.timer[6]                     SB_DFFSR     Q        Out     0.540     0.540       -         
timer[6]                         Net          -        -       1.599     -           3         
asd.timer_RNIRAC71[11]           SB_LUT4      I0       In      -         2.139       -         
asd.timer_RNIRAC71[11]           SB_LUT4      O        Out     0.449     2.588       -         
timer12_21_8                     Net          -        -       1.371     -           1         
asd.timer_RNI6AMT4[11]           SB_LUT4      I0       In      -         3.959       -         
asd.timer_RNI6AMT4[11]           SB_LUT4      O        Out     0.449     4.408       -         
timer12_21                       Net          -        -       1.371     -           16        
asd.current_time_RNIF9FV7[0]     SB_LUT4      I3       In      -         5.779       -         
asd.current_time_RNIF9FV7[0]     SB_LUT4      O        Out     0.316     6.094       -         
un1_current_time_c1              Net          -        -       1.371     -           7         
asd.current_time_RNO[6]          SB_LUT4      I2       In      -         7.465       -         
asd.current_time_RNO[6]          SB_LUT4      O        Out     0.379     7.844       -         
current_time_RNO[6]              Net          -        -       1.507     -           1         
asd.current_time[6]              SB_DFFSR     D        In      -         9.351       -         
===============================================================================================
Total path delay (propagation time + setup) of 9.456 is 2.237(23.7%) logic and 7.219(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.056
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.950

    - Propagation time:                      9.351
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.401

    Number of logic level(s):                4
    Starting point:                          asd.timer[6] / Q
    Ending point:                            asd.current_time[5] / D
    The start point is clocked by            hello_world|i_Clk [rising] on pin C
    The end   point is clocked by            hello_world|i_Clk [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
asd.timer[6]                     SB_DFFSR     Q        Out     0.540     0.540       -         
timer[6]                         Net          -        -       1.599     -           3         
asd.timer_RNIRAC71[11]           SB_LUT4      I0       In      -         2.139       -         
asd.timer_RNIRAC71[11]           SB_LUT4      O        Out     0.449     2.588       -         
timer12_21_8                     Net          -        -       1.371     -           1         
asd.timer_RNI6AMT4[11]           SB_LUT4      I0       In      -         3.959       -         
asd.timer_RNI6AMT4[11]           SB_LUT4      O        Out     0.449     4.408       -         
timer12_21                       Net          -        -       1.371     -           16        
asd.current_time_RNIF9FV7[0]     SB_LUT4      I3       In      -         5.779       -         
asd.current_time_RNIF9FV7[0]     SB_LUT4      O        Out     0.316     6.094       -         
un1_current_time_c1              Net          -        -       1.371     -           7         
asd.current_time_RNO[5]          SB_LUT4      I2       In      -         7.465       -         
asd.current_time_RNO[5]          SB_LUT4      O        Out     0.379     7.844       -         
current_time_RNO[5]              Net          -        -       1.507     -           1         
asd.current_time[5]              SB_DFFSR     D        In      -         9.351       -         
===============================================================================================
Total path delay (propagation time + setup) of 9.456 is 2.237(23.7%) logic and 7.219(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.056
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.950

    - Propagation time:                      9.351
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.401

    Number of logic level(s):                4
    Starting point:                          asd.timer[6] / Q
    Ending point:                            asd.current_time[4] / D
    The start point is clocked by            hello_world|i_Clk [rising] on pin C
    The end   point is clocked by            hello_world|i_Clk [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
asd.timer[6]                     SB_DFFSR     Q        Out     0.540     0.540       -         
timer[6]                         Net          -        -       1.599     -           3         
asd.timer_RNIRAC71[11]           SB_LUT4      I0       In      -         2.139       -         
asd.timer_RNIRAC71[11]           SB_LUT4      O        Out     0.449     2.588       -         
timer12_21_8                     Net          -        -       1.371     -           1         
asd.timer_RNI6AMT4[11]           SB_LUT4      I0       In      -         3.959       -         
asd.timer_RNI6AMT4[11]           SB_LUT4      O        Out     0.449     4.408       -         
timer12_21                       Net          -        -       1.371     -           16        
asd.current_time_RNIF9FV7[0]     SB_LUT4      I3       In      -         5.779       -         
asd.current_time_RNIF9FV7[0]     SB_LUT4      O        Out     0.316     6.094       -         
un1_current_time_c1              Net          -        -       1.371     -           7         
asd.current_time_RNO[4]          SB_LUT4      I2       In      -         7.465       -         
asd.current_time_RNO[4]          SB_LUT4      O        Out     0.379     7.844       -         
current_time_RNO[4]              Net          -        -       1.507     -           1         
asd.current_time[4]              SB_DFFSR     D        In      -         9.351       -         
===============================================================================================
Total path delay (propagation time + setup) of 9.456 is 2.237(23.7%) logic and 7.219(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.056
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.950

    - Propagation time:                      9.351
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.401

    Number of logic level(s):                4
    Starting point:                          asd.timer[6] / Q
    Ending point:                            asd.current_time[3] / D
    The start point is clocked by            hello_world|i_Clk [rising] on pin C
    The end   point is clocked by            hello_world|i_Clk [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
asd.timer[6]                     SB_DFFSR     Q        Out     0.540     0.540       -         
timer[6]                         Net          -        -       1.599     -           3         
asd.timer_RNIRAC71[11]           SB_LUT4      I0       In      -         2.139       -         
asd.timer_RNIRAC71[11]           SB_LUT4      O        Out     0.449     2.588       -         
timer12_21_8                     Net          -        -       1.371     -           1         
asd.timer_RNI6AMT4[11]           SB_LUT4      I0       In      -         3.959       -         
asd.timer_RNI6AMT4[11]           SB_LUT4      O        Out     0.449     4.408       -         
timer12_21                       Net          -        -       1.371     -           16        
asd.current_time_RNIF9FV7[0]     SB_LUT4      I3       In      -         5.779       -         
asd.current_time_RNIF9FV7[0]     SB_LUT4      O        Out     0.316     6.094       -         
un1_current_time_c1              Net          -        -       1.371     -           7         
asd.current_time_RNO[3]          SB_LUT4      I2       In      -         7.465       -         
asd.current_time_RNO[3]          SB_LUT4      O        Out     0.379     7.844       -         
current_time_RNO[3]              Net          -        -       1.507     -           1         
asd.current_time[3]              SB_DFFSR     D        In      -         9.351       -         
===============================================================================================
Total path delay (propagation time + setup) of 9.456 is 2.237(23.7%) logic and 7.219(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for hello_world 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             1 use
SB_CARRY        23 uses
SB_DFF          13 uses
SB_DFFSR        33 uses
SB_GB           1 use
VCC             1 use
SB_LUT4         72 uses

I/O ports: 23
I/O primitives: 23
SB_GB_IO       1 use
SB_IO          22 uses

I/O Register bits:                  0
Register bits not including I/Os:   46 (3%)
Total load per clock:
   hello_world|i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 72 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 72 = 72 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 26MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 03:40:27 2020

###########################################################]


Synthesis exit by 0.
Current Implementation ex_project_Implmnt its sbt path: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.edf " "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist" "-pVQ100" "-yC:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.edf...
Parsing constraint file: C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf ...
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
parse file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.scf
sdc_reader OK C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.scf
Stored edif netlist at C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world...

write Timing Constraint to C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: hello_world

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world --outdir C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world
SDC file             - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	72
    Number of DFFs      	:	46
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	23
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	72
    Number of DFFs      	:	46
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	23

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	35
        LUT, DFF and CARRY	:	11
    Combinational LogicCells
        Only LUT         	:	15
        CARRY Only       	:	1
        LUT with CARRY   	:	11
    LogicCells                  :	73/1280
    PLBs                        :	10/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	23/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 14.2 (sec)

Final Design Statistics
    Number of LUTs      	:	72
    Number of DFFs      	:	46
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	23
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	73/1280
    PLBs                        :	12/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	23/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: hello_world|i_Clk | Frequency: 138.15 MHz | Target: 124.07 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 14.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 243
used logic cells: 73
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 243
used logic cells: 73
Translating sdc file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc...
Translated sdc file is C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\netlist\oadb-hello_world" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --outdir "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\netlist\oadb-hello_world C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc --outdir C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\router --sdf_file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design hello_world
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 104 
I1212: Iteration  1 :    28 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design hello_world
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.v" --vhdl "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/sbt/outputs/simulation_netlist\hello_world_sbt.vhd" --lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --out-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.v
Writing C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/sbt/outputs/simulation_netlist\hello_world_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc" --sdf-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf" --report-file "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\timer\hello_world_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc --sdf-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf --report-file C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\timer\hello_world_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --device_name iCE40HX1K --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "ex_project_syn.prj" -log "ex_project_Implmnt/ex_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of ex_project_Implmnt/ex_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Mon Jul 20 03:42:39 2020

#Implementation: ex_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\ex_project\hello_world.v" (library work)
@I::"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module hello_world
@N: CG364 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":1:7:1:23|Synthesizing module seven_seg_counter in library work.

	period=32'b00000001011111010111100001000000
	zero_seg=7'b1111110
	one_seg=7'b0110000
	two_seg=7'b1101101
	three_seg=7'b1111001
	four_seg=7'b0110011
	five_seg=7'b1011011
	six_seg=7'b1011111
	seven_seg=7'b1110000
	eigth_seg=7'b1111111
	nine_seg=7'b1111011
	a_seg=7'b1110111
	b_seg=7'b0011111
	c_seg=7'b1001110
	d_seg=7'b0111101
	e_seg=7'b1001111
	f_seg=7'b1000111
   Generated name = seven_seg_counter_Z1

@N: CG364 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Synthesizing module hello_world in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 03:42:39 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 03:42:39 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 03:42:39 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\synwork\ex_project_comp.srs changed - recompiling
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 03:42:41 2020

###########################################################]
Pre-mapping Report

# Mon Jul 20 03:42:41 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project_scck.rpt 
Printing clock  summary report in "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist hello_world

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                 Requested     Requested     Clock        Clock                     Clock
Clock                 Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------
hello_world|i_Clk     149.3 MHz     6.700         inferred     Autoconstr_clkgroup_0     47   
==============================================================================================

@W: MT529 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Found inferred clock hello_world|i_Clk which controls 47 sequential elements including asd.timer[24:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":97:0:97:5|Removing sequential instance r_disp2[0] (in view: work.seven_seg_counter_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 03:42:41 2020

###########################################################]
Map & Optimize Report

# Mon Jul 20 03:42:42 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":98:1:98:4|ROM r_disp2_2[6:0] (in view: work.seven_seg_counter_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":75:1:75:4|ROM r_disp1_2[6:0] (in view: work.seven_seg_counter_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":98:1:98:4|ROM r_disp2_2[6:0] (in view: work.seven_seg_counter_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":98:1:98:4|Found ROM .delname. (in view: work.seven_seg_counter_Z1(verilog)) with 16 words by 7 bits.
@W: FA239 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":75:1:75:4|ROM r_disp1_2[6:0] (in view: work.seven_seg_counter_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":75:1:75:4|Found ROM .delname. (in view: work.seven_seg_counter_Z1(verilog)) with 16 words by 7 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":97:0:97:5|Removing sequential instance r_disp2[0] (in view: work.seven_seg_counter_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.26ns		  72 /        46
   2		0h:00m:00s		    -2.26ns		  72 /        46

   3		0h:00m:00s		    -2.26ns		  72 /        46


   4		0h:00m:00s		    -2.26ns		  72 /        46
@N: FX1016 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":12:7:12:11|SB_GB_IO inserted on the port i_Clk.
@N: FX1017 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|SB_GB inserted on the net asd.N_100.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 46 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               46         asd.timer[17]  
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\synwork\ex_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock hello_world|i_Clk with period 8.06ns. Please declare a user-defined clock on object "p:i_Clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Jul 20 03:42:43 2020
#


Top view:               hello_world
Requested Frequency:    124.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.422

                      Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock        Frequency     Frequency     Period        Period        Slack      Type         Group                
---------------------------------------------------------------------------------------------------------------------------
hello_world|i_Clk     124.1 MHz     105.5 MHz     8.056         9.477         -1.422     inferred     Autoconstr_clkgroup_0
===========================================================================================================================





Clock Relationships
*******************

Clocks                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------
Starting           Ending             |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------
hello_world|i_Clk  hello_world|i_Clk  |  8.056       -1.422  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: hello_world|i_Clk
====================================



Starting Points with Worst Slack
********************************

                  Starting                                                 Arrival           
Instance          Reference             Type         Pin     Net           Time        Slack 
                  Clock                                                                      
---------------------------------------------------------------------------------------------
asd.timer[6]      hello_world|i_Clk     SB_DFFSR     Q       timer[6]      0.540       -1.422
asd.timer[11]     hello_world|i_Clk     SB_DFFSR     Q       timer[11]     0.540       -1.373
asd.timer[14]     hello_world|i_Clk     SB_DFFSR     Q       timer[14]     0.540       -1.373
asd.timer[12]     hello_world|i_Clk     SB_DFFSR     Q       timer[12]     0.540       -1.351
asd.timer[20]     hello_world|i_Clk     SB_DFFSR     Q       timer[20]     0.540       -1.351
asd.timer[16]     hello_world|i_Clk     SB_DFFSR     Q       timer[16]     0.540       -1.323
asd.timer[18]     hello_world|i_Clk     SB_DFFSR     Q       timer[18]     0.540       -1.302
asd.timer[21]     hello_world|i_Clk     SB_DFFSR     Q       timer[21]     0.540       -1.302
asd.timer[4]      hello_world|i_Clk     SB_DFFSR     Q       timer[4]      0.540       -1.288
asd.timer[13]     hello_world|i_Clk     SB_DFFSR     Q       timer[13]     0.540       -1.288
=============================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                           Required           
Instance                Reference             Type         Pin     Net                     Time         Slack 
                        Clock                                                                                 
--------------------------------------------------------------------------------------------------------------
asd.current_time[1]     hello_world|i_Clk     SB_DFFSR     D       current_time_RNO[1]     7.950        -1.422
asd.current_time[2]     hello_world|i_Clk     SB_DFFSR     D       current_time_RNO[2]     7.950        -1.401
asd.current_time[3]     hello_world|i_Clk     SB_DFFSR     D       current_time_RNO[3]     7.950        -1.401
asd.current_time[4]     hello_world|i_Clk     SB_DFFSR     D       current_time_RNO[4]     7.950        -1.401
asd.current_time[5]     hello_world|i_Clk     SB_DFFSR     D       current_time_RNO[5]     7.950        -1.401
asd.current_time[6]     hello_world|i_Clk     SB_DFFSR     D       current_time_RNO[6]     7.950        -1.401
asd.current_time[7]     hello_world|i_Clk     SB_DFFSR     D       current_time_RNO[7]     7.950        -1.337
asd.timer[24]           hello_world|i_Clk     SB_DFFSR     D       timerc_4                7.950        -0.794
asd.timer[22]           hello_world|i_Clk     SB_DFFSR     D       timerc_3                7.950        -0.514
asd.timer[21]           hello_world|i_Clk     SB_DFFSR     D       timerc_2                7.950        -0.373
==============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.056
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.950

    - Propagation time:                      9.372
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.422

    Number of logic level(s):                4
    Starting point:                          asd.timer[6] / Q
    Ending point:                            asd.current_time[1] / D
    The start point is clocked by            hello_world|i_Clk [rising] on pin C
    The end   point is clocked by            hello_world|i_Clk [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
asd.timer[6]                     SB_DFFSR     Q        Out     0.540     0.540       -         
timer[6]                         Net          -        -       1.599     -           3         
asd.timer_RNIRAC71[11]           SB_LUT4      I0       In      -         2.139       -         
asd.timer_RNIRAC71[11]           SB_LUT4      O        Out     0.449     2.588       -         
timer12_21_8                     Net          -        -       1.371     -           1         
asd.timer_RNI6AMT4[11]           SB_LUT4      I0       In      -         3.959       -         
asd.timer_RNI6AMT4[11]           SB_LUT4      O        Out     0.449     4.408       -         
timer12_21                       Net          -        -       1.371     -           16        
asd.current_time_RNIF9FV7[0]     SB_LUT4      I3       In      -         5.779       -         
asd.current_time_RNIF9FV7[0]     SB_LUT4      O        Out     0.316     6.094       -         
un1_current_time_c1              Net          -        -       1.371     -           7         
asd.current_time_RNO[1]          SB_LUT4      I1       In      -         7.465       -         
asd.current_time_RNO[1]          SB_LUT4      O        Out     0.400     7.865       -         
current_time_RNO[1]              Net          -        -       1.507     -           1         
asd.current_time[1]              SB_DFFSR     D        In      -         9.372       -         
===============================================================================================
Total path delay (propagation time + setup) of 9.477 is 2.258(23.8%) logic and 7.219(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.056
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.950

    - Propagation time:                      9.351
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.401

    Number of logic level(s):                4
    Starting point:                          asd.timer[6] / Q
    Ending point:                            asd.current_time[6] / D
    The start point is clocked by            hello_world|i_Clk [rising] on pin C
    The end   point is clocked by            hello_world|i_Clk [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
asd.timer[6]                     SB_DFFSR     Q        Out     0.540     0.540       -         
timer[6]                         Net          -        -       1.599     -           3         
asd.timer_RNIRAC71[11]           SB_LUT4      I0       In      -         2.139       -         
asd.timer_RNIRAC71[11]           SB_LUT4      O        Out     0.449     2.588       -         
timer12_21_8                     Net          -        -       1.371     -           1         
asd.timer_RNI6AMT4[11]           SB_LUT4      I0       In      -         3.959       -         
asd.timer_RNI6AMT4[11]           SB_LUT4      O        Out     0.449     4.408       -         
timer12_21                       Net          -        -       1.371     -           16        
asd.current_time_RNIF9FV7[0]     SB_LUT4      I3       In      -         5.779       -         
asd.current_time_RNIF9FV7[0]     SB_LUT4      O        Out     0.316     6.094       -         
un1_current_time_c1              Net          -        -       1.371     -           7         
asd.current_time_RNO[6]          SB_LUT4      I2       In      -         7.465       -         
asd.current_time_RNO[6]          SB_LUT4      O        Out     0.379     7.844       -         
current_time_RNO[6]              Net          -        -       1.507     -           1         
asd.current_time[6]              SB_DFFSR     D        In      -         9.351       -         
===============================================================================================
Total path delay (propagation time + setup) of 9.456 is 2.237(23.7%) logic and 7.219(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.056
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.950

    - Propagation time:                      9.351
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.401

    Number of logic level(s):                4
    Starting point:                          asd.timer[6] / Q
    Ending point:                            asd.current_time[5] / D
    The start point is clocked by            hello_world|i_Clk [rising] on pin C
    The end   point is clocked by            hello_world|i_Clk [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
asd.timer[6]                     SB_DFFSR     Q        Out     0.540     0.540       -         
timer[6]                         Net          -        -       1.599     -           3         
asd.timer_RNIRAC71[11]           SB_LUT4      I0       In      -         2.139       -         
asd.timer_RNIRAC71[11]           SB_LUT4      O        Out     0.449     2.588       -         
timer12_21_8                     Net          -        -       1.371     -           1         
asd.timer_RNI6AMT4[11]           SB_LUT4      I0       In      -         3.959       -         
asd.timer_RNI6AMT4[11]           SB_LUT4      O        Out     0.449     4.408       -         
timer12_21                       Net          -        -       1.371     -           16        
asd.current_time_RNIF9FV7[0]     SB_LUT4      I3       In      -         5.779       -         
asd.current_time_RNIF9FV7[0]     SB_LUT4      O        Out     0.316     6.094       -         
un1_current_time_c1              Net          -        -       1.371     -           7         
asd.current_time_RNO[5]          SB_LUT4      I2       In      -         7.465       -         
asd.current_time_RNO[5]          SB_LUT4      O        Out     0.379     7.844       -         
current_time_RNO[5]              Net          -        -       1.507     -           1         
asd.current_time[5]              SB_DFFSR     D        In      -         9.351       -         
===============================================================================================
Total path delay (propagation time + setup) of 9.456 is 2.237(23.7%) logic and 7.219(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.056
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.950

    - Propagation time:                      9.351
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.401

    Number of logic level(s):                4
    Starting point:                          asd.timer[6] / Q
    Ending point:                            asd.current_time[4] / D
    The start point is clocked by            hello_world|i_Clk [rising] on pin C
    The end   point is clocked by            hello_world|i_Clk [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
asd.timer[6]                     SB_DFFSR     Q        Out     0.540     0.540       -         
timer[6]                         Net          -        -       1.599     -           3         
asd.timer_RNIRAC71[11]           SB_LUT4      I0       In      -         2.139       -         
asd.timer_RNIRAC71[11]           SB_LUT4      O        Out     0.449     2.588       -         
timer12_21_8                     Net          -        -       1.371     -           1         
asd.timer_RNI6AMT4[11]           SB_LUT4      I0       In      -         3.959       -         
asd.timer_RNI6AMT4[11]           SB_LUT4      O        Out     0.449     4.408       -         
timer12_21                       Net          -        -       1.371     -           16        
asd.current_time_RNIF9FV7[0]     SB_LUT4      I3       In      -         5.779       -         
asd.current_time_RNIF9FV7[0]     SB_LUT4      O        Out     0.316     6.094       -         
un1_current_time_c1              Net          -        -       1.371     -           7         
asd.current_time_RNO[4]          SB_LUT4      I2       In      -         7.465       -         
asd.current_time_RNO[4]          SB_LUT4      O        Out     0.379     7.844       -         
current_time_RNO[4]              Net          -        -       1.507     -           1         
asd.current_time[4]              SB_DFFSR     D        In      -         9.351       -         
===============================================================================================
Total path delay (propagation time + setup) of 9.456 is 2.237(23.7%) logic and 7.219(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.056
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.950

    - Propagation time:                      9.351
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.401

    Number of logic level(s):                4
    Starting point:                          asd.timer[6] / Q
    Ending point:                            asd.current_time[3] / D
    The start point is clocked by            hello_world|i_Clk [rising] on pin C
    The end   point is clocked by            hello_world|i_Clk [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
asd.timer[6]                     SB_DFFSR     Q        Out     0.540     0.540       -         
timer[6]                         Net          -        -       1.599     -           3         
asd.timer_RNIRAC71[11]           SB_LUT4      I0       In      -         2.139       -         
asd.timer_RNIRAC71[11]           SB_LUT4      O        Out     0.449     2.588       -         
timer12_21_8                     Net          -        -       1.371     -           1         
asd.timer_RNI6AMT4[11]           SB_LUT4      I0       In      -         3.959       -         
asd.timer_RNI6AMT4[11]           SB_LUT4      O        Out     0.449     4.408       -         
timer12_21                       Net          -        -       1.371     -           16        
asd.current_time_RNIF9FV7[0]     SB_LUT4      I3       In      -         5.779       -         
asd.current_time_RNIF9FV7[0]     SB_LUT4      O        Out     0.316     6.094       -         
un1_current_time_c1              Net          -        -       1.371     -           7         
asd.current_time_RNO[3]          SB_LUT4      I2       In      -         7.465       -         
asd.current_time_RNO[3]          SB_LUT4      O        Out     0.379     7.844       -         
current_time_RNO[3]              Net          -        -       1.507     -           1         
asd.current_time[3]              SB_DFFSR     D        In      -         9.351       -         
===============================================================================================
Total path delay (propagation time + setup) of 9.456 is 2.237(23.7%) logic and 7.219(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for hello_world 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             1 use
SB_CARRY        23 uses
SB_DFF          13 uses
SB_DFFSR        33 uses
SB_GB           1 use
VCC             1 use
SB_LUT4         72 uses

I/O ports: 23
I/O primitives: 23
SB_GB_IO       1 use
SB_IO          22 uses

I/O Register bits:                  0
Register bits not including I/Os:   46 (3%)
Total load per clock:
   hello_world|i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 72 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 72 = 72 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 26MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 03:42:43 2020

###########################################################]


Synthesis exit by 0.
Current Implementation ex_project_Implmnt its sbt path: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.edf " "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist" "-pVQ100" "-yC:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.edf...
Parsing constraint file: C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf ...
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
parse file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.scf
sdc_reader OK C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.scf
Stored edif netlist at C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world...

write Timing Constraint to C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: hello_world

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world --outdir C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world
SDC file             - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	72
    Number of DFFs      	:	46
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	23
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	72
    Number of DFFs      	:	46
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	23

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	35
        LUT, DFF and CARRY	:	11
    Combinational LogicCells
        Only LUT         	:	15
        CARRY Only       	:	1
        LUT with CARRY   	:	11
    LogicCells                  :	73/1280
    PLBs                        :	10/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	23/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 19.0 (sec)

Final Design Statistics
    Number of LUTs      	:	72
    Number of DFFs      	:	46
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	23
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	73/1280
    PLBs                        :	12/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	23/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: hello_world|i_Clk | Frequency: 138.15 MHz | Target: 124.07 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 19.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 243
used logic cells: 73
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 243
used logic cells: 73
Translating sdc file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc...
Translated sdc file is C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\netlist\oadb-hello_world" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --outdir "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\netlist\oadb-hello_world C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc --outdir C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\router --sdf_file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design hello_world
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 104 
I1212: Iteration  1 :    28 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design hello_world
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.v" --vhdl "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/sbt/outputs/simulation_netlist\hello_world_sbt.vhd" --lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --out-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.v
Writing C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/sbt/outputs/simulation_netlist\hello_world_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc" --sdf-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf" --report-file "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\timer\hello_world_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc --sdf-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf --report-file C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\timer\hello_world_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --device_name iCE40HX1K --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "ex_project_syn.prj" -log "ex_project_Implmnt/ex_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of ex_project_Implmnt/ex_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Mon Jul 20 03:45:45 2020

#Implementation: ex_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\ex_project\hello_world.v" (library work)
@I::"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v" (library work)
Verilog syntax check successful!
File C:\Users\seba\Documents\go_board\ex_project\hello_world.v changed - recompiling
Selecting top level module hello_world
@N: CG364 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":1:7:1:23|Synthesizing module seven_seg_counter in library work.

	period=32'b00000001011111010111100001000000
	zero_seg=7'b1111110
	one_seg=7'b0110000
	two_seg=7'b1101101
	three_seg=7'b1111001
	four_seg=7'b0110011
	five_seg=7'b1011011
	six_seg=7'b1011111
	seven_seg=7'b1110000
	eigth_seg=7'b1111111
	nine_seg=7'b1111011
	a_seg=7'b1110111
	b_seg=7'b0011111
	c_seg=7'b1001110
	d_seg=7'b0111101
	e_seg=7'b1001111
	f_seg=7'b1000111
   Generated name = seven_seg_counter_Z1

@N: CG364 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Synthesizing module hello_world in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 03:45:46 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 03:45:46 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 03:45:46 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\synwork\ex_project_comp.srs changed - recompiling
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 03:45:47 2020

###########################################################]
Pre-mapping Report

# Mon Jul 20 03:45:47 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project_scck.rpt 
Printing clock  summary report in "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist hello_world

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                 Requested     Requested     Clock        Clock                     Clock
Clock                 Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------
hello_world|i_Clk     149.3 MHz     6.700         inferred     Autoconstr_clkgroup_0     47   
==============================================================================================

@W: MT529 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|Found inferred clock hello_world|i_Clk which controls 47 sequential elements including asd.timer[24:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 03:45:48 2020

###########################################################]
Map & Optimize Report

# Mon Jul 20 03:45:48 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":98:1:98:4|ROM r_disp2_2[6:0] (in view: work.seven_seg_counter_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":75:1:75:4|ROM r_disp1_2[6:0] (in view: work.seven_seg_counter_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":98:1:98:4|ROM r_disp2_2[6:0] (in view: work.seven_seg_counter_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":98:1:98:4|Found ROM .delname. (in view: work.seven_seg_counter_Z1(verilog)) with 16 words by 7 bits.
@W: FA239 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":75:1:75:4|ROM r_disp1_2[6:0] (in view: work.seven_seg_counter_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":75:1:75:4|Found ROM .delname. (in view: work.seven_seg_counter_Z1(verilog)) with 16 words by 7 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.26ns		  72 /        47
   2		0h:00m:00s		    -2.26ns		  72 /        47

   3		0h:00m:00s		    -2.26ns		  72 /        47


   4		0h:00m:00s		    -2.26ns		  72 /        47
@N: FX1016 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":12:7:12:11|SB_GB_IO inserted on the port i_Clk.
@N: FX1017 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":58:0:58:5|SB_GB inserted on the net asd.N_100.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 47 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               47         asd.timer[13]  
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\synwork\ex_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock hello_world|i_Clk with period 8.06ns. Please declare a user-defined clock on object "p:i_Clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Jul 20 03:45:49 2020
#


Top view:               hello_world
Requested Frequency:    124.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.422

                      Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock        Frequency     Frequency     Period        Period        Slack      Type         Group                
---------------------------------------------------------------------------------------------------------------------------
hello_world|i_Clk     124.1 MHz     105.5 MHz     8.056         9.477         -1.422     inferred     Autoconstr_clkgroup_0
===========================================================================================================================





Clock Relationships
*******************

Clocks                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------
Starting           Ending             |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------
hello_world|i_Clk  hello_world|i_Clk  |  8.056       -1.422  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: hello_world|i_Clk
====================================



Starting Points with Worst Slack
********************************

                  Starting                                                 Arrival           
Instance          Reference             Type         Pin     Net           Time        Slack 
                  Clock                                                                      
---------------------------------------------------------------------------------------------
asd.timer[6]      hello_world|i_Clk     SB_DFFSR     Q       timer[6]      0.540       -1.422
asd.timer[11]     hello_world|i_Clk     SB_DFFSR     Q       timer[11]     0.540       -1.373
asd.timer[14]     hello_world|i_Clk     SB_DFFSR     Q       timer[14]     0.540       -1.373
asd.timer[12]     hello_world|i_Clk     SB_DFFSR     Q       timer[12]     0.540       -1.351
asd.timer[20]     hello_world|i_Clk     SB_DFFSR     Q       timer[20]     0.540       -1.351
asd.timer[16]     hello_world|i_Clk     SB_DFFSR     Q       timer[16]     0.540       -1.323
asd.timer[18]     hello_world|i_Clk     SB_DFFSR     Q       timer[18]     0.540       -1.302
asd.timer[21]     hello_world|i_Clk     SB_DFFSR     Q       timer[21]     0.540       -1.302
asd.timer[4]      hello_world|i_Clk     SB_DFFSR     Q       timer[4]      0.540       -1.288
asd.timer[13]     hello_world|i_Clk     SB_DFFSR     Q       timer[13]     0.540       -1.288
=============================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                           Required           
Instance                Reference             Type         Pin     Net                     Time         Slack 
                        Clock                                                                                 
--------------------------------------------------------------------------------------------------------------
asd.current_time[1]     hello_world|i_Clk     SB_DFFSR     D       current_time_RNO[1]     7.950        -1.422
asd.current_time[2]     hello_world|i_Clk     SB_DFFSR     D       current_time_RNO[2]     7.950        -1.401
asd.current_time[3]     hello_world|i_Clk     SB_DFFSR     D       current_time_RNO[3]     7.950        -1.401
asd.current_time[4]     hello_world|i_Clk     SB_DFFSR     D       current_time_RNO[4]     7.950        -1.401
asd.current_time[5]     hello_world|i_Clk     SB_DFFSR     D       current_time_RNO[5]     7.950        -1.401
asd.current_time[6]     hello_world|i_Clk     SB_DFFSR     D       current_time_RNO[6]     7.950        -1.401
asd.current_time[7]     hello_world|i_Clk     SB_DFFSR     D       current_time_RNO[7]     7.950        -1.337
asd.timer[24]           hello_world|i_Clk     SB_DFFSR     D       timerc_7                7.950        -0.794
asd.timer[22]           hello_world|i_Clk     SB_DFFSR     D       timerc_6                7.950        -0.514
asd.timer[21]           hello_world|i_Clk     SB_DFFSR     D       timerc_5                7.950        -0.373
==============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.056
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.950

    - Propagation time:                      9.372
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.422

    Number of logic level(s):                4
    Starting point:                          asd.timer[6] / Q
    Ending point:                            asd.current_time[1] / D
    The start point is clocked by            hello_world|i_Clk [rising] on pin C
    The end   point is clocked by            hello_world|i_Clk [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
asd.timer[6]                     SB_DFFSR     Q        Out     0.540     0.540       -         
timer[6]                         Net          -        -       1.599     -           3         
asd.timer_RNIRAC71[11]           SB_LUT4      I0       In      -         2.139       -         
asd.timer_RNIRAC71[11]           SB_LUT4      O        Out     0.449     2.588       -         
timer12_21_8                     Net          -        -       1.371     -           1         
asd.timer_RNI6AMT4[11]           SB_LUT4      I0       In      -         3.959       -         
asd.timer_RNI6AMT4[11]           SB_LUT4      O        Out     0.449     4.408       -         
timer12_21                       Net          -        -       1.371     -           16        
asd.current_time_RNIF9FV7[0]     SB_LUT4      I3       In      -         5.779       -         
asd.current_time_RNIF9FV7[0]     SB_LUT4      O        Out     0.316     6.094       -         
un1_current_time_c1              Net          -        -       1.371     -           7         
asd.current_time_RNO[1]          SB_LUT4      I1       In      -         7.465       -         
asd.current_time_RNO[1]          SB_LUT4      O        Out     0.400     7.865       -         
current_time_RNO[1]              Net          -        -       1.507     -           1         
asd.current_time[1]              SB_DFFSR     D        In      -         9.372       -         
===============================================================================================
Total path delay (propagation time + setup) of 9.477 is 2.258(23.8%) logic and 7.219(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.056
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.950

    - Propagation time:                      9.351
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.401

    Number of logic level(s):                4
    Starting point:                          asd.timer[6] / Q
    Ending point:                            asd.current_time[6] / D
    The start point is clocked by            hello_world|i_Clk [rising] on pin C
    The end   point is clocked by            hello_world|i_Clk [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
asd.timer[6]                     SB_DFFSR     Q        Out     0.540     0.540       -         
timer[6]                         Net          -        -       1.599     -           3         
asd.timer_RNIRAC71[11]           SB_LUT4      I0       In      -         2.139       -         
asd.timer_RNIRAC71[11]           SB_LUT4      O        Out     0.449     2.588       -         
timer12_21_8                     Net          -        -       1.371     -           1         
asd.timer_RNI6AMT4[11]           SB_LUT4      I0       In      -         3.959       -         
asd.timer_RNI6AMT4[11]           SB_LUT4      O        Out     0.449     4.408       -         
timer12_21                       Net          -        -       1.371     -           16        
asd.current_time_RNIF9FV7[0]     SB_LUT4      I3       In      -         5.779       -         
asd.current_time_RNIF9FV7[0]     SB_LUT4      O        Out     0.316     6.094       -         
un1_current_time_c1              Net          -        -       1.371     -           7         
asd.current_time_RNO[6]          SB_LUT4      I2       In      -         7.465       -         
asd.current_time_RNO[6]          SB_LUT4      O        Out     0.379     7.844       -         
current_time_RNO[6]              Net          -        -       1.507     -           1         
asd.current_time[6]              SB_DFFSR     D        In      -         9.351       -         
===============================================================================================
Total path delay (propagation time + setup) of 9.456 is 2.237(23.7%) logic and 7.219(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.056
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.950

    - Propagation time:                      9.351
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.401

    Number of logic level(s):                4
    Starting point:                          asd.timer[6] / Q
    Ending point:                            asd.current_time[5] / D
    The start point is clocked by            hello_world|i_Clk [rising] on pin C
    The end   point is clocked by            hello_world|i_Clk [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
asd.timer[6]                     SB_DFFSR     Q        Out     0.540     0.540       -         
timer[6]                         Net          -        -       1.599     -           3         
asd.timer_RNIRAC71[11]           SB_LUT4      I0       In      -         2.139       -         
asd.timer_RNIRAC71[11]           SB_LUT4      O        Out     0.449     2.588       -         
timer12_21_8                     Net          -        -       1.371     -           1         
asd.timer_RNI6AMT4[11]           SB_LUT4      I0       In      -         3.959       -         
asd.timer_RNI6AMT4[11]           SB_LUT4      O        Out     0.449     4.408       -         
timer12_21                       Net          -        -       1.371     -           16        
asd.current_time_RNIF9FV7[0]     SB_LUT4      I3       In      -         5.779       -         
asd.current_time_RNIF9FV7[0]     SB_LUT4      O        Out     0.316     6.094       -         
un1_current_time_c1              Net          -        -       1.371     -           7         
asd.current_time_RNO[5]          SB_LUT4      I2       In      -         7.465       -         
asd.current_time_RNO[5]          SB_LUT4      O        Out     0.379     7.844       -         
current_time_RNO[5]              Net          -        -       1.507     -           1         
asd.current_time[5]              SB_DFFSR     D        In      -         9.351       -         
===============================================================================================
Total path delay (propagation time + setup) of 9.456 is 2.237(23.7%) logic and 7.219(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.056
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.950

    - Propagation time:                      9.351
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.401

    Number of logic level(s):                4
    Starting point:                          asd.timer[6] / Q
    Ending point:                            asd.current_time[4] / D
    The start point is clocked by            hello_world|i_Clk [rising] on pin C
    The end   point is clocked by            hello_world|i_Clk [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
asd.timer[6]                     SB_DFFSR     Q        Out     0.540     0.540       -         
timer[6]                         Net          -        -       1.599     -           3         
asd.timer_RNIRAC71[11]           SB_LUT4      I0       In      -         2.139       -         
asd.timer_RNIRAC71[11]           SB_LUT4      O        Out     0.449     2.588       -         
timer12_21_8                     Net          -        -       1.371     -           1         
asd.timer_RNI6AMT4[11]           SB_LUT4      I0       In      -         3.959       -         
asd.timer_RNI6AMT4[11]           SB_LUT4      O        Out     0.449     4.408       -         
timer12_21                       Net          -        -       1.371     -           16        
asd.current_time_RNIF9FV7[0]     SB_LUT4      I3       In      -         5.779       -         
asd.current_time_RNIF9FV7[0]     SB_LUT4      O        Out     0.316     6.094       -         
un1_current_time_c1              Net          -        -       1.371     -           7         
asd.current_time_RNO[4]          SB_LUT4      I2       In      -         7.465       -         
asd.current_time_RNO[4]          SB_LUT4      O        Out     0.379     7.844       -         
current_time_RNO[4]              Net          -        -       1.507     -           1         
asd.current_time[4]              SB_DFFSR     D        In      -         9.351       -         
===============================================================================================
Total path delay (propagation time + setup) of 9.456 is 2.237(23.7%) logic and 7.219(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.056
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.950

    - Propagation time:                      9.351
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.401

    Number of logic level(s):                4
    Starting point:                          asd.timer[6] / Q
    Ending point:                            asd.current_time[3] / D
    The start point is clocked by            hello_world|i_Clk [rising] on pin C
    The end   point is clocked by            hello_world|i_Clk [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
asd.timer[6]                     SB_DFFSR     Q        Out     0.540     0.540       -         
timer[6]                         Net          -        -       1.599     -           3         
asd.timer_RNIRAC71[11]           SB_LUT4      I0       In      -         2.139       -         
asd.timer_RNIRAC71[11]           SB_LUT4      O        Out     0.449     2.588       -         
timer12_21_8                     Net          -        -       1.371     -           1         
asd.timer_RNI6AMT4[11]           SB_LUT4      I0       In      -         3.959       -         
asd.timer_RNI6AMT4[11]           SB_LUT4      O        Out     0.449     4.408       -         
timer12_21                       Net          -        -       1.371     -           16        
asd.current_time_RNIF9FV7[0]     SB_LUT4      I3       In      -         5.779       -         
asd.current_time_RNIF9FV7[0]     SB_LUT4      O        Out     0.316     6.094       -         
un1_current_time_c1              Net          -        -       1.371     -           7         
asd.current_time_RNO[3]          SB_LUT4      I2       In      -         7.465       -         
asd.current_time_RNO[3]          SB_LUT4      O        Out     0.379     7.844       -         
current_time_RNO[3]              Net          -        -       1.507     -           1         
asd.current_time[3]              SB_DFFSR     D        In      -         9.351       -         
===============================================================================================
Total path delay (propagation time + setup) of 9.456 is 2.237(23.7%) logic and 7.219(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for hello_world 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             1 use
SB_CARRY        23 uses
SB_DFF          14 uses
SB_DFFSR        33 uses
SB_GB           1 use
VCC             1 use
SB_LUT4         72 uses

I/O ports: 23
I/O primitives: 23
SB_GB_IO       1 use
SB_IO          22 uses

I/O Register bits:                  0
Register bits not including I/Os:   47 (3%)
Total load per clock:
   hello_world|i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 72 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 72 = 72 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 26MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 03:45:49 2020

###########################################################]


Synthesis exit by 0.
Current Implementation ex_project_Implmnt its sbt path: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.edf " "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist" "-pVQ100" "-yC:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.edf...
Parsing constraint file: C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf ...
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
parse file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.scf
sdc_reader OK C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.scf
Stored edif netlist at C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world...

write Timing Constraint to C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: hello_world

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world --outdir C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world
SDC file             - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	72
    Number of DFFs      	:	47
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	23
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	72
    Number of DFFs      	:	47
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	23

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	36
        LUT, DFF and CARRY	:	11
    Combinational LogicCells
        Only LUT         	:	14
        CARRY Only       	:	1
        LUT with CARRY   	:	11
    LogicCells                  :	73/1280
    PLBs                        :	10/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	23/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 12.0 (sec)

Final Design Statistics
    Number of LUTs      	:	72
    Number of DFFs      	:	47
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	23
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	73/1280
    PLBs                        :	13/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	23/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: hello_world|i_Clk | Frequency: 150.59 MHz | Target: 124.07 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 12.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 217
used logic cells: 73
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 217
used logic cells: 73
Translating sdc file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc...
Translated sdc file is C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\netlist\oadb-hello_world" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --outdir "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\netlist\oadb-hello_world C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc --outdir C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\router --sdf_file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design hello_world
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 104 
I1212: Iteration  1 :    27 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design hello_world
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.v" --vhdl "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/sbt/outputs/simulation_netlist\hello_world_sbt.vhd" --lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --out-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.v
Writing C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/sbt/outputs/simulation_netlist\hello_world_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc" --sdf-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf" --report-file "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\timer\hello_world_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc --sdf-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf --report-file C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\timer\hello_world_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --device_name iCE40HX1K --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
3:51:47
