

================================================================
== Vitis HLS Report for 'foo_m'
================================================================
* Date:           Sun Dec 11 11:11:40 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab5_z1
* Solution:       sol2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   |  10.00 ns|  8.470 ns|     1.00 ns|
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   212996|   212996|  2.130 ms|  2.130 ms|  212997|  212997|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop1   |    65536|    65536|         4|          -|          -|  16384|        no|
        |- L1      |    32768|    32768|         2|          -|          -|  16384|        no|
        |- Loop2   |    65536|    65536|         4|          -|          -|  16384|        no|
        |- Loop3   |    49152|    49152|         3|          -|          -|  16384|        no|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 7 8 
7 --> 6 
8 --> 9 12 
9 --> 10 
10 --> 11 
11 --> 8 
12 --> 13 
13 --> 14 
14 --> 12 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 15 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 16 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_in"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %scale"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %scale, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_out1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_out1"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_out2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_out2"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%scale_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %scale"   --->   Operation 25 'read' 'scale_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%temp1 = alloca i64 1" [./source/lab5_z1.c:18]   --->   Operation 26 'alloca' 'temp1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%temp2 = alloca i64 1" [./source/lab5_z1.c:18]   --->   Operation 27 'alloca' 'temp2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%temp3 = alloca i64 1" [./source/lab5_z1.c:18]   --->   Operation 28 'alloca' 'temp3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_1 : Operation 29 [1/1] (1.61ns)   --->   "%store_ln21 = store i15 0, i15 %i" [./source/lab5_z1.c:21]   --->   Operation 29 'store' 'store_ln21' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln21 = br void" [./source/lab5_z1.c:21]   --->   Operation 30 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.87>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%i_2 = load i15 %i" [./source/lab5_z1.c:21]   --->   Operation 31 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i15 %i_2" [./source/lab5_z1.c:21]   --->   Operation 32 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (2.26ns)   --->   "%icmp_ln21 = icmp_eq  i15 %i_2, i15 16384" [./source/lab5_z1.c:21]   --->   Operation 33 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 2.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 34 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (2.14ns)   --->   "%add_ln21 = add i15 %i_2, i15 1" [./source/lab5_z1.c:21]   --->   Operation 35 'add' 'add_ln21' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %.split6, void %.preheader1.preheader" [./source/lab5_z1.c:21]   --->   Operation 36 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%data_in_addr = getelementptr i32 %data_in, i64 0, i64 %zext_ln21" [./source/lab5_z1.c:24]   --->   Operation 37 'getelementptr' 'data_in_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (3.25ns)   --->   "%data_in_load = load i14 %data_in_addr" [./source/lab5_z1.c:24]   --->   Operation 38 'load' 'data_in_load' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_2 : Operation 39 [1/1] (1.61ns)   --->   "%store_ln21 = store i15 %add_ln21, i15 %i" [./source/lab5_z1.c:21]   --->   Operation 39 'store' 'store_ln21' <Predicate = (!icmp_ln21)> <Delay = 1.61>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 40 'alloca' 'i_1' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.61ns)   --->   "%store_ln8 = store i15 0, i15 %i_1" [./source/lab5_z1.c:8]   --->   Operation 41 'store' 'store_ln8' <Predicate = (icmp_ln21)> <Delay = 1.61>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln8 = br void %.preheader1" [./source/lab5_z1.c:8]   --->   Operation 42 'br' 'br_ln8' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 43 [1/2] (3.25ns)   --->   "%data_in_load = load i14 %data_in_addr" [./source/lab5_z1.c:24]   --->   Operation 43 'load' 'data_in_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 4 <SV = 3> <Delay = 8.47>
ST_4 : Operation 44 [1/1] (8.47ns)   --->   "%mul_ln24 = mul i32 %data_in_load, i32 %scale_read" [./source/lab5_z1.c:24]   --->   Operation 44 'mul' 'mul_ln24' <Predicate = true> <Delay = 8.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [./source/lab5_z1.c:21]   --->   Operation 45 'specloopname' 'specloopname_ln21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%temp1_addr = getelementptr i32 %temp1, i64 0, i64 %zext_ln21" [./source/lab5_z1.c:24]   --->   Operation 46 'getelementptr' 'temp1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (3.25ns)   --->   "%store_ln24 = store i32 %mul_ln24, i14 %temp1_addr" [./source/lab5_z1.c:24]   --->   Operation 47 'store' 'store_ln24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 48 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 3.87>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%i_3 = load i15 %i_1" [./source/lab5_z1.c:8]   --->   Operation 49 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i15 %i_3" [./source/lab5_z1.c:8]   --->   Operation 50 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (2.26ns)   --->   "%icmp_ln8 = icmp_eq  i15 %i_3, i15 16384" [./source/lab5_z1.c:8]   --->   Operation 51 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 2.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%empty_10 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 52 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (2.14ns)   --->   "%add_ln8 = add i15 %i_3, i15 1" [./source/lab5_z1.c:8]   --->   Operation 53 'add' 'add_ln8' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %.split4, void %split.exit.preheader" [./source/lab5_z1.c:8]   --->   Operation 54 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%temp1_addr_1 = getelementptr i32 %temp1, i64 0, i64 %zext_ln8" [./source/lab5_z1.c:11]   --->   Operation 55 'getelementptr' 'temp1_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 56 [2/2] (3.25ns)   --->   "%temp1_load = load i14 %temp1_addr_1" [./source/lab5_z1.c:11]   --->   Operation 56 'load' 'temp1_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_6 : Operation 57 [1/1] (1.61ns)   --->   "%store_ln8 = store i15 %add_ln8, i15 %i_1" [./source/lab5_z1.c:8]   --->   Operation 57 'store' 'store_ln8' <Predicate = (!icmp_ln8)> <Delay = 1.61>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 58 'alloca' 'j' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (1.61ns)   --->   "%store_ln31 = store i15 0, i15 %j" [./source/lab5_z1.c:31]   --->   Operation 59 'store' 'store_ln31' <Predicate = (icmp_ln8)> <Delay = 1.61>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln31 = br void %split.exit" [./source/lab5_z1.c:31]   --->   Operation 60 'br' 'br_ln31' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 6.51>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [./source/lab5_z1.c:8]   --->   Operation 61 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/2] (3.25ns)   --->   "%temp1_load = load i14 %temp1_addr_1" [./source/lab5_z1.c:11]   --->   Operation 62 'load' 'temp1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%temp2_addr = getelementptr i32 %temp2, i64 0, i64 %zext_ln8" [./source/lab5_z1.c:11]   --->   Operation 63 'getelementptr' 'temp2_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (3.25ns)   --->   "%store_ln11 = store i32 %temp1_load, i14 %temp2_addr" [./source/lab5_z1.c:11]   --->   Operation 64 'store' 'store_ln11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%temp3_addr = getelementptr i32 %temp3, i64 0, i64 %zext_ln8" [./source/lab5_z1.c:12]   --->   Operation 65 'getelementptr' 'temp3_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (3.25ns)   --->   "%store_ln12 = store i32 %temp1_load, i14 %temp3_addr" [./source/lab5_z1.c:12]   --->   Operation 66 'store' 'store_ln12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 67 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 3.87>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%j_1 = load i15 %j" [./source/lab5_z1.c:31]   --->   Operation 68 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i15 %j_1" [./source/lab5_z1.c:31]   --->   Operation 69 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (2.26ns)   --->   "%icmp_ln31 = icmp_eq  i15 %j_1, i15 16384" [./source/lab5_z1.c:31]   --->   Operation 70 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 2.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%empty_11 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 71 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (2.14ns)   --->   "%add_ln31 = add i15 %j_1, i15 1" [./source/lab5_z1.c:31]   --->   Operation 72 'add' 'add_ln31' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %.split2, void %.preheader.preheader" [./source/lab5_z1.c:31]   --->   Operation 73 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%temp2_addr_1 = getelementptr i32 %temp2, i64 0, i64 %zext_ln31" [./source/lab5_z1.c:34]   --->   Operation 74 'getelementptr' 'temp2_addr_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 75 [2/2] (3.25ns)   --->   "%temp2_load = load i14 %temp2_addr_1" [./source/lab5_z1.c:34]   --->   Operation 75 'load' 'temp2_load' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_8 : Operation 76 [1/1] (1.61ns)   --->   "%store_ln31 = store i15 %add_ln31, i15 %j" [./source/lab5_z1.c:31]   --->   Operation 76 'store' 'store_ln31' <Predicate = (!icmp_ln31)> <Delay = 1.61>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 77 'alloca' 'k' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (1.61ns)   --->   "%store_ln38 = store i15 0, i15 %k" [./source/lab5_z1.c:38]   --->   Operation 78 'store' 'store_ln38' <Predicate = (icmp_ln31)> <Delay = 1.61>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln38 = br void %.preheader" [./source/lab5_z1.c:38]   --->   Operation 79 'br' 'br_ln38' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 9 <SV = 4> <Delay = 3.25>
ST_9 : Operation 80 [1/2] (3.25ns)   --->   "%temp2_load = load i14 %temp2_addr_1" [./source/lab5_z1.c:34]   --->   Operation 80 'load' 'temp2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 10 <SV = 5> <Delay = 8.47>
ST_10 : Operation 81 [1/1] (8.47ns)   --->   "%mul_ln34 = mul i32 %temp2_load, i32 22" [./source/lab5_z1.c:34]   --->   Operation 81 'mul' 'mul_ln34' <Predicate = true> <Delay = 8.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 6> <Delay = 3.25>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [./source/lab5_z1.c:31]   --->   Operation 82 'specloopname' 'specloopname_ln31' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%data_out1_addr = getelementptr i32 %data_out1, i64 0, i64 %zext_ln31" [./source/lab5_z1.c:34]   --->   Operation 83 'getelementptr' 'data_out1_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (3.25ns)   --->   "%store_ln34 = store i32 %mul_ln34, i14 %data_out1_addr" [./source/lab5_z1.c:34]   --->   Operation 84 'store' 'store_ln34' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln0 = br void %split.exit"   --->   Operation 85 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 12 <SV = 4> <Delay = 3.87>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "%k_1 = load i15 %k" [./source/lab5_z1.c:38]   --->   Operation 86 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i15 %k_1" [./source/lab5_z1.c:38]   --->   Operation 87 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (2.26ns)   --->   "%icmp_ln38 = icmp_eq  i15 %k_1, i15 16384" [./source/lab5_z1.c:38]   --->   Operation 88 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 2.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%empty_12 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 89 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (2.14ns)   --->   "%add_ln38 = add i15 %k_1, i15 1" [./source/lab5_z1.c:38]   --->   Operation 90 'add' 'add_ln38' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %.split, void" [./source/lab5_z1.c:38]   --->   Operation 91 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "%temp3_addr_1 = getelementptr i32 %temp3, i64 0, i64 %zext_ln38" [./source/lab5_z1.c:41]   --->   Operation 92 'getelementptr' 'temp3_addr_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_12 : Operation 93 [2/2] (3.25ns)   --->   "%temp3_load = load i14 %temp3_addr_1" [./source/lab5_z1.c:41]   --->   Operation 93 'load' 'temp3_load' <Predicate = (!icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_12 : Operation 94 [1/1] (1.61ns)   --->   "%store_ln38 = store i15 %add_ln38, i15 %k" [./source/lab5_z1.c:38]   --->   Operation 94 'store' 'store_ln38' <Predicate = (!icmp_ln38)> <Delay = 1.61>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%ret_ln45 = ret" [./source/lab5_z1.c:45]   --->   Operation 95 'ret' 'ret_ln45' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 13 <SV = 5> <Delay = 3.25>
ST_13 : Operation 96 [1/2] (3.25ns)   --->   "%temp3_load = load i14 %temp3_addr_1" [./source/lab5_z1.c:41]   --->   Operation 96 'load' 'temp3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 14 <SV = 6> <Delay = 5.95>
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [./source/lab5_z1.c:38]   --->   Operation 97 'specloopname' 'specloopname_ln38' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node add_ln41)   --->   "%shl_ln41 = shl i32 %temp3_load, i32 5" [./source/lab5_z1.c:41]   --->   Operation 98 'shl' 'shl_ln41' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 99 [1/1] (2.70ns) (out node of the LUT)   --->   "%add_ln41 = add i32 %temp3_load, i32 %shl_ln41" [./source/lab5_z1.c:41]   --->   Operation 99 'add' 'add_ln41' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 100 [1/1] (0.00ns)   --->   "%data_out2_addr = getelementptr i32 %data_out2, i64 0, i64 %zext_ln38" [./source/lab5_z1.c:41]   --->   Operation 100 'getelementptr' 'data_out2_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 101 [1/1] (3.25ns)   --->   "%store_ln41 = store i32 %add_ln41, i14 %data_out2_addr" [./source/lab5_z1.c:41]   --->   Operation 101 'store' 'store_ln41' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_14 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 102 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1ns.

 <State 1>: 1.61ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'store' operation ('store_ln21', ./source/lab5_z1.c:21) of constant 0 on local variable 'i' [19]  (1.61 ns)

 <State 2>: 3.88ns
The critical path consists of the following:
	'load' operation ('i', ./source/lab5_z1.c:21) on local variable 'i' [22]  (0 ns)
	'add' operation ('add_ln21', ./source/lab5_z1.c:21) [26]  (2.14 ns)
	'store' operation ('store_ln21', ./source/lab5_z1.c:21) of variable 'add_ln21', ./source/lab5_z1.c:21 on local variable 'i' [35]  (1.61 ns)
	blocking operation 0.125 ns on control path)

 <State 3>: 3.26ns
The critical path consists of the following:
	'load' operation ('data_in_load', ./source/lab5_z1.c:24) on array 'data_in' [31]  (3.26 ns)

 <State 4>: 8.47ns
The critical path consists of the following:
	'mul' operation ('mul_ln24', ./source/lab5_z1.c:24) [32]  (8.47 ns)

 <State 5>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('temp1_addr', ./source/lab5_z1.c:24) [33]  (0 ns)
	'store' operation ('store_ln24', ./source/lab5_z1.c:24) of variable 'mul_ln24', ./source/lab5_z1.c:24 on array 'in', ./source/lab5_z1.c:18 [34]  (3.26 ns)

 <State 6>: 3.88ns
The critical path consists of the following:
	'load' operation ('i', ./source/lab5_z1.c:8) on local variable 'i' [42]  (0 ns)
	'add' operation ('add_ln8', ./source/lab5_z1.c:8) [46]  (2.14 ns)
	'store' operation ('store_ln8', ./source/lab5_z1.c:8) of variable 'add_ln8', ./source/lab5_z1.c:8 on local variable 'i' [56]  (1.61 ns)
	blocking operation 0.125 ns on control path)

 <State 7>: 6.51ns
The critical path consists of the following:
	'load' operation ('temp1_load', ./source/lab5_z1.c:11) on array 'in', ./source/lab5_z1.c:18 [51]  (3.26 ns)
	'store' operation ('store_ln11', ./source/lab5_z1.c:11) of variable 'temp1_load', ./source/lab5_z1.c:11 on array 'out1', ./source/lab5_z1.c:18 [53]  (3.26 ns)

 <State 8>: 3.88ns
The critical path consists of the following:
	'load' operation ('j', ./source/lab5_z1.c:31) on local variable 'j' [63]  (0 ns)
	'add' operation ('add_ln31', ./source/lab5_z1.c:31) [67]  (2.14 ns)
	'store' operation ('store_ln31', ./source/lab5_z1.c:31) of variable 'add_ln31', ./source/lab5_z1.c:31 on local variable 'j' [76]  (1.61 ns)
	blocking operation 0.125 ns on control path)

 <State 9>: 3.26ns
The critical path consists of the following:
	'load' operation ('temp2_load', ./source/lab5_z1.c:34) on array 'out1', ./source/lab5_z1.c:18 [72]  (3.26 ns)

 <State 10>: 8.47ns
The critical path consists of the following:
	'mul' operation ('mul_ln34', ./source/lab5_z1.c:34) [73]  (8.47 ns)

 <State 11>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('data_out1_addr', ./source/lab5_z1.c:34) [74]  (0 ns)
	'store' operation ('store_ln34', ./source/lab5_z1.c:34) of variable 'mul_ln34', ./source/lab5_z1.c:34 on array 'data_out1' [75]  (3.26 ns)

 <State 12>: 3.88ns
The critical path consists of the following:
	'load' operation ('k', ./source/lab5_z1.c:38) on local variable 'k' [83]  (0 ns)
	'add' operation ('add_ln38', ./source/lab5_z1.c:38) [87]  (2.14 ns)
	'store' operation ('store_ln38', ./source/lab5_z1.c:38) of variable 'add_ln38', ./source/lab5_z1.c:38 on local variable 'k' [97]  (1.61 ns)
	blocking operation 0.125 ns on control path)

 <State 13>: 3.26ns
The critical path consists of the following:
	'load' operation ('temp3_load', ./source/lab5_z1.c:41) on array 'out2', ./source/lab5_z1.c:18 [92]  (3.26 ns)

 <State 14>: 5.96ns
The critical path consists of the following:
	'shl' operation ('shl_ln41', ./source/lab5_z1.c:41) [93]  (0 ns)
	'add' operation ('add_ln41', ./source/lab5_z1.c:41) [94]  (2.7 ns)
	'store' operation ('store_ln41', ./source/lab5_z1.c:41) of variable 'add_ln41', ./source/lab5_z1.c:41 on array 'data_out2' [96]  (3.26 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
